

================================================================
== Vitis HLS Report for 'StreamingMaxPool_Batch_28u_2u_64u_s'
================================================================
* Date:           Thu May 29 09:36:42 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.670 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                       |                                                                            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                        Instance                                       |                                   Module                                   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4_fu_240  |StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4  |       58|       58|  0.580 us|  0.580 us|   58|   58|       no|
        |grp_StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6_fu_247                  |StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6                  |       16|       16|  0.160 us|  0.160 us|   16|   16|       no|
        +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_109_1  |        ?|        ?|      1114|          -|          -|     ?|        no|
        | + VITIS_LOOP_73_2  |     1106|     1106|        79|          -|          -|    14|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    106|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     154|    362|    -|
|Memory           |        0|    -|     128|     14|    0|
|Multiplexer      |        -|    -|       -|    312|    -|
|Register         |        -|    -|     121|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     403|    794|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                        Instance                                       |                                   Module                                   | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4_fu_240  |StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4  |        0|   0|  147|  287|    0|
    |grp_StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6_fu_247                  |StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6                  |        0|   0|    7|   75|    0|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                                  |                                                                            |        0|   0|  154|  362|    0|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    | Memory|                         Module                        | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |buf_U  |StreamingMaxPool_Batch_28u_2u_64u_s_buf_RAM_AUTO_1R1W  |        0|  128|  14|    0|    14|   64|     1|          896|
    +-------+-------------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total  |                                                       |        0|  128|  14|    0|    14|   64|     1|          896|
    +-------+-------------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |rep_2_fu_267_p2       |         +|   0|  0|  39|          32|           1|
    |yp_1_fu_279_p2        |         +|   0|  0|  13|           4|           1|
    |icmp_ln109_fu_262_p2  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln73_fu_273_p2   |      icmp|   0|  0|  13|           4|           3|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 106|          73|          38|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  65|         14|    1|         14|
    |ap_done             |   9|          2|    1|          2|
    |buf_address0        |  53|         10|    4|         40|
    |buf_address1        |  48|          9|    4|         36|
    |buf_ce0             |  20|          4|    1|          4|
    |buf_ce1             |  14|          3|    1|          3|
    |buf_d0              |  20|          4|   64|        256|
    |buf_we0             |  20|          4|    1|          4|
    |inter2_read         |   9|          2|    1|          2|
    |inter3_write        |   9|          2|    1|          2|
    |numReps_blk_n       |   9|          2|    1|          2|
    |numReps_c152_blk_n  |   9|          2|    1|          2|
    |real_start          |   9|          2|    1|          2|
    |rep_fu_84           |   9|          2|   32|         64|
    |yp_reg_229          |   9|          2|    4|          8|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 312|         64|  118|        441|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                Name                                                | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                           |  13|   0|   13|          0|
    |ap_done_reg                                                                                         |   1|   0|    1|          0|
    |grp_StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4_fu_240_ap_start_reg  |   1|   0|    1|          0|
    |grp_StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6_fu_247_ap_start_reg                  |   1|   0|    1|          0|
    |numReps_1_reg_296                                                                                   |  32|   0|   32|          0|
    |rep_2_reg_374                                                                                       |  32|   0|   32|          0|
    |rep_fu_84                                                                                           |  32|   0|   32|          0|
    |start_once_reg                                                                                      |   1|   0|    1|          0|
    |yp_1_reg_382                                                                                        |   4|   0|    4|          0|
    |yp_reg_229                                                                                          |   4|   0|    4|          0|
    +----------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                               | 121|   0|  121|          0|
    +----------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-----------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Batch<28u, 2u, 64u>|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Batch<28u, 2u, 64u>|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Batch<28u, 2u, 64u>|  return value|
|start_full_n                 |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Batch<28u, 2u, 64u>|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  StreamingMaxPool_Batch<28u, 2u, 64u>|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Batch<28u, 2u, 64u>|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  StreamingMaxPool_Batch<28u, 2u, 64u>|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  StreamingMaxPool_Batch<28u, 2u, 64u>|  return value|
|start_out                    |  out|    1|  ap_ctrl_hs|  StreamingMaxPool_Batch<28u, 2u, 64u>|  return value|
|start_write                  |  out|    1|  ap_ctrl_hs|  StreamingMaxPool_Batch<28u, 2u, 64u>|  return value|
|inter2_dout                  |   in|   64|     ap_fifo|                                inter2|       pointer|
|inter2_num_data_valid        |   in|    3|     ap_fifo|                                inter2|       pointer|
|inter2_fifo_cap              |   in|    3|     ap_fifo|                                inter2|       pointer|
|inter2_empty_n               |   in|    1|     ap_fifo|                                inter2|       pointer|
|inter2_read                  |  out|    1|     ap_fifo|                                inter2|       pointer|
|inter3_din                   |  out|   64|     ap_fifo|                                inter3|       pointer|
|inter3_num_data_valid        |   in|    8|     ap_fifo|                                inter3|       pointer|
|inter3_fifo_cap              |   in|    8|     ap_fifo|                                inter3|       pointer|
|inter3_full_n                |   in|    1|     ap_fifo|                                inter3|       pointer|
|inter3_write                 |  out|    1|     ap_fifo|                                inter3|       pointer|
|numReps_dout                 |   in|   32|     ap_fifo|                               numReps|       pointer|
|numReps_num_data_valid       |   in|    3|     ap_fifo|                               numReps|       pointer|
|numReps_fifo_cap             |   in|    3|     ap_fifo|                               numReps|       pointer|
|numReps_empty_n              |   in|    1|     ap_fifo|                               numReps|       pointer|
|numReps_read                 |  out|    1|     ap_fifo|                               numReps|       pointer|
|numReps_c152_din             |  out|   32|     ap_fifo|                          numReps_c152|       pointer|
|numReps_c152_num_data_valid  |   in|    3|     ap_fifo|                          numReps_c152|       pointer|
|numReps_c152_fifo_cap        |   in|    3|     ap_fifo|                          numReps_c152|       pointer|
|numReps_c152_full_n          |   in|    1|     ap_fifo|                          numReps_c152|       pointer|
|numReps_c152_write           |  out|    1|     ap_fifo|                          numReps_c152|       pointer|
+-----------------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 2 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%rep = alloca i32 1" [../maxpool.h:109]   --->   Operation 14 'alloca' 'rep' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (3.63ns)   --->   "%numReps_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %numReps"   --->   Operation 16 'read' 'numReps_1' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps_c152, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %numReps_c152, i32 %numReps_1"   --->   Operation 18 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inter3, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inter2, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.32ns)   --->   "%buf = alloca i64 1" [../maxpool.h:67->../maxpool.h:110]   --->   Operation 21 'alloca' 'buf' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i64 %buf, i64 0, i64 0"   --->   Operation 22 'getelementptr' 'buf_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%buf_addr_1 = getelementptr i64 %buf, i64 0, i64 1"   --->   Operation 23 'getelementptr' 'buf_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%buf_addr_2 = getelementptr i64 %buf, i64 0, i64 2"   --->   Operation 24 'getelementptr' 'buf_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buf_addr_3 = getelementptr i64 %buf, i64 0, i64 3"   --->   Operation 25 'getelementptr' 'buf_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%buf_addr_4 = getelementptr i64 %buf, i64 0, i64 4"   --->   Operation 26 'getelementptr' 'buf_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%buf_addr_5 = getelementptr i64 %buf, i64 0, i64 5"   --->   Operation 27 'getelementptr' 'buf_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%buf_addr_6 = getelementptr i64 %buf, i64 0, i64 6"   --->   Operation 28 'getelementptr' 'buf_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%buf_addr_7 = getelementptr i64 %buf, i64 0, i64 7"   --->   Operation 29 'getelementptr' 'buf_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%buf_addr_8 = getelementptr i64 %buf, i64 0, i64 8"   --->   Operation 30 'getelementptr' 'buf_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%buf_addr_9 = getelementptr i64 %buf, i64 0, i64 9"   --->   Operation 31 'getelementptr' 'buf_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%buf_addr_10 = getelementptr i64 %buf, i64 0, i64 10"   --->   Operation 32 'getelementptr' 'buf_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%buf_addr_11 = getelementptr i64 %buf, i64 0, i64 11"   --->   Operation 33 'getelementptr' 'buf_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%buf_addr_12 = getelementptr i64 %buf, i64 0, i64 12"   --->   Operation 34 'getelementptr' 'buf_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%buf_addr_13 = getelementptr i64 %buf, i64 0, i64 13"   --->   Operation 35 'getelementptr' 'buf_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln109 = store i32 0, i32 %rep" [../maxpool.h:109]   --->   Operation 36 'store' 'store_ln109' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln109 = br void %for.inc" [../maxpool.h:109]   --->   Operation 37 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.87>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%rep_1 = load i32 %rep" [../maxpool.h:109]   --->   Operation 38 'load' 'rep_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.55ns)   --->   "%icmp_ln109 = icmp_eq  i32 %rep_1, i32 %numReps_1" [../maxpool.h:109]   --->   Operation 39 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (2.55ns)   --->   "%rep_2 = add i32 %rep_1, i32 1" [../maxpool.h:109]   --->   Operation 40 'add' 'rep_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc.split, void %for.end.loopexit" [../maxpool.h:109]   --->   Operation 41 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.32ns)   --->   "%store_ln70 = store i64 0, i4 %buf_addr" [../maxpool.h:70->../maxpool.h:110]   --->   Operation 42 'store' 'store_ln70' <Predicate = (!icmp_ln109)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_2 : Operation 43 [1/1] (2.32ns)   --->   "%store_ln70 = store i64 0, i4 %buf_addr_1" [../maxpool.h:70->../maxpool.h:110]   --->   Operation 43 'store' 'store_ln70' <Predicate = (!icmp_ln109)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln112 = ret" [../maxpool.h:112]   --->   Operation 44 'ret' 'ret_ln112' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 45 [1/1] (2.32ns)   --->   "%store_ln70 = store i64 0, i4 %buf_addr_2" [../maxpool.h:70->../maxpool.h:110]   --->   Operation 45 'store' 'store_ln70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_3 : Operation 46 [1/1] (2.32ns)   --->   "%store_ln70 = store i64 0, i4 %buf_addr_3" [../maxpool.h:70->../maxpool.h:110]   --->   Operation 46 'store' 'store_ln70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 47 [1/1] (2.32ns)   --->   "%store_ln70 = store i64 0, i4 %buf_addr_4" [../maxpool.h:70->../maxpool.h:110]   --->   Operation 47 'store' 'store_ln70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_4 : Operation 48 [1/1] (2.32ns)   --->   "%store_ln70 = store i64 0, i4 %buf_addr_5" [../maxpool.h:70->../maxpool.h:110]   --->   Operation 48 'store' 'store_ln70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 49 [1/1] (2.32ns)   --->   "%store_ln70 = store i64 0, i4 %buf_addr_6" [../maxpool.h:70->../maxpool.h:110]   --->   Operation 49 'store' 'store_ln70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_5 : Operation 50 [1/1] (2.32ns)   --->   "%store_ln70 = store i64 0, i4 %buf_addr_7" [../maxpool.h:70->../maxpool.h:110]   --->   Operation 50 'store' 'store_ln70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 51 [1/1] (2.32ns)   --->   "%store_ln70 = store i64 0, i4 %buf_addr_8" [../maxpool.h:70->../maxpool.h:110]   --->   Operation 51 'store' 'store_ln70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_6 : Operation 52 [1/1] (2.32ns)   --->   "%store_ln70 = store i64 0, i4 %buf_addr_9" [../maxpool.h:70->../maxpool.h:110]   --->   Operation 52 'store' 'store_ln70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 53 [1/1] (2.32ns)   --->   "%store_ln70 = store i64 0, i4 %buf_addr_10" [../maxpool.h:70->../maxpool.h:110]   --->   Operation 53 'store' 'store_ln70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_7 : Operation 54 [1/1] (2.32ns)   --->   "%store_ln70 = store i64 0, i4 %buf_addr_11" [../maxpool.h:70->../maxpool.h:110]   --->   Operation 54 'store' 'store_ln70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../maxpool.h:109]   --->   Operation 55 'specloopname' 'specloopname_ln109' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (2.32ns)   --->   "%store_ln70 = store i64 0, i4 %buf_addr_12" [../maxpool.h:70->../maxpool.h:110]   --->   Operation 56 'store' 'store_ln70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_8 : Operation 57 [1/1] (2.32ns)   --->   "%store_ln70 = store i64 0, i4 %buf_addr_13" [../maxpool.h:70->../maxpool.h:110]   --->   Operation 57 'store' 'store_ln70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_8 : Operation 58 [1/1] (1.58ns)   --->   "%br_ln73 = br void %VITIS_LOOP_74_3.i" [../maxpool.h:73->../maxpool.h:110]   --->   Operation 58 'br' 'br_ln73' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 3.32>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%yp = phi i4 0, void %for.inc.split, i4 %yp_1, void %VITIS_LOOP_74_3.i.split"   --->   Operation 59 'phi' 'yp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (1.73ns)   --->   "%icmp_ln73 = icmp_eq  i4 %yp, i4 14" [../maxpool.h:73->../maxpool.h:110]   --->   Operation 60 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 61 [1/1] (1.73ns)   --->   "%yp_1 = add i4 %yp, i4 1" [../maxpool.h:73->../maxpool.h:110]   --->   Operation 61 'add' 'yp_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %VITIS_LOOP_74_3.i.split, void %_Z16StreamingMaxPoolILj28ELj2ELj64EEvRN3hls6streamI7ap_uintIXT1_EELi0EEES5_.exit" [../maxpool.h:73->../maxpool.h:110]   --->   Operation 62 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 63 'wait' 'empty' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_9 : Operation 64 [2/2] (0.00ns)   --->   "%call_ln0 = call void @StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4, i64 %inter2, i64 %buf"   --->   Operation 64 'call' 'call_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln109 = store i32 %rep_2, i32 %rep" [../maxpool.h:109]   --->   Operation 65 'store' 'store_ln109' <Predicate = (icmp_ln73)> <Delay = 1.58>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln109 = br void %for.inc" [../maxpool.h:109]   --->   Operation 66 'br' 'br_ln109' <Predicate = (icmp_ln73)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 67 [1/2] (0.00ns)   --->   "%call_ln0 = call void @StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4, i64 %inter2, i64 %buf"   --->   Operation 67 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%empty_1185 = wait i32 @_ssdm_op_Wait"   --->   Operation 68 'wait' 'empty_1185' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%empty_1186 = wait i32 @_ssdm_op_Wait"   --->   Operation 69 'wait' 'empty_1186' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [2/2] (0.00ns)   --->   "%call_ln0 = call void @StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_85_6, i64 %buf, i64 %inter3"   --->   Operation 70 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "%speclooptripcount_ln73 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14" [../maxpool.h:73->../maxpool.h:110]   --->   Operation 71 'speclooptripcount' 'speclooptripcount_ln73' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../maxpool.h:73->../maxpool.h:110]   --->   Operation 72 'specloopname' 'specloopname_ln73' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 73 [1/2] (0.00ns)   --->   "%call_ln0 = call void @StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_85_6, i64 %buf, i64 %inter3"   --->   Operation 73 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln73 = br void %VITIS_LOOP_74_3.i" [../maxpool.h:73->../maxpool.h:110]   --->   Operation 74 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inter2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inter3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ numReps]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ numReps_c152]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rep                    (alloca           ) [ 01111111111111]
specinterface_ln0      (specinterface    ) [ 00000000000000]
numReps_1              (read             ) [ 00111111111111]
specinterface_ln0      (specinterface    ) [ 00000000000000]
write_ln0              (write            ) [ 00000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000]
buf                    (alloca           ) [ 00111111111111]
buf_addr               (getelementptr    ) [ 00111111111111]
buf_addr_1             (getelementptr    ) [ 00111111111111]
buf_addr_2             (getelementptr    ) [ 00111111111111]
buf_addr_3             (getelementptr    ) [ 00111111111111]
buf_addr_4             (getelementptr    ) [ 00111111111111]
buf_addr_5             (getelementptr    ) [ 00111111111111]
buf_addr_6             (getelementptr    ) [ 00111111111111]
buf_addr_7             (getelementptr    ) [ 00111111111111]
buf_addr_8             (getelementptr    ) [ 00111111111111]
buf_addr_9             (getelementptr    ) [ 00111111111111]
buf_addr_10            (getelementptr    ) [ 00111111111111]
buf_addr_11            (getelementptr    ) [ 00111111111111]
buf_addr_12            (getelementptr    ) [ 00111111111111]
buf_addr_13            (getelementptr    ) [ 00111111111111]
store_ln109            (store            ) [ 00000000000000]
br_ln109               (br               ) [ 00000000000000]
rep_1                  (load             ) [ 00000000000000]
icmp_ln109             (icmp             ) [ 00111111111111]
rep_2                  (add              ) [ 00011111111111]
br_ln109               (br               ) [ 00000000000000]
store_ln70             (store            ) [ 00000000000000]
store_ln70             (store            ) [ 00000000000000]
ret_ln112              (ret              ) [ 00000000000000]
store_ln70             (store            ) [ 00000000000000]
store_ln70             (store            ) [ 00000000000000]
store_ln70             (store            ) [ 00000000000000]
store_ln70             (store            ) [ 00000000000000]
store_ln70             (store            ) [ 00000000000000]
store_ln70             (store            ) [ 00000000000000]
store_ln70             (store            ) [ 00000000000000]
store_ln70             (store            ) [ 00000000000000]
store_ln70             (store            ) [ 00000000000000]
store_ln70             (store            ) [ 00000000000000]
specloopname_ln109     (specloopname     ) [ 00000000000000]
store_ln70             (store            ) [ 00000000000000]
store_ln70             (store            ) [ 00000000000000]
br_ln73                (br               ) [ 00111111111111]
yp                     (phi              ) [ 00000000010000]
icmp_ln73              (icmp             ) [ 00111111111111]
yp_1                   (add              ) [ 00111111111111]
br_ln73                (br               ) [ 00000000000000]
empty                  (wait             ) [ 00000000000000]
store_ln109            (store            ) [ 00000000000000]
br_ln109               (br               ) [ 00000000000000]
call_ln0               (call             ) [ 00000000000000]
empty_1185             (wait             ) [ 00000000000000]
empty_1186             (wait             ) [ 00000000000000]
speclooptripcount_ln73 (speclooptripcount) [ 00000000000000]
specloopname_ln73      (specloopname     ) [ 00000000000000]
call_ln0               (call             ) [ 00000000000000]
br_ln73                (br               ) [ 00111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inter2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inter2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inter3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inter3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="numReps">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="numReps_c152">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps_c152"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_85_6"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="rep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rep/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="buf_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="numReps_1_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numReps_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln0_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="buf_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="buf_addr_1_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="buf_addr_2_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="3" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_2/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="buf_addr_3_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="3" slack="0"/>
<pin id="134" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_3/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="buf_addr_4_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="4" slack="0"/>
<pin id="142" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_4/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="buf_addr_5_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="4" slack="0"/>
<pin id="150" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_5/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="buf_addr_6_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="4" slack="0"/>
<pin id="158" dir="1" index="3" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_6/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="buf_addr_7_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="4" slack="0"/>
<pin id="166" dir="1" index="3" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_7/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="buf_addr_8_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="5" slack="0"/>
<pin id="174" dir="1" index="3" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_8/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="buf_addr_9_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="5" slack="0"/>
<pin id="182" dir="1" index="3" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_9/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="buf_addr_10_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="5" slack="0"/>
<pin id="190" dir="1" index="3" bw="4" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_10/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="buf_addr_11_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="5" slack="0"/>
<pin id="198" dir="1" index="3" bw="4" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_11/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="buf_addr_12_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="5" slack="0"/>
<pin id="206" dir="1" index="3" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_12/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="buf_addr_13_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="5" slack="0"/>
<pin id="214" dir="1" index="3" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_13/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="1"/>
<pin id="220" dir="0" index="1" bw="64" slack="0"/>
<pin id="221" dir="0" index="2" bw="0" slack="1"/>
<pin id="223" dir="0" index="4" bw="4" slack="0"/>
<pin id="224" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="225" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="226" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/2 store_ln70/2 store_ln70/3 store_ln70/3 store_ln70/4 store_ln70/4 store_ln70/5 store_ln70/5 store_ln70/6 store_ln70/6 store_ln70/7 store_ln70/7 store_ln70/8 store_ln70/8 "/>
</bind>
</comp>

<comp id="229" class="1005" name="yp_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="1"/>
<pin id="231" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="yp (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="yp_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="4" slack="0"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="yp/9 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="0" slack="0"/>
<pin id="242" dir="0" index="1" bw="64" slack="0"/>
<pin id="243" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="244" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="0" slack="0"/>
<pin id="249" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="64" slack="0"/>
<pin id="251" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/12 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln109_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="rep_1_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rep_1/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln109_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="1"/>
<pin id="265" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="rep_2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rep_2/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="icmp_ln73_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="0"/>
<pin id="275" dir="0" index="1" bw="4" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/9 "/>
</bind>
</comp>

<comp id="279" class="1004" name="yp_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yp_1/9 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln109_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="7"/>
<pin id="287" dir="0" index="1" bw="32" slack="8"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/9 "/>
</bind>
</comp>

<comp id="289" class="1005" name="rep_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rep "/>
</bind>
</comp>

<comp id="296" class="1005" name="numReps_1_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="numReps_1 "/>
</bind>
</comp>

<comp id="301" class="1005" name="buf_addr_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="1"/>
<pin id="303" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr "/>
</bind>
</comp>

<comp id="306" class="1005" name="buf_addr_1_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="1"/>
<pin id="308" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr_1 "/>
</bind>
</comp>

<comp id="311" class="1005" name="buf_addr_2_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="2"/>
<pin id="313" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="buf_addr_2 "/>
</bind>
</comp>

<comp id="316" class="1005" name="buf_addr_3_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="2"/>
<pin id="318" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="buf_addr_3 "/>
</bind>
</comp>

<comp id="321" class="1005" name="buf_addr_4_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="3"/>
<pin id="323" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="buf_addr_4 "/>
</bind>
</comp>

<comp id="326" class="1005" name="buf_addr_5_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="3"/>
<pin id="328" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="buf_addr_5 "/>
</bind>
</comp>

<comp id="331" class="1005" name="buf_addr_6_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="4"/>
<pin id="333" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="buf_addr_6 "/>
</bind>
</comp>

<comp id="336" class="1005" name="buf_addr_7_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="4"/>
<pin id="338" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="buf_addr_7 "/>
</bind>
</comp>

<comp id="341" class="1005" name="buf_addr_8_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="5"/>
<pin id="343" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="buf_addr_8 "/>
</bind>
</comp>

<comp id="346" class="1005" name="buf_addr_9_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="5"/>
<pin id="348" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="buf_addr_9 "/>
</bind>
</comp>

<comp id="351" class="1005" name="buf_addr_10_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="6"/>
<pin id="353" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="buf_addr_10 "/>
</bind>
</comp>

<comp id="356" class="1005" name="buf_addr_11_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="6"/>
<pin id="358" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="buf_addr_11 "/>
</bind>
</comp>

<comp id="361" class="1005" name="buf_addr_12_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="7"/>
<pin id="363" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="buf_addr_12 "/>
</bind>
</comp>

<comp id="366" class="1005" name="buf_addr_13_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="7"/>
<pin id="368" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="buf_addr_13 "/>
</bind>
</comp>

<comp id="374" class="1005" name="rep_2_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="7"/>
<pin id="376" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="rep_2 "/>
</bind>
</comp>

<comp id="382" class="1005" name="yp_1_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="0"/>
<pin id="384" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="yp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="34" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="92" pin="2"/><net_sink comp="98" pin=2"/></net>

<net id="111"><net_src comp="88" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="36" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="36" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="119"><net_src comp="88" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="36" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="34" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="88" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="36" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="38" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="88" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="36" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="40" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="88" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="36" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="42" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="151"><net_src comp="88" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="36" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="44" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="159"><net_src comp="88" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="36" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="46" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="167"><net_src comp="88" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="36" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="48" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="175"><net_src comp="88" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="36" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="50" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="183"><net_src comp="88" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="36" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="52" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="191"><net_src comp="88" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="36" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="54" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="199"><net_src comp="88" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="36" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="56" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="207"><net_src comp="88" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="36" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="58" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="215"><net_src comp="88" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="36" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="60" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="227"><net_src comp="36" pin="0"/><net_sink comp="218" pin=4"/></net>

<net id="228"><net_src comp="36" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="232"><net_src comp="66" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="245"><net_src comp="74" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="0" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="76" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="2" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="258"><net_src comp="14" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="266"><net_src comp="259" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="259" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="8" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="233" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="68" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="233" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="70" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="292"><net_src comp="84" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="295"><net_src comp="289" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="299"><net_src comp="92" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="304"><net_src comp="106" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="309"><net_src comp="114" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="314"><net_src comp="122" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="319"><net_src comp="130" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="324"><net_src comp="138" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="329"><net_src comp="146" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="334"><net_src comp="154" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="339"><net_src comp="162" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="344"><net_src comp="170" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="349"><net_src comp="178" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="354"><net_src comp="186" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="359"><net_src comp="194" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="364"><net_src comp="202" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="369"><net_src comp="210" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="377"><net_src comp="267" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="385"><net_src comp="279" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="233" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inter3 | {12 13 }
	Port: numReps_c152 | {1 }
 - Input state : 
	Port: StreamingMaxPool_Batch<28u, 2u, 64u> : inter2 | {9 10 }
	Port: StreamingMaxPool_Batch<28u, 2u, 64u> : numReps | {1 }
  - Chain level:
	State 1
		buf_addr : 1
		buf_addr_1 : 1
		buf_addr_2 : 1
		buf_addr_3 : 1
		buf_addr_4 : 1
		buf_addr_5 : 1
		buf_addr_6 : 1
		buf_addr_7 : 1
		buf_addr_8 : 1
		buf_addr_9 : 1
		buf_addr_10 : 1
		buf_addr_11 : 1
		buf_addr_12 : 1
		buf_addr_13 : 1
		store_ln109 : 1
	State 2
		icmp_ln109 : 1
		rep_2 : 1
		br_ln109 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		icmp_ln73 : 1
		yp_1 : 1
		br_ln73 : 2
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                    Functional Unit                                    |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|
|   call   | grp_StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4_fu_240 |  1.588  |   142   |   193   |
|          |         grp_StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6_fu_247         |  1.588  |    8    |    35   |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|
|   icmp   |                                   icmp_ln109_fu_262                                   |    0    |    0    |    39   |
|          |                                    icmp_ln73_fu_273                                   |    0    |    0    |    13   |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|
|    add   |                                      rep_2_fu_267                                     |    0    |    0    |    39   |
|          |                                      yp_1_fu_279                                      |    0    |    0    |    13   |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|
|   read   |                                  numReps_1_read_fu_92                                 |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|
|   write  |                                 write_ln0_write_fu_98                                 |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                                       |  3.176  |   150   |   332   |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| buf|    0   |   128  |   14   |    0   |
+----+--------+--------+--------+--------+
|Total|    0   |   128  |   14   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|buf_addr_10_reg_351|    4   |
|buf_addr_11_reg_356|    4   |
|buf_addr_12_reg_361|    4   |
|buf_addr_13_reg_366|    4   |
| buf_addr_1_reg_306|    4   |
| buf_addr_2_reg_311|    4   |
| buf_addr_3_reg_316|    4   |
| buf_addr_4_reg_321|    4   |
| buf_addr_5_reg_326|    4   |
| buf_addr_6_reg_331|    4   |
| buf_addr_7_reg_336|    4   |
| buf_addr_8_reg_341|    4   |
| buf_addr_9_reg_346|    4   |
|  buf_addr_reg_301 |    4   |
| numReps_1_reg_296 |   32   |
|   rep_2_reg_374   |   32   |
|    rep_reg_289    |   32   |
|    yp_1_reg_382   |    4   |
|     yp_reg_229    |    4   |
+-------------------+--------+
|       Total       |   160  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_218 |  p0  |   7  |   4  |   28   ||    37   |
| grp_access_fu_218 |  p2  |   7  |   0  |    0   ||    37   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   28   ||  4.369  ||    74   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |   150  |   332  |    -   |
|   Memory  |    0   |    -   |   128  |   14   |    0   |
|Multiplexer|    -   |    4   |    -   |   74   |    -   |
|  Register |    -   |    -   |   160  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    7   |   438  |   420  |    0   |
+-----------+--------+--------+--------+--------+--------+
