==20746== Cachegrind, a cache and branch-prediction profiler
==20746== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==20746== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==20746== Command: ./srr-large
==20746== 
--20746-- warning: L3 cache found, using its data for the LL simulation.
--20746-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--20746-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==20746== brk segment overflow in thread #1: can't grow to 0x4a4b000
==20746== (see section Limitations in user manual)
==20746== NOTE: further instances of this message will not be shown
==20746== 
==20746== I   refs:      919,217,731,559
==20746== I1  misses:        377,523,992
==20746== LLi misses:              2,242
==20746== I1  miss rate:            0.04%
==20746== LLi miss rate:            0.00%
==20746== 
==20746== D   refs:      356,699,040,284  (240,279,389,404 rd   + 116,419,650,880 wr)
==20746== D1  misses:     31,659,039,958  ( 29,774,449,468 rd   +   1,884,590,490 wr)
==20746== LLd misses:            823,565  (        263,458 rd   +         560,107 wr)
==20746== D1  miss rate:             8.9% (           12.4%     +             1.6%  )
==20746== LLd miss rate:             0.0% (            0.0%     +             0.0%  )
==20746== 
==20746== LL refs:        32,036,563,950  ( 30,151,973,460 rd   +   1,884,590,490 wr)
==20746== LL misses:             825,807  (        265,700 rd   +         560,107 wr)
==20746== LL miss rate:              0.0% (            0.0%     +             0.0%  )
