m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_sreg_trig/simulation/modelsim
vd_trigger
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1586099995
!i10b 1
!s100 ]N`>R[]aK8fVSfDhR_m[V3
I9hD;dKH_lL=C;bj^QPbKG2
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 d_trigger_sv_unit
S1
R0
w1586099906
8D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_sreg_trig/d_trigger.sv
FD:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_sreg_trig/d_trigger.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1586099995.000000
!s107 D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_sreg_trig/d_trigger.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_sreg_trig|D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_sreg_trig/d_trigger.sv|
!i113 1
Z6 o-sv -work work
Z7 !s92 -sv -work work +incdir+D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_sreg_trig
Z8 tCvgOpt 0
vsreg_trig
R1
R2
!i10b 1
!s100 LIK77H^XDL_L1MVWUjeX02
I`RcL60NKd5N06bHZ^nKVW0
R3
!s105 sreg_trig_sv_unit
S1
R0
w1586098237
8D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_sreg_trig/sreg_trig.sv
FD:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_sreg_trig/sreg_trig.sv
L0 1
R4
r1
!s85 0
31
!s108 1586099994.000000
!s107 D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_sreg_trig/sreg_trig.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_sreg_trig|D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_sreg_trig/sreg_trig.sv|
!i113 1
R6
R7
R8
vsreg_trig_tb
R1
R2
!i10b 1
!s100 H?SQZ<<hXZCj;=A]ef?eg0
I=P?7>z<^NjBzC2>EX]MGX1
R3
!s105 sreg_trig_tb_sv_unit
S1
R0
w1586084955
8D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_sreg_trig/sreg_trig_tb.sv
FD:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_sreg_trig/sreg_trig_tb.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_sreg_trig/sreg_trig_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_sreg_trig|D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_11_sreg_trig/sreg_trig_tb.sv|
!i113 1
R6
R7
R8
