"[tlbwired&lt;entry lo0 %8x, hi %8x\n, pagemask %8x&gt;]\n"	,	L_6
write_c0_index	,	F_4
local_irq_save	,	F_10
pid	,	V_24
write_c0_pagemask	,	F_28
vma	,	V_12
local_flush_tlb_from	,	F_1
oldpid	,	V_19
local_flush_tlb_all	,	F_7
"[tlbwired&lt;entry lo0 %8x, hi %8x\n&gt;]\n"	,	L_7
tlb_init	,	F_29
PAGE_SHIFT	,	V_18
"[tlball]"	,	L_1
newpid	,	V_20
vm_mm	,	V_15
write_c0_entrylo0	,	F_3
r3k_have_wired_reg	,	V_7
PAGE_MASK	,	V_21
finish	,	V_27
mm_struct	,	V_8
"[tlbrange&lt;%lu,0x%08lx,0x%08lx&gt;]"	,	L_3
mm	,	V_9
KSEG0	,	V_23
"[tlbpage&lt;%lu,0x%08lx&gt;]"	,	L_4
write_c0_wired	,	F_27
read_c0_entryhi	,	F_2
cpu	,	V_10
pte_val	,	F_23
read_c0_pagemask	,	F_26
read_c0_wired	,	F_11
entry	,	V_1
size	,	V_16
local_flush_tlb_kernel_range	,	F_20
tlb_write_indexed	,	F_6
cpu_context	,	F_15
PAGE_SIZE	,	V_17
drop_mmu_context	,	F_16
tlb_probe	,	F_18
page	,	V_25
idx	,	V_22
pagemask	,	V_35
wired	,	V_36
old_ctx	,	V_2
flags	,	V_6
printk	,	F_9
active_mm	,	V_31
read_c0_index	,	F_19
current_cpu_type	,	F_30
tlb_write_random	,	F_24
old_pagemask	,	V_37
"[tlbmm&lt;%lu&gt;]"	,	L_2
CPU_TX3927	,	V_40
"update_mmu_cache: Wheee, bogus tlbpid mmpid=%lu tlbpid=%d\n"	,	L_5
entryhi	,	V_34
tlbsize	,	V_5
current	,	V_30
local_irq_restore	,	F_12
current_cpu_data	,	V_4
CPU_TX3922	,	V_39
end	,	V_14
vm_area_struct	,	V_11
pte	,	V_29
address	,	V_28
DEBUG_TLB	,	F_8
BARRIER	,	V_26
start	,	V_13
entrylo1	,	V_33
local_flush_tlb_range	,	F_17
ASID_MASK	,	V_3
entrylo0	,	V_32
pte_t	,	T_1
local_flush_tlb_page	,	F_21
w	,	V_38
__update_tlb	,	F_22
local_flush_tlb_mm	,	F_13
build_tlb_refill_handler	,	F_31
smp_processor_id	,	F_14
add_wired_entry	,	F_25
write_c0_entryhi	,	F_5
