{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1573053902708 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 32-bit " "Running Quartus II 32-bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1573053902715 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 10:25:02 2019 " "Processing started: Wed Nov 06 10:25:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1573053902715 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1573053902715 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --generate_functional_sim_netlist lab7 -c lab7 " "Command: quartus_map --generate_functional_sim_netlist lab7 -c lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1573053902715 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1573053903295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/3201/lab7.v 5 5 " "Found 5 design units, including 5 entities, in source file /3201/lab7.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg " "Found entity 1: sevenSeg" {  } { { "../lab7.v" "" { Text "Z:/3201/lab7.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573053903388 ""} { "Info" "ISGN_ENTITY_NAME" "2 twoDigTo7Seg " "Found entity 2: twoDigTo7Seg" {  } { { "../lab7.v" "" { Text "Z:/3201/lab7.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573053903388 ""} { "Info" "ISGN_ENTITY_NAME" "3 fourDigTo7Seg " "Found entity 3: fourDigTo7Seg" {  } { { "../lab7.v" "" { Text "Z:/3201/lab7.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573053903388 ""} { "Info" "ISGN_ENTITY_NAME" "4 part1 " "Found entity 4: part1" {  } { { "../lab7.v" "" { Text "Z:/3201/lab7.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573053903388 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab7 " "Found entity 5: lab7" {  } { { "../lab7.v" "" { Text "Z:/3201/lab7.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573053903388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1573053903388 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab7.v(55) " "Verilog HDL Instantiation warning at lab7.v(55): instance has no name" {  } { { "../lab7.v" "" { Text "Z:/3201/lab7.v" 55 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1573053903389 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab7.v(56) " "Verilog HDL Instantiation warning at lab7.v(56): instance has no name" {  } { { "../lab7.v" "" { Text "Z:/3201/lab7.v" 56 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1573053903389 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab7.v(84) " "Verilog HDL Instantiation warning at lab7.v(84): instance has no name" {  } { { "../lab7.v" "" { Text "Z:/3201/lab7.v" 84 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1573053903389 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7 " "Elaborating entity \"lab7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1573053903434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part1 part1:comb_3 " "Elaborating entity \"part1\" for hierarchy \"part1:comb_3\"" {  } { { "../lab7.v" "comb_3" { Text "Z:/3201/lab7.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1573053903464 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Functional Simulation Netlist Generation was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "392 " "Peak virtual memory: 392 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1573053903836 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 06 10:25:03 2019 " "Processing ended: Wed Nov 06 10:25:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1573053903836 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1573053903836 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1573053903836 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1573053903836 ""}
