// Seed: 36010576
module module_0 (
    output reg id_0,
    input id_1
);
  always @(negedge id_1) begin
    id_0 <= id_1;
  end
  assign id_0 = 1;
  type_5 id_2 (
      .id_0(id_1),
      .id_1(id_3),
      .id_2(1),
      .id_3((1)),
      .id_4(id_1),
      .id_5(1)
  );
endmodule
