{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669946153983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669946153983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  1 22:55:53 2022 " "Processing started: Thu Dec  1 22:55:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669946153983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669946153983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_sd -c projeto_sd " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_sd -c projeto_sd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669946153983 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669946154513 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669946154513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma_compara.v 1 1 " "Found 1 design units, including 1 entities, in source file soma_compara.v" { { "Info" "ISGN_ENTITY_NAME" "1 soma_compara " "Found entity 1: soma_compara" {  } { { "soma_compara.v" "" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/soma_compara.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669946170113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669946170113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file somador_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_bcd " "Found entity 1: somador_bcd" {  } { { "somador_bcd.v" "" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/somador_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669946170117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669946170117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.v" "" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/comparador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669946170119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669946170119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sete_segmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file sete_segmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 sete_segmentos " "Found entity 1: sete_segmentos" {  } { { "sete_segmentos.v" "" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/sete_segmentos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669946170123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669946170123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_somador_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_somador_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_somador_bcd " "Found entity 1: tb_somador_bcd" {  } { { "tb_somador_bcd.v" "" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/tb_somador_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669946170125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669946170125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teclado_conta.v 1 1 " "Found 1 design units, including 1 entities, in source file teclado_conta.v" { { "Info" "ISGN_ENTITY_NAME" "1 teclado_conta " "Found entity 1: teclado_conta" {  } { { "teclado_conta.v" "" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/teclado_conta.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669946170128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669946170128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_comparador.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_comparador.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_comparador " "Found entity 1: tb_comparador" {  } { { "tb_comparador.v" "" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/tb_comparador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669946170131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669946170131 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../../AMD/teclado_relogio.v " "Can't analyze file -- file ../../../../../AMD/teclado_relogio.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1669946170133 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../../AMD/DFlipFlop.v " "Can't analyze file -- file ../../../../../AMD/DFlipFlop.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1669946170136 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../../AMD/counter_mod10.v " "Can't analyze file -- file ../../../../../AMD/counter_mod10.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1669946170140 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../../AMD/DFlipFlop_4bits.v " "Can't analyze file -- file ../../../../../AMD/DFlipFlop_4bits.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1669946170143 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../../AMD/clock_gen.v " "Can't analyze file -- file ../../../../../AMD/clock_gen.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1669946170146 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../../AMD/Relogio.v " "Can't analyze file -- file ../../../../../AMD/Relogio.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1669946170150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sete_segmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_sete_segmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sete_segmentos " "Found entity 1: tb_sete_segmentos" {  } { { "tb_sete_segmentos.v" "" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/tb_sete_segmentos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669946170154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669946170154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_teclado_conta.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_teclado_conta.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_teclado_conta " "Found entity 1: tb_teclado_conta" {  } { { "tb_teclado_conta.v" "" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/tb_teclado_conta.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669946170158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669946170158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_dflipflop_4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_dflipflop_4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_DFlipFlop_4bits " "Found entity 1: tb_DFlipFlop_4bits" {  } { { "tb_DFlipFlop_4bits.v" "" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/tb_DFlipFlop_4bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669946170161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669946170161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_DFlipFlop " "Found entity 1: tb_DFlipFlop" {  } { { "tb_DFlipFlop.v" "" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/tb_DFlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669946170164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669946170164 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "randomNumber1.v(8) " "Verilog HDL information at randomNumber1.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "randomNumber1.v" "" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/randomNumber1.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1669946170167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomnumber1.v 1 1 " "Found 1 design units, including 1 entities, in source file randomnumber1.v" { { "Info" "ISGN_ENTITY_NAME" "1 randomNumber1 " "Found entity 1: randomNumber1" {  } { { "randomNumber1.v" "" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/randomNumber1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669946170169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669946170169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_randomnumber1.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_randomnumber1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_randomNumber1 " "Found entity 1: tb_randomNumber1" {  } { { "tb_randomNumber1.v" "" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/tb_randomNumber1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669946170171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669946170171 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "soma_compara.v(20) " "Verilog HDL Instantiation warning at soma_compara.v(20): instance has no name" {  } { { "soma_compara.v" "" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/soma_compara.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1669946170172 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "soma_compara.v(21) " "Verilog HDL Instantiation warning at soma_compara.v(21): instance has no name" {  } { { "soma_compara.v" "" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/soma_compara.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1669946170172 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "soma_compara.v(24) " "Verilog HDL Instantiation warning at soma_compara.v(24): instance has no name" {  } { { "soma_compara.v" "" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/soma_compara.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1669946170173 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "soma_compara.v(28) " "Verilog HDL Instantiation warning at soma_compara.v(28): instance has no name" {  } { { "soma_compara.v" "" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/soma_compara.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1669946170173 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "soma_compara " "Elaborating entity \"soma_compara\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669946170236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sete_segmentos sete_segmentos:a0 " "Elaborating entity \"sete_segmentos\" for hierarchy \"sete_segmentos:a0\"" {  } { { "soma_compara.v" "a0" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/soma_compara.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669946170248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_bcd somador_bcd:comb_3 " "Elaborating entity \"somador_bcd\" for hierarchy \"somador_bcd:comb_3\"" {  } { { "soma_compara.v" "comb_3" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/soma_compara.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669946170254 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 somador_bcd.v(17) " "Verilog HDL assignment warning at somador_bcd.v(17): truncated value with size 32 to match size of target (5)" {  } { { "somador_bcd.v" "" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/somador_bcd.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669946170255 "|soma_compara|somador_bcd:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "teclado_conta teclado_conta:comb_5 " "Elaborating entity \"teclado_conta\" for hierarchy \"teclado_conta:comb_5\"" {  } { { "soma_compara.v" "comb_5" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/soma_compara.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669946170256 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 teclado_conta.v(23) " "Verilog HDL assignment warning at teclado_conta.v(23): truncated value with size 32 to match size of target (2)" {  } { { "teclado_conta.v" "" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/teclado_conta.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669946170258 "|soma_compara|teclado_conta:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:comb_6 " "Elaborating entity \"comparador\" for hierarchy \"comparador:comb_6\"" {  } { { "soma_compara.v" "comb_6" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/soma_compara.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669946170259 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_somado\[11\] " "Net \"num_somado\[11\]\" is missing source, defaulting to GND" {  } { { "soma_compara.v" "num_somado\[11\]" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/soma_compara.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669946170304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_somado\[10\] " "Net \"num_somado\[10\]\" is missing source, defaulting to GND" {  } { { "soma_compara.v" "num_somado\[10\]" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/soma_compara.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669946170304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_somado\[9\] " "Net \"num_somado\[9\]\" is missing source, defaulting to GND" {  } { { "soma_compara.v" "num_somado\[9\]" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/soma_compara.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669946170304 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1669946170304 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_somado\[11\] " "Net \"num_somado\[11\]\" is missing source, defaulting to GND" {  } { { "soma_compara.v" "num_somado\[11\]" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/soma_compara.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669946170305 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_somado\[10\] " "Net \"num_somado\[10\]\" is missing source, defaulting to GND" {  } { { "soma_compara.v" "num_somado\[10\]" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/soma_compara.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669946170305 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_somado\[9\] " "Net \"num_somado\[9\]\" is missing source, defaulting to GND" {  } { { "soma_compara.v" "num_somado\[9\]" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/soma_compara.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669946170305 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1669946170305 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_somado\[11\] " "Net \"num_somado\[11\]\" is missing source, defaulting to GND" {  } { { "soma_compara.v" "num_somado\[11\]" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/soma_compara.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669946170305 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_somado\[10\] " "Net \"num_somado\[10\]\" is missing source, defaulting to GND" {  } { { "soma_compara.v" "num_somado\[10\]" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/soma_compara.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669946170305 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_somado\[9\] " "Net \"num_somado\[9\]\" is missing source, defaulting to GND" {  } { { "soma_compara.v" "num_somado\[9\]" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/soma_compara.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669946170305 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1669946170305 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_somado\[11\] " "Net \"num_somado\[11\]\" is missing source, defaulting to GND" {  } { { "soma_compara.v" "num_somado\[11\]" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/soma_compara.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669946170306 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_somado\[10\] " "Net \"num_somado\[10\]\" is missing source, defaulting to GND" {  } { { "soma_compara.v" "num_somado\[10\]" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/soma_compara.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669946170306 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_somado\[9\] " "Net \"num_somado\[9\]\" is missing source, defaulting to GND" {  } { { "soma_compara.v" "num_somado\[9\]" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/soma_compara.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669946170306 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1669946170306 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_somado\[11\] " "Net \"num_somado\[11\]\" is missing source, defaulting to GND" {  } { { "soma_compara.v" "num_somado\[11\]" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/soma_compara.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669946170306 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_somado\[10\] " "Net \"num_somado\[10\]\" is missing source, defaulting to GND" {  } { { "soma_compara.v" "num_somado\[10\]" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/soma_compara.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669946170306 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_somado\[9\] " "Net \"num_somado\[9\]\" is missing source, defaulting to GND" {  } { { "soma_compara.v" "num_somado\[9\]" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/soma_compara.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669946170306 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1669946170306 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_somado\[11\] " "Net \"num_somado\[11\]\" is missing source, defaulting to GND" {  } { { "soma_compara.v" "num_somado\[11\]" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/soma_compara.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669946170307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_somado\[10\] " "Net \"num_somado\[10\]\" is missing source, defaulting to GND" {  } { { "soma_compara.v" "num_somado\[10\]" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/soma_compara.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669946170307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_somado\[9\] " "Net \"num_somado\[9\]\" is missing source, defaulting to GND" {  } { { "soma_compara.v" "num_somado\[9\]" { Text "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/soma_compara.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669946170307 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1669946170307 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1669946171131 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669946171313 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/output_files/projeto_sd.map.smsg " "Generated suppressed messages file C:/Users/Enzo/Documents/GitHub/Alarme-digital/projeto_sd/output_files/projeto_sd.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669946171682 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669946171972 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669946171972 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "142 " "Implemented 142 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669946172247 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669946172247 ""} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Implemented 88 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669946172247 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669946172247 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669946172290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  1 22:56:12 2022 " "Processing ended: Thu Dec  1 22:56:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669946172290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669946172290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669946172290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669946172290 ""}
