$date
	Sat May 23 17:09:31 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! b $end
$var reg 1 " clk $end
$var reg 1 # en $end
$var reg 8 $ v [7:0] $end
$scope module ppc $end
$var wire 1 " clk $end
$var wire 1 # en $end
$var wire 8 % v [7:0] $end
$var reg 1 ! b $end
$var reg 2 & beep [1:0] $end
$var reg 8 ' counter [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 '
b0 &
b101 %
b101 $
0#
0"
0!
$end
#1
b100 '
1"
1#
#2
0"
#3
b11 '
1"
#4
0"
#5
b10 '
1"
#6
0"
#7
b1 '
1"
#8
0"
#9
b0 '
1"
#10
0"
#11
1!
b1 &
1"
#12
0"
#13
b10 &
1"
#14
0"
#15
b11 &
1"
#16
0"
#17
0!
b0 &
1"
#18
0"
#19
b11 '
1"
b11 $
b11 %
0#
#20
b10 '
0"
1#
#21
b1 '
1"
#22
0"
#23
b0 '
1"
#24
0"
#25
1!
b1 &
1"
#26
0"
#27
b10 &
1"
#28
0"
#29
b11 &
1"
#30
0"
