# TetrisFPGA
A version of the arcade classic Tetris, implemented on an FPGA

# What is this?
It's Tetris, on an FPGA. This means that *everything* that happens is entirely in hardware and not defined by software.

The entire project is written in [Chisel](https://github.com/freechipsproject/chisel3), a modern HDL. This project is essentially just a way of familiarising myself with the language

## How do I run it?
Get a working installation of Chisel/Scala by following [this handy guide](https://github.com/freechipsproject/chisel3/blob/master/SETUP.md). 
Then run
```
sbt "runMain TetrisTop"
```
To generate the corresponding Verilog code. Use Xilinx Vivado or your own favorite EDA Tool to put it onto an FPGA with a VGA port

## Requirements
To use this, you'll need an FPGA with a VGA port. This project is built for the [Basys3](https://store.digilentinc.com/basys-3-artix-7-fpga-trainer-board-recommended-for-introductory-users/) board from Digilent. 

Additionally, you must generate a 25.175MHz (or close enough) clock to drive the VGA timing signals. A 25MHz clock should work fine.

## Current features
- âœ…Pieces that fall down and move
- âœ…Pieces that rotate
- âœ…Pieces that stay in place once they hit something
- âœ…Entire lines that disappear once they are filled
- âœ…Pieces that change colour once placed

## [Features in progress](TODO.md)
- ğŸ‘·â€â™‚ï¸Wall kicks
- ğŸ‘·â€â™‚ï¸Pieces of different colours / pieces with borders
- ğŸ‘·â€â™‚ï¸A beautiful, flashing line-clear animation

## Disclaimer
This project is *very much* a WIP. Nothing is finished, everything is up for change.


