\doxysection{/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+STM32\+G4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32g4xx\+\_\+hal\+\_\+flash.h File Reference}
\label{stm32g4xx__hal__flash_8h}\index{/home/yule/Documents/ENSEA/Ensea\_2022-\/2023/Actionneur\_et\_automatique/TP\_actionneur/TP\_actionneur/Drivers/STM32G4xx\_HAL\_Driver/Inc/stm32g4xx\_hal\_flash.h@{/home/yule/Documents/ENSEA/Ensea\_2022-\/2023/Actionneur\_et\_automatique/TP\_actionneur/TP\_actionneur/Drivers/STM32G4xx\_HAL\_Driver/Inc/stm32g4xx\_hal\_flash.h}}


Header file of FLASH HAL module.  


{\ttfamily \#include \char`\"{}stm32g4xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32g4xx\+\_\+hal\+\_\+flash\+\_\+ex.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32g4xx\+\_\+hal\+\_\+flash\+\_\+ramfunc.\+h\char`\"{}}\newline
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ FLASH\+\_\+\+Erase\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em FLASH Erase structure definition. \end{DoxyCompactList}\item 
struct \textbf{ FLASH\+\_\+\+OBProgram\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em FLASH Option Bytes Program structure definition. \end{DoxyCompactList}\item 
struct \textbf{ FLASH\+\_\+\+Process\+Type\+Def}
\begin{DoxyCompactList}\small\item\em FLASH handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+NONE}~0x00000000U
\item 
\#define \textbf{ HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+OP}~\textbf{ FLASH\+\_\+\+FLAG\+\_\+\+OPERR}
\item 
\#define \textbf{ HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+PROG}~\textbf{ FLASH\+\_\+\+FLAG\+\_\+\+PROGERR}
\item 
\#define \textbf{ HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+WRP}~\textbf{ FLASH\+\_\+\+FLAG\+\_\+\+WRPERR}
\item 
\#define \textbf{ HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+PGA}~\textbf{ FLASH\+\_\+\+FLAG\+\_\+\+PGAERR}
\item 
\#define \textbf{ HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+SIZ}~\textbf{ FLASH\+\_\+\+FLAG\+\_\+\+SIZERR}
\item 
\#define \textbf{ HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+PGS}~\textbf{ FLASH\+\_\+\+FLAG\+\_\+\+PGSERR}
\item 
\#define \textbf{ HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+MIS}~\textbf{ FLASH\+\_\+\+FLAG\+\_\+\+MISERR}
\item 
\#define \textbf{ HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+FAST}~\textbf{ FLASH\+\_\+\+FLAG\+\_\+\+FASTERR}
\item 
\#define \textbf{ HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+RD}~\textbf{ FLASH\+\_\+\+FLAG\+\_\+\+RDERR}
\item 
\#define \textbf{ HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+OPTV}~\textbf{ FLASH\+\_\+\+FLAG\+\_\+\+OPTVERR}
\item 
\#define \textbf{ HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+ECCC}~\textbf{ FLASH\+\_\+\+FLAG\+\_\+\+ECCC}
\item 
\#define \textbf{ HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+ECCD}~\textbf{ FLASH\+\_\+\+FLAG\+\_\+\+ECCD}
\item 
\#define \textbf{ FLASH\+\_\+\+TYPEERASE\+\_\+\+PAGES}~0x00U
\item 
\#define \textbf{ FLASH\+\_\+\+TYPEERASE\+\_\+\+MASSERASE}~0x01U
\item 
\#define \textbf{ FLASH\+\_\+\+BANK\+\_\+1}~0x00000001U
\item 
\#define \textbf{ FLASH\+\_\+\+BANK\+\_\+\+BOTH}~\textbf{ FLASH\+\_\+\+BANK\+\_\+1}
\item 
\#define \textbf{ FLASH\+\_\+\+TYPEPROGRAM\+\_\+\+DOUBLEWORD}~0x00U
\item 
\#define \textbf{ FLASH\+\_\+\+TYPEPROGRAM\+\_\+\+FAST}~0x01U
\item 
\#define \textbf{ FLASH\+\_\+\+TYPEPROGRAM\+\_\+\+FAST\+\_\+\+AND\+\_\+\+LAST}~0x02U
\item 
\#define \textbf{ OPTIONBYTE\+\_\+\+WRP}~0x01U
\item 
\#define \textbf{ OPTIONBYTE\+\_\+\+RDP}~0x02U
\item 
\#define \textbf{ OPTIONBYTE\+\_\+\+USER}~0x04U
\item 
\#define \textbf{ OPTIONBYTE\+\_\+\+PCROP}~0x08U
\item 
\#define \textbf{ OPTIONBYTE\+\_\+\+BOOT\+\_\+\+LOCK}~0x10U
\item 
\#define \textbf{ OPTIONBYTE\+\_\+\+SEC}~0x20U
\item 
\#define \textbf{ OB\+\_\+\+WRPAREA\+\_\+\+BANK1\+\_\+\+AREAA}~0x00U
\item 
\#define \textbf{ OB\+\_\+\+WRPAREA\+\_\+\+BANK1\+\_\+\+AREAB}~0x01U
\item 
\#define \textbf{ OB\+\_\+\+BOOT\+\_\+\+LOCK\+\_\+\+DISABLE}~0x00000000U
\item 
\#define \textbf{ OB\+\_\+\+BOOT\+\_\+\+LOCK\+\_\+\+ENABLE}~FLASH\+\_\+\+SEC1\+R\+\_\+\+BOOT\+\_\+\+LOCK
\item 
\#define \textbf{ OB\+\_\+\+RDP\+\_\+\+LEVEL\+\_\+0}~0x\+AAU
\item 
\#define \textbf{ OB\+\_\+\+RDP\+\_\+\+LEVEL\+\_\+1}~0x\+BBU
\item 
\#define \textbf{ OB\+\_\+\+RDP\+\_\+\+LEVEL\+\_\+2}~0x\+CCU
\item 
\#define \textbf{ OB\+\_\+\+USER\+\_\+\+BOR\+\_\+\+LEV}~0x00000001U
\item 
\#define \textbf{ OB\+\_\+\+USER\+\_\+n\+RST\+\_\+\+STOP}~0x00000002U
\item 
\#define \textbf{ OB\+\_\+\+USER\+\_\+n\+RST\+\_\+\+STDBY}~0x00000004U
\item 
\#define \textbf{ OB\+\_\+\+USER\+\_\+\+IWDG\+\_\+\+SW}~0x00000008U
\item 
\#define \textbf{ OB\+\_\+\+USER\+\_\+\+IWDG\+\_\+\+STOP}~0x00000010U
\item 
\#define \textbf{ OB\+\_\+\+USER\+\_\+\+IWDG\+\_\+\+STDBY}~0x00000020U
\item 
\#define \textbf{ OB\+\_\+\+USER\+\_\+\+WWDG\+\_\+\+SW}~0x00000040U
\item 
\#define \textbf{ OB\+\_\+\+USER\+\_\+n\+BOOT1}~0x00000200U
\item 
\#define \textbf{ OB\+\_\+\+USER\+\_\+\+SRAM\+\_\+\+PE}~0x00000400U
\item 
\#define \textbf{ OB\+\_\+\+USER\+\_\+\+CCMSRAM\+\_\+\+RST}~0x00000800U
\item 
\#define \textbf{ OB\+\_\+\+USER\+\_\+n\+RST\+\_\+\+SHDW}~0x00001000U
\item 
\#define \textbf{ OB\+\_\+\+USER\+\_\+n\+SWBOOT0}~0x00002000U
\item 
\#define \textbf{ OB\+\_\+\+USER\+\_\+n\+BOOT0}~0x00004000U
\item 
\#define \textbf{ OB\+\_\+\+USER\+\_\+\+NRST\+\_\+\+MODE}~0x00008000U
\item 
\#define \textbf{ OB\+\_\+\+USER\+\_\+\+IRHEN}~0x00010000U
\item 
\#define \textbf{ OB\+\_\+\+BOR\+\_\+\+LEVEL\+\_\+0}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+0}
\item 
\#define \textbf{ OB\+\_\+\+BOR\+\_\+\+LEVEL\+\_\+1}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+1}
\item 
\#define \textbf{ OB\+\_\+\+BOR\+\_\+\+LEVEL\+\_\+2}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+2}
\item 
\#define \textbf{ OB\+\_\+\+BOR\+\_\+\+LEVEL\+\_\+3}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+3}
\item 
\#define \textbf{ OB\+\_\+\+BOR\+\_\+\+LEVEL\+\_\+4}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+4}
\item 
\#define \textbf{ OB\+\_\+\+STOP\+\_\+\+RST}~0x00000000U
\item 
\#define \textbf{ OB\+\_\+\+STOP\+\_\+\+NORST}~FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STOP
\item 
\#define \textbf{ OB\+\_\+\+STANDBY\+\_\+\+RST}~0x00000000U
\item 
\#define \textbf{ OB\+\_\+\+STANDBY\+\_\+\+NORST}~FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STDBY
\item 
\#define \textbf{ OB\+\_\+\+SHUTDOWN\+\_\+\+RST}~0x00000000U
\item 
\#define \textbf{ OB\+\_\+\+SHUTDOWN\+\_\+\+NORST}~FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+SHDW
\item 
\#define \textbf{ OB\+\_\+\+IWDG\+\_\+\+HW}~0x00000000U
\item 
\#define \textbf{ OB\+\_\+\+IWDG\+\_\+\+SW}~FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+SW
\item 
\#define \textbf{ OB\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+FREEZE}~0x00000000U
\item 
\#define \textbf{ OB\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+RUN}~FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STOP
\item 
\#define \textbf{ OB\+\_\+\+IWDG\+\_\+\+STDBY\+\_\+\+FREEZE}~0x00000000U
\item 
\#define \textbf{ OB\+\_\+\+IWDG\+\_\+\+STDBY\+\_\+\+RUN}~FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STDBY
\item 
\#define \textbf{ OB\+\_\+\+WWDG\+\_\+\+HW}~0x00000000U
\item 
\#define \textbf{ OB\+\_\+\+WWDG\+\_\+\+SW}~FLASH\+\_\+\+OPTR\+\_\+\+WWDG\+\_\+\+SW
\item 
\#define \textbf{ OB\+\_\+\+BOOT1\+\_\+\+SRAM}~0x00000000U
\item 
\#define \textbf{ OB\+\_\+\+BOOT1\+\_\+\+SYSTEM}~FLASH\+\_\+\+OPTR\+\_\+n\+BOOT1
\item 
\#define \textbf{ OB\+\_\+\+SRAM\+\_\+\+PARITY\+\_\+\+ENABLE}~0x00000000U
\item 
\#define \textbf{ OB\+\_\+\+SRAM\+\_\+\+PARITY\+\_\+\+DISABLE}~FLASH\+\_\+\+OPTR\+\_\+\+SRAM\+\_\+\+PE
\item 
\#define \textbf{ OB\+\_\+\+CCMSRAM\+\_\+\+RST\+\_\+\+ERASE}~0x00000000U
\item 
\#define \textbf{ OB\+\_\+\+CCMSRAM\+\_\+\+RST\+\_\+\+NOT\+\_\+\+ERASE}~FLASH\+\_\+\+OPTR\+\_\+\+CCMSRAM\+\_\+\+RST
\item 
\#define \textbf{ OB\+\_\+\+BOOT0\+\_\+\+FROM\+\_\+\+OB}~0x00000000U
\item 
\#define \textbf{ OB\+\_\+\+BOOT0\+\_\+\+FROM\+\_\+\+PIN}~FLASH\+\_\+\+OPTR\+\_\+n\+SWBOOT0
\item 
\#define \textbf{ OB\+\_\+n\+BOOT0\+\_\+\+RESET}~0x00000000U
\item 
\#define \textbf{ OB\+\_\+n\+BOOT0\+\_\+\+SET}~FLASH\+\_\+\+OPTR\+\_\+n\+BOOT0
\item 
\#define \textbf{ OB\+\_\+\+NRST\+\_\+\+MODE\+\_\+\+INPUT\+\_\+\+ONLY}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+\+NRST\+\_\+\+MODE\+\_\+0}
\item 
\#define \textbf{ OB\+\_\+\+NRST\+\_\+\+MODE\+\_\+\+GPIO}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+\+NRST\+\_\+\+MODE\+\_\+1}
\item 
\#define \textbf{ OB\+\_\+\+NRST\+\_\+\+MODE\+\_\+\+INPUT\+\_\+\+OUTPUT}~FLASH\+\_\+\+OPTR\+\_\+\+NRST\+\_\+\+MODE
\item 
\#define \textbf{ OB\+\_\+\+IRH\+\_\+\+DISABLE}~0x00000000U
\item 
\#define \textbf{ OB\+\_\+\+IRH\+\_\+\+ENABLE}~FLASH\+\_\+\+OPTR\+\_\+\+IRHEN
\item 
\#define \textbf{ OB\+\_\+\+PCROP\+\_\+\+RDP\+\_\+\+NOT\+\_\+\+ERASE}~0x00000000U
\item 
\#define \textbf{ OB\+\_\+\+PCROP\+\_\+\+RDP\+\_\+\+ERASE}~FLASH\+\_\+\+PCROP1\+ER\+\_\+\+PCROP\+\_\+\+RDP
\item 
\#define \textbf{ FLASH\+\_\+\+LATENCY\+\_\+0}~FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+0\+WS
\item 
\#define \textbf{ FLASH\+\_\+\+LATENCY\+\_\+1}~FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+1\+WS
\item 
\#define \textbf{ FLASH\+\_\+\+LATENCY\+\_\+2}~FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+2\+WS
\item 
\#define \textbf{ FLASH\+\_\+\+LATENCY\+\_\+3}~FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+3\+WS
\item 
\#define \textbf{ FLASH\+\_\+\+LATENCY\+\_\+4}~FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+4\+WS
\item 
\#define \textbf{ FLASH\+\_\+\+LATENCY\+\_\+5}~FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+5\+WS
\item 
\#define \textbf{ FLASH\+\_\+\+LATENCY\+\_\+6}~FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+6\+WS
\item 
\#define \textbf{ FLASH\+\_\+\+LATENCY\+\_\+7}~FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+7\+WS
\item 
\#define \textbf{ FLASH\+\_\+\+LATENCY\+\_\+8}~FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+8\+WS
\item 
\#define \textbf{ FLASH\+\_\+\+LATENCY\+\_\+9}~FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+9\+WS
\item 
\#define \textbf{ FLASH\+\_\+\+LATENCY\+\_\+10}~FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+10\+WS
\item 
\#define \textbf{ FLASH\+\_\+\+LATENCY\+\_\+11}~FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+11\+WS
\item 
\#define \textbf{ FLASH\+\_\+\+LATENCY\+\_\+12}~FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+12\+WS
\item 
\#define \textbf{ FLASH\+\_\+\+LATENCY\+\_\+13}~FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+13\+WS
\item 
\#define \textbf{ FLASH\+\_\+\+LATENCY\+\_\+14}~FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+14\+WS
\item 
\#define \textbf{ FLASH\+\_\+\+LATENCY\+\_\+15}~FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+15\+WS
\item 
\#define \textbf{ FLASH\+\_\+\+KEY1}~0x45670123U
\item 
\#define \textbf{ FLASH\+\_\+\+KEY2}~0x\+CDEF89\+ABU
\item 
\#define \textbf{ FLASH\+\_\+\+PDKEY1}~0x04152637U
\item 
\#define \textbf{ FLASH\+\_\+\+PDKEY2}~0x\+FAFBFCFDU
\item 
\#define \textbf{ FLASH\+\_\+\+OPTKEY1}~0x08192\+A3\+BU
\item 
\#define \textbf{ FLASH\+\_\+\+OPTKEY2}~0x4\+C5\+D6\+E7\+FU
\item 
\#define \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+EOP}~FLASH\+\_\+\+SR\+\_\+\+EOP
\item 
\#define \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+OPERR}~FLASH\+\_\+\+SR\+\_\+\+OPERR
\item 
\#define \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+PROGERR}~FLASH\+\_\+\+SR\+\_\+\+PROGERR
\item 
\#define \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+WRPERR}~FLASH\+\_\+\+SR\+\_\+\+WRPERR
\item 
\#define \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+PGAERR}~FLASH\+\_\+\+SR\+\_\+\+PGAERR
\item 
\#define \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+SIZERR}~FLASH\+\_\+\+SR\+\_\+\+SIZERR
\item 
\#define \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+PGSERR}~FLASH\+\_\+\+SR\+\_\+\+PGSERR
\item 
\#define \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+MISERR}~FLASH\+\_\+\+SR\+\_\+\+MISERR
\item 
\#define \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+FASTERR}~FLASH\+\_\+\+SR\+\_\+\+FASTERR
\item 
\#define \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+RDERR}~FLASH\+\_\+\+SR\+\_\+\+RDERR
\item 
\#define \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+OPTVERR}~FLASH\+\_\+\+SR\+\_\+\+OPTVERR
\item 
\#define \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+BSY}~FLASH\+\_\+\+SR\+\_\+\+BSY
\item 
\#define \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+ECCC}~FLASH\+\_\+\+ECCR\+\_\+\+ECCC
\item 
\#define \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+ECCD}~FLASH\+\_\+\+ECCR\+\_\+\+ECCD
\item 
\#define \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+SR\+\_\+\+ERRORS}
\item 
\#define \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+ECCR\+\_\+\+ERRORS}~(\textbf{ FLASH\+\_\+\+FLAG\+\_\+\+ECCC}    $\vert$ \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+ECCD})
\item 
\#define \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+ALL\+\_\+\+ERRORS}~(FLASH\+\_\+\+FLAG\+\_\+\+SR\+\_\+\+ERRORS $\vert$ FLASH\+\_\+\+FLAG\+\_\+\+ECCR\+\_\+\+ERRORS)
\item 
\#define \textbf{ FLASH\+\_\+\+IT\+\_\+\+EOP}~FLASH\+\_\+\+CR\+\_\+\+EOPIE
\item 
\#define \textbf{ FLASH\+\_\+\+IT\+\_\+\+OPERR}~FLASH\+\_\+\+CR\+\_\+\+ERRIE
\item 
\#define \textbf{ FLASH\+\_\+\+IT\+\_\+\+RDERR}~FLASH\+\_\+\+CR\+\_\+\+RDERRIE
\item 
\#define \textbf{ FLASH\+\_\+\+IT\+\_\+\+ECCC}~(FLASH\+\_\+\+ECCR\+\_\+\+ECCIE $>$$>$ 24U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+SET\+\_\+\+LATENCY}(\+\_\+\+\_\+\+LATENCY\+\_\+\+\_\+)~MODIFY\+\_\+\+REG(FLASH-\/$>$ACR, FLASH\+\_\+\+ACR\+\_\+\+LATENCY, (\+\_\+\+\_\+\+LATENCY\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Set the FLASH Latency. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+GET\+\_\+\+LATENCY}()~READ\+\_\+\+BIT(FLASH-\/$>$ACR, FLASH\+\_\+\+ACR\+\_\+\+LATENCY)
\begin{DoxyCompactList}\small\item\em Get the FLASH Latency. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+PREFETCH\+\_\+\+BUFFER\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(FLASH-\/$>$ACR, FLASH\+\_\+\+ACR\+\_\+\+PRFTEN)
\begin{DoxyCompactList}\small\item\em Enable the FLASH prefetch buffer. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+PREFETCH\+\_\+\+BUFFER\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(FLASH-\/$>$ACR, FLASH\+\_\+\+ACR\+\_\+\+PRFTEN)
\begin{DoxyCompactList}\small\item\em Disable the FLASH prefetch buffer. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+INSTRUCTION\+\_\+\+CACHE\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(FLASH-\/$>$ACR, FLASH\+\_\+\+ACR\+\_\+\+ICEN)
\begin{DoxyCompactList}\small\item\em Enable the FLASH instruction cache. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+INSTRUCTION\+\_\+\+CACHE\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(FLASH-\/$>$ACR, FLASH\+\_\+\+ACR\+\_\+\+ICEN)
\begin{DoxyCompactList}\small\item\em Disable the FLASH instruction cache. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+DATA\+\_\+\+CACHE\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(FLASH-\/$>$ACR, FLASH\+\_\+\+ACR\+\_\+\+DCEN)
\begin{DoxyCompactList}\small\item\em Enable the FLASH data cache. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+DATA\+\_\+\+CACHE\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(FLASH-\/$>$ACR, FLASH\+\_\+\+ACR\+\_\+\+DCEN)
\begin{DoxyCompactList}\small\item\em Disable the FLASH data cache. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+INSTRUCTION\+\_\+\+CACHE\+\_\+\+RESET}()
\begin{DoxyCompactList}\small\item\em Reset the FLASH instruction Cache. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+DATA\+\_\+\+CACHE\+\_\+\+RESET}()
\begin{DoxyCompactList}\small\item\em Reset the FLASH data Cache. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+POWER\+\_\+\+DOWN\+\_\+\+ENABLE}()
\begin{DoxyCompactList}\small\item\em Enable the FLASH power down during Low-\/power run mode. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+POWER\+\_\+\+DOWN\+\_\+\+DISABLE}()
\begin{DoxyCompactList}\small\item\em Disable the FLASH power down during Low-\/power run mode. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+SLEEP\+\_\+\+POWERDOWN\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(FLASH-\/$>$ACR, \textbf{ FLASH\+\_\+\+ACR\+\_\+\+SLEEP\+\_\+\+PD})
\begin{DoxyCompactList}\small\item\em Enable the FLASH power down during Low-\/\+Power sleep mode. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+SLEEP\+\_\+\+POWERDOWN\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(FLASH-\/$>$ACR, \textbf{ FLASH\+\_\+\+ACR\+\_\+\+SLEEP\+\_\+\+PD})
\begin{DoxyCompactList}\small\item\em Disable the FLASH power down during Low-\/\+Power sleep mode. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+ENABLE\+\_\+\+IT}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Enable the specified FLASH interrupt. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+DISABLE\+\_\+\+IT}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Disable the specified FLASH interrupt. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+GET\+\_\+\+FLAG}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Check whether the specified FLASH flag is set or not. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+CLEAR\+\_\+\+FLAG}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clear the FLASH\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
\#define \textbf{ FLASH\+\_\+\+SIZE\+\_\+\+DATA\+\_\+\+REGISTER}~\textbf{ FLASHSIZE\+\_\+\+BASE}
\item 
\#define \textbf{ FLASH\+\_\+\+SIZE}
\item 
\#define \textbf{ FLASH\+\_\+\+BANK\+\_\+\+SIZE}~(FLASH\+\_\+\+SIZE)
\item 
\#define \textbf{ FLASH\+\_\+\+PAGE\+\_\+\+NB}
\item 
\#define \textbf{ FLASH\+\_\+\+PAGE\+\_\+\+SIZE}~0x800U  /$\ast$ 2 KB $\ast$/
\item 
\#define \textbf{ FLASH\+\_\+\+TIMEOUT\+\_\+\+VALUE}~1000U   /$\ast$ 1 s  $\ast$/
\item 
\#define \textbf{ IS\+\_\+\+FLASH\+\_\+\+TYPEERASE}(VALUE)
\item 
\#define \textbf{ IS\+\_\+\+FLASH\+\_\+\+BANK}(BANK)~((BANK) == \textbf{ FLASH\+\_\+\+BANK\+\_\+1})
\item 
\#define \textbf{ IS\+\_\+\+FLASH\+\_\+\+BANK\+\_\+\+EXCLUSIVE}(BANK)~((BANK) == \textbf{ FLASH\+\_\+\+BANK\+\_\+1})
\item 
\#define \textbf{ IS\+\_\+\+FLASH\+\_\+\+TYPEPROGRAM}(VALUE)
\item 
\#define \textbf{ IS\+\_\+\+FLASH\+\_\+\+MAIN\+\_\+\+MEM\+\_\+\+ADDRESS}(ADDRESS)~(((ADDRESS) $>$= \textbf{ FLASH\+\_\+\+BASE}) \&\& ((ADDRESS) $<$ (\textbf{ FLASH\+\_\+\+BASE}+FLASH\+\_\+\+SIZE)))
\item 
\#define \textbf{ IS\+\_\+\+FLASH\+\_\+\+OTP\+\_\+\+ADDRESS}(ADDRESS)~(((ADDRESS) $>$= 0x1\+FFF7000U) \&\& ((ADDRESS) $<$= 0x1\+FFF73\+FFU))
\item 
\#define \textbf{ IS\+\_\+\+FLASH\+\_\+\+PROGRAM\+\_\+\+ADDRESS}(ADDRESS)~(IS\+\_\+\+FLASH\+\_\+\+MAIN\+\_\+\+MEM\+\_\+\+ADDRESS(ADDRESS) $\vert$$\vert$ IS\+\_\+\+FLASH\+\_\+\+OTP\+\_\+\+ADDRESS(ADDRESS))
\item 
\#define \textbf{ IS\+\_\+\+FLASH\+\_\+\+PAGE}(PAGE)~((PAGE) $<$ FLASH\+\_\+\+PAGE\+\_\+\+NB)
\item 
\#define \textbf{ IS\+\_\+\+OPTIONBYTE}(VALUE)
\item 
\#define \textbf{ IS\+\_\+\+OB\+\_\+\+WRPAREA}(VALUE)~(((VALUE) == \textbf{ OB\+\_\+\+WRPAREA\+\_\+\+BANK1\+\_\+\+AREAA}) $\vert$$\vert$ ((VALUE) == \textbf{ OB\+\_\+\+WRPAREA\+\_\+\+BANK1\+\_\+\+AREAB}))
\item 
\#define \textbf{ IS\+\_\+\+OB\+\_\+\+BOOT\+\_\+\+LOCK}(VALUE)~(((VALUE) == \textbf{ OB\+\_\+\+BOOT\+\_\+\+LOCK\+\_\+\+ENABLE}) $\vert$$\vert$ ((VALUE) == \textbf{ OB\+\_\+\+BOOT\+\_\+\+LOCK\+\_\+\+DISABLE}))
\item 
\#define \textbf{ IS\+\_\+\+OB\+\_\+\+RDP\+\_\+\+LEVEL}(LEVEL)
\item 
\#define \textbf{ IS\+\_\+\+OB\+\_\+\+USER\+\_\+\+TYPE}(TYPE)~(((TYPE) $<$= 0x1\+FFFFU) \&\& ((TYPE) != 0U))
\item 
\#define \textbf{ IS\+\_\+\+OB\+\_\+\+USER\+\_\+\+BOR\+\_\+\+LEVEL}(LEVEL)
\item 
\#define \textbf{ IS\+\_\+\+OB\+\_\+\+USER\+\_\+\+STOP}(VALUE)~(((VALUE) == \textbf{ OB\+\_\+\+STOP\+\_\+\+RST}) $\vert$$\vert$ ((VALUE) == \textbf{ OB\+\_\+\+STOP\+\_\+\+NORST}))
\item 
\#define \textbf{ IS\+\_\+\+OB\+\_\+\+USER\+\_\+\+STANDBY}(VALUE)~(((VALUE) == \textbf{ OB\+\_\+\+STANDBY\+\_\+\+RST}) $\vert$$\vert$ ((VALUE) == \textbf{ OB\+\_\+\+STANDBY\+\_\+\+NORST}))
\item 
\#define \textbf{ IS\+\_\+\+OB\+\_\+\+USER\+\_\+\+SHUTDOWN}(VALUE)~(((VALUE) == \textbf{ OB\+\_\+\+SHUTDOWN\+\_\+\+RST}) $\vert$$\vert$ ((VALUE) == \textbf{ OB\+\_\+\+SHUTDOWN\+\_\+\+NORST}))
\item 
\#define \textbf{ IS\+\_\+\+OB\+\_\+\+USER\+\_\+\+IWDG}(VALUE)~(((VALUE) == \textbf{ OB\+\_\+\+IWDG\+\_\+\+HW}) $\vert$$\vert$ ((VALUE) == \textbf{ OB\+\_\+\+IWDG\+\_\+\+SW}))
\item 
\#define \textbf{ IS\+\_\+\+OB\+\_\+\+USER\+\_\+\+IWDG\+\_\+\+STOP}(VALUE)~(((VALUE) == \textbf{ OB\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+FREEZE}) $\vert$$\vert$ ((VALUE) == \textbf{ OB\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+RUN}))
\item 
\#define \textbf{ IS\+\_\+\+OB\+\_\+\+USER\+\_\+\+IWDG\+\_\+\+STDBY}(VALUE)~(((VALUE) == \textbf{ OB\+\_\+\+IWDG\+\_\+\+STDBY\+\_\+\+FREEZE}) $\vert$$\vert$ ((VALUE) == \textbf{ OB\+\_\+\+IWDG\+\_\+\+STDBY\+\_\+\+RUN}))
\item 
\#define \textbf{ IS\+\_\+\+OB\+\_\+\+USER\+\_\+\+WWDG}(VALUE)~(((VALUE) == \textbf{ OB\+\_\+\+WWDG\+\_\+\+HW}) $\vert$$\vert$ ((VALUE) == \textbf{ OB\+\_\+\+WWDG\+\_\+\+SW}))
\item 
\#define \textbf{ IS\+\_\+\+OB\+\_\+\+USER\+\_\+\+BOOT1}(VALUE)~(((VALUE) == \textbf{ OB\+\_\+\+BOOT1\+\_\+\+SRAM}) $\vert$$\vert$ ((VALUE) == \textbf{ OB\+\_\+\+BOOT1\+\_\+\+SYSTEM}))
\item 
\#define \textbf{ IS\+\_\+\+OB\+\_\+\+USER\+\_\+\+SRAM\+\_\+\+PARITY}(VALUE)~(((VALUE) == \textbf{ OB\+\_\+\+SRAM\+\_\+\+PARITY\+\_\+\+ENABLE}) $\vert$$\vert$ ((VALUE) == \textbf{ OB\+\_\+\+SRAM\+\_\+\+PARITY\+\_\+\+DISABLE}))
\item 
\#define \textbf{ IS\+\_\+\+OB\+\_\+\+USER\+\_\+\+CCMSRAM\+\_\+\+RST}(VALUE)~(((VALUE) == \textbf{ OB\+\_\+\+CCMSRAM\+\_\+\+RST\+\_\+\+ERASE}) $\vert$$\vert$ ((VALUE) == \textbf{ OB\+\_\+\+CCMSRAM\+\_\+\+RST\+\_\+\+NOT\+\_\+\+ERASE}))
\item 
\#define \textbf{ IS\+\_\+\+OB\+\_\+\+USER\+\_\+\+SWBOOT0}(VALUE)~(((VALUE) == \textbf{ OB\+\_\+\+BOOT0\+\_\+\+FROM\+\_\+\+OB}) $\vert$$\vert$ ((VALUE) == \textbf{ OB\+\_\+\+BOOT0\+\_\+\+FROM\+\_\+\+PIN}))
\item 
\#define \textbf{ IS\+\_\+\+OB\+\_\+\+USER\+\_\+\+BOOT0}(VALUE)~(((VALUE) == \textbf{ OB\+\_\+n\+BOOT0\+\_\+\+RESET}) $\vert$$\vert$ ((VALUE) == \textbf{ OB\+\_\+n\+BOOT0\+\_\+\+SET}))
\item 
\#define \textbf{ IS\+\_\+\+OB\+\_\+\+USER\+\_\+\+NRST\+\_\+\+MODE}(VALUE)
\item 
\#define \textbf{ IS\+\_\+\+OB\+\_\+\+USER\+\_\+\+IRHEN}(VALUE)~(((VALUE) == \textbf{ OB\+\_\+\+IRH\+\_\+\+ENABLE}) $\vert$$\vert$ ((VALUE) == \textbf{ OB\+\_\+\+IRH\+\_\+\+DISABLE}))
\item 
\#define \textbf{ IS\+\_\+\+OB\+\_\+\+PCROP\+\_\+\+RDP}(VALUE)~(((VALUE) == \textbf{ OB\+\_\+\+PCROP\+\_\+\+RDP\+\_\+\+NOT\+\_\+\+ERASE}) $\vert$$\vert$ ((VALUE) == \textbf{ OB\+\_\+\+PCROP\+\_\+\+RDP\+\_\+\+ERASE}))
\item 
\#define \textbf{ IS\+\_\+\+OB\+\_\+\+SECMEM\+\_\+\+SIZE}(VALUE)~((VALUE) $<$= FLASH\+\_\+\+PAGE\+\_\+\+NB)
\item 
\#define \textbf{ IS\+\_\+\+FLASH\+\_\+\+LATENCY}(LATENCY)
\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \textbf{ FLASH\+\_\+\+Procedure\+Type\+Def} \{ \newline
{\bfseries FLASH\+\_\+\+PROC\+\_\+\+NONE} = 0
, {\bfseries FLASH\+\_\+\+PROC\+\_\+\+PAGE\+\_\+\+ERASE}
, {\bfseries FLASH\+\_\+\+PROC\+\_\+\+MASS\+\_\+\+ERASE}
, {\bfseries FLASH\+\_\+\+PROC\+\_\+\+PROGRAM}
, \newline
{\bfseries FLASH\+\_\+\+PROC\+\_\+\+PROGRAM\+\_\+\+LAST}
 \}
\begin{DoxyCompactList}\small\item\em FLASH Procedure structure definition. \end{DoxyCompactList}\item 
enum \textbf{ FLASH\+\_\+\+Cache\+Type\+Def} \{ {\bfseries FLASH\+\_\+\+CACHE\+\_\+\+DISABLED} = 0
, {\bfseries FLASH\+\_\+\+CACHE\+\_\+\+ICACHE\+\_\+\+ENABLED}
, {\bfseries FLASH\+\_\+\+CACHE\+\_\+\+DCACHE\+\_\+\+ENABLED}
, {\bfseries FLASH\+\_\+\+CACHE\+\_\+\+ICACHE\+\_\+\+DCACHE\+\_\+\+ENABLED}
 \}
\begin{DoxyCompactList}\small\item\em FLASH Cache structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} {\bfseries HAL\+\_\+\+FLASH\+\_\+\+Program} (uint32\+\_\+t Type\+Program, uint32\+\_\+t Address, uint64\+\_\+t Data)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} {\bfseries HAL\+\_\+\+FLASH\+\_\+\+Program\+\_\+\+IT} (uint32\+\_\+t Type\+Program, uint32\+\_\+t Address, uint64\+\_\+t Data)
\item 
void {\bfseries HAL\+\_\+\+FLASH\+\_\+\+IRQHandler} (void)
\item 
void {\bfseries HAL\+\_\+\+FLASH\+\_\+\+End\+Of\+Operation\+Callback} (uint32\+\_\+t Return\+Value)
\item 
void {\bfseries HAL\+\_\+\+FLASH\+\_\+\+Operation\+Error\+Callback} (uint32\+\_\+t Return\+Value)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} {\bfseries HAL\+\_\+\+FLASH\+\_\+\+Unlock} (void)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} {\bfseries HAL\+\_\+\+FLASH\+\_\+\+Lock} (void)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} {\bfseries HAL\+\_\+\+FLASH\+\_\+\+OB\+\_\+\+Unlock} (void)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} {\bfseries HAL\+\_\+\+FLASH\+\_\+\+OB\+\_\+\+Lock} (void)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} {\bfseries HAL\+\_\+\+FLASH\+\_\+\+OB\+\_\+\+Launch} (void)
\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+FLASH\+\_\+\+Get\+Error} (void)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} {\bfseries FLASH\+\_\+\+Wait\+For\+Last\+Operation} (uint32\+\_\+t Timeout)
\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\textbf{ FLASH\+\_\+\+Process\+Type\+Def} {\bfseries p\+Flash}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of FLASH HAL module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2019 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 

Definition in file \textbf{ stm32g4xx\+\_\+hal\+\_\+flash.\+h}.

