{
  "metadata": {
    "kernelspec": {
      "name": "node_nteract",
      "language": "javascript",
      "display_name": "Node.js (nteract)"
    },
    "kernel_info": {
      "name": "node_nteract"
    },
    "language_info": {
      "name": "javascript",
      "version": "8.2.1",
      "mimetype": "application/javascript",
      "file_extension": ".js"
    },
    "title": "WepSIM ",
    "nteract": {
      "version": "nteract-on-jupyter@2.0.0"
    }
  },
  "nbformat": 4,
  "nbformat_minor": 0,
  "cells": [
    {
      "cell_type": "markdown",
      "source": "## mode",
      "metadata": {
        "collapsed": false,
        "deletable": false,
        "editable": false
      }
    },
    {
      "cell_type": "code",
      "source": "ep",
      "outputs": [],
      "execution_count": 1,
      "metadata": {
        "name": "mode",
        "type": "string",
        "collapsed": false,
        "deletable": false,
        "editable": true
      }
    },
    {
      "cell_type": "markdown",
      "source": "## firmware",
      "metadata": {
        "collapsed": false,
        "deletable": false,
        "editable": false
      }
    },
    {
      "cell_type": "code",
      "source": "#\n# WepSIM (https://wepsim.github.io/wepsim/)\n#\n\nbegin\n{\n              # R0 <- 0\n              (EXCODE=0, T11, MR=1, SelC=0, LC=1),  # Ensure R0 is zero\n\n    fetch:    # Fetch instruction from memory\n              # MAR <- PC\n              (T2=1, C0=1),        # Load PC into MAR\n              \n              # MBR <- Mem[MAR]\n              (TA=1, R=1, BW=11, M1=1, C1=1),        # Fetch instruction into MBR\n\n              # IR <- MBR, PC <- PC + 4\n              (T1=1, C3=1, M2=1, C2=1),                          # Load MBR into IR (Instruction Register)\n\n              # Jump to associated microcode for opcode\n              (A0=1, B=0, C=0),                      # Decode opcode and branch\n}\n\n\n#\n# RISC-V instructions that can be used / Instrucciones RISC-V que pueden usarse\n#\n\nli reg val {\n     co=111111,\n     nwords=1,\n     reg=reg(25,21),\n     val=imm(20,0),\n     help='r1 = SignExt(val)',\n     {\n          (SE=1, OFFSET=0, SIZE=10100, T3=1, LC=1, MR=0, SELC=10101, A0=1, B=1, C=0)\n     }\n}\n\nrdcycle reg1  {\n      co=111111,\n      nwords=1,\n      reg1=reg(25,21),\n      help='reg1 = load accumulated clock cycles',\n      {\n           (MH=1, T12=1, SELC=10101, LC=1, A0=1, B=1, C=0)\n      }\n}\n\nin reg val {\n     co=111111,\n     nwords=1,\n     reg=reg(25,21),\n     val=imm(15,0),\n     help='reg = device_registers[val]',\n     {\n         (SE=0, OFFSET=0, SIZE=10000, T3=1, C0=1),\n         (TA=1, IOR=1, BW=11, M1=1, C1=1),\n         (T1=1, LC=1,  MR=0, SELC=10101, A0=1, B=1, C=0)\n     }\n}\n\nout reg val {\n     co=111111,\n     nwords=1,\n     reg=reg(25,21),\n     val=imm(15,0),\n     help='device_register[val] = reg',\n     {\n         (SE=0, OFFSET=0,   SIZE=10000,   T3=1, C0=1),\n         (MR=0, SELA=10101, T9=1,         M1=0, C1=1),\n         (TA=1, TD=1,       IOW=1, BW=11, A0=1, B=1, C=0)\n     }\n}\n\nadd reg1 reg2 reg3 {\n      co=111111,\n      nwords=1,\n      reg1=reg(25,21),\n      reg2=reg(20,16),\n      reg3=reg(15,11),\n      help='r1 = r2 + r3',\n      {\n          (MC=1, MR=0, SELA=1011, SELB=10000, MA=0, MB=0, SELCOP=1010, T6=1, SELC=10101, LC=1, SELP=11, M7, C7, A0=1, B=1, C=0)\n      }\n}\n\naddi reg1 reg2 val {\n         co=111111,\n         nwords=1,\n         reg1 = reg(25,21),\n         reg2 = reg(20,16),\n         val  = imm(15,0),\n         help ='r1 = r2 + val',\n         {\n             (SE=1, OFFSET=0, SIZE=10000, T3=1, C4=1),\n             (MC=1, MR=0, SELB=10000, MA=1, MB=0, SELCOP=1010, T6=1, SELC=10101, LC=1, SELP=11, M7, C7, A0=1, B=1, C=0)\n         }\n}\n\nsub reg1 reg2 reg3 {\n      co=111111,\n      nwords=1,\n      reg1=reg(25,21),\n      reg2=reg(20,16),\n      reg3=reg(15,11),\n      help='r1 = r2 - r3',\n      {\n          (MC=1, MR=0, SELB=1011, SELA=10000, MA=0, MB=0, SELCOP=1011, T6=1, SELC=10101, LC=1, SELP=11, M7, C7, A0=1, B=1, C=0)\n      }\n}\n\nmul reg1 reg2 reg3 {\n      co=111111,\n      nwords=1,\n      reg1=reg(25,21),\n      reg2=reg(20,16),\n      reg3=reg(15,11),\n      help='reg1 = reg2 * reg3',\n      {\n          (MC=1, MR=0, SELA=1011, SELB=10000, MA=0, MB=0, SELCOP=1100, T6=1, SELC=10101, LC=1, SELP=11, M7, C7, A0=1, B=1, C=0)\n      }\n}\n\nand reg1 reg2 reg3 {\n     co=111111,\n     nwords=1,\n     reg1=reg(25,21),\n     reg2=reg(20,16),\n     reg3=reg(15,11),\n     help='r1 = r2 & r3',\n     {\n          (MC=1, MR=0, SELA=1011, SELB=10000, MA=0, MB=0, SELCOP=1, T6=1, SELC=10101, LC=1, SELP=11, M7, C7, A0=1, B=1, C=0)\n     }\n}\n\nlb reg1 (reg2) {\n     co=111111,\n     nwords=1,\n     reg1 = reg(25,21),\n     reg2 = reg(20,16),\n     help='r1 = MEM[r2]/8',\n     {\n          (MR=0, SELA=10000, T9=1, C0),\n          (TA=1, R=1, BW=00, SE=1, M1=1, C1=1),\n          (T1=1, LC=1, MR=0, SELC=10101, SE=1, A0=1, B=1, C=0)\n     }\n}\n\nsb reg1 (reg2) {\n         co=111111,\n         nwords=1,\n         reg1 = reg(25,21),\n         reg2 = reg(20,16),\n         {\n             (MR=0,  SELA=10000, T9=1, C0=1),\n             (MR=0,  SELA=10101, T9=1, M1=0, C1=1),\n             (BW=0,  TA=1, TD=1, W=1,  A0=1, B=1, C=0)\n         }\n}\n\nlw rd offset(rs1) {\n      co=010010,\n      nwords=1,\n      rd=reg(25,21),\n      offset=imm(15,0),\n      rs1=reg(20,16),\n      help='rd = (MEM[rs1+offset+3] .. MEM[rs1+offset])',\n      {\n          (SE=1, OFFSET=0, SIZE=10000, T3=1, C5=1),\n          (MR=0, SELA=10000, MA=0, MB=1, MC=1, SELCOP=1010, T6=1, C0=1),\n          (TA=1, R=1, BW=11, M1=1, C1=1),\n          (T1=1, LC=1, MR=0, SELC=10101, A0=1, B=1, C=0)\n      }\n}\n\nsw reg1 val(reg2) {\n      co=010111,\n      nwords=1,\n      reg1 = reg(25,21),\n      val  = imm(15,0),\n      reg2 = reg(20,16),\n      help='MEM[rs1+offset+3 .. rs1+offset] = rs2',\n      {\n          (SE=1, OFFSET=0, SIZE=10000, T3=1, C5=1),\n          (MR=0, SELA=10000, MA=0, MB=1, MC=1, SELCOP=1010, T6=1, C0=1),\n          (MR=0,  SELA=10101, T9=1, M1=0, C1=1),\n          (BW=11, TA=1, TD=1, W=1,  A0=1, B=1, C=0)\n      }\n}\n\nbeq reg reg offset {\n     co=111111,\n     nwords=1,\n     reg=reg(25,21),\n     reg=reg(20,16),\n     offset=address(15,0)rel,\n     help='if ($r1 == $r2) pc += 4*offset',\n     {\n             (T8, C5),\n             (SELA=10101, SELB=10000, MC=1, SELCOP=1011, SELP=11, M7, C7),\n             (A0=0, B=1, C=110, MADDR=bck2ftch),\n             (T5, M7=0, C7),\n             (T2, C5),\n             (SE=1, OFFSET=0, SIZE=10000, T3, C4),\n             (MA=1, MB=10, MC=1, SELCOP=1100, T6, C4),\n             (MA=1, MB=1, MC=1, SELCOP=1010, T6, C2, A0=1, B=1, C=0),\n   bck2ftch: (T5, M7=0, C7),\n             (A0=1, B=1, C=0)\n     }\n}\n\n\n#\n# Extension: new instructions\n#\n\n# lx reg1 u32            { ... }\n# call u32               { ... }\n# return                 { ... }\n# stop                   { ... }\n# vfill reg1 (reg2) val1 { ... }\n# vadd  reg1 (reg2) reg3 { ... }\n\n\nlx reg1 u32 {\n    co=100110,                # Opcode for \"lx\"\n    nwords=2,                 # Instruction spans 2 words (instruction and immediate value)\n    reg1=reg(25,21),          # Destination register for storing the immediate value\n    u32=imm(63,32),           # 32-bit unsigned immediate value (U32) to be loaded\n    help='Load the 32-bit immediate value (U32) into REG1: RF[REG1] ← U32',\n    {\n        # Load the program counter (PC) into MAR to fetch the immediate value\n        (T2, C0),\n        \n        # Fetch the value from memory into MBR and increment PC by 4\n        (TA, R, BW=11, M1, C1, M2, C2),\n        \n        # Move the value from MBR into the target register (REG1)\n        (T1, LC, SELC=10101, MR=0),\n        \n        # Finish operation, preparing for the next instruction\n        (A0, B, C=0)\n    }\n}\n\n\ncall U32 {\n    co=100001,           # Opcode for \"call U32\"\n    nwords=2,            # Instruction spans 2 words (instruction + immediate)\n    U32=imm(63,32),      # Immediate value representing the target address (bits 63-32)\n    help='Save the current PC on the stack and jump to the address specified by U32',\n    {\n        # Save the current program counter (PC) into RT1\n        (T2, C0)\n        (Ta, R, BW=11, M1, C1)\n        (T1, C4)\n        \n        # Increment the stack pointer (SP) and load it into MAR\n        (SELA=00010, SELC=00010, MR=1, MB=10, MC=1, SELCOP=1011, T6, LC, C0)\n        \n        # Write the saved PC into the memory location pointed to by MAR\n        (T2, M1=0, C1)\n        (Ta, Td, W, BW=11)\n        \n        # Update the PC with the target address (U32)\n        (T4, M2=0, C2, A0=1, B=1, C=0)\n    }\n}\n\nreturn {\n    co=100010,           # Opcode for \"return\"\n    nwords=1,            # Instruction spans 1 word\n    help='Return to the caller: PC ← MEM[SP], SP ← SP + 4',\n    {\n              (SELA=00010, MR=1, T9=1, C0=1),                                              # Load the stack pointer (SP) into MAR\n              (TA=1, R, BW=11, M1=1, C1=1),                                               # Fetch the value from memory at SP and store it in MBR\n              (T1=1, M2=0, C2=1),                                                         # Update the program counter (PC) with the value from MBR\n              (SELA=00010, MR=1, MA=0, MB=10, SELCOP=1010, MC=1, T6=1, LC, SELC=00010),   # Increment SP by 4\n              (A0=1, B=1, C=0)                                                            # Jump to the FETCH phase of the instruction cycle\n    }\n}\n\n\nstop {\n    co=100011,           # Opcode for \"stop\"\n    nwords=1,            # Instruction spans 1 word\n    help='Stop execution: PC ← 0x00, SP ← 0x00',\n    {\n        # Reset SP\n        (SELA=00000, SELC=00010, T9, LC=1, MR=1),  # SP ← 0x00\n\n        # Reset PC\n        (SELA=00000, T9, M2=0, C2=1, A0=1, B=1, C=0)   # PC ← 0x00\n    }\n}\n\nvfill reg1 (reg2) U8 {\n    co=100100,                # Opcode for \"vfill\"\n    nwords=1,                 # Instruction spans 1 word\n    reg1=reg(25,21),          # Register field for count (bits 25-21)\n    reg2=reg(20,16),          # Register field for start address (bits 20-16)\n    U8=imm(7,0),              # Immediate field for value (bits 7-0)\n    help='Fill reg1 bytes from address reg2 with value U8',\n    {\n        # Load reg1 (count) into temporary register RT1\n        (SELA=10000, T9, C4),  # RT1 ← RF[reg1]\n\n        # Load reg2 (start address) into temporary register RT2\n        (OFFSET=0, SIZE=01000, T3, C1),   # RT2 ← RF[reg2]\n\n        # Start loop\n   loop: \n   \n   \t(T4=1, C0=1)\n\n        # Decrement RT1 and check if zero\n        (W, Td, Ta, BW=0),     # RT1 ← RT1 - 1\n        \n        (MA=1, MB=11, MC=1, SELCOP=1010, T6=1, C4=1)         # If RT1 == 0, jump to \"end\"\n\n        # Increment RT2\n        (SELA=10101, SELC=10101, MA=0, MB=11, MC=1, SELCOP=1011, T6, LC, SELP=11, M7=1, C7=1),     # RT2 ← RT2 + 1\n\n\t(A0=0, B=0, C=0110, MADDR=end)\n\t\n        # Jump back to loop\n        (A0=0, B=1, C=0, MADDR=loop),\n\n   end:   # Exit loop\n        # Reset reg1 to zero\n\t(MR=1, SELA=00000, SELC=01000, MC=1, T6=1, LC=1, A0=1, B=1, C=0)  # RF[R_R1] ← 0\n\t\n        # Update reg2 with final address\n        (MR=1, SELA=01000, SELB=10101, SELC=01000, MC=1, SELCOP=1010, T6, LC)          # RF[reg2] ← RT2\n        (A0=1, B=1, C=0)\n    }\n}\n\n\nvadd reg1 (reg2) reg3 {\n    co=100101,                # Opcode for \"vadd\"\n    nwords=1,                 # Instruction spans 1 word\n    reg1=reg(25,21),          # Register field for the count of elements to process\n    reg2=reg(20,16),          # Register field for the base address of memory to start the operation\n    reg3=reg(15,11),          # Register field for the value to add to each memory element\n    help='Add reg3 to reg1 bytes starting from reg2', # Description of the instruction\n    {\n        (SELA=10000, MR=0, T9, C4),   # Load the count (reg1) into temporary register RT1\n        \n        vadd_lopp:                    # Start of the loop\n        \t(T4, C0),                # Fetch the current cycle information (internal operation)\n        \t\n        \t(Ta, R, BW=0, M1=1, C1),  # Load the value from memory pointed by RT2 (reg2)\n        \t\n        \t(T1, C5),                # Prepare for arithmetic operation\n        \t\n        \t(SELA=01011, MB=01, MR=0, MC=1, SELCOP=1010, T6, M1=0, C1), # Add the value in reg3 to the memory value\n        \t\n        \t(Td, Ta, W, BW=0),       # Store the result back into memory\n        \t\n        \t(MA=1, MB=11, MC=1, SELCOP=1010, T6, C4), # Decrement RT1 (count of remaining elements)\n        \t\n        \t(SELA=10101, SELC=10101, MR=0, MB=11, MC=1, SELCOP=1011, T6, LC, SELP=11, M7=1, C7), # Increment RT2 (move to next memory address)\n        \t(A0=0, B=0, C=0110, MADDR=vadd_end), # Check if RT1 is zero, if yes, jump to the end\n        \t\n        \t(A0=0, B=1, C=0, MADDR=vadd_lopp), # Otherwise, repeat the loop\n        \t\n        vadd_end:                     # End of the loop\n        \t(SELA=10000, SELB=10101, SELC=10000, MR=0, MC=1, SELCOP=1010, T6, LC, A0=1, B=1, C=0) \n        \t# Update the base register (reg2) to point to the next address after processing is complete\n    }\n}\n\n\n\n\n#\n# Registers\n#\n\nregisters {\n    # Format: <Index> = (<Name>, <Alias>) (Description)\n    0=(zero,  x0),\n    1=(ra,    x1),\n    2=(sp,    x2) (stack_pointer),\n    3=(gp,    x3),\n    4=(tp,    x4),\n    5=(t0,    x5),\n    6=(t1,    x6),\n    7=(t2,    x7),\n    8=(s0,    x8),\n    9=(s1,    x9),\n    10=(a0,  x10),\n    11=(a1,  x11),\n    12=(a2,  x12),\n    13=(a3,  x13),\n    14=(a4,  x14),\n    15=(a5,  x15),\n    16=(a6,  x16),\n    17=(a7,  x17),\n    18=(s2,  x18),\n    19=(s3,  x19),\n    20=(s4,  x20),\n    21=(s5,  x21),\n    22=(s6,  x22),\n    23=(s7,  x23),\n    24=(s8,  x24),\n    25=(s9,  x25),\n    26=(s10, x26),\n    27=(s11, x27),\n    28=(t3,  x28),\n    29=(t4,  x29),\n    30=(t5,  x30),\n    31=(t6,  x31)\n}\n",
      "outputs": [],
      "execution_count": 1,
      "metadata": {
        "name": "firmware",
        "type": "string",
        "collapsed": false,
        "deletable": false,
        "editable": true
      }
    },
    {
      "cell_type": "markdown",
      "source": "## assembly",
      "metadata": {
        "collapsed": false,
        "deletable": false,
        "editable": false
      }
    },
    {
      "cell_type": "code",
      "source": ".data\n   mu: .byte  0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0,\n               0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0,\n               0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0,\n               0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0,\n               0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0,\n               0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0,\n               0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0,\n               0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0,\n\n               0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0,\n               0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0,\n               0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0,\n               0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0,\n               0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0,\n               0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0,\n               0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0,\n\n               0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0,\n               0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0,\n               0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0,\n               0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0,\n               0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0,\n               0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0,\n               0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0,\n               0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0,\n               0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0\n\n.text\n\n### Function Definitions ###\n\nshow_and_delay:\n         # Show LED matrix\n           li   a0, mu              # Load the base address of mu\n           out  a0, 0x3108          # Send matrix address to output\n           li   a0, 0x20            # Load delay duration\n           out  a0, 0x3104          # Send delay duration to output\n\n         # Wait \"some time\" (looping 20 times)\n           li   t0, 0               # Initialize counter\n           li   t1, 20              # Set loop limit\n    bc_10: beq  t0, t1, ec_10       # Break loop if t0 == t1\n           addi t0, t0, 1           # Increment counter\n           beq  x0, x0, bc_10       # Repeat\n    ec_10: return\n\nvfill_asm: \n           # Arguments:\n           #   a0: matrix (base address)\n           #   a1: neltos (number of elements)\n           #   a2: value (to fill with)\n           li   t0, 0               # Initialize loop counter t0 = 0\nvfill_loop:\n           beq  t0, a1, vfill_end   # Exit if t0 == neltos\n           add  t2, a0, t0          # Compute matrix[t0]\n           sb   a2, (t2)           # MEM[matrix[t0]] = value\n           addi t0, t0, 1           # Increment t0\n           beq  x0, x0, vfill_loop  # Repeat loop\nvfill_end:\n           return\n\nvadd_asm: \n           # Arguments:\n           #   a0: matrix (base address)\n           #   a1: neltos (number of elements)\n           #   a2: value (to add)\n           li   t0, 0               # Initialize loop counter t0 = 0\nvadd_loop:\n           beq  t0, a1, vadd_end    # Exit if t0 == neltos\n           add  t2, a0, t0          # Compute matrix[t0]\n           lb   t3, (t2)           # Load matrix[t0]\n           add  t3, t3, a2          # Add value to matrix[t0]\n           sb   t3, (t2)           # Store back result in matrix[t0]\n           addi t0, t0, 1           # Increment t0\n           beq  x0, x0, vadd_loop   # Repeat loop\nvadd_end:\n           return\n\nwithout_ext: \n           # Arguments:\n           #   a0: mu (base address)\n           #   a1: neltos\n           #   a2: color\n           addi sp, sp, -8          # Reserve stack space\n           sw a0, 0(sp)             # Save a0\n           sw a1, 4(sp)             # Save a1\n\n           # Call vadd_asm\n           call vadd_asm\n\n           # Show screen and wait\n           call show_and_delay\n\n           # Fill screen with black\n           lw  a0, 0(sp)            # Restore a0\n           lw  a1, 4(sp)            # Restore a1\n           li  a2, 0x00             # Load black color\n           call vfill_asm           # Call vfill\n\n           addi sp, sp, 8           # Restore stack\n           return\n\nwith_ext: \n           # Arguments:\n           #   a0: mu (base address)\n           #   a1: neltos\n           #   a2: color\n           addi sp, sp, -8          # Reserve stack space\n           sw a0, 0(sp)             # Save a0\n           sw a1, 4(sp)             # Save a1\n\n           # Call vadd\n           vadd a1 (a0) a2\n\n           # Show screen and wait\n           call show_and_delay\n\n           # Fill screen with black\n           lw a0, 0(sp)             # Restore a0\n           lw a1, 4(sp)             # Restore a1\n           vfill a1 (a0) 0x00       # Fill with black\n\n           addi sp, sp, 8           # Restore stack\n           return\n\nmain: \n         ##### WITH Extension #####\n         rdcycle s0                # Measure cycles\n\n         # Green (mu, 8*24, 0x0a)\n           li   a0, mu\n           li   a1, 168\n           li   a2, 0x0a\n           call with_ext\n\n         # Yellow (mu+192, 8*24, 0x08)\n           li   a0, mu\n           addi a0, a0, 192\n           li   a1, 168\n           li   a2, 0x08\n           call with_ext\n\n         # Red (mu+384, 8*24, 0x03)\n           li   a0, mu\n           addi a0, a0, 384\n           li   a1, 168\n           li   a2, 0x03\n           call with_ext\n\n         rdcycle s2                # Measure cycles\n         sub s2, s2, s0            # Compute cycle difference\n\n         ##### WITHOUT Extension #####\n         rdcycle s0                # Measure cycles\n\n         # Green (mu, 8*24, 0x0a)\n           li   a0, mu\n           li   a1, 168\n           li   a2, 0x0a\n           call without_ext\n\n         # Yellow (mu+192, 8*24, 0x08)\n           li   a0, mu\n           addi a0, a0, 192\n           li   a1, 168\n           li   a2, 0x08\n           call without_ext\n\n         # Red (mu+384, 8*24, 0x03)\n           li   a0, mu\n           addi a0, a0, 384\n           li   a1, 168\n           li   a2, 0x03\n           call without_ext\n\n         rdcycle s1                # Measure cycles\n         sub s1, s1, s0            # Compute cycle difference\n\n         # End of program\n         stop",
      "outputs": [],
      "execution_count": 1,
      "metadata": {
        "name": "assembly",
        "type": "string",
        "collapsed": false,
        "deletable": false,
        "editable": true
      }
    },
    {
      "cell_type": "markdown",
      "source": "## state_current",
      "metadata": {
        "collapsed": false,
        "deletable": false,
        "editable": false
      }
    },
    {
      "cell_type": "code",
      "source": "{\n  \"time\": 1733111439689,\n  \"title\": \"clock 1 @ &#181;address 0\",\n  \"title_short\": \"clock 1,<br>&#181;add 0\",\n  \"content\": \"register R2 = 0x100000; register PC = 0x80cc; memory 0x8000 = 0x1401000; memory 0x8004 = 0xd403108; memory 0x8008 = 0x1400020; memory 0x800c = 0xd403104; memory 0x8010 = 0xa00000; memory 0x8014 = 0xc00014; memory 0x8018 = 0x2ca60002; memory 0x801c = 0x14a50001; memory 0x8020 = 0x2c00fffd; memory 0x8024 = 0x88000000; memory 0x8028 = 0xa00000; memory 0x802c = 0x2cab0004; memory 0x8030 = 0x10ea2800; memory 0x8034 = 0x29870000; memory 0x8038 = 0x14a50001; memory 0x803c = 0x2c00fffb; memory 0x8040 = 0x88000000; memory 0x8044 = 0xa00000; memory 0x8048 = 0x2cab0006; memory 0x804c = 0x10ea2800; memory 0x8050 = 0x27870000; memory 0x8054 = 0x139c6000; memory 0x8058 = 0x2b870000; memory 0x805c = 0x14a50001; memory 0x8060 = 0x2c00fff9; memory 0x8064 = 0x88000000; memory 0x8068 = 0x1442fff8; memory 0x806c = 0x5d420000; memory 0x8070 = 0x5d620004; memory 0x8074 = 0x84000000; memory 0x8078 = 0x8044; memory 0x807c = 0x84000000; memory 0x8080 = 0x8000; memory 0x8084 = 0x49420000; memory 0x8088 = 0x49620004; memory 0x808c = 0x1800000; memory 0x8090 = 0x84000000; memory 0x8094 = 0x8028; memory 0x8098 = 0x14420008; memory 0x809c = 0x88000000; memory 0x80a0 = 0x1442fff8; memory 0x80a4 = 0x5d420000; memory 0x80a8 = 0x5d620004; memory 0x80ac = 0x956a6000; memory 0x80b0 = 0x84000000; memory 0x80b4 = 0x8000; memory 0x80b8 = 0x49420000; memory 0x80bc = 0x49620004; memory 0x80c0 = 0x916a0000; memory 0x80c4 = 0x14420008; memory 0x80c8 = 0x88000000; memory 0x80cc = 0x5000000; memory 0x80d0 = 0x1401000; memory 0x80d4 = 0x16000a8; memory 0x80d8 = 0x180000a; memory 0x80dc = 0x84000000; memory 0x80e0 = 0x80a0; memory 0x80e4 = 0x1401000; memory 0x80e8 = 0x154a00c0; memory 0x80ec = 0x16000a8; memory 0x80f0 = 0x1800008; memory 0x80f4 = 0x84000000; memory 0x80f8 = 0x80a0; memory 0x80fc = 0x1401000; memory 0x8100 = 0x154a0180; memory 0x8104 = 0x16000a8; memory 0x8108 = 0x1800003; memory 0x810c = 0x84000000; memory 0x8110 = 0x80a0; memory 0x8114 = 0x6400000; memory 0x8118 = 0x1a524000; memory 0x811c = 0x5000000; memory 0x8120 = 0x1401000; memory 0x8124 = 0x16000a8; memory 0x8128 = 0x180000a; memory 0x812c = 0x84000000; memory 0x8130 = 0x8068; memory 0x8134 = 0x1401000; memory 0x8138 = 0x154a00c0; memory 0x813c = 0x16000a8; memory 0x8140 = 0x1800008; memory 0x8144 = 0x84000000; memory 0x8148 = 0x8068; memory 0x814c = 0x1401000; memory 0x8150 = 0x154a0180; memory 0x8154 = 0x16000a8; memory 0x8158 = 0x1800003; memory 0x815c = 0x84000000; memory 0x8160 = 0x8068; memory 0x8164 = 0x5200000; memory 0x8168 = 0x19294000; memory 0x816c = 0x8c000000; \"\n}",
      "outputs": [],
      "execution_count": 1,
      "metadata": {
        "name": "state_current",
        "type": "object",
        "collapsed": false,
        "deletable": false,
        "editable": true
      }
    },
    {
      "cell_type": "markdown",
      "source": "## state_history",
      "metadata": {
        "collapsed": false,
        "deletable": false,
        "editable": false
      }
    },
    {
      "cell_type": "code",
      "source": "[]",
      "outputs": [],
      "execution_count": 1,
      "metadata": {
        "name": "state_history",
        "type": "object",
        "collapsed": false,
        "deletable": false,
        "editable": true
      }
    },
    {
      "cell_type": "markdown",
      "source": "## record",
      "metadata": {
        "collapsed": false,
        "deletable": false,
        "editable": false
      }
    },
    {
      "cell_type": "code",
      "source": "[]",
      "outputs": [],
      "execution_count": 1,
      "metadata": {
        "name": "record",
        "type": "object",
        "collapsed": false,
        "deletable": false,
        "editable": true
      }
    },
    {
      "cell_type": "markdown",
      "source": "## tag",
      "metadata": {
        "collapsed": false,
        "deletable": false,
        "editable": false
      }
    },
    {
      "cell_type": "code",
      "source": "12/2/2024, 4:50:28 AM",
      "outputs": [],
      "execution_count": 1,
      "metadata": {
        "name": "tag",
        "type": "string",
        "collapsed": false,
        "deletable": false,
        "editable": true
      }
    },
    {
      "cell_type": "markdown",
      "source": "## notify",
      "metadata": {
        "collapsed": false,
        "deletable": false,
        "editable": false
      }
    },
    {
      "cell_type": "code",
      "source": "true",
      "outputs": [],
      "execution_count": 1,
      "metadata": {
        "name": "notify",
        "type": "boolean",
        "collapsed": false,
        "deletable": false,
        "editable": true
      }
    },
    {
      "cell_type": "markdown",
      "source": "## wepsim_runner",
      "metadata": {}
    },
    {
      "cell_type": "code",
      "source": [
        "from google.colab import _message\n",
        "nb = _message.blocking_request('get_ipynb')\n",
        "\n",
        "type = ''\n",
        "ws = {'firmware': '', 'assembly': ''}\n",
        "for cell in nb['ipynb']['cells']:\n",
        "  if '## firmware' in cell['source']:\n",
        "     type = 'firmware'\n",
        "     continue\n",
        "  if '## assembly' in cell['source']:\n",
        "     type = 'assembly'\n",
        "     continue\n",
        "  if type == 'firmware':\n",
        "     ws['firmware'] = ' '.join(cell['source']) ;\n",
        "     type = ''\n",
        "     continue\n",
        "  if type == 'assembly':\n",
        "     ws['assembly'] = ' '.join(cell['source']) ;\n",
        "     type = ''\n",
        "     continue\n",
        "\n",
        "if ws['assembly'] != '' and ws['firmware'] != '':\n",
        "   with open('/base.mc', 'w') as f:\n",
        "       f.write(ws['firmware'])\n",
        "   with open('/base.asm', 'w') as f:\n",
        "       f.write(ws['assembly'])\n",
        "\n",
        "if ws['assembly'] != '' and ws['firmware'] != '':\n",
        "   !npm install  terser jq jshint yargs clear inquirer >& /dev/null\n",
        "   !wget https://github.com/acaldero/wepsim/releases/download/v2.3.3/wepsim-2.3.3.zip >& /dev/null\n",
        "   !unzip -o wepsim-2.3.3.zip  >& /dev/null\n",
        "   !rm -fr   wepsim-2.3.3.zip\n",
        "   !./wepsim-2.3.3/wepsim.sh -a stepbystep -m ep -f /base.mc -s /base.asm > ./result.csv\n",
        "\n",
        "df = None\n",
        "if ws['assembly'] != '' and ws['firmware'] != '':\n",
        "   import pandas as pd\n",
        "   import io\n",
        "   df1 = pd.read_csv('./result.csv')\n",
        "   df1.columns = df1.columns.str.strip()\n",
        "   for item in df1.columns[:]:\n",
        "       df1[item].replace(\"\\t\",\"\",     inplace=True, regex=True)\n",
        "       df1[item].replace(\"&nbsp;\",\"\", inplace=True, regex=True)\n",
        "\n",
        "%load_ext google.colab.data_table\n",
        "df1\n"
      ],
      "metadata": {
        "name": "wepsim",
        "type": "code",
        "collapsed": true,
        "deletable": false,
        "editable": true
      }
    }
  ]
}