INTSTYLE=ise
INFILE=/home/brjathu/FPGA/processor_final_version4-uart_ledsignals_ok/BRAM_TEST.ncd
OUTFILE=/home/brjathu/FPGA/processor_final_version4-uart_ledsignals_ok/BRAM_TEST.bit
FAMILY=Spartan6
PART=xc6slx45-2csg324
WORKINGDIR=/home/brjathu/FPGA/processor_final_version4-uart_ledsignals_ok
LICENSE=WebPack
USER_INFO=176453893_200471044_210637353_003
