srcscan starts
INFO: analyzing module ALU64bit (VERI-9002)
INFO: analyzing module ALU_Control (VERI-9002)
INFO: analyzing module Adder (VERI-9002)
INFO: analyzing module Branch_unit (VERI-9002)
INFO: analyzing module Control_Unit (VERI-9002)
INFO: analyzing module Data_Memory (VERI-9002)
INFO: analyzing module EX_MEM (VERI-9002)
INFO: analyzing module Forwarding_Unit (VERI-9002)
INFO: analyzing module Hazard_Detection (VERI-9002)
INFO: analyzing module ID_EX (VERI-9002)
INFO: analyzing module IF_ID (VERI-9002)
INFO: analyzing module Imm_Gen (VERI-9002)
INFO: analyzing module Instruction_Memory (VERI-9002)
INFO: analyzing module Instruction_Parser (VERI-9002)
INFO: analyzing module MEM_WB (VERI-9002)
INFO: analyzing module Mux_2x1 (VERI-9002)
INFO: analyzing module Mux_3x1 (VERI-9002)
INFO: analyzing module Program_Counter (VERI-9002)
INFO: analyzing module RISCV_Processor (VERI-9002)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v(34): WARNING: redeclaration of ansi port 'PC_In' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v(34): WARNING: redeclaration of ansi port 'PC_Out' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v(34): WARNING: redeclaration of ansi port 'adder_out1' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v(34): WARNING: redeclaration of ansi port 'adder_out2' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v(34): WARNING: redeclaration of ansi port 'imm_data' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v(34): WARNING: redeclaration of ansi port 'WriteData' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v(34): WARNING: redeclaration of ansi port 'ReadData1' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v(34): WARNING: redeclaration of ansi port 'ReadData2' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v(34): WARNING: redeclaration of ansi port 'Result' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v(34): WARNING: redeclaration of ansi port 'Read_Data' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v(36): WARNING: redeclaration of ansi port 'Instruction' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v(37): WARNING: redeclaration of ansi port 'opcode' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v(38): WARNING: redeclaration of ansi port 'rd' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v(38): WARNING: redeclaration of ansi port 'rs1' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v(38): WARNING: redeclaration of ansi port 'rs2' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v(41): WARNING: redeclaration of ansi port 'ALUOp' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v(42): WARNING: redeclaration of ansi port 'Branch' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v(42): WARNING: redeclaration of ansi port 'MemRead' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v(42): WARNING: redeclaration of ansi port 'MemWrite' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v(42): WARNING: redeclaration of ansi port 'MemtoReg' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v(42): WARNING: redeclaration of ansi port 'ALUSrc' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v(42): WARNING: redeclaration of ansi port 'RegWrite' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v(42): WARNING: redeclaration of ansi port 'addermuxselect' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v(43): WARNING: redeclaration of ansi port 'index0' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v(43): WARNING: redeclaration of ansi port 'index1' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v(43): WARNING: redeclaration of ansi port 'index2' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v(43): WARNING: redeclaration of ansi port 'index3' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v(43): WARNING: redeclaration of ansi port 'index4' is not allowed (VERI-1372)
INFO: analyzing module RegisterFile (VERI-9002)
INFO: analyzing module hazardProcessor (VERI-9002)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/hazardProcessor.v(18): WARNING: redeclaration of ansi port 'PC_In' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/hazardProcessor.v(18): WARNING: redeclaration of ansi port 'PC_Out' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/hazardProcessor.v(18): WARNING: redeclaration of ansi port 'adder_out1' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/hazardProcessor.v(18): WARNING: redeclaration of ansi port 'adder_out2' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/hazardProcessor.v(18): WARNING: redeclaration of ansi port 'imm_data' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/hazardProcessor.v(18): WARNING: redeclaration of ansi port 'WriteData' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/hazardProcessor.v(18): WARNING: redeclaration of ansi port 'ReadData1' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/hazardProcessor.v(18): WARNING: redeclaration of ansi port 'ReadData2' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/hazardProcessor.v(18): WARNING: redeclaration of ansi port 'Result' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/hazardProcessor.v(18): WARNING: redeclaration of ansi port 'Read_Data' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/hazardProcessor.v(20): WARNING: redeclaration of ansi port 'Instruction' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/hazardProcessor.v(21): WARNING: redeclaration of ansi port 'opcode' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/hazardProcessor.v(22): WARNING: redeclaration of ansi port 'rd' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/hazardProcessor.v(22): WARNING: redeclaration of ansi port 'rs1' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/hazardProcessor.v(22): WARNING: redeclaration of ansi port 'rs2' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/hazardProcessor.v(25): WARNING: redeclaration of ansi port 'ALUOp' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/hazardProcessor.v(26): WARNING: redeclaration of ansi port 'Branch' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/hazardProcessor.v(26): WARNING: redeclaration of ansi port 'MemRead' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/hazardProcessor.v(26): WARNING: redeclaration of ansi port 'MemWrite' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/hazardProcessor.v(26): WARNING: redeclaration of ansi port 'MemtoReg' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/hazardProcessor.v(26): WARNING: redeclaration of ansi port 'ALUSrc' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/hazardProcessor.v(26): WARNING: redeclaration of ansi port 'RegWrite' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/hazardProcessor.v(26): WARNING: redeclaration of ansi port 'Zero' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/hazardProcessor.v(26): WARNING: redeclaration of ansi port 'stall' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/hazardProcessor.v(27): WARNING: redeclaration of ansi port 'index0' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/hazardProcessor.v(27): WARNING: redeclaration of ansi port 'index1' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/hazardProcessor.v(27): WARNING: redeclaration of ansi port 'index2' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/hazardProcessor.v(27): WARNING: redeclaration of ansi port 'index3' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/hazardProcessor.v(27): WARNING: redeclaration of ansi port 'index4' is not allowed (VERI-1372)
INFO: analyzing module pipelinedProcessor (VERI-9002)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v(18): WARNING: redeclaration of ansi port 'PC_In' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v(18): WARNING: redeclaration of ansi port 'PC_Out' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v(18): WARNING: redeclaration of ansi port 'adder_out1' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v(18): WARNING: redeclaration of ansi port 'adder_out2' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v(18): WARNING: redeclaration of ansi port 'imm_data' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v(18): WARNING: redeclaration of ansi port 'WriteData' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v(18): WARNING: redeclaration of ansi port 'ReadData1' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v(18): WARNING: redeclaration of ansi port 'ReadData2' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v(18): WARNING: redeclaration of ansi port 'Result' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v(18): WARNING: redeclaration of ansi port 'Read_Data' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v(20): WARNING: redeclaration of ansi port 'Instruction' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v(21): WARNING: redeclaration of ansi port 'opcode' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v(22): WARNING: redeclaration of ansi port 'rd' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v(22): WARNING: redeclaration of ansi port 'rs1' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v(22): WARNING: redeclaration of ansi port 'rs2' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v(25): WARNING: redeclaration of ansi port 'ALUOp' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v(26): WARNING: redeclaration of ansi port 'Branch' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v(26): WARNING: redeclaration of ansi port 'MemRead' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v(26): WARNING: redeclaration of ansi port 'MemWrite' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v(26): WARNING: redeclaration of ansi port 'MemtoReg' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v(26): WARNING: redeclaration of ansi port 'ALUSrc' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v(26): WARNING: redeclaration of ansi port 'RegWrite' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v(26): WARNING: redeclaration of ansi port 'Zero' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v(27): WARNING: redeclaration of ansi port 'index0' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v(27): WARNING: redeclaration of ansi port 'index1' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v(27): WARNING: redeclaration of ansi port 'index2' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v(27): WARNING: redeclaration of ansi port 'index3' is not allowed (VERI-1372)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v(27): WARNING: redeclaration of ansi port 'index4' is not allowed (VERI-1372)
INFO: analyzing module tbHazard (VERI-9002)
INFO: analyzing module tb_forwarding_unit (VERI-9002)
INFO: analyzing module testbench_RISCV (VERI-9002)
INFO: analyzing module testbench_pipelinedProcessor (VERI-9002)
Listing tops:
VeriTop library:xil_defaultlib mod:tbHazard
VeriTop library:xil_defaultlib mod:tb_forwarding_unit
VeriTop library:xil_defaultlib mod:testbench_RISCV
VeriTop library:xil_defaultlib mod:testbench_pipelinedProcessor
END of tops
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sim_1/new/tb_Hazard.v(23): INFO: compiling module 'tbHazard_default' (VERI-1018)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sim_1/new/tb_forwarding_unit.v(23): INFO: compiling module 'tb_forwarding_unit_default' (VERI-1018)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/testbench_RISCV.v(22): INFO: compiling module 'testbench_RISCV_default' (VERI-1018)
C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sim_1/new/testbench_pipelinedProcessor.v(23): INFO: compiling module 'testbench_pipelinedProcessor_default' (VERI-1018)
srcscan exits with return value 0
