
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118440                       # Number of seconds simulated
sim_ticks                                118440214123                       # Number of ticks simulated
final_tick                               1171109232188                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  90044                       # Simulator instruction rate (inst/s)
host_op_rate                                   116670                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3338376                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912116                       # Number of bytes of host memory used
host_seconds                                 35478.39                       # Real time elapsed on the host
sim_insts                                  3194616908                       # Number of instructions simulated
sim_ops                                    4139271787                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2431360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1093632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1579520                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5109632                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1442944                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1442944                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18995                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8544                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        12340                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 39919                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11273                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11273                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14049                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20528163                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14049                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9233621                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15130                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13336011                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                43141023                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14049                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14049                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15130                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              43229                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12182889                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12182889                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12182889                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14049                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20528163                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14049                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9233621                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15130                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13336011                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               55323912                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142185132                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23437849                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18994728                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2032249                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9379047                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8994457                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2505104                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90049                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102185792                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             129017967                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23437849                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11499561                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28189906                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6607481                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3232572                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11926287                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1640675                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    138138496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.140624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.554988                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109948590     79.59%     79.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2651119      1.92%     81.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2019856      1.46%     82.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4963327      3.59%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1117449      0.81%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1603739      1.16%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1208613      0.87%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          763336      0.55%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13862467     10.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    138138496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.164840                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.907394                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       100988883                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4794691                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27754529                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       111692                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4488699                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4044508                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41535                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155675446                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        76637                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4488699                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101844793                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1335123                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2005457                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27000955                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1463467                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     154067435                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        21181                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        270538                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       602024                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       160868                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216431960                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    717592255                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    717592255                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45736450                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37392                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20858                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4976230                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14884583                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7249917                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       122888                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1613557                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151318013                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37371                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140491727                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       190499                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27707740                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     60152821                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4303                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    138138496                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.017035                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.564604                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79305800     57.41%     57.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24712578     17.89%     75.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11551802      8.36%     83.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8477679      6.14%     89.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7534479      5.45%     95.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2988369      2.16%     97.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2960584      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       458397      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       148808      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    138138496                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         564442     68.66%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        115731     14.08%     82.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       141872     17.26%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117920010     83.93%     83.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2111596      1.50%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13262889      9.44%     94.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7180698      5.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140491727                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.988090                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             822045                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005851                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420134494                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    179063536                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136953886                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141313772                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       344531                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3650615                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1054                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          412                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       224144                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4488699                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         824613                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        92179                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151355384                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        54407                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14884583                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7249917                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20837                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         80289                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          412                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1105245                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1160529                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2265774                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137959051                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12744842                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2532676                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19923754                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19592361                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7178912                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.970278                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137134446                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136953886                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82147291                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227637150                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.963208                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360869                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28547778                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2035468                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133649797                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.918890                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.692396                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     83278467     62.31%     62.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23567518     17.63%     79.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10385979      7.77%     87.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5442105      4.07%     91.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4337138      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1558220      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1324801      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       989366      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2766203      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133649797                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2766203                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282240807                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          307203370                       # The number of ROB writes
system.switch_cpus0.timesIdled                  70661                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                4046636                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.421851                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.421851                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.703308                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.703308                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       622072003                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190759792                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145592155                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142185132                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22002058                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18137005                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1955523                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8837468                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8418837                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2303593                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85991                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    107027740                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             120906381                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22002058                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10722430                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25241997                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5806427                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3369657                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12413368                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1619761                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139457539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.064414                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.485039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       114215542     81.90%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1298656      0.93%     82.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1850683      1.33%     84.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2434656      1.75%     85.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2734909      1.96%     87.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2038161      1.46%     89.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1174244      0.84%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1724800      1.24%     91.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11985888      8.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139457539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.154742                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.850345                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       105844304                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4947648                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24789777                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        57901                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3817907                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3515353                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          242                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     145873567                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1334                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3817907                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       106572629                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1053731                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2575012                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24122221                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1316032                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     144923254                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          664                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        264460                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       544733                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          474                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    202078134                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    677053594                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    677053594                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    164992353                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        37085762                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38172                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22065                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3957658                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13761431                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7157862                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       118190                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1563313                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         140923678                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38139                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        131793890                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26446                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20421351                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48311246                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5927                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    139457539                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.945047                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.505563                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     83726880     60.04%     60.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22421965     16.08%     76.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12410746      8.90%     85.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8037329      5.76%     90.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7387086      5.30%     96.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2948668      2.11%     98.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1771254      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       509650      0.37%     99.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       243961      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139457539                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63495     22.58%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         95603     34.00%     56.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       122123     43.43%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    110653556     83.96%     83.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2016695      1.53%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16106      0.01%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12004911      9.11%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7102622      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     131793890                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.926918                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             281221                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002134                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    403352985                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    161383497                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    129304553                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     132075111                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       325092                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2873503                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          114                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          329                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       179078                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          235                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3817907                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         798719                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       107862                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    140961817                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1274872                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13761431                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7157862                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22033                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         81884                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          329                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1143476                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1115063                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2258539                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    130033823                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11842471                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1760066                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18943526                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18212798                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7101055                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.914539                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             129304754                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            129304553                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         75734968                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        205816835                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.909410                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367973                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     96628182                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    118760253                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22209169                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32212                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1987556                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135639632                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.875557                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.683120                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     87507171     64.51%     64.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23142577     17.06%     81.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9087640      6.70%     88.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4674667      3.45%     91.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4083412      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1955520      1.44%     96.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1701520      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       798973      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2688152      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135639632                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     96628182                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     118760253                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17866709                       # Number of memory references committed
system.switch_cpus1.commit.loads             10887925                       # Number of loads committed
system.switch_cpus1.commit.membars              16106                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17032946                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        107046356                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2423229                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2688152                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           273920902                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          285756807                       # The number of ROB writes
system.switch_cpus1.timesIdled                  45360                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2727593                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           96628182                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            118760253                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     96628182                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.471466                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.471466                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.679594                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.679594                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       585896764                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      179396656                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      136660644                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32212                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               142185132                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20931630                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18347067                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1629473                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10360958                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        10110383                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1454111                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        50817                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    110408886                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             116357456                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20931630                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11564494                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             23667293                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5327819                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       1901665                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12584556                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1028150                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    139666665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.947232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.316172                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       115999372     83.05%     83.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1190357      0.85%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2181066      1.56%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1820517      1.30%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3358383      2.40%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3630418      2.60%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          787820      0.56%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          619701      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10079031      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    139666665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.147214                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.818352                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       109551386                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      2938718                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         23469451                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        23144                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3683962                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      2244311                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4860                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     131273857                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1330                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3683962                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       109989589                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1422000                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       737912                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23042814                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       790384                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     130356223                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         82633                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       477634                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    173088125                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    591419635                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    591419635                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    139688681                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        33399419                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        18577                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         9293                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2505579                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     21730334                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      4207312                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        75602                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       934619                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         128837900                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        18575                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        121060512                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        96479                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     21326299                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     45756011                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    139666665                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.866782                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.477874                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     89276847     63.92%     63.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     20526145     14.70%     78.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10296709      7.37%     85.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6760159      4.84%     90.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7045863      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3648182      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1630280      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       405410      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        77070      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    139666665                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         301649     59.85%     59.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        126744     25.15%     85.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        75588     15.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     95540048     78.92%     78.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1012226      0.84%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         9284      0.01%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     20322076     16.79%     96.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      4176878      3.45%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     121060512                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.851429                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             503981                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.004163                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    382388148                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    150183064                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    118327181                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     121564493                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       224128                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3919354                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           81                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          290                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       130174                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3683962                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         961837                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        48172                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    128856475                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        46560                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     21730334                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      4207312                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         9293                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         31697                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          181                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          290                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       786723                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       969330                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1756053                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    119760739                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     20009157                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1299772                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            24185843                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18451850                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           4176686                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.842287                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             118433037                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            118327181                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         68344186                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        162144596                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.832205                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.421501                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     93889515                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    106626019                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     22231309                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        18564                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1633914                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    135982703                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.784115                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.660395                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     96394575     70.89%     70.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     15352997     11.29%     82.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11110188      8.17%     90.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2482136      1.83%     92.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2821441      2.07%     94.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1001520      0.74%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      4201714      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       842466      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1775666      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    135982703                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     93889515                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     106626019                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              21888113                       # Number of memory references committed
system.switch_cpus2.commit.loads             17810975                       # Number of loads committed
system.switch_cpus2.commit.membars               9282                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16700795                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         93068730                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1438559                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1775666                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           263064365                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          261398718                       # The number of ROB writes
system.switch_cpus2.timesIdled                  37861                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2518467                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           93889515                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            106626019                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     93889515                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.514388                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.514388                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.660333                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.660333                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       554125908                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      155410774                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      137770455                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         18564                       # number of misc regfile writes
system.l20.replacements                         19009                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          727504                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29249                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.872782                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          246.414982                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.288911                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3662.227266                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6323.068841                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.024064                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000809                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.357639                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.617487                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        54107                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  54107                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19891                       # number of Writeback hits
system.l20.Writeback_hits::total                19891                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        54107                       # number of demand (read+write) hits
system.l20.demand_hits::total                   54107                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        54107                       # number of overall hits
system.l20.overall_hits::total                  54107                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18995                       # number of ReadReq misses
system.l20.ReadReq_misses::total                19008                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18995                       # number of demand (read+write) misses
system.l20.demand_misses::total                 19008                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18995                       # number of overall misses
system.l20.overall_misses::total                19008                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3748869                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5303163773                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5306912642                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3748869                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5303163773                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5306912642                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3748869                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5303163773                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5306912642                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73102                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73115                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19891                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19891                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73102                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73115                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73102                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73115                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.259842                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.259974                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.259842                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.259974                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.259842                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.259974                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 288374.538462                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 279187.353146                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 279193.636469                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 288374.538462                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 279187.353146                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 279193.636469                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 288374.538462                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 279187.353146                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 279193.636469                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3536                       # number of writebacks
system.l20.writebacks::total                     3536                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18995                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           19008                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18995                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            19008                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18995                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           19008                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2944017                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4126881346                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4129825363                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2944017                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4126881346                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4129825363                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2944017                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4126881346                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4129825363                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.259842                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.259974                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.259842                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.259974                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.259842                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.259974                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 226462.846154                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 217261.455436                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 217267.748474                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 226462.846154                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 217261.455436                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 217267.748474                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 226462.846154                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 217261.455436                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 217267.748474                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8557                       # number of replacements
system.l21.tagsinuse                     10239.980722                       # Cycle average of tags in use
system.l21.total_refs                          551194                       # Total number of references to valid blocks.
system.l21.sampled_refs                         18797                       # Sample count of references to valid blocks.
system.l21.avg_refs                         29.323509                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          571.568983                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.727896                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3703.291929                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5957.391914                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.055817                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000755                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.361650                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.581777                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        42106                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  42106                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           24608                       # number of Writeback hits
system.l21.Writeback_hits::total                24608                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        42106                       # number of demand (read+write) hits
system.l21.demand_hits::total                   42106                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        42106                       # number of overall hits
system.l21.overall_hits::total                  42106                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8540                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8553                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            4                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8544                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8557                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8544                       # number of overall misses
system.l21.overall_misses::total                 8557                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3288962                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2346888823                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2350177785                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       984980                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       984980                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3288962                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2347873803                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2351162765                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3288962                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2347873803                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2351162765                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        50646                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              50659                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        24608                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            24608                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            4                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                4                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        50650                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               50663                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        50650                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              50663                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.168621                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.168835                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.168687                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.168900                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.168687                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.168900                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 252997.076923                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 274811.337588                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 274778.181340                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       246245                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       246245                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 252997.076923                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 274797.963834                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 274764.843403                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 252997.076923                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 274797.963834                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 274764.843403                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5744                       # number of writebacks
system.l21.writebacks::total                     5744                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8540                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8553                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            4                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8544                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8557                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8544                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8557                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2483449                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1817925224                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1820408673                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       737675                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       737675                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2483449                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1818662899                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1821146348                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2483449                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1818662899                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1821146348                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.168621                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.168835                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.168687                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.168900                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.168687                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.168900                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 191034.538462                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 212871.806089                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 212838.614872                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 184418.750000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 184418.750000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 191034.538462                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 212858.485370                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 212825.329905                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 191034.538462                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 212858.485370                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 212825.329905                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         12354                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          197231                       # Total number of references to valid blocks.
system.l22.sampled_refs                         24642                       # Sample count of references to valid blocks.
system.l22.avg_refs                          8.003855                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          423.061950                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.567767                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  5489.613311                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6366.756972                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.034429                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000697                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.446746                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.518128                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        34029                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  34029                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9578                       # number of Writeback hits
system.l22.Writeback_hits::total                 9578                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        34029                       # number of demand (read+write) hits
system.l22.demand_hits::total                   34029                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        34029                       # number of overall hits
system.l22.overall_hits::total                  34029                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        12340                       # number of ReadReq misses
system.l22.ReadReq_misses::total                12354                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        12340                       # number of demand (read+write) misses
system.l22.demand_misses::total                 12354                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        12340                       # number of overall misses
system.l22.overall_misses::total                12354                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3334735                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3431868095                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3435202830                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3334735                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3431868095                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3435202830                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3334735                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3431868095                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3435202830                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        46369                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              46383                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9578                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9578                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        46369                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               46383                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        46369                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              46383                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.266126                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.266348                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.266126                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.266348                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.266126                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.266348                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 238195.357143                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 278109.245948                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 278064.014085                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 238195.357143                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 278109.245948                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 278064.014085                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 238195.357143                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 278109.245948                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 278064.014085                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                1993                       # number of writebacks
system.l22.writebacks::total                     1993                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        12340                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           12354                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        12340                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            12354                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        12340                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           12354                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2468447                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2667629993                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2670098440                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2468447                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2667629993                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2670098440                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2468447                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2667629993                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2670098440                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.266126                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.266348                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.266126                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.266348                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.266126                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.266348                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 176317.642857                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 216177.471070                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 216132.300469                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 176317.642857                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 216177.471070                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 216132.300469                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 176317.642857                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 216177.471070                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 216132.300469                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996524                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011933888                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040189.290323                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996524                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11926271                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11926271                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11926271                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11926271                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11926271                       # number of overall hits
system.cpu0.icache.overall_hits::total       11926271                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4690943                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4690943                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4690943                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4690943                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4690943                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4690943                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11926287                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11926287                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11926287                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11926287                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11926287                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11926287                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 293183.937500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 293183.937500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 293183.937500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 293183.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 293183.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 293183.937500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3856769                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3856769                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3856769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3856769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3856769                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3856769                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 296674.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 296674.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 296674.538462                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 296674.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 296674.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 296674.538462                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73102                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179585912                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73358                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2448.075356                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.504790                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.495210                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900409                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099591                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9595567                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9595567                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20622                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20622                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16588272                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16588272                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16588272                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16588272                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       177002                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       177002                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       177002                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        177002                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       177002                       # number of overall misses
system.cpu0.dcache.overall_misses::total       177002                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23749211495                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23749211495                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23749211495                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23749211495                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23749211495                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23749211495                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9772569                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9772569                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16765274                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16765274                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16765274                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16765274                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018112                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018112                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010558                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010558                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010558                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010558                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 134174.820030                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 134174.820030                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 134174.820030                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 134174.820030                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 134174.820030                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 134174.820030                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19891                       # number of writebacks
system.cpu0.dcache.writebacks::total            19891                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       103900                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       103900                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       103900                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       103900                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       103900                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       103900                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73102                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73102                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73102                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73102                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73102                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73102                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9000006423                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9000006423                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9000006423                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9000006423                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9000006423                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9000006423                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007480                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007480                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004360                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004360                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004360                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004360                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 123115.734494                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 123115.734494                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 123115.734494                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 123115.734494                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 123115.734494                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 123115.734494                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996677                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1010567623                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2037434.723790                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996677                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12413347                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12413347                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12413347                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12413347                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12413347                       # number of overall hits
system.cpu1.icache.overall_hits::total       12413347                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.cpu1.icache.overall_misses::total           21                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4951983                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4951983                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4951983                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4951983                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4951983                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4951983                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12413368                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12413368                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12413368                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12413368                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12413368                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12413368                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 235808.714286                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 235808.714286                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 235808.714286                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 235808.714286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 235808.714286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 235808.714286                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3396862                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3396862                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3396862                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3396862                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3396862                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3396862                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 261297.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 261297.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 261297.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 261297.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 261297.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 261297.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 50650                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               171475925                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50906                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3368.481613                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.170806                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.829194                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910823                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089177                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8813718                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8813718                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6942527                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6942527                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16972                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16972                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16106                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16106                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15756245                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15756245                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15756245                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15756245                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       146263                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       146263                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3064                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3064                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       149327                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        149327                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       149327                       # number of overall misses
system.cpu1.dcache.overall_misses::total       149327                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18001225778                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18001225778                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    666387911                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    666387911                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  18667613689                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18667613689                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  18667613689                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18667613689                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8959981                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8959981                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6945591                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6945591                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16972                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16972                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16106                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16106                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15905572                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15905572                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15905572                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15905572                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016324                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016324                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000441                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000441                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009388                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009388                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009388                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009388                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 123074.364521                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 123074.364521                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 217489.527089                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 217489.527089                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 125011.643501                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 125011.643501                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 125011.643501                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 125011.643501                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      3461434                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             16                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 216339.625000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        24608                       # number of writebacks
system.cpu1.dcache.writebacks::total            24608                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        95617                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        95617                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3060                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3060                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        98677                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        98677                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        98677                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        98677                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        50646                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        50646                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        50650                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        50650                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        50650                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        50650                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5173904032                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5173904032                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1018180                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1018180                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5174922212                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5174922212                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5174922212                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5174922212                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005652                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005652                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003184                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003184                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003184                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003184                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 102158.196738                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 102158.196738                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       254545                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       254545                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 102170.231234                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 102170.231234                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 102170.231234                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 102170.231234                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               540.992731                       # Cycle average of tags in use
system.cpu2.icache.total_refs               918569203                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1697909.802218                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.992731                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022424                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.866976                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12584540                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12584540                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12584540                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12584540                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12584540                       # number of overall hits
system.cpu2.icache.overall_hits::total       12584540                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3975992                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3975992                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3975992                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3975992                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3975992                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3975992                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12584556                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12584556                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12584556                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12584556                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12584556                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12584556                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 248499.500000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 248499.500000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 248499.500000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 248499.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 248499.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 248499.500000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3450935                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3450935                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3450935                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3450935                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3450935                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3450935                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 246495.357143                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 246495.357143                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 246495.357143                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 246495.357143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 246495.357143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 246495.357143                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 46369                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               226106584                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 46625                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4849.470971                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   213.951548                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    42.048452                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.835748                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.164252                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     18112478                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       18112478                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4058556                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4058556                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         9295                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         9295                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         9282                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         9282                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     22171034                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        22171034                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     22171034                       # number of overall hits
system.cpu2.dcache.overall_hits::total       22171034                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       171731                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       171731                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       171731                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        171731                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       171731                       # number of overall misses
system.cpu2.dcache.overall_misses::total       171731                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  25908761161                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  25908761161                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  25908761161                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  25908761161                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  25908761161                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  25908761161                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     18284209                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     18284209                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4058556                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4058556                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         9295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         9295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         9282                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         9282                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     22342765                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22342765                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     22342765                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22342765                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009392                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009392                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007686                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007686                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007686                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007686                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 150868.283309                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 150868.283309                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 150868.283309                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 150868.283309                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 150868.283309                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 150868.283309                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9578                       # number of writebacks
system.cpu2.dcache.writebacks::total             9578                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       125362                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       125362                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       125362                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       125362                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       125362                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       125362                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        46369                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        46369                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        46369                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        46369                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        46369                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        46369                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5750641206                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5750641206                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5750641206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5750641206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5750641206                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5750641206                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002536                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002536                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002075                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002075                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002075                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002075                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 124019.090470                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 124019.090470                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 124019.090470                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 124019.090470                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 124019.090470                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 124019.090470                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
