
OTA_BOOTLOADER_F446RET6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08040000  08040000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004944  080401d0  080401d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000464  08044b14  08044b14  00005b14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08044f78  08044f78  00006070  2**0
                  CONTENTS
  4 .ARM          00000008  08044f78  08044f78  00005f78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08044f80  08044f80  00006070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08044f80  08044f80  00005f80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08044f84  08044f84  00005f84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08044f88  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002f0  20000070  08044ff8  00006070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000360  08044ff8  00006360  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a534  00000000  00000000  000060a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f4c  00000000  00000000  000105d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a20  00000000  00000000  00012520  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007ae  00000000  00000000  00012f40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000221c6  00000000  00000000  000136ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c45f  00000000  00000000  000358b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cb276  00000000  00000000  00041d13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010cf89  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000300c  00000000  00000000  0010cfcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008c  00000000  00000000  0010ffd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080401d0 <__do_global_dtors_aux>:
 80401d0:	b510      	push	{r4, lr}
 80401d2:	4c05      	ldr	r4, [pc, #20]	@ (80401e8 <__do_global_dtors_aux+0x18>)
 80401d4:	7823      	ldrb	r3, [r4, #0]
 80401d6:	b933      	cbnz	r3, 80401e6 <__do_global_dtors_aux+0x16>
 80401d8:	4b04      	ldr	r3, [pc, #16]	@ (80401ec <__do_global_dtors_aux+0x1c>)
 80401da:	b113      	cbz	r3, 80401e2 <__do_global_dtors_aux+0x12>
 80401dc:	4804      	ldr	r0, [pc, #16]	@ (80401f0 <__do_global_dtors_aux+0x20>)
 80401de:	f3af 8000 	nop.w
 80401e2:	2301      	movs	r3, #1
 80401e4:	7023      	strb	r3, [r4, #0]
 80401e6:	bd10      	pop	{r4, pc}
 80401e8:	20000070 	.word	0x20000070
 80401ec:	00000000 	.word	0x00000000
 80401f0:	08044afc 	.word	0x08044afc

080401f4 <frame_dummy>:
 80401f4:	b508      	push	{r3, lr}
 80401f6:	4b03      	ldr	r3, [pc, #12]	@ (8040204 <frame_dummy+0x10>)
 80401f8:	b11b      	cbz	r3, 8040202 <frame_dummy+0xe>
 80401fa:	4903      	ldr	r1, [pc, #12]	@ (8040208 <frame_dummy+0x14>)
 80401fc:	4803      	ldr	r0, [pc, #12]	@ (804020c <frame_dummy+0x18>)
 80401fe:	f3af 8000 	nop.w
 8040202:	bd08      	pop	{r3, pc}
 8040204:	00000000 	.word	0x00000000
 8040208:	20000074 	.word	0x20000074
 804020c:	08044afc 	.word	0x08044afc

08040210 <memchr>:
 8040210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8040214:	2a10      	cmp	r2, #16
 8040216:	db2b      	blt.n	8040270 <memchr+0x60>
 8040218:	f010 0f07 	tst.w	r0, #7
 804021c:	d008      	beq.n	8040230 <memchr+0x20>
 804021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8040222:	3a01      	subs	r2, #1
 8040224:	428b      	cmp	r3, r1
 8040226:	d02d      	beq.n	8040284 <memchr+0x74>
 8040228:	f010 0f07 	tst.w	r0, #7
 804022c:	b342      	cbz	r2, 8040280 <memchr+0x70>
 804022e:	d1f6      	bne.n	804021e <memchr+0xe>
 8040230:	b4f0      	push	{r4, r5, r6, r7}
 8040232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8040236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 804023a:	f022 0407 	bic.w	r4, r2, #7
 804023e:	f07f 0700 	mvns.w	r7, #0
 8040242:	2300      	movs	r3, #0
 8040244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8040248:	3c08      	subs	r4, #8
 804024a:	ea85 0501 	eor.w	r5, r5, r1
 804024e:	ea86 0601 	eor.w	r6, r6, r1
 8040252:	fa85 f547 	uadd8	r5, r5, r7
 8040256:	faa3 f587 	sel	r5, r3, r7
 804025a:	fa86 f647 	uadd8	r6, r6, r7
 804025e:	faa5 f687 	sel	r6, r5, r7
 8040262:	b98e      	cbnz	r6, 8040288 <memchr+0x78>
 8040264:	d1ee      	bne.n	8040244 <memchr+0x34>
 8040266:	bcf0      	pop	{r4, r5, r6, r7}
 8040268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 804026c:	f002 0207 	and.w	r2, r2, #7
 8040270:	b132      	cbz	r2, 8040280 <memchr+0x70>
 8040272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8040276:	3a01      	subs	r2, #1
 8040278:	ea83 0301 	eor.w	r3, r3, r1
 804027c:	b113      	cbz	r3, 8040284 <memchr+0x74>
 804027e:	d1f8      	bne.n	8040272 <memchr+0x62>
 8040280:	2000      	movs	r0, #0
 8040282:	4770      	bx	lr
 8040284:	3801      	subs	r0, #1
 8040286:	4770      	bx	lr
 8040288:	2d00      	cmp	r5, #0
 804028a:	bf06      	itte	eq
 804028c:	4635      	moveq	r5, r6
 804028e:	3803      	subeq	r0, #3
 8040290:	3807      	subne	r0, #7
 8040292:	f015 0f01 	tst.w	r5, #1
 8040296:	d107      	bne.n	80402a8 <memchr+0x98>
 8040298:	3001      	adds	r0, #1
 804029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 804029e:	bf02      	ittt	eq
 80402a0:	3001      	addeq	r0, #1
 80402a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80402a6:	3001      	addeq	r0, #1
 80402a8:	bcf0      	pop	{r4, r5, r6, r7}
 80402aa:	3801      	subs	r0, #1
 80402ac:	4770      	bx	lr
 80402ae:	bf00      	nop

080402b0 <__aeabi_uldivmod>:
 80402b0:	b953      	cbnz	r3, 80402c8 <__aeabi_uldivmod+0x18>
 80402b2:	b94a      	cbnz	r2, 80402c8 <__aeabi_uldivmod+0x18>
 80402b4:	2900      	cmp	r1, #0
 80402b6:	bf08      	it	eq
 80402b8:	2800      	cmpeq	r0, #0
 80402ba:	bf1c      	itt	ne
 80402bc:	f04f 31ff 	movne.w	r1, #4294967295
 80402c0:	f04f 30ff 	movne.w	r0, #4294967295
 80402c4:	f000 b96a 	b.w	804059c <__aeabi_idiv0>
 80402c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80402cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80402d0:	f000 f806 	bl	80402e0 <__udivmoddi4>
 80402d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80402d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80402dc:	b004      	add	sp, #16
 80402de:	4770      	bx	lr

080402e0 <__udivmoddi4>:
 80402e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80402e4:	9d08      	ldr	r5, [sp, #32]
 80402e6:	460c      	mov	r4, r1
 80402e8:	2b00      	cmp	r3, #0
 80402ea:	d14e      	bne.n	804038a <__udivmoddi4+0xaa>
 80402ec:	4694      	mov	ip, r2
 80402ee:	458c      	cmp	ip, r1
 80402f0:	4686      	mov	lr, r0
 80402f2:	fab2 f282 	clz	r2, r2
 80402f6:	d962      	bls.n	80403be <__udivmoddi4+0xde>
 80402f8:	b14a      	cbz	r2, 804030e <__udivmoddi4+0x2e>
 80402fa:	f1c2 0320 	rsb	r3, r2, #32
 80402fe:	4091      	lsls	r1, r2
 8040300:	fa20 f303 	lsr.w	r3, r0, r3
 8040304:	fa0c fc02 	lsl.w	ip, ip, r2
 8040308:	4319      	orrs	r1, r3
 804030a:	fa00 fe02 	lsl.w	lr, r0, r2
 804030e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8040312:	fa1f f68c 	uxth.w	r6, ip
 8040316:	fbb1 f4f7 	udiv	r4, r1, r7
 804031a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 804031e:	fb07 1114 	mls	r1, r7, r4, r1
 8040322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8040326:	fb04 f106 	mul.w	r1, r4, r6
 804032a:	4299      	cmp	r1, r3
 804032c:	d90a      	bls.n	8040344 <__udivmoddi4+0x64>
 804032e:	eb1c 0303 	adds.w	r3, ip, r3
 8040332:	f104 30ff 	add.w	r0, r4, #4294967295
 8040336:	f080 8112 	bcs.w	804055e <__udivmoddi4+0x27e>
 804033a:	4299      	cmp	r1, r3
 804033c:	f240 810f 	bls.w	804055e <__udivmoddi4+0x27e>
 8040340:	3c02      	subs	r4, #2
 8040342:	4463      	add	r3, ip
 8040344:	1a59      	subs	r1, r3, r1
 8040346:	fa1f f38e 	uxth.w	r3, lr
 804034a:	fbb1 f0f7 	udiv	r0, r1, r7
 804034e:	fb07 1110 	mls	r1, r7, r0, r1
 8040352:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8040356:	fb00 f606 	mul.w	r6, r0, r6
 804035a:	429e      	cmp	r6, r3
 804035c:	d90a      	bls.n	8040374 <__udivmoddi4+0x94>
 804035e:	eb1c 0303 	adds.w	r3, ip, r3
 8040362:	f100 31ff 	add.w	r1, r0, #4294967295
 8040366:	f080 80fc 	bcs.w	8040562 <__udivmoddi4+0x282>
 804036a:	429e      	cmp	r6, r3
 804036c:	f240 80f9 	bls.w	8040562 <__udivmoddi4+0x282>
 8040370:	4463      	add	r3, ip
 8040372:	3802      	subs	r0, #2
 8040374:	1b9b      	subs	r3, r3, r6
 8040376:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 804037a:	2100      	movs	r1, #0
 804037c:	b11d      	cbz	r5, 8040386 <__udivmoddi4+0xa6>
 804037e:	40d3      	lsrs	r3, r2
 8040380:	2200      	movs	r2, #0
 8040382:	e9c5 3200 	strd	r3, r2, [r5]
 8040386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 804038a:	428b      	cmp	r3, r1
 804038c:	d905      	bls.n	804039a <__udivmoddi4+0xba>
 804038e:	b10d      	cbz	r5, 8040394 <__udivmoddi4+0xb4>
 8040390:	e9c5 0100 	strd	r0, r1, [r5]
 8040394:	2100      	movs	r1, #0
 8040396:	4608      	mov	r0, r1
 8040398:	e7f5      	b.n	8040386 <__udivmoddi4+0xa6>
 804039a:	fab3 f183 	clz	r1, r3
 804039e:	2900      	cmp	r1, #0
 80403a0:	d146      	bne.n	8040430 <__udivmoddi4+0x150>
 80403a2:	42a3      	cmp	r3, r4
 80403a4:	d302      	bcc.n	80403ac <__udivmoddi4+0xcc>
 80403a6:	4290      	cmp	r0, r2
 80403a8:	f0c0 80f0 	bcc.w	804058c <__udivmoddi4+0x2ac>
 80403ac:	1a86      	subs	r6, r0, r2
 80403ae:	eb64 0303 	sbc.w	r3, r4, r3
 80403b2:	2001      	movs	r0, #1
 80403b4:	2d00      	cmp	r5, #0
 80403b6:	d0e6      	beq.n	8040386 <__udivmoddi4+0xa6>
 80403b8:	e9c5 6300 	strd	r6, r3, [r5]
 80403bc:	e7e3      	b.n	8040386 <__udivmoddi4+0xa6>
 80403be:	2a00      	cmp	r2, #0
 80403c0:	f040 8090 	bne.w	80404e4 <__udivmoddi4+0x204>
 80403c4:	eba1 040c 	sub.w	r4, r1, ip
 80403c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80403cc:	fa1f f78c 	uxth.w	r7, ip
 80403d0:	2101      	movs	r1, #1
 80403d2:	fbb4 f6f8 	udiv	r6, r4, r8
 80403d6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80403da:	fb08 4416 	mls	r4, r8, r6, r4
 80403de:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80403e2:	fb07 f006 	mul.w	r0, r7, r6
 80403e6:	4298      	cmp	r0, r3
 80403e8:	d908      	bls.n	80403fc <__udivmoddi4+0x11c>
 80403ea:	eb1c 0303 	adds.w	r3, ip, r3
 80403ee:	f106 34ff 	add.w	r4, r6, #4294967295
 80403f2:	d202      	bcs.n	80403fa <__udivmoddi4+0x11a>
 80403f4:	4298      	cmp	r0, r3
 80403f6:	f200 80cd 	bhi.w	8040594 <__udivmoddi4+0x2b4>
 80403fa:	4626      	mov	r6, r4
 80403fc:	1a1c      	subs	r4, r3, r0
 80403fe:	fa1f f38e 	uxth.w	r3, lr
 8040402:	fbb4 f0f8 	udiv	r0, r4, r8
 8040406:	fb08 4410 	mls	r4, r8, r0, r4
 804040a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 804040e:	fb00 f707 	mul.w	r7, r0, r7
 8040412:	429f      	cmp	r7, r3
 8040414:	d908      	bls.n	8040428 <__udivmoddi4+0x148>
 8040416:	eb1c 0303 	adds.w	r3, ip, r3
 804041a:	f100 34ff 	add.w	r4, r0, #4294967295
 804041e:	d202      	bcs.n	8040426 <__udivmoddi4+0x146>
 8040420:	429f      	cmp	r7, r3
 8040422:	f200 80b0 	bhi.w	8040586 <__udivmoddi4+0x2a6>
 8040426:	4620      	mov	r0, r4
 8040428:	1bdb      	subs	r3, r3, r7
 804042a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 804042e:	e7a5      	b.n	804037c <__udivmoddi4+0x9c>
 8040430:	f1c1 0620 	rsb	r6, r1, #32
 8040434:	408b      	lsls	r3, r1
 8040436:	fa22 f706 	lsr.w	r7, r2, r6
 804043a:	431f      	orrs	r7, r3
 804043c:	fa20 fc06 	lsr.w	ip, r0, r6
 8040440:	fa04 f301 	lsl.w	r3, r4, r1
 8040444:	ea43 030c 	orr.w	r3, r3, ip
 8040448:	40f4      	lsrs	r4, r6
 804044a:	fa00 f801 	lsl.w	r8, r0, r1
 804044e:	0c38      	lsrs	r0, r7, #16
 8040450:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8040454:	fbb4 fef0 	udiv	lr, r4, r0
 8040458:	fa1f fc87 	uxth.w	ip, r7
 804045c:	fb00 441e 	mls	r4, r0, lr, r4
 8040460:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8040464:	fb0e f90c 	mul.w	r9, lr, ip
 8040468:	45a1      	cmp	r9, r4
 804046a:	fa02 f201 	lsl.w	r2, r2, r1
 804046e:	d90a      	bls.n	8040486 <__udivmoddi4+0x1a6>
 8040470:	193c      	adds	r4, r7, r4
 8040472:	f10e 3aff 	add.w	sl, lr, #4294967295
 8040476:	f080 8084 	bcs.w	8040582 <__udivmoddi4+0x2a2>
 804047a:	45a1      	cmp	r9, r4
 804047c:	f240 8081 	bls.w	8040582 <__udivmoddi4+0x2a2>
 8040480:	f1ae 0e02 	sub.w	lr, lr, #2
 8040484:	443c      	add	r4, r7
 8040486:	eba4 0409 	sub.w	r4, r4, r9
 804048a:	fa1f f983 	uxth.w	r9, r3
 804048e:	fbb4 f3f0 	udiv	r3, r4, r0
 8040492:	fb00 4413 	mls	r4, r0, r3, r4
 8040496:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 804049a:	fb03 fc0c 	mul.w	ip, r3, ip
 804049e:	45a4      	cmp	ip, r4
 80404a0:	d907      	bls.n	80404b2 <__udivmoddi4+0x1d2>
 80404a2:	193c      	adds	r4, r7, r4
 80404a4:	f103 30ff 	add.w	r0, r3, #4294967295
 80404a8:	d267      	bcs.n	804057a <__udivmoddi4+0x29a>
 80404aa:	45a4      	cmp	ip, r4
 80404ac:	d965      	bls.n	804057a <__udivmoddi4+0x29a>
 80404ae:	3b02      	subs	r3, #2
 80404b0:	443c      	add	r4, r7
 80404b2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80404b6:	fba0 9302 	umull	r9, r3, r0, r2
 80404ba:	eba4 040c 	sub.w	r4, r4, ip
 80404be:	429c      	cmp	r4, r3
 80404c0:	46ce      	mov	lr, r9
 80404c2:	469c      	mov	ip, r3
 80404c4:	d351      	bcc.n	804056a <__udivmoddi4+0x28a>
 80404c6:	d04e      	beq.n	8040566 <__udivmoddi4+0x286>
 80404c8:	b155      	cbz	r5, 80404e0 <__udivmoddi4+0x200>
 80404ca:	ebb8 030e 	subs.w	r3, r8, lr
 80404ce:	eb64 040c 	sbc.w	r4, r4, ip
 80404d2:	fa04 f606 	lsl.w	r6, r4, r6
 80404d6:	40cb      	lsrs	r3, r1
 80404d8:	431e      	orrs	r6, r3
 80404da:	40cc      	lsrs	r4, r1
 80404dc:	e9c5 6400 	strd	r6, r4, [r5]
 80404e0:	2100      	movs	r1, #0
 80404e2:	e750      	b.n	8040386 <__udivmoddi4+0xa6>
 80404e4:	f1c2 0320 	rsb	r3, r2, #32
 80404e8:	fa20 f103 	lsr.w	r1, r0, r3
 80404ec:	fa0c fc02 	lsl.w	ip, ip, r2
 80404f0:	fa24 f303 	lsr.w	r3, r4, r3
 80404f4:	4094      	lsls	r4, r2
 80404f6:	430c      	orrs	r4, r1
 80404f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80404fc:	fa00 fe02 	lsl.w	lr, r0, r2
 8040500:	fa1f f78c 	uxth.w	r7, ip
 8040504:	fbb3 f0f8 	udiv	r0, r3, r8
 8040508:	fb08 3110 	mls	r1, r8, r0, r3
 804050c:	0c23      	lsrs	r3, r4, #16
 804050e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8040512:	fb00 f107 	mul.w	r1, r0, r7
 8040516:	4299      	cmp	r1, r3
 8040518:	d908      	bls.n	804052c <__udivmoddi4+0x24c>
 804051a:	eb1c 0303 	adds.w	r3, ip, r3
 804051e:	f100 36ff 	add.w	r6, r0, #4294967295
 8040522:	d22c      	bcs.n	804057e <__udivmoddi4+0x29e>
 8040524:	4299      	cmp	r1, r3
 8040526:	d92a      	bls.n	804057e <__udivmoddi4+0x29e>
 8040528:	3802      	subs	r0, #2
 804052a:	4463      	add	r3, ip
 804052c:	1a5b      	subs	r3, r3, r1
 804052e:	b2a4      	uxth	r4, r4
 8040530:	fbb3 f1f8 	udiv	r1, r3, r8
 8040534:	fb08 3311 	mls	r3, r8, r1, r3
 8040538:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 804053c:	fb01 f307 	mul.w	r3, r1, r7
 8040540:	42a3      	cmp	r3, r4
 8040542:	d908      	bls.n	8040556 <__udivmoddi4+0x276>
 8040544:	eb1c 0404 	adds.w	r4, ip, r4
 8040548:	f101 36ff 	add.w	r6, r1, #4294967295
 804054c:	d213      	bcs.n	8040576 <__udivmoddi4+0x296>
 804054e:	42a3      	cmp	r3, r4
 8040550:	d911      	bls.n	8040576 <__udivmoddi4+0x296>
 8040552:	3902      	subs	r1, #2
 8040554:	4464      	add	r4, ip
 8040556:	1ae4      	subs	r4, r4, r3
 8040558:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 804055c:	e739      	b.n	80403d2 <__udivmoddi4+0xf2>
 804055e:	4604      	mov	r4, r0
 8040560:	e6f0      	b.n	8040344 <__udivmoddi4+0x64>
 8040562:	4608      	mov	r0, r1
 8040564:	e706      	b.n	8040374 <__udivmoddi4+0x94>
 8040566:	45c8      	cmp	r8, r9
 8040568:	d2ae      	bcs.n	80404c8 <__udivmoddi4+0x1e8>
 804056a:	ebb9 0e02 	subs.w	lr, r9, r2
 804056e:	eb63 0c07 	sbc.w	ip, r3, r7
 8040572:	3801      	subs	r0, #1
 8040574:	e7a8      	b.n	80404c8 <__udivmoddi4+0x1e8>
 8040576:	4631      	mov	r1, r6
 8040578:	e7ed      	b.n	8040556 <__udivmoddi4+0x276>
 804057a:	4603      	mov	r3, r0
 804057c:	e799      	b.n	80404b2 <__udivmoddi4+0x1d2>
 804057e:	4630      	mov	r0, r6
 8040580:	e7d4      	b.n	804052c <__udivmoddi4+0x24c>
 8040582:	46d6      	mov	lr, sl
 8040584:	e77f      	b.n	8040486 <__udivmoddi4+0x1a6>
 8040586:	4463      	add	r3, ip
 8040588:	3802      	subs	r0, #2
 804058a:	e74d      	b.n	8040428 <__udivmoddi4+0x148>
 804058c:	4606      	mov	r6, r0
 804058e:	4623      	mov	r3, r4
 8040590:	4608      	mov	r0, r1
 8040592:	e70f      	b.n	80403b4 <__udivmoddi4+0xd4>
 8040594:	3e02      	subs	r6, #2
 8040596:	4463      	add	r3, ip
 8040598:	e730      	b.n	80403fc <__udivmoddi4+0x11c>
 804059a:	bf00      	nop

0804059c <__aeabi_idiv0>:
 804059c:	4770      	bx	lr
 804059e:	bf00      	nop

080405a0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80405a0:	b480      	push	{r7}
 80405a2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80405a4:	f3bf 8f4f 	dsb	sy
}
 80405a8:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80405aa:	4b06      	ldr	r3, [pc, #24]	@ (80405c4 <__NVIC_SystemReset+0x24>)
 80405ac:	68db      	ldr	r3, [r3, #12]
 80405ae:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80405b2:	4904      	ldr	r1, [pc, #16]	@ (80405c4 <__NVIC_SystemReset+0x24>)
 80405b4:	4b04      	ldr	r3, [pc, #16]	@ (80405c8 <__NVIC_SystemReset+0x28>)
 80405b6:	4313      	orrs	r3, r2
 80405b8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80405ba:	f3bf 8f4f 	dsb	sy
}
 80405be:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80405c0:	bf00      	nop
 80405c2:	e7fd      	b.n	80405c0 <__NVIC_SystemReset+0x20>
 80405c4:	e000ed00 	.word	0xe000ed00
 80405c8:	05fa0004 	.word	0x05fa0004

080405cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80405cc:	b580      	push	{r7, lr}
 80405ce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80405d0:	f001 f908 	bl	80417e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80405d4:	f000 f812 	bl	80405fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80405d8:	f000 f8e4 	bl	80407a4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80405dc:	f000 f88e 	bl	80406fc <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80405e0:	f000 f8b6 	bl	8040750 <MX_USART3_UART_Init>
  MX_CRC_Init();
 80405e4:	f000 f876 	bl	80406d4 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */

  printf("Application jump to bootloader mode....\n\r");
 80405e8:	4803      	ldr	r0, [pc, #12]	@ (80405f8 <main+0x2c>)
 80405ea:	f003 fbbb 	bl	8043d64 <iprintf>
  bootloader_read_uart_data();
 80405ee:	f000 f947 	bl	8040880 <bootloader_read_uart_data>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80405f2:	bf00      	nop
 80405f4:	e7fd      	b.n	80405f2 <main+0x26>
 80405f6:	bf00      	nop
 80405f8:	08044b14 	.word	0x08044b14

080405fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80405fc:	b580      	push	{r7, lr}
 80405fe:	b094      	sub	sp, #80	@ 0x50
 8040600:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8040602:	f107 031c 	add.w	r3, r7, #28
 8040606:	2234      	movs	r2, #52	@ 0x34
 8040608:	2100      	movs	r1, #0
 804060a:	4618      	mov	r0, r3
 804060c:	f003 fcf2 	bl	8043ff4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8040610:	f107 0308 	add.w	r3, r7, #8
 8040614:	2200      	movs	r2, #0
 8040616:	601a      	str	r2, [r3, #0]
 8040618:	605a      	str	r2, [r3, #4]
 804061a:	609a      	str	r2, [r3, #8]
 804061c:	60da      	str	r2, [r3, #12]
 804061e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8040620:	2300      	movs	r3, #0
 8040622:	607b      	str	r3, [r7, #4]
 8040624:	4b29      	ldr	r3, [pc, #164]	@ (80406cc <SystemClock_Config+0xd0>)
 8040626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8040628:	4a28      	ldr	r2, [pc, #160]	@ (80406cc <SystemClock_Config+0xd0>)
 804062a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 804062e:	6413      	str	r3, [r2, #64]	@ 0x40
 8040630:	4b26      	ldr	r3, [pc, #152]	@ (80406cc <SystemClock_Config+0xd0>)
 8040632:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8040634:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8040638:	607b      	str	r3, [r7, #4]
 804063a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 804063c:	2300      	movs	r3, #0
 804063e:	603b      	str	r3, [r7, #0]
 8040640:	4b23      	ldr	r3, [pc, #140]	@ (80406d0 <SystemClock_Config+0xd4>)
 8040642:	681b      	ldr	r3, [r3, #0]
 8040644:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8040648:	4a21      	ldr	r2, [pc, #132]	@ (80406d0 <SystemClock_Config+0xd4>)
 804064a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 804064e:	6013      	str	r3, [r2, #0]
 8040650:	4b1f      	ldr	r3, [pc, #124]	@ (80406d0 <SystemClock_Config+0xd4>)
 8040652:	681b      	ldr	r3, [r3, #0]
 8040654:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8040658:	603b      	str	r3, [r7, #0]
 804065a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 804065c:	2302      	movs	r3, #2
 804065e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8040660:	2301      	movs	r3, #1
 8040662:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8040664:	2310      	movs	r3, #16
 8040666:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8040668:	2302      	movs	r3, #2
 804066a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 804066c:	2300      	movs	r3, #0
 804066e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8040670:	2308      	movs	r3, #8
 8040672:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 84;
 8040674:	2354      	movs	r3, #84	@ 0x54
 8040676:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8040678:	2302      	movs	r3, #2
 804067a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 804067c:	2302      	movs	r3, #2
 804067e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8040680:	2302      	movs	r3, #2
 8040682:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8040684:	f107 031c 	add.w	r3, r7, #28
 8040688:	4618      	mov	r0, r3
 804068a:	f002 fb69 	bl	8042d60 <HAL_RCC_OscConfig>
 804068e:	4603      	mov	r3, r0
 8040690:	2b00      	cmp	r3, #0
 8040692:	d001      	beq.n	8040698 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8040694:	f000 fea5 	bl	80413e2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8040698:	230f      	movs	r3, #15
 804069a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 804069c:	2302      	movs	r3, #2
 804069e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80406a0:	2300      	movs	r3, #0
 80406a2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80406a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80406a8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80406aa:	2300      	movs	r3, #0
 80406ac:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80406ae:	f107 0308 	add.w	r3, r7, #8
 80406b2:	2102      	movs	r1, #2
 80406b4:	4618      	mov	r0, r3
 80406b6:	f001 ff97 	bl	80425e8 <HAL_RCC_ClockConfig>
 80406ba:	4603      	mov	r3, r0
 80406bc:	2b00      	cmp	r3, #0
 80406be:	d001      	beq.n	80406c4 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80406c0:	f000 fe8f 	bl	80413e2 <Error_Handler>
  }
}
 80406c4:	bf00      	nop
 80406c6:	3750      	adds	r7, #80	@ 0x50
 80406c8:	46bd      	mov	sp, r7
 80406ca:	bd80      	pop	{r7, pc}
 80406cc:	40023800 	.word	0x40023800
 80406d0:	40007000 	.word	0x40007000

080406d4 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80406d4:	b580      	push	{r7, lr}
 80406d6:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80406d8:	4b06      	ldr	r3, [pc, #24]	@ (80406f4 <MX_CRC_Init+0x20>)
 80406da:	4a07      	ldr	r2, [pc, #28]	@ (80406f8 <MX_CRC_Init+0x24>)
 80406dc:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80406de:	4805      	ldr	r0, [pc, #20]	@ (80406f4 <MX_CRC_Init+0x20>)
 80406e0:	f001 fa0d 	bl	8041afe <HAL_CRC_Init>
 80406e4:	4603      	mov	r3, r0
 80406e6:	2b00      	cmp	r3, #0
 80406e8:	d001      	beq.n	80406ee <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80406ea:	f000 fe7a 	bl	80413e2 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80406ee:	bf00      	nop
 80406f0:	bd80      	pop	{r7, pc}
 80406f2:	bf00      	nop
 80406f4:	2000008c 	.word	0x2000008c
 80406f8:	40023000 	.word	0x40023000

080406fc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80406fc:	b580      	push	{r7, lr}
 80406fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8040700:	4b11      	ldr	r3, [pc, #68]	@ (8040748 <MX_USART2_UART_Init+0x4c>)
 8040702:	4a12      	ldr	r2, [pc, #72]	@ (804074c <MX_USART2_UART_Init+0x50>)
 8040704:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8040706:	4b10      	ldr	r3, [pc, #64]	@ (8040748 <MX_USART2_UART_Init+0x4c>)
 8040708:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 804070c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 804070e:	4b0e      	ldr	r3, [pc, #56]	@ (8040748 <MX_USART2_UART_Init+0x4c>)
 8040710:	2200      	movs	r2, #0
 8040712:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8040714:	4b0c      	ldr	r3, [pc, #48]	@ (8040748 <MX_USART2_UART_Init+0x4c>)
 8040716:	2200      	movs	r2, #0
 8040718:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 804071a:	4b0b      	ldr	r3, [pc, #44]	@ (8040748 <MX_USART2_UART_Init+0x4c>)
 804071c:	2200      	movs	r2, #0
 804071e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8040720:	4b09      	ldr	r3, [pc, #36]	@ (8040748 <MX_USART2_UART_Init+0x4c>)
 8040722:	220c      	movs	r2, #12
 8040724:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8040726:	4b08      	ldr	r3, [pc, #32]	@ (8040748 <MX_USART2_UART_Init+0x4c>)
 8040728:	2200      	movs	r2, #0
 804072a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 804072c:	4b06      	ldr	r3, [pc, #24]	@ (8040748 <MX_USART2_UART_Init+0x4c>)
 804072e:	2200      	movs	r2, #0
 8040730:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8040732:	4805      	ldr	r0, [pc, #20]	@ (8040748 <MX_USART2_UART_Init+0x4c>)
 8040734:	f002 fdb2 	bl	804329c <HAL_UART_Init>
 8040738:	4603      	mov	r3, r0
 804073a:	2b00      	cmp	r3, #0
 804073c:	d001      	beq.n	8040742 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 804073e:	f000 fe50 	bl	80413e2 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8040742:	bf00      	nop
 8040744:	bd80      	pop	{r7, pc}
 8040746:	bf00      	nop
 8040748:	20000094 	.word	0x20000094
 804074c:	40004400 	.word	0x40004400

08040750 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8040750:	b580      	push	{r7, lr}
 8040752:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8040754:	4b11      	ldr	r3, [pc, #68]	@ (804079c <MX_USART3_UART_Init+0x4c>)
 8040756:	4a12      	ldr	r2, [pc, #72]	@ (80407a0 <MX_USART3_UART_Init+0x50>)
 8040758:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 804075a:	4b10      	ldr	r3, [pc, #64]	@ (804079c <MX_USART3_UART_Init+0x4c>)
 804075c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8040760:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8040762:	4b0e      	ldr	r3, [pc, #56]	@ (804079c <MX_USART3_UART_Init+0x4c>)
 8040764:	2200      	movs	r2, #0
 8040766:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8040768:	4b0c      	ldr	r3, [pc, #48]	@ (804079c <MX_USART3_UART_Init+0x4c>)
 804076a:	2200      	movs	r2, #0
 804076c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 804076e:	4b0b      	ldr	r3, [pc, #44]	@ (804079c <MX_USART3_UART_Init+0x4c>)
 8040770:	2200      	movs	r2, #0
 8040772:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8040774:	4b09      	ldr	r3, [pc, #36]	@ (804079c <MX_USART3_UART_Init+0x4c>)
 8040776:	220c      	movs	r2, #12
 8040778:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 804077a:	4b08      	ldr	r3, [pc, #32]	@ (804079c <MX_USART3_UART_Init+0x4c>)
 804077c:	2200      	movs	r2, #0
 804077e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8040780:	4b06      	ldr	r3, [pc, #24]	@ (804079c <MX_USART3_UART_Init+0x4c>)
 8040782:	2200      	movs	r2, #0
 8040784:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8040786:	4805      	ldr	r0, [pc, #20]	@ (804079c <MX_USART3_UART_Init+0x4c>)
 8040788:	f002 fd88 	bl	804329c <HAL_UART_Init>
 804078c:	4603      	mov	r3, r0
 804078e:	2b00      	cmp	r3, #0
 8040790:	d001      	beq.n	8040796 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8040792:	f000 fe26 	bl	80413e2 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8040796:	bf00      	nop
 8040798:	bd80      	pop	{r7, pc}
 804079a:	bf00      	nop
 804079c:	200000dc 	.word	0x200000dc
 80407a0:	40004800 	.word	0x40004800

080407a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80407a4:	b580      	push	{r7, lr}
 80407a6:	b08a      	sub	sp, #40	@ 0x28
 80407a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80407aa:	f107 0314 	add.w	r3, r7, #20
 80407ae:	2200      	movs	r2, #0
 80407b0:	601a      	str	r2, [r3, #0]
 80407b2:	605a      	str	r2, [r3, #4]
 80407b4:	609a      	str	r2, [r3, #8]
 80407b6:	60da      	str	r2, [r3, #12]
 80407b8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80407ba:	2300      	movs	r3, #0
 80407bc:	613b      	str	r3, [r7, #16]
 80407be:	4b2d      	ldr	r3, [pc, #180]	@ (8040874 <MX_GPIO_Init+0xd0>)
 80407c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80407c2:	4a2c      	ldr	r2, [pc, #176]	@ (8040874 <MX_GPIO_Init+0xd0>)
 80407c4:	f043 0304 	orr.w	r3, r3, #4
 80407c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80407ca:	4b2a      	ldr	r3, [pc, #168]	@ (8040874 <MX_GPIO_Init+0xd0>)
 80407cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80407ce:	f003 0304 	and.w	r3, r3, #4
 80407d2:	613b      	str	r3, [r7, #16]
 80407d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80407d6:	2300      	movs	r3, #0
 80407d8:	60fb      	str	r3, [r7, #12]
 80407da:	4b26      	ldr	r3, [pc, #152]	@ (8040874 <MX_GPIO_Init+0xd0>)
 80407dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80407de:	4a25      	ldr	r2, [pc, #148]	@ (8040874 <MX_GPIO_Init+0xd0>)
 80407e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80407e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80407e6:	4b23      	ldr	r3, [pc, #140]	@ (8040874 <MX_GPIO_Init+0xd0>)
 80407e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80407ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80407ee:	60fb      	str	r3, [r7, #12]
 80407f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80407f2:	2300      	movs	r3, #0
 80407f4:	60bb      	str	r3, [r7, #8]
 80407f6:	4b1f      	ldr	r3, [pc, #124]	@ (8040874 <MX_GPIO_Init+0xd0>)
 80407f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80407fa:	4a1e      	ldr	r2, [pc, #120]	@ (8040874 <MX_GPIO_Init+0xd0>)
 80407fc:	f043 0301 	orr.w	r3, r3, #1
 8040800:	6313      	str	r3, [r2, #48]	@ 0x30
 8040802:	4b1c      	ldr	r3, [pc, #112]	@ (8040874 <MX_GPIO_Init+0xd0>)
 8040804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8040806:	f003 0301 	and.w	r3, r3, #1
 804080a:	60bb      	str	r3, [r7, #8]
 804080c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 804080e:	2300      	movs	r3, #0
 8040810:	607b      	str	r3, [r7, #4]
 8040812:	4b18      	ldr	r3, [pc, #96]	@ (8040874 <MX_GPIO_Init+0xd0>)
 8040814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8040816:	4a17      	ldr	r2, [pc, #92]	@ (8040874 <MX_GPIO_Init+0xd0>)
 8040818:	f043 0302 	orr.w	r3, r3, #2
 804081c:	6313      	str	r3, [r2, #48]	@ 0x30
 804081e:	4b15      	ldr	r3, [pc, #84]	@ (8040874 <MX_GPIO_Init+0xd0>)
 8040820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8040822:	f003 0302 	and.w	r3, r3, #2
 8040826:	607b      	str	r3, [r7, #4]
 8040828:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 804082a:	2200      	movs	r2, #0
 804082c:	2120      	movs	r1, #32
 804082e:	4812      	ldr	r0, [pc, #72]	@ (8040878 <MX_GPIO_Init+0xd4>)
 8040830:	f001 fec0 	bl	80425b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : button_Pin */
  GPIO_InitStruct.Pin = button_Pin;
 8040834:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8040838:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 804083a:	2300      	movs	r3, #0
 804083c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 804083e:	2302      	movs	r3, #2
 8040840:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(button_GPIO_Port, &GPIO_InitStruct);
 8040842:	f107 0314 	add.w	r3, r7, #20
 8040846:	4619      	mov	r1, r3
 8040848:	480c      	ldr	r0, [pc, #48]	@ (804087c <MX_GPIO_Init+0xd8>)
 804084a:	f001 fd1f 	bl	804228c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 804084e:	2320      	movs	r3, #32
 8040850:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8040852:	2301      	movs	r3, #1
 8040854:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8040856:	2300      	movs	r3, #0
 8040858:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 804085a:	2300      	movs	r3, #0
 804085c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 804085e:	f107 0314 	add.w	r3, r7, #20
 8040862:	4619      	mov	r1, r3
 8040864:	4804      	ldr	r0, [pc, #16]	@ (8040878 <MX_GPIO_Init+0xd4>)
 8040866:	f001 fd11 	bl	804228c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 804086a:	bf00      	nop
 804086c:	3728      	adds	r7, #40	@ 0x28
 804086e:	46bd      	mov	sp, r7
 8040870:	bd80      	pop	{r7, pc}
 8040872:	bf00      	nop
 8040874:	40023800 	.word	0x40023800
 8040878:	40020000 	.word	0x40020000
 804087c:	40020800 	.word	0x40020800

08040880 <bootloader_read_uart_data>:

/* USER CODE BEGIN 4 */

void bootloader_read_uart_data(void)
{
 8040880:	b580      	push	{r7, lr}
 8040882:	b082      	sub	sp, #8
 8040884:	af00      	add	r7, sp, #0
	uint8_t rcv_len = 0;
 8040886:	2300      	movs	r3, #0
 8040888:	71fb      	strb	r3, [r7, #7]
	while(1)
	{
		memset(bl_rx_buffer, 0, 200);
 804088a:	22c8      	movs	r2, #200	@ 0xc8
 804088c:	2100      	movs	r1, #0
 804088e:	4830      	ldr	r0, [pc, #192]	@ (8040950 <bootloader_read_uart_data+0xd0>)
 8040890:	f003 fbb0 	bl	8043ff4 <memset>
		HAL_UART_Receive(&huart3, &bl_rx_buffer, 1, HAL_MAX_DELAY);
 8040894:	f04f 33ff 	mov.w	r3, #4294967295
 8040898:	2201      	movs	r2, #1
 804089a:	492d      	ldr	r1, [pc, #180]	@ (8040950 <bootloader_read_uart_data+0xd0>)
 804089c:	482d      	ldr	r0, [pc, #180]	@ (8040954 <bootloader_read_uart_data+0xd4>)
 804089e:	f002 fdd8 	bl	8043452 <HAL_UART_Receive>
		rcv_len = bl_rx_buffer[0];
 80408a2:	4b2b      	ldr	r3, [pc, #172]	@ (8040950 <bootloader_read_uart_data+0xd0>)
 80408a4:	781b      	ldrb	r3, [r3, #0]
 80408a6:	71fb      	strb	r3, [r7, #7]
		HAL_UART_Receive(&huart3, &bl_rx_buffer[1], rcv_len, HAL_MAX_DELAY);
 80408a8:	79fb      	ldrb	r3, [r7, #7]
 80408aa:	b29a      	uxth	r2, r3
 80408ac:	f04f 33ff 	mov.w	r3, #4294967295
 80408b0:	4929      	ldr	r1, [pc, #164]	@ (8040958 <bootloader_read_uart_data+0xd8>)
 80408b2:	4828      	ldr	r0, [pc, #160]	@ (8040954 <bootloader_read_uart_data+0xd4>)
 80408b4:	f002 fdcd 	bl	8043452 <HAL_UART_Receive>
		switch(bl_rx_buffer[1])
 80408b8:	4b25      	ldr	r3, [pc, #148]	@ (8040950 <bootloader_read_uart_data+0xd0>)
 80408ba:	785b      	ldrb	r3, [r3, #1]
 80408bc:	3b51      	subs	r3, #81	@ 0x51
 80408be:	2b0a      	cmp	r3, #10
 80408c0:	d844      	bhi.n	804094c <bootloader_read_uart_data+0xcc>
 80408c2:	a201      	add	r2, pc, #4	@ (adr r2, 80408c8 <bootloader_read_uart_data+0x48>)
 80408c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80408c8:	080408f5 	.word	0x080408f5
 80408cc:	080408fd 	.word	0x080408fd
 80408d0:	08040905 	.word	0x08040905
 80408d4:	0804090d 	.word	0x0804090d
 80408d8:	08040915 	.word	0x08040915
 80408dc:	0804091d 	.word	0x0804091d
 80408e0:	08040925 	.word	0x08040925
 80408e4:	0804092d 	.word	0x0804092d
 80408e8:	08040935 	.word	0x08040935
 80408ec:	0804093d 	.word	0x0804093d
 80408f0:	08040945 	.word	0x08040945
		{
			case BL_GET_VER:
				bootloader_handle_getver_cmd(bl_rx_buffer);
 80408f4:	4816      	ldr	r0, [pc, #88]	@ (8040950 <bootloader_read_uart_data+0xd0>)
 80408f6:	f000 fb1f 	bl	8040f38 <bootloader_handle_getver_cmd>
				break;
 80408fa:	e028      	b.n	804094e <bootloader_read_uart_data+0xce>
			case BL_GET_HELP:
				bootloader_handle_gethelp_cmd(bl_rx_buffer);
 80408fc:	4814      	ldr	r0, [pc, #80]	@ (8040950 <bootloader_read_uart_data+0xd0>)
 80408fe:	f000 fae1 	bl	8040ec4 <bootloader_handle_gethelp_cmd>
				break;
 8040902:	e024      	b.n	804094e <bootloader_read_uart_data+0xce>
			case BL_GET_CID:
				bootloader_handle_getcid_cmd(bl_rx_buffer);
 8040904:	4812      	ldr	r0, [pc, #72]	@ (8040950 <bootloader_read_uart_data+0xd0>)
 8040906:	f000 fa93 	bl	8040e30 <bootloader_handle_getcid_cmd>
				break;
 804090a:	e020      	b.n	804094e <bootloader_read_uart_data+0xce>
			case BL_GET_RDP_STATUS:
				bootloader_handle_getrdp_cmd(bl_rx_buffer);
 804090c:	4810      	ldr	r0, [pc, #64]	@ (8040950 <bootloader_read_uart_data+0xd0>)
 804090e:	f000 fa45 	bl	8040d9c <bootloader_handle_getrdp_cmd>
		 	    break;
 8040912:	e01c      	b.n	804094e <bootloader_read_uart_data+0xce>
			case BL_GO_TO_ADDR:
				bootloader_handle_go_cmd(bl_rx_buffer);
 8040914:	480e      	ldr	r0, [pc, #56]	@ (8040950 <bootloader_read_uart_data+0xd0>)
 8040916:	f000 f9e1 	bl	8040cdc <bootloader_handle_go_cmd>
				break;
 804091a:	e018      	b.n	804094e <bootloader_read_uart_data+0xce>
			case BL_FLASH_ERASE:
				bootloader_handle_flash_erase_cmd(bl_rx_buffer);
 804091c:	480c      	ldr	r0, [pc, #48]	@ (8040950 <bootloader_read_uart_data+0xd0>)
 804091e:	f000 f975 	bl	8040c0c <bootloader_handle_flash_erase_cmd>
				break;
 8040922:	e014      	b.n	804094e <bootloader_read_uart_data+0xce>
			case BL_MEM_WRITE:
				bootloader_handle_mem_write_cmd(bl_rx_buffer);
 8040924:	480a      	ldr	r0, [pc, #40]	@ (8040950 <bootloader_read_uart_data+0xd0>)
 8040926:	f000 f8ed 	bl	8040b04 <bootloader_handle_mem_write_cmd>
				break;
 804092a:	e010      	b.n	804094e <bootloader_read_uart_data+0xce>
			case BL_EN_RW_PROTECT:
				bootloader_handle_endis_rw_protect(bl_rx_buffer);
 804092c:	4808      	ldr	r0, [pc, #32]	@ (8040950 <bootloader_read_uart_data+0xd0>)
 804092e:	f000 f899 	bl	8040a64 <bootloader_handle_endis_rw_protect>
				break;
 8040932:	e00c      	b.n	804094e <bootloader_read_uart_data+0xce>
			case BL_MEM_READ:
				bootloader_handle_mem_read(bl_rx_buffer);
 8040934:	4806      	ldr	r0, [pc, #24]	@ (8040950 <bootloader_read_uart_data+0xd0>)
 8040936:	f000 f88b 	bl	8040a50 <bootloader_handle_mem_read>
				break;
 804093a:	e008      	b.n	804094e <bootloader_read_uart_data+0xce>
			case BL_READ_SECTOR_STATUS:
				bootloader_handle_read_sector_status(bl_rx_buffer);
 804093c:	4804      	ldr	r0, [pc, #16]	@ (8040950 <bootloader_read_uart_data+0xd0>)
 804093e:	f000 f841 	bl	80409c4 <bootloader_handle_read_sector_status>
				break;
 8040942:	e004      	b.n	804094e <bootloader_read_uart_data+0xce>
			case BL_OTP_READ:
				bootloader_handle_read_otp(bl_rx_buffer);
 8040944:	4802      	ldr	r0, [pc, #8]	@ (8040950 <bootloader_read_uart_data+0xd0>)
 8040946:	f000 f833 	bl	80409b0 <bootloader_handle_read_otp>
				break;
 804094a:	e000      	b.n	804094e <bootloader_read_uart_data+0xce>
			default:
				break;
 804094c:	bf00      	nop
		memset(bl_rx_buffer, 0, 200);
 804094e:	e79c      	b.n	804088a <bootloader_read_uart_data+0xa>
 8040950:	20000124 	.word	0x20000124
 8040954:	200000dc 	.word	0x200000dc
 8040958:	20000125 	.word	0x20000125

0804095c <bootloader_jump_to_user_app>:
		}
	}
}

void bootloader_jump_to_user_app(uint32_t app_start_address)
{
 804095c:	b580      	push	{r7, lr}
 804095e:	b086      	sub	sp, #24
 8040960:	af00      	add	r7, sp, #0
 8040962:	6078      	str	r0, [r7, #4]
    // Function pointer to the application's reset handler
    void (*app_reset_handler)(void);

    // Step 1: Read the MSP value from the application start address
    uint32_t msp_value = *(volatile uint32_t*)app_start_address;
 8040964:	687b      	ldr	r3, [r7, #4]
 8040966:	681b      	ldr	r3, [r3, #0]
 8040968:	617b      	str	r3, [r7, #20]

    // Step 2: Read the reset handler address
    uint32_t reset_handler_address = *(volatile uint32_t*)(app_start_address + 4);
 804096a:	687b      	ldr	r3, [r7, #4]
 804096c:	3304      	adds	r3, #4
 804096e:	681b      	ldr	r3, [r3, #0]
 8040970:	613b      	str	r3, [r7, #16]

    printf("app reset handler addr: 0x%08lx\n", reset_handler_address);
 8040972:	6939      	ldr	r1, [r7, #16]
 8040974:	480c      	ldr	r0, [pc, #48]	@ (80409a8 <bootloader_jump_to_user_app+0x4c>)
 8040976:	f003 f9f5 	bl	8043d64 <iprintf>

    HAL_RCC_DeInit();
 804097a:	f002 f8f9 	bl	8042b70 <HAL_RCC_DeInit>
	HAL_DeInit();
 804097e:	f000 ff53 	bl	8041828 <HAL_DeInit>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8040982:	b672      	cpsid	i
}
 8040984:	bf00      	nop
 8040986:	697b      	ldr	r3, [r7, #20]
 8040988:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 804098a:	68fb      	ldr	r3, [r7, #12]
 804098c:	f383 8808 	msr	MSP, r3
}
 8040990:	bf00      	nop
	__disable_irq();
    __set_MSP(msp_value);

    SysTick->CTRL = 0;
 8040992:	4b06      	ldr	r3, [pc, #24]	@ (80409ac <bootloader_jump_to_user_app+0x50>)
 8040994:	2200      	movs	r2, #0
 8040996:	601a      	str	r2, [r3, #0]
	SysTick->LOAD = 0;
 8040998:	4b04      	ldr	r3, [pc, #16]	@ (80409ac <bootloader_jump_to_user_app+0x50>)
 804099a:	2200      	movs	r2, #0
 804099c:	605a      	str	r2, [r3, #4]
	SysTick->VAL = 0;
 804099e:	4b03      	ldr	r3, [pc, #12]	@ (80409ac <bootloader_jump_to_user_app+0x50>)
 80409a0:	2200      	movs	r2, #0
 80409a2:	609a      	str	r2, [r3, #8]
	NVIC_SystemReset();
 80409a4:	f7ff fdfc 	bl	80405a0 <__NVIC_SystemReset>
 80409a8:	08044b40 	.word	0x08044b40
 80409ac:	e000e010 	.word	0xe000e010

080409b0 <bootloader_handle_read_otp>:
    app_reset_handler = (void*) (reset_handler_address | 0x1);  // Ensure Thumb bit is set
    app_reset_handler();
}

void bootloader_handle_read_otp(uint8_t *bl_rx_buffer)
{
 80409b0:	b480      	push	{r7}
 80409b2:	b083      	sub	sp, #12
 80409b4:	af00      	add	r7, sp, #0
 80409b6:	6078      	str	r0, [r7, #4]

}
 80409b8:	bf00      	nop
 80409ba:	370c      	adds	r7, #12
 80409bc:	46bd      	mov	sp, r7
 80409be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80409c2:	4770      	bx	lr

080409c4 <bootloader_handle_read_sector_status>:

void bootloader_handle_read_sector_status(uint8_t *bl_rx_buffer)
{
 80409c4:	b580      	push	{r7, lr}
 80409c6:	b086      	sub	sp, #24
 80409c8:	af00      	add	r7, sp, #0
 80409ca:	6078      	str	r0, [r7, #4]
	uint16_t status;
	printf("BL_DEBUG_MSG:bootloader_handle_read_sector_protection_status\n");
 80409cc:	481c      	ldr	r0, [pc, #112]	@ (8040a40 <bootloader_handle_read_sector_status+0x7c>)
 80409ce:	f003 fa31 	bl	8043e34 <puts>
	uint32_t command_packet_len = bl_rx_buffer[0]+1 ;
 80409d2:	687b      	ldr	r3, [r7, #4]
 80409d4:	781b      	ldrb	r3, [r3, #0]
 80409d6:	3301      	adds	r3, #1
 80409d8:	617b      	str	r3, [r7, #20]
	uint32_t host_crc = *((uint32_t * ) (bl_rx_buffer+command_packet_len - 4) ) ;
 80409da:	697b      	ldr	r3, [r7, #20]
 80409dc:	3b04      	subs	r3, #4
 80409de:	687a      	ldr	r2, [r7, #4]
 80409e0:	4413      	add	r3, r2
 80409e2:	681b      	ldr	r3, [r3, #0]
 80409e4:	613b      	str	r3, [r7, #16]

	if (! bootloader_verify_crc(&bl_rx_buffer[0],command_packet_len-4,host_crc))
 80409e6:	697b      	ldr	r3, [r7, #20]
 80409e8:	3b04      	subs	r3, #4
 80409ea:	693a      	ldr	r2, [r7, #16]
 80409ec:	4619      	mov	r1, r3
 80409ee:	6878      	ldr	r0, [r7, #4]
 80409f0:	f000 fb16 	bl	8041020 <bootloader_verify_crc>
 80409f4:	4603      	mov	r3, r0
 80409f6:	2b00      	cmp	r3, #0
 80409f8:	d118      	bne.n	8040a2c <bootloader_handle_read_sector_status+0x68>
	{
		printf("BL_DEBUG_MSG:checksum success !!\n");
 80409fa:	4812      	ldr	r0, [pc, #72]	@ (8040a44 <bootloader_handle_read_sector_status+0x80>)
 80409fc:	f003 fa1a 	bl	8043e34 <puts>
		bootloader_send_ack(bl_rx_buffer[0],2);
 8040a00:	687b      	ldr	r3, [r7, #4]
 8040a02:	781b      	ldrb	r3, [r3, #0]
 8040a04:	2102      	movs	r1, #2
 8040a06:	4618      	mov	r0, r3
 8040a08:	f000 fade 	bl	8040fc8 <bootloader_send_ack>
		status=read_OB_rw_protection_status();
 8040a0c:	f000 fcd8 	bl	80413c0 <read_OB_rw_protection_status>
 8040a10:	4603      	mov	r3, r0
 8040a12:	81fb      	strh	r3, [r7, #14]
		printf("BL_DEBUG_MSG: nWRP status: %#x\n",status);
 8040a14:	89fb      	ldrh	r3, [r7, #14]
 8040a16:	4619      	mov	r1, r3
 8040a18:	480b      	ldr	r0, [pc, #44]	@ (8040a48 <bootloader_handle_read_sector_status+0x84>)
 8040a1a:	f003 f9a3 	bl	8043d64 <iprintf>
		bootloader_uart_write_data((uint8_t*)&status,2);
 8040a1e:	f107 030e 	add.w	r3, r7, #14
 8040a22:	2102      	movs	r1, #2
 8040a24:	4618      	mov	r0, r3
 8040a26:	f000 fb2f 	bl	8041088 <bootloader_uart_write_data>
	else
	{
		printf("BL_DEBUG_MSG:checksum fail !!\n");
		bootloader_send_nack();
	}
}
 8040a2a:	e004      	b.n	8040a36 <bootloader_handle_read_sector_status+0x72>
		printf("BL_DEBUG_MSG:checksum fail !!\n");
 8040a2c:	4807      	ldr	r0, [pc, #28]	@ (8040a4c <bootloader_handle_read_sector_status+0x88>)
 8040a2e:	f003 fa01 	bl	8043e34 <puts>
		bootloader_send_nack();
 8040a32:	f000 fae3 	bl	8040ffc <bootloader_send_nack>
}
 8040a36:	bf00      	nop
 8040a38:	3718      	adds	r7, #24
 8040a3a:	46bd      	mov	sp, r7
 8040a3c:	bd80      	pop	{r7, pc}
 8040a3e:	bf00      	nop
 8040a40:	08044b64 	.word	0x08044b64
 8040a44:	08044ba4 	.word	0x08044ba4
 8040a48:	08044bc8 	.word	0x08044bc8
 8040a4c:	08044be8 	.word	0x08044be8

08040a50 <bootloader_handle_mem_read>:

void bootloader_handle_mem_read(uint8_t *bl_rx_buffer)
{
 8040a50:	b480      	push	{r7}
 8040a52:	b083      	sub	sp, #12
 8040a54:	af00      	add	r7, sp, #0
 8040a56:	6078      	str	r0, [r7, #4]


}
 8040a58:	bf00      	nop
 8040a5a:	370c      	adds	r7, #12
 8040a5c:	46bd      	mov	sp, r7
 8040a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040a62:	4770      	bx	lr

08040a64 <bootloader_handle_endis_rw_protect>:
        bootloader_send_nack();
	}
}

void bootloader_handle_endis_rw_protect(uint8_t *bl_rx_buffer)
{
 8040a64:	b580      	push	{r7, lr}
 8040a66:	b086      	sub	sp, #24
 8040a68:	af00      	add	r7, sp, #0
 8040a6a:	6078      	str	r0, [r7, #4]
	uint8_t status = 0x00;
 8040a6c:	2300      	movs	r3, #0
 8040a6e:	73fb      	strb	r3, [r7, #15]
	printf("BL_DEBUG_MSG:bootloader_handle_endis_rw_protect\n");
 8040a70:	4820      	ldr	r0, [pc, #128]	@ (8040af4 <bootloader_handle_endis_rw_protect+0x90>)
 8040a72:	f003 f9df 	bl	8043e34 <puts>
	uint32_t command_packet_len = bl_rx_buffer[0]+1 ;
 8040a76:	687b      	ldr	r3, [r7, #4]
 8040a78:	781b      	ldrb	r3, [r3, #0]
 8040a7a:	3301      	adds	r3, #1
 8040a7c:	617b      	str	r3, [r7, #20]
	uint32_t host_crc = *((uint32_t * ) (bl_rx_buffer+command_packet_len - 4) ) ;
 8040a7e:	697b      	ldr	r3, [r7, #20]
 8040a80:	3b04      	subs	r3, #4
 8040a82:	687a      	ldr	r2, [r7, #4]
 8040a84:	4413      	add	r3, r2
 8040a86:	681b      	ldr	r3, [r3, #0]
 8040a88:	613b      	str	r3, [r7, #16]

	if (! bootloader_verify_crc(&bl_rx_buffer[0],command_packet_len-4,host_crc))
 8040a8a:	697b      	ldr	r3, [r7, #20]
 8040a8c:	3b04      	subs	r3, #4
 8040a8e:	693a      	ldr	r2, [r7, #16]
 8040a90:	4619      	mov	r1, r3
 8040a92:	6878      	ldr	r0, [r7, #4]
 8040a94:	f000 fac4 	bl	8041020 <bootloader_verify_crc>
 8040a98:	4603      	mov	r3, r0
 8040a9a:	2b00      	cmp	r3, #0
 8040a9c:	d120      	bne.n	8040ae0 <bootloader_handle_endis_rw_protect+0x7c>
	{
		printf("BL_DEBUG_MSG:checksum success !!\n");
 8040a9e:	4816      	ldr	r0, [pc, #88]	@ (8040af8 <bootloader_handle_endis_rw_protect+0x94>)
 8040aa0:	f003 f9c8 	bl	8043e34 <puts>
		bootloader_send_ack(bl_rx_buffer[0],1);
 8040aa4:	687b      	ldr	r3, [r7, #4]
 8040aa6:	781b      	ldrb	r3, [r3, #0]
 8040aa8:	2101      	movs	r1, #1
 8040aaa:	4618      	mov	r0, r3
 8040aac:	f000 fa8c 	bl	8040fc8 <bootloader_send_ack>
		status = configure_flash_sector_rw_protection(bl_rx_buffer[2] , bl_rx_buffer[3],0);
 8040ab0:	687b      	ldr	r3, [r7, #4]
 8040ab2:	3302      	adds	r3, #2
 8040ab4:	7818      	ldrb	r0, [r3, #0]
 8040ab6:	687b      	ldr	r3, [r7, #4]
 8040ab8:	3303      	adds	r3, #3
 8040aba:	781b      	ldrb	r3, [r3, #0]
 8040abc:	2200      	movs	r2, #0
 8040abe:	4619      	mov	r1, r3
 8040ac0:	f000 fbe8 	bl	8041294 <configure_flash_sector_rw_protection>
 8040ac4:	4603      	mov	r3, r0
 8040ac6:	73fb      	strb	r3, [r7, #15]
		printf("BL_DEBUG_MSG: flash erase status: %#x\n",status);
 8040ac8:	7bfb      	ldrb	r3, [r7, #15]
 8040aca:	4619      	mov	r1, r3
 8040acc:	480b      	ldr	r0, [pc, #44]	@ (8040afc <bootloader_handle_endis_rw_protect+0x98>)
 8040ace:	f003 f949 	bl	8043d64 <iprintf>
		bootloader_uart_write_data(&status,1);
 8040ad2:	f107 030f 	add.w	r3, r7, #15
 8040ad6:	2101      	movs	r1, #1
 8040ad8:	4618      	mov	r0, r3
 8040ada:	f000 fad5 	bl	8041088 <bootloader_uart_write_data>
	}else
	{
		printf("BL_DEBUG_MSG:checksum fail !!\n");
		bootloader_send_nack();
	}
}
 8040ade:	e004      	b.n	8040aea <bootloader_handle_endis_rw_protect+0x86>
		printf("BL_DEBUG_MSG:checksum fail !!\n");
 8040ae0:	4807      	ldr	r0, [pc, #28]	@ (8040b00 <bootloader_handle_endis_rw_protect+0x9c>)
 8040ae2:	f003 f9a7 	bl	8043e34 <puts>
		bootloader_send_nack();
 8040ae6:	f000 fa89 	bl	8040ffc <bootloader_send_nack>
}
 8040aea:	bf00      	nop
 8040aec:	3718      	adds	r7, #24
 8040aee:	46bd      	mov	sp, r7
 8040af0:	bd80      	pop	{r7, pc}
 8040af2:	bf00      	nop
 8040af4:	08044c60 	.word	0x08044c60
 8040af8:	08044ba4 	.word	0x08044ba4
 8040afc:	08044c38 	.word	0x08044c38
 8040b00:	08044be8 	.word	0x08044be8

08040b04 <bootloader_handle_mem_write_cmd>:

void bootloader_handle_mem_write_cmd(uint8_t *bl_rx_buffer)
{
 8040b04:	b580      	push	{r7, lr}
 8040b06:	b088      	sub	sp, #32
 8040b08:	af00      	add	r7, sp, #0
 8040b0a:	6078      	str	r0, [r7, #4]
	uint8_t write_status = 0x00;
 8040b0c:	2300      	movs	r3, #0
 8040b0e:	73fb      	strb	r3, [r7, #15]
	uint8_t chksum =0, len=0;
 8040b10:	2300      	movs	r3, #0
 8040b12:	77fb      	strb	r3, [r7, #31]
 8040b14:	2300      	movs	r3, #0
 8040b16:	77bb      	strb	r3, [r7, #30]
	len = bl_rx_buffer[0];
 8040b18:	687b      	ldr	r3, [r7, #4]
 8040b1a:	781b      	ldrb	r3, [r3, #0]
 8040b1c:	77bb      	strb	r3, [r7, #30]
	uint8_t payload_len = bl_rx_buffer[6];
 8040b1e:	687b      	ldr	r3, [r7, #4]
 8040b20:	799b      	ldrb	r3, [r3, #6]
 8040b22:	777b      	strb	r3, [r7, #29]
	uint32_t mem_address = *((uint32_t *) ( &bl_rx_buffer[2]) );
 8040b24:	687b      	ldr	r3, [r7, #4]
 8040b26:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8040b2a:	61bb      	str	r3, [r7, #24]
	chksum = bl_rx_buffer[len];
 8040b2c:	7fbb      	ldrb	r3, [r7, #30]
 8040b2e:	687a      	ldr	r2, [r7, #4]
 8040b30:	4413      	add	r3, r2
 8040b32:	781b      	ldrb	r3, [r3, #0]
 8040b34:	77fb      	strb	r3, [r7, #31]
	printf("BL_DEBUG_MSG:bootloader_handle_mem_write_cmd\n");
 8040b36:	482e      	ldr	r0, [pc, #184]	@ (8040bf0 <bootloader_handle_mem_write_cmd+0xec>)
 8040b38:	f003 f97c 	bl	8043e34 <puts>
	uint32_t command_packet_len = bl_rx_buffer[0]+1 ;
 8040b3c:	687b      	ldr	r3, [r7, #4]
 8040b3e:	781b      	ldrb	r3, [r3, #0]
 8040b40:	3301      	adds	r3, #1
 8040b42:	617b      	str	r3, [r7, #20]
	uint32_t host_crc = *((uint32_t * ) (bl_rx_buffer+command_packet_len - 4) ) ;
 8040b44:	697b      	ldr	r3, [r7, #20]
 8040b46:	3b04      	subs	r3, #4
 8040b48:	687a      	ldr	r2, [r7, #4]
 8040b4a:	4413      	add	r3, r2
 8040b4c:	681b      	ldr	r3, [r3, #0]
 8040b4e:	613b      	str	r3, [r7, #16]


	if (! bootloader_verify_crc(&bl_rx_buffer[0],command_packet_len-4,host_crc))
 8040b50:	697b      	ldr	r3, [r7, #20]
 8040b52:	3b04      	subs	r3, #4
 8040b54:	693a      	ldr	r2, [r7, #16]
 8040b56:	4619      	mov	r1, r3
 8040b58:	6878      	ldr	r0, [r7, #4]
 8040b5a:	f000 fa61 	bl	8041020 <bootloader_verify_crc>
 8040b5e:	4603      	mov	r3, r0
 8040b60:	2b00      	cmp	r3, #0
 8040b62:	d13b      	bne.n	8040bdc <bootloader_handle_mem_write_cmd+0xd8>
	{
		printf("BL_DEBUG_MSG:checksum success !!\n");
 8040b64:	4823      	ldr	r0, [pc, #140]	@ (8040bf4 <bootloader_handle_mem_write_cmd+0xf0>)
 8040b66:	f003 f965 	bl	8043e34 <puts>

		bootloader_send_ack(bl_rx_buffer[0],1);
 8040b6a:	687b      	ldr	r3, [r7, #4]
 8040b6c:	781b      	ldrb	r3, [r3, #0]
 8040b6e:	2101      	movs	r1, #1
 8040b70:	4618      	mov	r0, r3
 8040b72:	f000 fa29 	bl	8040fc8 <bootloader_send_ack>

		printf("BL_DEBUG_MSG: mem write address : %#x\n",mem_address);
 8040b76:	69b9      	ldr	r1, [r7, #24]
 8040b78:	481f      	ldr	r0, [pc, #124]	@ (8040bf8 <bootloader_handle_mem_write_cmd+0xf4>)
 8040b7a:	f003 f8f3 	bl	8043d64 <iprintf>

		if( verify_address(mem_address) == ADDR_VALID )
 8040b7e:	69b8      	ldr	r0, [r7, #24]
 8040b80:	f000 fad6 	bl	8041130 <verify_address>
 8040b84:	4603      	mov	r3, r0
 8040b86:	2b00      	cmp	r3, #0
 8040b88:	d11c      	bne.n	8040bc4 <bootloader_handle_mem_write_cmd+0xc0>
		{
			printf("BL_DEBUG_MSG: valid mem write address\n");
 8040b8a:	481c      	ldr	r0, [pc, #112]	@ (8040bfc <bootloader_handle_mem_write_cmd+0xf8>)
 8040b8c:	f003 f952 	bl	8043e34 <puts>
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8040b90:	2201      	movs	r2, #1
 8040b92:	2120      	movs	r1, #32
 8040b94:	481a      	ldr	r0, [pc, #104]	@ (8040c00 <bootloader_handle_mem_write_cmd+0xfc>)
 8040b96:	f001 fd0d 	bl	80425b4 <HAL_GPIO_WritePin>
			write_status = execute_mem_write(&bl_rx_buffer[7],mem_address, payload_len);
 8040b9a:	687b      	ldr	r3, [r7, #4]
 8040b9c:	3307      	adds	r3, #7
 8040b9e:	7f7a      	ldrb	r2, [r7, #29]
 8040ba0:	69b9      	ldr	r1, [r7, #24]
 8040ba2:	4618      	mov	r0, r3
 8040ba4:	f000 fb49 	bl	804123a <execute_mem_write>
 8040ba8:	4603      	mov	r3, r0
 8040baa:	73fb      	strb	r3, [r7, #15]
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8040bac:	2200      	movs	r2, #0
 8040bae:	2120      	movs	r1, #32
 8040bb0:	4813      	ldr	r0, [pc, #76]	@ (8040c00 <bootloader_handle_mem_write_cmd+0xfc>)
 8040bb2:	f001 fcff 	bl	80425b4 <HAL_GPIO_WritePin>
			bootloader_uart_write_data(&write_status,1);
 8040bb6:	f107 030f 	add.w	r3, r7, #15
 8040bba:	2101      	movs	r1, #1
 8040bbc:	4618      	mov	r0, r3
 8040bbe:	f000 fa63 	bl	8041088 <bootloader_uart_write_data>
	else
	{
		printf("BL_DEBUG_MSG:checksum fail !!\n");
		bootloader_send_nack();
	}
}
 8040bc2:	e010      	b.n	8040be6 <bootloader_handle_mem_write_cmd+0xe2>
			printf("BL_DEBUG_MSG: invalid mem write address\n");
 8040bc4:	480f      	ldr	r0, [pc, #60]	@ (8040c04 <bootloader_handle_mem_write_cmd+0x100>)
 8040bc6:	f003 f935 	bl	8043e34 <puts>
			write_status = ADDR_INVALID;
 8040bca:	2301      	movs	r3, #1
 8040bcc:	73fb      	strb	r3, [r7, #15]
			bootloader_uart_write_data(&write_status,1);
 8040bce:	f107 030f 	add.w	r3, r7, #15
 8040bd2:	2101      	movs	r1, #1
 8040bd4:	4618      	mov	r0, r3
 8040bd6:	f000 fa57 	bl	8041088 <bootloader_uart_write_data>
}
 8040bda:	e004      	b.n	8040be6 <bootloader_handle_mem_write_cmd+0xe2>
		printf("BL_DEBUG_MSG:checksum fail !!\n");
 8040bdc:	480a      	ldr	r0, [pc, #40]	@ (8040c08 <bootloader_handle_mem_write_cmd+0x104>)
 8040bde:	f003 f929 	bl	8043e34 <puts>
		bootloader_send_nack();
 8040be2:	f000 fa0b 	bl	8040ffc <bootloader_send_nack>
}
 8040be6:	bf00      	nop
 8040be8:	3720      	adds	r7, #32
 8040bea:	46bd      	mov	sp, r7
 8040bec:	bd80      	pop	{r7, pc}
 8040bee:	bf00      	nop
 8040bf0:	08044c90 	.word	0x08044c90
 8040bf4:	08044ba4 	.word	0x08044ba4
 8040bf8:	08044cc0 	.word	0x08044cc0
 8040bfc:	08044ce8 	.word	0x08044ce8
 8040c00:	40020000 	.word	0x40020000
 8040c04:	08044d10 	.word	0x08044d10
 8040c08:	08044be8 	.word	0x08044be8

08040c0c <bootloader_handle_flash_erase_cmd>:

void bootloader_handle_flash_erase_cmd(uint8_t *bl_rx_buffer)
{
 8040c0c:	b580      	push	{r7, lr}
 8040c0e:	b086      	sub	sp, #24
 8040c10:	af00      	add	r7, sp, #0
 8040c12:	6078      	str	r0, [r7, #4]
	uint8_t erase_status = 0x00;
 8040c14:	2300      	movs	r3, #0
 8040c16:	73fb      	strb	r3, [r7, #15]
	printf("BL_DEBUG_MSG:bootloader_handle_flash_erase_cmd\n");
 8040c18:	482a      	ldr	r0, [pc, #168]	@ (8040cc4 <bootloader_handle_flash_erase_cmd+0xb8>)
 8040c1a:	f003 f90b 	bl	8043e34 <puts>
	uint32_t command_packet_len = bl_rx_buffer[0]+1 ;
 8040c1e:	687b      	ldr	r3, [r7, #4]
 8040c20:	781b      	ldrb	r3, [r3, #0]
 8040c22:	3301      	adds	r3, #1
 8040c24:	617b      	str	r3, [r7, #20]
	uint32_t host_crc = *((uint32_t * ) (bl_rx_buffer+command_packet_len - 4) ) ;
 8040c26:	697b      	ldr	r3, [r7, #20]
 8040c28:	3b04      	subs	r3, #4
 8040c2a:	687a      	ldr	r2, [r7, #4]
 8040c2c:	4413      	add	r3, r2
 8040c2e:	681b      	ldr	r3, [r3, #0]
 8040c30:	613b      	str	r3, [r7, #16]

	if (! bootloader_verify_crc(&bl_rx_buffer[0],command_packet_len-4,host_crc))
 8040c32:	697b      	ldr	r3, [r7, #20]
 8040c34:	3b04      	subs	r3, #4
 8040c36:	693a      	ldr	r2, [r7, #16]
 8040c38:	4619      	mov	r1, r3
 8040c3a:	6878      	ldr	r0, [r7, #4]
 8040c3c:	f000 f9f0 	bl	8041020 <bootloader_verify_crc>
 8040c40:	4603      	mov	r3, r0
 8040c42:	2b00      	cmp	r3, #0
 8040c44:	d135      	bne.n	8040cb2 <bootloader_handle_flash_erase_cmd+0xa6>
	{
		printf("BL_DEBUG_MSG:checksum success !!\n");
 8040c46:	4820      	ldr	r0, [pc, #128]	@ (8040cc8 <bootloader_handle_flash_erase_cmd+0xbc>)
 8040c48:	f003 f8f4 	bl	8043e34 <puts>
		bootloader_send_ack(bl_rx_buffer[0],1);
 8040c4c:	687b      	ldr	r3, [r7, #4]
 8040c4e:	781b      	ldrb	r3, [r3, #0]
 8040c50:	2101      	movs	r1, #1
 8040c52:	4618      	mov	r0, r3
 8040c54:	f000 f9b8 	bl	8040fc8 <bootloader_send_ack>
		printf("BL_DEBUG_MSG:initial_sector : %d  no_ofsectors: %d\n",bl_rx_buffer[2],bl_rx_buffer[3]);
 8040c58:	687b      	ldr	r3, [r7, #4]
 8040c5a:	3302      	adds	r3, #2
 8040c5c:	781b      	ldrb	r3, [r3, #0]
 8040c5e:	4619      	mov	r1, r3
 8040c60:	687b      	ldr	r3, [r7, #4]
 8040c62:	3303      	adds	r3, #3
 8040c64:	781b      	ldrb	r3, [r3, #0]
 8040c66:	461a      	mov	r2, r3
 8040c68:	4818      	ldr	r0, [pc, #96]	@ (8040ccc <bootloader_handle_flash_erase_cmd+0xc0>)
 8040c6a:	f003 f87b 	bl	8043d64 <iprintf>

		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin,1);
 8040c6e:	2201      	movs	r2, #1
 8040c70:	2120      	movs	r1, #32
 8040c72:	4817      	ldr	r0, [pc, #92]	@ (8040cd0 <bootloader_handle_flash_erase_cmd+0xc4>)
 8040c74:	f001 fc9e 	bl	80425b4 <HAL_GPIO_WritePin>
		erase_status = execute_flash_erase(bl_rx_buffer[2] , bl_rx_buffer[3]);
 8040c78:	687b      	ldr	r3, [r7, #4]
 8040c7a:	3302      	adds	r3, #2
 8040c7c:	781a      	ldrb	r2, [r3, #0]
 8040c7e:	687b      	ldr	r3, [r7, #4]
 8040c80:	3303      	adds	r3, #3
 8040c82:	781b      	ldrb	r3, [r3, #0]
 8040c84:	4619      	mov	r1, r3
 8040c86:	4610      	mov	r0, r2
 8040c88:	f000 fa90 	bl	80411ac <execute_flash_erase>
 8040c8c:	4603      	mov	r3, r0
 8040c8e:	73fb      	strb	r3, [r7, #15]
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin,0);
 8040c90:	2200      	movs	r2, #0
 8040c92:	2120      	movs	r1, #32
 8040c94:	480e      	ldr	r0, [pc, #56]	@ (8040cd0 <bootloader_handle_flash_erase_cmd+0xc4>)
 8040c96:	f001 fc8d 	bl	80425b4 <HAL_GPIO_WritePin>

		printf("BL_DEBUG_MSG: flash erase status: %#x\n",erase_status);
 8040c9a:	7bfb      	ldrb	r3, [r7, #15]
 8040c9c:	4619      	mov	r1, r3
 8040c9e:	480d      	ldr	r0, [pc, #52]	@ (8040cd4 <bootloader_handle_flash_erase_cmd+0xc8>)
 8040ca0:	f003 f860 	bl	8043d64 <iprintf>

		bootloader_uart_write_data(&erase_status,1);
 8040ca4:	f107 030f 	add.w	r3, r7, #15
 8040ca8:	2101      	movs	r1, #1
 8040caa:	4618      	mov	r0, r3
 8040cac:	f000 f9ec 	bl	8041088 <bootloader_uart_write_data>
	}else
	{
		printf("BL_DEBUG_MSG:checksum fail !!\n");
		bootloader_send_nack();
	}
}
 8040cb0:	e004      	b.n	8040cbc <bootloader_handle_flash_erase_cmd+0xb0>
		printf("BL_DEBUG_MSG:checksum fail !!\n");
 8040cb2:	4809      	ldr	r0, [pc, #36]	@ (8040cd8 <bootloader_handle_flash_erase_cmd+0xcc>)
 8040cb4:	f003 f8be 	bl	8043e34 <puts>
		bootloader_send_nack();
 8040cb8:	f000 f9a0 	bl	8040ffc <bootloader_send_nack>
}
 8040cbc:	bf00      	nop
 8040cbe:	3718      	adds	r7, #24
 8040cc0:	46bd      	mov	sp, r7
 8040cc2:	bd80      	pop	{r7, pc}
 8040cc4:	08044d38 	.word	0x08044d38
 8040cc8:	08044ba4 	.word	0x08044ba4
 8040ccc:	08044d68 	.word	0x08044d68
 8040cd0:	40020000 	.word	0x40020000
 8040cd4:	08044c38 	.word	0x08044c38
 8040cd8:	08044be8 	.word	0x08044be8

08040cdc <bootloader_handle_go_cmd>:

void bootloader_handle_go_cmd(uint8_t *bl_rx_buffer)
{
 8040cdc:	b580      	push	{r7, lr}
 8040cde:	b086      	sub	sp, #24
 8040ce0:	af00      	add	r7, sp, #0
 8040ce2:	6078      	str	r0, [r7, #4]
	uint32_t go_address=0;
 8040ce4:	2300      	movs	r3, #0
 8040ce6:	617b      	str	r3, [r7, #20]
	uint8_t addr_valid = ADDR_VALID;
 8040ce8:	2300      	movs	r3, #0
 8040cea:	72fb      	strb	r3, [r7, #11]
	uint8_t addr_invalid = ADDR_INVALID;
 8040cec:	2301      	movs	r3, #1
 8040cee:	72bb      	strb	r3, [r7, #10]

	printf("BL_DEBUG_MSG:bootloader_handle_go_cmd\n");
 8040cf0:	4825      	ldr	r0, [pc, #148]	@ (8040d88 <bootloader_handle_go_cmd+0xac>)
 8040cf2:	f003 f89f 	bl	8043e34 <puts>
	uint32_t command_packet_len = bl_rx_buffer[0]+1 ;
 8040cf6:	687b      	ldr	r3, [r7, #4]
 8040cf8:	781b      	ldrb	r3, [r3, #0]
 8040cfa:	3301      	adds	r3, #1
 8040cfc:	613b      	str	r3, [r7, #16]
	uint32_t host_crc = *((uint32_t * ) (bl_rx_buffer+command_packet_len - 4) ) ;
 8040cfe:	693b      	ldr	r3, [r7, #16]
 8040d00:	3b04      	subs	r3, #4
 8040d02:	687a      	ldr	r2, [r7, #4]
 8040d04:	4413      	add	r3, r2
 8040d06:	681b      	ldr	r3, [r3, #0]
 8040d08:	60fb      	str	r3, [r7, #12]

	if (! bootloader_verify_crc(&bl_rx_buffer[0],command_packet_len-4,host_crc))
 8040d0a:	693b      	ldr	r3, [r7, #16]
 8040d0c:	3b04      	subs	r3, #4
 8040d0e:	68fa      	ldr	r2, [r7, #12]
 8040d10:	4619      	mov	r1, r3
 8040d12:	6878      	ldr	r0, [r7, #4]
 8040d14:	f000 f984 	bl	8041020 <bootloader_verify_crc>
 8040d18:	4603      	mov	r3, r0
 8040d1a:	2b00      	cmp	r3, #0
 8040d1c:	d12a      	bne.n	8040d74 <bootloader_handle_go_cmd+0x98>
	{
		printf("BL_DEBUG_MSG:checksum success !!\n");
 8040d1e:	481b      	ldr	r0, [pc, #108]	@ (8040d8c <bootloader_handle_go_cmd+0xb0>)
 8040d20:	f003 f888 	bl	8043e34 <puts>

		bootloader_send_ack(bl_rx_buffer[0],1);
 8040d24:	687b      	ldr	r3, [r7, #4]
 8040d26:	781b      	ldrb	r3, [r3, #0]
 8040d28:	2101      	movs	r1, #1
 8040d2a:	4618      	mov	r0, r3
 8040d2c:	f000 f94c 	bl	8040fc8 <bootloader_send_ack>

		//extract the go address
		go_address = *((uint32_t *)&bl_rx_buffer[2] );
 8040d30:	687b      	ldr	r3, [r7, #4]
 8040d32:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8040d36:	617b      	str	r3, [r7, #20]
		printf("BL_DEBUG_MSG:GO addr: %#x\n",go_address);
 8040d38:	6979      	ldr	r1, [r7, #20]
 8040d3a:	4815      	ldr	r0, [pc, #84]	@ (8040d90 <bootloader_handle_go_cmd+0xb4>)
 8040d3c:	f003 f812 	bl	8043d64 <iprintf>

		if( verify_address(go_address) == ADDR_VALID )
 8040d40:	6978      	ldr	r0, [r7, #20]
 8040d42:	f000 f9f5 	bl	8041130 <verify_address>
 8040d46:	4603      	mov	r3, r0
 8040d48:	2b00      	cmp	r3, #0
 8040d4a:	d109      	bne.n	8040d60 <bootloader_handle_go_cmd+0x84>
		{
			bootloader_uart_write_data(&addr_valid,1);
 8040d4c:	f107 030b 	add.w	r3, r7, #11
 8040d50:	2101      	movs	r1, #1
 8040d52:	4618      	mov	r0, r3
 8040d54:	f000 f998 	bl	8041088 <bootloader_uart_write_data>
            bootloader_jump_to_user_app(go_address);
 8040d58:	6978      	ldr	r0, [r7, #20]
 8040d5a:	f7ff fdff 	bl	804095c <bootloader_jump_to_user_app>
	}else
	{
		printf("BL_DEBUG_MSG:checksum fail !!\n");
		bootloader_send_nack();
	}
}
 8040d5e:	e00e      	b.n	8040d7e <bootloader_handle_go_cmd+0xa2>
			printf("BL_DEBUG_MSG:GO addr invalid ! \n");
 8040d60:	480c      	ldr	r0, [pc, #48]	@ (8040d94 <bootloader_handle_go_cmd+0xb8>)
 8040d62:	f003 f867 	bl	8043e34 <puts>
			bootloader_uart_write_data(&addr_invalid,1);
 8040d66:	f107 030a 	add.w	r3, r7, #10
 8040d6a:	2101      	movs	r1, #1
 8040d6c:	4618      	mov	r0, r3
 8040d6e:	f000 f98b 	bl	8041088 <bootloader_uart_write_data>
}
 8040d72:	e004      	b.n	8040d7e <bootloader_handle_go_cmd+0xa2>
		printf("BL_DEBUG_MSG:checksum fail !!\n");
 8040d74:	4808      	ldr	r0, [pc, #32]	@ (8040d98 <bootloader_handle_go_cmd+0xbc>)
 8040d76:	f003 f85d 	bl	8043e34 <puts>
		bootloader_send_nack();
 8040d7a:	f000 f93f 	bl	8040ffc <bootloader_send_nack>
}
 8040d7e:	bf00      	nop
 8040d80:	3718      	adds	r7, #24
 8040d82:	46bd      	mov	sp, r7
 8040d84:	bd80      	pop	{r7, pc}
 8040d86:	bf00      	nop
 8040d88:	08044d9c 	.word	0x08044d9c
 8040d8c:	08044ba4 	.word	0x08044ba4
 8040d90:	08044dc4 	.word	0x08044dc4
 8040d94:	08044de0 	.word	0x08044de0
 8040d98:	08044be8 	.word	0x08044be8

08040d9c <bootloader_handle_getrdp_cmd>:

void bootloader_handle_getrdp_cmd(uint8_t *bl_rx_buffer)
{
 8040d9c:	b580      	push	{r7, lr}
 8040d9e:	b086      	sub	sp, #24
 8040da0:	af00      	add	r7, sp, #0
 8040da2:	6078      	str	r0, [r7, #4]
	uint8_t rdp_level = 0x00;
 8040da4:	2300      	movs	r3, #0
 8040da6:	73fb      	strb	r3, [r7, #15]
	printf("BL_DEBUG_MSG:bootloader_handle_getrdp_cmd\n");
 8040da8:	481d      	ldr	r0, [pc, #116]	@ (8040e20 <bootloader_handle_getrdp_cmd+0x84>)
 8040daa:	f003 f843 	bl	8043e34 <puts>
	uint32_t command_packet_len = bl_rx_buffer[0]+1 ;
 8040dae:	687b      	ldr	r3, [r7, #4]
 8040db0:	781b      	ldrb	r3, [r3, #0]
 8040db2:	3301      	adds	r3, #1
 8040db4:	617b      	str	r3, [r7, #20]
	uint32_t host_crc = *((uint32_t * ) (bl_rx_buffer+command_packet_len - 4) ) ;
 8040db6:	697b      	ldr	r3, [r7, #20]
 8040db8:	3b04      	subs	r3, #4
 8040dba:	687a      	ldr	r2, [r7, #4]
 8040dbc:	4413      	add	r3, r2
 8040dbe:	681b      	ldr	r3, [r3, #0]
 8040dc0:	613b      	str	r3, [r7, #16]

	if (! bootloader_verify_crc(&bl_rx_buffer[0],command_packet_len-4,host_crc))
 8040dc2:	697b      	ldr	r3, [r7, #20]
 8040dc4:	3b04      	subs	r3, #4
 8040dc6:	693a      	ldr	r2, [r7, #16]
 8040dc8:	4619      	mov	r1, r3
 8040dca:	6878      	ldr	r0, [r7, #4]
 8040dcc:	f000 f928 	bl	8041020 <bootloader_verify_crc>
 8040dd0:	4603      	mov	r3, r0
 8040dd2:	2b00      	cmp	r3, #0
 8040dd4:	d11a      	bne.n	8040e0c <bootloader_handle_getrdp_cmd+0x70>
	{
		printf("BL_DEBUG_MSG:checksum success !!\n");
 8040dd6:	4813      	ldr	r0, [pc, #76]	@ (8040e24 <bootloader_handle_getrdp_cmd+0x88>)
 8040dd8:	f003 f82c 	bl	8043e34 <puts>
		bootloader_send_ack(bl_rx_buffer[0],1);
 8040ddc:	687b      	ldr	r3, [r7, #4]
 8040dde:	781b      	ldrb	r3, [r3, #0]
 8040de0:	2101      	movs	r1, #1
 8040de2:	4618      	mov	r0, r3
 8040de4:	f000 f8f0 	bl	8040fc8 <bootloader_send_ack>
		rdp_level = get_flash_rdp_level();
 8040de8:	f000 f98e 	bl	8041108 <get_flash_rdp_level>
 8040dec:	4603      	mov	r3, r0
 8040dee:	73fb      	strb	r3, [r7, #15]
		printf("BL_DEBUG_MSG:RDP level: %d %#x\n",rdp_level,rdp_level);
 8040df0:	7bfb      	ldrb	r3, [r7, #15]
 8040df2:	4619      	mov	r1, r3
 8040df4:	7bfb      	ldrb	r3, [r7, #15]
 8040df6:	461a      	mov	r2, r3
 8040df8:	480b      	ldr	r0, [pc, #44]	@ (8040e28 <bootloader_handle_getrdp_cmd+0x8c>)
 8040dfa:	f002 ffb3 	bl	8043d64 <iprintf>
		bootloader_uart_write_data(&rdp_level,1);
 8040dfe:	f107 030f 	add.w	r3, r7, #15
 8040e02:	2101      	movs	r1, #1
 8040e04:	4618      	mov	r0, r3
 8040e06:	f000 f93f 	bl	8041088 <bootloader_uart_write_data>
	}else
	{
		printf("BL_DEBUG_MSG:checksum fail !!\n");
		bootloader_send_nack();
	}
}
 8040e0a:	e004      	b.n	8040e16 <bootloader_handle_getrdp_cmd+0x7a>
		printf("BL_DEBUG_MSG:checksum fail !!\n");
 8040e0c:	4807      	ldr	r0, [pc, #28]	@ (8040e2c <bootloader_handle_getrdp_cmd+0x90>)
 8040e0e:	f003 f811 	bl	8043e34 <puts>
		bootloader_send_nack();
 8040e12:	f000 f8f3 	bl	8040ffc <bootloader_send_nack>
}
 8040e16:	bf00      	nop
 8040e18:	3718      	adds	r7, #24
 8040e1a:	46bd      	mov	sp, r7
 8040e1c:	bd80      	pop	{r7, pc}
 8040e1e:	bf00      	nop
 8040e20:	08044e00 	.word	0x08044e00
 8040e24:	08044ba4 	.word	0x08044ba4
 8040e28:	08044e2c 	.word	0x08044e2c
 8040e2c:	08044be8 	.word	0x08044be8

08040e30 <bootloader_handle_getcid_cmd>:

void bootloader_handle_getcid_cmd(uint8_t *bl_rx_buffer)
{
 8040e30:	b580      	push	{r7, lr}
 8040e32:	b086      	sub	sp, #24
 8040e34:	af00      	add	r7, sp, #0
 8040e36:	6078      	str	r0, [r7, #4]
	uint16_t bl_cid_num = 0;
 8040e38:	2300      	movs	r3, #0
 8040e3a:	81fb      	strh	r3, [r7, #14]
	printf("BL_DEBUG_MSG:bootloader_handle_getcid_cmd\n");
 8040e3c:	481d      	ldr	r0, [pc, #116]	@ (8040eb4 <bootloader_handle_getcid_cmd+0x84>)
 8040e3e:	f002 fff9 	bl	8043e34 <puts>
	uint32_t command_packet_len = bl_rx_buffer[0]+1 ;
 8040e42:	687b      	ldr	r3, [r7, #4]
 8040e44:	781b      	ldrb	r3, [r3, #0]
 8040e46:	3301      	adds	r3, #1
 8040e48:	617b      	str	r3, [r7, #20]
	uint32_t host_crc = *((uint32_t * ) (bl_rx_buffer+command_packet_len - 4) ) ;
 8040e4a:	697b      	ldr	r3, [r7, #20]
 8040e4c:	3b04      	subs	r3, #4
 8040e4e:	687a      	ldr	r2, [r7, #4]
 8040e50:	4413      	add	r3, r2
 8040e52:	681b      	ldr	r3, [r3, #0]
 8040e54:	613b      	str	r3, [r7, #16]

	if (! bootloader_verify_crc(&bl_rx_buffer[0],command_packet_len-4,host_crc))
 8040e56:	697b      	ldr	r3, [r7, #20]
 8040e58:	3b04      	subs	r3, #4
 8040e5a:	693a      	ldr	r2, [r7, #16]
 8040e5c:	4619      	mov	r1, r3
 8040e5e:	6878      	ldr	r0, [r7, #4]
 8040e60:	f000 f8de 	bl	8041020 <bootloader_verify_crc>
 8040e64:	4603      	mov	r3, r0
 8040e66:	2b00      	cmp	r3, #0
 8040e68:	d11a      	bne.n	8040ea0 <bootloader_handle_getcid_cmd+0x70>
	{
		printf("BL_DEBUG_MSG:checksum success !!\n");
 8040e6a:	4813      	ldr	r0, [pc, #76]	@ (8040eb8 <bootloader_handle_getcid_cmd+0x88>)
 8040e6c:	f002 ffe2 	bl	8043e34 <puts>
		bootloader_send_ack(bl_rx_buffer[0],2);
 8040e70:	687b      	ldr	r3, [r7, #4]
 8040e72:	781b      	ldrb	r3, [r3, #0]
 8040e74:	2102      	movs	r1, #2
 8040e76:	4618      	mov	r0, r3
 8040e78:	f000 f8a6 	bl	8040fc8 <bootloader_send_ack>
		bl_cid_num = get_mcu_chip_id();
 8040e7c:	f000 f932 	bl	80410e4 <get_mcu_chip_id>
 8040e80:	4603      	mov	r3, r0
 8040e82:	81fb      	strh	r3, [r7, #14]
		printf("BL_DEBUG_MSG:MCU id : %d %#x !!\n",bl_cid_num, bl_cid_num);
 8040e84:	89fb      	ldrh	r3, [r7, #14]
 8040e86:	4619      	mov	r1, r3
 8040e88:	89fb      	ldrh	r3, [r7, #14]
 8040e8a:	461a      	mov	r2, r3
 8040e8c:	480b      	ldr	r0, [pc, #44]	@ (8040ebc <bootloader_handle_getcid_cmd+0x8c>)
 8040e8e:	f002 ff69 	bl	8043d64 <iprintf>
		bootloader_uart_write_data((uint8_t *)&bl_cid_num,2);
 8040e92:	f107 030e 	add.w	r3, r7, #14
 8040e96:	2102      	movs	r1, #2
 8040e98:	4618      	mov	r0, r3
 8040e9a:	f000 f8f5 	bl	8041088 <bootloader_uart_write_data>
	}else
	{
		printf("BL_DEBUG_MSG:checksum fail !!\n");
		bootloader_send_nack();
	}
}
 8040e9e:	e004      	b.n	8040eaa <bootloader_handle_getcid_cmd+0x7a>
		printf("BL_DEBUG_MSG:checksum fail !!\n");
 8040ea0:	4807      	ldr	r0, [pc, #28]	@ (8040ec0 <bootloader_handle_getcid_cmd+0x90>)
 8040ea2:	f002 ffc7 	bl	8043e34 <puts>
		bootloader_send_nack();
 8040ea6:	f000 f8a9 	bl	8040ffc <bootloader_send_nack>
}
 8040eaa:	bf00      	nop
 8040eac:	3718      	adds	r7, #24
 8040eae:	46bd      	mov	sp, r7
 8040eb0:	bd80      	pop	{r7, pc}
 8040eb2:	bf00      	nop
 8040eb4:	08044e4c 	.word	0x08044e4c
 8040eb8:	08044ba4 	.word	0x08044ba4
 8040ebc:	08044e78 	.word	0x08044e78
 8040ec0:	08044be8 	.word	0x08044be8

08040ec4 <bootloader_handle_gethelp_cmd>:

void bootloader_handle_gethelp_cmd(uint8_t *bl_rx_buffer)
{
 8040ec4:	b580      	push	{r7, lr}
 8040ec6:	b084      	sub	sp, #16
 8040ec8:	af00      	add	r7, sp, #0
 8040eca:	6078      	str	r0, [r7, #4]
	printf("BL_DEBUG_MSG:bootloader_handle_gethelp_cmd\n");
 8040ecc:	4816      	ldr	r0, [pc, #88]	@ (8040f28 <bootloader_handle_gethelp_cmd+0x64>)
 8040ece:	f002 ffb1 	bl	8043e34 <puts>
	uint32_t command_packet_len = bl_rx_buffer[0]+1 ;
 8040ed2:	687b      	ldr	r3, [r7, #4]
 8040ed4:	781b      	ldrb	r3, [r3, #0]
 8040ed6:	3301      	adds	r3, #1
 8040ed8:	60fb      	str	r3, [r7, #12]
	uint32_t host_crc = *((uint32_t * ) (bl_rx_buffer+command_packet_len - 4) ) ;
 8040eda:	68fb      	ldr	r3, [r7, #12]
 8040edc:	3b04      	subs	r3, #4
 8040ede:	687a      	ldr	r2, [r7, #4]
 8040ee0:	4413      	add	r3, r2
 8040ee2:	681b      	ldr	r3, [r3, #0]
 8040ee4:	60bb      	str	r3, [r7, #8]

	if (! bootloader_verify_crc(&bl_rx_buffer[0],command_packet_len-4,host_crc))
 8040ee6:	68fb      	ldr	r3, [r7, #12]
 8040ee8:	3b04      	subs	r3, #4
 8040eea:	68ba      	ldr	r2, [r7, #8]
 8040eec:	4619      	mov	r1, r3
 8040eee:	6878      	ldr	r0, [r7, #4]
 8040ef0:	f000 f896 	bl	8041020 <bootloader_verify_crc>
 8040ef4:	4603      	mov	r3, r0
 8040ef6:	2b00      	cmp	r3, #0
 8040ef8:	d10d      	bne.n	8040f16 <bootloader_handle_gethelp_cmd+0x52>
	{
		printf("BL_DEBUG_MSG:checksum success !!\n");
 8040efa:	480c      	ldr	r0, [pc, #48]	@ (8040f2c <bootloader_handle_gethelp_cmd+0x68>)
 8040efc:	f002 ff9a 	bl	8043e34 <puts>
		bootloader_send_ack(bl_rx_buffer[0],sizeof(supported_commands));
 8040f00:	687b      	ldr	r3, [r7, #4]
 8040f02:	781b      	ldrb	r3, [r3, #0]
 8040f04:	2108      	movs	r1, #8
 8040f06:	4618      	mov	r0, r3
 8040f08:	f000 f85e 	bl	8040fc8 <bootloader_send_ack>
		bootloader_uart_write_data(supported_commands,sizeof(supported_commands) );
 8040f0c:	2108      	movs	r1, #8
 8040f0e:	4808      	ldr	r0, [pc, #32]	@ (8040f30 <bootloader_handle_gethelp_cmd+0x6c>)
 8040f10:	f000 f8ba 	bl	8041088 <bootloader_uart_write_data>
	}else
	{
		printf("BL_DEBUG_MSG:checksum fail !!\n");
		bootloader_send_nack();
	}
}
 8040f14:	e004      	b.n	8040f20 <bootloader_handle_gethelp_cmd+0x5c>
		printf("BL_DEBUG_MSG:checksum fail !!\n");
 8040f16:	4807      	ldr	r0, [pc, #28]	@ (8040f34 <bootloader_handle_gethelp_cmd+0x70>)
 8040f18:	f002 ff8c 	bl	8043e34 <puts>
		bootloader_send_nack();
 8040f1c:	f000 f86e 	bl	8040ffc <bootloader_send_nack>
}
 8040f20:	bf00      	nop
 8040f22:	3710      	adds	r7, #16
 8040f24:	46bd      	mov	sp, r7
 8040f26:	bd80      	pop	{r7, pc}
 8040f28:	08044e9c 	.word	0x08044e9c
 8040f2c:	08044ba4 	.word	0x08044ba4
 8040f30:	20000000 	.word	0x20000000
 8040f34:	08044be8 	.word	0x08044be8

08040f38 <bootloader_handle_getver_cmd>:

void bootloader_handle_getver_cmd(uint8_t *bl_rx_buffer)
{
 8040f38:	b580      	push	{r7, lr}
 8040f3a:	b086      	sub	sp, #24
 8040f3c:	af00      	add	r7, sp, #0
 8040f3e:	6078      	str	r0, [r7, #4]
	uint8_t bl_version;
	printf("bootloader handle get version command\n");
 8040f40:	481d      	ldr	r0, [pc, #116]	@ (8040fb8 <bootloader_handle_getver_cmd+0x80>)
 8040f42:	f002 ff77 	bl	8043e34 <puts>
	uint32_t command_packet_len = bl_rx_buffer[0] + 1;
 8040f46:	687b      	ldr	r3, [r7, #4]
 8040f48:	781b      	ldrb	r3, [r3, #0]
 8040f4a:	3301      	adds	r3, #1
 8040f4c:	617b      	str	r3, [r7, #20]
	uint32_t host_crc = *((uint32_t *) (bl_rx_buffer + command_packet_len - 4));
 8040f4e:	697b      	ldr	r3, [r7, #20]
 8040f50:	3b04      	subs	r3, #4
 8040f52:	687a      	ldr	r2, [r7, #4]
 8040f54:	4413      	add	r3, r2
 8040f56:	681b      	ldr	r3, [r3, #0]
 8040f58:	613b      	str	r3, [r7, #16]
	if (! bootloader_verify_crc(&bl_rx_buffer[0], command_packet_len-4, host_crc))
 8040f5a:	697b      	ldr	r3, [r7, #20]
 8040f5c:	3b04      	subs	r3, #4
 8040f5e:	693a      	ldr	r2, [r7, #16]
 8040f60:	4619      	mov	r1, r3
 8040f62:	6878      	ldr	r0, [r7, #4]
 8040f64:	f000 f85c 	bl	8041020 <bootloader_verify_crc>
 8040f68:	4603      	mov	r3, r0
 8040f6a:	2b00      	cmp	r3, #0
 8040f6c:	d11a      	bne.n	8040fa4 <bootloader_handle_getver_cmd+0x6c>
	{
		printf("checksum success !!\n");
 8040f6e:	4813      	ldr	r0, [pc, #76]	@ (8040fbc <bootloader_handle_getver_cmd+0x84>)
 8040f70:	f002 ff60 	bl	8043e34 <puts>
		bootloader_send_ack(bl_rx_buffer[0], 1);
 8040f74:	687b      	ldr	r3, [r7, #4]
 8040f76:	781b      	ldrb	r3, [r3, #0]
 8040f78:	2101      	movs	r1, #1
 8040f7a:	4618      	mov	r0, r3
 8040f7c:	f000 f824 	bl	8040fc8 <bootloader_send_ack>
		bl_version = get_bootloader_version();
 8040f80:	f000 f896 	bl	80410b0 <get_bootloader_version>
 8040f84:	4603      	mov	r3, r0
 8040f86:	73fb      	strb	r3, [r7, #15]
		printf("BL VERSION: %d %#x\n", bl_version, bl_version);
 8040f88:	7bfb      	ldrb	r3, [r7, #15]
 8040f8a:	4619      	mov	r1, r3
 8040f8c:	7bfb      	ldrb	r3, [r7, #15]
 8040f8e:	461a      	mov	r2, r3
 8040f90:	480b      	ldr	r0, [pc, #44]	@ (8040fc0 <bootloader_handle_getver_cmd+0x88>)
 8040f92:	f002 fee7 	bl	8043d64 <iprintf>
		bootloader_uart_write_data(&bl_version, 1);
 8040f96:	f107 030f 	add.w	r3, r7, #15
 8040f9a:	2101      	movs	r1, #1
 8040f9c:	4618      	mov	r0, r3
 8040f9e:	f000 f873 	bl	8041088 <bootloader_uart_write_data>
	else
	{
		printf("checksum failed !!\n");
		bootloader_send_nack();
	}
}
 8040fa2:	e004      	b.n	8040fae <bootloader_handle_getver_cmd+0x76>
		printf("checksum failed !!\n");
 8040fa4:	4807      	ldr	r0, [pc, #28]	@ (8040fc4 <bootloader_handle_getver_cmd+0x8c>)
 8040fa6:	f002 ff45 	bl	8043e34 <puts>
		bootloader_send_nack();
 8040faa:	f000 f827 	bl	8040ffc <bootloader_send_nack>
}
 8040fae:	bf00      	nop
 8040fb0:	3718      	adds	r7, #24
 8040fb2:	46bd      	mov	sp, r7
 8040fb4:	bd80      	pop	{r7, pc}
 8040fb6:	bf00      	nop
 8040fb8:	08044ec8 	.word	0x08044ec8
 8040fbc:	08044ef0 	.word	0x08044ef0
 8040fc0:	08044f04 	.word	0x08044f04
 8040fc4:	08044f18 	.word	0x08044f18

08040fc8 <bootloader_send_ack>:

void bootloader_send_ack(uint8_t command_code, uint8_t follow_len)
{
 8040fc8:	b580      	push	{r7, lr}
 8040fca:	b084      	sub	sp, #16
 8040fcc:	af00      	add	r7, sp, #0
 8040fce:	4603      	mov	r3, r0
 8040fd0:	460a      	mov	r2, r1
 8040fd2:	71fb      	strb	r3, [r7, #7]
 8040fd4:	4613      	mov	r3, r2
 8040fd6:	71bb      	strb	r3, [r7, #6]
	uint8_t ack_buf[2];
	ack_buf[0] = BL_ACK;
 8040fd8:	23a5      	movs	r3, #165	@ 0xa5
 8040fda:	733b      	strb	r3, [r7, #12]
	ack_buf[1] = follow_len;
 8040fdc:	79bb      	ldrb	r3, [r7, #6]
 8040fde:	737b      	strb	r3, [r7, #13]
	HAL_UART_Transmit(&huart3, ack_buf, 2, HAL_MAX_DELAY);
 8040fe0:	f107 010c 	add.w	r1, r7, #12
 8040fe4:	f04f 33ff 	mov.w	r3, #4294967295
 8040fe8:	2202      	movs	r2, #2
 8040fea:	4803      	ldr	r0, [pc, #12]	@ (8040ff8 <bootloader_send_ack+0x30>)
 8040fec:	f002 f9a6 	bl	804333c <HAL_UART_Transmit>
}
 8040ff0:	bf00      	nop
 8040ff2:	3710      	adds	r7, #16
 8040ff4:	46bd      	mov	sp, r7
 8040ff6:	bd80      	pop	{r7, pc}
 8040ff8:	200000dc 	.word	0x200000dc

08040ffc <bootloader_send_nack>:

void bootloader_send_nack(void)
{
 8040ffc:	b580      	push	{r7, lr}
 8040ffe:	b082      	sub	sp, #8
 8041000:	af00      	add	r7, sp, #0
	uint8_t nack = BL_NACK;
 8041002:	237f      	movs	r3, #127	@ 0x7f
 8041004:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(&huart3, &nack, 1, HAL_MAX_DELAY);
 8041006:	1df9      	adds	r1, r7, #7
 8041008:	f04f 33ff 	mov.w	r3, #4294967295
 804100c:	2201      	movs	r2, #1
 804100e:	4803      	ldr	r0, [pc, #12]	@ (804101c <bootloader_send_nack+0x20>)
 8041010:	f002 f994 	bl	804333c <HAL_UART_Transmit>
}
 8041014:	bf00      	nop
 8041016:	3708      	adds	r7, #8
 8041018:	46bd      	mov	sp, r7
 804101a:	bd80      	pop	{r7, pc}
 804101c:	200000dc 	.word	0x200000dc

08041020 <bootloader_verify_crc>:

uint8_t bootloader_verify_crc(uint8_t *pData, uint32_t len, uint32_t crc_host)
{
 8041020:	b580      	push	{r7, lr}
 8041022:	b088      	sub	sp, #32
 8041024:	af00      	add	r7, sp, #0
 8041026:	60f8      	str	r0, [r7, #12]
 8041028:	60b9      	str	r1, [r7, #8]
 804102a:	607a      	str	r2, [r7, #4]
	uint32_t uwCRCValue = 0xff;
 804102c:	23ff      	movs	r3, #255	@ 0xff
 804102e:	61fb      	str	r3, [r7, #28]
	__HAL_CRC_DR_RESET(&hcrc);
 8041030:	4b14      	ldr	r3, [pc, #80]	@ (8041084 <bootloader_verify_crc+0x64>)
 8041032:	681b      	ldr	r3, [r3, #0]
 8041034:	689a      	ldr	r2, [r3, #8]
 8041036:	4b13      	ldr	r3, [pc, #76]	@ (8041084 <bootloader_verify_crc+0x64>)
 8041038:	681b      	ldr	r3, [r3, #0]
 804103a:	f042 0201 	orr.w	r2, r2, #1
 804103e:	609a      	str	r2, [r3, #8]
	for (uint32_t i = 0; i < len; i++)
 8041040:	2300      	movs	r3, #0
 8041042:	61bb      	str	r3, [r7, #24]
 8041044:	e00f      	b.n	8041066 <bootloader_verify_crc+0x46>
	{
		uint32_t i_data = pData[i];
 8041046:	68fa      	ldr	r2, [r7, #12]
 8041048:	69bb      	ldr	r3, [r7, #24]
 804104a:	4413      	add	r3, r2
 804104c:	781b      	ldrb	r3, [r3, #0]
 804104e:	617b      	str	r3, [r7, #20]
		uwCRCValue = HAL_CRC_Accumulate(&hcrc, &i_data, 1);
 8041050:	f107 0314 	add.w	r3, r7, #20
 8041054:	2201      	movs	r2, #1
 8041056:	4619      	mov	r1, r3
 8041058:	480a      	ldr	r0, [pc, #40]	@ (8041084 <bootloader_verify_crc+0x64>)
 804105a:	f000 fd6c 	bl	8041b36 <HAL_CRC_Accumulate>
 804105e:	61f8      	str	r0, [r7, #28]
	for (uint32_t i = 0; i < len; i++)
 8041060:	69bb      	ldr	r3, [r7, #24]
 8041062:	3301      	adds	r3, #1
 8041064:	61bb      	str	r3, [r7, #24]
 8041066:	69ba      	ldr	r2, [r7, #24]
 8041068:	68bb      	ldr	r3, [r7, #8]
 804106a:	429a      	cmp	r2, r3
 804106c:	d3eb      	bcc.n	8041046 <bootloader_verify_crc+0x26>
	}
	if(uwCRCValue == crc_host)
 804106e:	69fa      	ldr	r2, [r7, #28]
 8041070:	687b      	ldr	r3, [r7, #4]
 8041072:	429a      	cmp	r2, r3
 8041074:	d101      	bne.n	804107a <bootloader_verify_crc+0x5a>
	{
		return VERIFY_CRC_SUCCESS;
 8041076:	2300      	movs	r3, #0
 8041078:	e000      	b.n	804107c <bootloader_verify_crc+0x5c>
	}
	return VERIFY_CRC_FAIL;
 804107a:	2301      	movs	r3, #1
}
 804107c:	4618      	mov	r0, r3
 804107e:	3720      	adds	r7, #32
 8041080:	46bd      	mov	sp, r7
 8041082:	bd80      	pop	{r7, pc}
 8041084:	2000008c 	.word	0x2000008c

08041088 <bootloader_uart_write_data>:

void bootloader_uart_write_data(uint8_t *pBuffer, uint32_t len)
{
 8041088:	b580      	push	{r7, lr}
 804108a:	b082      	sub	sp, #8
 804108c:	af00      	add	r7, sp, #0
 804108e:	6078      	str	r0, [r7, #4]
 8041090:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(&huart3, pBuffer, len, HAL_MAX_DELAY);
 8041092:	683b      	ldr	r3, [r7, #0]
 8041094:	b29a      	uxth	r2, r3
 8041096:	f04f 33ff 	mov.w	r3, #4294967295
 804109a:	6879      	ldr	r1, [r7, #4]
 804109c:	4803      	ldr	r0, [pc, #12]	@ (80410ac <bootloader_uart_write_data+0x24>)
 804109e:	f002 f94d 	bl	804333c <HAL_UART_Transmit>
}
 80410a2:	bf00      	nop
 80410a4:	3708      	adds	r7, #8
 80410a6:	46bd      	mov	sp, r7
 80410a8:	bd80      	pop	{r7, pc}
 80410aa:	bf00      	nop
 80410ac:	200000dc 	.word	0x200000dc

080410b0 <get_bootloader_version>:

uint8_t get_bootloader_version(void)
{
 80410b0:	b480      	push	{r7}
 80410b2:	af00      	add	r7, sp, #0
	return (uint8_t)BL_VERSION;
 80410b4:	2310      	movs	r3, #16
}
 80410b6:	4618      	mov	r0, r3
 80410b8:	46bd      	mov	sp, r7
 80410ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80410be:	4770      	bx	lr

080410c0 <__io_putchar>:

#define PRINTF   int __io_putchar(int ch)
PRINTF
{
 80410c0:	b580      	push	{r7, lr}
 80410c2:	b082      	sub	sp, #8
 80410c4:	af00      	add	r7, sp, #0
 80410c6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 80410c8:	1d39      	adds	r1, r7, #4
 80410ca:	f04f 33ff 	mov.w	r3, #4294967295
 80410ce:	2201      	movs	r2, #1
 80410d0:	4803      	ldr	r0, [pc, #12]	@ (80410e0 <__io_putchar+0x20>)
 80410d2:	f002 f933 	bl	804333c <HAL_UART_Transmit>
	return ch;
 80410d6:	687b      	ldr	r3, [r7, #4]
}
 80410d8:	4618      	mov	r0, r3
 80410da:	3708      	adds	r7, #8
 80410dc:	46bd      	mov	sp, r7
 80410de:	bd80      	pop	{r7, pc}
 80410e0:	20000094 	.word	0x20000094

080410e4 <get_mcu_chip_id>:

uint16_t get_mcu_chip_id(void)
{
 80410e4:	b480      	push	{r7}
 80410e6:	b083      	sub	sp, #12
 80410e8:	af00      	add	r7, sp, #0
	and the die revision. It is part of the DBG_MCU component and is mapped on the
	external PPB bus (see Section 33.16 on page 1304). This code is accessible using the
	JTAG debug pCat.2ort (4 to 5 pins) or the SW debug port (two pins) or by the user software.
	It is even accessible while the MCU is under system reset. */
	uint16_t cid;
	cid = (uint16_t)(DBGMCU->IDCODE) & 0x0FFF;
 80410ea:	4b06      	ldr	r3, [pc, #24]	@ (8041104 <get_mcu_chip_id+0x20>)
 80410ec:	681b      	ldr	r3, [r3, #0]
 80410ee:	b29b      	uxth	r3, r3
 80410f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80410f4:	80fb      	strh	r3, [r7, #6]
	return  cid;
 80410f6:	88fb      	ldrh	r3, [r7, #6]

}
 80410f8:	4618      	mov	r0, r3
 80410fa:	370c      	adds	r7, #12
 80410fc:	46bd      	mov	sp, r7
 80410fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041102:	4770      	bx	lr
 8041104:	e0042000 	.word	0xe0042000

08041108 <get_flash_rdp_level>:

/*This function reads the RDP ( Read protection option byte) value
 *For more info refer "Table 9. Description of the option bytes" in stm32f446xx RM
 */
uint8_t get_flash_rdp_level(void)
{
 8041108:	b480      	push	{r7}
 804110a:	b083      	sub	sp, #12
 804110c:	af00      	add	r7, sp, #0

	uint8_t rdp_status=0;
 804110e:	2300      	movs	r3, #0
 8041110:	71fb      	strb	r3, [r7, #7]
	FLASH_OBProgramInitTypeDef  ob_handle;
	HAL_FLASHEx_OBGetConfig(&ob_handle);
	rdp_status = (uint8_t)ob_handle.RDPLevel;
#else

	 volatile uint32_t *pOB_addr = (uint32_t*) 0x1FFFC000;
 8041112:	4b06      	ldr	r3, [pc, #24]	@ (804112c <get_flash_rdp_level+0x24>)
 8041114:	603b      	str	r3, [r7, #0]
	 rdp_status =  (uint8_t)(*pOB_addr >> 8) ;
 8041116:	683b      	ldr	r3, [r7, #0]
 8041118:	681b      	ldr	r3, [r3, #0]
 804111a:	0a1b      	lsrs	r3, r3, #8
 804111c:	71fb      	strb	r3, [r7, #7]
#endif

	return rdp_status;
 804111e:	79fb      	ldrb	r3, [r7, #7]

}
 8041120:	4618      	mov	r0, r3
 8041122:	370c      	adds	r7, #12
 8041124:	46bd      	mov	sp, r7
 8041126:	f85d 7b04 	ldr.w	r7, [sp], #4
 804112a:	4770      	bx	lr
 804112c:	1fffc000 	.word	0x1fffc000

08041130 <verify_address>:

//verify the address sent by the host .
uint8_t verify_address(uint32_t go_address)
{
 8041130:	b480      	push	{r7}
 8041132:	b083      	sub	sp, #12
 8041134:	af00      	add	r7, sp, #0
 8041136:	6078      	str	r0, [r7, #4]
	//can we jump to backup sram memory ? yes
	//can we jump to peripheral memory ? its possible , but dont allow. so no
	//can we jump to external memory ? yes.

//incomplete -poorly written .. optimize it
	if ( go_address >= SRAM1_BASE && go_address <= SRAM1_END)
 8041138:	687b      	ldr	r3, [r7, #4]
 804113a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 804113e:	d305      	bcc.n	804114c <verify_address+0x1c>
 8041140:	687b      	ldr	r3, [r7, #4]
 8041142:	4a15      	ldr	r2, [pc, #84]	@ (8041198 <verify_address+0x68>)
 8041144:	4293      	cmp	r3, r2
 8041146:	d801      	bhi.n	804114c <verify_address+0x1c>
	{
		return ADDR_VALID;
 8041148:	2300      	movs	r3, #0
 804114a:	e01e      	b.n	804118a <verify_address+0x5a>
	}
	else if ( go_address >= SRAM2_BASE && go_address <= SRAM2_END)
 804114c:	687b      	ldr	r3, [r7, #4]
 804114e:	4a12      	ldr	r2, [pc, #72]	@ (8041198 <verify_address+0x68>)
 8041150:	4293      	cmp	r3, r2
 8041152:	d305      	bcc.n	8041160 <verify_address+0x30>
 8041154:	687b      	ldr	r3, [r7, #4]
 8041156:	4a11      	ldr	r2, [pc, #68]	@ (804119c <verify_address+0x6c>)
 8041158:	4293      	cmp	r3, r2
 804115a:	d801      	bhi.n	8041160 <verify_address+0x30>
	{
		return ADDR_VALID;
 804115c:	2300      	movs	r3, #0
 804115e:	e014      	b.n	804118a <verify_address+0x5a>
	}
	else if ( go_address >= FLASH_BASE && go_address <= FLASH_END)
 8041160:	687b      	ldr	r3, [r7, #4]
 8041162:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8041166:	d305      	bcc.n	8041174 <verify_address+0x44>
 8041168:	687b      	ldr	r3, [r7, #4]
 804116a:	4a0d      	ldr	r2, [pc, #52]	@ (80411a0 <verify_address+0x70>)
 804116c:	4293      	cmp	r3, r2
 804116e:	d801      	bhi.n	8041174 <verify_address+0x44>
	{
		return ADDR_VALID;
 8041170:	2300      	movs	r3, #0
 8041172:	e00a      	b.n	804118a <verify_address+0x5a>
	}
	else if ( go_address >= BKPSRAM_BASE && go_address <= BKPSRAM_END)
 8041174:	687b      	ldr	r3, [r7, #4]
 8041176:	4a0b      	ldr	r2, [pc, #44]	@ (80411a4 <verify_address+0x74>)
 8041178:	4293      	cmp	r3, r2
 804117a:	d305      	bcc.n	8041188 <verify_address+0x58>
 804117c:	687b      	ldr	r3, [r7, #4]
 804117e:	4a0a      	ldr	r2, [pc, #40]	@ (80411a8 <verify_address+0x78>)
 8041180:	4293      	cmp	r3, r2
 8041182:	d801      	bhi.n	8041188 <verify_address+0x58>
	{
		return ADDR_VALID;
 8041184:	2300      	movs	r3, #0
 8041186:	e000      	b.n	804118a <verify_address+0x5a>
	}
	else
		return ADDR_INVALID;
 8041188:	2301      	movs	r3, #1
}
 804118a:	4618      	mov	r0, r3
 804118c:	370c      	adds	r7, #12
 804118e:	46bd      	mov	sp, r7
 8041190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041194:	4770      	bx	lr
 8041196:	bf00      	nop
 8041198:	2001c000 	.word	0x2001c000
 804119c:	20020000 	.word	0x20020000
 80411a0:	0807ffff 	.word	0x0807ffff
 80411a4:	40024000 	.word	0x40024000
 80411a8:	40025000 	.word	0x40025000

080411ac <execute_flash_erase>:

 uint8_t execute_flash_erase(uint8_t sector_number , uint8_t number_of_sector)
{
 80411ac:	b580      	push	{r7, lr}
 80411ae:	b08a      	sub	sp, #40	@ 0x28
 80411b0:	af00      	add	r7, sp, #0
 80411b2:	4603      	mov	r3, r0
 80411b4:	460a      	mov	r2, r1
 80411b6:	71fb      	strb	r3, [r7, #7]
 80411b8:	4613      	mov	r3, r2
 80411ba:	71bb      	strb	r3, [r7, #6]
	FLASH_EraseInitTypeDef flashErase_handle;
	uint32_t sectorError;
	HAL_StatusTypeDef status;


	if( number_of_sector > 8 )
 80411bc:	79bb      	ldrb	r3, [r7, #6]
 80411be:	2b08      	cmp	r3, #8
 80411c0:	d901      	bls.n	80411c6 <execute_flash_erase+0x1a>
		return INVALID_SECTOR;
 80411c2:	2304      	movs	r3, #4
 80411c4:	e035      	b.n	8041232 <execute_flash_erase+0x86>

	if( (sector_number == 0xff ) || (sector_number <= 7) )
 80411c6:	79fb      	ldrb	r3, [r7, #7]
 80411c8:	2bff      	cmp	r3, #255	@ 0xff
 80411ca:	d002      	beq.n	80411d2 <execute_flash_erase+0x26>
 80411cc:	79fb      	ldrb	r3, [r7, #7]
 80411ce:	2b07      	cmp	r3, #7
 80411d0:	d82e      	bhi.n	8041230 <execute_flash_erase+0x84>
	{
		if(sector_number == (uint8_t) 0xff)
 80411d2:	79fb      	ldrb	r3, [r7, #7]
 80411d4:	2bff      	cmp	r3, #255	@ 0xff
 80411d6:	d102      	bne.n	80411de <execute_flash_erase+0x32>
		{
			flashErase_handle.TypeErase = FLASH_TYPEERASE_MASSERASE;
 80411d8:	2301      	movs	r3, #1
 80411da:	613b      	str	r3, [r7, #16]
 80411dc:	e012      	b.n	8041204 <execute_flash_erase+0x58>
		}else
		{
		    /*Here we are just calculating how many sectors needs to erased */
			uint8_t remanining_sector = 8 - sector_number;
 80411de:	79fb      	ldrb	r3, [r7, #7]
 80411e0:	f1c3 0308 	rsb	r3, r3, #8
 80411e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            if( number_of_sector > remanining_sector)
 80411e8:	79ba      	ldrb	r2, [r7, #6]
 80411ea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80411ee:	429a      	cmp	r2, r3
 80411f0:	d902      	bls.n	80411f8 <execute_flash_erase+0x4c>
            {
            	number_of_sector = remanining_sector;
 80411f2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80411f6:	71bb      	strb	r3, [r7, #6]
            }
			flashErase_handle.TypeErase = FLASH_TYPEERASE_SECTORS;
 80411f8:	2300      	movs	r3, #0
 80411fa:	613b      	str	r3, [r7, #16]
			flashErase_handle.Sector = sector_number; // this is the initial sector
 80411fc:	79fb      	ldrb	r3, [r7, #7]
 80411fe:	61bb      	str	r3, [r7, #24]
			flashErase_handle.NbSectors = number_of_sector;
 8041200:	79bb      	ldrb	r3, [r7, #6]
 8041202:	61fb      	str	r3, [r7, #28]
		}
		flashErase_handle.Banks = FLASH_BANK_1;
 8041204:	2301      	movs	r3, #1
 8041206:	617b      	str	r3, [r7, #20]

		/*Get access to touch the flash registers */
		HAL_FLASH_Unlock();
 8041208:	f000 fd12 	bl	8041c30 <HAL_FLASH_Unlock>
		flashErase_handle.VoltageRange = FLASH_VOLTAGE_RANGE_3;  // our mcu will work on this voltage range
 804120c:	2302      	movs	r3, #2
 804120e:	623b      	str	r3, [r7, #32]
		status = (uint8_t) HAL_FLASHEx_Erase(&flashErase_handle, &sectorError);
 8041210:	f107 020c 	add.w	r2, r7, #12
 8041214:	f107 0310 	add.w	r3, r7, #16
 8041218:	4611      	mov	r1, r2
 804121a:	4618      	mov	r0, r3
 804121c:	f000 fea6 	bl	8041f6c <HAL_FLASHEx_Erase>
 8041220:	4603      	mov	r3, r0
 8041222:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		HAL_FLASH_Lock();
 8041226:	f000 fd25 	bl	8041c74 <HAL_FLASH_Lock>

		return status;
 804122a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 804122e:	e000      	b.n	8041232 <execute_flash_erase+0x86>
	}


	return INVALID_SECTOR;
 8041230:	2304      	movs	r3, #4
}
 8041232:	4618      	mov	r0, r3
 8041234:	3728      	adds	r7, #40	@ 0x28
 8041236:	46bd      	mov	sp, r7
 8041238:	bd80      	pop	{r7, pc}

0804123a <execute_mem_write>:

/*This function writes the contents of pBuffer to  "mem_address" byte by byte */
//Note1 : Currently this function supports writing to Flash only .
//Note2 : This functions does not check whether "mem_address" is a valid address of the flash range.
uint8_t execute_mem_write(uint8_t *pBuffer, uint32_t mem_address, uint32_t len)
{
 804123a:	b5b0      	push	{r4, r5, r7, lr}
 804123c:	b086      	sub	sp, #24
 804123e:	af00      	add	r7, sp, #0
 8041240:	60f8      	str	r0, [r7, #12]
 8041242:	60b9      	str	r1, [r7, #8]
 8041244:	607a      	str	r2, [r7, #4]
    uint8_t status=HAL_OK;
 8041246:	2300      	movs	r3, #0
 8041248:	75fb      	strb	r3, [r7, #23]

    //We have to unlock flash module to get control of registers
    HAL_FLASH_Unlock();
 804124a:	f000 fcf1 	bl	8041c30 <HAL_FLASH_Unlock>

    for(uint32_t i = 0 ; i <len ; i++)
 804124e:	2300      	movs	r3, #0
 8041250:	613b      	str	r3, [r7, #16]
 8041252:	e014      	b.n	804127e <execute_mem_write+0x44>
    {
        //Here we program the flash byte by byte
        status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE,mem_address+i,pBuffer[i] );
 8041254:	68ba      	ldr	r2, [r7, #8]
 8041256:	693b      	ldr	r3, [r7, #16]
 8041258:	18d1      	adds	r1, r2, r3
 804125a:	68fa      	ldr	r2, [r7, #12]
 804125c:	693b      	ldr	r3, [r7, #16]
 804125e:	4413      	add	r3, r2
 8041260:	781b      	ldrb	r3, [r3, #0]
 8041262:	b2db      	uxtb	r3, r3
 8041264:	2200      	movs	r2, #0
 8041266:	461c      	mov	r4, r3
 8041268:	4615      	mov	r5, r2
 804126a:	4622      	mov	r2, r4
 804126c:	462b      	mov	r3, r5
 804126e:	2000      	movs	r0, #0
 8041270:	f000 fc8c 	bl	8041b8c <HAL_FLASH_Program>
 8041274:	4603      	mov	r3, r0
 8041276:	75fb      	strb	r3, [r7, #23]
    for(uint32_t i = 0 ; i <len ; i++)
 8041278:	693b      	ldr	r3, [r7, #16]
 804127a:	3301      	adds	r3, #1
 804127c:	613b      	str	r3, [r7, #16]
 804127e:	693a      	ldr	r2, [r7, #16]
 8041280:	687b      	ldr	r3, [r7, #4]
 8041282:	429a      	cmp	r2, r3
 8041284:	d3e6      	bcc.n	8041254 <execute_mem_write+0x1a>
    }

    HAL_FLASH_Lock();
 8041286:	f000 fcf5 	bl	8041c74 <HAL_FLASH_Lock>

    return status;
 804128a:	7dfb      	ldrb	r3, [r7, #23]
}
 804128c:	4618      	mov	r0, r3
 804128e:	3718      	adds	r7, #24
 8041290:	46bd      	mov	sp, r7
 8041292:	bdb0      	pop	{r4, r5, r7, pc}

08041294 <configure_flash_sector_rw_protection>:
2. Write the desired option value in the FLASH_OPTCR register.
3. Set the option start bit (OPTSTRT) in the FLASH_OPTCR register
4. Wait for the BSY bit to be cleared.
*/
uint8_t configure_flash_sector_rw_protection(uint8_t sector_details, uint8_t protection_mode, uint8_t disable)
{
 8041294:	b580      	push	{r7, lr}
 8041296:	b084      	sub	sp, #16
 8041298:	af00      	add	r7, sp, #0
 804129a:	4603      	mov	r3, r0
 804129c:	71fb      	strb	r3, [r7, #7]
 804129e:	460b      	mov	r3, r1
 80412a0:	71bb      	strb	r3, [r7, #6]
 80412a2:	4613      	mov	r3, r2
 80412a4:	717b      	strb	r3, [r7, #5]
    //protection_mode =1 , means write protect of the user flash sectors
    //protection_mode =2, means read/write protect of the user flash sectors
    //According to RM of stm32f446xx TABLE 9, We have to modify the address 0x1FFF C008 bit 15(SPRMOD)

	 //Flash option control register (OPTCR)
    volatile uint32_t *pOPTCR = (uint32_t*) 0x40023C14;
 80412a6:	4b44      	ldr	r3, [pc, #272]	@ (80413b8 <configure_flash_sector_rw_protection+0x124>)
 80412a8:	60fb      	str	r3, [r7, #12]

	  if(disable)
 80412aa:	797b      	ldrb	r3, [r7, #5]
 80412ac:	2b00      	cmp	r3, #0
 80412ae:	d025      	beq.n	80412fc <configure_flash_sector_rw_protection+0x68>
		{

			//disable all r/w protection on sectors

			//Option byte configuration unlock
			HAL_FLASH_OB_Unlock();
 80412b0:	f000 fcf0 	bl	8041c94 <HAL_FLASH_OB_Unlock>

			//wait till no active operation on flash
			while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET);
 80412b4:	bf00      	nop
 80412b6:	4b41      	ldr	r3, [pc, #260]	@ (80413bc <configure_flash_sector_rw_protection+0x128>)
 80412b8:	68db      	ldr	r3, [r3, #12]
 80412ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80412be:	2b00      	cmp	r3, #0
 80412c0:	d1f9      	bne.n	80412b6 <configure_flash_sector_rw_protection+0x22>

			//clear the 31st bit (default state)
			//please refer : Flash option control register (FLASH_OPTCR) in RM
			*pOPTCR &= ~(1 << 31);
 80412c2:	68fb      	ldr	r3, [r7, #12]
 80412c4:	681b      	ldr	r3, [r3, #0]
 80412c6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80412ca:	68fb      	ldr	r3, [r7, #12]
 80412cc:	601a      	str	r2, [r3, #0]

			//clear the protection : make all bits belonging to sectors as 1
			*pOPTCR |= (0xFF << 16);
 80412ce:	68fb      	ldr	r3, [r7, #12]
 80412d0:	681b      	ldr	r3, [r3, #0]
 80412d2:	f443 027f 	orr.w	r2, r3, #16711680	@ 0xff0000
 80412d6:	68fb      	ldr	r3, [r7, #12]
 80412d8:	601a      	str	r2, [r3, #0]

			//Set the option start bit (OPTSTRT) in the FLASH_OPTCR register
			*pOPTCR |= ( 1 << 1);
 80412da:	68fb      	ldr	r3, [r7, #12]
 80412dc:	681b      	ldr	r3, [r3, #0]
 80412de:	f043 0202 	orr.w	r2, r3, #2
 80412e2:	68fb      	ldr	r3, [r7, #12]
 80412e4:	601a      	str	r2, [r3, #0]

			//wait till no active operation on flash
			while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET);
 80412e6:	bf00      	nop
 80412e8:	4b34      	ldr	r3, [pc, #208]	@ (80413bc <configure_flash_sector_rw_protection+0x128>)
 80412ea:	68db      	ldr	r3, [r3, #12]
 80412ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80412f0:	2b00      	cmp	r3, #0
 80412f2:	d1f9      	bne.n	80412e8 <configure_flash_sector_rw_protection+0x54>

			HAL_FLASH_OB_Lock();
 80412f4:	f000 fcea 	bl	8041ccc <HAL_FLASH_OB_Lock>

			return 0;
 80412f8:	2300      	movs	r3, #0
 80412fa:	e058      	b.n	80413ae <configure_flash_sector_rw_protection+0x11a>

		}

	   if(protection_mode == (uint8_t) 1)
 80412fc:	79bb      	ldrb	r3, [r7, #6]
 80412fe:	2b01      	cmp	r3, #1
 8041300:	d126      	bne.n	8041350 <configure_flash_sector_rw_protection+0xbc>
    {
           //we are putting write protection on the sectors encoded in sector_details argument

			//Option byte configuration unlock
			HAL_FLASH_OB_Unlock();
 8041302:	f000 fcc7 	bl	8041c94 <HAL_FLASH_OB_Unlock>

			//wait till no active operation on flash
			while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET);
 8041306:	bf00      	nop
 8041308:	4b2c      	ldr	r3, [pc, #176]	@ (80413bc <configure_flash_sector_rw_protection+0x128>)
 804130a:	68db      	ldr	r3, [r3, #12]
 804130c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8041310:	2b00      	cmp	r3, #0
 8041312:	d1f9      	bne.n	8041308 <configure_flash_sector_rw_protection+0x74>

			//here we are setting just write protection for the sectors
			//clear the 31st bit
			//please refer : Flash option control register (FLASH_OPTCR) in RM
			*pOPTCR &= ~(1 << 31);
 8041314:	68fb      	ldr	r3, [r7, #12]
 8041316:	681b      	ldr	r3, [r3, #0]
 8041318:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 804131c:	68fb      	ldr	r3, [r7, #12]
 804131e:	601a      	str	r2, [r3, #0]

			//put write protection on sectors
			*pOPTCR &= ~ (sector_details << 16);
 8041320:	68fb      	ldr	r3, [r7, #12]
 8041322:	681b      	ldr	r3, [r3, #0]
 8041324:	79fa      	ldrb	r2, [r7, #7]
 8041326:	0412      	lsls	r2, r2, #16
 8041328:	43d2      	mvns	r2, r2
 804132a:	401a      	ands	r2, r3
 804132c:	68fb      	ldr	r3, [r7, #12]
 804132e:	601a      	str	r2, [r3, #0]

			//Set the option start bit (OPTSTRT) in the FLASH_OPTCR register
			*pOPTCR |= ( 1 << 1);
 8041330:	68fb      	ldr	r3, [r7, #12]
 8041332:	681b      	ldr	r3, [r3, #0]
 8041334:	f043 0202 	orr.w	r2, r3, #2
 8041338:	68fb      	ldr	r3, [r7, #12]
 804133a:	601a      	str	r2, [r3, #0]

			//wait till no active operation on flash
			while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET);
 804133c:	bf00      	nop
 804133e:	4b1f      	ldr	r3, [pc, #124]	@ (80413bc <configure_flash_sector_rw_protection+0x128>)
 8041340:	68db      	ldr	r3, [r3, #12]
 8041342:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8041346:	2b00      	cmp	r3, #0
 8041348:	d1f9      	bne.n	804133e <configure_flash_sector_rw_protection+0xaa>

			HAL_FLASH_OB_Lock();
 804134a:	f000 fcbf 	bl	8041ccc <HAL_FLASH_OB_Lock>
 804134e:	e02d      	b.n	80413ac <configure_flash_sector_rw_protection+0x118>
		}

		else if (protection_mode == (uint8_t) 2)
 8041350:	79bb      	ldrb	r3, [r7, #6]
 8041352:	2b02      	cmp	r3, #2
 8041354:	d12a      	bne.n	80413ac <configure_flash_sector_rw_protection+0x118>
    {
	  	//Option byte configuration unlock
			HAL_FLASH_OB_Unlock();
 8041356:	f000 fc9d 	bl	8041c94 <HAL_FLASH_OB_Unlock>

			//wait till no active operation on flash
			while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET);
 804135a:	bf00      	nop
 804135c:	4b17      	ldr	r3, [pc, #92]	@ (80413bc <configure_flash_sector_rw_protection+0x128>)
 804135e:	68db      	ldr	r3, [r3, #12]
 8041360:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8041364:	2b00      	cmp	r3, #0
 8041366:	d1f9      	bne.n	804135c <configure_flash_sector_rw_protection+0xc8>

			//here wer are setting read and write protection for the sectors
			//set the 31st bit
			//please refer : Flash option control register (FLASH_OPTCR) in RM
			*pOPTCR |= (1 << 31);
 8041368:	68fb      	ldr	r3, [r7, #12]
 804136a:	681b      	ldr	r3, [r3, #0]
 804136c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8041370:	68fb      	ldr	r3, [r7, #12]
 8041372:	601a      	str	r2, [r3, #0]

			//put read and write protection on sectors
            *pOPTCR &= ~(0xff << 16);
 8041374:	68fb      	ldr	r3, [r7, #12]
 8041376:	681b      	ldr	r3, [r3, #0]
 8041378:	f423 027f 	bic.w	r2, r3, #16711680	@ 0xff0000
 804137c:	68fb      	ldr	r3, [r7, #12]
 804137e:	601a      	str	r2, [r3, #0]
			*pOPTCR |= (sector_details << 16);
 8041380:	68fb      	ldr	r3, [r7, #12]
 8041382:	681a      	ldr	r2, [r3, #0]
 8041384:	79fb      	ldrb	r3, [r7, #7]
 8041386:	041b      	lsls	r3, r3, #16
 8041388:	431a      	orrs	r2, r3
 804138a:	68fb      	ldr	r3, [r7, #12]
 804138c:	601a      	str	r2, [r3, #0]

			//Set the option start bit (OPTSTRT) in the FLASH_OPTCR register
			*pOPTCR |= ( 1 << 1);
 804138e:	68fb      	ldr	r3, [r7, #12]
 8041390:	681b      	ldr	r3, [r3, #0]
 8041392:	f043 0202 	orr.w	r2, r3, #2
 8041396:	68fb      	ldr	r3, [r7, #12]
 8041398:	601a      	str	r2, [r3, #0]

			//wait till no active operation on flash
			while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET);
 804139a:	bf00      	nop
 804139c:	4b07      	ldr	r3, [pc, #28]	@ (80413bc <configure_flash_sector_rw_protection+0x128>)
 804139e:	68db      	ldr	r3, [r3, #12]
 80413a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80413a4:	2b00      	cmp	r3, #0
 80413a6:	d1f9      	bne.n	804139c <configure_flash_sector_rw_protection+0x108>

			HAL_FLASH_OB_Lock();
 80413a8:	f000 fc90 	bl	8041ccc <HAL_FLASH_OB_Lock>
    }

		return 0;
 80413ac:	2300      	movs	r3, #0
}
 80413ae:	4618      	mov	r0, r3
 80413b0:	3710      	adds	r7, #16
 80413b2:	46bd      	mov	sp, r7
 80413b4:	bd80      	pop	{r7, pc}
 80413b6:	bf00      	nop
 80413b8:	40023c14 	.word	0x40023c14
 80413bc:	40023c00 	.word	0x40023c00

080413c0 <read_OB_rw_protection_status>:

uint16_t read_OB_rw_protection_status(void)
{
 80413c0:	b580      	push	{r7, lr}
 80413c2:	b088      	sub	sp, #32
 80413c4:	af00      	add	r7, sp, #0
    //This structure is given by ST Flash driver to hold the OB(Option Byte) contents .
	FLASH_OBProgramInitTypeDef OBInit;

	//First unlock the OB(Option Byte) memory access
	HAL_FLASH_OB_Unlock();
 80413c6:	f000 fc65 	bl	8041c94 <HAL_FLASH_OB_Unlock>
	//get the OB configuration details
	HAL_FLASHEx_OBGetConfig(&OBInit);
 80413ca:	1d3b      	adds	r3, r7, #4
 80413cc:	4618      	mov	r0, r3
 80413ce:	f000 fe3b 	bl	8042048 <HAL_FLASHEx_OBGetConfig>
	//Lock back .
	HAL_FLASH_Lock();
 80413d2:	f000 fc4f 	bl	8041c74 <HAL_FLASH_Lock>
	return (uint16_t)OBInit.WRPSector;
 80413d6:	68fb      	ldr	r3, [r7, #12]
 80413d8:	b29b      	uxth	r3, r3

}
 80413da:	4618      	mov	r0, r3
 80413dc:	3720      	adds	r7, #32
 80413de:	46bd      	mov	sp, r7
 80413e0:	bd80      	pop	{r7, pc}

080413e2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80413e2:	b480      	push	{r7}
 80413e4:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80413e6:	b672      	cpsid	i
}
 80413e8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80413ea:	bf00      	nop
 80413ec:	e7fd      	b.n	80413ea <Error_Handler+0x8>
	...

080413f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80413f0:	b480      	push	{r7}
 80413f2:	b083      	sub	sp, #12
 80413f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80413f6:	2300      	movs	r3, #0
 80413f8:	607b      	str	r3, [r7, #4]
 80413fa:	4b10      	ldr	r3, [pc, #64]	@ (804143c <HAL_MspInit+0x4c>)
 80413fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80413fe:	4a0f      	ldr	r2, [pc, #60]	@ (804143c <HAL_MspInit+0x4c>)
 8041400:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8041404:	6453      	str	r3, [r2, #68]	@ 0x44
 8041406:	4b0d      	ldr	r3, [pc, #52]	@ (804143c <HAL_MspInit+0x4c>)
 8041408:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 804140a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 804140e:	607b      	str	r3, [r7, #4]
 8041410:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8041412:	2300      	movs	r3, #0
 8041414:	603b      	str	r3, [r7, #0]
 8041416:	4b09      	ldr	r3, [pc, #36]	@ (804143c <HAL_MspInit+0x4c>)
 8041418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 804141a:	4a08      	ldr	r2, [pc, #32]	@ (804143c <HAL_MspInit+0x4c>)
 804141c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8041420:	6413      	str	r3, [r2, #64]	@ 0x40
 8041422:	4b06      	ldr	r3, [pc, #24]	@ (804143c <HAL_MspInit+0x4c>)
 8041424:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8041426:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 804142a:	603b      	str	r3, [r7, #0]
 804142c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 804142e:	bf00      	nop
 8041430:	370c      	adds	r7, #12
 8041432:	46bd      	mov	sp, r7
 8041434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041438:	4770      	bx	lr
 804143a:	bf00      	nop
 804143c:	40023800 	.word	0x40023800

08041440 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8041440:	b480      	push	{r7}
 8041442:	b085      	sub	sp, #20
 8041444:	af00      	add	r7, sp, #0
 8041446:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8041448:	687b      	ldr	r3, [r7, #4]
 804144a:	681b      	ldr	r3, [r3, #0]
 804144c:	4a0b      	ldr	r2, [pc, #44]	@ (804147c <HAL_CRC_MspInit+0x3c>)
 804144e:	4293      	cmp	r3, r2
 8041450:	d10d      	bne.n	804146e <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8041452:	2300      	movs	r3, #0
 8041454:	60fb      	str	r3, [r7, #12]
 8041456:	4b0a      	ldr	r3, [pc, #40]	@ (8041480 <HAL_CRC_MspInit+0x40>)
 8041458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 804145a:	4a09      	ldr	r2, [pc, #36]	@ (8041480 <HAL_CRC_MspInit+0x40>)
 804145c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8041460:	6313      	str	r3, [r2, #48]	@ 0x30
 8041462:	4b07      	ldr	r3, [pc, #28]	@ (8041480 <HAL_CRC_MspInit+0x40>)
 8041464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8041466:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 804146a:	60fb      	str	r3, [r7, #12]
 804146c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END CRC_MspInit 1 */

  }

}
 804146e:	bf00      	nop
 8041470:	3714      	adds	r7, #20
 8041472:	46bd      	mov	sp, r7
 8041474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041478:	4770      	bx	lr
 804147a:	bf00      	nop
 804147c:	40023000 	.word	0x40023000
 8041480:	40023800 	.word	0x40023800

08041484 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8041484:	b580      	push	{r7, lr}
 8041486:	b08c      	sub	sp, #48	@ 0x30
 8041488:	af00      	add	r7, sp, #0
 804148a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 804148c:	f107 031c 	add.w	r3, r7, #28
 8041490:	2200      	movs	r2, #0
 8041492:	601a      	str	r2, [r3, #0]
 8041494:	605a      	str	r2, [r3, #4]
 8041496:	609a      	str	r2, [r3, #8]
 8041498:	60da      	str	r2, [r3, #12]
 804149a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 804149c:	687b      	ldr	r3, [r7, #4]
 804149e:	681b      	ldr	r3, [r3, #0]
 80414a0:	4a41      	ldr	r2, [pc, #260]	@ (80415a8 <HAL_UART_MspInit+0x124>)
 80414a2:	4293      	cmp	r3, r2
 80414a4:	d12c      	bne.n	8041500 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80414a6:	2300      	movs	r3, #0
 80414a8:	61bb      	str	r3, [r7, #24]
 80414aa:	4b40      	ldr	r3, [pc, #256]	@ (80415ac <HAL_UART_MspInit+0x128>)
 80414ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80414ae:	4a3f      	ldr	r2, [pc, #252]	@ (80415ac <HAL_UART_MspInit+0x128>)
 80414b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80414b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80414b6:	4b3d      	ldr	r3, [pc, #244]	@ (80415ac <HAL_UART_MspInit+0x128>)
 80414b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80414ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80414be:	61bb      	str	r3, [r7, #24]
 80414c0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80414c2:	2300      	movs	r3, #0
 80414c4:	617b      	str	r3, [r7, #20]
 80414c6:	4b39      	ldr	r3, [pc, #228]	@ (80415ac <HAL_UART_MspInit+0x128>)
 80414c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80414ca:	4a38      	ldr	r2, [pc, #224]	@ (80415ac <HAL_UART_MspInit+0x128>)
 80414cc:	f043 0301 	orr.w	r3, r3, #1
 80414d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80414d2:	4b36      	ldr	r3, [pc, #216]	@ (80415ac <HAL_UART_MspInit+0x128>)
 80414d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80414d6:	f003 0301 	and.w	r3, r3, #1
 80414da:	617b      	str	r3, [r7, #20]
 80414dc:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80414de:	230c      	movs	r3, #12
 80414e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80414e2:	2302      	movs	r3, #2
 80414e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80414e6:	2300      	movs	r3, #0
 80414e8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80414ea:	2303      	movs	r3, #3
 80414ec:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80414ee:	2307      	movs	r3, #7
 80414f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80414f2:	f107 031c 	add.w	r3, r7, #28
 80414f6:	4619      	mov	r1, r3
 80414f8:	482d      	ldr	r0, [pc, #180]	@ (80415b0 <HAL_UART_MspInit+0x12c>)
 80414fa:	f000 fec7 	bl	804228c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80414fe:	e04f      	b.n	80415a0 <HAL_UART_MspInit+0x11c>
  else if(huart->Instance==USART3)
 8041500:	687b      	ldr	r3, [r7, #4]
 8041502:	681b      	ldr	r3, [r3, #0]
 8041504:	4a2b      	ldr	r2, [pc, #172]	@ (80415b4 <HAL_UART_MspInit+0x130>)
 8041506:	4293      	cmp	r3, r2
 8041508:	d14a      	bne.n	80415a0 <HAL_UART_MspInit+0x11c>
    __HAL_RCC_USART3_CLK_ENABLE();
 804150a:	2300      	movs	r3, #0
 804150c:	613b      	str	r3, [r7, #16]
 804150e:	4b27      	ldr	r3, [pc, #156]	@ (80415ac <HAL_UART_MspInit+0x128>)
 8041510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8041512:	4a26      	ldr	r2, [pc, #152]	@ (80415ac <HAL_UART_MspInit+0x128>)
 8041514:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8041518:	6413      	str	r3, [r2, #64]	@ 0x40
 804151a:	4b24      	ldr	r3, [pc, #144]	@ (80415ac <HAL_UART_MspInit+0x128>)
 804151c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 804151e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8041522:	613b      	str	r3, [r7, #16]
 8041524:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8041526:	2300      	movs	r3, #0
 8041528:	60fb      	str	r3, [r7, #12]
 804152a:	4b20      	ldr	r3, [pc, #128]	@ (80415ac <HAL_UART_MspInit+0x128>)
 804152c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 804152e:	4a1f      	ldr	r2, [pc, #124]	@ (80415ac <HAL_UART_MspInit+0x128>)
 8041530:	f043 0304 	orr.w	r3, r3, #4
 8041534:	6313      	str	r3, [r2, #48]	@ 0x30
 8041536:	4b1d      	ldr	r3, [pc, #116]	@ (80415ac <HAL_UART_MspInit+0x128>)
 8041538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 804153a:	f003 0304 	and.w	r3, r3, #4
 804153e:	60fb      	str	r3, [r7, #12]
 8041540:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8041542:	2300      	movs	r3, #0
 8041544:	60bb      	str	r3, [r7, #8]
 8041546:	4b19      	ldr	r3, [pc, #100]	@ (80415ac <HAL_UART_MspInit+0x128>)
 8041548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 804154a:	4a18      	ldr	r2, [pc, #96]	@ (80415ac <HAL_UART_MspInit+0x128>)
 804154c:	f043 0302 	orr.w	r3, r3, #2
 8041550:	6313      	str	r3, [r2, #48]	@ 0x30
 8041552:	4b16      	ldr	r3, [pc, #88]	@ (80415ac <HAL_UART_MspInit+0x128>)
 8041554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8041556:	f003 0302 	and.w	r3, r3, #2
 804155a:	60bb      	str	r3, [r7, #8]
 804155c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 804155e:	2320      	movs	r3, #32
 8041560:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8041562:	2302      	movs	r3, #2
 8041564:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8041566:	2300      	movs	r3, #0
 8041568:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 804156a:	2303      	movs	r3, #3
 804156c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 804156e:	2307      	movs	r3, #7
 8041570:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8041572:	f107 031c 	add.w	r3, r7, #28
 8041576:	4619      	mov	r1, r3
 8041578:	480f      	ldr	r0, [pc, #60]	@ (80415b8 <HAL_UART_MspInit+0x134>)
 804157a:	f000 fe87 	bl	804228c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 804157e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8041582:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8041584:	2302      	movs	r3, #2
 8041586:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8041588:	2300      	movs	r3, #0
 804158a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 804158c:	2303      	movs	r3, #3
 804158e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8041590:	2307      	movs	r3, #7
 8041592:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8041594:	f107 031c 	add.w	r3, r7, #28
 8041598:	4619      	mov	r1, r3
 804159a:	4808      	ldr	r0, [pc, #32]	@ (80415bc <HAL_UART_MspInit+0x138>)
 804159c:	f000 fe76 	bl	804228c <HAL_GPIO_Init>
}
 80415a0:	bf00      	nop
 80415a2:	3730      	adds	r7, #48	@ 0x30
 80415a4:	46bd      	mov	sp, r7
 80415a6:	bd80      	pop	{r7, pc}
 80415a8:	40004400 	.word	0x40004400
 80415ac:	40023800 	.word	0x40023800
 80415b0:	40020000 	.word	0x40020000
 80415b4:	40004800 	.word	0x40004800
 80415b8:	40020800 	.word	0x40020800
 80415bc:	40020400 	.word	0x40020400

080415c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80415c0:	b480      	push	{r7}
 80415c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80415c4:	bf00      	nop
 80415c6:	e7fd      	b.n	80415c4 <NMI_Handler+0x4>

080415c8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80415c8:	b480      	push	{r7}
 80415ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80415cc:	bf00      	nop
 80415ce:	e7fd      	b.n	80415cc <HardFault_Handler+0x4>

080415d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80415d0:	b480      	push	{r7}
 80415d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80415d4:	bf00      	nop
 80415d6:	e7fd      	b.n	80415d4 <MemManage_Handler+0x4>

080415d8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80415d8:	b480      	push	{r7}
 80415da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80415dc:	bf00      	nop
 80415de:	e7fd      	b.n	80415dc <BusFault_Handler+0x4>

080415e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80415e0:	b480      	push	{r7}
 80415e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80415e4:	bf00      	nop
 80415e6:	e7fd      	b.n	80415e4 <UsageFault_Handler+0x4>

080415e8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80415e8:	b480      	push	{r7}
 80415ea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80415ec:	bf00      	nop
 80415ee:	46bd      	mov	sp, r7
 80415f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80415f4:	4770      	bx	lr

080415f6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80415f6:	b480      	push	{r7}
 80415f8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80415fa:	bf00      	nop
 80415fc:	46bd      	mov	sp, r7
 80415fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041602:	4770      	bx	lr

08041604 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8041604:	b480      	push	{r7}
 8041606:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8041608:	bf00      	nop
 804160a:	46bd      	mov	sp, r7
 804160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041610:	4770      	bx	lr

08041612 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8041612:	b580      	push	{r7, lr}
 8041614:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8041616:	f000 f96d 	bl	80418f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 804161a:	bf00      	nop
 804161c:	bd80      	pop	{r7, pc}

0804161e <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 804161e:	b580      	push	{r7, lr}
 8041620:	b086      	sub	sp, #24
 8041622:	af00      	add	r7, sp, #0
 8041624:	60f8      	str	r0, [r7, #12]
 8041626:	60b9      	str	r1, [r7, #8]
 8041628:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 804162a:	2300      	movs	r3, #0
 804162c:	617b      	str	r3, [r7, #20]
 804162e:	e00a      	b.n	8041646 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8041630:	f3af 8000 	nop.w
 8041634:	4601      	mov	r1, r0
 8041636:	68bb      	ldr	r3, [r7, #8]
 8041638:	1c5a      	adds	r2, r3, #1
 804163a:	60ba      	str	r2, [r7, #8]
 804163c:	b2ca      	uxtb	r2, r1
 804163e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8041640:	697b      	ldr	r3, [r7, #20]
 8041642:	3301      	adds	r3, #1
 8041644:	617b      	str	r3, [r7, #20]
 8041646:	697a      	ldr	r2, [r7, #20]
 8041648:	687b      	ldr	r3, [r7, #4]
 804164a:	429a      	cmp	r2, r3
 804164c:	dbf0      	blt.n	8041630 <_read+0x12>
  }

  return len;
 804164e:	687b      	ldr	r3, [r7, #4]
}
 8041650:	4618      	mov	r0, r3
 8041652:	3718      	adds	r7, #24
 8041654:	46bd      	mov	sp, r7
 8041656:	bd80      	pop	{r7, pc}

08041658 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8041658:	b580      	push	{r7, lr}
 804165a:	b086      	sub	sp, #24
 804165c:	af00      	add	r7, sp, #0
 804165e:	60f8      	str	r0, [r7, #12]
 8041660:	60b9      	str	r1, [r7, #8]
 8041662:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8041664:	2300      	movs	r3, #0
 8041666:	617b      	str	r3, [r7, #20]
 8041668:	e009      	b.n	804167e <_write+0x26>
  {
    __io_putchar(*ptr++);
 804166a:	68bb      	ldr	r3, [r7, #8]
 804166c:	1c5a      	adds	r2, r3, #1
 804166e:	60ba      	str	r2, [r7, #8]
 8041670:	781b      	ldrb	r3, [r3, #0]
 8041672:	4618      	mov	r0, r3
 8041674:	f7ff fd24 	bl	80410c0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8041678:	697b      	ldr	r3, [r7, #20]
 804167a:	3301      	adds	r3, #1
 804167c:	617b      	str	r3, [r7, #20]
 804167e:	697a      	ldr	r2, [r7, #20]
 8041680:	687b      	ldr	r3, [r7, #4]
 8041682:	429a      	cmp	r2, r3
 8041684:	dbf1      	blt.n	804166a <_write+0x12>
  }
  return len;
 8041686:	687b      	ldr	r3, [r7, #4]
}
 8041688:	4618      	mov	r0, r3
 804168a:	3718      	adds	r7, #24
 804168c:	46bd      	mov	sp, r7
 804168e:	bd80      	pop	{r7, pc}

08041690 <_close>:

int _close(int file)
{
 8041690:	b480      	push	{r7}
 8041692:	b083      	sub	sp, #12
 8041694:	af00      	add	r7, sp, #0
 8041696:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8041698:	f04f 33ff 	mov.w	r3, #4294967295
}
 804169c:	4618      	mov	r0, r3
 804169e:	370c      	adds	r7, #12
 80416a0:	46bd      	mov	sp, r7
 80416a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80416a6:	4770      	bx	lr

080416a8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80416a8:	b480      	push	{r7}
 80416aa:	b083      	sub	sp, #12
 80416ac:	af00      	add	r7, sp, #0
 80416ae:	6078      	str	r0, [r7, #4]
 80416b0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80416b2:	683b      	ldr	r3, [r7, #0]
 80416b4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80416b8:	605a      	str	r2, [r3, #4]
  return 0;
 80416ba:	2300      	movs	r3, #0
}
 80416bc:	4618      	mov	r0, r3
 80416be:	370c      	adds	r7, #12
 80416c0:	46bd      	mov	sp, r7
 80416c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80416c6:	4770      	bx	lr

080416c8 <_isatty>:

int _isatty(int file)
{
 80416c8:	b480      	push	{r7}
 80416ca:	b083      	sub	sp, #12
 80416cc:	af00      	add	r7, sp, #0
 80416ce:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80416d0:	2301      	movs	r3, #1
}
 80416d2:	4618      	mov	r0, r3
 80416d4:	370c      	adds	r7, #12
 80416d6:	46bd      	mov	sp, r7
 80416d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80416dc:	4770      	bx	lr

080416de <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80416de:	b480      	push	{r7}
 80416e0:	b085      	sub	sp, #20
 80416e2:	af00      	add	r7, sp, #0
 80416e4:	60f8      	str	r0, [r7, #12]
 80416e6:	60b9      	str	r1, [r7, #8]
 80416e8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80416ea:	2300      	movs	r3, #0
}
 80416ec:	4618      	mov	r0, r3
 80416ee:	3714      	adds	r7, #20
 80416f0:	46bd      	mov	sp, r7
 80416f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80416f6:	4770      	bx	lr

080416f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80416f8:	b580      	push	{r7, lr}
 80416fa:	b086      	sub	sp, #24
 80416fc:	af00      	add	r7, sp, #0
 80416fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8041700:	4a14      	ldr	r2, [pc, #80]	@ (8041754 <_sbrk+0x5c>)
 8041702:	4b15      	ldr	r3, [pc, #84]	@ (8041758 <_sbrk+0x60>)
 8041704:	1ad3      	subs	r3, r2, r3
 8041706:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8041708:	697b      	ldr	r3, [r7, #20]
 804170a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 804170c:	4b13      	ldr	r3, [pc, #76]	@ (804175c <_sbrk+0x64>)
 804170e:	681b      	ldr	r3, [r3, #0]
 8041710:	2b00      	cmp	r3, #0
 8041712:	d102      	bne.n	804171a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8041714:	4b11      	ldr	r3, [pc, #68]	@ (804175c <_sbrk+0x64>)
 8041716:	4a12      	ldr	r2, [pc, #72]	@ (8041760 <_sbrk+0x68>)
 8041718:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 804171a:	4b10      	ldr	r3, [pc, #64]	@ (804175c <_sbrk+0x64>)
 804171c:	681a      	ldr	r2, [r3, #0]
 804171e:	687b      	ldr	r3, [r7, #4]
 8041720:	4413      	add	r3, r2
 8041722:	693a      	ldr	r2, [r7, #16]
 8041724:	429a      	cmp	r2, r3
 8041726:	d207      	bcs.n	8041738 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8041728:	f002 fcb2 	bl	8044090 <__errno>
 804172c:	4603      	mov	r3, r0
 804172e:	220c      	movs	r2, #12
 8041730:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8041732:	f04f 33ff 	mov.w	r3, #4294967295
 8041736:	e009      	b.n	804174c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8041738:	4b08      	ldr	r3, [pc, #32]	@ (804175c <_sbrk+0x64>)
 804173a:	681b      	ldr	r3, [r3, #0]
 804173c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 804173e:	4b07      	ldr	r3, [pc, #28]	@ (804175c <_sbrk+0x64>)
 8041740:	681a      	ldr	r2, [r3, #0]
 8041742:	687b      	ldr	r3, [r7, #4]
 8041744:	4413      	add	r3, r2
 8041746:	4a05      	ldr	r2, [pc, #20]	@ (804175c <_sbrk+0x64>)
 8041748:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 804174a:	68fb      	ldr	r3, [r7, #12]
}
 804174c:	4618      	mov	r0, r3
 804174e:	3718      	adds	r7, #24
 8041750:	46bd      	mov	sp, r7
 8041752:	bd80      	pop	{r7, pc}
 8041754:	20020000 	.word	0x20020000
 8041758:	00000400 	.word	0x00000400
 804175c:	200001ec 	.word	0x200001ec
 8041760:	20000360 	.word	0x20000360

08041764 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8041764:	b480      	push	{r7}
 8041766:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8041768:	4b07      	ldr	r3, [pc, #28]	@ (8041788 <SystemInit+0x24>)
 804176a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 804176e:	4a06      	ldr	r2, [pc, #24]	@ (8041788 <SystemInit+0x24>)
 8041770:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8041774:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 8041778:	4b03      	ldr	r3, [pc, #12]	@ (8041788 <SystemInit+0x24>)
 804177a:	4a04      	ldr	r2, [pc, #16]	@ (804178c <SystemInit+0x28>)
 804177c:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 804177e:	bf00      	nop
 8041780:	46bd      	mov	sp, r7
 8041782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041786:	4770      	bx	lr
 8041788:	e000ed00 	.word	0xe000ed00
 804178c:	08040000 	.word	0x08040000

08041790 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8041790:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80417c8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8041794:	f7ff ffe6 	bl	8041764 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8041798:	480c      	ldr	r0, [pc, #48]	@ (80417cc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 804179a:	490d      	ldr	r1, [pc, #52]	@ (80417d0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 804179c:	4a0d      	ldr	r2, [pc, #52]	@ (80417d4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 804179e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80417a0:	e002      	b.n	80417a8 <LoopCopyDataInit>

080417a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80417a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80417a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80417a6:	3304      	adds	r3, #4

080417a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80417a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80417aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80417ac:	d3f9      	bcc.n	80417a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80417ae:	4a0a      	ldr	r2, [pc, #40]	@ (80417d8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80417b0:	4c0a      	ldr	r4, [pc, #40]	@ (80417dc <LoopFillZerobss+0x22>)
  movs r3, #0
 80417b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80417b4:	e001      	b.n	80417ba <LoopFillZerobss>

080417b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80417b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80417b8:	3204      	adds	r2, #4

080417ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80417ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80417bc:	d3fb      	bcc.n	80417b6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80417be:	f002 fc6d 	bl	804409c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80417c2:	f7fe ff03 	bl	80405cc <main>
  bx  lr    
 80417c6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80417c8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80417cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80417d0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80417d4:	08044f88 	.word	0x08044f88
  ldr r2, =_sbss
 80417d8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80417dc:	20000360 	.word	0x20000360

080417e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80417e0:	e7fe      	b.n	80417e0 <ADC_IRQHandler>
	...

080417e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80417e4:	b580      	push	{r7, lr}
 80417e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80417e8:	4b0e      	ldr	r3, [pc, #56]	@ (8041824 <HAL_Init+0x40>)
 80417ea:	681b      	ldr	r3, [r3, #0]
 80417ec:	4a0d      	ldr	r2, [pc, #52]	@ (8041824 <HAL_Init+0x40>)
 80417ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80417f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80417f4:	4b0b      	ldr	r3, [pc, #44]	@ (8041824 <HAL_Init+0x40>)
 80417f6:	681b      	ldr	r3, [r3, #0]
 80417f8:	4a0a      	ldr	r2, [pc, #40]	@ (8041824 <HAL_Init+0x40>)
 80417fa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80417fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8041800:	4b08      	ldr	r3, [pc, #32]	@ (8041824 <HAL_Init+0x40>)
 8041802:	681b      	ldr	r3, [r3, #0]
 8041804:	4a07      	ldr	r2, [pc, #28]	@ (8041824 <HAL_Init+0x40>)
 8041806:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 804180a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 804180c:	2003      	movs	r0, #3
 804180e:	f000 f943 	bl	8041a98 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8041812:	200f      	movs	r0, #15
 8041814:	f000 f83e 	bl	8041894 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8041818:	f7ff fdea 	bl	80413f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 804181c:	2300      	movs	r3, #0
}
 804181e:	4618      	mov	r0, r3
 8041820:	bd80      	pop	{r7, pc}
 8041822:	bf00      	nop
 8041824:	40023c00 	.word	0x40023c00

08041828 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8041828:	b580      	push	{r7, lr}
 804182a:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 804182c:	4b11      	ldr	r3, [pc, #68]	@ (8041874 <HAL_DeInit+0x4c>)
 804182e:	4a12      	ldr	r2, [pc, #72]	@ (8041878 <HAL_DeInit+0x50>)
 8041830:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 8041832:	4b10      	ldr	r3, [pc, #64]	@ (8041874 <HAL_DeInit+0x4c>)
 8041834:	2200      	movs	r2, #0
 8041836:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 8041838:	4b0e      	ldr	r3, [pc, #56]	@ (8041874 <HAL_DeInit+0x4c>)
 804183a:	4a10      	ldr	r2, [pc, #64]	@ (804187c <HAL_DeInit+0x54>)
 804183c:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 804183e:	4b0d      	ldr	r3, [pc, #52]	@ (8041874 <HAL_DeInit+0x4c>)
 8041840:	2200      	movs	r2, #0
 8041842:	625a      	str	r2, [r3, #36]	@ 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 8041844:	4b0b      	ldr	r3, [pc, #44]	@ (8041874 <HAL_DeInit+0x4c>)
 8041846:	4a0e      	ldr	r2, [pc, #56]	@ (8041880 <HAL_DeInit+0x58>)
 8041848:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 804184a:	4b0a      	ldr	r3, [pc, #40]	@ (8041874 <HAL_DeInit+0x4c>)
 804184c:	2200      	movs	r2, #0
 804184e:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 8041850:	4b08      	ldr	r3, [pc, #32]	@ (8041874 <HAL_DeInit+0x4c>)
 8041852:	2281      	movs	r2, #129	@ 0x81
 8041854:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 8041856:	4b07      	ldr	r3, [pc, #28]	@ (8041874 <HAL_DeInit+0x4c>)
 8041858:	2200      	movs	r2, #0
 804185a:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 804185c:	4b05      	ldr	r3, [pc, #20]	@ (8041874 <HAL_DeInit+0x4c>)
 804185e:	2203      	movs	r2, #3
 8041860:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 8041862:	4b04      	ldr	r3, [pc, #16]	@ (8041874 <HAL_DeInit+0x4c>)
 8041864:	2200      	movs	r2, #0
 8041866:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8041868:	f000 f80c 	bl	8041884 <HAL_MspDeInit>
    
  /* Return function status */
  return HAL_OK;
 804186c:	2300      	movs	r3, #0
}
 804186e:	4618      	mov	r0, r3
 8041870:	bd80      	pop	{r7, pc}
 8041872:	bf00      	nop
 8041874:	40023800 	.word	0x40023800
 8041878:	3fffc9ff 	.word	0x3fffc9ff
 804187c:	00c77933 	.word	0x00c77933
 8041880:	206010ff 	.word	0x206010ff

08041884 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8041884:	b480      	push	{r7}
 8041886:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 8041888:	bf00      	nop
 804188a:	46bd      	mov	sp, r7
 804188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041890:	4770      	bx	lr
	...

08041894 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8041894:	b580      	push	{r7, lr}
 8041896:	b082      	sub	sp, #8
 8041898:	af00      	add	r7, sp, #0
 804189a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 804189c:	4b12      	ldr	r3, [pc, #72]	@ (80418e8 <HAL_InitTick+0x54>)
 804189e:	681a      	ldr	r2, [r3, #0]
 80418a0:	4b12      	ldr	r3, [pc, #72]	@ (80418ec <HAL_InitTick+0x58>)
 80418a2:	781b      	ldrb	r3, [r3, #0]
 80418a4:	4619      	mov	r1, r3
 80418a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80418aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80418ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80418b2:	4618      	mov	r0, r3
 80418b4:	f000 f917 	bl	8041ae6 <HAL_SYSTICK_Config>
 80418b8:	4603      	mov	r3, r0
 80418ba:	2b00      	cmp	r3, #0
 80418bc:	d001      	beq.n	80418c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80418be:	2301      	movs	r3, #1
 80418c0:	e00e      	b.n	80418e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80418c2:	687b      	ldr	r3, [r7, #4]
 80418c4:	2b0f      	cmp	r3, #15
 80418c6:	d80a      	bhi.n	80418de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80418c8:	2200      	movs	r2, #0
 80418ca:	6879      	ldr	r1, [r7, #4]
 80418cc:	f04f 30ff 	mov.w	r0, #4294967295
 80418d0:	f000 f8ed 	bl	8041aae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80418d4:	4a06      	ldr	r2, [pc, #24]	@ (80418f0 <HAL_InitTick+0x5c>)
 80418d6:	687b      	ldr	r3, [r7, #4]
 80418d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80418da:	2300      	movs	r3, #0
 80418dc:	e000      	b.n	80418e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80418de:	2301      	movs	r3, #1
}
 80418e0:	4618      	mov	r0, r3
 80418e2:	3708      	adds	r7, #8
 80418e4:	46bd      	mov	sp, r7
 80418e6:	bd80      	pop	{r7, pc}
 80418e8:	20000008 	.word	0x20000008
 80418ec:	20000010 	.word	0x20000010
 80418f0:	2000000c 	.word	0x2000000c

080418f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80418f4:	b480      	push	{r7}
 80418f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80418f8:	4b06      	ldr	r3, [pc, #24]	@ (8041914 <HAL_IncTick+0x20>)
 80418fa:	781b      	ldrb	r3, [r3, #0]
 80418fc:	461a      	mov	r2, r3
 80418fe:	4b06      	ldr	r3, [pc, #24]	@ (8041918 <HAL_IncTick+0x24>)
 8041900:	681b      	ldr	r3, [r3, #0]
 8041902:	4413      	add	r3, r2
 8041904:	4a04      	ldr	r2, [pc, #16]	@ (8041918 <HAL_IncTick+0x24>)
 8041906:	6013      	str	r3, [r2, #0]
}
 8041908:	bf00      	nop
 804190a:	46bd      	mov	sp, r7
 804190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041910:	4770      	bx	lr
 8041912:	bf00      	nop
 8041914:	20000010 	.word	0x20000010
 8041918:	200001f0 	.word	0x200001f0

0804191c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 804191c:	b480      	push	{r7}
 804191e:	af00      	add	r7, sp, #0
  return uwTick;
 8041920:	4b03      	ldr	r3, [pc, #12]	@ (8041930 <HAL_GetTick+0x14>)
 8041922:	681b      	ldr	r3, [r3, #0]
}
 8041924:	4618      	mov	r0, r3
 8041926:	46bd      	mov	sp, r7
 8041928:	f85d 7b04 	ldr.w	r7, [sp], #4
 804192c:	4770      	bx	lr
 804192e:	bf00      	nop
 8041930:	200001f0 	.word	0x200001f0

08041934 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8041934:	b480      	push	{r7}
 8041936:	b085      	sub	sp, #20
 8041938:	af00      	add	r7, sp, #0
 804193a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 804193c:	687b      	ldr	r3, [r7, #4]
 804193e:	f003 0307 	and.w	r3, r3, #7
 8041942:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8041944:	4b0c      	ldr	r3, [pc, #48]	@ (8041978 <__NVIC_SetPriorityGrouping+0x44>)
 8041946:	68db      	ldr	r3, [r3, #12]
 8041948:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 804194a:	68ba      	ldr	r2, [r7, #8]
 804194c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8041950:	4013      	ands	r3, r2
 8041952:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8041954:	68fb      	ldr	r3, [r7, #12]
 8041956:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8041958:	68bb      	ldr	r3, [r7, #8]
 804195a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 804195c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8041960:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8041964:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8041966:	4a04      	ldr	r2, [pc, #16]	@ (8041978 <__NVIC_SetPriorityGrouping+0x44>)
 8041968:	68bb      	ldr	r3, [r7, #8]
 804196a:	60d3      	str	r3, [r2, #12]
}
 804196c:	bf00      	nop
 804196e:	3714      	adds	r7, #20
 8041970:	46bd      	mov	sp, r7
 8041972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041976:	4770      	bx	lr
 8041978:	e000ed00 	.word	0xe000ed00

0804197c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 804197c:	b480      	push	{r7}
 804197e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8041980:	4b04      	ldr	r3, [pc, #16]	@ (8041994 <__NVIC_GetPriorityGrouping+0x18>)
 8041982:	68db      	ldr	r3, [r3, #12]
 8041984:	0a1b      	lsrs	r3, r3, #8
 8041986:	f003 0307 	and.w	r3, r3, #7
}
 804198a:	4618      	mov	r0, r3
 804198c:	46bd      	mov	sp, r7
 804198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041992:	4770      	bx	lr
 8041994:	e000ed00 	.word	0xe000ed00

08041998 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8041998:	b480      	push	{r7}
 804199a:	b083      	sub	sp, #12
 804199c:	af00      	add	r7, sp, #0
 804199e:	4603      	mov	r3, r0
 80419a0:	6039      	str	r1, [r7, #0]
 80419a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80419a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80419a8:	2b00      	cmp	r3, #0
 80419aa:	db0a      	blt.n	80419c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80419ac:	683b      	ldr	r3, [r7, #0]
 80419ae:	b2da      	uxtb	r2, r3
 80419b0:	490c      	ldr	r1, [pc, #48]	@ (80419e4 <__NVIC_SetPriority+0x4c>)
 80419b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80419b6:	0112      	lsls	r2, r2, #4
 80419b8:	b2d2      	uxtb	r2, r2
 80419ba:	440b      	add	r3, r1
 80419bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80419c0:	e00a      	b.n	80419d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80419c2:	683b      	ldr	r3, [r7, #0]
 80419c4:	b2da      	uxtb	r2, r3
 80419c6:	4908      	ldr	r1, [pc, #32]	@ (80419e8 <__NVIC_SetPriority+0x50>)
 80419c8:	79fb      	ldrb	r3, [r7, #7]
 80419ca:	f003 030f 	and.w	r3, r3, #15
 80419ce:	3b04      	subs	r3, #4
 80419d0:	0112      	lsls	r2, r2, #4
 80419d2:	b2d2      	uxtb	r2, r2
 80419d4:	440b      	add	r3, r1
 80419d6:	761a      	strb	r2, [r3, #24]
}
 80419d8:	bf00      	nop
 80419da:	370c      	adds	r7, #12
 80419dc:	46bd      	mov	sp, r7
 80419de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80419e2:	4770      	bx	lr
 80419e4:	e000e100 	.word	0xe000e100
 80419e8:	e000ed00 	.word	0xe000ed00

080419ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80419ec:	b480      	push	{r7}
 80419ee:	b089      	sub	sp, #36	@ 0x24
 80419f0:	af00      	add	r7, sp, #0
 80419f2:	60f8      	str	r0, [r7, #12]
 80419f4:	60b9      	str	r1, [r7, #8]
 80419f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80419f8:	68fb      	ldr	r3, [r7, #12]
 80419fa:	f003 0307 	and.w	r3, r3, #7
 80419fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8041a00:	69fb      	ldr	r3, [r7, #28]
 8041a02:	f1c3 0307 	rsb	r3, r3, #7
 8041a06:	2b04      	cmp	r3, #4
 8041a08:	bf28      	it	cs
 8041a0a:	2304      	movcs	r3, #4
 8041a0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8041a0e:	69fb      	ldr	r3, [r7, #28]
 8041a10:	3304      	adds	r3, #4
 8041a12:	2b06      	cmp	r3, #6
 8041a14:	d902      	bls.n	8041a1c <NVIC_EncodePriority+0x30>
 8041a16:	69fb      	ldr	r3, [r7, #28]
 8041a18:	3b03      	subs	r3, #3
 8041a1a:	e000      	b.n	8041a1e <NVIC_EncodePriority+0x32>
 8041a1c:	2300      	movs	r3, #0
 8041a1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8041a20:	f04f 32ff 	mov.w	r2, #4294967295
 8041a24:	69bb      	ldr	r3, [r7, #24]
 8041a26:	fa02 f303 	lsl.w	r3, r2, r3
 8041a2a:	43da      	mvns	r2, r3
 8041a2c:	68bb      	ldr	r3, [r7, #8]
 8041a2e:	401a      	ands	r2, r3
 8041a30:	697b      	ldr	r3, [r7, #20]
 8041a32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8041a34:	f04f 31ff 	mov.w	r1, #4294967295
 8041a38:	697b      	ldr	r3, [r7, #20]
 8041a3a:	fa01 f303 	lsl.w	r3, r1, r3
 8041a3e:	43d9      	mvns	r1, r3
 8041a40:	687b      	ldr	r3, [r7, #4]
 8041a42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8041a44:	4313      	orrs	r3, r2
         );
}
 8041a46:	4618      	mov	r0, r3
 8041a48:	3724      	adds	r7, #36	@ 0x24
 8041a4a:	46bd      	mov	sp, r7
 8041a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041a50:	4770      	bx	lr
	...

08041a54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8041a54:	b580      	push	{r7, lr}
 8041a56:	b082      	sub	sp, #8
 8041a58:	af00      	add	r7, sp, #0
 8041a5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8041a5c:	687b      	ldr	r3, [r7, #4]
 8041a5e:	3b01      	subs	r3, #1
 8041a60:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8041a64:	d301      	bcc.n	8041a6a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8041a66:	2301      	movs	r3, #1
 8041a68:	e00f      	b.n	8041a8a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8041a6a:	4a0a      	ldr	r2, [pc, #40]	@ (8041a94 <SysTick_Config+0x40>)
 8041a6c:	687b      	ldr	r3, [r7, #4]
 8041a6e:	3b01      	subs	r3, #1
 8041a70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8041a72:	210f      	movs	r1, #15
 8041a74:	f04f 30ff 	mov.w	r0, #4294967295
 8041a78:	f7ff ff8e 	bl	8041998 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8041a7c:	4b05      	ldr	r3, [pc, #20]	@ (8041a94 <SysTick_Config+0x40>)
 8041a7e:	2200      	movs	r2, #0
 8041a80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8041a82:	4b04      	ldr	r3, [pc, #16]	@ (8041a94 <SysTick_Config+0x40>)
 8041a84:	2207      	movs	r2, #7
 8041a86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8041a88:	2300      	movs	r3, #0
}
 8041a8a:	4618      	mov	r0, r3
 8041a8c:	3708      	adds	r7, #8
 8041a8e:	46bd      	mov	sp, r7
 8041a90:	bd80      	pop	{r7, pc}
 8041a92:	bf00      	nop
 8041a94:	e000e010 	.word	0xe000e010

08041a98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8041a98:	b580      	push	{r7, lr}
 8041a9a:	b082      	sub	sp, #8
 8041a9c:	af00      	add	r7, sp, #0
 8041a9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8041aa0:	6878      	ldr	r0, [r7, #4]
 8041aa2:	f7ff ff47 	bl	8041934 <__NVIC_SetPriorityGrouping>
}
 8041aa6:	bf00      	nop
 8041aa8:	3708      	adds	r7, #8
 8041aaa:	46bd      	mov	sp, r7
 8041aac:	bd80      	pop	{r7, pc}

08041aae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8041aae:	b580      	push	{r7, lr}
 8041ab0:	b086      	sub	sp, #24
 8041ab2:	af00      	add	r7, sp, #0
 8041ab4:	4603      	mov	r3, r0
 8041ab6:	60b9      	str	r1, [r7, #8]
 8041ab8:	607a      	str	r2, [r7, #4]
 8041aba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8041abc:	2300      	movs	r3, #0
 8041abe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8041ac0:	f7ff ff5c 	bl	804197c <__NVIC_GetPriorityGrouping>
 8041ac4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8041ac6:	687a      	ldr	r2, [r7, #4]
 8041ac8:	68b9      	ldr	r1, [r7, #8]
 8041aca:	6978      	ldr	r0, [r7, #20]
 8041acc:	f7ff ff8e 	bl	80419ec <NVIC_EncodePriority>
 8041ad0:	4602      	mov	r2, r0
 8041ad2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8041ad6:	4611      	mov	r1, r2
 8041ad8:	4618      	mov	r0, r3
 8041ada:	f7ff ff5d 	bl	8041998 <__NVIC_SetPriority>
}
 8041ade:	bf00      	nop
 8041ae0:	3718      	adds	r7, #24
 8041ae2:	46bd      	mov	sp, r7
 8041ae4:	bd80      	pop	{r7, pc}

08041ae6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8041ae6:	b580      	push	{r7, lr}
 8041ae8:	b082      	sub	sp, #8
 8041aea:	af00      	add	r7, sp, #0
 8041aec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8041aee:	6878      	ldr	r0, [r7, #4]
 8041af0:	f7ff ffb0 	bl	8041a54 <SysTick_Config>
 8041af4:	4603      	mov	r3, r0
}
 8041af6:	4618      	mov	r0, r3
 8041af8:	3708      	adds	r7, #8
 8041afa:	46bd      	mov	sp, r7
 8041afc:	bd80      	pop	{r7, pc}

08041afe <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8041afe:	b580      	push	{r7, lr}
 8041b00:	b082      	sub	sp, #8
 8041b02:	af00      	add	r7, sp, #0
 8041b04:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8041b06:	687b      	ldr	r3, [r7, #4]
 8041b08:	2b00      	cmp	r3, #0
 8041b0a:	d101      	bne.n	8041b10 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8041b0c:	2301      	movs	r3, #1
 8041b0e:	e00e      	b.n	8041b2e <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8041b10:	687b      	ldr	r3, [r7, #4]
 8041b12:	795b      	ldrb	r3, [r3, #5]
 8041b14:	b2db      	uxtb	r3, r3
 8041b16:	2b00      	cmp	r3, #0
 8041b18:	d105      	bne.n	8041b26 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8041b1a:	687b      	ldr	r3, [r7, #4]
 8041b1c:	2200      	movs	r2, #0
 8041b1e:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8041b20:	6878      	ldr	r0, [r7, #4]
 8041b22:	f7ff fc8d 	bl	8041440 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8041b26:	687b      	ldr	r3, [r7, #4]
 8041b28:	2201      	movs	r2, #1
 8041b2a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8041b2c:	2300      	movs	r3, #0
}
 8041b2e:	4618      	mov	r0, r3
 8041b30:	3708      	adds	r7, #8
 8041b32:	46bd      	mov	sp, r7
 8041b34:	bd80      	pop	{r7, pc}

08041b36 <HAL_CRC_Accumulate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Accumulate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8041b36:	b480      	push	{r7}
 8041b38:	b087      	sub	sp, #28
 8041b3a:	af00      	add	r7, sp, #0
 8041b3c:	60f8      	str	r0, [r7, #12]
 8041b3e:	60b9      	str	r1, [r7, #8]
 8041b40:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8041b42:	2300      	movs	r3, #0
 8041b44:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8041b46:	68fb      	ldr	r3, [r7, #12]
 8041b48:	2202      	movs	r2, #2
 8041b4a:	715a      	strb	r2, [r3, #5]

  /* Enter Data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 8041b4c:	2300      	movs	r3, #0
 8041b4e:	617b      	str	r3, [r7, #20]
 8041b50:	e00a      	b.n	8041b68 <HAL_CRC_Accumulate+0x32>
  {
    hcrc->Instance->DR = pBuffer[index];
 8041b52:	697b      	ldr	r3, [r7, #20]
 8041b54:	009b      	lsls	r3, r3, #2
 8041b56:	68ba      	ldr	r2, [r7, #8]
 8041b58:	441a      	add	r2, r3
 8041b5a:	68fb      	ldr	r3, [r7, #12]
 8041b5c:	681b      	ldr	r3, [r3, #0]
 8041b5e:	6812      	ldr	r2, [r2, #0]
 8041b60:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 8041b62:	697b      	ldr	r3, [r7, #20]
 8041b64:	3301      	adds	r3, #1
 8041b66:	617b      	str	r3, [r7, #20]
 8041b68:	697a      	ldr	r2, [r7, #20]
 8041b6a:	687b      	ldr	r3, [r7, #4]
 8041b6c:	429a      	cmp	r2, r3
 8041b6e:	d3f0      	bcc.n	8041b52 <HAL_CRC_Accumulate+0x1c>
  }
  temp = hcrc->Instance->DR;
 8041b70:	68fb      	ldr	r3, [r7, #12]
 8041b72:	681b      	ldr	r3, [r3, #0]
 8041b74:	681b      	ldr	r3, [r3, #0]
 8041b76:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8041b78:	68fb      	ldr	r3, [r7, #12]
 8041b7a:	2201      	movs	r2, #1
 8041b7c:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 8041b7e:	693b      	ldr	r3, [r7, #16]
}
 8041b80:	4618      	mov	r0, r3
 8041b82:	371c      	adds	r7, #28
 8041b84:	46bd      	mov	sp, r7
 8041b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041b8a:	4770      	bx	lr

08041b8c <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8041b8c:	b580      	push	{r7, lr}
 8041b8e:	b086      	sub	sp, #24
 8041b90:	af00      	add	r7, sp, #0
 8041b92:	60f8      	str	r0, [r7, #12]
 8041b94:	60b9      	str	r1, [r7, #8]
 8041b96:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8041b9a:	4b23      	ldr	r3, [pc, #140]	@ (8041c28 <HAL_FLASH_Program+0x9c>)
 8041b9c:	7e1b      	ldrb	r3, [r3, #24]
 8041b9e:	2b01      	cmp	r3, #1
 8041ba0:	d101      	bne.n	8041ba6 <HAL_FLASH_Program+0x1a>
 8041ba2:	2302      	movs	r3, #2
 8041ba4:	e03b      	b.n	8041c1e <HAL_FLASH_Program+0x92>
 8041ba6:	4b20      	ldr	r3, [pc, #128]	@ (8041c28 <HAL_FLASH_Program+0x9c>)
 8041ba8:	2201      	movs	r2, #1
 8041baa:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8041bac:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8041bb0:	f000 f89c 	bl	8041cec <FLASH_WaitForLastOperation>
 8041bb4:	4603      	mov	r3, r0
 8041bb6:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8041bb8:	7dfb      	ldrb	r3, [r7, #23]
 8041bba:	2b00      	cmp	r3, #0
 8041bbc:	d12b      	bne.n	8041c16 <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8041bbe:	68fb      	ldr	r3, [r7, #12]
 8041bc0:	2b00      	cmp	r3, #0
 8041bc2:	d105      	bne.n	8041bd0 <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8041bc4:	783b      	ldrb	r3, [r7, #0]
 8041bc6:	4619      	mov	r1, r3
 8041bc8:	68b8      	ldr	r0, [r7, #8]
 8041bca:	f000 f947 	bl	8041e5c <FLASH_Program_Byte>
 8041bce:	e016      	b.n	8041bfe <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8041bd0:	68fb      	ldr	r3, [r7, #12]
 8041bd2:	2b01      	cmp	r3, #1
 8041bd4:	d105      	bne.n	8041be2 <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8041bd6:	883b      	ldrh	r3, [r7, #0]
 8041bd8:	4619      	mov	r1, r3
 8041bda:	68b8      	ldr	r0, [r7, #8]
 8041bdc:	f000 f91a 	bl	8041e14 <FLASH_Program_HalfWord>
 8041be0:	e00d      	b.n	8041bfe <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8041be2:	68fb      	ldr	r3, [r7, #12]
 8041be4:	2b02      	cmp	r3, #2
 8041be6:	d105      	bne.n	8041bf4 <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8041be8:	683b      	ldr	r3, [r7, #0]
 8041bea:	4619      	mov	r1, r3
 8041bec:	68b8      	ldr	r0, [r7, #8]
 8041bee:	f000 f8ef 	bl	8041dd0 <FLASH_Program_Word>
 8041bf2:	e004      	b.n	8041bfe <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8041bf4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8041bf8:	68b8      	ldr	r0, [r7, #8]
 8041bfa:	f000 f8b7 	bl	8041d6c <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8041bfe:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8041c02:	f000 f873 	bl	8041cec <FLASH_WaitForLastOperation>
 8041c06:	4603      	mov	r3, r0
 8041c08:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8041c0a:	4b08      	ldr	r3, [pc, #32]	@ (8041c2c <HAL_FLASH_Program+0xa0>)
 8041c0c:	691b      	ldr	r3, [r3, #16]
 8041c0e:	4a07      	ldr	r2, [pc, #28]	@ (8041c2c <HAL_FLASH_Program+0xa0>)
 8041c10:	f023 0301 	bic.w	r3, r3, #1
 8041c14:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8041c16:	4b04      	ldr	r3, [pc, #16]	@ (8041c28 <HAL_FLASH_Program+0x9c>)
 8041c18:	2200      	movs	r2, #0
 8041c1a:	761a      	strb	r2, [r3, #24]

  return status;
 8041c1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8041c1e:	4618      	mov	r0, r3
 8041c20:	3718      	adds	r7, #24
 8041c22:	46bd      	mov	sp, r7
 8041c24:	bd80      	pop	{r7, pc}
 8041c26:	bf00      	nop
 8041c28:	200001f4 	.word	0x200001f4
 8041c2c:	40023c00 	.word	0x40023c00

08041c30 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8041c30:	b480      	push	{r7}
 8041c32:	b083      	sub	sp, #12
 8041c34:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8041c36:	2300      	movs	r3, #0
 8041c38:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8041c3a:	4b0b      	ldr	r3, [pc, #44]	@ (8041c68 <HAL_FLASH_Unlock+0x38>)
 8041c3c:	691b      	ldr	r3, [r3, #16]
 8041c3e:	2b00      	cmp	r3, #0
 8041c40:	da0b      	bge.n	8041c5a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8041c42:	4b09      	ldr	r3, [pc, #36]	@ (8041c68 <HAL_FLASH_Unlock+0x38>)
 8041c44:	4a09      	ldr	r2, [pc, #36]	@ (8041c6c <HAL_FLASH_Unlock+0x3c>)
 8041c46:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8041c48:	4b07      	ldr	r3, [pc, #28]	@ (8041c68 <HAL_FLASH_Unlock+0x38>)
 8041c4a:	4a09      	ldr	r2, [pc, #36]	@ (8041c70 <HAL_FLASH_Unlock+0x40>)
 8041c4c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8041c4e:	4b06      	ldr	r3, [pc, #24]	@ (8041c68 <HAL_FLASH_Unlock+0x38>)
 8041c50:	691b      	ldr	r3, [r3, #16]
 8041c52:	2b00      	cmp	r3, #0
 8041c54:	da01      	bge.n	8041c5a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8041c56:	2301      	movs	r3, #1
 8041c58:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8041c5a:	79fb      	ldrb	r3, [r7, #7]
}
 8041c5c:	4618      	mov	r0, r3
 8041c5e:	370c      	adds	r7, #12
 8041c60:	46bd      	mov	sp, r7
 8041c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041c66:	4770      	bx	lr
 8041c68:	40023c00 	.word	0x40023c00
 8041c6c:	45670123 	.word	0x45670123
 8041c70:	cdef89ab 	.word	0xcdef89ab

08041c74 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8041c74:	b480      	push	{r7}
 8041c76:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8041c78:	4b05      	ldr	r3, [pc, #20]	@ (8041c90 <HAL_FLASH_Lock+0x1c>)
 8041c7a:	691b      	ldr	r3, [r3, #16]
 8041c7c:	4a04      	ldr	r2, [pc, #16]	@ (8041c90 <HAL_FLASH_Lock+0x1c>)
 8041c7e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8041c82:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8041c84:	2300      	movs	r3, #0
}
 8041c86:	4618      	mov	r0, r3
 8041c88:	46bd      	mov	sp, r7
 8041c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041c8e:	4770      	bx	lr
 8041c90:	40023c00 	.word	0x40023c00

08041c94 <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Control Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
 8041c94:	b480      	push	{r7}
 8041c96:	af00      	add	r7, sp, #0
  if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != RESET)
 8041c98:	4b09      	ldr	r3, [pc, #36]	@ (8041cc0 <HAL_FLASH_OB_Unlock+0x2c>)
 8041c9a:	695b      	ldr	r3, [r3, #20]
 8041c9c:	f003 0301 	and.w	r3, r3, #1
 8041ca0:	2b00      	cmp	r3, #0
 8041ca2:	d007      	beq.n	8041cb4 <HAL_FLASH_OB_Unlock+0x20>
  {
    /* Authorizes the Option Byte register programming */
    FLASH->OPTKEYR = FLASH_OPT_KEY1;
 8041ca4:	4b06      	ldr	r3, [pc, #24]	@ (8041cc0 <HAL_FLASH_OB_Unlock+0x2c>)
 8041ca6:	4a07      	ldr	r2, [pc, #28]	@ (8041cc4 <HAL_FLASH_OB_Unlock+0x30>)
 8041ca8:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_OPT_KEY2;
 8041caa:	4b05      	ldr	r3, [pc, #20]	@ (8041cc0 <HAL_FLASH_OB_Unlock+0x2c>)
 8041cac:	4a06      	ldr	r2, [pc, #24]	@ (8041cc8 <HAL_FLASH_OB_Unlock+0x34>)
 8041cae:	609a      	str	r2, [r3, #8]
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8041cb0:	2300      	movs	r3, #0
 8041cb2:	e000      	b.n	8041cb6 <HAL_FLASH_OB_Unlock+0x22>
    return HAL_ERROR;
 8041cb4:	2301      	movs	r3, #1
}
 8041cb6:	4618      	mov	r0, r3
 8041cb8:	46bd      	mov	sp, r7
 8041cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041cbe:	4770      	bx	lr
 8041cc0:	40023c00 	.word	0x40023c00
 8041cc4:	08192a3b 	.word	0x08192a3b
 8041cc8:	4c5d6e7f 	.word	0x4c5d6e7f

08041ccc <HAL_FLASH_OB_Lock>:
/**
  * @brief  Lock the FLASH Option Control Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
 8041ccc:	b480      	push	{r7}
 8041cce:	af00      	add	r7, sp, #0
  /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
  FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8041cd0:	4b05      	ldr	r3, [pc, #20]	@ (8041ce8 <HAL_FLASH_OB_Lock+0x1c>)
 8041cd2:	695b      	ldr	r3, [r3, #20]
 8041cd4:	4a04      	ldr	r2, [pc, #16]	@ (8041ce8 <HAL_FLASH_OB_Lock+0x1c>)
 8041cd6:	f043 0301 	orr.w	r3, r3, #1
 8041cda:	6153      	str	r3, [r2, #20]

  return HAL_OK;
 8041cdc:	2300      	movs	r3, #0
}
 8041cde:	4618      	mov	r0, r3
 8041ce0:	46bd      	mov	sp, r7
 8041ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041ce6:	4770      	bx	lr
 8041ce8:	40023c00 	.word	0x40023c00

08041cec <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8041cec:	b580      	push	{r7, lr}
 8041cee:	b084      	sub	sp, #16
 8041cf0:	af00      	add	r7, sp, #0
 8041cf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8041cf4:	2300      	movs	r3, #0
 8041cf6:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8041cf8:	4b1a      	ldr	r3, [pc, #104]	@ (8041d64 <FLASH_WaitForLastOperation+0x78>)
 8041cfa:	2200      	movs	r2, #0
 8041cfc:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8041cfe:	f7ff fe0d 	bl	804191c <HAL_GetTick>
 8041d02:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8041d04:	e010      	b.n	8041d28 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8041d06:	687b      	ldr	r3, [r7, #4]
 8041d08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8041d0c:	d00c      	beq.n	8041d28 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8041d0e:	687b      	ldr	r3, [r7, #4]
 8041d10:	2b00      	cmp	r3, #0
 8041d12:	d007      	beq.n	8041d24 <FLASH_WaitForLastOperation+0x38>
 8041d14:	f7ff fe02 	bl	804191c <HAL_GetTick>
 8041d18:	4602      	mov	r2, r0
 8041d1a:	68fb      	ldr	r3, [r7, #12]
 8041d1c:	1ad3      	subs	r3, r2, r3
 8041d1e:	687a      	ldr	r2, [r7, #4]
 8041d20:	429a      	cmp	r2, r3
 8041d22:	d201      	bcs.n	8041d28 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8041d24:	2303      	movs	r3, #3
 8041d26:	e019      	b.n	8041d5c <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8041d28:	4b0f      	ldr	r3, [pc, #60]	@ (8041d68 <FLASH_WaitForLastOperation+0x7c>)
 8041d2a:	68db      	ldr	r3, [r3, #12]
 8041d2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8041d30:	2b00      	cmp	r3, #0
 8041d32:	d1e8      	bne.n	8041d06 <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8041d34:	4b0c      	ldr	r3, [pc, #48]	@ (8041d68 <FLASH_WaitForLastOperation+0x7c>)
 8041d36:	68db      	ldr	r3, [r3, #12]
 8041d38:	f003 0301 	and.w	r3, r3, #1
 8041d3c:	2b00      	cmp	r3, #0
 8041d3e:	d002      	beq.n	8041d46 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8041d40:	4b09      	ldr	r3, [pc, #36]	@ (8041d68 <FLASH_WaitForLastOperation+0x7c>)
 8041d42:	2201      	movs	r2, #1
 8041d44:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8041d46:	4b08      	ldr	r3, [pc, #32]	@ (8041d68 <FLASH_WaitForLastOperation+0x7c>)
 8041d48:	68db      	ldr	r3, [r3, #12]
 8041d4a:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 8041d4e:	2b00      	cmp	r3, #0
 8041d50:	d003      	beq.n	8041d5a <FLASH_WaitForLastOperation+0x6e>
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8041d52:	f000 f8a5 	bl	8041ea0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8041d56:	2301      	movs	r3, #1
 8041d58:	e000      	b.n	8041d5c <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8041d5a:	2300      	movs	r3, #0

}
 8041d5c:	4618      	mov	r0, r3
 8041d5e:	3710      	adds	r7, #16
 8041d60:	46bd      	mov	sp, r7
 8041d62:	bd80      	pop	{r7, pc}
 8041d64:	200001f4 	.word	0x200001f4
 8041d68:	40023c00 	.word	0x40023c00

08041d6c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8041d6c:	b480      	push	{r7}
 8041d6e:	b085      	sub	sp, #20
 8041d70:	af00      	add	r7, sp, #0
 8041d72:	60f8      	str	r0, [r7, #12]
 8041d74:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8041d78:	4b14      	ldr	r3, [pc, #80]	@ (8041dcc <FLASH_Program_DoubleWord+0x60>)
 8041d7a:	691b      	ldr	r3, [r3, #16]
 8041d7c:	4a13      	ldr	r2, [pc, #76]	@ (8041dcc <FLASH_Program_DoubleWord+0x60>)
 8041d7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8041d82:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8041d84:	4b11      	ldr	r3, [pc, #68]	@ (8041dcc <FLASH_Program_DoubleWord+0x60>)
 8041d86:	691b      	ldr	r3, [r3, #16]
 8041d88:	4a10      	ldr	r2, [pc, #64]	@ (8041dcc <FLASH_Program_DoubleWord+0x60>)
 8041d8a:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8041d8e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8041d90:	4b0e      	ldr	r3, [pc, #56]	@ (8041dcc <FLASH_Program_DoubleWord+0x60>)
 8041d92:	691b      	ldr	r3, [r3, #16]
 8041d94:	4a0d      	ldr	r2, [pc, #52]	@ (8041dcc <FLASH_Program_DoubleWord+0x60>)
 8041d96:	f043 0301 	orr.w	r3, r3, #1
 8041d9a:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 8041d9c:	68fb      	ldr	r3, [r7, #12]
 8041d9e:	683a      	ldr	r2, [r7, #0]
 8041da0:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8041da2:	f3bf 8f6f 	isb	sy
}
 8041da6:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 8041da8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8041dac:	f04f 0200 	mov.w	r2, #0
 8041db0:	f04f 0300 	mov.w	r3, #0
 8041db4:	000a      	movs	r2, r1
 8041db6:	2300      	movs	r3, #0
 8041db8:	68f9      	ldr	r1, [r7, #12]
 8041dba:	3104      	adds	r1, #4
 8041dbc:	4613      	mov	r3, r2
 8041dbe:	600b      	str	r3, [r1, #0]
}
 8041dc0:	bf00      	nop
 8041dc2:	3714      	adds	r7, #20
 8041dc4:	46bd      	mov	sp, r7
 8041dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041dca:	4770      	bx	lr
 8041dcc:	40023c00 	.word	0x40023c00

08041dd0 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8041dd0:	b480      	push	{r7}
 8041dd2:	b083      	sub	sp, #12
 8041dd4:	af00      	add	r7, sp, #0
 8041dd6:	6078      	str	r0, [r7, #4]
 8041dd8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8041dda:	4b0d      	ldr	r3, [pc, #52]	@ (8041e10 <FLASH_Program_Word+0x40>)
 8041ddc:	691b      	ldr	r3, [r3, #16]
 8041dde:	4a0c      	ldr	r2, [pc, #48]	@ (8041e10 <FLASH_Program_Word+0x40>)
 8041de0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8041de4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8041de6:	4b0a      	ldr	r3, [pc, #40]	@ (8041e10 <FLASH_Program_Word+0x40>)
 8041de8:	691b      	ldr	r3, [r3, #16]
 8041dea:	4a09      	ldr	r2, [pc, #36]	@ (8041e10 <FLASH_Program_Word+0x40>)
 8041dec:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8041df0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8041df2:	4b07      	ldr	r3, [pc, #28]	@ (8041e10 <FLASH_Program_Word+0x40>)
 8041df4:	691b      	ldr	r3, [r3, #16]
 8041df6:	4a06      	ldr	r2, [pc, #24]	@ (8041e10 <FLASH_Program_Word+0x40>)
 8041df8:	f043 0301 	orr.w	r3, r3, #1
 8041dfc:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 8041dfe:	687b      	ldr	r3, [r7, #4]
 8041e00:	683a      	ldr	r2, [r7, #0]
 8041e02:	601a      	str	r2, [r3, #0]
}
 8041e04:	bf00      	nop
 8041e06:	370c      	adds	r7, #12
 8041e08:	46bd      	mov	sp, r7
 8041e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041e0e:	4770      	bx	lr
 8041e10:	40023c00 	.word	0x40023c00

08041e14 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8041e14:	b480      	push	{r7}
 8041e16:	b083      	sub	sp, #12
 8041e18:	af00      	add	r7, sp, #0
 8041e1a:	6078      	str	r0, [r7, #4]
 8041e1c:	460b      	mov	r3, r1
 8041e1e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8041e20:	4b0d      	ldr	r3, [pc, #52]	@ (8041e58 <FLASH_Program_HalfWord+0x44>)
 8041e22:	691b      	ldr	r3, [r3, #16]
 8041e24:	4a0c      	ldr	r2, [pc, #48]	@ (8041e58 <FLASH_Program_HalfWord+0x44>)
 8041e26:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8041e2a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8041e2c:	4b0a      	ldr	r3, [pc, #40]	@ (8041e58 <FLASH_Program_HalfWord+0x44>)
 8041e2e:	691b      	ldr	r3, [r3, #16]
 8041e30:	4a09      	ldr	r2, [pc, #36]	@ (8041e58 <FLASH_Program_HalfWord+0x44>)
 8041e32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8041e36:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8041e38:	4b07      	ldr	r3, [pc, #28]	@ (8041e58 <FLASH_Program_HalfWord+0x44>)
 8041e3a:	691b      	ldr	r3, [r3, #16]
 8041e3c:	4a06      	ldr	r2, [pc, #24]	@ (8041e58 <FLASH_Program_HalfWord+0x44>)
 8041e3e:	f043 0301 	orr.w	r3, r3, #1
 8041e42:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8041e44:	687b      	ldr	r3, [r7, #4]
 8041e46:	887a      	ldrh	r2, [r7, #2]
 8041e48:	801a      	strh	r2, [r3, #0]
}
 8041e4a:	bf00      	nop
 8041e4c:	370c      	adds	r7, #12
 8041e4e:	46bd      	mov	sp, r7
 8041e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041e54:	4770      	bx	lr
 8041e56:	bf00      	nop
 8041e58:	40023c00 	.word	0x40023c00

08041e5c <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8041e5c:	b480      	push	{r7}
 8041e5e:	b083      	sub	sp, #12
 8041e60:	af00      	add	r7, sp, #0
 8041e62:	6078      	str	r0, [r7, #4]
 8041e64:	460b      	mov	r3, r1
 8041e66:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8041e68:	4b0c      	ldr	r3, [pc, #48]	@ (8041e9c <FLASH_Program_Byte+0x40>)
 8041e6a:	691b      	ldr	r3, [r3, #16]
 8041e6c:	4a0b      	ldr	r2, [pc, #44]	@ (8041e9c <FLASH_Program_Byte+0x40>)
 8041e6e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8041e72:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8041e74:	4b09      	ldr	r3, [pc, #36]	@ (8041e9c <FLASH_Program_Byte+0x40>)
 8041e76:	4a09      	ldr	r2, [pc, #36]	@ (8041e9c <FLASH_Program_Byte+0x40>)
 8041e78:	691b      	ldr	r3, [r3, #16]
 8041e7a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8041e7c:	4b07      	ldr	r3, [pc, #28]	@ (8041e9c <FLASH_Program_Byte+0x40>)
 8041e7e:	691b      	ldr	r3, [r3, #16]
 8041e80:	4a06      	ldr	r2, [pc, #24]	@ (8041e9c <FLASH_Program_Byte+0x40>)
 8041e82:	f043 0301 	orr.w	r3, r3, #1
 8041e86:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 8041e88:	687b      	ldr	r3, [r7, #4]
 8041e8a:	78fa      	ldrb	r2, [r7, #3]
 8041e8c:	701a      	strb	r2, [r3, #0]
}
 8041e8e:	bf00      	nop
 8041e90:	370c      	adds	r7, #12
 8041e92:	46bd      	mov	sp, r7
 8041e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041e98:	4770      	bx	lr
 8041e9a:	bf00      	nop
 8041e9c:	40023c00 	.word	0x40023c00

08041ea0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8041ea0:	b480      	push	{r7}
 8041ea2:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8041ea4:	4b2f      	ldr	r3, [pc, #188]	@ (8041f64 <FLASH_SetErrorCode+0xc4>)
 8041ea6:	68db      	ldr	r3, [r3, #12]
 8041ea8:	f003 0310 	and.w	r3, r3, #16
 8041eac:	2b00      	cmp	r3, #0
 8041eae:	d008      	beq.n	8041ec2 <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8041eb0:	4b2d      	ldr	r3, [pc, #180]	@ (8041f68 <FLASH_SetErrorCode+0xc8>)
 8041eb2:	69db      	ldr	r3, [r3, #28]
 8041eb4:	f043 0310 	orr.w	r3, r3, #16
 8041eb8:	4a2b      	ldr	r2, [pc, #172]	@ (8041f68 <FLASH_SetErrorCode+0xc8>)
 8041eba:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8041ebc:	4b29      	ldr	r3, [pc, #164]	@ (8041f64 <FLASH_SetErrorCode+0xc4>)
 8041ebe:	2210      	movs	r2, #16
 8041ec0:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8041ec2:	4b28      	ldr	r3, [pc, #160]	@ (8041f64 <FLASH_SetErrorCode+0xc4>)
 8041ec4:	68db      	ldr	r3, [r3, #12]
 8041ec6:	f003 0320 	and.w	r3, r3, #32
 8041eca:	2b00      	cmp	r3, #0
 8041ecc:	d008      	beq.n	8041ee0 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8041ece:	4b26      	ldr	r3, [pc, #152]	@ (8041f68 <FLASH_SetErrorCode+0xc8>)
 8041ed0:	69db      	ldr	r3, [r3, #28]
 8041ed2:	f043 0308 	orr.w	r3, r3, #8
 8041ed6:	4a24      	ldr	r2, [pc, #144]	@ (8041f68 <FLASH_SetErrorCode+0xc8>)
 8041ed8:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8041eda:	4b22      	ldr	r3, [pc, #136]	@ (8041f64 <FLASH_SetErrorCode+0xc4>)
 8041edc:	2220      	movs	r2, #32
 8041ede:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8041ee0:	4b20      	ldr	r3, [pc, #128]	@ (8041f64 <FLASH_SetErrorCode+0xc4>)
 8041ee2:	68db      	ldr	r3, [r3, #12]
 8041ee4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8041ee8:	2b00      	cmp	r3, #0
 8041eea:	d008      	beq.n	8041efe <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8041eec:	4b1e      	ldr	r3, [pc, #120]	@ (8041f68 <FLASH_SetErrorCode+0xc8>)
 8041eee:	69db      	ldr	r3, [r3, #28]
 8041ef0:	f043 0304 	orr.w	r3, r3, #4
 8041ef4:	4a1c      	ldr	r2, [pc, #112]	@ (8041f68 <FLASH_SetErrorCode+0xc8>)
 8041ef6:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8041ef8:	4b1a      	ldr	r3, [pc, #104]	@ (8041f64 <FLASH_SetErrorCode+0xc4>)
 8041efa:	2240      	movs	r2, #64	@ 0x40
 8041efc:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8041efe:	4b19      	ldr	r3, [pc, #100]	@ (8041f64 <FLASH_SetErrorCode+0xc4>)
 8041f00:	68db      	ldr	r3, [r3, #12]
 8041f02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8041f06:	2b00      	cmp	r3, #0
 8041f08:	d008      	beq.n	8041f1c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8041f0a:	4b17      	ldr	r3, [pc, #92]	@ (8041f68 <FLASH_SetErrorCode+0xc8>)
 8041f0c:	69db      	ldr	r3, [r3, #28]
 8041f0e:	f043 0302 	orr.w	r3, r3, #2
 8041f12:	4a15      	ldr	r2, [pc, #84]	@ (8041f68 <FLASH_SetErrorCode+0xc8>)
 8041f14:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8041f16:	4b13      	ldr	r3, [pc, #76]	@ (8041f64 <FLASH_SetErrorCode+0xc4>)
 8041f18:	2280      	movs	r2, #128	@ 0x80
 8041f1a:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8041f1c:	4b11      	ldr	r3, [pc, #68]	@ (8041f64 <FLASH_SetErrorCode+0xc4>)
 8041f1e:	68db      	ldr	r3, [r3, #12]
 8041f20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8041f24:	2b00      	cmp	r3, #0
 8041f26:	d009      	beq.n	8041f3c <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8041f28:	4b0f      	ldr	r3, [pc, #60]	@ (8041f68 <FLASH_SetErrorCode+0xc8>)
 8041f2a:	69db      	ldr	r3, [r3, #28]
 8041f2c:	f043 0301 	orr.w	r3, r3, #1
 8041f30:	4a0d      	ldr	r2, [pc, #52]	@ (8041f68 <FLASH_SetErrorCode+0xc8>)
 8041f32:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8041f34:	4b0b      	ldr	r3, [pc, #44]	@ (8041f64 <FLASH_SetErrorCode+0xc4>)
 8041f36:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8041f3a:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8041f3c:	4b09      	ldr	r3, [pc, #36]	@ (8041f64 <FLASH_SetErrorCode+0xc4>)
 8041f3e:	68db      	ldr	r3, [r3, #12]
 8041f40:	f003 0302 	and.w	r3, r3, #2
 8041f44:	2b00      	cmp	r3, #0
 8041f46:	d008      	beq.n	8041f5a <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8041f48:	4b07      	ldr	r3, [pc, #28]	@ (8041f68 <FLASH_SetErrorCode+0xc8>)
 8041f4a:	69db      	ldr	r3, [r3, #28]
 8041f4c:	f043 0320 	orr.w	r3, r3, #32
 8041f50:	4a05      	ldr	r2, [pc, #20]	@ (8041f68 <FLASH_SetErrorCode+0xc8>)
 8041f52:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8041f54:	4b03      	ldr	r3, [pc, #12]	@ (8041f64 <FLASH_SetErrorCode+0xc4>)
 8041f56:	2202      	movs	r2, #2
 8041f58:	60da      	str	r2, [r3, #12]
  }
}
 8041f5a:	bf00      	nop
 8041f5c:	46bd      	mov	sp, r7
 8041f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041f62:	4770      	bx	lr
 8041f64:	40023c00 	.word	0x40023c00
 8041f68:	200001f4 	.word	0x200001f4

08041f6c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8041f6c:	b580      	push	{r7, lr}
 8041f6e:	b084      	sub	sp, #16
 8041f70:	af00      	add	r7, sp, #0
 8041f72:	6078      	str	r0, [r7, #4]
 8041f74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 8041f76:	2300      	movs	r3, #0
 8041f78:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8041f7a:	4b31      	ldr	r3, [pc, #196]	@ (8042040 <HAL_FLASHEx_Erase+0xd4>)
 8041f7c:	7e1b      	ldrb	r3, [r3, #24]
 8041f7e:	2b01      	cmp	r3, #1
 8041f80:	d101      	bne.n	8041f86 <HAL_FLASHEx_Erase+0x1a>
 8041f82:	2302      	movs	r3, #2
 8041f84:	e058      	b.n	8042038 <HAL_FLASHEx_Erase+0xcc>
 8041f86:	4b2e      	ldr	r3, [pc, #184]	@ (8042040 <HAL_FLASHEx_Erase+0xd4>)
 8041f88:	2201      	movs	r2, #1
 8041f8a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8041f8c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8041f90:	f7ff feac 	bl	8041cec <FLASH_WaitForLastOperation>
 8041f94:	4603      	mov	r3, r0
 8041f96:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8041f98:	7bfb      	ldrb	r3, [r7, #15]
 8041f9a:	2b00      	cmp	r3, #0
 8041f9c:	d148      	bne.n	8042030 <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8041f9e:	683b      	ldr	r3, [r7, #0]
 8041fa0:	f04f 32ff 	mov.w	r2, #4294967295
 8041fa4:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8041fa6:	687b      	ldr	r3, [r7, #4]
 8041fa8:	681b      	ldr	r3, [r3, #0]
 8041faa:	2b01      	cmp	r3, #1
 8041fac:	d115      	bne.n	8041fda <HAL_FLASHEx_Erase+0x6e>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8041fae:	687b      	ldr	r3, [r7, #4]
 8041fb0:	691b      	ldr	r3, [r3, #16]
 8041fb2:	b2da      	uxtb	r2, r3
 8041fb4:	687b      	ldr	r3, [r7, #4]
 8041fb6:	685b      	ldr	r3, [r3, #4]
 8041fb8:	4619      	mov	r1, r3
 8041fba:	4610      	mov	r0, r2
 8041fbc:	f000 f868 	bl	8042090 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8041fc0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8041fc4:	f7ff fe92 	bl	8041cec <FLASH_WaitForLastOperation>
 8041fc8:	4603      	mov	r3, r0
 8041fca:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8041fcc:	4b1d      	ldr	r3, [pc, #116]	@ (8042044 <HAL_FLASHEx_Erase+0xd8>)
 8041fce:	691b      	ldr	r3, [r3, #16]
 8041fd0:	4a1c      	ldr	r2, [pc, #112]	@ (8042044 <HAL_FLASHEx_Erase+0xd8>)
 8041fd2:	f023 0304 	bic.w	r3, r3, #4
 8041fd6:	6113      	str	r3, [r2, #16]
 8041fd8:	e028      	b.n	804202c <HAL_FLASHEx_Erase+0xc0>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8041fda:	687b      	ldr	r3, [r7, #4]
 8041fdc:	689b      	ldr	r3, [r3, #8]
 8041fde:	60bb      	str	r3, [r7, #8]
 8041fe0:	e01c      	b.n	804201c <HAL_FLASHEx_Erase+0xb0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8041fe2:	687b      	ldr	r3, [r7, #4]
 8041fe4:	691b      	ldr	r3, [r3, #16]
 8041fe6:	b2db      	uxtb	r3, r3
 8041fe8:	4619      	mov	r1, r3
 8041fea:	68b8      	ldr	r0, [r7, #8]
 8041fec:	f000 f874 	bl	80420d8 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8041ff0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8041ff4:	f7ff fe7a 	bl	8041cec <FLASH_WaitForLastOperation>
 8041ff8:	4603      	mov	r3, r0
 8041ffa:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8041ffc:	4b11      	ldr	r3, [pc, #68]	@ (8042044 <HAL_FLASHEx_Erase+0xd8>)
 8041ffe:	691b      	ldr	r3, [r3, #16]
 8042000:	4a10      	ldr	r2, [pc, #64]	@ (8042044 <HAL_FLASHEx_Erase+0xd8>)
 8042002:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 8042006:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8042008:	7bfb      	ldrb	r3, [r7, #15]
 804200a:	2b00      	cmp	r3, #0
 804200c:	d003      	beq.n	8042016 <HAL_FLASHEx_Erase+0xaa>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 804200e:	683b      	ldr	r3, [r7, #0]
 8042010:	68ba      	ldr	r2, [r7, #8]
 8042012:	601a      	str	r2, [r3, #0]
          break;
 8042014:	e00a      	b.n	804202c <HAL_FLASHEx_Erase+0xc0>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8042016:	68bb      	ldr	r3, [r7, #8]
 8042018:	3301      	adds	r3, #1
 804201a:	60bb      	str	r3, [r7, #8]
 804201c:	687b      	ldr	r3, [r7, #4]
 804201e:	68da      	ldr	r2, [r3, #12]
 8042020:	687b      	ldr	r3, [r7, #4]
 8042022:	689b      	ldr	r3, [r3, #8]
 8042024:	4413      	add	r3, r2
 8042026:	68ba      	ldr	r2, [r7, #8]
 8042028:	429a      	cmp	r2, r3
 804202a:	d3da      	bcc.n	8041fe2 <HAL_FLASHEx_Erase+0x76>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 804202c:	f000 f8e8 	bl	8042200 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8042030:	4b03      	ldr	r3, [pc, #12]	@ (8042040 <HAL_FLASHEx_Erase+0xd4>)
 8042032:	2200      	movs	r2, #0
 8042034:	761a      	strb	r2, [r3, #24]

  return status;
 8042036:	7bfb      	ldrb	r3, [r7, #15]
}
 8042038:	4618      	mov	r0, r3
 804203a:	3710      	adds	r7, #16
 804203c:	46bd      	mov	sp, r7
 804203e:	bd80      	pop	{r7, pc}
 8042040:	200001f4 	.word	0x200001f4
 8042044:	40023c00 	.word	0x40023c00

08042048 <HAL_FLASHEx_OBGetConfig>:
  *         contains the configuration information for the programming.
  *
  * @retval None
  */
void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
{
 8042048:	b580      	push	{r7, lr}
 804204a:	b082      	sub	sp, #8
 804204c:	af00      	add	r7, sp, #0
 804204e:	6078      	str	r0, [r7, #4]
  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER | OPTIONBYTE_BOR;
 8042050:	687b      	ldr	r3, [r7, #4]
 8042052:	220f      	movs	r2, #15
 8042054:	601a      	str	r2, [r3, #0]

  /*Get WRP*/
  pOBInit->WRPSector = (uint32_t)FLASH_OB_GetWRP();
 8042056:	f000 f897 	bl	8042188 <FLASH_OB_GetWRP>
 804205a:	4603      	mov	r3, r0
 804205c:	461a      	mov	r2, r3
 804205e:	687b      	ldr	r3, [r7, #4]
 8042060:	609a      	str	r2, [r3, #8]

  /*Get RDP Level*/
  pOBInit->RDPLevel = (uint32_t)FLASH_OB_GetRDP();
 8042062:	f000 f89d 	bl	80421a0 <FLASH_OB_GetRDP>
 8042066:	4603      	mov	r3, r0
 8042068:	461a      	mov	r2, r3
 804206a:	687b      	ldr	r3, [r7, #4]
 804206c:	611a      	str	r2, [r3, #16]

  /*Get USER*/
  pOBInit->USERConfig = (uint8_t)FLASH_OB_GetUser();
 804206e:	f000 f87b 	bl	8042168 <FLASH_OB_GetUser>
 8042072:	4603      	mov	r3, r0
 8042074:	461a      	mov	r2, r3
 8042076:	687b      	ldr	r3, [r7, #4]
 8042078:	761a      	strb	r2, [r3, #24]

  /*Get BOR Level*/
  pOBInit->BORLevel = (uint32_t)FLASH_OB_GetBOR();
 804207a:	f000 f8b1 	bl	80421e0 <FLASH_OB_GetBOR>
 804207e:	4603      	mov	r3, r0
 8042080:	461a      	mov	r2, r3
 8042082:	687b      	ldr	r3, [r7, #4]
 8042084:	615a      	str	r2, [r3, #20]
}
 8042086:	bf00      	nop
 8042088:	3708      	adds	r7, #8
 804208a:	46bd      	mov	sp, r7
 804208c:	bd80      	pop	{r7, pc}
	...

08042090 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8042090:	b480      	push	{r7}
 8042092:	b083      	sub	sp, #12
 8042094:	af00      	add	r7, sp, #0
 8042096:	4603      	mov	r3, r0
 8042098:	6039      	str	r1, [r7, #0]
 804209a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 804209c:	4b0d      	ldr	r3, [pc, #52]	@ (80420d4 <FLASH_MassErase+0x44>)
 804209e:	691b      	ldr	r3, [r3, #16]
 80420a0:	4a0c      	ldr	r2, [pc, #48]	@ (80420d4 <FLASH_MassErase+0x44>)
 80420a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80420a6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 80420a8:	4b0a      	ldr	r3, [pc, #40]	@ (80420d4 <FLASH_MassErase+0x44>)
 80420aa:	691b      	ldr	r3, [r3, #16]
 80420ac:	4a09      	ldr	r2, [pc, #36]	@ (80420d4 <FLASH_MassErase+0x44>)
 80420ae:	f043 0304 	orr.w	r3, r3, #4
 80420b2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 80420b4:	4b07      	ldr	r3, [pc, #28]	@ (80420d4 <FLASH_MassErase+0x44>)
 80420b6:	691a      	ldr	r2, [r3, #16]
 80420b8:	79fb      	ldrb	r3, [r7, #7]
 80420ba:	021b      	lsls	r3, r3, #8
 80420bc:	4313      	orrs	r3, r2
 80420be:	4a05      	ldr	r2, [pc, #20]	@ (80420d4 <FLASH_MassErase+0x44>)
 80420c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80420c4:	6113      	str	r3, [r2, #16]
}
 80420c6:	bf00      	nop
 80420c8:	370c      	adds	r7, #12
 80420ca:	46bd      	mov	sp, r7
 80420cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80420d0:	4770      	bx	lr
 80420d2:	bf00      	nop
 80420d4:	40023c00 	.word	0x40023c00

080420d8 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80420d8:	b480      	push	{r7}
 80420da:	b085      	sub	sp, #20
 80420dc:	af00      	add	r7, sp, #0
 80420de:	6078      	str	r0, [r7, #4]
 80420e0:	460b      	mov	r3, r1
 80420e2:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80420e4:	2300      	movs	r3, #0
 80420e6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80420e8:	78fb      	ldrb	r3, [r7, #3]
 80420ea:	2b00      	cmp	r3, #0
 80420ec:	d102      	bne.n	80420f4 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 80420ee:	2300      	movs	r3, #0
 80420f0:	60fb      	str	r3, [r7, #12]
 80420f2:	e010      	b.n	8042116 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80420f4:	78fb      	ldrb	r3, [r7, #3]
 80420f6:	2b01      	cmp	r3, #1
 80420f8:	d103      	bne.n	8042102 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80420fa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80420fe:	60fb      	str	r3, [r7, #12]
 8042100:	e009      	b.n	8042116 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8042102:	78fb      	ldrb	r3, [r7, #3]
 8042104:	2b02      	cmp	r3, #2
 8042106:	d103      	bne.n	8042110 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8042108:	f44f 7300 	mov.w	r3, #512	@ 0x200
 804210c:	60fb      	str	r3, [r7, #12]
 804210e:	e002      	b.n	8042116 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8042110:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8042114:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8042116:	4b13      	ldr	r3, [pc, #76]	@ (8042164 <FLASH_Erase_Sector+0x8c>)
 8042118:	691b      	ldr	r3, [r3, #16]
 804211a:	4a12      	ldr	r2, [pc, #72]	@ (8042164 <FLASH_Erase_Sector+0x8c>)
 804211c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8042120:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8042122:	4b10      	ldr	r3, [pc, #64]	@ (8042164 <FLASH_Erase_Sector+0x8c>)
 8042124:	691a      	ldr	r2, [r3, #16]
 8042126:	490f      	ldr	r1, [pc, #60]	@ (8042164 <FLASH_Erase_Sector+0x8c>)
 8042128:	68fb      	ldr	r3, [r7, #12]
 804212a:	4313      	orrs	r3, r2
 804212c:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 804212e:	4b0d      	ldr	r3, [pc, #52]	@ (8042164 <FLASH_Erase_Sector+0x8c>)
 8042130:	691b      	ldr	r3, [r3, #16]
 8042132:	4a0c      	ldr	r2, [pc, #48]	@ (8042164 <FLASH_Erase_Sector+0x8c>)
 8042134:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8042138:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 804213a:	4b0a      	ldr	r3, [pc, #40]	@ (8042164 <FLASH_Erase_Sector+0x8c>)
 804213c:	691a      	ldr	r2, [r3, #16]
 804213e:	687b      	ldr	r3, [r7, #4]
 8042140:	00db      	lsls	r3, r3, #3
 8042142:	4313      	orrs	r3, r2
 8042144:	4a07      	ldr	r2, [pc, #28]	@ (8042164 <FLASH_Erase_Sector+0x8c>)
 8042146:	f043 0302 	orr.w	r3, r3, #2
 804214a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 804214c:	4b05      	ldr	r3, [pc, #20]	@ (8042164 <FLASH_Erase_Sector+0x8c>)
 804214e:	691b      	ldr	r3, [r3, #16]
 8042150:	4a04      	ldr	r2, [pc, #16]	@ (8042164 <FLASH_Erase_Sector+0x8c>)
 8042152:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8042156:	6113      	str	r3, [r2, #16]
}
 8042158:	bf00      	nop
 804215a:	3714      	adds	r7, #20
 804215c:	46bd      	mov	sp, r7
 804215e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042162:	4770      	bx	lr
 8042164:	40023c00 	.word	0x40023c00

08042168 <FLASH_OB_GetUser>:
  * @brief  Return the FLASH User Option Byte value.
  * @retval uint8_t FLASH User Option Bytes values: IWDG_SW(Bit0), RST_STOP(Bit1)
  *         and RST_STDBY(Bit2).
  */
static uint8_t FLASH_OB_GetUser(void)
{
 8042168:	b480      	push	{r7}
 804216a:	af00      	add	r7, sp, #0
  /* Return the User Option Byte */
  return ((uint8_t)(FLASH->OPTCR & 0xE0));
 804216c:	4b05      	ldr	r3, [pc, #20]	@ (8042184 <FLASH_OB_GetUser+0x1c>)
 804216e:	695b      	ldr	r3, [r3, #20]
 8042170:	b2db      	uxtb	r3, r3
 8042172:	f023 031f 	bic.w	r3, r3, #31
 8042176:	b2db      	uxtb	r3, r3
}
 8042178:	4618      	mov	r0, r3
 804217a:	46bd      	mov	sp, r7
 804217c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042180:	4770      	bx	lr
 8042182:	bf00      	nop
 8042184:	40023c00 	.word	0x40023c00

08042188 <FLASH_OB_GetWRP>:
/**
  * @brief  Return the FLASH Write Protection Option Bytes value.
  * @retval uint16_t FLASH Write Protection Option Bytes value
  */
static uint16_t FLASH_OB_GetWRP(void)
{
 8042188:	b480      	push	{r7}
 804218a:	af00      	add	r7, sp, #0
  /* Return the FLASH write protection Register value */
  return (*(__IO uint16_t *)(OPTCR_BYTE2_ADDRESS));
 804218c:	4b03      	ldr	r3, [pc, #12]	@ (804219c <FLASH_OB_GetWRP+0x14>)
 804218e:	881b      	ldrh	r3, [r3, #0]
 8042190:	b29b      	uxth	r3, r3
}
 8042192:	4618      	mov	r0, r3
 8042194:	46bd      	mov	sp, r7
 8042196:	f85d 7b04 	ldr.w	r7, [sp], #4
 804219a:	4770      	bx	lr
 804219c:	40023c16 	.word	0x40023c16

080421a0 <FLASH_OB_GetRDP>:
  *            @arg OB_RDP_LEVEL_0: No protection
  *            @arg OB_RDP_LEVEL_1: Read protection of the memory
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  */
static uint8_t FLASH_OB_GetRDP(void)
{
 80421a0:	b480      	push	{r7}
 80421a2:	b083      	sub	sp, #12
 80421a4:	af00      	add	r7, sp, #0
  uint8_t readstatus = OB_RDP_LEVEL_0;
 80421a6:	23aa      	movs	r3, #170	@ 0xaa
 80421a8:	71fb      	strb	r3, [r7, #7]

  if (*(__IO uint8_t *)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_2)
 80421aa:	4b0c      	ldr	r3, [pc, #48]	@ (80421dc <FLASH_OB_GetRDP+0x3c>)
 80421ac:	781b      	ldrb	r3, [r3, #0]
 80421ae:	b2db      	uxtb	r3, r3
 80421b0:	2bcc      	cmp	r3, #204	@ 0xcc
 80421b2:	d102      	bne.n	80421ba <FLASH_OB_GetRDP+0x1a>
  {
    readstatus = OB_RDP_LEVEL_2;
 80421b4:	23cc      	movs	r3, #204	@ 0xcc
 80421b6:	71fb      	strb	r3, [r7, #7]
 80421b8:	e009      	b.n	80421ce <FLASH_OB_GetRDP+0x2e>
  }
  else if (*(__IO uint8_t *)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_0)
 80421ba:	4b08      	ldr	r3, [pc, #32]	@ (80421dc <FLASH_OB_GetRDP+0x3c>)
 80421bc:	781b      	ldrb	r3, [r3, #0]
 80421be:	b2db      	uxtb	r3, r3
 80421c0:	2baa      	cmp	r3, #170	@ 0xaa
 80421c2:	d102      	bne.n	80421ca <FLASH_OB_GetRDP+0x2a>
  {
    readstatus = OB_RDP_LEVEL_0;
 80421c4:	23aa      	movs	r3, #170	@ 0xaa
 80421c6:	71fb      	strb	r3, [r7, #7]
 80421c8:	e001      	b.n	80421ce <FLASH_OB_GetRDP+0x2e>
  }
  else
  {
    readstatus = OB_RDP_LEVEL_1;
 80421ca:	2355      	movs	r3, #85	@ 0x55
 80421cc:	71fb      	strb	r3, [r7, #7]
  }

  return readstatus;
 80421ce:	79fb      	ldrb	r3, [r7, #7]
}
 80421d0:	4618      	mov	r0, r3
 80421d2:	370c      	adds	r7, #12
 80421d4:	46bd      	mov	sp, r7
 80421d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80421da:	4770      	bx	lr
 80421dc:	40023c15 	.word	0x40023c15

080421e0 <FLASH_OB_GetBOR>:
  *           - OB_BOR_LEVEL2: Supply voltage ranges from 2.4 to 2.7 V
  *           - OB_BOR_LEVEL1: Supply voltage ranges from 2.1 to 2.4 V
  *           - OB_BOR_OFF   : Supply voltage ranges from 1.62 to 2.1 V
  */
static uint8_t FLASH_OB_GetBOR(void)
{
 80421e0:	b480      	push	{r7}
 80421e2:	af00      	add	r7, sp, #0
  /* Return the FLASH BOR level */
  return (uint8_t)(*(__IO uint8_t *)(OPTCR_BYTE0_ADDRESS) & (uint8_t)0x0C);
 80421e4:	4b05      	ldr	r3, [pc, #20]	@ (80421fc <FLASH_OB_GetBOR+0x1c>)
 80421e6:	781b      	ldrb	r3, [r3, #0]
 80421e8:	b2db      	uxtb	r3, r3
 80421ea:	f003 030c 	and.w	r3, r3, #12
 80421ee:	b2db      	uxtb	r3, r3
}
 80421f0:	4618      	mov	r0, r3
 80421f2:	46bd      	mov	sp, r7
 80421f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80421f8:	4770      	bx	lr
 80421fa:	bf00      	nop
 80421fc:	40023c14 	.word	0x40023c14

08042200 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8042200:	b480      	push	{r7}
 8042202:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8042204:	4b20      	ldr	r3, [pc, #128]	@ (8042288 <FLASH_FlushCaches+0x88>)
 8042206:	681b      	ldr	r3, [r3, #0]
 8042208:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 804220c:	2b00      	cmp	r3, #0
 804220e:	d017      	beq.n	8042240 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8042210:	4b1d      	ldr	r3, [pc, #116]	@ (8042288 <FLASH_FlushCaches+0x88>)
 8042212:	681b      	ldr	r3, [r3, #0]
 8042214:	4a1c      	ldr	r2, [pc, #112]	@ (8042288 <FLASH_FlushCaches+0x88>)
 8042216:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 804221a:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 804221c:	4b1a      	ldr	r3, [pc, #104]	@ (8042288 <FLASH_FlushCaches+0x88>)
 804221e:	681b      	ldr	r3, [r3, #0]
 8042220:	4a19      	ldr	r2, [pc, #100]	@ (8042288 <FLASH_FlushCaches+0x88>)
 8042222:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8042226:	6013      	str	r3, [r2, #0]
 8042228:	4b17      	ldr	r3, [pc, #92]	@ (8042288 <FLASH_FlushCaches+0x88>)
 804222a:	681b      	ldr	r3, [r3, #0]
 804222c:	4a16      	ldr	r2, [pc, #88]	@ (8042288 <FLASH_FlushCaches+0x88>)
 804222e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8042232:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8042234:	4b14      	ldr	r3, [pc, #80]	@ (8042288 <FLASH_FlushCaches+0x88>)
 8042236:	681b      	ldr	r3, [r3, #0]
 8042238:	4a13      	ldr	r2, [pc, #76]	@ (8042288 <FLASH_FlushCaches+0x88>)
 804223a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 804223e:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8042240:	4b11      	ldr	r3, [pc, #68]	@ (8042288 <FLASH_FlushCaches+0x88>)
 8042242:	681b      	ldr	r3, [r3, #0]
 8042244:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8042248:	2b00      	cmp	r3, #0
 804224a:	d017      	beq.n	804227c <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 804224c:	4b0e      	ldr	r3, [pc, #56]	@ (8042288 <FLASH_FlushCaches+0x88>)
 804224e:	681b      	ldr	r3, [r3, #0]
 8042250:	4a0d      	ldr	r2, [pc, #52]	@ (8042288 <FLASH_FlushCaches+0x88>)
 8042252:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8042256:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8042258:	4b0b      	ldr	r3, [pc, #44]	@ (8042288 <FLASH_FlushCaches+0x88>)
 804225a:	681b      	ldr	r3, [r3, #0]
 804225c:	4a0a      	ldr	r2, [pc, #40]	@ (8042288 <FLASH_FlushCaches+0x88>)
 804225e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8042262:	6013      	str	r3, [r2, #0]
 8042264:	4b08      	ldr	r3, [pc, #32]	@ (8042288 <FLASH_FlushCaches+0x88>)
 8042266:	681b      	ldr	r3, [r3, #0]
 8042268:	4a07      	ldr	r2, [pc, #28]	@ (8042288 <FLASH_FlushCaches+0x88>)
 804226a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 804226e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8042270:	4b05      	ldr	r3, [pc, #20]	@ (8042288 <FLASH_FlushCaches+0x88>)
 8042272:	681b      	ldr	r3, [r3, #0]
 8042274:	4a04      	ldr	r2, [pc, #16]	@ (8042288 <FLASH_FlushCaches+0x88>)
 8042276:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 804227a:	6013      	str	r3, [r2, #0]
  }
}
 804227c:	bf00      	nop
 804227e:	46bd      	mov	sp, r7
 8042280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042284:	4770      	bx	lr
 8042286:	bf00      	nop
 8042288:	40023c00 	.word	0x40023c00

0804228c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 804228c:	b480      	push	{r7}
 804228e:	b089      	sub	sp, #36	@ 0x24
 8042290:	af00      	add	r7, sp, #0
 8042292:	6078      	str	r0, [r7, #4]
 8042294:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8042296:	2300      	movs	r3, #0
 8042298:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 804229a:	2300      	movs	r3, #0
 804229c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 804229e:	2300      	movs	r3, #0
 80422a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80422a2:	2300      	movs	r3, #0
 80422a4:	61fb      	str	r3, [r7, #28]
 80422a6:	e165      	b.n	8042574 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80422a8:	2201      	movs	r2, #1
 80422aa:	69fb      	ldr	r3, [r7, #28]
 80422ac:	fa02 f303 	lsl.w	r3, r2, r3
 80422b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80422b2:	683b      	ldr	r3, [r7, #0]
 80422b4:	681b      	ldr	r3, [r3, #0]
 80422b6:	697a      	ldr	r2, [r7, #20]
 80422b8:	4013      	ands	r3, r2
 80422ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80422bc:	693a      	ldr	r2, [r7, #16]
 80422be:	697b      	ldr	r3, [r7, #20]
 80422c0:	429a      	cmp	r2, r3
 80422c2:	f040 8154 	bne.w	804256e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80422c6:	683b      	ldr	r3, [r7, #0]
 80422c8:	685b      	ldr	r3, [r3, #4]
 80422ca:	f003 0303 	and.w	r3, r3, #3
 80422ce:	2b01      	cmp	r3, #1
 80422d0:	d005      	beq.n	80422de <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80422d2:	683b      	ldr	r3, [r7, #0]
 80422d4:	685b      	ldr	r3, [r3, #4]
 80422d6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80422da:	2b02      	cmp	r3, #2
 80422dc:	d130      	bne.n	8042340 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80422de:	687b      	ldr	r3, [r7, #4]
 80422e0:	689b      	ldr	r3, [r3, #8]
 80422e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80422e4:	69fb      	ldr	r3, [r7, #28]
 80422e6:	005b      	lsls	r3, r3, #1
 80422e8:	2203      	movs	r2, #3
 80422ea:	fa02 f303 	lsl.w	r3, r2, r3
 80422ee:	43db      	mvns	r3, r3
 80422f0:	69ba      	ldr	r2, [r7, #24]
 80422f2:	4013      	ands	r3, r2
 80422f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80422f6:	683b      	ldr	r3, [r7, #0]
 80422f8:	68da      	ldr	r2, [r3, #12]
 80422fa:	69fb      	ldr	r3, [r7, #28]
 80422fc:	005b      	lsls	r3, r3, #1
 80422fe:	fa02 f303 	lsl.w	r3, r2, r3
 8042302:	69ba      	ldr	r2, [r7, #24]
 8042304:	4313      	orrs	r3, r2
 8042306:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8042308:	687b      	ldr	r3, [r7, #4]
 804230a:	69ba      	ldr	r2, [r7, #24]
 804230c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 804230e:	687b      	ldr	r3, [r7, #4]
 8042310:	685b      	ldr	r3, [r3, #4]
 8042312:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8042314:	2201      	movs	r2, #1
 8042316:	69fb      	ldr	r3, [r7, #28]
 8042318:	fa02 f303 	lsl.w	r3, r2, r3
 804231c:	43db      	mvns	r3, r3
 804231e:	69ba      	ldr	r2, [r7, #24]
 8042320:	4013      	ands	r3, r2
 8042322:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8042324:	683b      	ldr	r3, [r7, #0]
 8042326:	685b      	ldr	r3, [r3, #4]
 8042328:	091b      	lsrs	r3, r3, #4
 804232a:	f003 0201 	and.w	r2, r3, #1
 804232e:	69fb      	ldr	r3, [r7, #28]
 8042330:	fa02 f303 	lsl.w	r3, r2, r3
 8042334:	69ba      	ldr	r2, [r7, #24]
 8042336:	4313      	orrs	r3, r2
 8042338:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 804233a:	687b      	ldr	r3, [r7, #4]
 804233c:	69ba      	ldr	r2, [r7, #24]
 804233e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8042340:	683b      	ldr	r3, [r7, #0]
 8042342:	685b      	ldr	r3, [r3, #4]
 8042344:	f003 0303 	and.w	r3, r3, #3
 8042348:	2b03      	cmp	r3, #3
 804234a:	d017      	beq.n	804237c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 804234c:	687b      	ldr	r3, [r7, #4]
 804234e:	68db      	ldr	r3, [r3, #12]
 8042350:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8042352:	69fb      	ldr	r3, [r7, #28]
 8042354:	005b      	lsls	r3, r3, #1
 8042356:	2203      	movs	r2, #3
 8042358:	fa02 f303 	lsl.w	r3, r2, r3
 804235c:	43db      	mvns	r3, r3
 804235e:	69ba      	ldr	r2, [r7, #24]
 8042360:	4013      	ands	r3, r2
 8042362:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8042364:	683b      	ldr	r3, [r7, #0]
 8042366:	689a      	ldr	r2, [r3, #8]
 8042368:	69fb      	ldr	r3, [r7, #28]
 804236a:	005b      	lsls	r3, r3, #1
 804236c:	fa02 f303 	lsl.w	r3, r2, r3
 8042370:	69ba      	ldr	r2, [r7, #24]
 8042372:	4313      	orrs	r3, r2
 8042374:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8042376:	687b      	ldr	r3, [r7, #4]
 8042378:	69ba      	ldr	r2, [r7, #24]
 804237a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 804237c:	683b      	ldr	r3, [r7, #0]
 804237e:	685b      	ldr	r3, [r3, #4]
 8042380:	f003 0303 	and.w	r3, r3, #3
 8042384:	2b02      	cmp	r3, #2
 8042386:	d123      	bne.n	80423d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8042388:	69fb      	ldr	r3, [r7, #28]
 804238a:	08da      	lsrs	r2, r3, #3
 804238c:	687b      	ldr	r3, [r7, #4]
 804238e:	3208      	adds	r2, #8
 8042390:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8042394:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8042396:	69fb      	ldr	r3, [r7, #28]
 8042398:	f003 0307 	and.w	r3, r3, #7
 804239c:	009b      	lsls	r3, r3, #2
 804239e:	220f      	movs	r2, #15
 80423a0:	fa02 f303 	lsl.w	r3, r2, r3
 80423a4:	43db      	mvns	r3, r3
 80423a6:	69ba      	ldr	r2, [r7, #24]
 80423a8:	4013      	ands	r3, r2
 80423aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80423ac:	683b      	ldr	r3, [r7, #0]
 80423ae:	691a      	ldr	r2, [r3, #16]
 80423b0:	69fb      	ldr	r3, [r7, #28]
 80423b2:	f003 0307 	and.w	r3, r3, #7
 80423b6:	009b      	lsls	r3, r3, #2
 80423b8:	fa02 f303 	lsl.w	r3, r2, r3
 80423bc:	69ba      	ldr	r2, [r7, #24]
 80423be:	4313      	orrs	r3, r2
 80423c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80423c2:	69fb      	ldr	r3, [r7, #28]
 80423c4:	08da      	lsrs	r2, r3, #3
 80423c6:	687b      	ldr	r3, [r7, #4]
 80423c8:	3208      	adds	r2, #8
 80423ca:	69b9      	ldr	r1, [r7, #24]
 80423cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80423d0:	687b      	ldr	r3, [r7, #4]
 80423d2:	681b      	ldr	r3, [r3, #0]
 80423d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80423d6:	69fb      	ldr	r3, [r7, #28]
 80423d8:	005b      	lsls	r3, r3, #1
 80423da:	2203      	movs	r2, #3
 80423dc:	fa02 f303 	lsl.w	r3, r2, r3
 80423e0:	43db      	mvns	r3, r3
 80423e2:	69ba      	ldr	r2, [r7, #24]
 80423e4:	4013      	ands	r3, r2
 80423e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80423e8:	683b      	ldr	r3, [r7, #0]
 80423ea:	685b      	ldr	r3, [r3, #4]
 80423ec:	f003 0203 	and.w	r2, r3, #3
 80423f0:	69fb      	ldr	r3, [r7, #28]
 80423f2:	005b      	lsls	r3, r3, #1
 80423f4:	fa02 f303 	lsl.w	r3, r2, r3
 80423f8:	69ba      	ldr	r2, [r7, #24]
 80423fa:	4313      	orrs	r3, r2
 80423fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80423fe:	687b      	ldr	r3, [r7, #4]
 8042400:	69ba      	ldr	r2, [r7, #24]
 8042402:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8042404:	683b      	ldr	r3, [r7, #0]
 8042406:	685b      	ldr	r3, [r3, #4]
 8042408:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 804240c:	2b00      	cmp	r3, #0
 804240e:	f000 80ae 	beq.w	804256e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8042412:	2300      	movs	r3, #0
 8042414:	60fb      	str	r3, [r7, #12]
 8042416:	4b5d      	ldr	r3, [pc, #372]	@ (804258c <HAL_GPIO_Init+0x300>)
 8042418:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 804241a:	4a5c      	ldr	r2, [pc, #368]	@ (804258c <HAL_GPIO_Init+0x300>)
 804241c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8042420:	6453      	str	r3, [r2, #68]	@ 0x44
 8042422:	4b5a      	ldr	r3, [pc, #360]	@ (804258c <HAL_GPIO_Init+0x300>)
 8042424:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8042426:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 804242a:	60fb      	str	r3, [r7, #12]
 804242c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 804242e:	4a58      	ldr	r2, [pc, #352]	@ (8042590 <HAL_GPIO_Init+0x304>)
 8042430:	69fb      	ldr	r3, [r7, #28]
 8042432:	089b      	lsrs	r3, r3, #2
 8042434:	3302      	adds	r3, #2
 8042436:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 804243a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 804243c:	69fb      	ldr	r3, [r7, #28]
 804243e:	f003 0303 	and.w	r3, r3, #3
 8042442:	009b      	lsls	r3, r3, #2
 8042444:	220f      	movs	r2, #15
 8042446:	fa02 f303 	lsl.w	r3, r2, r3
 804244a:	43db      	mvns	r3, r3
 804244c:	69ba      	ldr	r2, [r7, #24]
 804244e:	4013      	ands	r3, r2
 8042450:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8042452:	687b      	ldr	r3, [r7, #4]
 8042454:	4a4f      	ldr	r2, [pc, #316]	@ (8042594 <HAL_GPIO_Init+0x308>)
 8042456:	4293      	cmp	r3, r2
 8042458:	d025      	beq.n	80424a6 <HAL_GPIO_Init+0x21a>
 804245a:	687b      	ldr	r3, [r7, #4]
 804245c:	4a4e      	ldr	r2, [pc, #312]	@ (8042598 <HAL_GPIO_Init+0x30c>)
 804245e:	4293      	cmp	r3, r2
 8042460:	d01f      	beq.n	80424a2 <HAL_GPIO_Init+0x216>
 8042462:	687b      	ldr	r3, [r7, #4]
 8042464:	4a4d      	ldr	r2, [pc, #308]	@ (804259c <HAL_GPIO_Init+0x310>)
 8042466:	4293      	cmp	r3, r2
 8042468:	d019      	beq.n	804249e <HAL_GPIO_Init+0x212>
 804246a:	687b      	ldr	r3, [r7, #4]
 804246c:	4a4c      	ldr	r2, [pc, #304]	@ (80425a0 <HAL_GPIO_Init+0x314>)
 804246e:	4293      	cmp	r3, r2
 8042470:	d013      	beq.n	804249a <HAL_GPIO_Init+0x20e>
 8042472:	687b      	ldr	r3, [r7, #4]
 8042474:	4a4b      	ldr	r2, [pc, #300]	@ (80425a4 <HAL_GPIO_Init+0x318>)
 8042476:	4293      	cmp	r3, r2
 8042478:	d00d      	beq.n	8042496 <HAL_GPIO_Init+0x20a>
 804247a:	687b      	ldr	r3, [r7, #4]
 804247c:	4a4a      	ldr	r2, [pc, #296]	@ (80425a8 <HAL_GPIO_Init+0x31c>)
 804247e:	4293      	cmp	r3, r2
 8042480:	d007      	beq.n	8042492 <HAL_GPIO_Init+0x206>
 8042482:	687b      	ldr	r3, [r7, #4]
 8042484:	4a49      	ldr	r2, [pc, #292]	@ (80425ac <HAL_GPIO_Init+0x320>)
 8042486:	4293      	cmp	r3, r2
 8042488:	d101      	bne.n	804248e <HAL_GPIO_Init+0x202>
 804248a:	2306      	movs	r3, #6
 804248c:	e00c      	b.n	80424a8 <HAL_GPIO_Init+0x21c>
 804248e:	2307      	movs	r3, #7
 8042490:	e00a      	b.n	80424a8 <HAL_GPIO_Init+0x21c>
 8042492:	2305      	movs	r3, #5
 8042494:	e008      	b.n	80424a8 <HAL_GPIO_Init+0x21c>
 8042496:	2304      	movs	r3, #4
 8042498:	e006      	b.n	80424a8 <HAL_GPIO_Init+0x21c>
 804249a:	2303      	movs	r3, #3
 804249c:	e004      	b.n	80424a8 <HAL_GPIO_Init+0x21c>
 804249e:	2302      	movs	r3, #2
 80424a0:	e002      	b.n	80424a8 <HAL_GPIO_Init+0x21c>
 80424a2:	2301      	movs	r3, #1
 80424a4:	e000      	b.n	80424a8 <HAL_GPIO_Init+0x21c>
 80424a6:	2300      	movs	r3, #0
 80424a8:	69fa      	ldr	r2, [r7, #28]
 80424aa:	f002 0203 	and.w	r2, r2, #3
 80424ae:	0092      	lsls	r2, r2, #2
 80424b0:	4093      	lsls	r3, r2
 80424b2:	69ba      	ldr	r2, [r7, #24]
 80424b4:	4313      	orrs	r3, r2
 80424b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80424b8:	4935      	ldr	r1, [pc, #212]	@ (8042590 <HAL_GPIO_Init+0x304>)
 80424ba:	69fb      	ldr	r3, [r7, #28]
 80424bc:	089b      	lsrs	r3, r3, #2
 80424be:	3302      	adds	r3, #2
 80424c0:	69ba      	ldr	r2, [r7, #24]
 80424c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80424c6:	4b3a      	ldr	r3, [pc, #232]	@ (80425b0 <HAL_GPIO_Init+0x324>)
 80424c8:	689b      	ldr	r3, [r3, #8]
 80424ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80424cc:	693b      	ldr	r3, [r7, #16]
 80424ce:	43db      	mvns	r3, r3
 80424d0:	69ba      	ldr	r2, [r7, #24]
 80424d2:	4013      	ands	r3, r2
 80424d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80424d6:	683b      	ldr	r3, [r7, #0]
 80424d8:	685b      	ldr	r3, [r3, #4]
 80424da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80424de:	2b00      	cmp	r3, #0
 80424e0:	d003      	beq.n	80424ea <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80424e2:	69ba      	ldr	r2, [r7, #24]
 80424e4:	693b      	ldr	r3, [r7, #16]
 80424e6:	4313      	orrs	r3, r2
 80424e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80424ea:	4a31      	ldr	r2, [pc, #196]	@ (80425b0 <HAL_GPIO_Init+0x324>)
 80424ec:	69bb      	ldr	r3, [r7, #24]
 80424ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80424f0:	4b2f      	ldr	r3, [pc, #188]	@ (80425b0 <HAL_GPIO_Init+0x324>)
 80424f2:	68db      	ldr	r3, [r3, #12]
 80424f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80424f6:	693b      	ldr	r3, [r7, #16]
 80424f8:	43db      	mvns	r3, r3
 80424fa:	69ba      	ldr	r2, [r7, #24]
 80424fc:	4013      	ands	r3, r2
 80424fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8042500:	683b      	ldr	r3, [r7, #0]
 8042502:	685b      	ldr	r3, [r3, #4]
 8042504:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8042508:	2b00      	cmp	r3, #0
 804250a:	d003      	beq.n	8042514 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 804250c:	69ba      	ldr	r2, [r7, #24]
 804250e:	693b      	ldr	r3, [r7, #16]
 8042510:	4313      	orrs	r3, r2
 8042512:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8042514:	4a26      	ldr	r2, [pc, #152]	@ (80425b0 <HAL_GPIO_Init+0x324>)
 8042516:	69bb      	ldr	r3, [r7, #24]
 8042518:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 804251a:	4b25      	ldr	r3, [pc, #148]	@ (80425b0 <HAL_GPIO_Init+0x324>)
 804251c:	685b      	ldr	r3, [r3, #4]
 804251e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8042520:	693b      	ldr	r3, [r7, #16]
 8042522:	43db      	mvns	r3, r3
 8042524:	69ba      	ldr	r2, [r7, #24]
 8042526:	4013      	ands	r3, r2
 8042528:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 804252a:	683b      	ldr	r3, [r7, #0]
 804252c:	685b      	ldr	r3, [r3, #4]
 804252e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8042532:	2b00      	cmp	r3, #0
 8042534:	d003      	beq.n	804253e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8042536:	69ba      	ldr	r2, [r7, #24]
 8042538:	693b      	ldr	r3, [r7, #16]
 804253a:	4313      	orrs	r3, r2
 804253c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 804253e:	4a1c      	ldr	r2, [pc, #112]	@ (80425b0 <HAL_GPIO_Init+0x324>)
 8042540:	69bb      	ldr	r3, [r7, #24]
 8042542:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8042544:	4b1a      	ldr	r3, [pc, #104]	@ (80425b0 <HAL_GPIO_Init+0x324>)
 8042546:	681b      	ldr	r3, [r3, #0]
 8042548:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 804254a:	693b      	ldr	r3, [r7, #16]
 804254c:	43db      	mvns	r3, r3
 804254e:	69ba      	ldr	r2, [r7, #24]
 8042550:	4013      	ands	r3, r2
 8042552:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8042554:	683b      	ldr	r3, [r7, #0]
 8042556:	685b      	ldr	r3, [r3, #4]
 8042558:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 804255c:	2b00      	cmp	r3, #0
 804255e:	d003      	beq.n	8042568 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8042560:	69ba      	ldr	r2, [r7, #24]
 8042562:	693b      	ldr	r3, [r7, #16]
 8042564:	4313      	orrs	r3, r2
 8042566:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8042568:	4a11      	ldr	r2, [pc, #68]	@ (80425b0 <HAL_GPIO_Init+0x324>)
 804256a:	69bb      	ldr	r3, [r7, #24]
 804256c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 804256e:	69fb      	ldr	r3, [r7, #28]
 8042570:	3301      	adds	r3, #1
 8042572:	61fb      	str	r3, [r7, #28]
 8042574:	69fb      	ldr	r3, [r7, #28]
 8042576:	2b0f      	cmp	r3, #15
 8042578:	f67f ae96 	bls.w	80422a8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 804257c:	bf00      	nop
 804257e:	bf00      	nop
 8042580:	3724      	adds	r7, #36	@ 0x24
 8042582:	46bd      	mov	sp, r7
 8042584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042588:	4770      	bx	lr
 804258a:	bf00      	nop
 804258c:	40023800 	.word	0x40023800
 8042590:	40013800 	.word	0x40013800
 8042594:	40020000 	.word	0x40020000
 8042598:	40020400 	.word	0x40020400
 804259c:	40020800 	.word	0x40020800
 80425a0:	40020c00 	.word	0x40020c00
 80425a4:	40021000 	.word	0x40021000
 80425a8:	40021400 	.word	0x40021400
 80425ac:	40021800 	.word	0x40021800
 80425b0:	40013c00 	.word	0x40013c00

080425b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80425b4:	b480      	push	{r7}
 80425b6:	b083      	sub	sp, #12
 80425b8:	af00      	add	r7, sp, #0
 80425ba:	6078      	str	r0, [r7, #4]
 80425bc:	460b      	mov	r3, r1
 80425be:	807b      	strh	r3, [r7, #2]
 80425c0:	4613      	mov	r3, r2
 80425c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80425c4:	787b      	ldrb	r3, [r7, #1]
 80425c6:	2b00      	cmp	r3, #0
 80425c8:	d003      	beq.n	80425d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80425ca:	887a      	ldrh	r2, [r7, #2]
 80425cc:	687b      	ldr	r3, [r7, #4]
 80425ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80425d0:	e003      	b.n	80425da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80425d2:	887b      	ldrh	r3, [r7, #2]
 80425d4:	041a      	lsls	r2, r3, #16
 80425d6:	687b      	ldr	r3, [r7, #4]
 80425d8:	619a      	str	r2, [r3, #24]
}
 80425da:	bf00      	nop
 80425dc:	370c      	adds	r7, #12
 80425de:	46bd      	mov	sp, r7
 80425e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80425e4:	4770      	bx	lr
	...

080425e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80425e8:	b580      	push	{r7, lr}
 80425ea:	b084      	sub	sp, #16
 80425ec:	af00      	add	r7, sp, #0
 80425ee:	6078      	str	r0, [r7, #4]
 80425f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80425f2:	687b      	ldr	r3, [r7, #4]
 80425f4:	2b00      	cmp	r3, #0
 80425f6:	d101      	bne.n	80425fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80425f8:	2301      	movs	r3, #1
 80425fa:	e0cc      	b.n	8042796 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80425fc:	4b68      	ldr	r3, [pc, #416]	@ (80427a0 <HAL_RCC_ClockConfig+0x1b8>)
 80425fe:	681b      	ldr	r3, [r3, #0]
 8042600:	f003 030f 	and.w	r3, r3, #15
 8042604:	683a      	ldr	r2, [r7, #0]
 8042606:	429a      	cmp	r2, r3
 8042608:	d90c      	bls.n	8042624 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 804260a:	4b65      	ldr	r3, [pc, #404]	@ (80427a0 <HAL_RCC_ClockConfig+0x1b8>)
 804260c:	683a      	ldr	r2, [r7, #0]
 804260e:	b2d2      	uxtb	r2, r2
 8042610:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8042612:	4b63      	ldr	r3, [pc, #396]	@ (80427a0 <HAL_RCC_ClockConfig+0x1b8>)
 8042614:	681b      	ldr	r3, [r3, #0]
 8042616:	f003 030f 	and.w	r3, r3, #15
 804261a:	683a      	ldr	r2, [r7, #0]
 804261c:	429a      	cmp	r2, r3
 804261e:	d001      	beq.n	8042624 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8042620:	2301      	movs	r3, #1
 8042622:	e0b8      	b.n	8042796 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8042624:	687b      	ldr	r3, [r7, #4]
 8042626:	681b      	ldr	r3, [r3, #0]
 8042628:	f003 0302 	and.w	r3, r3, #2
 804262c:	2b00      	cmp	r3, #0
 804262e:	d020      	beq.n	8042672 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8042630:	687b      	ldr	r3, [r7, #4]
 8042632:	681b      	ldr	r3, [r3, #0]
 8042634:	f003 0304 	and.w	r3, r3, #4
 8042638:	2b00      	cmp	r3, #0
 804263a:	d005      	beq.n	8042648 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 804263c:	4b59      	ldr	r3, [pc, #356]	@ (80427a4 <HAL_RCC_ClockConfig+0x1bc>)
 804263e:	689b      	ldr	r3, [r3, #8]
 8042640:	4a58      	ldr	r2, [pc, #352]	@ (80427a4 <HAL_RCC_ClockConfig+0x1bc>)
 8042642:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8042646:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8042648:	687b      	ldr	r3, [r7, #4]
 804264a:	681b      	ldr	r3, [r3, #0]
 804264c:	f003 0308 	and.w	r3, r3, #8
 8042650:	2b00      	cmp	r3, #0
 8042652:	d005      	beq.n	8042660 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8042654:	4b53      	ldr	r3, [pc, #332]	@ (80427a4 <HAL_RCC_ClockConfig+0x1bc>)
 8042656:	689b      	ldr	r3, [r3, #8]
 8042658:	4a52      	ldr	r2, [pc, #328]	@ (80427a4 <HAL_RCC_ClockConfig+0x1bc>)
 804265a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 804265e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8042660:	4b50      	ldr	r3, [pc, #320]	@ (80427a4 <HAL_RCC_ClockConfig+0x1bc>)
 8042662:	689b      	ldr	r3, [r3, #8]
 8042664:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8042668:	687b      	ldr	r3, [r7, #4]
 804266a:	689b      	ldr	r3, [r3, #8]
 804266c:	494d      	ldr	r1, [pc, #308]	@ (80427a4 <HAL_RCC_ClockConfig+0x1bc>)
 804266e:	4313      	orrs	r3, r2
 8042670:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8042672:	687b      	ldr	r3, [r7, #4]
 8042674:	681b      	ldr	r3, [r3, #0]
 8042676:	f003 0301 	and.w	r3, r3, #1
 804267a:	2b00      	cmp	r3, #0
 804267c:	d044      	beq.n	8042708 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 804267e:	687b      	ldr	r3, [r7, #4]
 8042680:	685b      	ldr	r3, [r3, #4]
 8042682:	2b01      	cmp	r3, #1
 8042684:	d107      	bne.n	8042696 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8042686:	4b47      	ldr	r3, [pc, #284]	@ (80427a4 <HAL_RCC_ClockConfig+0x1bc>)
 8042688:	681b      	ldr	r3, [r3, #0]
 804268a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 804268e:	2b00      	cmp	r3, #0
 8042690:	d119      	bne.n	80426c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8042692:	2301      	movs	r3, #1
 8042694:	e07f      	b.n	8042796 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8042696:	687b      	ldr	r3, [r7, #4]
 8042698:	685b      	ldr	r3, [r3, #4]
 804269a:	2b02      	cmp	r3, #2
 804269c:	d003      	beq.n	80426a6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 804269e:	687b      	ldr	r3, [r7, #4]
 80426a0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80426a2:	2b03      	cmp	r3, #3
 80426a4:	d107      	bne.n	80426b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80426a6:	4b3f      	ldr	r3, [pc, #252]	@ (80427a4 <HAL_RCC_ClockConfig+0x1bc>)
 80426a8:	681b      	ldr	r3, [r3, #0]
 80426aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80426ae:	2b00      	cmp	r3, #0
 80426b0:	d109      	bne.n	80426c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80426b2:	2301      	movs	r3, #1
 80426b4:	e06f      	b.n	8042796 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80426b6:	4b3b      	ldr	r3, [pc, #236]	@ (80427a4 <HAL_RCC_ClockConfig+0x1bc>)
 80426b8:	681b      	ldr	r3, [r3, #0]
 80426ba:	f003 0302 	and.w	r3, r3, #2
 80426be:	2b00      	cmp	r3, #0
 80426c0:	d101      	bne.n	80426c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80426c2:	2301      	movs	r3, #1
 80426c4:	e067      	b.n	8042796 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80426c6:	4b37      	ldr	r3, [pc, #220]	@ (80427a4 <HAL_RCC_ClockConfig+0x1bc>)
 80426c8:	689b      	ldr	r3, [r3, #8]
 80426ca:	f023 0203 	bic.w	r2, r3, #3
 80426ce:	687b      	ldr	r3, [r7, #4]
 80426d0:	685b      	ldr	r3, [r3, #4]
 80426d2:	4934      	ldr	r1, [pc, #208]	@ (80427a4 <HAL_RCC_ClockConfig+0x1bc>)
 80426d4:	4313      	orrs	r3, r2
 80426d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80426d8:	f7ff f920 	bl	804191c <HAL_GetTick>
 80426dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80426de:	e00a      	b.n	80426f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80426e0:	f7ff f91c 	bl	804191c <HAL_GetTick>
 80426e4:	4602      	mov	r2, r0
 80426e6:	68fb      	ldr	r3, [r7, #12]
 80426e8:	1ad3      	subs	r3, r2, r3
 80426ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80426ee:	4293      	cmp	r3, r2
 80426f0:	d901      	bls.n	80426f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80426f2:	2303      	movs	r3, #3
 80426f4:	e04f      	b.n	8042796 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80426f6:	4b2b      	ldr	r3, [pc, #172]	@ (80427a4 <HAL_RCC_ClockConfig+0x1bc>)
 80426f8:	689b      	ldr	r3, [r3, #8]
 80426fa:	f003 020c 	and.w	r2, r3, #12
 80426fe:	687b      	ldr	r3, [r7, #4]
 8042700:	685b      	ldr	r3, [r3, #4]
 8042702:	009b      	lsls	r3, r3, #2
 8042704:	429a      	cmp	r2, r3
 8042706:	d1eb      	bne.n	80426e0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8042708:	4b25      	ldr	r3, [pc, #148]	@ (80427a0 <HAL_RCC_ClockConfig+0x1b8>)
 804270a:	681b      	ldr	r3, [r3, #0]
 804270c:	f003 030f 	and.w	r3, r3, #15
 8042710:	683a      	ldr	r2, [r7, #0]
 8042712:	429a      	cmp	r2, r3
 8042714:	d20c      	bcs.n	8042730 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8042716:	4b22      	ldr	r3, [pc, #136]	@ (80427a0 <HAL_RCC_ClockConfig+0x1b8>)
 8042718:	683a      	ldr	r2, [r7, #0]
 804271a:	b2d2      	uxtb	r2, r2
 804271c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 804271e:	4b20      	ldr	r3, [pc, #128]	@ (80427a0 <HAL_RCC_ClockConfig+0x1b8>)
 8042720:	681b      	ldr	r3, [r3, #0]
 8042722:	f003 030f 	and.w	r3, r3, #15
 8042726:	683a      	ldr	r2, [r7, #0]
 8042728:	429a      	cmp	r2, r3
 804272a:	d001      	beq.n	8042730 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 804272c:	2301      	movs	r3, #1
 804272e:	e032      	b.n	8042796 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8042730:	687b      	ldr	r3, [r7, #4]
 8042732:	681b      	ldr	r3, [r3, #0]
 8042734:	f003 0304 	and.w	r3, r3, #4
 8042738:	2b00      	cmp	r3, #0
 804273a:	d008      	beq.n	804274e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 804273c:	4b19      	ldr	r3, [pc, #100]	@ (80427a4 <HAL_RCC_ClockConfig+0x1bc>)
 804273e:	689b      	ldr	r3, [r3, #8]
 8042740:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8042744:	687b      	ldr	r3, [r7, #4]
 8042746:	68db      	ldr	r3, [r3, #12]
 8042748:	4916      	ldr	r1, [pc, #88]	@ (80427a4 <HAL_RCC_ClockConfig+0x1bc>)
 804274a:	4313      	orrs	r3, r2
 804274c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 804274e:	687b      	ldr	r3, [r7, #4]
 8042750:	681b      	ldr	r3, [r3, #0]
 8042752:	f003 0308 	and.w	r3, r3, #8
 8042756:	2b00      	cmp	r3, #0
 8042758:	d009      	beq.n	804276e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 804275a:	4b12      	ldr	r3, [pc, #72]	@ (80427a4 <HAL_RCC_ClockConfig+0x1bc>)
 804275c:	689b      	ldr	r3, [r3, #8]
 804275e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8042762:	687b      	ldr	r3, [r7, #4]
 8042764:	691b      	ldr	r3, [r3, #16]
 8042766:	00db      	lsls	r3, r3, #3
 8042768:	490e      	ldr	r1, [pc, #56]	@ (80427a4 <HAL_RCC_ClockConfig+0x1bc>)
 804276a:	4313      	orrs	r3, r2
 804276c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 804276e:	f000 f855 	bl	804281c <HAL_RCC_GetSysClockFreq>
 8042772:	4602      	mov	r2, r0
 8042774:	4b0b      	ldr	r3, [pc, #44]	@ (80427a4 <HAL_RCC_ClockConfig+0x1bc>)
 8042776:	689b      	ldr	r3, [r3, #8]
 8042778:	091b      	lsrs	r3, r3, #4
 804277a:	f003 030f 	and.w	r3, r3, #15
 804277e:	490a      	ldr	r1, [pc, #40]	@ (80427a8 <HAL_RCC_ClockConfig+0x1c0>)
 8042780:	5ccb      	ldrb	r3, [r1, r3]
 8042782:	fa22 f303 	lsr.w	r3, r2, r3
 8042786:	4a09      	ldr	r2, [pc, #36]	@ (80427ac <HAL_RCC_ClockConfig+0x1c4>)
 8042788:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 804278a:	4b09      	ldr	r3, [pc, #36]	@ (80427b0 <HAL_RCC_ClockConfig+0x1c8>)
 804278c:	681b      	ldr	r3, [r3, #0]
 804278e:	4618      	mov	r0, r3
 8042790:	f7ff f880 	bl	8041894 <HAL_InitTick>

  return HAL_OK;
 8042794:	2300      	movs	r3, #0
}
 8042796:	4618      	mov	r0, r3
 8042798:	3710      	adds	r7, #16
 804279a:	46bd      	mov	sp, r7
 804279c:	bd80      	pop	{r7, pc}
 804279e:	bf00      	nop
 80427a0:	40023c00 	.word	0x40023c00
 80427a4:	40023800 	.word	0x40023800
 80427a8:	08044f2c 	.word	0x08044f2c
 80427ac:	20000008 	.word	0x20000008
 80427b0:	2000000c 	.word	0x2000000c

080427b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80427b4:	b480      	push	{r7}
 80427b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80427b8:	4b03      	ldr	r3, [pc, #12]	@ (80427c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80427ba:	681b      	ldr	r3, [r3, #0]
}
 80427bc:	4618      	mov	r0, r3
 80427be:	46bd      	mov	sp, r7
 80427c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80427c4:	4770      	bx	lr
 80427c6:	bf00      	nop
 80427c8:	20000008 	.word	0x20000008

080427cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80427cc:	b580      	push	{r7, lr}
 80427ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80427d0:	f7ff fff0 	bl	80427b4 <HAL_RCC_GetHCLKFreq>
 80427d4:	4602      	mov	r2, r0
 80427d6:	4b05      	ldr	r3, [pc, #20]	@ (80427ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80427d8:	689b      	ldr	r3, [r3, #8]
 80427da:	0a9b      	lsrs	r3, r3, #10
 80427dc:	f003 0307 	and.w	r3, r3, #7
 80427e0:	4903      	ldr	r1, [pc, #12]	@ (80427f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80427e2:	5ccb      	ldrb	r3, [r1, r3]
 80427e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80427e8:	4618      	mov	r0, r3
 80427ea:	bd80      	pop	{r7, pc}
 80427ec:	40023800 	.word	0x40023800
 80427f0:	08044f3c 	.word	0x08044f3c

080427f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80427f4:	b580      	push	{r7, lr}
 80427f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80427f8:	f7ff ffdc 	bl	80427b4 <HAL_RCC_GetHCLKFreq>
 80427fc:	4602      	mov	r2, r0
 80427fe:	4b05      	ldr	r3, [pc, #20]	@ (8042814 <HAL_RCC_GetPCLK2Freq+0x20>)
 8042800:	689b      	ldr	r3, [r3, #8]
 8042802:	0b5b      	lsrs	r3, r3, #13
 8042804:	f003 0307 	and.w	r3, r3, #7
 8042808:	4903      	ldr	r1, [pc, #12]	@ (8042818 <HAL_RCC_GetPCLK2Freq+0x24>)
 804280a:	5ccb      	ldrb	r3, [r1, r3]
 804280c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8042810:	4618      	mov	r0, r3
 8042812:	bd80      	pop	{r7, pc}
 8042814:	40023800 	.word	0x40023800
 8042818:	08044f3c 	.word	0x08044f3c

0804281c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 804281c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8042820:	b0a6      	sub	sp, #152	@ 0x98
 8042822:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8042824:	2300      	movs	r3, #0
 8042826:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 804282a:	2300      	movs	r3, #0
 804282c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8042830:	2300      	movs	r3, #0
 8042832:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 8042836:	2300      	movs	r3, #0
 8042838:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 804283c:	2300      	movs	r3, #0
 804283e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8042842:	4bc8      	ldr	r3, [pc, #800]	@ (8042b64 <HAL_RCC_GetSysClockFreq+0x348>)
 8042844:	689b      	ldr	r3, [r3, #8]
 8042846:	f003 030c 	and.w	r3, r3, #12
 804284a:	2b0c      	cmp	r3, #12
 804284c:	f200 817e 	bhi.w	8042b4c <HAL_RCC_GetSysClockFreq+0x330>
 8042850:	a201      	add	r2, pc, #4	@ (adr r2, 8042858 <HAL_RCC_GetSysClockFreq+0x3c>)
 8042852:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8042856:	bf00      	nop
 8042858:	0804288d 	.word	0x0804288d
 804285c:	08042b4d 	.word	0x08042b4d
 8042860:	08042b4d 	.word	0x08042b4d
 8042864:	08042b4d 	.word	0x08042b4d
 8042868:	08042895 	.word	0x08042895
 804286c:	08042b4d 	.word	0x08042b4d
 8042870:	08042b4d 	.word	0x08042b4d
 8042874:	08042b4d 	.word	0x08042b4d
 8042878:	0804289d 	.word	0x0804289d
 804287c:	08042b4d 	.word	0x08042b4d
 8042880:	08042b4d 	.word	0x08042b4d
 8042884:	08042b4d 	.word	0x08042b4d
 8042888:	08042a07 	.word	0x08042a07
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 804288c:	4bb6      	ldr	r3, [pc, #728]	@ (8042b68 <HAL_RCC_GetSysClockFreq+0x34c>)
 804288e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8042892:	e15f      	b.n	8042b54 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8042894:	4bb5      	ldr	r3, [pc, #724]	@ (8042b6c <HAL_RCC_GetSysClockFreq+0x350>)
 8042896:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 804289a:	e15b      	b.n	8042b54 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 804289c:	4bb1      	ldr	r3, [pc, #708]	@ (8042b64 <HAL_RCC_GetSysClockFreq+0x348>)
 804289e:	685b      	ldr	r3, [r3, #4]
 80428a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80428a4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80428a8:	4bae      	ldr	r3, [pc, #696]	@ (8042b64 <HAL_RCC_GetSysClockFreq+0x348>)
 80428aa:	685b      	ldr	r3, [r3, #4]
 80428ac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80428b0:	2b00      	cmp	r3, #0
 80428b2:	d031      	beq.n	8042918 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80428b4:	4bab      	ldr	r3, [pc, #684]	@ (8042b64 <HAL_RCC_GetSysClockFreq+0x348>)
 80428b6:	685b      	ldr	r3, [r3, #4]
 80428b8:	099b      	lsrs	r3, r3, #6
 80428ba:	2200      	movs	r2, #0
 80428bc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80428be:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80428c0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80428c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80428c6:	663b      	str	r3, [r7, #96]	@ 0x60
 80428c8:	2300      	movs	r3, #0
 80428ca:	667b      	str	r3, [r7, #100]	@ 0x64
 80428cc:	4ba7      	ldr	r3, [pc, #668]	@ (8042b6c <HAL_RCC_GetSysClockFreq+0x350>)
 80428ce:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80428d2:	462a      	mov	r2, r5
 80428d4:	fb03 f202 	mul.w	r2, r3, r2
 80428d8:	2300      	movs	r3, #0
 80428da:	4621      	mov	r1, r4
 80428dc:	fb01 f303 	mul.w	r3, r1, r3
 80428e0:	4413      	add	r3, r2
 80428e2:	4aa2      	ldr	r2, [pc, #648]	@ (8042b6c <HAL_RCC_GetSysClockFreq+0x350>)
 80428e4:	4621      	mov	r1, r4
 80428e6:	fba1 1202 	umull	r1, r2, r1, r2
 80428ea:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80428ec:	460a      	mov	r2, r1
 80428ee:	67ba      	str	r2, [r7, #120]	@ 0x78
 80428f0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80428f2:	4413      	add	r3, r2
 80428f4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80428f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80428fa:	2200      	movs	r2, #0
 80428fc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80428fe:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8042900:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8042904:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8042908:	f7fd fcd2 	bl	80402b0 <__aeabi_uldivmod>
 804290c:	4602      	mov	r2, r0
 804290e:	460b      	mov	r3, r1
 8042910:	4613      	mov	r3, r2
 8042912:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8042916:	e064      	b.n	80429e2 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8042918:	4b92      	ldr	r3, [pc, #584]	@ (8042b64 <HAL_RCC_GetSysClockFreq+0x348>)
 804291a:	685b      	ldr	r3, [r3, #4]
 804291c:	099b      	lsrs	r3, r3, #6
 804291e:	2200      	movs	r2, #0
 8042920:	653b      	str	r3, [r7, #80]	@ 0x50
 8042922:	657a      	str	r2, [r7, #84]	@ 0x54
 8042924:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8042926:	f3c3 0308 	ubfx	r3, r3, #0, #9
 804292a:	64bb      	str	r3, [r7, #72]	@ 0x48
 804292c:	2300      	movs	r3, #0
 804292e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8042930:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8042934:	4622      	mov	r2, r4
 8042936:	462b      	mov	r3, r5
 8042938:	f04f 0000 	mov.w	r0, #0
 804293c:	f04f 0100 	mov.w	r1, #0
 8042940:	0159      	lsls	r1, r3, #5
 8042942:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8042946:	0150      	lsls	r0, r2, #5
 8042948:	4602      	mov	r2, r0
 804294a:	460b      	mov	r3, r1
 804294c:	4621      	mov	r1, r4
 804294e:	1a51      	subs	r1, r2, r1
 8042950:	6139      	str	r1, [r7, #16]
 8042952:	4629      	mov	r1, r5
 8042954:	eb63 0301 	sbc.w	r3, r3, r1
 8042958:	617b      	str	r3, [r7, #20]
 804295a:	f04f 0200 	mov.w	r2, #0
 804295e:	f04f 0300 	mov.w	r3, #0
 8042962:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8042966:	4659      	mov	r1, fp
 8042968:	018b      	lsls	r3, r1, #6
 804296a:	4651      	mov	r1, sl
 804296c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8042970:	4651      	mov	r1, sl
 8042972:	018a      	lsls	r2, r1, #6
 8042974:	4651      	mov	r1, sl
 8042976:	ebb2 0801 	subs.w	r8, r2, r1
 804297a:	4659      	mov	r1, fp
 804297c:	eb63 0901 	sbc.w	r9, r3, r1
 8042980:	f04f 0200 	mov.w	r2, #0
 8042984:	f04f 0300 	mov.w	r3, #0
 8042988:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 804298c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8042990:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8042994:	4690      	mov	r8, r2
 8042996:	4699      	mov	r9, r3
 8042998:	4623      	mov	r3, r4
 804299a:	eb18 0303 	adds.w	r3, r8, r3
 804299e:	60bb      	str	r3, [r7, #8]
 80429a0:	462b      	mov	r3, r5
 80429a2:	eb49 0303 	adc.w	r3, r9, r3
 80429a6:	60fb      	str	r3, [r7, #12]
 80429a8:	f04f 0200 	mov.w	r2, #0
 80429ac:	f04f 0300 	mov.w	r3, #0
 80429b0:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80429b4:	4629      	mov	r1, r5
 80429b6:	028b      	lsls	r3, r1, #10
 80429b8:	4621      	mov	r1, r4
 80429ba:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80429be:	4621      	mov	r1, r4
 80429c0:	028a      	lsls	r2, r1, #10
 80429c2:	4610      	mov	r0, r2
 80429c4:	4619      	mov	r1, r3
 80429c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80429ca:	2200      	movs	r2, #0
 80429cc:	643b      	str	r3, [r7, #64]	@ 0x40
 80429ce:	647a      	str	r2, [r7, #68]	@ 0x44
 80429d0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80429d4:	f7fd fc6c 	bl	80402b0 <__aeabi_uldivmod>
 80429d8:	4602      	mov	r2, r0
 80429da:	460b      	mov	r3, r1
 80429dc:	4613      	mov	r3, r2
 80429de:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80429e2:	4b60      	ldr	r3, [pc, #384]	@ (8042b64 <HAL_RCC_GetSysClockFreq+0x348>)
 80429e4:	685b      	ldr	r3, [r3, #4]
 80429e6:	0c1b      	lsrs	r3, r3, #16
 80429e8:	f003 0303 	and.w	r3, r3, #3
 80429ec:	3301      	adds	r3, #1
 80429ee:	005b      	lsls	r3, r3, #1
 80429f0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 80429f4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80429f8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80429fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8042a00:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8042a04:	e0a6      	b.n	8042b54 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8042a06:	4b57      	ldr	r3, [pc, #348]	@ (8042b64 <HAL_RCC_GetSysClockFreq+0x348>)
 8042a08:	685b      	ldr	r3, [r3, #4]
 8042a0a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8042a0e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8042a12:	4b54      	ldr	r3, [pc, #336]	@ (8042b64 <HAL_RCC_GetSysClockFreq+0x348>)
 8042a14:	685b      	ldr	r3, [r3, #4]
 8042a16:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8042a1a:	2b00      	cmp	r3, #0
 8042a1c:	d02a      	beq.n	8042a74 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8042a1e:	4b51      	ldr	r3, [pc, #324]	@ (8042b64 <HAL_RCC_GetSysClockFreq+0x348>)
 8042a20:	685b      	ldr	r3, [r3, #4]
 8042a22:	099b      	lsrs	r3, r3, #6
 8042a24:	2200      	movs	r2, #0
 8042a26:	63bb      	str	r3, [r7, #56]	@ 0x38
 8042a28:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8042a2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8042a2c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8042a30:	2100      	movs	r1, #0
 8042a32:	4b4e      	ldr	r3, [pc, #312]	@ (8042b6c <HAL_RCC_GetSysClockFreq+0x350>)
 8042a34:	fb03 f201 	mul.w	r2, r3, r1
 8042a38:	2300      	movs	r3, #0
 8042a3a:	fb00 f303 	mul.w	r3, r0, r3
 8042a3e:	4413      	add	r3, r2
 8042a40:	4a4a      	ldr	r2, [pc, #296]	@ (8042b6c <HAL_RCC_GetSysClockFreq+0x350>)
 8042a42:	fba0 1202 	umull	r1, r2, r0, r2
 8042a46:	677a      	str	r2, [r7, #116]	@ 0x74
 8042a48:	460a      	mov	r2, r1
 8042a4a:	673a      	str	r2, [r7, #112]	@ 0x70
 8042a4c:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8042a4e:	4413      	add	r3, r2
 8042a50:	677b      	str	r3, [r7, #116]	@ 0x74
 8042a52:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8042a56:	2200      	movs	r2, #0
 8042a58:	633b      	str	r3, [r7, #48]	@ 0x30
 8042a5a:	637a      	str	r2, [r7, #52]	@ 0x34
 8042a5c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8042a60:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8042a64:	f7fd fc24 	bl	80402b0 <__aeabi_uldivmod>
 8042a68:	4602      	mov	r2, r0
 8042a6a:	460b      	mov	r3, r1
 8042a6c:	4613      	mov	r3, r2
 8042a6e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8042a72:	e05b      	b.n	8042b2c <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8042a74:	4b3b      	ldr	r3, [pc, #236]	@ (8042b64 <HAL_RCC_GetSysClockFreq+0x348>)
 8042a76:	685b      	ldr	r3, [r3, #4]
 8042a78:	099b      	lsrs	r3, r3, #6
 8042a7a:	2200      	movs	r2, #0
 8042a7c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8042a7e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8042a80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8042a82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8042a86:	623b      	str	r3, [r7, #32]
 8042a88:	2300      	movs	r3, #0
 8042a8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8042a8c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8042a90:	4642      	mov	r2, r8
 8042a92:	464b      	mov	r3, r9
 8042a94:	f04f 0000 	mov.w	r0, #0
 8042a98:	f04f 0100 	mov.w	r1, #0
 8042a9c:	0159      	lsls	r1, r3, #5
 8042a9e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8042aa2:	0150      	lsls	r0, r2, #5
 8042aa4:	4602      	mov	r2, r0
 8042aa6:	460b      	mov	r3, r1
 8042aa8:	4641      	mov	r1, r8
 8042aaa:	ebb2 0a01 	subs.w	sl, r2, r1
 8042aae:	4649      	mov	r1, r9
 8042ab0:	eb63 0b01 	sbc.w	fp, r3, r1
 8042ab4:	f04f 0200 	mov.w	r2, #0
 8042ab8:	f04f 0300 	mov.w	r3, #0
 8042abc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8042ac0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8042ac4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8042ac8:	ebb2 040a 	subs.w	r4, r2, sl
 8042acc:	eb63 050b 	sbc.w	r5, r3, fp
 8042ad0:	f04f 0200 	mov.w	r2, #0
 8042ad4:	f04f 0300 	mov.w	r3, #0
 8042ad8:	00eb      	lsls	r3, r5, #3
 8042ada:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8042ade:	00e2      	lsls	r2, r4, #3
 8042ae0:	4614      	mov	r4, r2
 8042ae2:	461d      	mov	r5, r3
 8042ae4:	4643      	mov	r3, r8
 8042ae6:	18e3      	adds	r3, r4, r3
 8042ae8:	603b      	str	r3, [r7, #0]
 8042aea:	464b      	mov	r3, r9
 8042aec:	eb45 0303 	adc.w	r3, r5, r3
 8042af0:	607b      	str	r3, [r7, #4]
 8042af2:	f04f 0200 	mov.w	r2, #0
 8042af6:	f04f 0300 	mov.w	r3, #0
 8042afa:	e9d7 4500 	ldrd	r4, r5, [r7]
 8042afe:	4629      	mov	r1, r5
 8042b00:	028b      	lsls	r3, r1, #10
 8042b02:	4621      	mov	r1, r4
 8042b04:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8042b08:	4621      	mov	r1, r4
 8042b0a:	028a      	lsls	r2, r1, #10
 8042b0c:	4610      	mov	r0, r2
 8042b0e:	4619      	mov	r1, r3
 8042b10:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8042b14:	2200      	movs	r2, #0
 8042b16:	61bb      	str	r3, [r7, #24]
 8042b18:	61fa      	str	r2, [r7, #28]
 8042b1a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8042b1e:	f7fd fbc7 	bl	80402b0 <__aeabi_uldivmod>
 8042b22:	4602      	mov	r2, r0
 8042b24:	460b      	mov	r3, r1
 8042b26:	4613      	mov	r3, r2
 8042b28:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8042b2c:	4b0d      	ldr	r3, [pc, #52]	@ (8042b64 <HAL_RCC_GetSysClockFreq+0x348>)
 8042b2e:	685b      	ldr	r3, [r3, #4]
 8042b30:	0f1b      	lsrs	r3, r3, #28
 8042b32:	f003 0307 	and.w	r3, r3, #7
 8042b36:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 8042b3a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8042b3e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8042b42:	fbb2 f3f3 	udiv	r3, r2, r3
 8042b46:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8042b4a:	e003      	b.n	8042b54 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8042b4c:	4b06      	ldr	r3, [pc, #24]	@ (8042b68 <HAL_RCC_GetSysClockFreq+0x34c>)
 8042b4e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8042b52:	bf00      	nop
    }
  }
  return sysclockfreq;
 8042b54:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8042b58:	4618      	mov	r0, r3
 8042b5a:	3798      	adds	r7, #152	@ 0x98
 8042b5c:	46bd      	mov	sp, r7
 8042b5e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8042b62:	bf00      	nop
 8042b64:	40023800 	.word	0x40023800
 8042b68:	00f42400 	.word	0x00f42400
 8042b6c:	017d7840 	.word	0x017d7840

08042b70 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8042b70:	b580      	push	{r7, lr}
 8042b72:	b082      	sub	sp, #8
 8042b74:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8042b76:	f7fe fed1 	bl	804191c <HAL_GetTick>
 8042b7a:	6078      	str	r0, [r7, #4]

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8042b7c:	4b72      	ldr	r3, [pc, #456]	@ (8042d48 <HAL_RCC_DeInit+0x1d8>)
 8042b7e:	681b      	ldr	r3, [r3, #0]
 8042b80:	4a71      	ldr	r2, [pc, #452]	@ (8042d48 <HAL_RCC_DeInit+0x1d8>)
 8042b82:	f043 0301 	orr.w	r3, r3, #1
 8042b86:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8042b88:	e008      	b.n	8042b9c <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8042b8a:	f7fe fec7 	bl	804191c <HAL_GetTick>
 8042b8e:	4602      	mov	r2, r0
 8042b90:	687b      	ldr	r3, [r7, #4]
 8042b92:	1ad3      	subs	r3, r2, r3
 8042b94:	2b02      	cmp	r3, #2
 8042b96:	d901      	bls.n	8042b9c <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 8042b98:	2303      	movs	r3, #3
 8042b9a:	e0d0      	b.n	8042d3e <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8042b9c:	4b6a      	ldr	r3, [pc, #424]	@ (8042d48 <HAL_RCC_DeInit+0x1d8>)
 8042b9e:	681b      	ldr	r3, [r3, #0]
 8042ba0:	f003 0302 	and.w	r3, r3, #2
 8042ba4:	2b00      	cmp	r3, #0
 8042ba6:	d0f0      	beq.n	8042b8a <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM[4:0] bits to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 8042ba8:	4b67      	ldr	r3, [pc, #412]	@ (8042d48 <HAL_RCC_DeInit+0x1d8>)
 8042baa:	681b      	ldr	r3, [r3, #0]
 8042bac:	4a66      	ldr	r2, [pc, #408]	@ (8042d48 <HAL_RCC_DeInit+0x1d8>)
 8042bae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8042bb2:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8042bb4:	f7fe feb2 	bl	804191c <HAL_GetTick>
 8042bb8:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 8042bba:	4b63      	ldr	r3, [pc, #396]	@ (8042d48 <HAL_RCC_DeInit+0x1d8>)
 8042bbc:	2200      	movs	r2, #0
 8042bbe:	609a      	str	r2, [r3, #8]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8042bc0:	e00a      	b.n	8042bd8 <HAL_RCC_DeInit+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8042bc2:	f7fe feab 	bl	804191c <HAL_GetTick>
 8042bc6:	4602      	mov	r2, r0
 8042bc8:	687b      	ldr	r3, [r7, #4]
 8042bca:	1ad3      	subs	r3, r2, r3
 8042bcc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8042bd0:	4293      	cmp	r3, r2
 8042bd2:	d901      	bls.n	8042bd8 <HAL_RCC_DeInit+0x68>
    {
      return HAL_TIMEOUT;
 8042bd4:	2303      	movs	r3, #3
 8042bd6:	e0b2      	b.n	8042d3e <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8042bd8:	4b5b      	ldr	r3, [pc, #364]	@ (8042d48 <HAL_RCC_DeInit+0x1d8>)
 8042bda:	689b      	ldr	r3, [r3, #8]
 8042bdc:	f003 030c 	and.w	r3, r3, #12
 8042be0:	2b00      	cmp	r3, #0
 8042be2:	d1ee      	bne.n	8042bc2 <HAL_RCC_DeInit+0x52>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8042be4:	f7fe fe9a 	bl	804191c <HAL_GetTick>
 8042be8:	6078      	str	r0, [r7, #4]

  /* Clear HSEON, HSEBYP and CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 8042bea:	4b57      	ldr	r3, [pc, #348]	@ (8042d48 <HAL_RCC_DeInit+0x1d8>)
 8042bec:	681b      	ldr	r3, [r3, #0]
 8042bee:	4a56      	ldr	r2, [pc, #344]	@ (8042d48 <HAL_RCC_DeInit+0x1d8>)
 8042bf0:	f423 2350 	bic.w	r3, r3, #851968	@ 0xd0000
 8042bf4:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8042bf6:	e008      	b.n	8042c0a <HAL_RCC_DeInit+0x9a>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8042bf8:	f7fe fe90 	bl	804191c <HAL_GetTick>
 8042bfc:	4602      	mov	r2, r0
 8042bfe:	687b      	ldr	r3, [r7, #4]
 8042c00:	1ad3      	subs	r3, r2, r3
 8042c02:	2b64      	cmp	r3, #100	@ 0x64
 8042c04:	d901      	bls.n	8042c0a <HAL_RCC_DeInit+0x9a>
    {
      return HAL_TIMEOUT;
 8042c06:	2303      	movs	r3, #3
 8042c08:	e099      	b.n	8042d3e <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8042c0a:	4b4f      	ldr	r3, [pc, #316]	@ (8042d48 <HAL_RCC_DeInit+0x1d8>)
 8042c0c:	681b      	ldr	r3, [r3, #0]
 8042c0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8042c12:	2b00      	cmp	r3, #0
 8042c14:	d1f0      	bne.n	8042bf8 <HAL_RCC_DeInit+0x88>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8042c16:	f7fe fe81 	bl	804191c <HAL_GetTick>
 8042c1a:	6078      	str	r0, [r7, #4]

  /* Clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8042c1c:	4b4a      	ldr	r3, [pc, #296]	@ (8042d48 <HAL_RCC_DeInit+0x1d8>)
 8042c1e:	681b      	ldr	r3, [r3, #0]
 8042c20:	4a49      	ldr	r2, [pc, #292]	@ (8042d48 <HAL_RCC_DeInit+0x1d8>)
 8042c22:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8042c26:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8042c28:	e008      	b.n	8042c3c <HAL_RCC_DeInit+0xcc>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8042c2a:	f7fe fe77 	bl	804191c <HAL_GetTick>
 8042c2e:	4602      	mov	r2, r0
 8042c30:	687b      	ldr	r3, [r7, #4]
 8042c32:	1ad3      	subs	r3, r2, r3
 8042c34:	2b02      	cmp	r3, #2
 8042c36:	d901      	bls.n	8042c3c <HAL_RCC_DeInit+0xcc>
    {
      return HAL_TIMEOUT;
 8042c38:	2303      	movs	r3, #3
 8042c3a:	e080      	b.n	8042d3e <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8042c3c:	4b42      	ldr	r3, [pc, #264]	@ (8042d48 <HAL_RCC_DeInit+0x1d8>)
 8042c3e:	681b      	ldr	r3, [r3, #0]
 8042c40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8042c44:	2b00      	cmp	r3, #0
 8042c46:	d1f0      	bne.n	8042c2a <HAL_RCC_DeInit+0xba>
    }
  }

#if defined(RCC_PLLI2S_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8042c48:	f7fe fe68 	bl	804191c <HAL_GetTick>
 8042c4c:	6078      	str	r0, [r7, #4]

  /* Reset PLLI2SON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 8042c4e:	4b3e      	ldr	r3, [pc, #248]	@ (8042d48 <HAL_RCC_DeInit+0x1d8>)
 8042c50:	681b      	ldr	r3, [r3, #0]
 8042c52:	4a3d      	ldr	r2, [pc, #244]	@ (8042d48 <HAL_RCC_DeInit+0x1d8>)
 8042c54:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8042c58:	6013      	str	r3, [r2, #0]

  /* Wait till PLLI2S is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8042c5a:	e008      	b.n	8042c6e <HAL_RCC_DeInit+0xfe>
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8042c5c:	f7fe fe5e 	bl	804191c <HAL_GetTick>
 8042c60:	4602      	mov	r2, r0
 8042c62:	687b      	ldr	r3, [r7, #4]
 8042c64:	1ad3      	subs	r3, r2, r3
 8042c66:	2b02      	cmp	r3, #2
 8042c68:	d901      	bls.n	8042c6e <HAL_RCC_DeInit+0xfe>
    {
      return HAL_TIMEOUT;
 8042c6a:	2303      	movs	r3, #3
 8042c6c:	e067      	b.n	8042d3e <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8042c6e:	4b36      	ldr	r3, [pc, #216]	@ (8042d48 <HAL_RCC_DeInit+0x1d8>)
 8042c70:	681b      	ldr	r3, [r3, #0]
 8042c72:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8042c76:	2b00      	cmp	r3, #0
 8042c78:	d1f0      	bne.n	8042c5c <HAL_RCC_DeInit+0xec>
  }
#endif /* RCC_PLLI2S_SUPPORT */

#if defined(RCC_PLLSAI_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8042c7a:	f7fe fe4f 	bl	804191c <HAL_GetTick>
 8042c7e:	6078      	str	r0, [r7, #4]

  /* Reset PLLSAI bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAION);
 8042c80:	4b31      	ldr	r3, [pc, #196]	@ (8042d48 <HAL_RCC_DeInit+0x1d8>)
 8042c82:	681b      	ldr	r3, [r3, #0]
 8042c84:	4a30      	ldr	r2, [pc, #192]	@ (8042d48 <HAL_RCC_DeInit+0x1d8>)
 8042c86:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8042c8a:	6013      	str	r3, [r2, #0]

  /* Wait till PLLSAI is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLSAIRDY) != RESET)
 8042c8c:	e008      	b.n	8042ca0 <HAL_RCC_DeInit+0x130>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8042c8e:	f7fe fe45 	bl	804191c <HAL_GetTick>
 8042c92:	4602      	mov	r2, r0
 8042c94:	687b      	ldr	r3, [r7, #4]
 8042c96:	1ad3      	subs	r3, r2, r3
 8042c98:	2b02      	cmp	r3, #2
 8042c9a:	d901      	bls.n	8042ca0 <HAL_RCC_DeInit+0x130>
    {
      return HAL_TIMEOUT;
 8042c9c:	2303      	movs	r3, #3
 8042c9e:	e04e      	b.n	8042d3e <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CR, RCC_CR_PLLSAIRDY) != RESET)
 8042ca0:	4b29      	ldr	r3, [pc, #164]	@ (8042d48 <HAL_RCC_DeInit+0x1d8>)
 8042ca2:	681b      	ldr	r3, [r3, #0]
 8042ca4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8042ca8:	2b00      	cmp	r3, #0
 8042caa:	d1f0      	bne.n	8042c8e <HAL_RCC_DeInit+0x11e>
#endif /* RCC_PLLSAI_SUPPORT */

  /* Once PLL, PLLI2S and PLLSAI are OFF, reset PLLCFGR register to default value */
#if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || \
    defined(STM32F423xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLR_1;
 8042cac:	4b26      	ldr	r3, [pc, #152]	@ (8042d48 <HAL_RCC_DeInit+0x1d8>)
 8042cae:	4a27      	ldr	r2, [pc, #156]	@ (8042d4c <HAL_RCC_DeInit+0x1dc>)
 8042cb0:	605a      	str	r2, [r3, #4]
#endif /* STM32F412Cx || STM32F412Rx || STM32F412Vx || STM32F412Zx || STM32F413xx || STM32F423xx || STM32F446xx || STM32F469xx || STM32F479xx */

  /* Reset PLLI2SCFGR register to default value */
#if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || \
    defined(STM32F423xx) || defined(STM32F446xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
 8042cb2:	4b25      	ldr	r3, [pc, #148]	@ (8042d48 <HAL_RCC_DeInit+0x1d8>)
 8042cb4:	4a25      	ldr	r2, [pc, #148]	@ (8042d4c <HAL_RCC_DeInit+0x1dc>)
 8042cb6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Reset PLLSAICFGR register */
#if defined(STM32F427xx) || defined(STM32F429xx) || defined(STM32F437xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2 | RCC_PLLSAICFGR_PLLSAIR_1;
#elif defined(STM32F446xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2;
 8042cba:	4b23      	ldr	r3, [pc, #140]	@ (8042d48 <HAL_RCC_DeInit+0x1d8>)
 8042cbc:	4a24      	ldr	r2, [pc, #144]	@ (8042d50 <HAL_RCC_DeInit+0x1e0>)
 8042cbe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
#endif /* STM32F427xx || STM32F429xx || STM32F437xx || STM32F439xx || STM32F469xx || STM32F479xx */

  /* Disable all interrupts */
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE);
 8042cc2:	4b21      	ldr	r3, [pc, #132]	@ (8042d48 <HAL_RCC_DeInit+0x1d8>)
 8042cc4:	68db      	ldr	r3, [r3, #12]
 8042cc6:	4a20      	ldr	r2, [pc, #128]	@ (8042d48 <HAL_RCC_DeInit+0x1d8>)
 8042cc8:	f423 53f8 	bic.w	r3, r3, #7936	@ 0x1f00
 8042ccc:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
 8042cce:	4b1e      	ldr	r3, [pc, #120]	@ (8042d48 <HAL_RCC_DeInit+0x1d8>)
 8042cd0:	68db      	ldr	r3, [r3, #12]
 8042cd2:	4a1d      	ldr	r2, [pc, #116]	@ (8042d48 <HAL_RCC_DeInit+0x1d8>)
 8042cd4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8042cd8:	60d3      	str	r3, [r2, #12]
#endif /* RCC_CIR_PLLI2SRDYIE */

#if defined(RCC_CIR_PLLSAIRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
 8042cda:	4b1b      	ldr	r3, [pc, #108]	@ (8042d48 <HAL_RCC_DeInit+0x1d8>)
 8042cdc:	68db      	ldr	r3, [r3, #12]
 8042cde:	4a1a      	ldr	r2, [pc, #104]	@ (8042d48 <HAL_RCC_DeInit+0x1d8>)
 8042ce0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8042ce4:	60d3      	str	r3, [r2, #12]
#endif /* RCC_CIR_PLLSAIRDYIE */

  /* Clear all interrupt flags */
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC |
 8042ce6:	4b18      	ldr	r3, [pc, #96]	@ (8042d48 <HAL_RCC_DeInit+0x1d8>)
 8042ce8:	68db      	ldr	r3, [r3, #12]
 8042cea:	4a17      	ldr	r2, [pc, #92]	@ (8042d48 <HAL_RCC_DeInit+0x1d8>)
 8042cec:	f443 031f 	orr.w	r3, r3, #10420224	@ 0x9f0000
 8042cf0:	60d3      	str	r3, [r2, #12]
          RCC_CIR_CSSC);

#if defined(RCC_CIR_PLLI2SRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
 8042cf2:	4b15      	ldr	r3, [pc, #84]	@ (8042d48 <HAL_RCC_DeInit+0x1d8>)
 8042cf4:	68db      	ldr	r3, [r3, #12]
 8042cf6:	4a14      	ldr	r2, [pc, #80]	@ (8042d48 <HAL_RCC_DeInit+0x1d8>)
 8042cf8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8042cfc:	60d3      	str	r3, [r2, #12]
#endif /* RCC_CIR_PLLI2SRDYC */

#if defined(RCC_CIR_PLLSAIRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYC);
 8042cfe:	4b12      	ldr	r3, [pc, #72]	@ (8042d48 <HAL_RCC_DeInit+0x1d8>)
 8042d00:	68db      	ldr	r3, [r3, #12]
 8042d02:	4a11      	ldr	r2, [pc, #68]	@ (8042d48 <HAL_RCC_DeInit+0x1d8>)
 8042d04:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8042d08:	60d3      	str	r3, [r2, #12]
#endif /* RCC_CIR_PLLSAIRDYC */

  /* Clear LSION bit */
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8042d0a:	4b0f      	ldr	r3, [pc, #60]	@ (8042d48 <HAL_RCC_DeInit+0x1d8>)
 8042d0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8042d0e:	4a0e      	ldr	r2, [pc, #56]	@ (8042d48 <HAL_RCC_DeInit+0x1d8>)
 8042d10:	f023 0301 	bic.w	r3, r3, #1
 8042d14:	6753      	str	r3, [r2, #116]	@ 0x74

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8042d16:	4b0c      	ldr	r3, [pc, #48]	@ (8042d48 <HAL_RCC_DeInit+0x1d8>)
 8042d18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8042d1a:	4a0b      	ldr	r2, [pc, #44]	@ (8042d48 <HAL_RCC_DeInit+0x1d8>)
 8042d1c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8042d20:	6753      	str	r3, [r2, #116]	@ 0x74

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 8042d22:	4b0c      	ldr	r3, [pc, #48]	@ (8042d54 <HAL_RCC_DeInit+0x1e4>)
 8042d24:	4a0c      	ldr	r2, [pc, #48]	@ (8042d58 <HAL_RCC_DeInit+0x1e8>)
 8042d26:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8042d28:	4b0c      	ldr	r3, [pc, #48]	@ (8042d5c <HAL_RCC_DeInit+0x1ec>)
 8042d2a:	681b      	ldr	r3, [r3, #0]
 8042d2c:	4618      	mov	r0, r3
 8042d2e:	f7fe fdb1 	bl	8041894 <HAL_InitTick>
 8042d32:	4603      	mov	r3, r0
 8042d34:	2b00      	cmp	r3, #0
 8042d36:	d001      	beq.n	8042d3c <HAL_RCC_DeInit+0x1cc>
  {
    return HAL_ERROR;
 8042d38:	2301      	movs	r3, #1
 8042d3a:	e000      	b.n	8042d3e <HAL_RCC_DeInit+0x1ce>
  }
  else
  {
    return HAL_OK;
 8042d3c:	2300      	movs	r3, #0
  }
}
 8042d3e:	4618      	mov	r0, r3
 8042d40:	3708      	adds	r7, #8
 8042d42:	46bd      	mov	sp, r7
 8042d44:	bd80      	pop	{r7, pc}
 8042d46:	bf00      	nop
 8042d48:	40023800 	.word	0x40023800
 8042d4c:	24003010 	.word	0x24003010
 8042d50:	04003010 	.word	0x04003010
 8042d54:	20000008 	.word	0x20000008
 8042d58:	00f42400 	.word	0x00f42400
 8042d5c:	2000000c 	.word	0x2000000c

08042d60 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8042d60:	b580      	push	{r7, lr}
 8042d62:	b086      	sub	sp, #24
 8042d64:	af00      	add	r7, sp, #0
 8042d66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8042d68:	687b      	ldr	r3, [r7, #4]
 8042d6a:	2b00      	cmp	r3, #0
 8042d6c:	d101      	bne.n	8042d72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8042d6e:	2301      	movs	r3, #1
 8042d70:	e28d      	b.n	804328e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8042d72:	687b      	ldr	r3, [r7, #4]
 8042d74:	681b      	ldr	r3, [r3, #0]
 8042d76:	f003 0301 	and.w	r3, r3, #1
 8042d7a:	2b00      	cmp	r3, #0
 8042d7c:	f000 8083 	beq.w	8042e86 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8042d80:	4b94      	ldr	r3, [pc, #592]	@ (8042fd4 <HAL_RCC_OscConfig+0x274>)
 8042d82:	689b      	ldr	r3, [r3, #8]
 8042d84:	f003 030c 	and.w	r3, r3, #12
 8042d88:	2b04      	cmp	r3, #4
 8042d8a:	d019      	beq.n	8042dc0 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8042d8c:	4b91      	ldr	r3, [pc, #580]	@ (8042fd4 <HAL_RCC_OscConfig+0x274>)
 8042d8e:	689b      	ldr	r3, [r3, #8]
 8042d90:	f003 030c 	and.w	r3, r3, #12
        || \
 8042d94:	2b08      	cmp	r3, #8
 8042d96:	d106      	bne.n	8042da6 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8042d98:	4b8e      	ldr	r3, [pc, #568]	@ (8042fd4 <HAL_RCC_OscConfig+0x274>)
 8042d9a:	685b      	ldr	r3, [r3, #4]
 8042d9c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8042da0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8042da4:	d00c      	beq.n	8042dc0 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8042da6:	4b8b      	ldr	r3, [pc, #556]	@ (8042fd4 <HAL_RCC_OscConfig+0x274>)
 8042da8:	689b      	ldr	r3, [r3, #8]
 8042daa:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8042dae:	2b0c      	cmp	r3, #12
 8042db0:	d112      	bne.n	8042dd8 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8042db2:	4b88      	ldr	r3, [pc, #544]	@ (8042fd4 <HAL_RCC_OscConfig+0x274>)
 8042db4:	685b      	ldr	r3, [r3, #4]
 8042db6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8042dba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8042dbe:	d10b      	bne.n	8042dd8 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8042dc0:	4b84      	ldr	r3, [pc, #528]	@ (8042fd4 <HAL_RCC_OscConfig+0x274>)
 8042dc2:	681b      	ldr	r3, [r3, #0]
 8042dc4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8042dc8:	2b00      	cmp	r3, #0
 8042dca:	d05b      	beq.n	8042e84 <HAL_RCC_OscConfig+0x124>
 8042dcc:	687b      	ldr	r3, [r7, #4]
 8042dce:	685b      	ldr	r3, [r3, #4]
 8042dd0:	2b00      	cmp	r3, #0
 8042dd2:	d157      	bne.n	8042e84 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8042dd4:	2301      	movs	r3, #1
 8042dd6:	e25a      	b.n	804328e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8042dd8:	687b      	ldr	r3, [r7, #4]
 8042dda:	685b      	ldr	r3, [r3, #4]
 8042ddc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8042de0:	d106      	bne.n	8042df0 <HAL_RCC_OscConfig+0x90>
 8042de2:	4b7c      	ldr	r3, [pc, #496]	@ (8042fd4 <HAL_RCC_OscConfig+0x274>)
 8042de4:	681b      	ldr	r3, [r3, #0]
 8042de6:	4a7b      	ldr	r2, [pc, #492]	@ (8042fd4 <HAL_RCC_OscConfig+0x274>)
 8042de8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8042dec:	6013      	str	r3, [r2, #0]
 8042dee:	e01d      	b.n	8042e2c <HAL_RCC_OscConfig+0xcc>
 8042df0:	687b      	ldr	r3, [r7, #4]
 8042df2:	685b      	ldr	r3, [r3, #4]
 8042df4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8042df8:	d10c      	bne.n	8042e14 <HAL_RCC_OscConfig+0xb4>
 8042dfa:	4b76      	ldr	r3, [pc, #472]	@ (8042fd4 <HAL_RCC_OscConfig+0x274>)
 8042dfc:	681b      	ldr	r3, [r3, #0]
 8042dfe:	4a75      	ldr	r2, [pc, #468]	@ (8042fd4 <HAL_RCC_OscConfig+0x274>)
 8042e00:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8042e04:	6013      	str	r3, [r2, #0]
 8042e06:	4b73      	ldr	r3, [pc, #460]	@ (8042fd4 <HAL_RCC_OscConfig+0x274>)
 8042e08:	681b      	ldr	r3, [r3, #0]
 8042e0a:	4a72      	ldr	r2, [pc, #456]	@ (8042fd4 <HAL_RCC_OscConfig+0x274>)
 8042e0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8042e10:	6013      	str	r3, [r2, #0]
 8042e12:	e00b      	b.n	8042e2c <HAL_RCC_OscConfig+0xcc>
 8042e14:	4b6f      	ldr	r3, [pc, #444]	@ (8042fd4 <HAL_RCC_OscConfig+0x274>)
 8042e16:	681b      	ldr	r3, [r3, #0]
 8042e18:	4a6e      	ldr	r2, [pc, #440]	@ (8042fd4 <HAL_RCC_OscConfig+0x274>)
 8042e1a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8042e1e:	6013      	str	r3, [r2, #0]
 8042e20:	4b6c      	ldr	r3, [pc, #432]	@ (8042fd4 <HAL_RCC_OscConfig+0x274>)
 8042e22:	681b      	ldr	r3, [r3, #0]
 8042e24:	4a6b      	ldr	r2, [pc, #428]	@ (8042fd4 <HAL_RCC_OscConfig+0x274>)
 8042e26:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8042e2a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8042e2c:	687b      	ldr	r3, [r7, #4]
 8042e2e:	685b      	ldr	r3, [r3, #4]
 8042e30:	2b00      	cmp	r3, #0
 8042e32:	d013      	beq.n	8042e5c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8042e34:	f7fe fd72 	bl	804191c <HAL_GetTick>
 8042e38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8042e3a:	e008      	b.n	8042e4e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8042e3c:	f7fe fd6e 	bl	804191c <HAL_GetTick>
 8042e40:	4602      	mov	r2, r0
 8042e42:	693b      	ldr	r3, [r7, #16]
 8042e44:	1ad3      	subs	r3, r2, r3
 8042e46:	2b64      	cmp	r3, #100	@ 0x64
 8042e48:	d901      	bls.n	8042e4e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8042e4a:	2303      	movs	r3, #3
 8042e4c:	e21f      	b.n	804328e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8042e4e:	4b61      	ldr	r3, [pc, #388]	@ (8042fd4 <HAL_RCC_OscConfig+0x274>)
 8042e50:	681b      	ldr	r3, [r3, #0]
 8042e52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8042e56:	2b00      	cmp	r3, #0
 8042e58:	d0f0      	beq.n	8042e3c <HAL_RCC_OscConfig+0xdc>
 8042e5a:	e014      	b.n	8042e86 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8042e5c:	f7fe fd5e 	bl	804191c <HAL_GetTick>
 8042e60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8042e62:	e008      	b.n	8042e76 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8042e64:	f7fe fd5a 	bl	804191c <HAL_GetTick>
 8042e68:	4602      	mov	r2, r0
 8042e6a:	693b      	ldr	r3, [r7, #16]
 8042e6c:	1ad3      	subs	r3, r2, r3
 8042e6e:	2b64      	cmp	r3, #100	@ 0x64
 8042e70:	d901      	bls.n	8042e76 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8042e72:	2303      	movs	r3, #3
 8042e74:	e20b      	b.n	804328e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8042e76:	4b57      	ldr	r3, [pc, #348]	@ (8042fd4 <HAL_RCC_OscConfig+0x274>)
 8042e78:	681b      	ldr	r3, [r3, #0]
 8042e7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8042e7e:	2b00      	cmp	r3, #0
 8042e80:	d1f0      	bne.n	8042e64 <HAL_RCC_OscConfig+0x104>
 8042e82:	e000      	b.n	8042e86 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8042e84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8042e86:	687b      	ldr	r3, [r7, #4]
 8042e88:	681b      	ldr	r3, [r3, #0]
 8042e8a:	f003 0302 	and.w	r3, r3, #2
 8042e8e:	2b00      	cmp	r3, #0
 8042e90:	d06f      	beq.n	8042f72 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8042e92:	4b50      	ldr	r3, [pc, #320]	@ (8042fd4 <HAL_RCC_OscConfig+0x274>)
 8042e94:	689b      	ldr	r3, [r3, #8]
 8042e96:	f003 030c 	and.w	r3, r3, #12
 8042e9a:	2b00      	cmp	r3, #0
 8042e9c:	d017      	beq.n	8042ece <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8042e9e:	4b4d      	ldr	r3, [pc, #308]	@ (8042fd4 <HAL_RCC_OscConfig+0x274>)
 8042ea0:	689b      	ldr	r3, [r3, #8]
 8042ea2:	f003 030c 	and.w	r3, r3, #12
        || \
 8042ea6:	2b08      	cmp	r3, #8
 8042ea8:	d105      	bne.n	8042eb6 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8042eaa:	4b4a      	ldr	r3, [pc, #296]	@ (8042fd4 <HAL_RCC_OscConfig+0x274>)
 8042eac:	685b      	ldr	r3, [r3, #4]
 8042eae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8042eb2:	2b00      	cmp	r3, #0
 8042eb4:	d00b      	beq.n	8042ece <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8042eb6:	4b47      	ldr	r3, [pc, #284]	@ (8042fd4 <HAL_RCC_OscConfig+0x274>)
 8042eb8:	689b      	ldr	r3, [r3, #8]
 8042eba:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8042ebe:	2b0c      	cmp	r3, #12
 8042ec0:	d11c      	bne.n	8042efc <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8042ec2:	4b44      	ldr	r3, [pc, #272]	@ (8042fd4 <HAL_RCC_OscConfig+0x274>)
 8042ec4:	685b      	ldr	r3, [r3, #4]
 8042ec6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8042eca:	2b00      	cmp	r3, #0
 8042ecc:	d116      	bne.n	8042efc <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8042ece:	4b41      	ldr	r3, [pc, #260]	@ (8042fd4 <HAL_RCC_OscConfig+0x274>)
 8042ed0:	681b      	ldr	r3, [r3, #0]
 8042ed2:	f003 0302 	and.w	r3, r3, #2
 8042ed6:	2b00      	cmp	r3, #0
 8042ed8:	d005      	beq.n	8042ee6 <HAL_RCC_OscConfig+0x186>
 8042eda:	687b      	ldr	r3, [r7, #4]
 8042edc:	68db      	ldr	r3, [r3, #12]
 8042ede:	2b01      	cmp	r3, #1
 8042ee0:	d001      	beq.n	8042ee6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8042ee2:	2301      	movs	r3, #1
 8042ee4:	e1d3      	b.n	804328e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8042ee6:	4b3b      	ldr	r3, [pc, #236]	@ (8042fd4 <HAL_RCC_OscConfig+0x274>)
 8042ee8:	681b      	ldr	r3, [r3, #0]
 8042eea:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8042eee:	687b      	ldr	r3, [r7, #4]
 8042ef0:	691b      	ldr	r3, [r3, #16]
 8042ef2:	00db      	lsls	r3, r3, #3
 8042ef4:	4937      	ldr	r1, [pc, #220]	@ (8042fd4 <HAL_RCC_OscConfig+0x274>)
 8042ef6:	4313      	orrs	r3, r2
 8042ef8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8042efa:	e03a      	b.n	8042f72 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8042efc:	687b      	ldr	r3, [r7, #4]
 8042efe:	68db      	ldr	r3, [r3, #12]
 8042f00:	2b00      	cmp	r3, #0
 8042f02:	d020      	beq.n	8042f46 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8042f04:	4b34      	ldr	r3, [pc, #208]	@ (8042fd8 <HAL_RCC_OscConfig+0x278>)
 8042f06:	2201      	movs	r2, #1
 8042f08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8042f0a:	f7fe fd07 	bl	804191c <HAL_GetTick>
 8042f0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8042f10:	e008      	b.n	8042f24 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8042f12:	f7fe fd03 	bl	804191c <HAL_GetTick>
 8042f16:	4602      	mov	r2, r0
 8042f18:	693b      	ldr	r3, [r7, #16]
 8042f1a:	1ad3      	subs	r3, r2, r3
 8042f1c:	2b02      	cmp	r3, #2
 8042f1e:	d901      	bls.n	8042f24 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8042f20:	2303      	movs	r3, #3
 8042f22:	e1b4      	b.n	804328e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8042f24:	4b2b      	ldr	r3, [pc, #172]	@ (8042fd4 <HAL_RCC_OscConfig+0x274>)
 8042f26:	681b      	ldr	r3, [r3, #0]
 8042f28:	f003 0302 	and.w	r3, r3, #2
 8042f2c:	2b00      	cmp	r3, #0
 8042f2e:	d0f0      	beq.n	8042f12 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8042f30:	4b28      	ldr	r3, [pc, #160]	@ (8042fd4 <HAL_RCC_OscConfig+0x274>)
 8042f32:	681b      	ldr	r3, [r3, #0]
 8042f34:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8042f38:	687b      	ldr	r3, [r7, #4]
 8042f3a:	691b      	ldr	r3, [r3, #16]
 8042f3c:	00db      	lsls	r3, r3, #3
 8042f3e:	4925      	ldr	r1, [pc, #148]	@ (8042fd4 <HAL_RCC_OscConfig+0x274>)
 8042f40:	4313      	orrs	r3, r2
 8042f42:	600b      	str	r3, [r1, #0]
 8042f44:	e015      	b.n	8042f72 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8042f46:	4b24      	ldr	r3, [pc, #144]	@ (8042fd8 <HAL_RCC_OscConfig+0x278>)
 8042f48:	2200      	movs	r2, #0
 8042f4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8042f4c:	f7fe fce6 	bl	804191c <HAL_GetTick>
 8042f50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8042f52:	e008      	b.n	8042f66 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8042f54:	f7fe fce2 	bl	804191c <HAL_GetTick>
 8042f58:	4602      	mov	r2, r0
 8042f5a:	693b      	ldr	r3, [r7, #16]
 8042f5c:	1ad3      	subs	r3, r2, r3
 8042f5e:	2b02      	cmp	r3, #2
 8042f60:	d901      	bls.n	8042f66 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8042f62:	2303      	movs	r3, #3
 8042f64:	e193      	b.n	804328e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8042f66:	4b1b      	ldr	r3, [pc, #108]	@ (8042fd4 <HAL_RCC_OscConfig+0x274>)
 8042f68:	681b      	ldr	r3, [r3, #0]
 8042f6a:	f003 0302 	and.w	r3, r3, #2
 8042f6e:	2b00      	cmp	r3, #0
 8042f70:	d1f0      	bne.n	8042f54 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8042f72:	687b      	ldr	r3, [r7, #4]
 8042f74:	681b      	ldr	r3, [r3, #0]
 8042f76:	f003 0308 	and.w	r3, r3, #8
 8042f7a:	2b00      	cmp	r3, #0
 8042f7c:	d036      	beq.n	8042fec <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8042f7e:	687b      	ldr	r3, [r7, #4]
 8042f80:	695b      	ldr	r3, [r3, #20]
 8042f82:	2b00      	cmp	r3, #0
 8042f84:	d016      	beq.n	8042fb4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8042f86:	4b15      	ldr	r3, [pc, #84]	@ (8042fdc <HAL_RCC_OscConfig+0x27c>)
 8042f88:	2201      	movs	r2, #1
 8042f8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8042f8c:	f7fe fcc6 	bl	804191c <HAL_GetTick>
 8042f90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8042f92:	e008      	b.n	8042fa6 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8042f94:	f7fe fcc2 	bl	804191c <HAL_GetTick>
 8042f98:	4602      	mov	r2, r0
 8042f9a:	693b      	ldr	r3, [r7, #16]
 8042f9c:	1ad3      	subs	r3, r2, r3
 8042f9e:	2b02      	cmp	r3, #2
 8042fa0:	d901      	bls.n	8042fa6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8042fa2:	2303      	movs	r3, #3
 8042fa4:	e173      	b.n	804328e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8042fa6:	4b0b      	ldr	r3, [pc, #44]	@ (8042fd4 <HAL_RCC_OscConfig+0x274>)
 8042fa8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8042faa:	f003 0302 	and.w	r3, r3, #2
 8042fae:	2b00      	cmp	r3, #0
 8042fb0:	d0f0      	beq.n	8042f94 <HAL_RCC_OscConfig+0x234>
 8042fb2:	e01b      	b.n	8042fec <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8042fb4:	4b09      	ldr	r3, [pc, #36]	@ (8042fdc <HAL_RCC_OscConfig+0x27c>)
 8042fb6:	2200      	movs	r2, #0
 8042fb8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8042fba:	f7fe fcaf 	bl	804191c <HAL_GetTick>
 8042fbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8042fc0:	e00e      	b.n	8042fe0 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8042fc2:	f7fe fcab 	bl	804191c <HAL_GetTick>
 8042fc6:	4602      	mov	r2, r0
 8042fc8:	693b      	ldr	r3, [r7, #16]
 8042fca:	1ad3      	subs	r3, r2, r3
 8042fcc:	2b02      	cmp	r3, #2
 8042fce:	d907      	bls.n	8042fe0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8042fd0:	2303      	movs	r3, #3
 8042fd2:	e15c      	b.n	804328e <HAL_RCC_OscConfig+0x52e>
 8042fd4:	40023800 	.word	0x40023800
 8042fd8:	42470000 	.word	0x42470000
 8042fdc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8042fe0:	4b8a      	ldr	r3, [pc, #552]	@ (804320c <HAL_RCC_OscConfig+0x4ac>)
 8042fe2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8042fe4:	f003 0302 	and.w	r3, r3, #2
 8042fe8:	2b00      	cmp	r3, #0
 8042fea:	d1ea      	bne.n	8042fc2 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8042fec:	687b      	ldr	r3, [r7, #4]
 8042fee:	681b      	ldr	r3, [r3, #0]
 8042ff0:	f003 0304 	and.w	r3, r3, #4
 8042ff4:	2b00      	cmp	r3, #0
 8042ff6:	f000 8097 	beq.w	8043128 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8042ffa:	2300      	movs	r3, #0
 8042ffc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8042ffe:	4b83      	ldr	r3, [pc, #524]	@ (804320c <HAL_RCC_OscConfig+0x4ac>)
 8043000:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8043002:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8043006:	2b00      	cmp	r3, #0
 8043008:	d10f      	bne.n	804302a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 804300a:	2300      	movs	r3, #0
 804300c:	60bb      	str	r3, [r7, #8]
 804300e:	4b7f      	ldr	r3, [pc, #508]	@ (804320c <HAL_RCC_OscConfig+0x4ac>)
 8043010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8043012:	4a7e      	ldr	r2, [pc, #504]	@ (804320c <HAL_RCC_OscConfig+0x4ac>)
 8043014:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8043018:	6413      	str	r3, [r2, #64]	@ 0x40
 804301a:	4b7c      	ldr	r3, [pc, #496]	@ (804320c <HAL_RCC_OscConfig+0x4ac>)
 804301c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 804301e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8043022:	60bb      	str	r3, [r7, #8]
 8043024:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8043026:	2301      	movs	r3, #1
 8043028:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 804302a:	4b79      	ldr	r3, [pc, #484]	@ (8043210 <HAL_RCC_OscConfig+0x4b0>)
 804302c:	681b      	ldr	r3, [r3, #0]
 804302e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8043032:	2b00      	cmp	r3, #0
 8043034:	d118      	bne.n	8043068 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8043036:	4b76      	ldr	r3, [pc, #472]	@ (8043210 <HAL_RCC_OscConfig+0x4b0>)
 8043038:	681b      	ldr	r3, [r3, #0]
 804303a:	4a75      	ldr	r2, [pc, #468]	@ (8043210 <HAL_RCC_OscConfig+0x4b0>)
 804303c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8043040:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8043042:	f7fe fc6b 	bl	804191c <HAL_GetTick>
 8043046:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8043048:	e008      	b.n	804305c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 804304a:	f7fe fc67 	bl	804191c <HAL_GetTick>
 804304e:	4602      	mov	r2, r0
 8043050:	693b      	ldr	r3, [r7, #16]
 8043052:	1ad3      	subs	r3, r2, r3
 8043054:	2b02      	cmp	r3, #2
 8043056:	d901      	bls.n	804305c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8043058:	2303      	movs	r3, #3
 804305a:	e118      	b.n	804328e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 804305c:	4b6c      	ldr	r3, [pc, #432]	@ (8043210 <HAL_RCC_OscConfig+0x4b0>)
 804305e:	681b      	ldr	r3, [r3, #0]
 8043060:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8043064:	2b00      	cmp	r3, #0
 8043066:	d0f0      	beq.n	804304a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8043068:	687b      	ldr	r3, [r7, #4]
 804306a:	689b      	ldr	r3, [r3, #8]
 804306c:	2b01      	cmp	r3, #1
 804306e:	d106      	bne.n	804307e <HAL_RCC_OscConfig+0x31e>
 8043070:	4b66      	ldr	r3, [pc, #408]	@ (804320c <HAL_RCC_OscConfig+0x4ac>)
 8043072:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8043074:	4a65      	ldr	r2, [pc, #404]	@ (804320c <HAL_RCC_OscConfig+0x4ac>)
 8043076:	f043 0301 	orr.w	r3, r3, #1
 804307a:	6713      	str	r3, [r2, #112]	@ 0x70
 804307c:	e01c      	b.n	80430b8 <HAL_RCC_OscConfig+0x358>
 804307e:	687b      	ldr	r3, [r7, #4]
 8043080:	689b      	ldr	r3, [r3, #8]
 8043082:	2b05      	cmp	r3, #5
 8043084:	d10c      	bne.n	80430a0 <HAL_RCC_OscConfig+0x340>
 8043086:	4b61      	ldr	r3, [pc, #388]	@ (804320c <HAL_RCC_OscConfig+0x4ac>)
 8043088:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 804308a:	4a60      	ldr	r2, [pc, #384]	@ (804320c <HAL_RCC_OscConfig+0x4ac>)
 804308c:	f043 0304 	orr.w	r3, r3, #4
 8043090:	6713      	str	r3, [r2, #112]	@ 0x70
 8043092:	4b5e      	ldr	r3, [pc, #376]	@ (804320c <HAL_RCC_OscConfig+0x4ac>)
 8043094:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8043096:	4a5d      	ldr	r2, [pc, #372]	@ (804320c <HAL_RCC_OscConfig+0x4ac>)
 8043098:	f043 0301 	orr.w	r3, r3, #1
 804309c:	6713      	str	r3, [r2, #112]	@ 0x70
 804309e:	e00b      	b.n	80430b8 <HAL_RCC_OscConfig+0x358>
 80430a0:	4b5a      	ldr	r3, [pc, #360]	@ (804320c <HAL_RCC_OscConfig+0x4ac>)
 80430a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80430a4:	4a59      	ldr	r2, [pc, #356]	@ (804320c <HAL_RCC_OscConfig+0x4ac>)
 80430a6:	f023 0301 	bic.w	r3, r3, #1
 80430aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80430ac:	4b57      	ldr	r3, [pc, #348]	@ (804320c <HAL_RCC_OscConfig+0x4ac>)
 80430ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80430b0:	4a56      	ldr	r2, [pc, #344]	@ (804320c <HAL_RCC_OscConfig+0x4ac>)
 80430b2:	f023 0304 	bic.w	r3, r3, #4
 80430b6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80430b8:	687b      	ldr	r3, [r7, #4]
 80430ba:	689b      	ldr	r3, [r3, #8]
 80430bc:	2b00      	cmp	r3, #0
 80430be:	d015      	beq.n	80430ec <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80430c0:	f7fe fc2c 	bl	804191c <HAL_GetTick>
 80430c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80430c6:	e00a      	b.n	80430de <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80430c8:	f7fe fc28 	bl	804191c <HAL_GetTick>
 80430cc:	4602      	mov	r2, r0
 80430ce:	693b      	ldr	r3, [r7, #16]
 80430d0:	1ad3      	subs	r3, r2, r3
 80430d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80430d6:	4293      	cmp	r3, r2
 80430d8:	d901      	bls.n	80430de <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80430da:	2303      	movs	r3, #3
 80430dc:	e0d7      	b.n	804328e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80430de:	4b4b      	ldr	r3, [pc, #300]	@ (804320c <HAL_RCC_OscConfig+0x4ac>)
 80430e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80430e2:	f003 0302 	and.w	r3, r3, #2
 80430e6:	2b00      	cmp	r3, #0
 80430e8:	d0ee      	beq.n	80430c8 <HAL_RCC_OscConfig+0x368>
 80430ea:	e014      	b.n	8043116 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80430ec:	f7fe fc16 	bl	804191c <HAL_GetTick>
 80430f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80430f2:	e00a      	b.n	804310a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80430f4:	f7fe fc12 	bl	804191c <HAL_GetTick>
 80430f8:	4602      	mov	r2, r0
 80430fa:	693b      	ldr	r3, [r7, #16]
 80430fc:	1ad3      	subs	r3, r2, r3
 80430fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8043102:	4293      	cmp	r3, r2
 8043104:	d901      	bls.n	804310a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8043106:	2303      	movs	r3, #3
 8043108:	e0c1      	b.n	804328e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 804310a:	4b40      	ldr	r3, [pc, #256]	@ (804320c <HAL_RCC_OscConfig+0x4ac>)
 804310c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 804310e:	f003 0302 	and.w	r3, r3, #2
 8043112:	2b00      	cmp	r3, #0
 8043114:	d1ee      	bne.n	80430f4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8043116:	7dfb      	ldrb	r3, [r7, #23]
 8043118:	2b01      	cmp	r3, #1
 804311a:	d105      	bne.n	8043128 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 804311c:	4b3b      	ldr	r3, [pc, #236]	@ (804320c <HAL_RCC_OscConfig+0x4ac>)
 804311e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8043120:	4a3a      	ldr	r2, [pc, #232]	@ (804320c <HAL_RCC_OscConfig+0x4ac>)
 8043122:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8043126:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8043128:	687b      	ldr	r3, [r7, #4]
 804312a:	699b      	ldr	r3, [r3, #24]
 804312c:	2b00      	cmp	r3, #0
 804312e:	f000 80ad 	beq.w	804328c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8043132:	4b36      	ldr	r3, [pc, #216]	@ (804320c <HAL_RCC_OscConfig+0x4ac>)
 8043134:	689b      	ldr	r3, [r3, #8]
 8043136:	f003 030c 	and.w	r3, r3, #12
 804313a:	2b08      	cmp	r3, #8
 804313c:	d060      	beq.n	8043200 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 804313e:	687b      	ldr	r3, [r7, #4]
 8043140:	699b      	ldr	r3, [r3, #24]
 8043142:	2b02      	cmp	r3, #2
 8043144:	d145      	bne.n	80431d2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8043146:	4b33      	ldr	r3, [pc, #204]	@ (8043214 <HAL_RCC_OscConfig+0x4b4>)
 8043148:	2200      	movs	r2, #0
 804314a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 804314c:	f7fe fbe6 	bl	804191c <HAL_GetTick>
 8043150:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8043152:	e008      	b.n	8043166 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8043154:	f7fe fbe2 	bl	804191c <HAL_GetTick>
 8043158:	4602      	mov	r2, r0
 804315a:	693b      	ldr	r3, [r7, #16]
 804315c:	1ad3      	subs	r3, r2, r3
 804315e:	2b02      	cmp	r3, #2
 8043160:	d901      	bls.n	8043166 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8043162:	2303      	movs	r3, #3
 8043164:	e093      	b.n	804328e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8043166:	4b29      	ldr	r3, [pc, #164]	@ (804320c <HAL_RCC_OscConfig+0x4ac>)
 8043168:	681b      	ldr	r3, [r3, #0]
 804316a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 804316e:	2b00      	cmp	r3, #0
 8043170:	d1f0      	bne.n	8043154 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8043172:	687b      	ldr	r3, [r7, #4]
 8043174:	69da      	ldr	r2, [r3, #28]
 8043176:	687b      	ldr	r3, [r7, #4]
 8043178:	6a1b      	ldr	r3, [r3, #32]
 804317a:	431a      	orrs	r2, r3
 804317c:	687b      	ldr	r3, [r7, #4]
 804317e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8043180:	019b      	lsls	r3, r3, #6
 8043182:	431a      	orrs	r2, r3
 8043184:	687b      	ldr	r3, [r7, #4]
 8043186:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8043188:	085b      	lsrs	r3, r3, #1
 804318a:	3b01      	subs	r3, #1
 804318c:	041b      	lsls	r3, r3, #16
 804318e:	431a      	orrs	r2, r3
 8043190:	687b      	ldr	r3, [r7, #4]
 8043192:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8043194:	061b      	lsls	r3, r3, #24
 8043196:	431a      	orrs	r2, r3
 8043198:	687b      	ldr	r3, [r7, #4]
 804319a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 804319c:	071b      	lsls	r3, r3, #28
 804319e:	491b      	ldr	r1, [pc, #108]	@ (804320c <HAL_RCC_OscConfig+0x4ac>)
 80431a0:	4313      	orrs	r3, r2
 80431a2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80431a4:	4b1b      	ldr	r3, [pc, #108]	@ (8043214 <HAL_RCC_OscConfig+0x4b4>)
 80431a6:	2201      	movs	r2, #1
 80431a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80431aa:	f7fe fbb7 	bl	804191c <HAL_GetTick>
 80431ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80431b0:	e008      	b.n	80431c4 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80431b2:	f7fe fbb3 	bl	804191c <HAL_GetTick>
 80431b6:	4602      	mov	r2, r0
 80431b8:	693b      	ldr	r3, [r7, #16]
 80431ba:	1ad3      	subs	r3, r2, r3
 80431bc:	2b02      	cmp	r3, #2
 80431be:	d901      	bls.n	80431c4 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80431c0:	2303      	movs	r3, #3
 80431c2:	e064      	b.n	804328e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80431c4:	4b11      	ldr	r3, [pc, #68]	@ (804320c <HAL_RCC_OscConfig+0x4ac>)
 80431c6:	681b      	ldr	r3, [r3, #0]
 80431c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80431cc:	2b00      	cmp	r3, #0
 80431ce:	d0f0      	beq.n	80431b2 <HAL_RCC_OscConfig+0x452>
 80431d0:	e05c      	b.n	804328c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80431d2:	4b10      	ldr	r3, [pc, #64]	@ (8043214 <HAL_RCC_OscConfig+0x4b4>)
 80431d4:	2200      	movs	r2, #0
 80431d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80431d8:	f7fe fba0 	bl	804191c <HAL_GetTick>
 80431dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80431de:	e008      	b.n	80431f2 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80431e0:	f7fe fb9c 	bl	804191c <HAL_GetTick>
 80431e4:	4602      	mov	r2, r0
 80431e6:	693b      	ldr	r3, [r7, #16]
 80431e8:	1ad3      	subs	r3, r2, r3
 80431ea:	2b02      	cmp	r3, #2
 80431ec:	d901      	bls.n	80431f2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80431ee:	2303      	movs	r3, #3
 80431f0:	e04d      	b.n	804328e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80431f2:	4b06      	ldr	r3, [pc, #24]	@ (804320c <HAL_RCC_OscConfig+0x4ac>)
 80431f4:	681b      	ldr	r3, [r3, #0]
 80431f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80431fa:	2b00      	cmp	r3, #0
 80431fc:	d1f0      	bne.n	80431e0 <HAL_RCC_OscConfig+0x480>
 80431fe:	e045      	b.n	804328c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8043200:	687b      	ldr	r3, [r7, #4]
 8043202:	699b      	ldr	r3, [r3, #24]
 8043204:	2b01      	cmp	r3, #1
 8043206:	d107      	bne.n	8043218 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8043208:	2301      	movs	r3, #1
 804320a:	e040      	b.n	804328e <HAL_RCC_OscConfig+0x52e>
 804320c:	40023800 	.word	0x40023800
 8043210:	40007000 	.word	0x40007000
 8043214:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8043218:	4b1f      	ldr	r3, [pc, #124]	@ (8043298 <HAL_RCC_OscConfig+0x538>)
 804321a:	685b      	ldr	r3, [r3, #4]
 804321c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 804321e:	687b      	ldr	r3, [r7, #4]
 8043220:	699b      	ldr	r3, [r3, #24]
 8043222:	2b01      	cmp	r3, #1
 8043224:	d030      	beq.n	8043288 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8043226:	68fb      	ldr	r3, [r7, #12]
 8043228:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 804322c:	687b      	ldr	r3, [r7, #4]
 804322e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8043230:	429a      	cmp	r2, r3
 8043232:	d129      	bne.n	8043288 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8043234:	68fb      	ldr	r3, [r7, #12]
 8043236:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 804323a:	687b      	ldr	r3, [r7, #4]
 804323c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 804323e:	429a      	cmp	r2, r3
 8043240:	d122      	bne.n	8043288 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8043242:	68fa      	ldr	r2, [r7, #12]
 8043244:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8043248:	4013      	ands	r3, r2
 804324a:	687a      	ldr	r2, [r7, #4]
 804324c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 804324e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8043250:	4293      	cmp	r3, r2
 8043252:	d119      	bne.n	8043288 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8043254:	68fb      	ldr	r3, [r7, #12]
 8043256:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 804325a:	687b      	ldr	r3, [r7, #4]
 804325c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 804325e:	085b      	lsrs	r3, r3, #1
 8043260:	3b01      	subs	r3, #1
 8043262:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8043264:	429a      	cmp	r2, r3
 8043266:	d10f      	bne.n	8043288 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8043268:	68fb      	ldr	r3, [r7, #12]
 804326a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 804326e:	687b      	ldr	r3, [r7, #4]
 8043270:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8043272:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8043274:	429a      	cmp	r2, r3
 8043276:	d107      	bne.n	8043288 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8043278:	68fb      	ldr	r3, [r7, #12]
 804327a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 804327e:	687b      	ldr	r3, [r7, #4]
 8043280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8043282:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8043284:	429a      	cmp	r2, r3
 8043286:	d001      	beq.n	804328c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8043288:	2301      	movs	r3, #1
 804328a:	e000      	b.n	804328e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 804328c:	2300      	movs	r3, #0
}
 804328e:	4618      	mov	r0, r3
 8043290:	3718      	adds	r7, #24
 8043292:	46bd      	mov	sp, r7
 8043294:	bd80      	pop	{r7, pc}
 8043296:	bf00      	nop
 8043298:	40023800 	.word	0x40023800

0804329c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 804329c:	b580      	push	{r7, lr}
 804329e:	b082      	sub	sp, #8
 80432a0:	af00      	add	r7, sp, #0
 80432a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80432a4:	687b      	ldr	r3, [r7, #4]
 80432a6:	2b00      	cmp	r3, #0
 80432a8:	d101      	bne.n	80432ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80432aa:	2301      	movs	r3, #1
 80432ac:	e042      	b.n	8043334 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80432ae:	687b      	ldr	r3, [r7, #4]
 80432b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80432b4:	b2db      	uxtb	r3, r3
 80432b6:	2b00      	cmp	r3, #0
 80432b8:	d106      	bne.n	80432c8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80432ba:	687b      	ldr	r3, [r7, #4]
 80432bc:	2200      	movs	r2, #0
 80432be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80432c2:	6878      	ldr	r0, [r7, #4]
 80432c4:	f7fe f8de 	bl	8041484 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80432c8:	687b      	ldr	r3, [r7, #4]
 80432ca:	2224      	movs	r2, #36	@ 0x24
 80432cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80432d0:	687b      	ldr	r3, [r7, #4]
 80432d2:	681b      	ldr	r3, [r3, #0]
 80432d4:	68da      	ldr	r2, [r3, #12]
 80432d6:	687b      	ldr	r3, [r7, #4]
 80432d8:	681b      	ldr	r3, [r3, #0]
 80432da:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80432de:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80432e0:	6878      	ldr	r0, [r7, #4]
 80432e2:	f000 fa09 	bl	80436f8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80432e6:	687b      	ldr	r3, [r7, #4]
 80432e8:	681b      	ldr	r3, [r3, #0]
 80432ea:	691a      	ldr	r2, [r3, #16]
 80432ec:	687b      	ldr	r3, [r7, #4]
 80432ee:	681b      	ldr	r3, [r3, #0]
 80432f0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80432f4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80432f6:	687b      	ldr	r3, [r7, #4]
 80432f8:	681b      	ldr	r3, [r3, #0]
 80432fa:	695a      	ldr	r2, [r3, #20]
 80432fc:	687b      	ldr	r3, [r7, #4]
 80432fe:	681b      	ldr	r3, [r3, #0]
 8043300:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8043304:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8043306:	687b      	ldr	r3, [r7, #4]
 8043308:	681b      	ldr	r3, [r3, #0]
 804330a:	68da      	ldr	r2, [r3, #12]
 804330c:	687b      	ldr	r3, [r7, #4]
 804330e:	681b      	ldr	r3, [r3, #0]
 8043310:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8043314:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8043316:	687b      	ldr	r3, [r7, #4]
 8043318:	2200      	movs	r2, #0
 804331a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 804331c:	687b      	ldr	r3, [r7, #4]
 804331e:	2220      	movs	r2, #32
 8043320:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8043324:	687b      	ldr	r3, [r7, #4]
 8043326:	2220      	movs	r2, #32
 8043328:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 804332c:	687b      	ldr	r3, [r7, #4]
 804332e:	2200      	movs	r2, #0
 8043330:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8043332:	2300      	movs	r3, #0
}
 8043334:	4618      	mov	r0, r3
 8043336:	3708      	adds	r7, #8
 8043338:	46bd      	mov	sp, r7
 804333a:	bd80      	pop	{r7, pc}

0804333c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 804333c:	b580      	push	{r7, lr}
 804333e:	b08a      	sub	sp, #40	@ 0x28
 8043340:	af02      	add	r7, sp, #8
 8043342:	60f8      	str	r0, [r7, #12]
 8043344:	60b9      	str	r1, [r7, #8]
 8043346:	603b      	str	r3, [r7, #0]
 8043348:	4613      	mov	r3, r2
 804334a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 804334c:	2300      	movs	r3, #0
 804334e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8043350:	68fb      	ldr	r3, [r7, #12]
 8043352:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8043356:	b2db      	uxtb	r3, r3
 8043358:	2b20      	cmp	r3, #32
 804335a:	d175      	bne.n	8043448 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 804335c:	68bb      	ldr	r3, [r7, #8]
 804335e:	2b00      	cmp	r3, #0
 8043360:	d002      	beq.n	8043368 <HAL_UART_Transmit+0x2c>
 8043362:	88fb      	ldrh	r3, [r7, #6]
 8043364:	2b00      	cmp	r3, #0
 8043366:	d101      	bne.n	804336c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8043368:	2301      	movs	r3, #1
 804336a:	e06e      	b.n	804344a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 804336c:	68fb      	ldr	r3, [r7, #12]
 804336e:	2200      	movs	r2, #0
 8043370:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8043372:	68fb      	ldr	r3, [r7, #12]
 8043374:	2221      	movs	r2, #33	@ 0x21
 8043376:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 804337a:	f7fe facf 	bl	804191c <HAL_GetTick>
 804337e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8043380:	68fb      	ldr	r3, [r7, #12]
 8043382:	88fa      	ldrh	r2, [r7, #6]
 8043384:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8043386:	68fb      	ldr	r3, [r7, #12]
 8043388:	88fa      	ldrh	r2, [r7, #6]
 804338a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 804338c:	68fb      	ldr	r3, [r7, #12]
 804338e:	689b      	ldr	r3, [r3, #8]
 8043390:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8043394:	d108      	bne.n	80433a8 <HAL_UART_Transmit+0x6c>
 8043396:	68fb      	ldr	r3, [r7, #12]
 8043398:	691b      	ldr	r3, [r3, #16]
 804339a:	2b00      	cmp	r3, #0
 804339c:	d104      	bne.n	80433a8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 804339e:	2300      	movs	r3, #0
 80433a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80433a2:	68bb      	ldr	r3, [r7, #8]
 80433a4:	61bb      	str	r3, [r7, #24]
 80433a6:	e003      	b.n	80433b0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80433a8:	68bb      	ldr	r3, [r7, #8]
 80433aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80433ac:	2300      	movs	r3, #0
 80433ae:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80433b0:	e02e      	b.n	8043410 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80433b2:	683b      	ldr	r3, [r7, #0]
 80433b4:	9300      	str	r3, [sp, #0]
 80433b6:	697b      	ldr	r3, [r7, #20]
 80433b8:	2200      	movs	r2, #0
 80433ba:	2180      	movs	r1, #128	@ 0x80
 80433bc:	68f8      	ldr	r0, [r7, #12]
 80433be:	f000 f8df 	bl	8043580 <UART_WaitOnFlagUntilTimeout>
 80433c2:	4603      	mov	r3, r0
 80433c4:	2b00      	cmp	r3, #0
 80433c6:	d005      	beq.n	80433d4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80433c8:	68fb      	ldr	r3, [r7, #12]
 80433ca:	2220      	movs	r2, #32
 80433cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80433d0:	2303      	movs	r3, #3
 80433d2:	e03a      	b.n	804344a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80433d4:	69fb      	ldr	r3, [r7, #28]
 80433d6:	2b00      	cmp	r3, #0
 80433d8:	d10b      	bne.n	80433f2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80433da:	69bb      	ldr	r3, [r7, #24]
 80433dc:	881b      	ldrh	r3, [r3, #0]
 80433de:	461a      	mov	r2, r3
 80433e0:	68fb      	ldr	r3, [r7, #12]
 80433e2:	681b      	ldr	r3, [r3, #0]
 80433e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80433e8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80433ea:	69bb      	ldr	r3, [r7, #24]
 80433ec:	3302      	adds	r3, #2
 80433ee:	61bb      	str	r3, [r7, #24]
 80433f0:	e007      	b.n	8043402 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80433f2:	69fb      	ldr	r3, [r7, #28]
 80433f4:	781a      	ldrb	r2, [r3, #0]
 80433f6:	68fb      	ldr	r3, [r7, #12]
 80433f8:	681b      	ldr	r3, [r3, #0]
 80433fa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80433fc:	69fb      	ldr	r3, [r7, #28]
 80433fe:	3301      	adds	r3, #1
 8043400:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8043402:	68fb      	ldr	r3, [r7, #12]
 8043404:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8043406:	b29b      	uxth	r3, r3
 8043408:	3b01      	subs	r3, #1
 804340a:	b29a      	uxth	r2, r3
 804340c:	68fb      	ldr	r3, [r7, #12]
 804340e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8043410:	68fb      	ldr	r3, [r7, #12]
 8043412:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8043414:	b29b      	uxth	r3, r3
 8043416:	2b00      	cmp	r3, #0
 8043418:	d1cb      	bne.n	80433b2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 804341a:	683b      	ldr	r3, [r7, #0]
 804341c:	9300      	str	r3, [sp, #0]
 804341e:	697b      	ldr	r3, [r7, #20]
 8043420:	2200      	movs	r2, #0
 8043422:	2140      	movs	r1, #64	@ 0x40
 8043424:	68f8      	ldr	r0, [r7, #12]
 8043426:	f000 f8ab 	bl	8043580 <UART_WaitOnFlagUntilTimeout>
 804342a:	4603      	mov	r3, r0
 804342c:	2b00      	cmp	r3, #0
 804342e:	d005      	beq.n	804343c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8043430:	68fb      	ldr	r3, [r7, #12]
 8043432:	2220      	movs	r2, #32
 8043434:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8043438:	2303      	movs	r3, #3
 804343a:	e006      	b.n	804344a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 804343c:	68fb      	ldr	r3, [r7, #12]
 804343e:	2220      	movs	r2, #32
 8043440:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8043444:	2300      	movs	r3, #0
 8043446:	e000      	b.n	804344a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8043448:	2302      	movs	r3, #2
  }
}
 804344a:	4618      	mov	r0, r3
 804344c:	3720      	adds	r7, #32
 804344e:	46bd      	mov	sp, r7
 8043450:	bd80      	pop	{r7, pc}

08043452 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8043452:	b580      	push	{r7, lr}
 8043454:	b08a      	sub	sp, #40	@ 0x28
 8043456:	af02      	add	r7, sp, #8
 8043458:	60f8      	str	r0, [r7, #12]
 804345a:	60b9      	str	r1, [r7, #8]
 804345c:	603b      	str	r3, [r7, #0]
 804345e:	4613      	mov	r3, r2
 8043460:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8043462:	2300      	movs	r3, #0
 8043464:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8043466:	68fb      	ldr	r3, [r7, #12]
 8043468:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 804346c:	b2db      	uxtb	r3, r3
 804346e:	2b20      	cmp	r3, #32
 8043470:	f040 8081 	bne.w	8043576 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8043474:	68bb      	ldr	r3, [r7, #8]
 8043476:	2b00      	cmp	r3, #0
 8043478:	d002      	beq.n	8043480 <HAL_UART_Receive+0x2e>
 804347a:	88fb      	ldrh	r3, [r7, #6]
 804347c:	2b00      	cmp	r3, #0
 804347e:	d101      	bne.n	8043484 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8043480:	2301      	movs	r3, #1
 8043482:	e079      	b.n	8043578 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8043484:	68fb      	ldr	r3, [r7, #12]
 8043486:	2200      	movs	r2, #0
 8043488:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 804348a:	68fb      	ldr	r3, [r7, #12]
 804348c:	2222      	movs	r2, #34	@ 0x22
 804348e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8043492:	68fb      	ldr	r3, [r7, #12]
 8043494:	2200      	movs	r2, #0
 8043496:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8043498:	f7fe fa40 	bl	804191c <HAL_GetTick>
 804349c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 804349e:	68fb      	ldr	r3, [r7, #12]
 80434a0:	88fa      	ldrh	r2, [r7, #6]
 80434a2:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80434a4:	68fb      	ldr	r3, [r7, #12]
 80434a6:	88fa      	ldrh	r2, [r7, #6]
 80434a8:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80434aa:	68fb      	ldr	r3, [r7, #12]
 80434ac:	689b      	ldr	r3, [r3, #8]
 80434ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80434b2:	d108      	bne.n	80434c6 <HAL_UART_Receive+0x74>
 80434b4:	68fb      	ldr	r3, [r7, #12]
 80434b6:	691b      	ldr	r3, [r3, #16]
 80434b8:	2b00      	cmp	r3, #0
 80434ba:	d104      	bne.n	80434c6 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80434bc:	2300      	movs	r3, #0
 80434be:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80434c0:	68bb      	ldr	r3, [r7, #8]
 80434c2:	61bb      	str	r3, [r7, #24]
 80434c4:	e003      	b.n	80434ce <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80434c6:	68bb      	ldr	r3, [r7, #8]
 80434c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80434ca:	2300      	movs	r3, #0
 80434cc:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80434ce:	e047      	b.n	8043560 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80434d0:	683b      	ldr	r3, [r7, #0]
 80434d2:	9300      	str	r3, [sp, #0]
 80434d4:	697b      	ldr	r3, [r7, #20]
 80434d6:	2200      	movs	r2, #0
 80434d8:	2120      	movs	r1, #32
 80434da:	68f8      	ldr	r0, [r7, #12]
 80434dc:	f000 f850 	bl	8043580 <UART_WaitOnFlagUntilTimeout>
 80434e0:	4603      	mov	r3, r0
 80434e2:	2b00      	cmp	r3, #0
 80434e4:	d005      	beq.n	80434f2 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80434e6:	68fb      	ldr	r3, [r7, #12]
 80434e8:	2220      	movs	r2, #32
 80434ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 80434ee:	2303      	movs	r3, #3
 80434f0:	e042      	b.n	8043578 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 80434f2:	69fb      	ldr	r3, [r7, #28]
 80434f4:	2b00      	cmp	r3, #0
 80434f6:	d10c      	bne.n	8043512 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80434f8:	68fb      	ldr	r3, [r7, #12]
 80434fa:	681b      	ldr	r3, [r3, #0]
 80434fc:	685b      	ldr	r3, [r3, #4]
 80434fe:	b29b      	uxth	r3, r3
 8043500:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8043504:	b29a      	uxth	r2, r3
 8043506:	69bb      	ldr	r3, [r7, #24]
 8043508:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 804350a:	69bb      	ldr	r3, [r7, #24]
 804350c:	3302      	adds	r3, #2
 804350e:	61bb      	str	r3, [r7, #24]
 8043510:	e01f      	b.n	8043552 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8043512:	68fb      	ldr	r3, [r7, #12]
 8043514:	689b      	ldr	r3, [r3, #8]
 8043516:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 804351a:	d007      	beq.n	804352c <HAL_UART_Receive+0xda>
 804351c:	68fb      	ldr	r3, [r7, #12]
 804351e:	689b      	ldr	r3, [r3, #8]
 8043520:	2b00      	cmp	r3, #0
 8043522:	d10a      	bne.n	804353a <HAL_UART_Receive+0xe8>
 8043524:	68fb      	ldr	r3, [r7, #12]
 8043526:	691b      	ldr	r3, [r3, #16]
 8043528:	2b00      	cmp	r3, #0
 804352a:	d106      	bne.n	804353a <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 804352c:	68fb      	ldr	r3, [r7, #12]
 804352e:	681b      	ldr	r3, [r3, #0]
 8043530:	685b      	ldr	r3, [r3, #4]
 8043532:	b2da      	uxtb	r2, r3
 8043534:	69fb      	ldr	r3, [r7, #28]
 8043536:	701a      	strb	r2, [r3, #0]
 8043538:	e008      	b.n	804354c <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 804353a:	68fb      	ldr	r3, [r7, #12]
 804353c:	681b      	ldr	r3, [r3, #0]
 804353e:	685b      	ldr	r3, [r3, #4]
 8043540:	b2db      	uxtb	r3, r3
 8043542:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8043546:	b2da      	uxtb	r2, r3
 8043548:	69fb      	ldr	r3, [r7, #28]
 804354a:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 804354c:	69fb      	ldr	r3, [r7, #28]
 804354e:	3301      	adds	r3, #1
 8043550:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8043552:	68fb      	ldr	r3, [r7, #12]
 8043554:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8043556:	b29b      	uxth	r3, r3
 8043558:	3b01      	subs	r3, #1
 804355a:	b29a      	uxth	r2, r3
 804355c:	68fb      	ldr	r3, [r7, #12]
 804355e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8043560:	68fb      	ldr	r3, [r7, #12]
 8043562:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8043564:	b29b      	uxth	r3, r3
 8043566:	2b00      	cmp	r3, #0
 8043568:	d1b2      	bne.n	80434d0 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 804356a:	68fb      	ldr	r3, [r7, #12]
 804356c:	2220      	movs	r2, #32
 804356e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8043572:	2300      	movs	r3, #0
 8043574:	e000      	b.n	8043578 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8043576:	2302      	movs	r3, #2
  }
}
 8043578:	4618      	mov	r0, r3
 804357a:	3720      	adds	r7, #32
 804357c:	46bd      	mov	sp, r7
 804357e:	bd80      	pop	{r7, pc}

08043580 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8043580:	b580      	push	{r7, lr}
 8043582:	b086      	sub	sp, #24
 8043584:	af00      	add	r7, sp, #0
 8043586:	60f8      	str	r0, [r7, #12]
 8043588:	60b9      	str	r1, [r7, #8]
 804358a:	603b      	str	r3, [r7, #0]
 804358c:	4613      	mov	r3, r2
 804358e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8043590:	e03b      	b.n	804360a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8043592:	6a3b      	ldr	r3, [r7, #32]
 8043594:	f1b3 3fff 	cmp.w	r3, #4294967295
 8043598:	d037      	beq.n	804360a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 804359a:	f7fe f9bf 	bl	804191c <HAL_GetTick>
 804359e:	4602      	mov	r2, r0
 80435a0:	683b      	ldr	r3, [r7, #0]
 80435a2:	1ad3      	subs	r3, r2, r3
 80435a4:	6a3a      	ldr	r2, [r7, #32]
 80435a6:	429a      	cmp	r2, r3
 80435a8:	d302      	bcc.n	80435b0 <UART_WaitOnFlagUntilTimeout+0x30>
 80435aa:	6a3b      	ldr	r3, [r7, #32]
 80435ac:	2b00      	cmp	r3, #0
 80435ae:	d101      	bne.n	80435b4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80435b0:	2303      	movs	r3, #3
 80435b2:	e03a      	b.n	804362a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80435b4:	68fb      	ldr	r3, [r7, #12]
 80435b6:	681b      	ldr	r3, [r3, #0]
 80435b8:	68db      	ldr	r3, [r3, #12]
 80435ba:	f003 0304 	and.w	r3, r3, #4
 80435be:	2b00      	cmp	r3, #0
 80435c0:	d023      	beq.n	804360a <UART_WaitOnFlagUntilTimeout+0x8a>
 80435c2:	68bb      	ldr	r3, [r7, #8]
 80435c4:	2b80      	cmp	r3, #128	@ 0x80
 80435c6:	d020      	beq.n	804360a <UART_WaitOnFlagUntilTimeout+0x8a>
 80435c8:	68bb      	ldr	r3, [r7, #8]
 80435ca:	2b40      	cmp	r3, #64	@ 0x40
 80435cc:	d01d      	beq.n	804360a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80435ce:	68fb      	ldr	r3, [r7, #12]
 80435d0:	681b      	ldr	r3, [r3, #0]
 80435d2:	681b      	ldr	r3, [r3, #0]
 80435d4:	f003 0308 	and.w	r3, r3, #8
 80435d8:	2b08      	cmp	r3, #8
 80435da:	d116      	bne.n	804360a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80435dc:	2300      	movs	r3, #0
 80435de:	617b      	str	r3, [r7, #20]
 80435e0:	68fb      	ldr	r3, [r7, #12]
 80435e2:	681b      	ldr	r3, [r3, #0]
 80435e4:	681b      	ldr	r3, [r3, #0]
 80435e6:	617b      	str	r3, [r7, #20]
 80435e8:	68fb      	ldr	r3, [r7, #12]
 80435ea:	681b      	ldr	r3, [r3, #0]
 80435ec:	685b      	ldr	r3, [r3, #4]
 80435ee:	617b      	str	r3, [r7, #20]
 80435f0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80435f2:	68f8      	ldr	r0, [r7, #12]
 80435f4:	f000 f81d 	bl	8043632 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80435f8:	68fb      	ldr	r3, [r7, #12]
 80435fa:	2208      	movs	r2, #8
 80435fc:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80435fe:	68fb      	ldr	r3, [r7, #12]
 8043600:	2200      	movs	r2, #0
 8043602:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8043606:	2301      	movs	r3, #1
 8043608:	e00f      	b.n	804362a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 804360a:	68fb      	ldr	r3, [r7, #12]
 804360c:	681b      	ldr	r3, [r3, #0]
 804360e:	681a      	ldr	r2, [r3, #0]
 8043610:	68bb      	ldr	r3, [r7, #8]
 8043612:	4013      	ands	r3, r2
 8043614:	68ba      	ldr	r2, [r7, #8]
 8043616:	429a      	cmp	r2, r3
 8043618:	bf0c      	ite	eq
 804361a:	2301      	moveq	r3, #1
 804361c:	2300      	movne	r3, #0
 804361e:	b2db      	uxtb	r3, r3
 8043620:	461a      	mov	r2, r3
 8043622:	79fb      	ldrb	r3, [r7, #7]
 8043624:	429a      	cmp	r2, r3
 8043626:	d0b4      	beq.n	8043592 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8043628:	2300      	movs	r3, #0
}
 804362a:	4618      	mov	r0, r3
 804362c:	3718      	adds	r7, #24
 804362e:	46bd      	mov	sp, r7
 8043630:	bd80      	pop	{r7, pc}

08043632 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8043632:	b480      	push	{r7}
 8043634:	b095      	sub	sp, #84	@ 0x54
 8043636:	af00      	add	r7, sp, #0
 8043638:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 804363a:	687b      	ldr	r3, [r7, #4]
 804363c:	681b      	ldr	r3, [r3, #0]
 804363e:	330c      	adds	r3, #12
 8043640:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8043642:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8043644:	e853 3f00 	ldrex	r3, [r3]
 8043648:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 804364a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 804364c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8043650:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8043652:	687b      	ldr	r3, [r7, #4]
 8043654:	681b      	ldr	r3, [r3, #0]
 8043656:	330c      	adds	r3, #12
 8043658:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 804365a:	643a      	str	r2, [r7, #64]	@ 0x40
 804365c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 804365e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8043660:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8043662:	e841 2300 	strex	r3, r2, [r1]
 8043666:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8043668:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 804366a:	2b00      	cmp	r3, #0
 804366c:	d1e5      	bne.n	804363a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 804366e:	687b      	ldr	r3, [r7, #4]
 8043670:	681b      	ldr	r3, [r3, #0]
 8043672:	3314      	adds	r3, #20
 8043674:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8043676:	6a3b      	ldr	r3, [r7, #32]
 8043678:	e853 3f00 	ldrex	r3, [r3]
 804367c:	61fb      	str	r3, [r7, #28]
   return(result);
 804367e:	69fb      	ldr	r3, [r7, #28]
 8043680:	f023 0301 	bic.w	r3, r3, #1
 8043684:	64bb      	str	r3, [r7, #72]	@ 0x48
 8043686:	687b      	ldr	r3, [r7, #4]
 8043688:	681b      	ldr	r3, [r3, #0]
 804368a:	3314      	adds	r3, #20
 804368c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 804368e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8043690:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8043692:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8043694:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8043696:	e841 2300 	strex	r3, r2, [r1]
 804369a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 804369c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 804369e:	2b00      	cmp	r3, #0
 80436a0:	d1e5      	bne.n	804366e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80436a2:	687b      	ldr	r3, [r7, #4]
 80436a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80436a6:	2b01      	cmp	r3, #1
 80436a8:	d119      	bne.n	80436de <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80436aa:	687b      	ldr	r3, [r7, #4]
 80436ac:	681b      	ldr	r3, [r3, #0]
 80436ae:	330c      	adds	r3, #12
 80436b0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80436b2:	68fb      	ldr	r3, [r7, #12]
 80436b4:	e853 3f00 	ldrex	r3, [r3]
 80436b8:	60bb      	str	r3, [r7, #8]
   return(result);
 80436ba:	68bb      	ldr	r3, [r7, #8]
 80436bc:	f023 0310 	bic.w	r3, r3, #16
 80436c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80436c2:	687b      	ldr	r3, [r7, #4]
 80436c4:	681b      	ldr	r3, [r3, #0]
 80436c6:	330c      	adds	r3, #12
 80436c8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80436ca:	61ba      	str	r2, [r7, #24]
 80436cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80436ce:	6979      	ldr	r1, [r7, #20]
 80436d0:	69ba      	ldr	r2, [r7, #24]
 80436d2:	e841 2300 	strex	r3, r2, [r1]
 80436d6:	613b      	str	r3, [r7, #16]
   return(result);
 80436d8:	693b      	ldr	r3, [r7, #16]
 80436da:	2b00      	cmp	r3, #0
 80436dc:	d1e5      	bne.n	80436aa <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80436de:	687b      	ldr	r3, [r7, #4]
 80436e0:	2220      	movs	r2, #32
 80436e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80436e6:	687b      	ldr	r3, [r7, #4]
 80436e8:	2200      	movs	r2, #0
 80436ea:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80436ec:	bf00      	nop
 80436ee:	3754      	adds	r7, #84	@ 0x54
 80436f0:	46bd      	mov	sp, r7
 80436f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80436f6:	4770      	bx	lr

080436f8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80436f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80436fc:	b0c0      	sub	sp, #256	@ 0x100
 80436fe:	af00      	add	r7, sp, #0
 8043700:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8043704:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8043708:	681b      	ldr	r3, [r3, #0]
 804370a:	691b      	ldr	r3, [r3, #16]
 804370c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8043710:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8043714:	68d9      	ldr	r1, [r3, #12]
 8043716:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 804371a:	681a      	ldr	r2, [r3, #0]
 804371c:	ea40 0301 	orr.w	r3, r0, r1
 8043720:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8043722:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8043726:	689a      	ldr	r2, [r3, #8]
 8043728:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 804372c:	691b      	ldr	r3, [r3, #16]
 804372e:	431a      	orrs	r2, r3
 8043730:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8043734:	695b      	ldr	r3, [r3, #20]
 8043736:	431a      	orrs	r2, r3
 8043738:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 804373c:	69db      	ldr	r3, [r3, #28]
 804373e:	4313      	orrs	r3, r2
 8043740:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8043744:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8043748:	681b      	ldr	r3, [r3, #0]
 804374a:	68db      	ldr	r3, [r3, #12]
 804374c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8043750:	f021 010c 	bic.w	r1, r1, #12
 8043754:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8043758:	681a      	ldr	r2, [r3, #0]
 804375a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 804375e:	430b      	orrs	r3, r1
 8043760:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8043762:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8043766:	681b      	ldr	r3, [r3, #0]
 8043768:	695b      	ldr	r3, [r3, #20]
 804376a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 804376e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8043772:	6999      	ldr	r1, [r3, #24]
 8043774:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8043778:	681a      	ldr	r2, [r3, #0]
 804377a:	ea40 0301 	orr.w	r3, r0, r1
 804377e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8043780:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8043784:	681a      	ldr	r2, [r3, #0]
 8043786:	4b8f      	ldr	r3, [pc, #572]	@ (80439c4 <UART_SetConfig+0x2cc>)
 8043788:	429a      	cmp	r2, r3
 804378a:	d005      	beq.n	8043798 <UART_SetConfig+0xa0>
 804378c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8043790:	681a      	ldr	r2, [r3, #0]
 8043792:	4b8d      	ldr	r3, [pc, #564]	@ (80439c8 <UART_SetConfig+0x2d0>)
 8043794:	429a      	cmp	r2, r3
 8043796:	d104      	bne.n	80437a2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8043798:	f7ff f82c 	bl	80427f4 <HAL_RCC_GetPCLK2Freq>
 804379c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80437a0:	e003      	b.n	80437aa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80437a2:	f7ff f813 	bl	80427cc <HAL_RCC_GetPCLK1Freq>
 80437a6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80437aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80437ae:	69db      	ldr	r3, [r3, #28]
 80437b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80437b4:	f040 810c 	bne.w	80439d0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80437b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80437bc:	2200      	movs	r2, #0
 80437be:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80437c2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80437c6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80437ca:	4622      	mov	r2, r4
 80437cc:	462b      	mov	r3, r5
 80437ce:	1891      	adds	r1, r2, r2
 80437d0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80437d2:	415b      	adcs	r3, r3
 80437d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80437d6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80437da:	4621      	mov	r1, r4
 80437dc:	eb12 0801 	adds.w	r8, r2, r1
 80437e0:	4629      	mov	r1, r5
 80437e2:	eb43 0901 	adc.w	r9, r3, r1
 80437e6:	f04f 0200 	mov.w	r2, #0
 80437ea:	f04f 0300 	mov.w	r3, #0
 80437ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80437f2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80437f6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80437fa:	4690      	mov	r8, r2
 80437fc:	4699      	mov	r9, r3
 80437fe:	4623      	mov	r3, r4
 8043800:	eb18 0303 	adds.w	r3, r8, r3
 8043804:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8043808:	462b      	mov	r3, r5
 804380a:	eb49 0303 	adc.w	r3, r9, r3
 804380e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8043812:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8043816:	685b      	ldr	r3, [r3, #4]
 8043818:	2200      	movs	r2, #0
 804381a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 804381e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8043822:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8043826:	460b      	mov	r3, r1
 8043828:	18db      	adds	r3, r3, r3
 804382a:	653b      	str	r3, [r7, #80]	@ 0x50
 804382c:	4613      	mov	r3, r2
 804382e:	eb42 0303 	adc.w	r3, r2, r3
 8043832:	657b      	str	r3, [r7, #84]	@ 0x54
 8043834:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8043838:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 804383c:	f7fc fd38 	bl	80402b0 <__aeabi_uldivmod>
 8043840:	4602      	mov	r2, r0
 8043842:	460b      	mov	r3, r1
 8043844:	4b61      	ldr	r3, [pc, #388]	@ (80439cc <UART_SetConfig+0x2d4>)
 8043846:	fba3 2302 	umull	r2, r3, r3, r2
 804384a:	095b      	lsrs	r3, r3, #5
 804384c:	011c      	lsls	r4, r3, #4
 804384e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8043852:	2200      	movs	r2, #0
 8043854:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8043858:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 804385c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8043860:	4642      	mov	r2, r8
 8043862:	464b      	mov	r3, r9
 8043864:	1891      	adds	r1, r2, r2
 8043866:	64b9      	str	r1, [r7, #72]	@ 0x48
 8043868:	415b      	adcs	r3, r3
 804386a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 804386c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8043870:	4641      	mov	r1, r8
 8043872:	eb12 0a01 	adds.w	sl, r2, r1
 8043876:	4649      	mov	r1, r9
 8043878:	eb43 0b01 	adc.w	fp, r3, r1
 804387c:	f04f 0200 	mov.w	r2, #0
 8043880:	f04f 0300 	mov.w	r3, #0
 8043884:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8043888:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 804388c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8043890:	4692      	mov	sl, r2
 8043892:	469b      	mov	fp, r3
 8043894:	4643      	mov	r3, r8
 8043896:	eb1a 0303 	adds.w	r3, sl, r3
 804389a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 804389e:	464b      	mov	r3, r9
 80438a0:	eb4b 0303 	adc.w	r3, fp, r3
 80438a4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80438a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80438ac:	685b      	ldr	r3, [r3, #4]
 80438ae:	2200      	movs	r2, #0
 80438b0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80438b4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80438b8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80438bc:	460b      	mov	r3, r1
 80438be:	18db      	adds	r3, r3, r3
 80438c0:	643b      	str	r3, [r7, #64]	@ 0x40
 80438c2:	4613      	mov	r3, r2
 80438c4:	eb42 0303 	adc.w	r3, r2, r3
 80438c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80438ca:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80438ce:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80438d2:	f7fc fced 	bl	80402b0 <__aeabi_uldivmod>
 80438d6:	4602      	mov	r2, r0
 80438d8:	460b      	mov	r3, r1
 80438da:	4611      	mov	r1, r2
 80438dc:	4b3b      	ldr	r3, [pc, #236]	@ (80439cc <UART_SetConfig+0x2d4>)
 80438de:	fba3 2301 	umull	r2, r3, r3, r1
 80438e2:	095b      	lsrs	r3, r3, #5
 80438e4:	2264      	movs	r2, #100	@ 0x64
 80438e6:	fb02 f303 	mul.w	r3, r2, r3
 80438ea:	1acb      	subs	r3, r1, r3
 80438ec:	00db      	lsls	r3, r3, #3
 80438ee:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80438f2:	4b36      	ldr	r3, [pc, #216]	@ (80439cc <UART_SetConfig+0x2d4>)
 80438f4:	fba3 2302 	umull	r2, r3, r3, r2
 80438f8:	095b      	lsrs	r3, r3, #5
 80438fa:	005b      	lsls	r3, r3, #1
 80438fc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8043900:	441c      	add	r4, r3
 8043902:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8043906:	2200      	movs	r2, #0
 8043908:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 804390c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8043910:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8043914:	4642      	mov	r2, r8
 8043916:	464b      	mov	r3, r9
 8043918:	1891      	adds	r1, r2, r2
 804391a:	63b9      	str	r1, [r7, #56]	@ 0x38
 804391c:	415b      	adcs	r3, r3
 804391e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8043920:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8043924:	4641      	mov	r1, r8
 8043926:	1851      	adds	r1, r2, r1
 8043928:	6339      	str	r1, [r7, #48]	@ 0x30
 804392a:	4649      	mov	r1, r9
 804392c:	414b      	adcs	r3, r1
 804392e:	637b      	str	r3, [r7, #52]	@ 0x34
 8043930:	f04f 0200 	mov.w	r2, #0
 8043934:	f04f 0300 	mov.w	r3, #0
 8043938:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 804393c:	4659      	mov	r1, fp
 804393e:	00cb      	lsls	r3, r1, #3
 8043940:	4651      	mov	r1, sl
 8043942:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8043946:	4651      	mov	r1, sl
 8043948:	00ca      	lsls	r2, r1, #3
 804394a:	4610      	mov	r0, r2
 804394c:	4619      	mov	r1, r3
 804394e:	4603      	mov	r3, r0
 8043950:	4642      	mov	r2, r8
 8043952:	189b      	adds	r3, r3, r2
 8043954:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8043958:	464b      	mov	r3, r9
 804395a:	460a      	mov	r2, r1
 804395c:	eb42 0303 	adc.w	r3, r2, r3
 8043960:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8043964:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8043968:	685b      	ldr	r3, [r3, #4]
 804396a:	2200      	movs	r2, #0
 804396c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8043970:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8043974:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8043978:	460b      	mov	r3, r1
 804397a:	18db      	adds	r3, r3, r3
 804397c:	62bb      	str	r3, [r7, #40]	@ 0x28
 804397e:	4613      	mov	r3, r2
 8043980:	eb42 0303 	adc.w	r3, r2, r3
 8043984:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8043986:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 804398a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 804398e:	f7fc fc8f 	bl	80402b0 <__aeabi_uldivmod>
 8043992:	4602      	mov	r2, r0
 8043994:	460b      	mov	r3, r1
 8043996:	4b0d      	ldr	r3, [pc, #52]	@ (80439cc <UART_SetConfig+0x2d4>)
 8043998:	fba3 1302 	umull	r1, r3, r3, r2
 804399c:	095b      	lsrs	r3, r3, #5
 804399e:	2164      	movs	r1, #100	@ 0x64
 80439a0:	fb01 f303 	mul.w	r3, r1, r3
 80439a4:	1ad3      	subs	r3, r2, r3
 80439a6:	00db      	lsls	r3, r3, #3
 80439a8:	3332      	adds	r3, #50	@ 0x32
 80439aa:	4a08      	ldr	r2, [pc, #32]	@ (80439cc <UART_SetConfig+0x2d4>)
 80439ac:	fba2 2303 	umull	r2, r3, r2, r3
 80439b0:	095b      	lsrs	r3, r3, #5
 80439b2:	f003 0207 	and.w	r2, r3, #7
 80439b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80439ba:	681b      	ldr	r3, [r3, #0]
 80439bc:	4422      	add	r2, r4
 80439be:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80439c0:	e106      	b.n	8043bd0 <UART_SetConfig+0x4d8>
 80439c2:	bf00      	nop
 80439c4:	40011000 	.word	0x40011000
 80439c8:	40011400 	.word	0x40011400
 80439cc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80439d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80439d4:	2200      	movs	r2, #0
 80439d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80439da:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80439de:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80439e2:	4642      	mov	r2, r8
 80439e4:	464b      	mov	r3, r9
 80439e6:	1891      	adds	r1, r2, r2
 80439e8:	6239      	str	r1, [r7, #32]
 80439ea:	415b      	adcs	r3, r3
 80439ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80439ee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80439f2:	4641      	mov	r1, r8
 80439f4:	1854      	adds	r4, r2, r1
 80439f6:	4649      	mov	r1, r9
 80439f8:	eb43 0501 	adc.w	r5, r3, r1
 80439fc:	f04f 0200 	mov.w	r2, #0
 8043a00:	f04f 0300 	mov.w	r3, #0
 8043a04:	00eb      	lsls	r3, r5, #3
 8043a06:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8043a0a:	00e2      	lsls	r2, r4, #3
 8043a0c:	4614      	mov	r4, r2
 8043a0e:	461d      	mov	r5, r3
 8043a10:	4643      	mov	r3, r8
 8043a12:	18e3      	adds	r3, r4, r3
 8043a14:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8043a18:	464b      	mov	r3, r9
 8043a1a:	eb45 0303 	adc.w	r3, r5, r3
 8043a1e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8043a22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8043a26:	685b      	ldr	r3, [r3, #4]
 8043a28:	2200      	movs	r2, #0
 8043a2a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8043a2e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8043a32:	f04f 0200 	mov.w	r2, #0
 8043a36:	f04f 0300 	mov.w	r3, #0
 8043a3a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8043a3e:	4629      	mov	r1, r5
 8043a40:	008b      	lsls	r3, r1, #2
 8043a42:	4621      	mov	r1, r4
 8043a44:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8043a48:	4621      	mov	r1, r4
 8043a4a:	008a      	lsls	r2, r1, #2
 8043a4c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8043a50:	f7fc fc2e 	bl	80402b0 <__aeabi_uldivmod>
 8043a54:	4602      	mov	r2, r0
 8043a56:	460b      	mov	r3, r1
 8043a58:	4b60      	ldr	r3, [pc, #384]	@ (8043bdc <UART_SetConfig+0x4e4>)
 8043a5a:	fba3 2302 	umull	r2, r3, r3, r2
 8043a5e:	095b      	lsrs	r3, r3, #5
 8043a60:	011c      	lsls	r4, r3, #4
 8043a62:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8043a66:	2200      	movs	r2, #0
 8043a68:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8043a6c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8043a70:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8043a74:	4642      	mov	r2, r8
 8043a76:	464b      	mov	r3, r9
 8043a78:	1891      	adds	r1, r2, r2
 8043a7a:	61b9      	str	r1, [r7, #24]
 8043a7c:	415b      	adcs	r3, r3
 8043a7e:	61fb      	str	r3, [r7, #28]
 8043a80:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8043a84:	4641      	mov	r1, r8
 8043a86:	1851      	adds	r1, r2, r1
 8043a88:	6139      	str	r1, [r7, #16]
 8043a8a:	4649      	mov	r1, r9
 8043a8c:	414b      	adcs	r3, r1
 8043a8e:	617b      	str	r3, [r7, #20]
 8043a90:	f04f 0200 	mov.w	r2, #0
 8043a94:	f04f 0300 	mov.w	r3, #0
 8043a98:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8043a9c:	4659      	mov	r1, fp
 8043a9e:	00cb      	lsls	r3, r1, #3
 8043aa0:	4651      	mov	r1, sl
 8043aa2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8043aa6:	4651      	mov	r1, sl
 8043aa8:	00ca      	lsls	r2, r1, #3
 8043aaa:	4610      	mov	r0, r2
 8043aac:	4619      	mov	r1, r3
 8043aae:	4603      	mov	r3, r0
 8043ab0:	4642      	mov	r2, r8
 8043ab2:	189b      	adds	r3, r3, r2
 8043ab4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8043ab8:	464b      	mov	r3, r9
 8043aba:	460a      	mov	r2, r1
 8043abc:	eb42 0303 	adc.w	r3, r2, r3
 8043ac0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8043ac4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8043ac8:	685b      	ldr	r3, [r3, #4]
 8043aca:	2200      	movs	r2, #0
 8043acc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8043ace:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8043ad0:	f04f 0200 	mov.w	r2, #0
 8043ad4:	f04f 0300 	mov.w	r3, #0
 8043ad8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8043adc:	4649      	mov	r1, r9
 8043ade:	008b      	lsls	r3, r1, #2
 8043ae0:	4641      	mov	r1, r8
 8043ae2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8043ae6:	4641      	mov	r1, r8
 8043ae8:	008a      	lsls	r2, r1, #2
 8043aea:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8043aee:	f7fc fbdf 	bl	80402b0 <__aeabi_uldivmod>
 8043af2:	4602      	mov	r2, r0
 8043af4:	460b      	mov	r3, r1
 8043af6:	4611      	mov	r1, r2
 8043af8:	4b38      	ldr	r3, [pc, #224]	@ (8043bdc <UART_SetConfig+0x4e4>)
 8043afa:	fba3 2301 	umull	r2, r3, r3, r1
 8043afe:	095b      	lsrs	r3, r3, #5
 8043b00:	2264      	movs	r2, #100	@ 0x64
 8043b02:	fb02 f303 	mul.w	r3, r2, r3
 8043b06:	1acb      	subs	r3, r1, r3
 8043b08:	011b      	lsls	r3, r3, #4
 8043b0a:	3332      	adds	r3, #50	@ 0x32
 8043b0c:	4a33      	ldr	r2, [pc, #204]	@ (8043bdc <UART_SetConfig+0x4e4>)
 8043b0e:	fba2 2303 	umull	r2, r3, r2, r3
 8043b12:	095b      	lsrs	r3, r3, #5
 8043b14:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8043b18:	441c      	add	r4, r3
 8043b1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8043b1e:	2200      	movs	r2, #0
 8043b20:	673b      	str	r3, [r7, #112]	@ 0x70
 8043b22:	677a      	str	r2, [r7, #116]	@ 0x74
 8043b24:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8043b28:	4642      	mov	r2, r8
 8043b2a:	464b      	mov	r3, r9
 8043b2c:	1891      	adds	r1, r2, r2
 8043b2e:	60b9      	str	r1, [r7, #8]
 8043b30:	415b      	adcs	r3, r3
 8043b32:	60fb      	str	r3, [r7, #12]
 8043b34:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8043b38:	4641      	mov	r1, r8
 8043b3a:	1851      	adds	r1, r2, r1
 8043b3c:	6039      	str	r1, [r7, #0]
 8043b3e:	4649      	mov	r1, r9
 8043b40:	414b      	adcs	r3, r1
 8043b42:	607b      	str	r3, [r7, #4]
 8043b44:	f04f 0200 	mov.w	r2, #0
 8043b48:	f04f 0300 	mov.w	r3, #0
 8043b4c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8043b50:	4659      	mov	r1, fp
 8043b52:	00cb      	lsls	r3, r1, #3
 8043b54:	4651      	mov	r1, sl
 8043b56:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8043b5a:	4651      	mov	r1, sl
 8043b5c:	00ca      	lsls	r2, r1, #3
 8043b5e:	4610      	mov	r0, r2
 8043b60:	4619      	mov	r1, r3
 8043b62:	4603      	mov	r3, r0
 8043b64:	4642      	mov	r2, r8
 8043b66:	189b      	adds	r3, r3, r2
 8043b68:	66bb      	str	r3, [r7, #104]	@ 0x68
 8043b6a:	464b      	mov	r3, r9
 8043b6c:	460a      	mov	r2, r1
 8043b6e:	eb42 0303 	adc.w	r3, r2, r3
 8043b72:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8043b74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8043b78:	685b      	ldr	r3, [r3, #4]
 8043b7a:	2200      	movs	r2, #0
 8043b7c:	663b      	str	r3, [r7, #96]	@ 0x60
 8043b7e:	667a      	str	r2, [r7, #100]	@ 0x64
 8043b80:	f04f 0200 	mov.w	r2, #0
 8043b84:	f04f 0300 	mov.w	r3, #0
 8043b88:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8043b8c:	4649      	mov	r1, r9
 8043b8e:	008b      	lsls	r3, r1, #2
 8043b90:	4641      	mov	r1, r8
 8043b92:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8043b96:	4641      	mov	r1, r8
 8043b98:	008a      	lsls	r2, r1, #2
 8043b9a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8043b9e:	f7fc fb87 	bl	80402b0 <__aeabi_uldivmod>
 8043ba2:	4602      	mov	r2, r0
 8043ba4:	460b      	mov	r3, r1
 8043ba6:	4b0d      	ldr	r3, [pc, #52]	@ (8043bdc <UART_SetConfig+0x4e4>)
 8043ba8:	fba3 1302 	umull	r1, r3, r3, r2
 8043bac:	095b      	lsrs	r3, r3, #5
 8043bae:	2164      	movs	r1, #100	@ 0x64
 8043bb0:	fb01 f303 	mul.w	r3, r1, r3
 8043bb4:	1ad3      	subs	r3, r2, r3
 8043bb6:	011b      	lsls	r3, r3, #4
 8043bb8:	3332      	adds	r3, #50	@ 0x32
 8043bba:	4a08      	ldr	r2, [pc, #32]	@ (8043bdc <UART_SetConfig+0x4e4>)
 8043bbc:	fba2 2303 	umull	r2, r3, r2, r3
 8043bc0:	095b      	lsrs	r3, r3, #5
 8043bc2:	f003 020f 	and.w	r2, r3, #15
 8043bc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8043bca:	681b      	ldr	r3, [r3, #0]
 8043bcc:	4422      	add	r2, r4
 8043bce:	609a      	str	r2, [r3, #8]
}
 8043bd0:	bf00      	nop
 8043bd2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8043bd6:	46bd      	mov	sp, r7
 8043bd8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8043bdc:	51eb851f 	.word	0x51eb851f

08043be0 <std>:
 8043be0:	2300      	movs	r3, #0
 8043be2:	b510      	push	{r4, lr}
 8043be4:	4604      	mov	r4, r0
 8043be6:	e9c0 3300 	strd	r3, r3, [r0]
 8043bea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8043bee:	6083      	str	r3, [r0, #8]
 8043bf0:	8181      	strh	r1, [r0, #12]
 8043bf2:	6643      	str	r3, [r0, #100]	@ 0x64
 8043bf4:	81c2      	strh	r2, [r0, #14]
 8043bf6:	6183      	str	r3, [r0, #24]
 8043bf8:	4619      	mov	r1, r3
 8043bfa:	2208      	movs	r2, #8
 8043bfc:	305c      	adds	r0, #92	@ 0x5c
 8043bfe:	f000 f9f9 	bl	8043ff4 <memset>
 8043c02:	4b0d      	ldr	r3, [pc, #52]	@ (8043c38 <std+0x58>)
 8043c04:	6263      	str	r3, [r4, #36]	@ 0x24
 8043c06:	4b0d      	ldr	r3, [pc, #52]	@ (8043c3c <std+0x5c>)
 8043c08:	62a3      	str	r3, [r4, #40]	@ 0x28
 8043c0a:	4b0d      	ldr	r3, [pc, #52]	@ (8043c40 <std+0x60>)
 8043c0c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8043c0e:	4b0d      	ldr	r3, [pc, #52]	@ (8043c44 <std+0x64>)
 8043c10:	6323      	str	r3, [r4, #48]	@ 0x30
 8043c12:	4b0d      	ldr	r3, [pc, #52]	@ (8043c48 <std+0x68>)
 8043c14:	6224      	str	r4, [r4, #32]
 8043c16:	429c      	cmp	r4, r3
 8043c18:	d006      	beq.n	8043c28 <std+0x48>
 8043c1a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8043c1e:	4294      	cmp	r4, r2
 8043c20:	d002      	beq.n	8043c28 <std+0x48>
 8043c22:	33d0      	adds	r3, #208	@ 0xd0
 8043c24:	429c      	cmp	r4, r3
 8043c26:	d105      	bne.n	8043c34 <std+0x54>
 8043c28:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8043c2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8043c30:	f000 ba58 	b.w	80440e4 <__retarget_lock_init_recursive>
 8043c34:	bd10      	pop	{r4, pc}
 8043c36:	bf00      	nop
 8043c38:	08043e45 	.word	0x08043e45
 8043c3c:	08043e67 	.word	0x08043e67
 8043c40:	08043e9f 	.word	0x08043e9f
 8043c44:	08043ec3 	.word	0x08043ec3
 8043c48:	20000214 	.word	0x20000214

08043c4c <stdio_exit_handler>:
 8043c4c:	4a02      	ldr	r2, [pc, #8]	@ (8043c58 <stdio_exit_handler+0xc>)
 8043c4e:	4903      	ldr	r1, [pc, #12]	@ (8043c5c <stdio_exit_handler+0x10>)
 8043c50:	4803      	ldr	r0, [pc, #12]	@ (8043c60 <stdio_exit_handler+0x14>)
 8043c52:	f000 b869 	b.w	8043d28 <_fwalk_sglue>
 8043c56:	bf00      	nop
 8043c58:	20000014 	.word	0x20000014
 8043c5c:	08044985 	.word	0x08044985
 8043c60:	20000024 	.word	0x20000024

08043c64 <cleanup_stdio>:
 8043c64:	6841      	ldr	r1, [r0, #4]
 8043c66:	4b0c      	ldr	r3, [pc, #48]	@ (8043c98 <cleanup_stdio+0x34>)
 8043c68:	4299      	cmp	r1, r3
 8043c6a:	b510      	push	{r4, lr}
 8043c6c:	4604      	mov	r4, r0
 8043c6e:	d001      	beq.n	8043c74 <cleanup_stdio+0x10>
 8043c70:	f000 fe88 	bl	8044984 <_fflush_r>
 8043c74:	68a1      	ldr	r1, [r4, #8]
 8043c76:	4b09      	ldr	r3, [pc, #36]	@ (8043c9c <cleanup_stdio+0x38>)
 8043c78:	4299      	cmp	r1, r3
 8043c7a:	d002      	beq.n	8043c82 <cleanup_stdio+0x1e>
 8043c7c:	4620      	mov	r0, r4
 8043c7e:	f000 fe81 	bl	8044984 <_fflush_r>
 8043c82:	68e1      	ldr	r1, [r4, #12]
 8043c84:	4b06      	ldr	r3, [pc, #24]	@ (8043ca0 <cleanup_stdio+0x3c>)
 8043c86:	4299      	cmp	r1, r3
 8043c88:	d004      	beq.n	8043c94 <cleanup_stdio+0x30>
 8043c8a:	4620      	mov	r0, r4
 8043c8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8043c90:	f000 be78 	b.w	8044984 <_fflush_r>
 8043c94:	bd10      	pop	{r4, pc}
 8043c96:	bf00      	nop
 8043c98:	20000214 	.word	0x20000214
 8043c9c:	2000027c 	.word	0x2000027c
 8043ca0:	200002e4 	.word	0x200002e4

08043ca4 <global_stdio_init.part.0>:
 8043ca4:	b510      	push	{r4, lr}
 8043ca6:	4b0b      	ldr	r3, [pc, #44]	@ (8043cd4 <global_stdio_init.part.0+0x30>)
 8043ca8:	4c0b      	ldr	r4, [pc, #44]	@ (8043cd8 <global_stdio_init.part.0+0x34>)
 8043caa:	4a0c      	ldr	r2, [pc, #48]	@ (8043cdc <global_stdio_init.part.0+0x38>)
 8043cac:	601a      	str	r2, [r3, #0]
 8043cae:	4620      	mov	r0, r4
 8043cb0:	2200      	movs	r2, #0
 8043cb2:	2104      	movs	r1, #4
 8043cb4:	f7ff ff94 	bl	8043be0 <std>
 8043cb8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8043cbc:	2201      	movs	r2, #1
 8043cbe:	2109      	movs	r1, #9
 8043cc0:	f7ff ff8e 	bl	8043be0 <std>
 8043cc4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8043cc8:	2202      	movs	r2, #2
 8043cca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8043cce:	2112      	movs	r1, #18
 8043cd0:	f7ff bf86 	b.w	8043be0 <std>
 8043cd4:	2000034c 	.word	0x2000034c
 8043cd8:	20000214 	.word	0x20000214
 8043cdc:	08043c4d 	.word	0x08043c4d

08043ce0 <__sfp_lock_acquire>:
 8043ce0:	4801      	ldr	r0, [pc, #4]	@ (8043ce8 <__sfp_lock_acquire+0x8>)
 8043ce2:	f000 ba00 	b.w	80440e6 <__retarget_lock_acquire_recursive>
 8043ce6:	bf00      	nop
 8043ce8:	20000355 	.word	0x20000355

08043cec <__sfp_lock_release>:
 8043cec:	4801      	ldr	r0, [pc, #4]	@ (8043cf4 <__sfp_lock_release+0x8>)
 8043cee:	f000 b9fb 	b.w	80440e8 <__retarget_lock_release_recursive>
 8043cf2:	bf00      	nop
 8043cf4:	20000355 	.word	0x20000355

08043cf8 <__sinit>:
 8043cf8:	b510      	push	{r4, lr}
 8043cfa:	4604      	mov	r4, r0
 8043cfc:	f7ff fff0 	bl	8043ce0 <__sfp_lock_acquire>
 8043d00:	6a23      	ldr	r3, [r4, #32]
 8043d02:	b11b      	cbz	r3, 8043d0c <__sinit+0x14>
 8043d04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8043d08:	f7ff bff0 	b.w	8043cec <__sfp_lock_release>
 8043d0c:	4b04      	ldr	r3, [pc, #16]	@ (8043d20 <__sinit+0x28>)
 8043d0e:	6223      	str	r3, [r4, #32]
 8043d10:	4b04      	ldr	r3, [pc, #16]	@ (8043d24 <__sinit+0x2c>)
 8043d12:	681b      	ldr	r3, [r3, #0]
 8043d14:	2b00      	cmp	r3, #0
 8043d16:	d1f5      	bne.n	8043d04 <__sinit+0xc>
 8043d18:	f7ff ffc4 	bl	8043ca4 <global_stdio_init.part.0>
 8043d1c:	e7f2      	b.n	8043d04 <__sinit+0xc>
 8043d1e:	bf00      	nop
 8043d20:	08043c65 	.word	0x08043c65
 8043d24:	2000034c 	.word	0x2000034c

08043d28 <_fwalk_sglue>:
 8043d28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8043d2c:	4607      	mov	r7, r0
 8043d2e:	4688      	mov	r8, r1
 8043d30:	4614      	mov	r4, r2
 8043d32:	2600      	movs	r6, #0
 8043d34:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8043d38:	f1b9 0901 	subs.w	r9, r9, #1
 8043d3c:	d505      	bpl.n	8043d4a <_fwalk_sglue+0x22>
 8043d3e:	6824      	ldr	r4, [r4, #0]
 8043d40:	2c00      	cmp	r4, #0
 8043d42:	d1f7      	bne.n	8043d34 <_fwalk_sglue+0xc>
 8043d44:	4630      	mov	r0, r6
 8043d46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8043d4a:	89ab      	ldrh	r3, [r5, #12]
 8043d4c:	2b01      	cmp	r3, #1
 8043d4e:	d907      	bls.n	8043d60 <_fwalk_sglue+0x38>
 8043d50:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8043d54:	3301      	adds	r3, #1
 8043d56:	d003      	beq.n	8043d60 <_fwalk_sglue+0x38>
 8043d58:	4629      	mov	r1, r5
 8043d5a:	4638      	mov	r0, r7
 8043d5c:	47c0      	blx	r8
 8043d5e:	4306      	orrs	r6, r0
 8043d60:	3568      	adds	r5, #104	@ 0x68
 8043d62:	e7e9      	b.n	8043d38 <_fwalk_sglue+0x10>

08043d64 <iprintf>:
 8043d64:	b40f      	push	{r0, r1, r2, r3}
 8043d66:	b507      	push	{r0, r1, r2, lr}
 8043d68:	4906      	ldr	r1, [pc, #24]	@ (8043d84 <iprintf+0x20>)
 8043d6a:	ab04      	add	r3, sp, #16
 8043d6c:	6808      	ldr	r0, [r1, #0]
 8043d6e:	f853 2b04 	ldr.w	r2, [r3], #4
 8043d72:	6881      	ldr	r1, [r0, #8]
 8043d74:	9301      	str	r3, [sp, #4]
 8043d76:	f000 fadb 	bl	8044330 <_vfiprintf_r>
 8043d7a:	b003      	add	sp, #12
 8043d7c:	f85d eb04 	ldr.w	lr, [sp], #4
 8043d80:	b004      	add	sp, #16
 8043d82:	4770      	bx	lr
 8043d84:	20000020 	.word	0x20000020

08043d88 <_puts_r>:
 8043d88:	6a03      	ldr	r3, [r0, #32]
 8043d8a:	b570      	push	{r4, r5, r6, lr}
 8043d8c:	6884      	ldr	r4, [r0, #8]
 8043d8e:	4605      	mov	r5, r0
 8043d90:	460e      	mov	r6, r1
 8043d92:	b90b      	cbnz	r3, 8043d98 <_puts_r+0x10>
 8043d94:	f7ff ffb0 	bl	8043cf8 <__sinit>
 8043d98:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8043d9a:	07db      	lsls	r3, r3, #31
 8043d9c:	d405      	bmi.n	8043daa <_puts_r+0x22>
 8043d9e:	89a3      	ldrh	r3, [r4, #12]
 8043da0:	0598      	lsls	r0, r3, #22
 8043da2:	d402      	bmi.n	8043daa <_puts_r+0x22>
 8043da4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8043da6:	f000 f99e 	bl	80440e6 <__retarget_lock_acquire_recursive>
 8043daa:	89a3      	ldrh	r3, [r4, #12]
 8043dac:	0719      	lsls	r1, r3, #28
 8043dae:	d502      	bpl.n	8043db6 <_puts_r+0x2e>
 8043db0:	6923      	ldr	r3, [r4, #16]
 8043db2:	2b00      	cmp	r3, #0
 8043db4:	d135      	bne.n	8043e22 <_puts_r+0x9a>
 8043db6:	4621      	mov	r1, r4
 8043db8:	4628      	mov	r0, r5
 8043dba:	f000 f8c5 	bl	8043f48 <__swsetup_r>
 8043dbe:	b380      	cbz	r0, 8043e22 <_puts_r+0x9a>
 8043dc0:	f04f 35ff 	mov.w	r5, #4294967295
 8043dc4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8043dc6:	07da      	lsls	r2, r3, #31
 8043dc8:	d405      	bmi.n	8043dd6 <_puts_r+0x4e>
 8043dca:	89a3      	ldrh	r3, [r4, #12]
 8043dcc:	059b      	lsls	r3, r3, #22
 8043dce:	d402      	bmi.n	8043dd6 <_puts_r+0x4e>
 8043dd0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8043dd2:	f000 f989 	bl	80440e8 <__retarget_lock_release_recursive>
 8043dd6:	4628      	mov	r0, r5
 8043dd8:	bd70      	pop	{r4, r5, r6, pc}
 8043dda:	2b00      	cmp	r3, #0
 8043ddc:	da04      	bge.n	8043de8 <_puts_r+0x60>
 8043dde:	69a2      	ldr	r2, [r4, #24]
 8043de0:	429a      	cmp	r2, r3
 8043de2:	dc17      	bgt.n	8043e14 <_puts_r+0x8c>
 8043de4:	290a      	cmp	r1, #10
 8043de6:	d015      	beq.n	8043e14 <_puts_r+0x8c>
 8043de8:	6823      	ldr	r3, [r4, #0]
 8043dea:	1c5a      	adds	r2, r3, #1
 8043dec:	6022      	str	r2, [r4, #0]
 8043dee:	7019      	strb	r1, [r3, #0]
 8043df0:	68a3      	ldr	r3, [r4, #8]
 8043df2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8043df6:	3b01      	subs	r3, #1
 8043df8:	60a3      	str	r3, [r4, #8]
 8043dfa:	2900      	cmp	r1, #0
 8043dfc:	d1ed      	bne.n	8043dda <_puts_r+0x52>
 8043dfe:	2b00      	cmp	r3, #0
 8043e00:	da11      	bge.n	8043e26 <_puts_r+0x9e>
 8043e02:	4622      	mov	r2, r4
 8043e04:	210a      	movs	r1, #10
 8043e06:	4628      	mov	r0, r5
 8043e08:	f000 f85f 	bl	8043eca <__swbuf_r>
 8043e0c:	3001      	adds	r0, #1
 8043e0e:	d0d7      	beq.n	8043dc0 <_puts_r+0x38>
 8043e10:	250a      	movs	r5, #10
 8043e12:	e7d7      	b.n	8043dc4 <_puts_r+0x3c>
 8043e14:	4622      	mov	r2, r4
 8043e16:	4628      	mov	r0, r5
 8043e18:	f000 f857 	bl	8043eca <__swbuf_r>
 8043e1c:	3001      	adds	r0, #1
 8043e1e:	d1e7      	bne.n	8043df0 <_puts_r+0x68>
 8043e20:	e7ce      	b.n	8043dc0 <_puts_r+0x38>
 8043e22:	3e01      	subs	r6, #1
 8043e24:	e7e4      	b.n	8043df0 <_puts_r+0x68>
 8043e26:	6823      	ldr	r3, [r4, #0]
 8043e28:	1c5a      	adds	r2, r3, #1
 8043e2a:	6022      	str	r2, [r4, #0]
 8043e2c:	220a      	movs	r2, #10
 8043e2e:	701a      	strb	r2, [r3, #0]
 8043e30:	e7ee      	b.n	8043e10 <_puts_r+0x88>
	...

08043e34 <puts>:
 8043e34:	4b02      	ldr	r3, [pc, #8]	@ (8043e40 <puts+0xc>)
 8043e36:	4601      	mov	r1, r0
 8043e38:	6818      	ldr	r0, [r3, #0]
 8043e3a:	f7ff bfa5 	b.w	8043d88 <_puts_r>
 8043e3e:	bf00      	nop
 8043e40:	20000020 	.word	0x20000020

08043e44 <__sread>:
 8043e44:	b510      	push	{r4, lr}
 8043e46:	460c      	mov	r4, r1
 8043e48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8043e4c:	f000 f8fc 	bl	8044048 <_read_r>
 8043e50:	2800      	cmp	r0, #0
 8043e52:	bfab      	itete	ge
 8043e54:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8043e56:	89a3      	ldrhlt	r3, [r4, #12]
 8043e58:	181b      	addge	r3, r3, r0
 8043e5a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8043e5e:	bfac      	ite	ge
 8043e60:	6563      	strge	r3, [r4, #84]	@ 0x54
 8043e62:	81a3      	strhlt	r3, [r4, #12]
 8043e64:	bd10      	pop	{r4, pc}

08043e66 <__swrite>:
 8043e66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8043e6a:	461f      	mov	r7, r3
 8043e6c:	898b      	ldrh	r3, [r1, #12]
 8043e6e:	05db      	lsls	r3, r3, #23
 8043e70:	4605      	mov	r5, r0
 8043e72:	460c      	mov	r4, r1
 8043e74:	4616      	mov	r6, r2
 8043e76:	d505      	bpl.n	8043e84 <__swrite+0x1e>
 8043e78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8043e7c:	2302      	movs	r3, #2
 8043e7e:	2200      	movs	r2, #0
 8043e80:	f000 f8d0 	bl	8044024 <_lseek_r>
 8043e84:	89a3      	ldrh	r3, [r4, #12]
 8043e86:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8043e8a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8043e8e:	81a3      	strh	r3, [r4, #12]
 8043e90:	4632      	mov	r2, r6
 8043e92:	463b      	mov	r3, r7
 8043e94:	4628      	mov	r0, r5
 8043e96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8043e9a:	f000 b8e7 	b.w	804406c <_write_r>

08043e9e <__sseek>:
 8043e9e:	b510      	push	{r4, lr}
 8043ea0:	460c      	mov	r4, r1
 8043ea2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8043ea6:	f000 f8bd 	bl	8044024 <_lseek_r>
 8043eaa:	1c43      	adds	r3, r0, #1
 8043eac:	89a3      	ldrh	r3, [r4, #12]
 8043eae:	bf15      	itete	ne
 8043eb0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8043eb2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8043eb6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8043eba:	81a3      	strheq	r3, [r4, #12]
 8043ebc:	bf18      	it	ne
 8043ebe:	81a3      	strhne	r3, [r4, #12]
 8043ec0:	bd10      	pop	{r4, pc}

08043ec2 <__sclose>:
 8043ec2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8043ec6:	f000 b89d 	b.w	8044004 <_close_r>

08043eca <__swbuf_r>:
 8043eca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8043ecc:	460e      	mov	r6, r1
 8043ece:	4614      	mov	r4, r2
 8043ed0:	4605      	mov	r5, r0
 8043ed2:	b118      	cbz	r0, 8043edc <__swbuf_r+0x12>
 8043ed4:	6a03      	ldr	r3, [r0, #32]
 8043ed6:	b90b      	cbnz	r3, 8043edc <__swbuf_r+0x12>
 8043ed8:	f7ff ff0e 	bl	8043cf8 <__sinit>
 8043edc:	69a3      	ldr	r3, [r4, #24]
 8043ede:	60a3      	str	r3, [r4, #8]
 8043ee0:	89a3      	ldrh	r3, [r4, #12]
 8043ee2:	071a      	lsls	r2, r3, #28
 8043ee4:	d501      	bpl.n	8043eea <__swbuf_r+0x20>
 8043ee6:	6923      	ldr	r3, [r4, #16]
 8043ee8:	b943      	cbnz	r3, 8043efc <__swbuf_r+0x32>
 8043eea:	4621      	mov	r1, r4
 8043eec:	4628      	mov	r0, r5
 8043eee:	f000 f82b 	bl	8043f48 <__swsetup_r>
 8043ef2:	b118      	cbz	r0, 8043efc <__swbuf_r+0x32>
 8043ef4:	f04f 37ff 	mov.w	r7, #4294967295
 8043ef8:	4638      	mov	r0, r7
 8043efa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8043efc:	6823      	ldr	r3, [r4, #0]
 8043efe:	6922      	ldr	r2, [r4, #16]
 8043f00:	1a98      	subs	r0, r3, r2
 8043f02:	6963      	ldr	r3, [r4, #20]
 8043f04:	b2f6      	uxtb	r6, r6
 8043f06:	4283      	cmp	r3, r0
 8043f08:	4637      	mov	r7, r6
 8043f0a:	dc05      	bgt.n	8043f18 <__swbuf_r+0x4e>
 8043f0c:	4621      	mov	r1, r4
 8043f0e:	4628      	mov	r0, r5
 8043f10:	f000 fd38 	bl	8044984 <_fflush_r>
 8043f14:	2800      	cmp	r0, #0
 8043f16:	d1ed      	bne.n	8043ef4 <__swbuf_r+0x2a>
 8043f18:	68a3      	ldr	r3, [r4, #8]
 8043f1a:	3b01      	subs	r3, #1
 8043f1c:	60a3      	str	r3, [r4, #8]
 8043f1e:	6823      	ldr	r3, [r4, #0]
 8043f20:	1c5a      	adds	r2, r3, #1
 8043f22:	6022      	str	r2, [r4, #0]
 8043f24:	701e      	strb	r6, [r3, #0]
 8043f26:	6962      	ldr	r2, [r4, #20]
 8043f28:	1c43      	adds	r3, r0, #1
 8043f2a:	429a      	cmp	r2, r3
 8043f2c:	d004      	beq.n	8043f38 <__swbuf_r+0x6e>
 8043f2e:	89a3      	ldrh	r3, [r4, #12]
 8043f30:	07db      	lsls	r3, r3, #31
 8043f32:	d5e1      	bpl.n	8043ef8 <__swbuf_r+0x2e>
 8043f34:	2e0a      	cmp	r6, #10
 8043f36:	d1df      	bne.n	8043ef8 <__swbuf_r+0x2e>
 8043f38:	4621      	mov	r1, r4
 8043f3a:	4628      	mov	r0, r5
 8043f3c:	f000 fd22 	bl	8044984 <_fflush_r>
 8043f40:	2800      	cmp	r0, #0
 8043f42:	d0d9      	beq.n	8043ef8 <__swbuf_r+0x2e>
 8043f44:	e7d6      	b.n	8043ef4 <__swbuf_r+0x2a>
	...

08043f48 <__swsetup_r>:
 8043f48:	b538      	push	{r3, r4, r5, lr}
 8043f4a:	4b29      	ldr	r3, [pc, #164]	@ (8043ff0 <__swsetup_r+0xa8>)
 8043f4c:	4605      	mov	r5, r0
 8043f4e:	6818      	ldr	r0, [r3, #0]
 8043f50:	460c      	mov	r4, r1
 8043f52:	b118      	cbz	r0, 8043f5c <__swsetup_r+0x14>
 8043f54:	6a03      	ldr	r3, [r0, #32]
 8043f56:	b90b      	cbnz	r3, 8043f5c <__swsetup_r+0x14>
 8043f58:	f7ff fece 	bl	8043cf8 <__sinit>
 8043f5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8043f60:	0719      	lsls	r1, r3, #28
 8043f62:	d422      	bmi.n	8043faa <__swsetup_r+0x62>
 8043f64:	06da      	lsls	r2, r3, #27
 8043f66:	d407      	bmi.n	8043f78 <__swsetup_r+0x30>
 8043f68:	2209      	movs	r2, #9
 8043f6a:	602a      	str	r2, [r5, #0]
 8043f6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8043f70:	81a3      	strh	r3, [r4, #12]
 8043f72:	f04f 30ff 	mov.w	r0, #4294967295
 8043f76:	e033      	b.n	8043fe0 <__swsetup_r+0x98>
 8043f78:	0758      	lsls	r0, r3, #29
 8043f7a:	d512      	bpl.n	8043fa2 <__swsetup_r+0x5a>
 8043f7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8043f7e:	b141      	cbz	r1, 8043f92 <__swsetup_r+0x4a>
 8043f80:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8043f84:	4299      	cmp	r1, r3
 8043f86:	d002      	beq.n	8043f8e <__swsetup_r+0x46>
 8043f88:	4628      	mov	r0, r5
 8043f8a:	f000 f8af 	bl	80440ec <_free_r>
 8043f8e:	2300      	movs	r3, #0
 8043f90:	6363      	str	r3, [r4, #52]	@ 0x34
 8043f92:	89a3      	ldrh	r3, [r4, #12]
 8043f94:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8043f98:	81a3      	strh	r3, [r4, #12]
 8043f9a:	2300      	movs	r3, #0
 8043f9c:	6063      	str	r3, [r4, #4]
 8043f9e:	6923      	ldr	r3, [r4, #16]
 8043fa0:	6023      	str	r3, [r4, #0]
 8043fa2:	89a3      	ldrh	r3, [r4, #12]
 8043fa4:	f043 0308 	orr.w	r3, r3, #8
 8043fa8:	81a3      	strh	r3, [r4, #12]
 8043faa:	6923      	ldr	r3, [r4, #16]
 8043fac:	b94b      	cbnz	r3, 8043fc2 <__swsetup_r+0x7a>
 8043fae:	89a3      	ldrh	r3, [r4, #12]
 8043fb0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8043fb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8043fb8:	d003      	beq.n	8043fc2 <__swsetup_r+0x7a>
 8043fba:	4621      	mov	r1, r4
 8043fbc:	4628      	mov	r0, r5
 8043fbe:	f000 fd2f 	bl	8044a20 <__smakebuf_r>
 8043fc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8043fc6:	f013 0201 	ands.w	r2, r3, #1
 8043fca:	d00a      	beq.n	8043fe2 <__swsetup_r+0x9a>
 8043fcc:	2200      	movs	r2, #0
 8043fce:	60a2      	str	r2, [r4, #8]
 8043fd0:	6962      	ldr	r2, [r4, #20]
 8043fd2:	4252      	negs	r2, r2
 8043fd4:	61a2      	str	r2, [r4, #24]
 8043fd6:	6922      	ldr	r2, [r4, #16]
 8043fd8:	b942      	cbnz	r2, 8043fec <__swsetup_r+0xa4>
 8043fda:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8043fde:	d1c5      	bne.n	8043f6c <__swsetup_r+0x24>
 8043fe0:	bd38      	pop	{r3, r4, r5, pc}
 8043fe2:	0799      	lsls	r1, r3, #30
 8043fe4:	bf58      	it	pl
 8043fe6:	6962      	ldrpl	r2, [r4, #20]
 8043fe8:	60a2      	str	r2, [r4, #8]
 8043fea:	e7f4      	b.n	8043fd6 <__swsetup_r+0x8e>
 8043fec:	2000      	movs	r0, #0
 8043fee:	e7f7      	b.n	8043fe0 <__swsetup_r+0x98>
 8043ff0:	20000020 	.word	0x20000020

08043ff4 <memset>:
 8043ff4:	4402      	add	r2, r0
 8043ff6:	4603      	mov	r3, r0
 8043ff8:	4293      	cmp	r3, r2
 8043ffa:	d100      	bne.n	8043ffe <memset+0xa>
 8043ffc:	4770      	bx	lr
 8043ffe:	f803 1b01 	strb.w	r1, [r3], #1
 8044002:	e7f9      	b.n	8043ff8 <memset+0x4>

08044004 <_close_r>:
 8044004:	b538      	push	{r3, r4, r5, lr}
 8044006:	4d06      	ldr	r5, [pc, #24]	@ (8044020 <_close_r+0x1c>)
 8044008:	2300      	movs	r3, #0
 804400a:	4604      	mov	r4, r0
 804400c:	4608      	mov	r0, r1
 804400e:	602b      	str	r3, [r5, #0]
 8044010:	f7fd fb3e 	bl	8041690 <_close>
 8044014:	1c43      	adds	r3, r0, #1
 8044016:	d102      	bne.n	804401e <_close_r+0x1a>
 8044018:	682b      	ldr	r3, [r5, #0]
 804401a:	b103      	cbz	r3, 804401e <_close_r+0x1a>
 804401c:	6023      	str	r3, [r4, #0]
 804401e:	bd38      	pop	{r3, r4, r5, pc}
 8044020:	20000350 	.word	0x20000350

08044024 <_lseek_r>:
 8044024:	b538      	push	{r3, r4, r5, lr}
 8044026:	4d07      	ldr	r5, [pc, #28]	@ (8044044 <_lseek_r+0x20>)
 8044028:	4604      	mov	r4, r0
 804402a:	4608      	mov	r0, r1
 804402c:	4611      	mov	r1, r2
 804402e:	2200      	movs	r2, #0
 8044030:	602a      	str	r2, [r5, #0]
 8044032:	461a      	mov	r2, r3
 8044034:	f7fd fb53 	bl	80416de <_lseek>
 8044038:	1c43      	adds	r3, r0, #1
 804403a:	d102      	bne.n	8044042 <_lseek_r+0x1e>
 804403c:	682b      	ldr	r3, [r5, #0]
 804403e:	b103      	cbz	r3, 8044042 <_lseek_r+0x1e>
 8044040:	6023      	str	r3, [r4, #0]
 8044042:	bd38      	pop	{r3, r4, r5, pc}
 8044044:	20000350 	.word	0x20000350

08044048 <_read_r>:
 8044048:	b538      	push	{r3, r4, r5, lr}
 804404a:	4d07      	ldr	r5, [pc, #28]	@ (8044068 <_read_r+0x20>)
 804404c:	4604      	mov	r4, r0
 804404e:	4608      	mov	r0, r1
 8044050:	4611      	mov	r1, r2
 8044052:	2200      	movs	r2, #0
 8044054:	602a      	str	r2, [r5, #0]
 8044056:	461a      	mov	r2, r3
 8044058:	f7fd fae1 	bl	804161e <_read>
 804405c:	1c43      	adds	r3, r0, #1
 804405e:	d102      	bne.n	8044066 <_read_r+0x1e>
 8044060:	682b      	ldr	r3, [r5, #0]
 8044062:	b103      	cbz	r3, 8044066 <_read_r+0x1e>
 8044064:	6023      	str	r3, [r4, #0]
 8044066:	bd38      	pop	{r3, r4, r5, pc}
 8044068:	20000350 	.word	0x20000350

0804406c <_write_r>:
 804406c:	b538      	push	{r3, r4, r5, lr}
 804406e:	4d07      	ldr	r5, [pc, #28]	@ (804408c <_write_r+0x20>)
 8044070:	4604      	mov	r4, r0
 8044072:	4608      	mov	r0, r1
 8044074:	4611      	mov	r1, r2
 8044076:	2200      	movs	r2, #0
 8044078:	602a      	str	r2, [r5, #0]
 804407a:	461a      	mov	r2, r3
 804407c:	f7fd faec 	bl	8041658 <_write>
 8044080:	1c43      	adds	r3, r0, #1
 8044082:	d102      	bne.n	804408a <_write_r+0x1e>
 8044084:	682b      	ldr	r3, [r5, #0]
 8044086:	b103      	cbz	r3, 804408a <_write_r+0x1e>
 8044088:	6023      	str	r3, [r4, #0]
 804408a:	bd38      	pop	{r3, r4, r5, pc}
 804408c:	20000350 	.word	0x20000350

08044090 <__errno>:
 8044090:	4b01      	ldr	r3, [pc, #4]	@ (8044098 <__errno+0x8>)
 8044092:	6818      	ldr	r0, [r3, #0]
 8044094:	4770      	bx	lr
 8044096:	bf00      	nop
 8044098:	20000020 	.word	0x20000020

0804409c <__libc_init_array>:
 804409c:	b570      	push	{r4, r5, r6, lr}
 804409e:	4d0d      	ldr	r5, [pc, #52]	@ (80440d4 <__libc_init_array+0x38>)
 80440a0:	4c0d      	ldr	r4, [pc, #52]	@ (80440d8 <__libc_init_array+0x3c>)
 80440a2:	1b64      	subs	r4, r4, r5
 80440a4:	10a4      	asrs	r4, r4, #2
 80440a6:	2600      	movs	r6, #0
 80440a8:	42a6      	cmp	r6, r4
 80440aa:	d109      	bne.n	80440c0 <__libc_init_array+0x24>
 80440ac:	4d0b      	ldr	r5, [pc, #44]	@ (80440dc <__libc_init_array+0x40>)
 80440ae:	4c0c      	ldr	r4, [pc, #48]	@ (80440e0 <__libc_init_array+0x44>)
 80440b0:	f000 fd24 	bl	8044afc <_init>
 80440b4:	1b64      	subs	r4, r4, r5
 80440b6:	10a4      	asrs	r4, r4, #2
 80440b8:	2600      	movs	r6, #0
 80440ba:	42a6      	cmp	r6, r4
 80440bc:	d105      	bne.n	80440ca <__libc_init_array+0x2e>
 80440be:	bd70      	pop	{r4, r5, r6, pc}
 80440c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80440c4:	4798      	blx	r3
 80440c6:	3601      	adds	r6, #1
 80440c8:	e7ee      	b.n	80440a8 <__libc_init_array+0xc>
 80440ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80440ce:	4798      	blx	r3
 80440d0:	3601      	adds	r6, #1
 80440d2:	e7f2      	b.n	80440ba <__libc_init_array+0x1e>
 80440d4:	08044f80 	.word	0x08044f80
 80440d8:	08044f80 	.word	0x08044f80
 80440dc:	08044f80 	.word	0x08044f80
 80440e0:	08044f84 	.word	0x08044f84

080440e4 <__retarget_lock_init_recursive>:
 80440e4:	4770      	bx	lr

080440e6 <__retarget_lock_acquire_recursive>:
 80440e6:	4770      	bx	lr

080440e8 <__retarget_lock_release_recursive>:
 80440e8:	4770      	bx	lr
	...

080440ec <_free_r>:
 80440ec:	b538      	push	{r3, r4, r5, lr}
 80440ee:	4605      	mov	r5, r0
 80440f0:	2900      	cmp	r1, #0
 80440f2:	d041      	beq.n	8044178 <_free_r+0x8c>
 80440f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80440f8:	1f0c      	subs	r4, r1, #4
 80440fa:	2b00      	cmp	r3, #0
 80440fc:	bfb8      	it	lt
 80440fe:	18e4      	addlt	r4, r4, r3
 8044100:	f000 f8e0 	bl	80442c4 <__malloc_lock>
 8044104:	4a1d      	ldr	r2, [pc, #116]	@ (804417c <_free_r+0x90>)
 8044106:	6813      	ldr	r3, [r2, #0]
 8044108:	b933      	cbnz	r3, 8044118 <_free_r+0x2c>
 804410a:	6063      	str	r3, [r4, #4]
 804410c:	6014      	str	r4, [r2, #0]
 804410e:	4628      	mov	r0, r5
 8044110:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8044114:	f000 b8dc 	b.w	80442d0 <__malloc_unlock>
 8044118:	42a3      	cmp	r3, r4
 804411a:	d908      	bls.n	804412e <_free_r+0x42>
 804411c:	6820      	ldr	r0, [r4, #0]
 804411e:	1821      	adds	r1, r4, r0
 8044120:	428b      	cmp	r3, r1
 8044122:	bf01      	itttt	eq
 8044124:	6819      	ldreq	r1, [r3, #0]
 8044126:	685b      	ldreq	r3, [r3, #4]
 8044128:	1809      	addeq	r1, r1, r0
 804412a:	6021      	streq	r1, [r4, #0]
 804412c:	e7ed      	b.n	804410a <_free_r+0x1e>
 804412e:	461a      	mov	r2, r3
 8044130:	685b      	ldr	r3, [r3, #4]
 8044132:	b10b      	cbz	r3, 8044138 <_free_r+0x4c>
 8044134:	42a3      	cmp	r3, r4
 8044136:	d9fa      	bls.n	804412e <_free_r+0x42>
 8044138:	6811      	ldr	r1, [r2, #0]
 804413a:	1850      	adds	r0, r2, r1
 804413c:	42a0      	cmp	r0, r4
 804413e:	d10b      	bne.n	8044158 <_free_r+0x6c>
 8044140:	6820      	ldr	r0, [r4, #0]
 8044142:	4401      	add	r1, r0
 8044144:	1850      	adds	r0, r2, r1
 8044146:	4283      	cmp	r3, r0
 8044148:	6011      	str	r1, [r2, #0]
 804414a:	d1e0      	bne.n	804410e <_free_r+0x22>
 804414c:	6818      	ldr	r0, [r3, #0]
 804414e:	685b      	ldr	r3, [r3, #4]
 8044150:	6053      	str	r3, [r2, #4]
 8044152:	4408      	add	r0, r1
 8044154:	6010      	str	r0, [r2, #0]
 8044156:	e7da      	b.n	804410e <_free_r+0x22>
 8044158:	d902      	bls.n	8044160 <_free_r+0x74>
 804415a:	230c      	movs	r3, #12
 804415c:	602b      	str	r3, [r5, #0]
 804415e:	e7d6      	b.n	804410e <_free_r+0x22>
 8044160:	6820      	ldr	r0, [r4, #0]
 8044162:	1821      	adds	r1, r4, r0
 8044164:	428b      	cmp	r3, r1
 8044166:	bf04      	itt	eq
 8044168:	6819      	ldreq	r1, [r3, #0]
 804416a:	685b      	ldreq	r3, [r3, #4]
 804416c:	6063      	str	r3, [r4, #4]
 804416e:	bf04      	itt	eq
 8044170:	1809      	addeq	r1, r1, r0
 8044172:	6021      	streq	r1, [r4, #0]
 8044174:	6054      	str	r4, [r2, #4]
 8044176:	e7ca      	b.n	804410e <_free_r+0x22>
 8044178:	bd38      	pop	{r3, r4, r5, pc}
 804417a:	bf00      	nop
 804417c:	2000035c 	.word	0x2000035c

08044180 <sbrk_aligned>:
 8044180:	b570      	push	{r4, r5, r6, lr}
 8044182:	4e0f      	ldr	r6, [pc, #60]	@ (80441c0 <sbrk_aligned+0x40>)
 8044184:	460c      	mov	r4, r1
 8044186:	6831      	ldr	r1, [r6, #0]
 8044188:	4605      	mov	r5, r0
 804418a:	b911      	cbnz	r1, 8044192 <sbrk_aligned+0x12>
 804418c:	f000 fca6 	bl	8044adc <_sbrk_r>
 8044190:	6030      	str	r0, [r6, #0]
 8044192:	4621      	mov	r1, r4
 8044194:	4628      	mov	r0, r5
 8044196:	f000 fca1 	bl	8044adc <_sbrk_r>
 804419a:	1c43      	adds	r3, r0, #1
 804419c:	d103      	bne.n	80441a6 <sbrk_aligned+0x26>
 804419e:	f04f 34ff 	mov.w	r4, #4294967295
 80441a2:	4620      	mov	r0, r4
 80441a4:	bd70      	pop	{r4, r5, r6, pc}
 80441a6:	1cc4      	adds	r4, r0, #3
 80441a8:	f024 0403 	bic.w	r4, r4, #3
 80441ac:	42a0      	cmp	r0, r4
 80441ae:	d0f8      	beq.n	80441a2 <sbrk_aligned+0x22>
 80441b0:	1a21      	subs	r1, r4, r0
 80441b2:	4628      	mov	r0, r5
 80441b4:	f000 fc92 	bl	8044adc <_sbrk_r>
 80441b8:	3001      	adds	r0, #1
 80441ba:	d1f2      	bne.n	80441a2 <sbrk_aligned+0x22>
 80441bc:	e7ef      	b.n	804419e <sbrk_aligned+0x1e>
 80441be:	bf00      	nop
 80441c0:	20000358 	.word	0x20000358

080441c4 <_malloc_r>:
 80441c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80441c8:	1ccd      	adds	r5, r1, #3
 80441ca:	f025 0503 	bic.w	r5, r5, #3
 80441ce:	3508      	adds	r5, #8
 80441d0:	2d0c      	cmp	r5, #12
 80441d2:	bf38      	it	cc
 80441d4:	250c      	movcc	r5, #12
 80441d6:	2d00      	cmp	r5, #0
 80441d8:	4606      	mov	r6, r0
 80441da:	db01      	blt.n	80441e0 <_malloc_r+0x1c>
 80441dc:	42a9      	cmp	r1, r5
 80441de:	d904      	bls.n	80441ea <_malloc_r+0x26>
 80441e0:	230c      	movs	r3, #12
 80441e2:	6033      	str	r3, [r6, #0]
 80441e4:	2000      	movs	r0, #0
 80441e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80441ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80442c0 <_malloc_r+0xfc>
 80441ee:	f000 f869 	bl	80442c4 <__malloc_lock>
 80441f2:	f8d8 3000 	ldr.w	r3, [r8]
 80441f6:	461c      	mov	r4, r3
 80441f8:	bb44      	cbnz	r4, 804424c <_malloc_r+0x88>
 80441fa:	4629      	mov	r1, r5
 80441fc:	4630      	mov	r0, r6
 80441fe:	f7ff ffbf 	bl	8044180 <sbrk_aligned>
 8044202:	1c43      	adds	r3, r0, #1
 8044204:	4604      	mov	r4, r0
 8044206:	d158      	bne.n	80442ba <_malloc_r+0xf6>
 8044208:	f8d8 4000 	ldr.w	r4, [r8]
 804420c:	4627      	mov	r7, r4
 804420e:	2f00      	cmp	r7, #0
 8044210:	d143      	bne.n	804429a <_malloc_r+0xd6>
 8044212:	2c00      	cmp	r4, #0
 8044214:	d04b      	beq.n	80442ae <_malloc_r+0xea>
 8044216:	6823      	ldr	r3, [r4, #0]
 8044218:	4639      	mov	r1, r7
 804421a:	4630      	mov	r0, r6
 804421c:	eb04 0903 	add.w	r9, r4, r3
 8044220:	f000 fc5c 	bl	8044adc <_sbrk_r>
 8044224:	4581      	cmp	r9, r0
 8044226:	d142      	bne.n	80442ae <_malloc_r+0xea>
 8044228:	6821      	ldr	r1, [r4, #0]
 804422a:	1a6d      	subs	r5, r5, r1
 804422c:	4629      	mov	r1, r5
 804422e:	4630      	mov	r0, r6
 8044230:	f7ff ffa6 	bl	8044180 <sbrk_aligned>
 8044234:	3001      	adds	r0, #1
 8044236:	d03a      	beq.n	80442ae <_malloc_r+0xea>
 8044238:	6823      	ldr	r3, [r4, #0]
 804423a:	442b      	add	r3, r5
 804423c:	6023      	str	r3, [r4, #0]
 804423e:	f8d8 3000 	ldr.w	r3, [r8]
 8044242:	685a      	ldr	r2, [r3, #4]
 8044244:	bb62      	cbnz	r2, 80442a0 <_malloc_r+0xdc>
 8044246:	f8c8 7000 	str.w	r7, [r8]
 804424a:	e00f      	b.n	804426c <_malloc_r+0xa8>
 804424c:	6822      	ldr	r2, [r4, #0]
 804424e:	1b52      	subs	r2, r2, r5
 8044250:	d420      	bmi.n	8044294 <_malloc_r+0xd0>
 8044252:	2a0b      	cmp	r2, #11
 8044254:	d917      	bls.n	8044286 <_malloc_r+0xc2>
 8044256:	1961      	adds	r1, r4, r5
 8044258:	42a3      	cmp	r3, r4
 804425a:	6025      	str	r5, [r4, #0]
 804425c:	bf18      	it	ne
 804425e:	6059      	strne	r1, [r3, #4]
 8044260:	6863      	ldr	r3, [r4, #4]
 8044262:	bf08      	it	eq
 8044264:	f8c8 1000 	streq.w	r1, [r8]
 8044268:	5162      	str	r2, [r4, r5]
 804426a:	604b      	str	r3, [r1, #4]
 804426c:	4630      	mov	r0, r6
 804426e:	f000 f82f 	bl	80442d0 <__malloc_unlock>
 8044272:	f104 000b 	add.w	r0, r4, #11
 8044276:	1d23      	adds	r3, r4, #4
 8044278:	f020 0007 	bic.w	r0, r0, #7
 804427c:	1ac2      	subs	r2, r0, r3
 804427e:	bf1c      	itt	ne
 8044280:	1a1b      	subne	r3, r3, r0
 8044282:	50a3      	strne	r3, [r4, r2]
 8044284:	e7af      	b.n	80441e6 <_malloc_r+0x22>
 8044286:	6862      	ldr	r2, [r4, #4]
 8044288:	42a3      	cmp	r3, r4
 804428a:	bf0c      	ite	eq
 804428c:	f8c8 2000 	streq.w	r2, [r8]
 8044290:	605a      	strne	r2, [r3, #4]
 8044292:	e7eb      	b.n	804426c <_malloc_r+0xa8>
 8044294:	4623      	mov	r3, r4
 8044296:	6864      	ldr	r4, [r4, #4]
 8044298:	e7ae      	b.n	80441f8 <_malloc_r+0x34>
 804429a:	463c      	mov	r4, r7
 804429c:	687f      	ldr	r7, [r7, #4]
 804429e:	e7b6      	b.n	804420e <_malloc_r+0x4a>
 80442a0:	461a      	mov	r2, r3
 80442a2:	685b      	ldr	r3, [r3, #4]
 80442a4:	42a3      	cmp	r3, r4
 80442a6:	d1fb      	bne.n	80442a0 <_malloc_r+0xdc>
 80442a8:	2300      	movs	r3, #0
 80442aa:	6053      	str	r3, [r2, #4]
 80442ac:	e7de      	b.n	804426c <_malloc_r+0xa8>
 80442ae:	230c      	movs	r3, #12
 80442b0:	6033      	str	r3, [r6, #0]
 80442b2:	4630      	mov	r0, r6
 80442b4:	f000 f80c 	bl	80442d0 <__malloc_unlock>
 80442b8:	e794      	b.n	80441e4 <_malloc_r+0x20>
 80442ba:	6005      	str	r5, [r0, #0]
 80442bc:	e7d6      	b.n	804426c <_malloc_r+0xa8>
 80442be:	bf00      	nop
 80442c0:	2000035c 	.word	0x2000035c

080442c4 <__malloc_lock>:
 80442c4:	4801      	ldr	r0, [pc, #4]	@ (80442cc <__malloc_lock+0x8>)
 80442c6:	f7ff bf0e 	b.w	80440e6 <__retarget_lock_acquire_recursive>
 80442ca:	bf00      	nop
 80442cc:	20000354 	.word	0x20000354

080442d0 <__malloc_unlock>:
 80442d0:	4801      	ldr	r0, [pc, #4]	@ (80442d8 <__malloc_unlock+0x8>)
 80442d2:	f7ff bf09 	b.w	80440e8 <__retarget_lock_release_recursive>
 80442d6:	bf00      	nop
 80442d8:	20000354 	.word	0x20000354

080442dc <__sfputc_r>:
 80442dc:	6893      	ldr	r3, [r2, #8]
 80442de:	3b01      	subs	r3, #1
 80442e0:	2b00      	cmp	r3, #0
 80442e2:	b410      	push	{r4}
 80442e4:	6093      	str	r3, [r2, #8]
 80442e6:	da08      	bge.n	80442fa <__sfputc_r+0x1e>
 80442e8:	6994      	ldr	r4, [r2, #24]
 80442ea:	42a3      	cmp	r3, r4
 80442ec:	db01      	blt.n	80442f2 <__sfputc_r+0x16>
 80442ee:	290a      	cmp	r1, #10
 80442f0:	d103      	bne.n	80442fa <__sfputc_r+0x1e>
 80442f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80442f6:	f7ff bde8 	b.w	8043eca <__swbuf_r>
 80442fa:	6813      	ldr	r3, [r2, #0]
 80442fc:	1c58      	adds	r0, r3, #1
 80442fe:	6010      	str	r0, [r2, #0]
 8044300:	7019      	strb	r1, [r3, #0]
 8044302:	4608      	mov	r0, r1
 8044304:	f85d 4b04 	ldr.w	r4, [sp], #4
 8044308:	4770      	bx	lr

0804430a <__sfputs_r>:
 804430a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 804430c:	4606      	mov	r6, r0
 804430e:	460f      	mov	r7, r1
 8044310:	4614      	mov	r4, r2
 8044312:	18d5      	adds	r5, r2, r3
 8044314:	42ac      	cmp	r4, r5
 8044316:	d101      	bne.n	804431c <__sfputs_r+0x12>
 8044318:	2000      	movs	r0, #0
 804431a:	e007      	b.n	804432c <__sfputs_r+0x22>
 804431c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8044320:	463a      	mov	r2, r7
 8044322:	4630      	mov	r0, r6
 8044324:	f7ff ffda 	bl	80442dc <__sfputc_r>
 8044328:	1c43      	adds	r3, r0, #1
 804432a:	d1f3      	bne.n	8044314 <__sfputs_r+0xa>
 804432c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08044330 <_vfiprintf_r>:
 8044330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8044334:	460d      	mov	r5, r1
 8044336:	b09d      	sub	sp, #116	@ 0x74
 8044338:	4614      	mov	r4, r2
 804433a:	4698      	mov	r8, r3
 804433c:	4606      	mov	r6, r0
 804433e:	b118      	cbz	r0, 8044348 <_vfiprintf_r+0x18>
 8044340:	6a03      	ldr	r3, [r0, #32]
 8044342:	b90b      	cbnz	r3, 8044348 <_vfiprintf_r+0x18>
 8044344:	f7ff fcd8 	bl	8043cf8 <__sinit>
 8044348:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 804434a:	07d9      	lsls	r1, r3, #31
 804434c:	d405      	bmi.n	804435a <_vfiprintf_r+0x2a>
 804434e:	89ab      	ldrh	r3, [r5, #12]
 8044350:	059a      	lsls	r2, r3, #22
 8044352:	d402      	bmi.n	804435a <_vfiprintf_r+0x2a>
 8044354:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8044356:	f7ff fec6 	bl	80440e6 <__retarget_lock_acquire_recursive>
 804435a:	89ab      	ldrh	r3, [r5, #12]
 804435c:	071b      	lsls	r3, r3, #28
 804435e:	d501      	bpl.n	8044364 <_vfiprintf_r+0x34>
 8044360:	692b      	ldr	r3, [r5, #16]
 8044362:	b99b      	cbnz	r3, 804438c <_vfiprintf_r+0x5c>
 8044364:	4629      	mov	r1, r5
 8044366:	4630      	mov	r0, r6
 8044368:	f7ff fdee 	bl	8043f48 <__swsetup_r>
 804436c:	b170      	cbz	r0, 804438c <_vfiprintf_r+0x5c>
 804436e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8044370:	07dc      	lsls	r4, r3, #31
 8044372:	d504      	bpl.n	804437e <_vfiprintf_r+0x4e>
 8044374:	f04f 30ff 	mov.w	r0, #4294967295
 8044378:	b01d      	add	sp, #116	@ 0x74
 804437a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 804437e:	89ab      	ldrh	r3, [r5, #12]
 8044380:	0598      	lsls	r0, r3, #22
 8044382:	d4f7      	bmi.n	8044374 <_vfiprintf_r+0x44>
 8044384:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8044386:	f7ff feaf 	bl	80440e8 <__retarget_lock_release_recursive>
 804438a:	e7f3      	b.n	8044374 <_vfiprintf_r+0x44>
 804438c:	2300      	movs	r3, #0
 804438e:	9309      	str	r3, [sp, #36]	@ 0x24
 8044390:	2320      	movs	r3, #32
 8044392:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8044396:	f8cd 800c 	str.w	r8, [sp, #12]
 804439a:	2330      	movs	r3, #48	@ 0x30
 804439c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 804454c <_vfiprintf_r+0x21c>
 80443a0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80443a4:	f04f 0901 	mov.w	r9, #1
 80443a8:	4623      	mov	r3, r4
 80443aa:	469a      	mov	sl, r3
 80443ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 80443b0:	b10a      	cbz	r2, 80443b6 <_vfiprintf_r+0x86>
 80443b2:	2a25      	cmp	r2, #37	@ 0x25
 80443b4:	d1f9      	bne.n	80443aa <_vfiprintf_r+0x7a>
 80443b6:	ebba 0b04 	subs.w	fp, sl, r4
 80443ba:	d00b      	beq.n	80443d4 <_vfiprintf_r+0xa4>
 80443bc:	465b      	mov	r3, fp
 80443be:	4622      	mov	r2, r4
 80443c0:	4629      	mov	r1, r5
 80443c2:	4630      	mov	r0, r6
 80443c4:	f7ff ffa1 	bl	804430a <__sfputs_r>
 80443c8:	3001      	adds	r0, #1
 80443ca:	f000 80a7 	beq.w	804451c <_vfiprintf_r+0x1ec>
 80443ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80443d0:	445a      	add	r2, fp
 80443d2:	9209      	str	r2, [sp, #36]	@ 0x24
 80443d4:	f89a 3000 	ldrb.w	r3, [sl]
 80443d8:	2b00      	cmp	r3, #0
 80443da:	f000 809f 	beq.w	804451c <_vfiprintf_r+0x1ec>
 80443de:	2300      	movs	r3, #0
 80443e0:	f04f 32ff 	mov.w	r2, #4294967295
 80443e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80443e8:	f10a 0a01 	add.w	sl, sl, #1
 80443ec:	9304      	str	r3, [sp, #16]
 80443ee:	9307      	str	r3, [sp, #28]
 80443f0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80443f4:	931a      	str	r3, [sp, #104]	@ 0x68
 80443f6:	4654      	mov	r4, sl
 80443f8:	2205      	movs	r2, #5
 80443fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80443fe:	4853      	ldr	r0, [pc, #332]	@ (804454c <_vfiprintf_r+0x21c>)
 8044400:	f7fb ff06 	bl	8040210 <memchr>
 8044404:	9a04      	ldr	r2, [sp, #16]
 8044406:	b9d8      	cbnz	r0, 8044440 <_vfiprintf_r+0x110>
 8044408:	06d1      	lsls	r1, r2, #27
 804440a:	bf44      	itt	mi
 804440c:	2320      	movmi	r3, #32
 804440e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8044412:	0713      	lsls	r3, r2, #28
 8044414:	bf44      	itt	mi
 8044416:	232b      	movmi	r3, #43	@ 0x2b
 8044418:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 804441c:	f89a 3000 	ldrb.w	r3, [sl]
 8044420:	2b2a      	cmp	r3, #42	@ 0x2a
 8044422:	d015      	beq.n	8044450 <_vfiprintf_r+0x120>
 8044424:	9a07      	ldr	r2, [sp, #28]
 8044426:	4654      	mov	r4, sl
 8044428:	2000      	movs	r0, #0
 804442a:	f04f 0c0a 	mov.w	ip, #10
 804442e:	4621      	mov	r1, r4
 8044430:	f811 3b01 	ldrb.w	r3, [r1], #1
 8044434:	3b30      	subs	r3, #48	@ 0x30
 8044436:	2b09      	cmp	r3, #9
 8044438:	d94b      	bls.n	80444d2 <_vfiprintf_r+0x1a2>
 804443a:	b1b0      	cbz	r0, 804446a <_vfiprintf_r+0x13a>
 804443c:	9207      	str	r2, [sp, #28]
 804443e:	e014      	b.n	804446a <_vfiprintf_r+0x13a>
 8044440:	eba0 0308 	sub.w	r3, r0, r8
 8044444:	fa09 f303 	lsl.w	r3, r9, r3
 8044448:	4313      	orrs	r3, r2
 804444a:	9304      	str	r3, [sp, #16]
 804444c:	46a2      	mov	sl, r4
 804444e:	e7d2      	b.n	80443f6 <_vfiprintf_r+0xc6>
 8044450:	9b03      	ldr	r3, [sp, #12]
 8044452:	1d19      	adds	r1, r3, #4
 8044454:	681b      	ldr	r3, [r3, #0]
 8044456:	9103      	str	r1, [sp, #12]
 8044458:	2b00      	cmp	r3, #0
 804445a:	bfbb      	ittet	lt
 804445c:	425b      	neglt	r3, r3
 804445e:	f042 0202 	orrlt.w	r2, r2, #2
 8044462:	9307      	strge	r3, [sp, #28]
 8044464:	9307      	strlt	r3, [sp, #28]
 8044466:	bfb8      	it	lt
 8044468:	9204      	strlt	r2, [sp, #16]
 804446a:	7823      	ldrb	r3, [r4, #0]
 804446c:	2b2e      	cmp	r3, #46	@ 0x2e
 804446e:	d10a      	bne.n	8044486 <_vfiprintf_r+0x156>
 8044470:	7863      	ldrb	r3, [r4, #1]
 8044472:	2b2a      	cmp	r3, #42	@ 0x2a
 8044474:	d132      	bne.n	80444dc <_vfiprintf_r+0x1ac>
 8044476:	9b03      	ldr	r3, [sp, #12]
 8044478:	1d1a      	adds	r2, r3, #4
 804447a:	681b      	ldr	r3, [r3, #0]
 804447c:	9203      	str	r2, [sp, #12]
 804447e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8044482:	3402      	adds	r4, #2
 8044484:	9305      	str	r3, [sp, #20]
 8044486:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 804455c <_vfiprintf_r+0x22c>
 804448a:	7821      	ldrb	r1, [r4, #0]
 804448c:	2203      	movs	r2, #3
 804448e:	4650      	mov	r0, sl
 8044490:	f7fb febe 	bl	8040210 <memchr>
 8044494:	b138      	cbz	r0, 80444a6 <_vfiprintf_r+0x176>
 8044496:	9b04      	ldr	r3, [sp, #16]
 8044498:	eba0 000a 	sub.w	r0, r0, sl
 804449c:	2240      	movs	r2, #64	@ 0x40
 804449e:	4082      	lsls	r2, r0
 80444a0:	4313      	orrs	r3, r2
 80444a2:	3401      	adds	r4, #1
 80444a4:	9304      	str	r3, [sp, #16]
 80444a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80444aa:	4829      	ldr	r0, [pc, #164]	@ (8044550 <_vfiprintf_r+0x220>)
 80444ac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80444b0:	2206      	movs	r2, #6
 80444b2:	f7fb fead 	bl	8040210 <memchr>
 80444b6:	2800      	cmp	r0, #0
 80444b8:	d03f      	beq.n	804453a <_vfiprintf_r+0x20a>
 80444ba:	4b26      	ldr	r3, [pc, #152]	@ (8044554 <_vfiprintf_r+0x224>)
 80444bc:	bb1b      	cbnz	r3, 8044506 <_vfiprintf_r+0x1d6>
 80444be:	9b03      	ldr	r3, [sp, #12]
 80444c0:	3307      	adds	r3, #7
 80444c2:	f023 0307 	bic.w	r3, r3, #7
 80444c6:	3308      	adds	r3, #8
 80444c8:	9303      	str	r3, [sp, #12]
 80444ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80444cc:	443b      	add	r3, r7
 80444ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80444d0:	e76a      	b.n	80443a8 <_vfiprintf_r+0x78>
 80444d2:	fb0c 3202 	mla	r2, ip, r2, r3
 80444d6:	460c      	mov	r4, r1
 80444d8:	2001      	movs	r0, #1
 80444da:	e7a8      	b.n	804442e <_vfiprintf_r+0xfe>
 80444dc:	2300      	movs	r3, #0
 80444de:	3401      	adds	r4, #1
 80444e0:	9305      	str	r3, [sp, #20]
 80444e2:	4619      	mov	r1, r3
 80444e4:	f04f 0c0a 	mov.w	ip, #10
 80444e8:	4620      	mov	r0, r4
 80444ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 80444ee:	3a30      	subs	r2, #48	@ 0x30
 80444f0:	2a09      	cmp	r2, #9
 80444f2:	d903      	bls.n	80444fc <_vfiprintf_r+0x1cc>
 80444f4:	2b00      	cmp	r3, #0
 80444f6:	d0c6      	beq.n	8044486 <_vfiprintf_r+0x156>
 80444f8:	9105      	str	r1, [sp, #20]
 80444fa:	e7c4      	b.n	8044486 <_vfiprintf_r+0x156>
 80444fc:	fb0c 2101 	mla	r1, ip, r1, r2
 8044500:	4604      	mov	r4, r0
 8044502:	2301      	movs	r3, #1
 8044504:	e7f0      	b.n	80444e8 <_vfiprintf_r+0x1b8>
 8044506:	ab03      	add	r3, sp, #12
 8044508:	9300      	str	r3, [sp, #0]
 804450a:	462a      	mov	r2, r5
 804450c:	4b12      	ldr	r3, [pc, #72]	@ (8044558 <_vfiprintf_r+0x228>)
 804450e:	a904      	add	r1, sp, #16
 8044510:	4630      	mov	r0, r6
 8044512:	f3af 8000 	nop.w
 8044516:	4607      	mov	r7, r0
 8044518:	1c78      	adds	r0, r7, #1
 804451a:	d1d6      	bne.n	80444ca <_vfiprintf_r+0x19a>
 804451c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 804451e:	07d9      	lsls	r1, r3, #31
 8044520:	d405      	bmi.n	804452e <_vfiprintf_r+0x1fe>
 8044522:	89ab      	ldrh	r3, [r5, #12]
 8044524:	059a      	lsls	r2, r3, #22
 8044526:	d402      	bmi.n	804452e <_vfiprintf_r+0x1fe>
 8044528:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 804452a:	f7ff fddd 	bl	80440e8 <__retarget_lock_release_recursive>
 804452e:	89ab      	ldrh	r3, [r5, #12]
 8044530:	065b      	lsls	r3, r3, #25
 8044532:	f53f af1f 	bmi.w	8044374 <_vfiprintf_r+0x44>
 8044536:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8044538:	e71e      	b.n	8044378 <_vfiprintf_r+0x48>
 804453a:	ab03      	add	r3, sp, #12
 804453c:	9300      	str	r3, [sp, #0]
 804453e:	462a      	mov	r2, r5
 8044540:	4b05      	ldr	r3, [pc, #20]	@ (8044558 <_vfiprintf_r+0x228>)
 8044542:	a904      	add	r1, sp, #16
 8044544:	4630      	mov	r0, r6
 8044546:	f000 f879 	bl	804463c <_printf_i>
 804454a:	e7e4      	b.n	8044516 <_vfiprintf_r+0x1e6>
 804454c:	08044f44 	.word	0x08044f44
 8044550:	08044f4e 	.word	0x08044f4e
 8044554:	00000000 	.word	0x00000000
 8044558:	0804430b 	.word	0x0804430b
 804455c:	08044f4a 	.word	0x08044f4a

08044560 <_printf_common>:
 8044560:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8044564:	4616      	mov	r6, r2
 8044566:	4698      	mov	r8, r3
 8044568:	688a      	ldr	r2, [r1, #8]
 804456a:	690b      	ldr	r3, [r1, #16]
 804456c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8044570:	4293      	cmp	r3, r2
 8044572:	bfb8      	it	lt
 8044574:	4613      	movlt	r3, r2
 8044576:	6033      	str	r3, [r6, #0]
 8044578:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 804457c:	4607      	mov	r7, r0
 804457e:	460c      	mov	r4, r1
 8044580:	b10a      	cbz	r2, 8044586 <_printf_common+0x26>
 8044582:	3301      	adds	r3, #1
 8044584:	6033      	str	r3, [r6, #0]
 8044586:	6823      	ldr	r3, [r4, #0]
 8044588:	0699      	lsls	r1, r3, #26
 804458a:	bf42      	ittt	mi
 804458c:	6833      	ldrmi	r3, [r6, #0]
 804458e:	3302      	addmi	r3, #2
 8044590:	6033      	strmi	r3, [r6, #0]
 8044592:	6825      	ldr	r5, [r4, #0]
 8044594:	f015 0506 	ands.w	r5, r5, #6
 8044598:	d106      	bne.n	80445a8 <_printf_common+0x48>
 804459a:	f104 0a19 	add.w	sl, r4, #25
 804459e:	68e3      	ldr	r3, [r4, #12]
 80445a0:	6832      	ldr	r2, [r6, #0]
 80445a2:	1a9b      	subs	r3, r3, r2
 80445a4:	42ab      	cmp	r3, r5
 80445a6:	dc26      	bgt.n	80445f6 <_printf_common+0x96>
 80445a8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80445ac:	6822      	ldr	r2, [r4, #0]
 80445ae:	3b00      	subs	r3, #0
 80445b0:	bf18      	it	ne
 80445b2:	2301      	movne	r3, #1
 80445b4:	0692      	lsls	r2, r2, #26
 80445b6:	d42b      	bmi.n	8044610 <_printf_common+0xb0>
 80445b8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80445bc:	4641      	mov	r1, r8
 80445be:	4638      	mov	r0, r7
 80445c0:	47c8      	blx	r9
 80445c2:	3001      	adds	r0, #1
 80445c4:	d01e      	beq.n	8044604 <_printf_common+0xa4>
 80445c6:	6823      	ldr	r3, [r4, #0]
 80445c8:	6922      	ldr	r2, [r4, #16]
 80445ca:	f003 0306 	and.w	r3, r3, #6
 80445ce:	2b04      	cmp	r3, #4
 80445d0:	bf02      	ittt	eq
 80445d2:	68e5      	ldreq	r5, [r4, #12]
 80445d4:	6833      	ldreq	r3, [r6, #0]
 80445d6:	1aed      	subeq	r5, r5, r3
 80445d8:	68a3      	ldr	r3, [r4, #8]
 80445da:	bf0c      	ite	eq
 80445dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80445e0:	2500      	movne	r5, #0
 80445e2:	4293      	cmp	r3, r2
 80445e4:	bfc4      	itt	gt
 80445e6:	1a9b      	subgt	r3, r3, r2
 80445e8:	18ed      	addgt	r5, r5, r3
 80445ea:	2600      	movs	r6, #0
 80445ec:	341a      	adds	r4, #26
 80445ee:	42b5      	cmp	r5, r6
 80445f0:	d11a      	bne.n	8044628 <_printf_common+0xc8>
 80445f2:	2000      	movs	r0, #0
 80445f4:	e008      	b.n	8044608 <_printf_common+0xa8>
 80445f6:	2301      	movs	r3, #1
 80445f8:	4652      	mov	r2, sl
 80445fa:	4641      	mov	r1, r8
 80445fc:	4638      	mov	r0, r7
 80445fe:	47c8      	blx	r9
 8044600:	3001      	adds	r0, #1
 8044602:	d103      	bne.n	804460c <_printf_common+0xac>
 8044604:	f04f 30ff 	mov.w	r0, #4294967295
 8044608:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 804460c:	3501      	adds	r5, #1
 804460e:	e7c6      	b.n	804459e <_printf_common+0x3e>
 8044610:	18e1      	adds	r1, r4, r3
 8044612:	1c5a      	adds	r2, r3, #1
 8044614:	2030      	movs	r0, #48	@ 0x30
 8044616:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 804461a:	4422      	add	r2, r4
 804461c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8044620:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8044624:	3302      	adds	r3, #2
 8044626:	e7c7      	b.n	80445b8 <_printf_common+0x58>
 8044628:	2301      	movs	r3, #1
 804462a:	4622      	mov	r2, r4
 804462c:	4641      	mov	r1, r8
 804462e:	4638      	mov	r0, r7
 8044630:	47c8      	blx	r9
 8044632:	3001      	adds	r0, #1
 8044634:	d0e6      	beq.n	8044604 <_printf_common+0xa4>
 8044636:	3601      	adds	r6, #1
 8044638:	e7d9      	b.n	80445ee <_printf_common+0x8e>
	...

0804463c <_printf_i>:
 804463c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8044640:	7e0f      	ldrb	r7, [r1, #24]
 8044642:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8044644:	2f78      	cmp	r7, #120	@ 0x78
 8044646:	4691      	mov	r9, r2
 8044648:	4680      	mov	r8, r0
 804464a:	460c      	mov	r4, r1
 804464c:	469a      	mov	sl, r3
 804464e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8044652:	d807      	bhi.n	8044664 <_printf_i+0x28>
 8044654:	2f62      	cmp	r7, #98	@ 0x62
 8044656:	d80a      	bhi.n	804466e <_printf_i+0x32>
 8044658:	2f00      	cmp	r7, #0
 804465a:	f000 80d2 	beq.w	8044802 <_printf_i+0x1c6>
 804465e:	2f58      	cmp	r7, #88	@ 0x58
 8044660:	f000 80b9 	beq.w	80447d6 <_printf_i+0x19a>
 8044664:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8044668:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 804466c:	e03a      	b.n	80446e4 <_printf_i+0xa8>
 804466e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8044672:	2b15      	cmp	r3, #21
 8044674:	d8f6      	bhi.n	8044664 <_printf_i+0x28>
 8044676:	a101      	add	r1, pc, #4	@ (adr r1, 804467c <_printf_i+0x40>)
 8044678:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 804467c:	080446d5 	.word	0x080446d5
 8044680:	080446e9 	.word	0x080446e9
 8044684:	08044665 	.word	0x08044665
 8044688:	08044665 	.word	0x08044665
 804468c:	08044665 	.word	0x08044665
 8044690:	08044665 	.word	0x08044665
 8044694:	080446e9 	.word	0x080446e9
 8044698:	08044665 	.word	0x08044665
 804469c:	08044665 	.word	0x08044665
 80446a0:	08044665 	.word	0x08044665
 80446a4:	08044665 	.word	0x08044665
 80446a8:	080447e9 	.word	0x080447e9
 80446ac:	08044713 	.word	0x08044713
 80446b0:	080447a3 	.word	0x080447a3
 80446b4:	08044665 	.word	0x08044665
 80446b8:	08044665 	.word	0x08044665
 80446bc:	0804480b 	.word	0x0804480b
 80446c0:	08044665 	.word	0x08044665
 80446c4:	08044713 	.word	0x08044713
 80446c8:	08044665 	.word	0x08044665
 80446cc:	08044665 	.word	0x08044665
 80446d0:	080447ab 	.word	0x080447ab
 80446d4:	6833      	ldr	r3, [r6, #0]
 80446d6:	1d1a      	adds	r2, r3, #4
 80446d8:	681b      	ldr	r3, [r3, #0]
 80446da:	6032      	str	r2, [r6, #0]
 80446dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80446e0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80446e4:	2301      	movs	r3, #1
 80446e6:	e09d      	b.n	8044824 <_printf_i+0x1e8>
 80446e8:	6833      	ldr	r3, [r6, #0]
 80446ea:	6820      	ldr	r0, [r4, #0]
 80446ec:	1d19      	adds	r1, r3, #4
 80446ee:	6031      	str	r1, [r6, #0]
 80446f0:	0606      	lsls	r6, r0, #24
 80446f2:	d501      	bpl.n	80446f8 <_printf_i+0xbc>
 80446f4:	681d      	ldr	r5, [r3, #0]
 80446f6:	e003      	b.n	8044700 <_printf_i+0xc4>
 80446f8:	0645      	lsls	r5, r0, #25
 80446fa:	d5fb      	bpl.n	80446f4 <_printf_i+0xb8>
 80446fc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8044700:	2d00      	cmp	r5, #0
 8044702:	da03      	bge.n	804470c <_printf_i+0xd0>
 8044704:	232d      	movs	r3, #45	@ 0x2d
 8044706:	426d      	negs	r5, r5
 8044708:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 804470c:	4859      	ldr	r0, [pc, #356]	@ (8044874 <_printf_i+0x238>)
 804470e:	230a      	movs	r3, #10
 8044710:	e011      	b.n	8044736 <_printf_i+0xfa>
 8044712:	6821      	ldr	r1, [r4, #0]
 8044714:	6833      	ldr	r3, [r6, #0]
 8044716:	0608      	lsls	r0, r1, #24
 8044718:	f853 5b04 	ldr.w	r5, [r3], #4
 804471c:	d402      	bmi.n	8044724 <_printf_i+0xe8>
 804471e:	0649      	lsls	r1, r1, #25
 8044720:	bf48      	it	mi
 8044722:	b2ad      	uxthmi	r5, r5
 8044724:	2f6f      	cmp	r7, #111	@ 0x6f
 8044726:	4853      	ldr	r0, [pc, #332]	@ (8044874 <_printf_i+0x238>)
 8044728:	6033      	str	r3, [r6, #0]
 804472a:	bf14      	ite	ne
 804472c:	230a      	movne	r3, #10
 804472e:	2308      	moveq	r3, #8
 8044730:	2100      	movs	r1, #0
 8044732:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8044736:	6866      	ldr	r6, [r4, #4]
 8044738:	60a6      	str	r6, [r4, #8]
 804473a:	2e00      	cmp	r6, #0
 804473c:	bfa2      	ittt	ge
 804473e:	6821      	ldrge	r1, [r4, #0]
 8044740:	f021 0104 	bicge.w	r1, r1, #4
 8044744:	6021      	strge	r1, [r4, #0]
 8044746:	b90d      	cbnz	r5, 804474c <_printf_i+0x110>
 8044748:	2e00      	cmp	r6, #0
 804474a:	d04b      	beq.n	80447e4 <_printf_i+0x1a8>
 804474c:	4616      	mov	r6, r2
 804474e:	fbb5 f1f3 	udiv	r1, r5, r3
 8044752:	fb03 5711 	mls	r7, r3, r1, r5
 8044756:	5dc7      	ldrb	r7, [r0, r7]
 8044758:	f806 7d01 	strb.w	r7, [r6, #-1]!
 804475c:	462f      	mov	r7, r5
 804475e:	42bb      	cmp	r3, r7
 8044760:	460d      	mov	r5, r1
 8044762:	d9f4      	bls.n	804474e <_printf_i+0x112>
 8044764:	2b08      	cmp	r3, #8
 8044766:	d10b      	bne.n	8044780 <_printf_i+0x144>
 8044768:	6823      	ldr	r3, [r4, #0]
 804476a:	07df      	lsls	r7, r3, #31
 804476c:	d508      	bpl.n	8044780 <_printf_i+0x144>
 804476e:	6923      	ldr	r3, [r4, #16]
 8044770:	6861      	ldr	r1, [r4, #4]
 8044772:	4299      	cmp	r1, r3
 8044774:	bfde      	ittt	le
 8044776:	2330      	movle	r3, #48	@ 0x30
 8044778:	f806 3c01 	strble.w	r3, [r6, #-1]
 804477c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8044780:	1b92      	subs	r2, r2, r6
 8044782:	6122      	str	r2, [r4, #16]
 8044784:	f8cd a000 	str.w	sl, [sp]
 8044788:	464b      	mov	r3, r9
 804478a:	aa03      	add	r2, sp, #12
 804478c:	4621      	mov	r1, r4
 804478e:	4640      	mov	r0, r8
 8044790:	f7ff fee6 	bl	8044560 <_printf_common>
 8044794:	3001      	adds	r0, #1
 8044796:	d14a      	bne.n	804482e <_printf_i+0x1f2>
 8044798:	f04f 30ff 	mov.w	r0, #4294967295
 804479c:	b004      	add	sp, #16
 804479e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80447a2:	6823      	ldr	r3, [r4, #0]
 80447a4:	f043 0320 	orr.w	r3, r3, #32
 80447a8:	6023      	str	r3, [r4, #0]
 80447aa:	4833      	ldr	r0, [pc, #204]	@ (8044878 <_printf_i+0x23c>)
 80447ac:	2778      	movs	r7, #120	@ 0x78
 80447ae:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80447b2:	6823      	ldr	r3, [r4, #0]
 80447b4:	6831      	ldr	r1, [r6, #0]
 80447b6:	061f      	lsls	r7, r3, #24
 80447b8:	f851 5b04 	ldr.w	r5, [r1], #4
 80447bc:	d402      	bmi.n	80447c4 <_printf_i+0x188>
 80447be:	065f      	lsls	r7, r3, #25
 80447c0:	bf48      	it	mi
 80447c2:	b2ad      	uxthmi	r5, r5
 80447c4:	6031      	str	r1, [r6, #0]
 80447c6:	07d9      	lsls	r1, r3, #31
 80447c8:	bf44      	itt	mi
 80447ca:	f043 0320 	orrmi.w	r3, r3, #32
 80447ce:	6023      	strmi	r3, [r4, #0]
 80447d0:	b11d      	cbz	r5, 80447da <_printf_i+0x19e>
 80447d2:	2310      	movs	r3, #16
 80447d4:	e7ac      	b.n	8044730 <_printf_i+0xf4>
 80447d6:	4827      	ldr	r0, [pc, #156]	@ (8044874 <_printf_i+0x238>)
 80447d8:	e7e9      	b.n	80447ae <_printf_i+0x172>
 80447da:	6823      	ldr	r3, [r4, #0]
 80447dc:	f023 0320 	bic.w	r3, r3, #32
 80447e0:	6023      	str	r3, [r4, #0]
 80447e2:	e7f6      	b.n	80447d2 <_printf_i+0x196>
 80447e4:	4616      	mov	r6, r2
 80447e6:	e7bd      	b.n	8044764 <_printf_i+0x128>
 80447e8:	6833      	ldr	r3, [r6, #0]
 80447ea:	6825      	ldr	r5, [r4, #0]
 80447ec:	6961      	ldr	r1, [r4, #20]
 80447ee:	1d18      	adds	r0, r3, #4
 80447f0:	6030      	str	r0, [r6, #0]
 80447f2:	062e      	lsls	r6, r5, #24
 80447f4:	681b      	ldr	r3, [r3, #0]
 80447f6:	d501      	bpl.n	80447fc <_printf_i+0x1c0>
 80447f8:	6019      	str	r1, [r3, #0]
 80447fa:	e002      	b.n	8044802 <_printf_i+0x1c6>
 80447fc:	0668      	lsls	r0, r5, #25
 80447fe:	d5fb      	bpl.n	80447f8 <_printf_i+0x1bc>
 8044800:	8019      	strh	r1, [r3, #0]
 8044802:	2300      	movs	r3, #0
 8044804:	6123      	str	r3, [r4, #16]
 8044806:	4616      	mov	r6, r2
 8044808:	e7bc      	b.n	8044784 <_printf_i+0x148>
 804480a:	6833      	ldr	r3, [r6, #0]
 804480c:	1d1a      	adds	r2, r3, #4
 804480e:	6032      	str	r2, [r6, #0]
 8044810:	681e      	ldr	r6, [r3, #0]
 8044812:	6862      	ldr	r2, [r4, #4]
 8044814:	2100      	movs	r1, #0
 8044816:	4630      	mov	r0, r6
 8044818:	f7fb fcfa 	bl	8040210 <memchr>
 804481c:	b108      	cbz	r0, 8044822 <_printf_i+0x1e6>
 804481e:	1b80      	subs	r0, r0, r6
 8044820:	6060      	str	r0, [r4, #4]
 8044822:	6863      	ldr	r3, [r4, #4]
 8044824:	6123      	str	r3, [r4, #16]
 8044826:	2300      	movs	r3, #0
 8044828:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 804482c:	e7aa      	b.n	8044784 <_printf_i+0x148>
 804482e:	6923      	ldr	r3, [r4, #16]
 8044830:	4632      	mov	r2, r6
 8044832:	4649      	mov	r1, r9
 8044834:	4640      	mov	r0, r8
 8044836:	47d0      	blx	sl
 8044838:	3001      	adds	r0, #1
 804483a:	d0ad      	beq.n	8044798 <_printf_i+0x15c>
 804483c:	6823      	ldr	r3, [r4, #0]
 804483e:	079b      	lsls	r3, r3, #30
 8044840:	d413      	bmi.n	804486a <_printf_i+0x22e>
 8044842:	68e0      	ldr	r0, [r4, #12]
 8044844:	9b03      	ldr	r3, [sp, #12]
 8044846:	4298      	cmp	r0, r3
 8044848:	bfb8      	it	lt
 804484a:	4618      	movlt	r0, r3
 804484c:	e7a6      	b.n	804479c <_printf_i+0x160>
 804484e:	2301      	movs	r3, #1
 8044850:	4632      	mov	r2, r6
 8044852:	4649      	mov	r1, r9
 8044854:	4640      	mov	r0, r8
 8044856:	47d0      	blx	sl
 8044858:	3001      	adds	r0, #1
 804485a:	d09d      	beq.n	8044798 <_printf_i+0x15c>
 804485c:	3501      	adds	r5, #1
 804485e:	68e3      	ldr	r3, [r4, #12]
 8044860:	9903      	ldr	r1, [sp, #12]
 8044862:	1a5b      	subs	r3, r3, r1
 8044864:	42ab      	cmp	r3, r5
 8044866:	dcf2      	bgt.n	804484e <_printf_i+0x212>
 8044868:	e7eb      	b.n	8044842 <_printf_i+0x206>
 804486a:	2500      	movs	r5, #0
 804486c:	f104 0619 	add.w	r6, r4, #25
 8044870:	e7f5      	b.n	804485e <_printf_i+0x222>
 8044872:	bf00      	nop
 8044874:	08044f55 	.word	0x08044f55
 8044878:	08044f66 	.word	0x08044f66

0804487c <__sflush_r>:
 804487c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8044880:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8044884:	0716      	lsls	r6, r2, #28
 8044886:	4605      	mov	r5, r0
 8044888:	460c      	mov	r4, r1
 804488a:	d454      	bmi.n	8044936 <__sflush_r+0xba>
 804488c:	684b      	ldr	r3, [r1, #4]
 804488e:	2b00      	cmp	r3, #0
 8044890:	dc02      	bgt.n	8044898 <__sflush_r+0x1c>
 8044892:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8044894:	2b00      	cmp	r3, #0
 8044896:	dd48      	ble.n	804492a <__sflush_r+0xae>
 8044898:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 804489a:	2e00      	cmp	r6, #0
 804489c:	d045      	beq.n	804492a <__sflush_r+0xae>
 804489e:	2300      	movs	r3, #0
 80448a0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80448a4:	682f      	ldr	r7, [r5, #0]
 80448a6:	6a21      	ldr	r1, [r4, #32]
 80448a8:	602b      	str	r3, [r5, #0]
 80448aa:	d030      	beq.n	804490e <__sflush_r+0x92>
 80448ac:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80448ae:	89a3      	ldrh	r3, [r4, #12]
 80448b0:	0759      	lsls	r1, r3, #29
 80448b2:	d505      	bpl.n	80448c0 <__sflush_r+0x44>
 80448b4:	6863      	ldr	r3, [r4, #4]
 80448b6:	1ad2      	subs	r2, r2, r3
 80448b8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80448ba:	b10b      	cbz	r3, 80448c0 <__sflush_r+0x44>
 80448bc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80448be:	1ad2      	subs	r2, r2, r3
 80448c0:	2300      	movs	r3, #0
 80448c2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80448c4:	6a21      	ldr	r1, [r4, #32]
 80448c6:	4628      	mov	r0, r5
 80448c8:	47b0      	blx	r6
 80448ca:	1c43      	adds	r3, r0, #1
 80448cc:	89a3      	ldrh	r3, [r4, #12]
 80448ce:	d106      	bne.n	80448de <__sflush_r+0x62>
 80448d0:	6829      	ldr	r1, [r5, #0]
 80448d2:	291d      	cmp	r1, #29
 80448d4:	d82b      	bhi.n	804492e <__sflush_r+0xb2>
 80448d6:	4a2a      	ldr	r2, [pc, #168]	@ (8044980 <__sflush_r+0x104>)
 80448d8:	410a      	asrs	r2, r1
 80448da:	07d6      	lsls	r6, r2, #31
 80448dc:	d427      	bmi.n	804492e <__sflush_r+0xb2>
 80448de:	2200      	movs	r2, #0
 80448e0:	6062      	str	r2, [r4, #4]
 80448e2:	04d9      	lsls	r1, r3, #19
 80448e4:	6922      	ldr	r2, [r4, #16]
 80448e6:	6022      	str	r2, [r4, #0]
 80448e8:	d504      	bpl.n	80448f4 <__sflush_r+0x78>
 80448ea:	1c42      	adds	r2, r0, #1
 80448ec:	d101      	bne.n	80448f2 <__sflush_r+0x76>
 80448ee:	682b      	ldr	r3, [r5, #0]
 80448f0:	b903      	cbnz	r3, 80448f4 <__sflush_r+0x78>
 80448f2:	6560      	str	r0, [r4, #84]	@ 0x54
 80448f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80448f6:	602f      	str	r7, [r5, #0]
 80448f8:	b1b9      	cbz	r1, 804492a <__sflush_r+0xae>
 80448fa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80448fe:	4299      	cmp	r1, r3
 8044900:	d002      	beq.n	8044908 <__sflush_r+0x8c>
 8044902:	4628      	mov	r0, r5
 8044904:	f7ff fbf2 	bl	80440ec <_free_r>
 8044908:	2300      	movs	r3, #0
 804490a:	6363      	str	r3, [r4, #52]	@ 0x34
 804490c:	e00d      	b.n	804492a <__sflush_r+0xae>
 804490e:	2301      	movs	r3, #1
 8044910:	4628      	mov	r0, r5
 8044912:	47b0      	blx	r6
 8044914:	4602      	mov	r2, r0
 8044916:	1c50      	adds	r0, r2, #1
 8044918:	d1c9      	bne.n	80448ae <__sflush_r+0x32>
 804491a:	682b      	ldr	r3, [r5, #0]
 804491c:	2b00      	cmp	r3, #0
 804491e:	d0c6      	beq.n	80448ae <__sflush_r+0x32>
 8044920:	2b1d      	cmp	r3, #29
 8044922:	d001      	beq.n	8044928 <__sflush_r+0xac>
 8044924:	2b16      	cmp	r3, #22
 8044926:	d11e      	bne.n	8044966 <__sflush_r+0xea>
 8044928:	602f      	str	r7, [r5, #0]
 804492a:	2000      	movs	r0, #0
 804492c:	e022      	b.n	8044974 <__sflush_r+0xf8>
 804492e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8044932:	b21b      	sxth	r3, r3
 8044934:	e01b      	b.n	804496e <__sflush_r+0xf2>
 8044936:	690f      	ldr	r7, [r1, #16]
 8044938:	2f00      	cmp	r7, #0
 804493a:	d0f6      	beq.n	804492a <__sflush_r+0xae>
 804493c:	0793      	lsls	r3, r2, #30
 804493e:	680e      	ldr	r6, [r1, #0]
 8044940:	bf08      	it	eq
 8044942:	694b      	ldreq	r3, [r1, #20]
 8044944:	600f      	str	r7, [r1, #0]
 8044946:	bf18      	it	ne
 8044948:	2300      	movne	r3, #0
 804494a:	eba6 0807 	sub.w	r8, r6, r7
 804494e:	608b      	str	r3, [r1, #8]
 8044950:	f1b8 0f00 	cmp.w	r8, #0
 8044954:	dde9      	ble.n	804492a <__sflush_r+0xae>
 8044956:	6a21      	ldr	r1, [r4, #32]
 8044958:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 804495a:	4643      	mov	r3, r8
 804495c:	463a      	mov	r2, r7
 804495e:	4628      	mov	r0, r5
 8044960:	47b0      	blx	r6
 8044962:	2800      	cmp	r0, #0
 8044964:	dc08      	bgt.n	8044978 <__sflush_r+0xfc>
 8044966:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 804496a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 804496e:	81a3      	strh	r3, [r4, #12]
 8044970:	f04f 30ff 	mov.w	r0, #4294967295
 8044974:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8044978:	4407      	add	r7, r0
 804497a:	eba8 0800 	sub.w	r8, r8, r0
 804497e:	e7e7      	b.n	8044950 <__sflush_r+0xd4>
 8044980:	dfbffffe 	.word	0xdfbffffe

08044984 <_fflush_r>:
 8044984:	b538      	push	{r3, r4, r5, lr}
 8044986:	690b      	ldr	r3, [r1, #16]
 8044988:	4605      	mov	r5, r0
 804498a:	460c      	mov	r4, r1
 804498c:	b913      	cbnz	r3, 8044994 <_fflush_r+0x10>
 804498e:	2500      	movs	r5, #0
 8044990:	4628      	mov	r0, r5
 8044992:	bd38      	pop	{r3, r4, r5, pc}
 8044994:	b118      	cbz	r0, 804499e <_fflush_r+0x1a>
 8044996:	6a03      	ldr	r3, [r0, #32]
 8044998:	b90b      	cbnz	r3, 804499e <_fflush_r+0x1a>
 804499a:	f7ff f9ad 	bl	8043cf8 <__sinit>
 804499e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80449a2:	2b00      	cmp	r3, #0
 80449a4:	d0f3      	beq.n	804498e <_fflush_r+0xa>
 80449a6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80449a8:	07d0      	lsls	r0, r2, #31
 80449aa:	d404      	bmi.n	80449b6 <_fflush_r+0x32>
 80449ac:	0599      	lsls	r1, r3, #22
 80449ae:	d402      	bmi.n	80449b6 <_fflush_r+0x32>
 80449b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80449b2:	f7ff fb98 	bl	80440e6 <__retarget_lock_acquire_recursive>
 80449b6:	4628      	mov	r0, r5
 80449b8:	4621      	mov	r1, r4
 80449ba:	f7ff ff5f 	bl	804487c <__sflush_r>
 80449be:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80449c0:	07da      	lsls	r2, r3, #31
 80449c2:	4605      	mov	r5, r0
 80449c4:	d4e4      	bmi.n	8044990 <_fflush_r+0xc>
 80449c6:	89a3      	ldrh	r3, [r4, #12]
 80449c8:	059b      	lsls	r3, r3, #22
 80449ca:	d4e1      	bmi.n	8044990 <_fflush_r+0xc>
 80449cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80449ce:	f7ff fb8b 	bl	80440e8 <__retarget_lock_release_recursive>
 80449d2:	e7dd      	b.n	8044990 <_fflush_r+0xc>

080449d4 <__swhatbuf_r>:
 80449d4:	b570      	push	{r4, r5, r6, lr}
 80449d6:	460c      	mov	r4, r1
 80449d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80449dc:	2900      	cmp	r1, #0
 80449de:	b096      	sub	sp, #88	@ 0x58
 80449e0:	4615      	mov	r5, r2
 80449e2:	461e      	mov	r6, r3
 80449e4:	da0d      	bge.n	8044a02 <__swhatbuf_r+0x2e>
 80449e6:	89a3      	ldrh	r3, [r4, #12]
 80449e8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80449ec:	f04f 0100 	mov.w	r1, #0
 80449f0:	bf14      	ite	ne
 80449f2:	2340      	movne	r3, #64	@ 0x40
 80449f4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80449f8:	2000      	movs	r0, #0
 80449fa:	6031      	str	r1, [r6, #0]
 80449fc:	602b      	str	r3, [r5, #0]
 80449fe:	b016      	add	sp, #88	@ 0x58
 8044a00:	bd70      	pop	{r4, r5, r6, pc}
 8044a02:	466a      	mov	r2, sp
 8044a04:	f000 f848 	bl	8044a98 <_fstat_r>
 8044a08:	2800      	cmp	r0, #0
 8044a0a:	dbec      	blt.n	80449e6 <__swhatbuf_r+0x12>
 8044a0c:	9901      	ldr	r1, [sp, #4]
 8044a0e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8044a12:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8044a16:	4259      	negs	r1, r3
 8044a18:	4159      	adcs	r1, r3
 8044a1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8044a1e:	e7eb      	b.n	80449f8 <__swhatbuf_r+0x24>

08044a20 <__smakebuf_r>:
 8044a20:	898b      	ldrh	r3, [r1, #12]
 8044a22:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8044a24:	079d      	lsls	r5, r3, #30
 8044a26:	4606      	mov	r6, r0
 8044a28:	460c      	mov	r4, r1
 8044a2a:	d507      	bpl.n	8044a3c <__smakebuf_r+0x1c>
 8044a2c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8044a30:	6023      	str	r3, [r4, #0]
 8044a32:	6123      	str	r3, [r4, #16]
 8044a34:	2301      	movs	r3, #1
 8044a36:	6163      	str	r3, [r4, #20]
 8044a38:	b003      	add	sp, #12
 8044a3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8044a3c:	ab01      	add	r3, sp, #4
 8044a3e:	466a      	mov	r2, sp
 8044a40:	f7ff ffc8 	bl	80449d4 <__swhatbuf_r>
 8044a44:	9f00      	ldr	r7, [sp, #0]
 8044a46:	4605      	mov	r5, r0
 8044a48:	4639      	mov	r1, r7
 8044a4a:	4630      	mov	r0, r6
 8044a4c:	f7ff fbba 	bl	80441c4 <_malloc_r>
 8044a50:	b948      	cbnz	r0, 8044a66 <__smakebuf_r+0x46>
 8044a52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8044a56:	059a      	lsls	r2, r3, #22
 8044a58:	d4ee      	bmi.n	8044a38 <__smakebuf_r+0x18>
 8044a5a:	f023 0303 	bic.w	r3, r3, #3
 8044a5e:	f043 0302 	orr.w	r3, r3, #2
 8044a62:	81a3      	strh	r3, [r4, #12]
 8044a64:	e7e2      	b.n	8044a2c <__smakebuf_r+0xc>
 8044a66:	89a3      	ldrh	r3, [r4, #12]
 8044a68:	6020      	str	r0, [r4, #0]
 8044a6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8044a6e:	81a3      	strh	r3, [r4, #12]
 8044a70:	9b01      	ldr	r3, [sp, #4]
 8044a72:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8044a76:	b15b      	cbz	r3, 8044a90 <__smakebuf_r+0x70>
 8044a78:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8044a7c:	4630      	mov	r0, r6
 8044a7e:	f000 f81d 	bl	8044abc <_isatty_r>
 8044a82:	b128      	cbz	r0, 8044a90 <__smakebuf_r+0x70>
 8044a84:	89a3      	ldrh	r3, [r4, #12]
 8044a86:	f023 0303 	bic.w	r3, r3, #3
 8044a8a:	f043 0301 	orr.w	r3, r3, #1
 8044a8e:	81a3      	strh	r3, [r4, #12]
 8044a90:	89a3      	ldrh	r3, [r4, #12]
 8044a92:	431d      	orrs	r5, r3
 8044a94:	81a5      	strh	r5, [r4, #12]
 8044a96:	e7cf      	b.n	8044a38 <__smakebuf_r+0x18>

08044a98 <_fstat_r>:
 8044a98:	b538      	push	{r3, r4, r5, lr}
 8044a9a:	4d07      	ldr	r5, [pc, #28]	@ (8044ab8 <_fstat_r+0x20>)
 8044a9c:	2300      	movs	r3, #0
 8044a9e:	4604      	mov	r4, r0
 8044aa0:	4608      	mov	r0, r1
 8044aa2:	4611      	mov	r1, r2
 8044aa4:	602b      	str	r3, [r5, #0]
 8044aa6:	f7fc fdff 	bl	80416a8 <_fstat>
 8044aaa:	1c43      	adds	r3, r0, #1
 8044aac:	d102      	bne.n	8044ab4 <_fstat_r+0x1c>
 8044aae:	682b      	ldr	r3, [r5, #0]
 8044ab0:	b103      	cbz	r3, 8044ab4 <_fstat_r+0x1c>
 8044ab2:	6023      	str	r3, [r4, #0]
 8044ab4:	bd38      	pop	{r3, r4, r5, pc}
 8044ab6:	bf00      	nop
 8044ab8:	20000350 	.word	0x20000350

08044abc <_isatty_r>:
 8044abc:	b538      	push	{r3, r4, r5, lr}
 8044abe:	4d06      	ldr	r5, [pc, #24]	@ (8044ad8 <_isatty_r+0x1c>)
 8044ac0:	2300      	movs	r3, #0
 8044ac2:	4604      	mov	r4, r0
 8044ac4:	4608      	mov	r0, r1
 8044ac6:	602b      	str	r3, [r5, #0]
 8044ac8:	f7fc fdfe 	bl	80416c8 <_isatty>
 8044acc:	1c43      	adds	r3, r0, #1
 8044ace:	d102      	bne.n	8044ad6 <_isatty_r+0x1a>
 8044ad0:	682b      	ldr	r3, [r5, #0]
 8044ad2:	b103      	cbz	r3, 8044ad6 <_isatty_r+0x1a>
 8044ad4:	6023      	str	r3, [r4, #0]
 8044ad6:	bd38      	pop	{r3, r4, r5, pc}
 8044ad8:	20000350 	.word	0x20000350

08044adc <_sbrk_r>:
 8044adc:	b538      	push	{r3, r4, r5, lr}
 8044ade:	4d06      	ldr	r5, [pc, #24]	@ (8044af8 <_sbrk_r+0x1c>)
 8044ae0:	2300      	movs	r3, #0
 8044ae2:	4604      	mov	r4, r0
 8044ae4:	4608      	mov	r0, r1
 8044ae6:	602b      	str	r3, [r5, #0]
 8044ae8:	f7fc fe06 	bl	80416f8 <_sbrk>
 8044aec:	1c43      	adds	r3, r0, #1
 8044aee:	d102      	bne.n	8044af6 <_sbrk_r+0x1a>
 8044af0:	682b      	ldr	r3, [r5, #0]
 8044af2:	b103      	cbz	r3, 8044af6 <_sbrk_r+0x1a>
 8044af4:	6023      	str	r3, [r4, #0]
 8044af6:	bd38      	pop	{r3, r4, r5, pc}
 8044af8:	20000350 	.word	0x20000350

08044afc <_init>:
 8044afc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8044afe:	bf00      	nop
 8044b00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8044b02:	bc08      	pop	{r3}
 8044b04:	469e      	mov	lr, r3
 8044b06:	4770      	bx	lr

08044b08 <_fini>:
 8044b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8044b0a:	bf00      	nop
 8044b0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8044b0e:	bc08      	pop	{r3}
 8044b10:	469e      	mov	lr, r3
 8044b12:	4770      	bx	lr
