// Seed: 1861502175
module module_0 (
    output wand id_0,
    output tri0 id_1
);
  wire id_4;
  wire id_5;
  assign module_1.id_3 = 0;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output logic id_3,
    output tri1 id_4,
    output tri0 id_5,
    input tri id_6,
    input tri id_7,
    output supply0 id_8
);
  assign id_8 = 1;
  initial begin : LABEL_0
    id_3 <= 1;
  end
  module_0 modCall_1 (
      id_4,
      id_8
  );
endmodule
module module_2 (
    output tri id_0,
    input wand id_1,
    input supply0 id_2,
    output tri1 id_3,
    input wire id_4,
    input uwire id_5,
    input supply0 id_6,
    input tri0 id_7,
    output wand id_8,
    output uwire id_9,
    input uwire id_10,
    output uwire id_11
);
  wire id_13;
  module_0 modCall_1 (
      id_11,
      id_11
  );
  assign modCall_1.type_8 = 0;
endmodule
