module counter(
    input wire clk, // clock
    input wire rst, // reset
    input wire en, // enable
    output wire [7:0] out // output 8 bit vector
);

reg [7:0] count; // 8 bit register to store the count value
always@(posedge clk) begin
    if (rst) begin // if reset signal is activated
        count <= 0; // set count value to 0
    end else if (en) begin // if enable signal is activated
        count <= count + 1; // increment count value by 1
    end
end

assign out = count; // assign count value to the output port

endmodule // end of module counter