
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 6.75

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: srca[58] (input port clocked by clk)
Endpoint: result[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 ^ input external delay
     1   12.50    0.00    0.00    3.00 ^ srca[58] (in)
                                         srca[58] (net)
                  0.00    0.00    3.00 ^ input88/A (BUF_X16)
     1   47.28    0.01    0.02    3.02 ^ input88/Z (BUF_X16)
                                         net88 (net)
                  0.04    0.03    3.05 ^ wire828/A (BUF_X8)
     1   49.37    0.01    0.03    3.08 ^ wire828/Z (BUF_X8)
                                         net828 (net)
                  0.04    0.04    3.12 ^ wire827/A (BUF_X16)
     1   60.69    0.01    0.03    3.15 ^ wire827/Z (BUF_X16)
                                         net827 (net)
                  0.07    0.05    3.20 ^ _4871_/A1 (AOI22_X4)
     1    8.00    0.01    0.02    3.22 v _4871_/ZN (AOI22_X4)
                                         _0624_ (net)
                  0.01    0.00    3.22 v _4872_/A (OAI21_X4)
     5   14.47    0.02    0.03    3.25 ^ _4872_/ZN (OAI21_X4)
                                         _0625_ (net)
                  0.02    0.00    3.25 ^ _6861_/A1 (NAND2_X1)
     1    5.88    0.01    0.02    3.27 v _6861_/ZN (NAND2_X1)
                                         _2570_ (net)
                  0.01    0.00    3.27 v _6862_/B2 (AOI21_X4)
     1   48.37    0.04    0.07    3.35 ^ _6862_/ZN (AOI21_X4)
                                         net313 (net)
                  0.06    0.04    3.39 ^ wire688/A (BUF_X8)
     1   50.30    0.01    0.03    3.42 ^ wire688/Z (BUF_X8)
                                         net688 (net)
                  0.05    0.04    3.46 ^ wire687/A (BUF_X16)
     1   55.22    0.01    0.03    3.49 ^ wire687/Z (BUF_X16)
                                         net687 (net)
                  0.05    0.04    3.53 ^ output313/A (BUF_X1)
     1    0.11    0.01    0.03    3.56 ^ output313/Z (BUF_X1)
                                         result[25] (net)
                  0.01    0.00    3.56 ^ result[25] (out)
                                  3.56   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -3.00   -3.00   output external delay
                                 -3.00   data required time
-----------------------------------------------------------------------------
                                 -3.00   data required time
                                 -3.56   data arrival time
-----------------------------------------------------------------------------
                                  6.56   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: is_left (input port clocked by clk)
Endpoint: result[93] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1   23.72    0.00    0.00    3.00 v is_left (in)
                                         is_left (net)
                  0.00    0.00    3.00 v input6/A (BUF_X32)
     1   61.49    0.00    0.02    3.02 v input6/Z (BUF_X32)
                                         net6 (net)
                  0.06    0.05    3.07 v wire902/A (BUF_X16)
     1   56.93    0.01    0.05    3.12 v wire902/Z (BUF_X16)
                                         net902 (net)
                  0.06    0.05    3.16 v wire901/A (BUF_X16)
     1   77.75    0.01    0.05    3.21 v wire901/Z (BUF_X16)
                                         net901 (net)
                  0.10    0.08    3.29 v wire900/A (BUF_X32)
    44  184.67    0.01    0.05    3.34 v wire900/Z (BUF_X32)
                                         net900 (net)
                  0.25    0.20    3.54 v max_length899/A (BUF_X32)
   265  789.89    0.02    0.11    3.65 v max_length899/Z (BUF_X32)
                                         net899 (net)
                  0.03    0.02    3.67 v wire898/A (BUF_X32)
   273  749.55    0.01    0.04    3.71 v wire898/Z (BUF_X32)
                                         net898 (net)
                  0.14    0.12    3.82 v _8714_/S (MUX2_X1)
     2    4.11    0.02    0.10    3.93 v _8714_/Z (MUX2_X1)
                                         _4340_ (net)
                  0.02    0.00    3.93 v _8715_/A2 (AND2_X1)
     3    6.63    0.01    0.04    3.97 v _8715_/ZN (AND2_X1)
                                         _4341_ (net)
                  0.01    0.00    3.97 v _8719_/B (MUX2_X2)
     2    8.50    0.01    0.06    4.04 v _8719_/Z (MUX2_X2)
                                         _4345_ (net)
                  0.01    0.00    4.04 v _8725_/B1 (OAI21_X4)
    14   54.77    0.07    0.09    4.12 ^ _8725_/ZN (OAI21_X4)
                                         _4351_ (net)
                  0.07    0.01    4.13 ^ _8746_/B2 (OAI221_X2)
     8   36.49    0.06    0.10    4.22 v _8746_/ZN (OAI221_X2)
                                         _4372_ (net)
                  0.06    0.00    4.22 v _8752_/C1 (AOI221_X2)
     7   25.19    0.12    0.15    4.37 ^ _8752_/ZN (AOI221_X2)
                                         _4378_ (net)
                  0.12    0.00    4.38 ^ max_cap788/A (BUF_X4)
     6   18.52    0.02    0.04    4.41 ^ max_cap788/Z (BUF_X4)
                                         net788 (net)
                  0.02    0.00    4.41 ^ max_cap787/A (BUF_X4)
     6   25.85    0.02    0.03    4.45 ^ max_cap787/Z (BUF_X4)
                                         net787 (net)
                  0.02    0.00    4.45 ^ _4964_/B2 (OAI21_X4)
     4   16.75    0.02    0.02    4.47 v _4964_/ZN (OAI21_X4)
                                         _0717_ (net)
                  0.02    0.00    4.47 v _4982_/B1 (AOI21_X4)
     9   17.84    0.03    0.05    4.52 ^ _4982_/ZN (AOI21_X4)
                                         _0735_ (net)
                  0.03    0.00    4.52 ^ _7044_/B2 (OAI22_X1)
     2    2.71    0.02    0.03    4.55 v _7044_/ZN (OAI22_X1)
                                         _2745_ (net)
                  0.02    0.00    4.55 v _7196_/A3 (OR3_X1)
     2    2.56    0.01    0.09    4.64 v _7196_/ZN (OR3_X1)
                                         _2895_ (net)
                  0.01    0.00    4.64 v _7199_/A (MUX2_X1)
     1    2.07    0.01    0.06    4.70 v _7199_/Z (MUX2_X1)
                                         _2898_ (net)
                  0.01    0.00    4.70 v _7200_/B (MUX2_X1)
     2    3.14    0.01    0.06    4.76 v _7200_/Z (MUX2_X1)
                                         _2899_ (net)
                  0.01    0.00    4.76 v _8458_/B (MUX2_X2)
     1   58.20    0.03    0.08    4.85 v _8458_/Z (MUX2_X2)
                                         net388 (net)
                  0.07    0.05    4.90 v wire418/A (BUF_X16)
     1   53.46    0.01    0.05    4.95 v wire418/Z (BUF_X16)
                                         net418 (net)
                  0.05    0.04    4.99 v wire417/A (BUF_X16)
     1   77.39    0.01    0.04    5.03 v wire417/Z (BUF_X16)
                                         net417 (net)
                  0.10    0.08    5.11 v wire416/A (BUF_X32)
     1   54.37    0.01    0.05    5.16 v wire416/Z (BUF_X32)
                                         net416 (net)
                  0.05    0.04    5.21 v output388/A (BUF_X1)
     1    0.08    0.01    0.04    5.25 v output388/Z (BUF_X1)
                                         result[93] (net)
                  0.01    0.00    5.25 v result[93] (out)
                                  5.25   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -5.25   data arrival time
-----------------------------------------------------------------------------
                                  6.75   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: is_left (input port clocked by clk)
Endpoint: result[93] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1   23.72    0.00    0.00    3.00 v is_left (in)
                                         is_left (net)
                  0.00    0.00    3.00 v input6/A (BUF_X32)
     1   61.49    0.00    0.02    3.02 v input6/Z (BUF_X32)
                                         net6 (net)
                  0.06    0.05    3.07 v wire902/A (BUF_X16)
     1   56.93    0.01    0.05    3.12 v wire902/Z (BUF_X16)
                                         net902 (net)
                  0.06    0.05    3.16 v wire901/A (BUF_X16)
     1   77.75    0.01    0.05    3.21 v wire901/Z (BUF_X16)
                                         net901 (net)
                  0.10    0.08    3.29 v wire900/A (BUF_X32)
    44  184.67    0.01    0.05    3.34 v wire900/Z (BUF_X32)
                                         net900 (net)
                  0.25    0.20    3.54 v max_length899/A (BUF_X32)
   265  789.89    0.02    0.11    3.65 v max_length899/Z (BUF_X32)
                                         net899 (net)
                  0.03    0.02    3.67 v wire898/A (BUF_X32)
   273  749.55    0.01    0.04    3.71 v wire898/Z (BUF_X32)
                                         net898 (net)
                  0.14    0.12    3.82 v _8714_/S (MUX2_X1)
     2    4.11    0.02    0.10    3.93 v _8714_/Z (MUX2_X1)
                                         _4340_ (net)
                  0.02    0.00    3.93 v _8715_/A2 (AND2_X1)
     3    6.63    0.01    0.04    3.97 v _8715_/ZN (AND2_X1)
                                         _4341_ (net)
                  0.01    0.00    3.97 v _8719_/B (MUX2_X2)
     2    8.50    0.01    0.06    4.04 v _8719_/Z (MUX2_X2)
                                         _4345_ (net)
                  0.01    0.00    4.04 v _8725_/B1 (OAI21_X4)
    14   54.77    0.07    0.09    4.12 ^ _8725_/ZN (OAI21_X4)
                                         _4351_ (net)
                  0.07    0.01    4.13 ^ _8746_/B2 (OAI221_X2)
     8   36.49    0.06    0.10    4.22 v _8746_/ZN (OAI221_X2)
                                         _4372_ (net)
                  0.06    0.00    4.22 v _8752_/C1 (AOI221_X2)
     7   25.19    0.12    0.15    4.37 ^ _8752_/ZN (AOI221_X2)
                                         _4378_ (net)
                  0.12    0.00    4.38 ^ max_cap788/A (BUF_X4)
     6   18.52    0.02    0.04    4.41 ^ max_cap788/Z (BUF_X4)
                                         net788 (net)
                  0.02    0.00    4.41 ^ max_cap787/A (BUF_X4)
     6   25.85    0.02    0.03    4.45 ^ max_cap787/Z (BUF_X4)
                                         net787 (net)
                  0.02    0.00    4.45 ^ _4964_/B2 (OAI21_X4)
     4   16.75    0.02    0.02    4.47 v _4964_/ZN (OAI21_X4)
                                         _0717_ (net)
                  0.02    0.00    4.47 v _4982_/B1 (AOI21_X4)
     9   17.84    0.03    0.05    4.52 ^ _4982_/ZN (AOI21_X4)
                                         _0735_ (net)
                  0.03    0.00    4.52 ^ _7044_/B2 (OAI22_X1)
     2    2.71    0.02    0.03    4.55 v _7044_/ZN (OAI22_X1)
                                         _2745_ (net)
                  0.02    0.00    4.55 v _7196_/A3 (OR3_X1)
     2    2.56    0.01    0.09    4.64 v _7196_/ZN (OR3_X1)
                                         _2895_ (net)
                  0.01    0.00    4.64 v _7199_/A (MUX2_X1)
     1    2.07    0.01    0.06    4.70 v _7199_/Z (MUX2_X1)
                                         _2898_ (net)
                  0.01    0.00    4.70 v _7200_/B (MUX2_X1)
     2    3.14    0.01    0.06    4.76 v _7200_/Z (MUX2_X1)
                                         _2899_ (net)
                  0.01    0.00    4.76 v _8458_/B (MUX2_X2)
     1   58.20    0.03    0.08    4.85 v _8458_/Z (MUX2_X2)
                                         net388 (net)
                  0.07    0.05    4.90 v wire418/A (BUF_X16)
     1   53.46    0.01    0.05    4.95 v wire418/Z (BUF_X16)
                                         net418 (net)
                  0.05    0.04    4.99 v wire417/A (BUF_X16)
     1   77.39    0.01    0.04    5.03 v wire417/Z (BUF_X16)
                                         net417 (net)
                  0.10    0.08    5.11 v wire416/A (BUF_X32)
     1   54.37    0.01    0.05    5.16 v wire416/Z (BUF_X32)
                                         net416 (net)
                  0.05    0.04    5.21 v output388/A (BUF_X1)
     1    0.08    0.01    0.04    5.25 v output388/Z (BUF_X1)
                                         result[93] (net)
                  0.01    0.00    5.25 v result[93] (out)
                                  5.25   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -5.25   data arrival time
-----------------------------------------------------------------------------
                                  6.75   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.07235118001699448

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3644

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.948239803314209

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
43.86899948120117

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0216

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
5.2475

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
6.7525

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
128.680324

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.16e-03   1.06e-03   7.16e-04   2.93e-03 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.16e-03   1.06e-03   7.16e-04   2.93e-03 100.0%
                          39.5%      36.1%      24.5%
