sorted 0
sorted 0
sorted 0
sorted 0
sorted 0
1.103223
instruction cache misses l1

  l1 cache instruction misses                                85285000

