Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jul  1 17:12:30 2020
| Host         : LAPTOP-GBOUD091 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mDOM_pin_verification_top_timing_summary_routed.rpt -pb mDOM_pin_verification_top_timing_summary_routed.pb -rpx mDOM_pin_verification_top_timing_summary_routed.rpx -warn_on_violation
| Design       : mDOM_pin_verification_top
| Device       : 7s100-fgga676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 744 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.930        0.000                      0                  528        0.164        0.000                      0                  480        0.264        0.000                       0                   768  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
fpga_clk                           {0.000 25.000}       50.000          20.000          
  clk_out1_idelay_discr_clk_wiz    {0.000 2.500}        5.000           200.000         
  clk_out1_lclk_adcclk_wiz         {0.000 4.000}        8.000           125.000         
  clk_out2_idelay_discr_clk_wiz    {0.000 1.000}        2.000           500.000         
  clk_out2_lclk_adcclk_wiz         {0.000 1.333}        2.667           375.000         
  clk_out3_idelay_discr_clk_wiz    {0.000 4.000}        8.000           125.000         
  clkfbout_idelay_discr_clk_wiz    {0.000 25.000}       50.000          20.000          
  clkfbout_lclk_adcclk_wiz         {0.000 25.000}       50.000          20.000          
qosc_clk                           {0.000 25.000}       50.000          20.000          
  clk_out1_idelay_discr_clk_wiz_1  {0.000 2.500}        5.000           200.000         
  clk_out1_lclk_adcclk_wiz_1       {0.000 4.000}        8.000           125.000         
  clk_out2_idelay_discr_clk_wiz_1  {0.000 1.000}        2.000           500.000         
  clk_out2_lclk_adcclk_wiz_1       {0.000 1.333}        2.667           375.000         
  clk_out3_idelay_discr_clk_wiz_1  {0.000 4.000}        8.000           125.000         
  clkfbout_idelay_discr_clk_wiz_1  {0.000 25.000}       50.000          20.000          
  clkfbout_lclk_adcclk_wiz_1       {0.000 25.000}       50.000          20.000          
virt_clk                           {0.000 1.333}        2.667           374.953         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpga_clk                                                                                                                                                                            15.000        0.000                       0                     3  
  clk_out1_idelay_discr_clk_wiz                                                                                                                                                      0.264        0.000                       0                     6  
  clk_out1_lclk_adcclk_wiz               5.881        0.000                      0                  288        0.532        0.000                      0                  288        3.500        0.000                       0                   578  
  clk_out2_idelay_discr_clk_wiz                                                                                                                                                      0.408        0.000                       0                    50  
  clk_out2_lclk_adcclk_wiz                                                                                                                                                           1.074        0.000                       0                    98  
  clk_out3_idelay_discr_clk_wiz                                                                                                                                                      6.408        0.000                       0                    26  
  clkfbout_idelay_discr_clk_wiz                                                                                                                                                     48.408        0.000                       0                     3  
  clkfbout_lclk_adcclk_wiz                                                                                                                                                          48.408        0.000                       0                     3  
qosc_clk                                                                                                                                                                            15.000        0.000                       0                     3  
  clk_out1_idelay_discr_clk_wiz_1                                                                                                                                                    0.264        0.000                       0                     6  
  clk_out1_lclk_adcclk_wiz_1             5.881        0.000                      0                  288        0.532        0.000                      0                  288        3.500        0.000                       0                   578  
  clk_out2_idelay_discr_clk_wiz_1                                                                                                                                                    0.408        0.000                       0                    50  
  clk_out2_lclk_adcclk_wiz_1                                                                                                                                                         1.074        0.000                       0                    98  
  clk_out3_idelay_discr_clk_wiz_1                                                                                                                                                    6.408        0.000                       0                    26  
  clkfbout_idelay_discr_clk_wiz_1                                                                                                                                                   48.408        0.000                       0                     3  
  clkfbout_lclk_adcclk_wiz_1                                                                                                                                                        48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_idelay_discr_clk_wiz    clk_out1_lclk_adcclk_wiz               3.651        0.000                      0                  192        0.457        0.000                      0                  192  
clk_out1_lclk_adcclk_wiz_1       clk_out1_lclk_adcclk_wiz               5.430        0.000                      0                  288        0.342        0.000                      0                  288  
clk_out3_idelay_discr_clk_wiz_1  clk_out1_lclk_adcclk_wiz               3.201        0.000                      0                  192        0.375        0.000                      0                  192  
virt_clk                         clk_out2_lclk_adcclk_wiz               2.930        0.000                      0                   48                                                                        
clk_out1_lclk_adcclk_wiz         clk_out1_lclk_adcclk_wiz_1             5.957        0.000                      0                  288        0.164        0.000                      0                  288  
clk_out3_idelay_discr_clk_wiz    clk_out1_lclk_adcclk_wiz_1             3.728        0.000                      0                  192        0.196        0.000                      0                  192  
clk_out3_idelay_discr_clk_wiz_1  clk_out1_lclk_adcclk_wiz_1             3.651        0.000                      0                  192        0.457        0.000                      0                  192  
virt_clk                         clk_out2_lclk_adcclk_wiz_1             2.930        0.000                      0                   48                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { FPGA_CLOCK_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I1        n/a            1.592         50.000      48.408     BUFGCTRL_X0Y16   BUFGMUX_0/I1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y0  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y0  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X0Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X0Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y0  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y0  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X0Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X0Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_idelay_discr_clk_wiz
  To Clock:  clk_out1_idelay_discr_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_idelay_discr_clk_wiz
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y0  delayctrl/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y1  delayctrl_REPLICATED_0/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2  delayctrl_REPLICATED_0_2/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y3  delayctrl_REPLICATED_0_3/REFCLK
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y4    IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  delayctrl/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  delayctrl_REPLICATED_0/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2  delayctrl_REPLICATED_0_2/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y3  delayctrl_REPLICATED_0_3/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_lclk_adcclk_wiz
  To Clock:  clk_out1_lclk_adcclk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        5.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.532ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 ADC_DISCR_0B/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.533ns (27.765%)  route 1.387ns (72.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.011ns = ( 12.011 - 8.000 ) 
    Source Clock Delay      (SCD):    4.264ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.708     2.580    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.082     2.662 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.544     4.206    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.335     0.871 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     2.584    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.665 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.599     4.264    ADC_DISCR_0B/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y4          ISERDESE2                                    r  ADC_DISCR_0B/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y4          ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     4.797 r  ADC_DISCR_0B/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.387     6.184    adc_bits_1[2]
    SLICE_X0Y4           FDRE                                         r  prev_adc_bits_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.617    10.450    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    10.528 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    11.960    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     8.823 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.453    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.530 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.481    12.011    clk_125MHz
    SLICE_X0Y4           FDRE                                         r  prev_adc_bits_1_reg[2]/C
                         clock pessimism              0.208    12.219    
                         clock uncertainty           -0.107    12.111    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)       -0.047    12.064    prev_adc_bits_1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.064    
                         arrival time                          -6.184    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 ADC_DISCR_1C/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_6_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.533ns (28.307%)  route 1.350ns (71.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.011ns = ( 12.011 - 8.000 ) 
    Source Clock Delay      (SCD):    4.264ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.708     2.580    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.082     2.662 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.544     4.206    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.335     0.871 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     2.584    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.665 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.599     4.264    ADC_DISCR_1C/ADC_SERDES_1/inst/clk_div_in
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC_DISCR_1C/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y46         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     4.797 r  ADC_DISCR_1C/ADC_SERDES_1/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.350     6.147    adc_bits_6[8]
    SLICE_X0Y46          FDRE                                         r  prev_adc_bits_6_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.617    10.450    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    10.528 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    11.960    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     8.823 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.453    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.530 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.481    12.011    clk_125MHz
    SLICE_X0Y46          FDRE                                         r  prev_adc_bits_6_reg[8]/C
                         clock pessimism              0.208    12.219    
                         clock uncertainty           -0.107    12.111    
    SLICE_X0Y46          FDRE (Setup_fdre_C_D)       -0.042    12.069    prev_adc_bits_6_reg[8]
  -------------------------------------------------------------------
                         required time                         12.069    
                         arrival time                          -6.147    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 ADC_DISCR_2D/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_11_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.533ns (28.354%)  route 1.347ns (71.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 11.868 - 8.000 ) 
    Source Clock Delay      (SCD):    4.115ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.708     2.580    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.082     2.662 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.544     4.206    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.335     0.871 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     2.584    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.665 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.450     4.115    ADC_DISCR_2D/ADC_SERDES_1/inst/clk_div_in
    ILOGIC_X0Y62         ISERDESE2                                    r  ADC_DISCR_2D/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y62         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     4.648 r  ADC_DISCR_2D/ADC_SERDES_1/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.347     5.994    adc_bits_11[8]
    SLICE_X0Y62          FDRE                                         r  prev_adc_bits_11_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.617    10.450    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    10.528 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    11.960    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     8.823 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.453    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.530 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.338    11.868    clk_125MHz
    SLICE_X0Y62          FDRE                                         r  prev_adc_bits_11_reg[8]/C
                         clock pessimism              0.201    12.069    
                         clock uncertainty           -0.107    11.961    
    SLICE_X0Y62          FDRE (Setup_fdre_C_D)       -0.042    11.919    prev_adc_bits_11_reg[8]
  -------------------------------------------------------------------
                         required time                         11.919    
                         arrival time                          -5.994    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 ADC_DISCR_5A/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_20_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.533ns (28.354%)  route 1.347ns (71.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.015ns = ( 12.015 - 8.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.708     2.580    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.082     2.662 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.544     4.206    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.335     0.871 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     2.584    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.665 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.604     4.269    ADC_DISCR_5A/ADC_SERDES_1/inst/clk_div_in
    ILOGIC_X0Y154        ISERDESE2                                    r  ADC_DISCR_5A/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y154        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     4.802 r  ADC_DISCR_5A/ADC_SERDES_1/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.347     6.149    adc_bits_20[8]
    SLICE_X0Y154         FDRE                                         r  prev_adc_bits_20_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.617    10.450    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    10.528 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    11.960    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     8.823 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.453    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.530 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.485    12.015    clk_125MHz
    SLICE_X0Y154         FDRE                                         r  prev_adc_bits_20_reg[8]/C
                         clock pessimism              0.209    12.224    
                         clock uncertainty           -0.107    12.117    
    SLICE_X0Y154         FDRE (Setup_fdre_C_D)       -0.042    12.075    prev_adc_bits_20_reg[8]
  -------------------------------------------------------------------
                         required time                         12.075    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_7_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.533ns (28.354%)  route 1.347ns (71.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.011ns = ( 12.011 - 8.000 ) 
    Source Clock Delay      (SCD):    4.264ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.708     2.580    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.082     2.662 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.544     4.206    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.335     0.871 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     2.584    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.665 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.599     4.264    ADC_DISCR_1D/ADC_SERDES_1/inst/clk_div_in
    ILOGIC_X0Y44         ISERDESE2                                    r  ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y44         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     4.797 r  ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.347     6.144    adc_bits_7[8]
    SLICE_X0Y44          FDRE                                         r  prev_adc_bits_7_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.617    10.450    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    10.528 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    11.960    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     8.823 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.453    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.530 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.481    12.011    clk_125MHz
    SLICE_X0Y44          FDRE                                         r  prev_adc_bits_7_reg[8]/C
                         clock pessimism              0.208    12.219    
                         clock uncertainty           -0.107    12.111    
    SLICE_X0Y44          FDRE (Setup_fdre_C_D)       -0.042    12.069    prev_adc_bits_7_reg[8]
  -------------------------------------------------------------------
                         required time                         12.069    
                         arrival time                          -6.144    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 ADC_DISCR_5B/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_21_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.533ns (28.354%)  route 1.347ns (71.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.013ns = ( 12.013 - 8.000 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.708     2.580    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.082     2.662 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.544     4.206    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.335     0.871 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     2.584    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.665 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.601     4.266    ADC_DISCR_5B/ADC_SERDES_1/inst/clk_div_in
    ILOGIC_X0Y160        ISERDESE2                                    r  ADC_DISCR_5B/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y160        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     4.799 r  ADC_DISCR_5B/ADC_SERDES_1/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.347     6.146    adc_bits_21[8]
    SLICE_X0Y160         FDRE                                         r  prev_adc_bits_21_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.617    10.450    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    10.528 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    11.960    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     8.823 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.453    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.530 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.483    12.013    clk_125MHz
    SLICE_X0Y160         FDRE                                         r  prev_adc_bits_21_reg[8]/C
                         clock pessimism              0.209    12.222    
                         clock uncertainty           -0.107    12.115    
    SLICE_X0Y160         FDRE (Setup_fdre_C_D)       -0.042    12.073    prev_adc_bits_21_reg[8]
  -------------------------------------------------------------------
                         required time                         12.073    
                         arrival time                          -6.146    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 ADC_DISCR_1B/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_5_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.533ns (28.354%)  route 1.347ns (71.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.007ns = ( 12.007 - 8.000 ) 
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.708     2.580    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.082     2.662 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.544     4.206    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.335     0.871 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     2.584    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.665 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.594     4.259    ADC_DISCR_1B/ADC_SERDES_1/inst/clk_div_in
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC_DISCR_1B/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y36         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     4.792 r  ADC_DISCR_1B/ADC_SERDES_1/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.347     6.139    adc_bits_5[8]
    SLICE_X0Y36          FDRE                                         r  prev_adc_bits_5_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.617    10.450    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    10.528 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    11.960    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     8.823 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.453    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.530 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.477    12.007    clk_125MHz
    SLICE_X0Y36          FDRE                                         r  prev_adc_bits_5_reg[8]/C
                         clock pessimism              0.208    12.215    
                         clock uncertainty           -0.107    12.107    
    SLICE_X0Y36          FDRE (Setup_fdre_C_D)       -0.042    12.065    prev_adc_bits_5_reg[8]
  -------------------------------------------------------------------
                         required time                         12.065    
                         arrival time                          -6.139    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 ADC_DISCR_0A/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.533ns (28.354%)  route 1.347ns (71.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.011ns = ( 12.011 - 8.000 ) 
    Source Clock Delay      (SCD):    4.263ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.708     2.580    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.082     2.662 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.544     4.206    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.335     0.871 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     2.584    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.665 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.598     4.263    ADC_DISCR_0A/ADC_SERDES_1/inst/clk_div_in
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC_DISCR_0A/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     4.796 r  ADC_DISCR_0A/ADC_SERDES_1/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.347     6.143    adc_bits_0[8]
    SLICE_X0Y6           FDRE                                         r  prev_adc_bits_0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.617    10.450    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    10.528 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    11.960    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     8.823 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.453    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.530 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.481    12.011    clk_125MHz
    SLICE_X0Y6           FDRE                                         r  prev_adc_bits_0_reg[8]/C
                         clock pessimism              0.208    12.219    
                         clock uncertainty           -0.107    12.111    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)       -0.042    12.069    prev_adc_bits_0_reg[8]
  -------------------------------------------------------------------
                         required time                         12.069    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 ADC_DISCR_5C/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_22_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.533ns (28.354%)  route 1.347ns (71.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.015ns = ( 12.015 - 8.000 ) 
    Source Clock Delay      (SCD):    4.268ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.708     2.580    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.082     2.662 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.544     4.206    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.335     0.871 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     2.584    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.665 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.603     4.268    ADC_DISCR_5C/ADC_SERDES_1/inst/clk_div_in
    ILOGIC_X0Y156        ISERDESE2                                    r  ADC_DISCR_5C/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y156        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     4.801 r  ADC_DISCR_5C/ADC_SERDES_1/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.347     6.148    adc_bits_22[8]
    SLICE_X0Y156         FDRE                                         r  prev_adc_bits_22_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.617    10.450    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    10.528 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    11.960    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     8.823 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.453    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.530 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.485    12.015    clk_125MHz
    SLICE_X0Y156         FDRE                                         r  prev_adc_bits_22_reg[8]/C
                         clock pessimism              0.209    12.224    
                         clock uncertainty           -0.107    12.117    
    SLICE_X0Y156         FDRE (Setup_fdre_C_D)       -0.042    12.075    prev_adc_bits_22_reg[8]
  -------------------------------------------------------------------
                         required time                         12.075    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 ADC_DISCR_2B/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_9_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.533ns (28.354%)  route 1.347ns (71.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 11.865 - 8.000 ) 
    Source Clock Delay      (SCD):    4.110ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.708     2.580    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.082     2.662 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.544     4.206    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.335     0.871 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     2.584    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.665 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.445     4.110    ADC_DISCR_2B/ADC_SERDES_1/inst/clk_div_in
    ILOGIC_X0Y66         ISERDESE2                                    r  ADC_DISCR_2B/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y66         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     4.643 r  ADC_DISCR_2B/ADC_SERDES_1/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.347     5.989    adc_bits_9[8]
    SLICE_X0Y66          FDRE                                         r  prev_adc_bits_9_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.617    10.450    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    10.528 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    11.960    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     8.823 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.453    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.530 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.335    11.865    clk_125MHz
    SLICE_X0Y66          FDRE                                         r  prev_adc_bits_9_reg[8]/C
                         clock pessimism              0.201    12.066    
                         clock uncertainty           -0.107    11.958    
    SLICE_X0Y66          FDRE (Setup_fdre_C_D)       -0.042    11.916    prev_adc_bits_9_reg[8]
  -------------------------------------------------------------------
                         required time                         11.916    
                         arrival time                          -5.989    
  -------------------------------------------------------------------
                         slack                                  5.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 ADC_DISCR_0C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.177ns (27.635%)  route 0.463ns (72.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.640     1.014    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.041 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.621     1.662    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.369 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.017    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.043 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.669     1.712    ADC_DISCR_0C/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y2          ISERDESE2                                    r  ADC_DISCR_0C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y2          ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.177     1.889 r  ADC_DISCR_0C/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q1
                         net (fo=1, routed)           0.463     2.352    adc_bits_2[5]
    SLICE_X0Y2           FDRE                                         r  prev_adc_bits_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.695     1.099    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.129 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.023    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.943     2.074    clk_125MHz
    SLICE_X0Y2           FDRE                                         r  prev_adc_bits_2_reg[5]/C
                         clock pessimism             -0.326     1.748    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.072     1.820    prev_adc_bits_2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 ADC_DISCR_3C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_14_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.177ns (27.673%)  route 0.463ns (72.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.640     1.014    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.041 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.621     1.662    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.369 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.017    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.043 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.597     1.639    ADC_DISCR_3C/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y110        ISERDESE2                                    r  ADC_DISCR_3C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y110        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177     1.816 r  ADC_DISCR_3C/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.463     2.279    adc_bits_14[0]
    SLICE_X1Y110         FDRE                                         r  prev_adc_bits_14_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.695     1.099    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.129 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.023    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.867     1.999    clk_125MHz
    SLICE_X1Y110         FDRE                                         r  prev_adc_bits_14_reg[0]/C
                         clock pessimism             -0.322     1.676    
    SLICE_X1Y110         FDRE (Hold_fdre_C_D)         0.070     1.746    prev_adc_bits_14_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 ADC_DISCR_2C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_10_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.177ns (27.673%)  route 0.463ns (72.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.640     1.014    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.041 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.621     1.662    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.369 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.017    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.043 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.601     1.643    ADC_DISCR_2C/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y56         ISERDESE2                                    r  ADC_DISCR_2C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177     1.820 r  ADC_DISCR_2C/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.463     2.283    adc_bits_10[0]
    SLICE_X1Y56          FDRE                                         r  prev_adc_bits_10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.695     1.099    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.129 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.023    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.872     2.003    clk_125MHz
    SLICE_X1Y56          FDRE                                         r  prev_adc_bits_10_reg[0]/C
                         clock pessimism             -0.323     1.680    
    SLICE_X1Y56          FDRE (Hold_fdre_C_D)         0.070     1.750    prev_adc_bits_10_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 ADC_DISCR_2D/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_11_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.177ns (27.673%)  route 0.463ns (72.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.640     1.014    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.041 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.621     1.662    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.369 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.017    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.043 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.599     1.641    ADC_DISCR_2D/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y60         ISERDESE2                                    r  ADC_DISCR_2D/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y60         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177     1.818 r  ADC_DISCR_2D/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.463     2.281    adc_bits_11[0]
    SLICE_X1Y60          FDRE                                         r  prev_adc_bits_11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.695     1.099    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.129 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.023    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.870     2.001    clk_125MHz
    SLICE_X1Y60          FDRE                                         r  prev_adc_bits_11_reg[0]/C
                         clock pessimism             -0.323     1.678    
    SLICE_X1Y60          FDRE (Hold_fdre_C_D)         0.070     1.748    prev_adc_bits_11_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 ADC_DISCR_3B/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_13_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.177ns (27.673%)  route 0.463ns (72.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.640     1.014    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.041 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.621     1.662    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.369 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.017    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.043 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.599     1.641    ADC_DISCR_3B/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y106        ISERDESE2                                    r  ADC_DISCR_3B/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y106        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177     1.818 r  ADC_DISCR_3B/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.463     2.281    adc_bits_13[0]
    SLICE_X1Y106         FDRE                                         r  prev_adc_bits_13_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.695     1.099    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.129 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.023    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.869     2.001    clk_125MHz
    SLICE_X1Y106         FDRE                                         r  prev_adc_bits_13_reg[0]/C
                         clock pessimism             -0.322     1.678    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.070     1.748    prev_adc_bits_13_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 ADC_DISCR_3D/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_15_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.177ns (27.673%)  route 0.463ns (72.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.640     1.014    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.041 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.621     1.662    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.369 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.017    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.043 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.598     1.640    ADC_DISCR_3D/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y108        ISERDESE2                                    r  ADC_DISCR_3D/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y108        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177     1.817 r  ADC_DISCR_3D/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.463     2.280    adc_bits_15[0]
    SLICE_X1Y108         FDRE                                         r  prev_adc_bits_15_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.695     1.099    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.129 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.023    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.868     2.000    clk_125MHz
    SLICE_X1Y108         FDRE                                         r  prev_adc_bits_15_reg[0]/C
                         clock pessimism             -0.322     1.677    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.070     1.747    prev_adc_bits_15_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 ADC_DISCR_4A/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_16_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.177ns (27.673%)  route 0.463ns (72.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.640     1.014    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.041 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.621     1.662    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.369 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.017    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.043 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.599     1.641    ADC_DISCR_4A/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y144        ISERDESE2                                    r  ADC_DISCR_4A/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y144        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177     1.818 r  ADC_DISCR_4A/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.463     2.281    adc_bits_16[0]
    SLICE_X1Y144         FDRE                                         r  prev_adc_bits_16_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.695     1.099    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.129 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.023    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.869     2.001    clk_125MHz
    SLICE_X1Y144         FDRE                                         r  prev_adc_bits_16_reg[0]/C
                         clock pessimism             -0.322     1.678    
    SLICE_X1Y144         FDRE (Hold_fdre_C_D)         0.070     1.748    prev_adc_bits_16_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 ADC_DISCR_4C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_18_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.177ns (27.673%)  route 0.463ns (72.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.640     1.014    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.041 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.621     1.662    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.369 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.017    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.043 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.599     1.641    ADC_DISCR_4C/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y146        ISERDESE2                                    r  ADC_DISCR_4C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177     1.818 r  ADC_DISCR_4C/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.463     2.281    adc_bits_18[0]
    SLICE_X1Y146         FDRE                                         r  prev_adc_bits_18_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.695     1.099    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.129 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.023    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.869     2.001    clk_125MHz
    SLICE_X1Y146         FDRE                                         r  prev_adc_bits_18_reg[0]/C
                         clock pessimism             -0.322     1.678    
    SLICE_X1Y146         FDRE (Hold_fdre_C_D)         0.070     1.748    prev_adc_bits_18_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 ADC_DISCR_2B/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_9_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.177ns (27.673%)  route 0.463ns (72.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.640     1.014    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.041 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.621     1.662    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.369 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.017    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.043 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.601     1.643    ADC_DISCR_2B/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y54         ISERDESE2                                    r  ADC_DISCR_2B/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y54         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177     1.820 r  ADC_DISCR_2B/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.463     2.283    adc_bits_9[0]
    SLICE_X1Y54          FDRE                                         r  prev_adc_bits_9_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.695     1.099    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.129 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.023    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.872     2.003    clk_125MHz
    SLICE_X1Y54          FDRE                                         r  prev_adc_bits_9_reg[0]/C
                         clock pessimism             -0.323     1.680    
    SLICE_X1Y54          FDRE (Hold_fdre_C_D)         0.070     1.750    prev_adc_bits_9_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 ADC_DISCR_0C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.177ns (27.714%)  route 0.462ns (72.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.640     1.014    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.041 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.621     1.662    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.369 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.017    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.043 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.669     1.712    ADC_DISCR_0C/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y2          ISERDESE2                                    r  ADC_DISCR_0C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y2          ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.177     1.889 r  ADC_DISCR_0C/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           0.462     2.351    adc_bits_2[2]
    SLICE_X0Y2           FDRE                                         r  prev_adc_bits_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.695     1.099    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.129 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.023    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.943     2.074    clk_125MHz
    SLICE_X0Y2           FDRE                                         r  prev_adc_bits_2_reg[2]/C
                         clock pessimism             -0.326     1.748    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.070     1.818    prev_adc_bits_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.533    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_lclk_adcclk_wiz
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.000       5.640      IDELAY_X0Y14     ADC_DISCR_0C/ADC_SERDES_1/inst/pins[0].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.000       5.640      IDELAY_X0Y34     ADC_DISCR_1B/ADC_SERDES_0/inst/pins[0].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.000       5.640      IDELAY_X0Y48     ADC_DISCR_1D/ADC_SERDES_0/inst/pins[0].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.000       5.640      IDELAY_X0Y44     ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.000       5.640      IDELAY_X0Y66     ADC_DISCR_2B/ADC_SERDES_1/inst/pins[0].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.000       5.640      IDELAY_X0Y112    ADC_DISCR_3A/ADC_SERDES_0/inst/pins[0].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.000       5.640      IDELAY_X0Y140    ADC_DISCR_3C/ADC_SERDES_1/inst/pins[0].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.000       5.640      IDELAY_X0Y148    ADC_DISCR_4B/ADC_SERDES_0/inst/pins[0].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.000       5.640      IDELAY_X0Y136    ADC_DISCR_4D/ADC_SERDES_0/inst/pins[0].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.000       5.640      IDELAY_X0Y130    ADC_DISCR_4D/ADC_SERDES_1/inst/pins[0].idelaye2_bus/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y116     prev_adc_bits_17_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y116     prev_adc_bits_17_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y116     prev_adc_bits_17_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y7      prev_discr_bits_7_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y7      prev_discr_bits_7_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y7      prev_discr_bits_7_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y7      prev_discr_bits_7_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y7      prev_discr_bits_7_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y7      prev_discr_bits_7_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y116     prev_adc_bits_17_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y11     prev_discr_bits_7_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y11     prev_discr_bits_7_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y71     prev_discr_bits_23_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y71     prev_discr_bits_23_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y71     prev_discr_bits_23_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y71     prev_discr_bits_23_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y71     prev_discr_bits_23_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y71     prev_discr_bits_23_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y144     prev_adc_bits_16_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y144     prev_adc_bits_16_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_idelay_discr_clk_wiz
  To Clock:  clk_out2_idelay_discr_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_idelay_discr_clk_wiz
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.000       0.408      BUFGCTRL_X0Y2    IDELAY_DISCR_CLK_WIZ_0/inst/clkout2_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.000       0.529      ILOGIC_X1Y23     ADC_DISCR_1A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.000       0.529      ILOGIC_X1Y23     ADC_DISCR_1A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.000       0.529      ILOGIC_X1Y8      ADC_DISCR_2B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.000       0.529      ILOGIC_X1Y8      ADC_DISCR_2B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.000       0.529      ILOGIC_X1Y4      ADC_DISCR_2D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.000       0.529      ILOGIC_X1Y4      ADC_DISCR_2D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.000       0.529      ILOGIC_X1Y59     ADC_DISCR_4A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.000       0.529      ILOGIC_X1Y59     ADC_DISCR_4A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.000       0.529      ILOGIC_X1Y64     ADC_DISCR_5B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.000       211.360    MMCME2_ADV_X0Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_lclk_adcclk_wiz
  To Clock:  clk_out2_lclk_adcclk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_lclk_adcclk_wiz
Waveform(ns):       { 0.000 1.333 }
Period(ns):         2.667
Sources:            { LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.667       1.074      BUFGCTRL_X0Y1    LCLK_ADCCLK_WIZ_0/inst/clkout2_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.667       1.196      ILOGIC_X0Y2      ADC_DISCR_0C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.667       1.196      ILOGIC_X0Y2      ADC_DISCR_0C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.667       1.196      ILOGIC_X0Y14     ADC_DISCR_0C/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.667       1.196      ILOGIC_X0Y14     ADC_DISCR_0C/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.667       1.196      ILOGIC_X0Y32     ADC_DISCR_1A/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.667       1.196      ILOGIC_X0Y32     ADC_DISCR_1A/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.667       1.196      ILOGIC_X0Y48     ADC_DISCR_1D/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.667       1.196      ILOGIC_X0Y48     ADC_DISCR_1D/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.667       1.196      ILOGIC_X0Y66     ADC_DISCR_2B/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.667       210.693    MMCME2_ADV_X1Y0  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_idelay_discr_clk_wiz
  To Clock:  clk_out3_idelay_discr_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_idelay_discr_clk_wiz
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y3    IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/I
Min Period  n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y23     ADC_DISCR_1A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period  n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y8      ADC_DISCR_2B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period  n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y4      ADC_DISCR_2D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period  n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y59     ADC_DISCR_4A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period  n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y64     ADC_DISCR_5B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period  n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y71     ADC_DISCR_5D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period  n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y13     ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period  n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y7      ADC_DISCR_1D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period  n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y55     ADC_DISCR_3A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_idelay_discr_clk_wiz
  To Clock:  clkfbout_idelay_discr_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_idelay_discr_clk_wiz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y5    IDELAY_DISCR_CLK_WIZ_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_lclk_adcclk_wiz
  To Clock:  clkfbout_lclk_adcclk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_lclk_adcclk_wiz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y6    LCLK_ADCCLK_WIZ_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  qosc_clk
  To Clock:  qosc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         qosc_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { QOSC_CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0        n/a            1.592         50.000      48.408     BUFGCTRL_X0Y16   BUFGMUX_0/I0
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y0  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X0Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y0  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X0Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X0Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y0  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y0  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X0Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_idelay_discr_clk_wiz_1
  To Clock:  clk_out1_idelay_discr_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_idelay_discr_clk_wiz_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y0  delayctrl/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y1  delayctrl_REPLICATED_0/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2  delayctrl_REPLICATED_0_2/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y3  delayctrl_REPLICATED_0_3/REFCLK
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y4    IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  delayctrl/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  delayctrl_REPLICATED_0/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2  delayctrl_REPLICATED_0_2/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y3  delayctrl_REPLICATED_0_3/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_lclk_adcclk_wiz_1
  To Clock:  clk_out1_lclk_adcclk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        5.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.532ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 ADC_DISCR_0B/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@8.000ns - clk_out1_lclk_adcclk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.533ns (27.765%)  route 1.387ns (72.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 12.222 - 8.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.897    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.978 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.544     4.522    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.335     1.187 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     2.900    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.981 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.599     4.580    ADC_DISCR_0B/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y4          ISERDESE2                                    r  ADC_DISCR_0B/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y4          ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     5.113 r  ADC_DISCR_0B/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.387     6.500    adc_bits_1[2]
    SLICE_X0Y4           FDRE                                         r  prev_adc_bits_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    C7                                                0.000     8.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.785     8.785 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.877    10.662    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    10.739 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    12.171    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     9.034 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.664    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.741 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.481    12.222    clk_125MHz
    SLICE_X0Y4           FDRE                                         r  prev_adc_bits_1_reg[2]/C
                         clock pessimism              0.313    12.535    
                         clock uncertainty           -0.107    12.428    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)       -0.047    12.381    prev_adc_bits_1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.381    
                         arrival time                          -6.500    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 ADC_DISCR_1C/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_6_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@8.000ns - clk_out1_lclk_adcclk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.533ns (28.307%)  route 1.350ns (71.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 12.222 - 8.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.897    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.978 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.544     4.522    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.335     1.187 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     2.900    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.981 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.599     4.580    ADC_DISCR_1C/ADC_SERDES_1/inst/clk_div_in
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC_DISCR_1C/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y46         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     5.113 r  ADC_DISCR_1C/ADC_SERDES_1/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.350     6.463    adc_bits_6[8]
    SLICE_X0Y46          FDRE                                         r  prev_adc_bits_6_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    C7                                                0.000     8.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.785     8.785 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.877    10.662    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    10.739 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    12.171    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     9.034 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.664    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.741 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.481    12.222    clk_125MHz
    SLICE_X0Y46          FDRE                                         r  prev_adc_bits_6_reg[8]/C
                         clock pessimism              0.313    12.535    
                         clock uncertainty           -0.107    12.428    
    SLICE_X0Y46          FDRE (Setup_fdre_C_D)       -0.042    12.386    prev_adc_bits_6_reg[8]
  -------------------------------------------------------------------
                         required time                         12.386    
                         arrival time                          -6.463    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 ADC_DISCR_2D/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_11_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@8.000ns - clk_out1_lclk_adcclk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.533ns (28.354%)  route 1.347ns (71.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 12.079 - 8.000 ) 
    Source Clock Delay      (SCD):    4.431ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.897    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.978 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.544     4.522    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.335     1.187 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     2.900    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.981 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.450     4.431    ADC_DISCR_2D/ADC_SERDES_1/inst/clk_div_in
    ILOGIC_X0Y62         ISERDESE2                                    r  ADC_DISCR_2D/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y62         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     4.964 r  ADC_DISCR_2D/ADC_SERDES_1/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.347     6.311    adc_bits_11[8]
    SLICE_X0Y62          FDRE                                         r  prev_adc_bits_11_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    C7                                                0.000     8.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.785     8.785 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.877    10.662    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    10.739 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    12.171    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     9.034 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.664    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.741 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.338    12.079    clk_125MHz
    SLICE_X0Y62          FDRE                                         r  prev_adc_bits_11_reg[8]/C
                         clock pessimism              0.306    12.385    
                         clock uncertainty           -0.107    12.278    
    SLICE_X0Y62          FDRE (Setup_fdre_C_D)       -0.042    12.236    prev_adc_bits_11_reg[8]
  -------------------------------------------------------------------
                         required time                         12.236    
                         arrival time                          -6.311    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 ADC_DISCR_5A/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_20_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@8.000ns - clk_out1_lclk_adcclk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.533ns (28.354%)  route 1.347ns (71.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 12.226 - 8.000 ) 
    Source Clock Delay      (SCD):    4.585ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.897    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.978 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.544     4.522    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.335     1.187 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     2.900    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.981 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.604     4.585    ADC_DISCR_5A/ADC_SERDES_1/inst/clk_div_in
    ILOGIC_X0Y154        ISERDESE2                                    r  ADC_DISCR_5A/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y154        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     5.118 r  ADC_DISCR_5A/ADC_SERDES_1/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.347     6.465    adc_bits_20[8]
    SLICE_X0Y154         FDRE                                         r  prev_adc_bits_20_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    C7                                                0.000     8.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.785     8.785 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.877    10.662    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    10.739 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    12.171    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     9.034 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.664    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.741 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.485    12.226    clk_125MHz
    SLICE_X0Y154         FDRE                                         r  prev_adc_bits_20_reg[8]/C
                         clock pessimism              0.314    12.540    
                         clock uncertainty           -0.107    12.433    
    SLICE_X0Y154         FDRE (Setup_fdre_C_D)       -0.042    12.391    prev_adc_bits_20_reg[8]
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                          -6.465    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_7_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@8.000ns - clk_out1_lclk_adcclk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.533ns (28.354%)  route 1.347ns (71.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 12.222 - 8.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.897    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.978 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.544     4.522    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.335     1.187 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     2.900    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.981 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.599     4.580    ADC_DISCR_1D/ADC_SERDES_1/inst/clk_div_in
    ILOGIC_X0Y44         ISERDESE2                                    r  ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y44         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     5.113 r  ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.347     6.460    adc_bits_7[8]
    SLICE_X0Y44          FDRE                                         r  prev_adc_bits_7_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    C7                                                0.000     8.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.785     8.785 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.877    10.662    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    10.739 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    12.171    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     9.034 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.664    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.741 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.481    12.222    clk_125MHz
    SLICE_X0Y44          FDRE                                         r  prev_adc_bits_7_reg[8]/C
                         clock pessimism              0.313    12.535    
                         clock uncertainty           -0.107    12.428    
    SLICE_X0Y44          FDRE (Setup_fdre_C_D)       -0.042    12.386    prev_adc_bits_7_reg[8]
  -------------------------------------------------------------------
                         required time                         12.386    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 ADC_DISCR_5C/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_22_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@8.000ns - clk_out1_lclk_adcclk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.533ns (28.354%)  route 1.347ns (71.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 12.226 - 8.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.897    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.978 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.544     4.522    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.335     1.187 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     2.900    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.981 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.603     4.584    ADC_DISCR_5C/ADC_SERDES_1/inst/clk_div_in
    ILOGIC_X0Y156        ISERDESE2                                    r  ADC_DISCR_5C/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y156        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     5.117 r  ADC_DISCR_5C/ADC_SERDES_1/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.347     6.464    adc_bits_22[8]
    SLICE_X0Y156         FDRE                                         r  prev_adc_bits_22_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    C7                                                0.000     8.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.785     8.785 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.877    10.662    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    10.739 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    12.171    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     9.034 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.664    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.741 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.485    12.226    clk_125MHz
    SLICE_X0Y156         FDRE                                         r  prev_adc_bits_22_reg[8]/C
                         clock pessimism              0.314    12.540    
                         clock uncertainty           -0.107    12.433    
    SLICE_X0Y156         FDRE (Setup_fdre_C_D)       -0.042    12.391    prev_adc_bits_22_reg[8]
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 ADC_DISCR_1B/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_5_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@8.000ns - clk_out1_lclk_adcclk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.533ns (28.354%)  route 1.347ns (71.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.218ns = ( 12.218 - 8.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.897    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.978 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.544     4.522    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.335     1.187 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     2.900    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.981 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.594     4.575    ADC_DISCR_1B/ADC_SERDES_1/inst/clk_div_in
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC_DISCR_1B/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y36         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     5.108 r  ADC_DISCR_1B/ADC_SERDES_1/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.347     6.455    adc_bits_5[8]
    SLICE_X0Y36          FDRE                                         r  prev_adc_bits_5_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    C7                                                0.000     8.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.785     8.785 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.877    10.662    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    10.739 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    12.171    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     9.034 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.664    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.741 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.477    12.218    clk_125MHz
    SLICE_X0Y36          FDRE                                         r  prev_adc_bits_5_reg[8]/C
                         clock pessimism              0.313    12.531    
                         clock uncertainty           -0.107    12.424    
    SLICE_X0Y36          FDRE (Setup_fdre_C_D)       -0.042    12.382    prev_adc_bits_5_reg[8]
  -------------------------------------------------------------------
                         required time                         12.382    
                         arrival time                          -6.455    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 ADC_DISCR_0A/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@8.000ns - clk_out1_lclk_adcclk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.533ns (28.354%)  route 1.347ns (71.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 12.222 - 8.000 ) 
    Source Clock Delay      (SCD):    4.579ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.897    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.978 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.544     4.522    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.335     1.187 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     2.900    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.981 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.598     4.579    ADC_DISCR_0A/ADC_SERDES_1/inst/clk_div_in
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC_DISCR_0A/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     5.112 r  ADC_DISCR_0A/ADC_SERDES_1/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.347     6.459    adc_bits_0[8]
    SLICE_X0Y6           FDRE                                         r  prev_adc_bits_0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    C7                                                0.000     8.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.785     8.785 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.877    10.662    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    10.739 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    12.171    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     9.034 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.664    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.741 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.481    12.222    clk_125MHz
    SLICE_X0Y6           FDRE                                         r  prev_adc_bits_0_reg[8]/C
                         clock pessimism              0.313    12.535    
                         clock uncertainty           -0.107    12.428    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)       -0.042    12.386    prev_adc_bits_0_reg[8]
  -------------------------------------------------------------------
                         required time                         12.386    
                         arrival time                          -6.459    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 ADC_DISCR_2B/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_9_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@8.000ns - clk_out1_lclk_adcclk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.533ns (28.354%)  route 1.347ns (71.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.076ns = ( 12.076 - 8.000 ) 
    Source Clock Delay      (SCD):    4.426ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.897    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.978 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.544     4.522    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.335     1.187 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     2.900    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.981 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.445     4.426    ADC_DISCR_2B/ADC_SERDES_1/inst/clk_div_in
    ILOGIC_X0Y66         ISERDESE2                                    r  ADC_DISCR_2B/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y66         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     4.959 r  ADC_DISCR_2B/ADC_SERDES_1/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.347     6.306    adc_bits_9[8]
    SLICE_X0Y66          FDRE                                         r  prev_adc_bits_9_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    C7                                                0.000     8.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.785     8.785 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.877    10.662    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    10.739 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    12.171    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     9.034 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.664    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.741 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.335    12.076    clk_125MHz
    SLICE_X0Y66          FDRE                                         r  prev_adc_bits_9_reg[8]/C
                         clock pessimism              0.306    12.382    
                         clock uncertainty           -0.107    12.275    
    SLICE_X0Y66          FDRE (Setup_fdre_C_D)       -0.042    12.233    prev_adc_bits_9_reg[8]
  -------------------------------------------------------------------
                         required time                         12.233    
                         arrival time                          -6.306    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 ADC_DISCR_5B/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_21_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@8.000ns - clk_out1_lclk_adcclk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.533ns (28.354%)  route 1.347ns (71.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 12.224 - 8.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.897    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.978 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.544     4.522    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.335     1.187 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     2.900    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.981 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.601     4.582    ADC_DISCR_5B/ADC_SERDES_1/inst/clk_div_in
    ILOGIC_X0Y160        ISERDESE2                                    r  ADC_DISCR_5B/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y160        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     5.115 r  ADC_DISCR_5B/ADC_SERDES_1/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.347     6.462    adc_bits_21[8]
    SLICE_X0Y160         FDRE                                         r  prev_adc_bits_21_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    C7                                                0.000     8.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.785     8.785 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.877    10.662    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    10.739 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    12.171    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     9.034 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.664    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.741 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.483    12.224    clk_125MHz
    SLICE_X0Y160         FDRE                                         r  prev_adc_bits_21_reg[8]/C
                         clock pessimism              0.314    12.538    
                         clock uncertainty           -0.107    12.431    
    SLICE_X0Y160         FDRE (Setup_fdre_C_D)       -0.042    12.389    prev_adc_bits_21_reg[8]
  -------------------------------------------------------------------
                         required time                         12.389    
                         arrival time                          -6.462    
  -------------------------------------------------------------------
                         slack                                  5.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 ADC_DISCR_0C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@0.000ns - clk_out1_lclk_adcclk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.177ns (27.635%)  route 0.463ns (72.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.021    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.047 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.621     1.668    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.375 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.023    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.049 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.669     1.718    ADC_DISCR_0C/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y2          ISERDESE2                                    r  ADC_DISCR_0C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y2          ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.177     1.895 r  ADC_DISCR_0C/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q1
                         net (fo=1, routed)           0.463     2.358    adc_bits_2[5]
    SLICE_X0Y2           FDRE                                         r  prev_adc_bits_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.273    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.302 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.195    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.575 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.275    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.304 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.943     2.246    clk_125MHz
    SLICE_X0Y2           FDRE                                         r  prev_adc_bits_2_reg[5]/C
                         clock pessimism             -0.493     1.754    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.072     1.826    prev_adc_bits_2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 ADC_DISCR_3C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_14_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@0.000ns - clk_out1_lclk_adcclk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.177ns (27.673%)  route 0.463ns (72.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.021    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.047 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.621     1.668    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.375 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.023    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.049 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.597     1.645    ADC_DISCR_3C/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y110        ISERDESE2                                    r  ADC_DISCR_3C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y110        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177     1.822 r  ADC_DISCR_3C/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.463     2.285    adc_bits_14[0]
    SLICE_X1Y110         FDRE                                         r  prev_adc_bits_14_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.273    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.302 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.195    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.575 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.275    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.304 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.867     2.171    clk_125MHz
    SLICE_X1Y110         FDRE                                         r  prev_adc_bits_14_reg[0]/C
                         clock pessimism             -0.489     1.682    
    SLICE_X1Y110         FDRE (Hold_fdre_C_D)         0.070     1.752    prev_adc_bits_14_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 ADC_DISCR_2C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_10_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@0.000ns - clk_out1_lclk_adcclk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.177ns (27.673%)  route 0.463ns (72.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.021    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.047 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.621     1.668    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.375 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.023    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.049 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.601     1.649    ADC_DISCR_2C/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y56         ISERDESE2                                    r  ADC_DISCR_2C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177     1.826 r  ADC_DISCR_2C/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.463     2.289    adc_bits_10[0]
    SLICE_X1Y56          FDRE                                         r  prev_adc_bits_10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.273    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.302 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.195    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.575 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.275    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.304 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.872     2.175    clk_125MHz
    SLICE_X1Y56          FDRE                                         r  prev_adc_bits_10_reg[0]/C
                         clock pessimism             -0.489     1.686    
    SLICE_X1Y56          FDRE (Hold_fdre_C_D)         0.070     1.756    prev_adc_bits_10_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 ADC_DISCR_2D/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_11_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@0.000ns - clk_out1_lclk_adcclk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.177ns (27.673%)  route 0.463ns (72.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.021    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.047 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.621     1.668    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.375 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.023    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.049 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.599     1.647    ADC_DISCR_2D/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y60         ISERDESE2                                    r  ADC_DISCR_2D/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y60         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177     1.824 r  ADC_DISCR_2D/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.463     2.287    adc_bits_11[0]
    SLICE_X1Y60          FDRE                                         r  prev_adc_bits_11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.273    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.302 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.195    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.575 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.275    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.304 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.870     2.173    clk_125MHz
    SLICE_X1Y60          FDRE                                         r  prev_adc_bits_11_reg[0]/C
                         clock pessimism             -0.489     1.684    
    SLICE_X1Y60          FDRE (Hold_fdre_C_D)         0.070     1.754    prev_adc_bits_11_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 ADC_DISCR_3B/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_13_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@0.000ns - clk_out1_lclk_adcclk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.177ns (27.673%)  route 0.463ns (72.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.021    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.047 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.621     1.668    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.375 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.023    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.049 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.599     1.647    ADC_DISCR_3B/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y106        ISERDESE2                                    r  ADC_DISCR_3B/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y106        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177     1.824 r  ADC_DISCR_3B/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.463     2.287    adc_bits_13[0]
    SLICE_X1Y106         FDRE                                         r  prev_adc_bits_13_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.273    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.302 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.195    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.575 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.275    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.304 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.869     2.173    clk_125MHz
    SLICE_X1Y106         FDRE                                         r  prev_adc_bits_13_reg[0]/C
                         clock pessimism             -0.489     1.684    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.070     1.754    prev_adc_bits_13_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 ADC_DISCR_3D/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_15_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@0.000ns - clk_out1_lclk_adcclk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.177ns (27.673%)  route 0.463ns (72.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.021    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.047 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.621     1.668    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.375 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.023    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.049 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.598     1.646    ADC_DISCR_3D/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y108        ISERDESE2                                    r  ADC_DISCR_3D/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y108        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177     1.823 r  ADC_DISCR_3D/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.463     2.286    adc_bits_15[0]
    SLICE_X1Y108         FDRE                                         r  prev_adc_bits_15_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.273    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.302 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.195    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.575 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.275    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.304 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.868     2.172    clk_125MHz
    SLICE_X1Y108         FDRE                                         r  prev_adc_bits_15_reg[0]/C
                         clock pessimism             -0.489     1.683    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.070     1.753    prev_adc_bits_15_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 ADC_DISCR_4A/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_16_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@0.000ns - clk_out1_lclk_adcclk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.177ns (27.673%)  route 0.463ns (72.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.021    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.047 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.621     1.668    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.375 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.023    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.049 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.599     1.647    ADC_DISCR_4A/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y144        ISERDESE2                                    r  ADC_DISCR_4A/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y144        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177     1.824 r  ADC_DISCR_4A/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.463     2.287    adc_bits_16[0]
    SLICE_X1Y144         FDRE                                         r  prev_adc_bits_16_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.273    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.302 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.195    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.575 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.275    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.304 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.869     2.173    clk_125MHz
    SLICE_X1Y144         FDRE                                         r  prev_adc_bits_16_reg[0]/C
                         clock pessimism             -0.489     1.684    
    SLICE_X1Y144         FDRE (Hold_fdre_C_D)         0.070     1.754    prev_adc_bits_16_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 ADC_DISCR_4C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_18_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@0.000ns - clk_out1_lclk_adcclk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.177ns (27.673%)  route 0.463ns (72.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.021    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.047 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.621     1.668    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.375 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.023    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.049 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.599     1.647    ADC_DISCR_4C/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y146        ISERDESE2                                    r  ADC_DISCR_4C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177     1.824 r  ADC_DISCR_4C/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.463     2.287    adc_bits_18[0]
    SLICE_X1Y146         FDRE                                         r  prev_adc_bits_18_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.273    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.302 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.195    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.575 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.275    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.304 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.869     2.173    clk_125MHz
    SLICE_X1Y146         FDRE                                         r  prev_adc_bits_18_reg[0]/C
                         clock pessimism             -0.489     1.684    
    SLICE_X1Y146         FDRE (Hold_fdre_C_D)         0.070     1.754    prev_adc_bits_18_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 ADC_DISCR_2B/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_9_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@0.000ns - clk_out1_lclk_adcclk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.177ns (27.673%)  route 0.463ns (72.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.021    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.047 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.621     1.668    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.375 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.023    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.049 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.601     1.649    ADC_DISCR_2B/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y54         ISERDESE2                                    r  ADC_DISCR_2B/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y54         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177     1.826 r  ADC_DISCR_2B/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.463     2.289    adc_bits_9[0]
    SLICE_X1Y54          FDRE                                         r  prev_adc_bits_9_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.273    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.302 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.195    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.575 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.275    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.304 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.872     2.175    clk_125MHz
    SLICE_X1Y54          FDRE                                         r  prev_adc_bits_9_reg[0]/C
                         clock pessimism             -0.489     1.686    
    SLICE_X1Y54          FDRE (Hold_fdre_C_D)         0.070     1.756    prev_adc_bits_9_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 ADC_DISCR_0C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@0.000ns - clk_out1_lclk_adcclk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.177ns (27.714%)  route 0.462ns (72.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.021    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.047 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.621     1.668    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.375 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.023    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.049 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.669     1.718    ADC_DISCR_0C/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y2          ISERDESE2                                    r  ADC_DISCR_0C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y2          ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.177     1.895 r  ADC_DISCR_0C/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           0.462     2.357    adc_bits_2[2]
    SLICE_X0Y2           FDRE                                         r  prev_adc_bits_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.273    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.302 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.195    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.575 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.275    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.304 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.943     2.246    clk_125MHz
    SLICE_X0Y2           FDRE                                         r  prev_adc_bits_2_reg[2]/C
                         clock pessimism             -0.493     1.754    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.070     1.824    prev_adc_bits_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.533    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_lclk_adcclk_wiz_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.000       5.640      IDELAY_X0Y14     ADC_DISCR_0C/ADC_SERDES_1/inst/pins[0].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.000       5.640      IDELAY_X0Y34     ADC_DISCR_1B/ADC_SERDES_0/inst/pins[0].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.000       5.640      IDELAY_X0Y48     ADC_DISCR_1D/ADC_SERDES_0/inst/pins[0].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.000       5.640      IDELAY_X0Y44     ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.000       5.640      IDELAY_X0Y66     ADC_DISCR_2B/ADC_SERDES_1/inst/pins[0].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.000       5.640      IDELAY_X0Y112    ADC_DISCR_3A/ADC_SERDES_0/inst/pins[0].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.000       5.640      IDELAY_X0Y140    ADC_DISCR_3C/ADC_SERDES_1/inst/pins[0].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.000       5.640      IDELAY_X0Y148    ADC_DISCR_4B/ADC_SERDES_0/inst/pins[0].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.000       5.640      IDELAY_X0Y136    ADC_DISCR_4D/ADC_SERDES_0/inst/pins[0].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.000       5.640      IDELAY_X0Y130    ADC_DISCR_4D/ADC_SERDES_1/inst/pins[0].idelaye2_bus/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y53     prev_discr_bits_14_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y53     prev_discr_bits_14_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y53     prev_discr_bits_14_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y53     prev_discr_bits_14_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y54     prev_discr_bits_15_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y54     prev_discr_bits_15_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y54     prev_discr_bits_15_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y54     prev_discr_bits_15_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y54     prev_discr_bits_15_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y54     prev_discr_bits_15_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y116     prev_adc_bits_17_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y116     prev_adc_bits_17_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y116     prev_adc_bits_17_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y10      prev_adc_bits_3_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y10      prev_adc_bits_3_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y59     prev_discr_bits_16_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y59     prev_discr_bits_16_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y59     prev_discr_bits_16_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y59     prev_discr_bits_16_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y59     prev_discr_bits_16_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_idelay_discr_clk_wiz_1
  To Clock:  clk_out2_idelay_discr_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_idelay_discr_clk_wiz_1
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.000       0.408      BUFGCTRL_X0Y2    IDELAY_DISCR_CLK_WIZ_0/inst/clkout2_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.000       0.529      ILOGIC_X1Y23     ADC_DISCR_1A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.000       0.529      ILOGIC_X1Y23     ADC_DISCR_1A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.000       0.529      ILOGIC_X1Y8      ADC_DISCR_2B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.000       0.529      ILOGIC_X1Y8      ADC_DISCR_2B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.000       0.529      ILOGIC_X1Y4      ADC_DISCR_2D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.000       0.529      ILOGIC_X1Y4      ADC_DISCR_2D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.000       0.529      ILOGIC_X1Y59     ADC_DISCR_4A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.000       0.529      ILOGIC_X1Y59     ADC_DISCR_4A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.000       0.529      ILOGIC_X1Y64     ADC_DISCR_5B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.000       211.360    MMCME2_ADV_X0Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_lclk_adcclk_wiz_1
  To Clock:  clk_out2_lclk_adcclk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_lclk_adcclk_wiz_1
Waveform(ns):       { 0.000 1.333 }
Period(ns):         2.667
Sources:            { LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.667       1.074      BUFGCTRL_X0Y1    LCLK_ADCCLK_WIZ_0/inst/clkout2_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.667       1.196      ILOGIC_X0Y2      ADC_DISCR_0C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.667       1.196      ILOGIC_X0Y2      ADC_DISCR_0C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.667       1.196      ILOGIC_X0Y14     ADC_DISCR_0C/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.667       1.196      ILOGIC_X0Y14     ADC_DISCR_0C/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.667       1.196      ILOGIC_X0Y32     ADC_DISCR_1A/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.667       1.196      ILOGIC_X0Y32     ADC_DISCR_1A/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.667       1.196      ILOGIC_X0Y48     ADC_DISCR_1D/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.667       1.196      ILOGIC_X0Y48     ADC_DISCR_1D/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.667       1.196      ILOGIC_X0Y66     ADC_DISCR_2B/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.667       210.693    MMCME2_ADV_X1Y0  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_idelay_discr_clk_wiz_1
  To Clock:  clk_out3_idelay_discr_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_idelay_discr_clk_wiz_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y3    IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/I
Min Period  n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y23     ADC_DISCR_1A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period  n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y8      ADC_DISCR_2B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period  n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y4      ADC_DISCR_2D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period  n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y59     ADC_DISCR_4A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period  n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y64     ADC_DISCR_5B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period  n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y71     ADC_DISCR_5D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period  n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y13     ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period  n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y7      ADC_DISCR_1D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period  n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y55     ADC_DISCR_3A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_idelay_discr_clk_wiz_1
  To Clock:  clkfbout_idelay_discr_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_idelay_discr_clk_wiz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y5    IDELAY_DISCR_CLK_WIZ_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_lclk_adcclk_wiz_1
  To Clock:  clkfbout_lclk_adcclk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_lclk_adcclk_wiz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y6    LCLK_ADCCLK_WIZ_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_idelay_discr_clk_wiz
  To Clock:  clk_out1_lclk_adcclk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        3.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.651ns  (required time - arrival time)
  Source:                 ADC_DISCR_3A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_12_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 0.533ns (15.046%)  route 3.010ns (84.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.869ns = ( 11.869 - 8.000 ) 
    Source Clock Delay      (SCD):    4.117ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.708     2.580    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.082     2.662 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.403     4.065    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.918     1.146 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.438     2.584    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.665 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          1.452     4.117    ADC_DISCR_3A/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y55         ISERDESE2                                    r  ADC_DISCR_3A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y55         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.533     4.650 r  ADC_DISCR_3A/DISCR_SERDES/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           3.010     7.659    discr_bits_12[0]
    SLICE_X85Y54         FDRE                                         r  prev_discr_bits_12_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.617    10.450    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    10.528 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    11.960    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     8.823 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.453    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.530 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.339    11.869    clk_125MHz
    SLICE_X85Y54         FDRE                                         r  prev_discr_bits_12_reg[0]/C
                         clock pessimism              0.134    12.003    
                         clock uncertainty           -0.646    11.357    
    SLICE_X85Y54         FDRE (Setup_fdre_C_D)       -0.047    11.310    prev_discr_bits_12_reg[0]
  -------------------------------------------------------------------
                         required time                         11.310    
                         arrival time                          -7.659    
  -------------------------------------------------------------------
                         slack                                  3.651    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.533ns (15.418%)  route 2.924ns (84.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.002ns = ( 12.002 - 8.000 ) 
    Source Clock Delay      (SCD):    4.256ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.708     2.580    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.082     2.662 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.403     4.065    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.918     1.146 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.438     2.584    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.665 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          1.591     4.256    ADC_DISCR_0C/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y13         ISERDESE2                                    r  ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y13         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     4.789 r  ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/Q7
                         net (fo=1, routed)           2.924     7.713    discr_bits_2[1]
    SLICE_X84Y13         FDRE                                         r  prev_discr_bits_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.617    10.450    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    10.528 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    11.960    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     8.823 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.453    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.530 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.472    12.002    clk_125MHz
    SLICE_X84Y13         FDRE                                         r  prev_discr_bits_2_reg[1]/C
                         clock pessimism              0.134    12.136    
                         clock uncertainty           -0.646    11.490    
    SLICE_X84Y13         FDRE (Setup_fdre_C_D)       -0.027    11.463    prev_discr_bits_2_reg[1]
  -------------------------------------------------------------------
                         required time                         11.463    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.752ns  (required time - arrival time)
  Source:                 ADC_DISCR_2A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_8_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.533ns (15.629%)  route 2.877ns (84.371%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 11.998 - 8.000 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.708     2.580    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.082     2.662 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.403     4.065    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.918     1.146 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.438     2.584    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.665 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          1.585     4.250    ADC_DISCR_2A/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y18         ISERDESE2                                    r  ADC_DISCR_2A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y18         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.533     4.783 r  ADC_DISCR_2A/DISCR_SERDES/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           2.877     7.660    discr_bits_8[0]
    SLICE_X85Y18         FDRE                                         r  prev_discr_bits_8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.617    10.450    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    10.528 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    11.960    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     8.823 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.453    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.530 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.468    11.998    clk_125MHz
    SLICE_X85Y18         FDRE                                         r  prev_discr_bits_8_reg[0]/C
                         clock pessimism              0.134    12.132    
                         clock uncertainty           -0.646    11.486    
    SLICE_X85Y18         FDRE (Setup_fdre_C_D)       -0.074    11.412    prev_discr_bits_8_reg[0]
  -------------------------------------------------------------------
                         required time                         11.412    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                  3.752    

Slack (MET) :             3.775ns  (required time - arrival time)
  Source:                 ADC_DISCR_1D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_7_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.533ns (15.620%)  route 2.879ns (84.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns = ( 12.006 - 8.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.708     2.580    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.082     2.662 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.403     4.065    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.918     1.146 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.438     2.584    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.665 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          1.595     4.260    ADC_DISCR_1D/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y7          ISERDESE2                                    r  ADC_DISCR_1D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y7          ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.533     4.793 r  ADC_DISCR_1D/DISCR_SERDES/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           2.879     7.672    discr_bits_7[2]
    SLICE_X85Y7          FDRE                                         r  prev_discr_bits_7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.617    10.450    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    10.528 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    11.960    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     8.823 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.453    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.530 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.476    12.006    clk_125MHz
    SLICE_X85Y7          FDRE                                         r  prev_discr_bits_7_reg[2]/C
                         clock pessimism              0.134    12.140    
                         clock uncertainty           -0.646    11.494    
    SLICE_X85Y7          FDRE (Setup_fdre_C_D)       -0.047    11.447    prev_discr_bits_7_reg[2]
  -------------------------------------------------------------------
                         required time                         11.447    
                         arrival time                          -7.672    
  -------------------------------------------------------------------
                         slack                                  3.775    

Slack (MET) :             3.793ns  (required time - arrival time)
  Source:                 ADC_DISCR_1C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_6_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 0.533ns (15.661%)  route 2.870ns (84.339%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.999ns = ( 11.999 - 8.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.708     2.580    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.082     2.662 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.403     4.065    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.918     1.146 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.438     2.584    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.665 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          1.587     4.252    ADC_DISCR_1C/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y16         ISERDESE2                                    r  ADC_DISCR_1C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.533     4.785 r  ADC_DISCR_1C/DISCR_SERDES/inst/pins[0].iserdese2_master/Q3
                         net (fo=1, routed)           2.870     7.655    discr_bits_6[5]
    SLICE_X85Y17         FDRE                                         r  prev_discr_bits_6_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.617    10.450    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    10.528 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    11.960    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     8.823 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.453    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.530 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.469    11.999    clk_125MHz
    SLICE_X85Y17         FDRE                                         r  prev_discr_bits_6_reg[5]/C
                         clock pessimism              0.134    12.133    
                         clock uncertainty           -0.646    11.487    
    SLICE_X85Y17         FDRE (Setup_fdre_C_D)       -0.039    11.448    prev_discr_bits_6_reg[5]
  -------------------------------------------------------------------
                         required time                         11.448    
                         arrival time                          -7.655    
  -------------------------------------------------------------------
                         slack                                  3.793    

Slack (MET) :             3.802ns  (required time - arrival time)
  Source:                 ADC_DISCR_2C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.533ns (15.803%)  route 2.840ns (84.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns = ( 12.006 - 8.000 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.708     2.580    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.082     2.662 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.403     4.065    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.918     1.146 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.438     2.584    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.665 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          1.596     4.261    ADC_DISCR_2C/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y3          ISERDESE2                                    r  ADC_DISCR_2C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y3          ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.533     4.794 r  ADC_DISCR_2C/DISCR_SERDES/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           2.840     7.634    discr_bits_10[2]
    SLICE_X85Y3          FDRE                                         r  prev_discr_bits_10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.617    10.450    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    10.528 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    11.960    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     8.823 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.453    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.530 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.476    12.006    clk_125MHz
    SLICE_X85Y3          FDRE                                         r  prev_discr_bits_10_reg[2]/C
                         clock pessimism              0.134    12.140    
                         clock uncertainty           -0.646    11.494    
    SLICE_X85Y3          FDRE (Setup_fdre_C_D)       -0.059    11.435    prev_discr_bits_10_reg[2]
  -------------------------------------------------------------------
                         required time                         11.435    
                         arrival time                          -7.634    
  -------------------------------------------------------------------
                         slack                                  3.802    

Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 ADC_DISCR_5B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_21_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.533ns (15.707%)  route 2.860ns (84.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 11.862 - 8.000 ) 
    Source Clock Delay      (SCD):    4.110ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.708     2.580    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.082     2.662 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.403     4.065    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.918     1.146 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.438     2.584    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.665 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          1.445     4.110    ADC_DISCR_5B/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y64         ISERDESE2                                    r  ADC_DISCR_5B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y64         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.533     4.643 r  ADC_DISCR_5B/DISCR_SERDES/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           2.860     7.503    discr_bits_21[0]
    SLICE_X85Y67         FDRE                                         r  prev_discr_bits_21_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.617    10.450    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    10.528 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    11.960    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     8.823 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.453    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.530 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.332    11.862    clk_125MHz
    SLICE_X85Y67         FDRE                                         r  prev_discr_bits_21_reg[0]/C
                         clock pessimism              0.134    11.996    
                         clock uncertainty           -0.646    11.350    
    SLICE_X85Y67         FDRE (Setup_fdre_C_D)       -0.032    11.318    prev_discr_bits_21_reg[0]
  -------------------------------------------------------------------
                         required time                         11.318    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 ADC_DISCR_2B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_9_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.533ns (15.863%)  route 2.827ns (84.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.005ns = ( 12.005 - 8.000 ) 
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.708     2.580    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.082     2.662 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.403     4.065    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.918     1.146 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.438     2.584    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.665 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          1.594     4.259    ADC_DISCR_2B/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y8          ISERDESE2                                    r  ADC_DISCR_2B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y8          ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.533     4.792 r  ADC_DISCR_2B/DISCR_SERDES/inst/pins[0].iserdese2_master/Q3
                         net (fo=1, routed)           2.827     7.619    discr_bits_9[5]
    SLICE_X85Y8          FDRE                                         r  prev_discr_bits_9_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.617    10.450    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    10.528 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    11.960    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     8.823 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.453    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.530 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.475    12.005    clk_125MHz
    SLICE_X85Y8          FDRE                                         r  prev_discr_bits_9_reg[5]/C
                         clock pessimism              0.134    12.139    
                         clock uncertainty           -0.646    11.493    
    SLICE_X85Y8          FDRE (Setup_fdre_C_D)       -0.059    11.434    prev_discr_bits_9_reg[5]
  -------------------------------------------------------------------
                         required time                         11.434    
                         arrival time                          -7.619    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 ADC_DISCR_0A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.533ns (15.859%)  route 2.828ns (84.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 12.000 - 8.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.708     2.580    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.082     2.662 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.403     4.065    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.918     1.146 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.438     2.584    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.665 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          1.586     4.251    ADC_DISCR_0A/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y17         ISERDESE2                                    r  ADC_DISCR_0A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y17         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     4.784 r  ADC_DISCR_0A/DISCR_SERDES/inst/pins[0].iserdese2_master/Q7
                         net (fo=1, routed)           2.828     7.612    discr_bits_0[1]
    SLICE_X85Y16         FDRE                                         r  prev_discr_bits_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.617    10.450    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    10.528 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    11.960    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     8.823 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.453    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.530 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.470    12.000    clk_125MHz
    SLICE_X85Y16         FDRE                                         r  prev_discr_bits_0_reg[1]/C
                         clock pessimism              0.134    12.134    
                         clock uncertainty           -0.646    11.488    
    SLICE_X85Y16         FDRE (Setup_fdre_C_D)       -0.059    11.429    prev_discr_bits_0_reg[1]
  -------------------------------------------------------------------
                         required time                         11.429    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 0.533ns (15.878%)  route 2.824ns (84.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.002ns = ( 12.002 - 8.000 ) 
    Source Clock Delay      (SCD):    4.256ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.708     2.580    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.082     2.662 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.403     4.065    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.918     1.146 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.438     2.584    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.665 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          1.591     4.256    ADC_DISCR_0C/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y13         ISERDESE2                                    r  ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y13         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.533     4.789 r  ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/Q3
                         net (fo=1, routed)           2.824     7.613    discr_bits_2[5]
    SLICE_X85Y13         FDRE                                         r  prev_discr_bits_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.617    10.450    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    10.528 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    11.960    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     8.823 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.453    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.530 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.472    12.002    clk_125MHz
    SLICE_X85Y13         FDRE                                         r  prev_discr_bits_2_reg[5]/C
                         clock pessimism              0.134    12.136    
                         clock uncertainty           -0.646    11.490    
    SLICE_X85Y13         FDRE (Setup_fdre_C_D)       -0.059    11.431    prev_discr_bits_2_reg[5]
  -------------------------------------------------------------------
                         required time                         11.431    
                         arrival time                          -7.613    
  -------------------------------------------------------------------
                         slack                                  3.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 ADC_DISCR_2D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_11_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.177ns (12.442%)  route 1.246ns (87.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.640     1.014    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.041 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.556     1.596    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.523 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.494     1.017    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          0.667     1.710    ADC_DISCR_2D/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y4          ISERDESE2                                    r  ADC_DISCR_2D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y4          ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177     1.887 r  ADC_DISCR_2D/DISCR_SERDES/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           1.246     3.133    discr_bits_11[0]
    SLICE_X85Y4          FDRE                                         r  prev_discr_bits_11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.695     1.099    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.129 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.023    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.941     2.072    clk_125MHz
    SLICE_X85Y4          FDRE                                         r  prev_discr_bits_11_reg[0]/C
                         clock pessimism             -0.089     1.983    
                         clock uncertainty            0.646     2.629    
    SLICE_X85Y4          FDRE (Hold_fdre_C_D)         0.046     2.675    prev_discr_bits_11_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.675    
                         arrival time                           3.133    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.177ns (11.810%)  route 1.322ns (88.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.640     1.014    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.041 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.556     1.596    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.523 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.494     1.017    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          0.663     1.706    ADC_DISCR_0C/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y13         ISERDESE2                                    r  ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y13         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177     1.883 r  ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           1.322     3.205    discr_bits_2[0]
    SLICE_X84Y13         FDRE                                         r  prev_discr_bits_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.695     1.099    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.129 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.023    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.936     2.067    clk_125MHz
    SLICE_X84Y13         FDRE                                         r  prev_discr_bits_2_reg[0]/C
                         clock pessimism             -0.089     1.978    
                         clock uncertainty            0.646     2.624    
    SLICE_X84Y13         FDRE (Hold_fdre_C_D)         0.059     2.683    prev_discr_bits_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           3.205    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 ADC_DISCR_4B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_17_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.177ns (11.859%)  route 1.316ns (88.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.640     1.014    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.041 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.556     1.596    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.523 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.494     1.017    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          0.602     1.644    ADC_DISCR_4B/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y51         ISERDESE2                                    r  ADC_DISCR_4B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y51         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.177     1.821 r  ADC_DISCR_4B/DISCR_SERDES/inst/pins[0].iserdese2_master/Q7
                         net (fo=1, routed)           1.316     3.137    discr_bits_17[1]
    SLICE_X84Y51         FDRE                                         r  prev_discr_bits_17_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.695     1.099    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.129 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.023    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.872     2.003    clk_125MHz
    SLICE_X84Y51         FDRE                                         r  prev_discr_bits_17_reg[1]/C
                         clock pessimism             -0.089     1.914    
                         clock uncertainty            0.646     2.560    
    SLICE_X84Y51         FDRE (Hold_fdre_C_D)         0.052     2.612    prev_discr_bits_17_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.612    
                         arrival time                           3.137    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 ADC_DISCR_4D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_19_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.177ns (11.810%)  route 1.322ns (88.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.640     1.014    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.041 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.556     1.596    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.523 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.494     1.017    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          0.594     1.636    ADC_DISCR_4D/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y68         ISERDESE2                                    r  ADC_DISCR_4D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y68         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177     1.813 r  ADC_DISCR_4D/DISCR_SERDES/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           1.322     3.135    discr_bits_19[0]
    SLICE_X84Y68         FDRE                                         r  prev_discr_bits_19_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.695     1.099    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.129 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.023    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.862     1.993    clk_125MHz
    SLICE_X84Y68         FDRE                                         r  prev_discr_bits_19_reg[0]/C
                         clock pessimism             -0.089     1.904    
                         clock uncertainty            0.646     2.550    
    SLICE_X84Y68         FDRE (Hold_fdre_C_D)         0.059     2.609    prev_discr_bits_19_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.609    
                         arrival time                           3.135    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 ADC_DISCR_0D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.177ns (11.775%)  route 1.326ns (88.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.640     1.014    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.041 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.556     1.596    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.523 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.494     1.017    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          0.663     1.706    ADC_DISCR_0D/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y14         ISERDESE2                                    r  ADC_DISCR_0D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y14         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177     1.883 r  ADC_DISCR_0D/DISCR_SERDES/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           1.326     3.209    discr_bits_3[0]
    SLICE_X84Y14         FDRE                                         r  prev_discr_bits_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.695     1.099    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.129 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.023    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.936     2.067    clk_125MHz
    SLICE_X84Y14         FDRE                                         r  prev_discr_bits_3_reg[0]/C
                         clock pessimism             -0.089     1.978    
                         clock uncertainty            0.646     2.624    
    SLICE_X84Y14         FDRE (Hold_fdre_C_D)         0.059     2.683    prev_discr_bits_3_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           3.209    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 ADC_DISCR_2A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_8_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.177ns (11.687%)  route 1.338ns (88.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.640     1.014    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.041 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.556     1.596    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.523 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.494     1.017    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          0.660     1.703    ADC_DISCR_2A/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y18         ISERDESE2                                    r  ADC_DISCR_2A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y18         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.177     1.880 r  ADC_DISCR_2A/DISCR_SERDES/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.338     3.217    discr_bits_8[4]
    SLICE_X85Y18         FDRE                                         r  prev_discr_bits_8_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.695     1.099    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.129 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.023    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.932     2.063    clk_125MHz
    SLICE_X85Y18         FDRE                                         r  prev_discr_bits_8_reg[4]/C
                         clock pessimism             -0.089     1.974    
                         clock uncertainty            0.646     2.620    
    SLICE_X85Y18         FDRE (Hold_fdre_C_D)         0.070     2.690    prev_discr_bits_8_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.690    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 ADC_DISCR_2B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_9_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.177ns (11.807%)  route 1.322ns (88.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.640     1.014    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.041 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.556     1.596    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.523 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.494     1.017    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          0.666     1.709    ADC_DISCR_2B/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y8          ISERDESE2                                    r  ADC_DISCR_2B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y8          ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.177     1.886 r  ADC_DISCR_2B/DISCR_SERDES/inst/pins[0].iserdese2_master/Q5
                         net (fo=1, routed)           1.322     3.208    discr_bits_9[3]
    SLICE_X84Y8          FDRE                                         r  prev_discr_bits_9_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.695     1.099    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.129 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.023    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.940     2.071    clk_125MHz
    SLICE_X84Y8          FDRE                                         r  prev_discr_bits_9_reg[3]/C
                         clock pessimism             -0.089     1.982    
                         clock uncertainty            0.646     2.628    
    SLICE_X84Y8          FDRE (Hold_fdre_C_D)         0.052     2.680    prev_discr_bits_9_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.680    
                         arrival time                           3.208    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 ADC_DISCR_5C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_22_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.177ns (11.761%)  route 1.328ns (88.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.640     1.014    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.041 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.556     1.596    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.523 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.494     1.017    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          0.593     1.635    ADC_DISCR_5C/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y69         ISERDESE2                                    r  ADC_DISCR_5C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y69         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.177     1.812 r  ADC_DISCR_5C/DISCR_SERDES/inst/pins[0].iserdese2_master/Q7
                         net (fo=1, routed)           1.328     3.140    discr_bits_22[1]
    SLICE_X84Y69         FDRE                                         r  prev_discr_bits_22_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.695     1.099    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.129 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.023    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.861     1.992    clk_125MHz
    SLICE_X84Y69         FDRE                                         r  prev_discr_bits_22_reg[1]/C
                         clock pessimism             -0.089     1.903    
                         clock uncertainty            0.646     2.549    
    SLICE_X84Y69         FDRE (Hold_fdre_C_D)         0.063     2.612    prev_discr_bits_22_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.612    
                         arrival time                           3.140    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 ADC_DISCR_4B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_17_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.177ns (11.775%)  route 1.326ns (88.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.640     1.014    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.041 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.556     1.596    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.523 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.494     1.017    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          0.602     1.644    ADC_DISCR_4B/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y51         ISERDESE2                                    r  ADC_DISCR_4B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y51         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177     1.821 r  ADC_DISCR_4B/DISCR_SERDES/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           1.326     3.148    discr_bits_17[0]
    SLICE_X84Y51         FDRE                                         r  prev_discr_bits_17_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.695     1.099    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.129 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.023    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.872     2.003    clk_125MHz
    SLICE_X84Y51         FDRE                                         r  prev_discr_bits_17_reg[0]/C
                         clock pessimism             -0.089     1.914    
                         clock uncertainty            0.646     2.560    
    SLICE_X84Y51         FDRE (Hold_fdre_C_D)         0.059     2.619    prev_discr_bits_17_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.619    
                         arrival time                           3.148    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 ADC_DISCR_1B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_5_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.177ns (11.681%)  route 1.338ns (88.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.640     1.014    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.041 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.556     1.596    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.523 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.494     1.017    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          0.654     1.697    ADC_DISCR_1B/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y24         ISERDESE2                                    r  ADC_DISCR_1B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y24         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.177     1.874 r  ADC_DISCR_1B/DISCR_SERDES/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.338     3.212    discr_bits_5[4]
    SLICE_X85Y24         FDRE                                         r  prev_discr_bits_5_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.695     1.099    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.129 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.023    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.925     2.056    clk_125MHz
    SLICE_X85Y24         FDRE                                         r  prev_discr_bits_5_reg[4]/C
                         clock pessimism             -0.089     1.967    
                         clock uncertainty            0.646     2.613    
    SLICE_X85Y24         FDRE (Hold_fdre_C_D)         0.070     2.683    prev_discr_bits_5_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           3.212    
  -------------------------------------------------------------------
                         slack                                  0.529    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_lclk_adcclk_wiz_1
  To Clock:  clk_out1_lclk_adcclk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        5.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.342ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.430ns  (required time - arrival time)
  Source:                 ADC_DISCR_0B/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.533ns (27.765%)  route 1.387ns (72.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.011ns = ( 12.011 - 8.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.897    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.978 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.544     4.522    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.335     1.187 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     2.900    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.981 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.599     4.580    ADC_DISCR_0B/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y4          ISERDESE2                                    r  ADC_DISCR_0B/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y4          ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     5.113 r  ADC_DISCR_0B/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.387     6.500    adc_bits_1[2]
    SLICE_X0Y4           FDRE                                         r  prev_adc_bits_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.617    10.450    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    10.528 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    11.960    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     8.823 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.453    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.530 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.481    12.011    clk_125MHz
    SLICE_X0Y4           FDRE                                         r  prev_adc_bits_1_reg[2]/C
                         clock pessimism              0.073    12.084    
                         clock uncertainty           -0.107    11.977    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)       -0.047    11.930    prev_adc_bits_1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.930    
                         arrival time                          -6.500    
  -------------------------------------------------------------------
                         slack                                  5.430    

Slack (MET) :             5.472ns  (required time - arrival time)
  Source:                 ADC_DISCR_1C/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_6_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.533ns (28.307%)  route 1.350ns (71.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.011ns = ( 12.011 - 8.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.897    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.978 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.544     4.522    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.335     1.187 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     2.900    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.981 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.599     4.580    ADC_DISCR_1C/ADC_SERDES_1/inst/clk_div_in
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC_DISCR_1C/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y46         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     5.113 r  ADC_DISCR_1C/ADC_SERDES_1/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.350     6.463    adc_bits_6[8]
    SLICE_X0Y46          FDRE                                         r  prev_adc_bits_6_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.617    10.450    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    10.528 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    11.960    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     8.823 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.453    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.530 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.481    12.011    clk_125MHz
    SLICE_X0Y46          FDRE                                         r  prev_adc_bits_6_reg[8]/C
                         clock pessimism              0.073    12.084    
                         clock uncertainty           -0.107    11.977    
    SLICE_X0Y46          FDRE (Setup_fdre_C_D)       -0.042    11.935    prev_adc_bits_6_reg[8]
  -------------------------------------------------------------------
                         required time                         11.935    
                         arrival time                          -6.463    
  -------------------------------------------------------------------
                         slack                                  5.472    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 ADC_DISCR_2D/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_11_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.533ns (28.354%)  route 1.347ns (71.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 11.868 - 8.000 ) 
    Source Clock Delay      (SCD):    4.431ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.897    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.978 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.544     4.522    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.335     1.187 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     2.900    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.981 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.450     4.431    ADC_DISCR_2D/ADC_SERDES_1/inst/clk_div_in
    ILOGIC_X0Y62         ISERDESE2                                    r  ADC_DISCR_2D/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y62         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     4.964 r  ADC_DISCR_2D/ADC_SERDES_1/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.347     6.311    adc_bits_11[8]
    SLICE_X0Y62          FDRE                                         r  prev_adc_bits_11_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.617    10.450    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    10.528 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    11.960    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     8.823 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.453    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.530 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.338    11.868    clk_125MHz
    SLICE_X0Y62          FDRE                                         r  prev_adc_bits_11_reg[8]/C
                         clock pessimism              0.066    11.934    
                         clock uncertainty           -0.107    11.826    
    SLICE_X0Y62          FDRE (Setup_fdre_C_D)       -0.042    11.784    prev_adc_bits_11_reg[8]
  -------------------------------------------------------------------
                         required time                         11.784    
                         arrival time                          -6.311    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.475ns  (required time - arrival time)
  Source:                 ADC_DISCR_5A/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_20_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.533ns (28.354%)  route 1.347ns (71.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.015ns = ( 12.015 - 8.000 ) 
    Source Clock Delay      (SCD):    4.585ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.897    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.978 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.544     4.522    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.335     1.187 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     2.900    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.981 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.604     4.585    ADC_DISCR_5A/ADC_SERDES_1/inst/clk_div_in
    ILOGIC_X0Y154        ISERDESE2                                    r  ADC_DISCR_5A/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y154        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     5.118 r  ADC_DISCR_5A/ADC_SERDES_1/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.347     6.465    adc_bits_20[8]
    SLICE_X0Y154         FDRE                                         r  prev_adc_bits_20_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.617    10.450    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    10.528 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    11.960    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     8.823 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.453    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.530 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.485    12.015    clk_125MHz
    SLICE_X0Y154         FDRE                                         r  prev_adc_bits_20_reg[8]/C
                         clock pessimism              0.074    12.089    
                         clock uncertainty           -0.107    11.982    
    SLICE_X0Y154         FDRE (Setup_fdre_C_D)       -0.042    11.940    prev_adc_bits_20_reg[8]
  -------------------------------------------------------------------
                         required time                         11.940    
                         arrival time                          -6.465    
  -------------------------------------------------------------------
                         slack                                  5.475    

Slack (MET) :             5.475ns  (required time - arrival time)
  Source:                 ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_7_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.533ns (28.354%)  route 1.347ns (71.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.011ns = ( 12.011 - 8.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.897    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.978 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.544     4.522    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.335     1.187 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     2.900    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.981 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.599     4.580    ADC_DISCR_1D/ADC_SERDES_1/inst/clk_div_in
    ILOGIC_X0Y44         ISERDESE2                                    r  ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y44         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     5.113 r  ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.347     6.460    adc_bits_7[8]
    SLICE_X0Y44          FDRE                                         r  prev_adc_bits_7_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.617    10.450    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    10.528 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    11.960    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     8.823 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.453    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.530 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.481    12.011    clk_125MHz
    SLICE_X0Y44          FDRE                                         r  prev_adc_bits_7_reg[8]/C
                         clock pessimism              0.073    12.084    
                         clock uncertainty           -0.107    11.977    
    SLICE_X0Y44          FDRE (Setup_fdre_C_D)       -0.042    11.935    prev_adc_bits_7_reg[8]
  -------------------------------------------------------------------
                         required time                         11.935    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                  5.475    

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 ADC_DISCR_5B/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_21_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.533ns (28.354%)  route 1.347ns (71.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.013ns = ( 12.013 - 8.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.897    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.978 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.544     4.522    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.335     1.187 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     2.900    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.981 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.601     4.582    ADC_DISCR_5B/ADC_SERDES_1/inst/clk_div_in
    ILOGIC_X0Y160        ISERDESE2                                    r  ADC_DISCR_5B/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y160        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     5.115 r  ADC_DISCR_5B/ADC_SERDES_1/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.347     6.462    adc_bits_21[8]
    SLICE_X0Y160         FDRE                                         r  prev_adc_bits_21_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.617    10.450    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    10.528 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    11.960    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     8.823 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.453    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.530 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.483    12.013    clk_125MHz
    SLICE_X0Y160         FDRE                                         r  prev_adc_bits_21_reg[8]/C
                         clock pessimism              0.074    12.087    
                         clock uncertainty           -0.107    11.980    
    SLICE_X0Y160         FDRE (Setup_fdre_C_D)       -0.042    11.938    prev_adc_bits_21_reg[8]
  -------------------------------------------------------------------
                         required time                         11.938    
                         arrival time                          -6.462    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 ADC_DISCR_1B/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_5_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.533ns (28.354%)  route 1.347ns (71.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.007ns = ( 12.007 - 8.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.897    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.978 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.544     4.522    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.335     1.187 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     2.900    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.981 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.594     4.575    ADC_DISCR_1B/ADC_SERDES_1/inst/clk_div_in
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC_DISCR_1B/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y36         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     5.108 r  ADC_DISCR_1B/ADC_SERDES_1/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.347     6.455    adc_bits_5[8]
    SLICE_X0Y36          FDRE                                         r  prev_adc_bits_5_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.617    10.450    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    10.528 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    11.960    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     8.823 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.453    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.530 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.477    12.007    clk_125MHz
    SLICE_X0Y36          FDRE                                         r  prev_adc_bits_5_reg[8]/C
                         clock pessimism              0.073    12.080    
                         clock uncertainty           -0.107    11.973    
    SLICE_X0Y36          FDRE (Setup_fdre_C_D)       -0.042    11.931    prev_adc_bits_5_reg[8]
  -------------------------------------------------------------------
                         required time                         11.931    
                         arrival time                          -6.455    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 ADC_DISCR_0A/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.533ns (28.354%)  route 1.347ns (71.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.011ns = ( 12.011 - 8.000 ) 
    Source Clock Delay      (SCD):    4.579ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.897    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.978 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.544     4.522    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.335     1.187 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     2.900    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.981 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.598     4.579    ADC_DISCR_0A/ADC_SERDES_1/inst/clk_div_in
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC_DISCR_0A/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     5.112 r  ADC_DISCR_0A/ADC_SERDES_1/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.347     6.459    adc_bits_0[8]
    SLICE_X0Y6           FDRE                                         r  prev_adc_bits_0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.617    10.450    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    10.528 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    11.960    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     8.823 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.453    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.530 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.481    12.011    clk_125MHz
    SLICE_X0Y6           FDRE                                         r  prev_adc_bits_0_reg[8]/C
                         clock pessimism              0.073    12.084    
                         clock uncertainty           -0.107    11.977    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)       -0.042    11.935    prev_adc_bits_0_reg[8]
  -------------------------------------------------------------------
                         required time                         11.935    
                         arrival time                          -6.459    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 ADC_DISCR_5C/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_22_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.533ns (28.354%)  route 1.347ns (71.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.015ns = ( 12.015 - 8.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.897    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.978 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.544     4.522    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.335     1.187 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     2.900    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.981 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.603     4.584    ADC_DISCR_5C/ADC_SERDES_1/inst/clk_div_in
    ILOGIC_X0Y156        ISERDESE2                                    r  ADC_DISCR_5C/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y156        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     5.117 r  ADC_DISCR_5C/ADC_SERDES_1/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.347     6.464    adc_bits_22[8]
    SLICE_X0Y156         FDRE                                         r  prev_adc_bits_22_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.617    10.450    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    10.528 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    11.960    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     8.823 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.453    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.530 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.485    12.015    clk_125MHz
    SLICE_X0Y156         FDRE                                         r  prev_adc_bits_22_reg[8]/C
                         clock pessimism              0.074    12.089    
                         clock uncertainty           -0.107    11.982    
    SLICE_X0Y156         FDRE (Setup_fdre_C_D)       -0.042    11.940    prev_adc_bits_22_reg[8]
  -------------------------------------------------------------------
                         required time                         11.940    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 ADC_DISCR_2B/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_9_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.533ns (28.354%)  route 1.347ns (71.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 11.865 - 8.000 ) 
    Source Clock Delay      (SCD):    4.426ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.897    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.978 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.544     4.522    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.335     1.187 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     2.900    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.981 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.445     4.426    ADC_DISCR_2B/ADC_SERDES_1/inst/clk_div_in
    ILOGIC_X0Y66         ISERDESE2                                    r  ADC_DISCR_2B/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y66         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     4.959 r  ADC_DISCR_2B/ADC_SERDES_1/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.347     6.306    adc_bits_9[8]
    SLICE_X0Y66          FDRE                                         r  prev_adc_bits_9_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.617    10.450    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    10.528 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    11.960    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     8.823 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.453    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.530 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.335    11.865    clk_125MHz
    SLICE_X0Y66          FDRE                                         r  prev_adc_bits_9_reg[8]/C
                         clock pessimism              0.066    11.931    
                         clock uncertainty           -0.107    11.823    
    SLICE_X0Y66          FDRE (Setup_fdre_C_D)       -0.042    11.781    prev_adc_bits_9_reg[8]
  -------------------------------------------------------------------
                         required time                         11.781    
                         arrival time                          -6.306    
  -------------------------------------------------------------------
                         slack                                  5.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 ADC_DISCR_0C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.177ns (27.635%)  route 0.463ns (72.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.021    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.047 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.621     1.668    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.375 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.023    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.049 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.669     1.718    ADC_DISCR_0C/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y2          ISERDESE2                                    r  ADC_DISCR_0C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y2          ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.177     1.895 r  ADC_DISCR_0C/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q1
                         net (fo=1, routed)           0.463     2.358    adc_bits_2[5]
    SLICE_X0Y2           FDRE                                         r  prev_adc_bits_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.695     1.099    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.129 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.023    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.943     2.074    clk_125MHz
    SLICE_X0Y2           FDRE                                         r  prev_adc_bits_2_reg[5]/C
                         clock pessimism             -0.237     1.837    
                         clock uncertainty            0.107     1.944    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.072     2.016    prev_adc_bits_2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 ADC_DISCR_3C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_14_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.177ns (27.673%)  route 0.463ns (72.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.021    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.047 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.621     1.668    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.375 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.023    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.049 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.597     1.645    ADC_DISCR_3C/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y110        ISERDESE2                                    r  ADC_DISCR_3C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y110        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177     1.822 r  ADC_DISCR_3C/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.463     2.285    adc_bits_14[0]
    SLICE_X1Y110         FDRE                                         r  prev_adc_bits_14_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.695     1.099    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.129 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.023    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.867     1.999    clk_125MHz
    SLICE_X1Y110         FDRE                                         r  prev_adc_bits_14_reg[0]/C
                         clock pessimism             -0.234     1.765    
                         clock uncertainty            0.107     1.873    
    SLICE_X1Y110         FDRE (Hold_fdre_C_D)         0.070     1.943    prev_adc_bits_14_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 ADC_DISCR_2C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_10_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.177ns (27.673%)  route 0.463ns (72.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.021    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.047 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.621     1.668    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.375 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.023    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.049 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.601     1.649    ADC_DISCR_2C/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y56         ISERDESE2                                    r  ADC_DISCR_2C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177     1.826 r  ADC_DISCR_2C/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.463     2.289    adc_bits_10[0]
    SLICE_X1Y56          FDRE                                         r  prev_adc_bits_10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.695     1.099    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.129 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.023    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.872     2.003    clk_125MHz
    SLICE_X1Y56          FDRE                                         r  prev_adc_bits_10_reg[0]/C
                         clock pessimism             -0.234     1.769    
                         clock uncertainty            0.107     1.876    
    SLICE_X1Y56          FDRE (Hold_fdre_C_D)         0.070     1.946    prev_adc_bits_10_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 ADC_DISCR_2D/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_11_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.177ns (27.673%)  route 0.463ns (72.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.021    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.047 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.621     1.668    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.375 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.023    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.049 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.599     1.647    ADC_DISCR_2D/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y60         ISERDESE2                                    r  ADC_DISCR_2D/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y60         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177     1.824 r  ADC_DISCR_2D/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.463     2.287    adc_bits_11[0]
    SLICE_X1Y60          FDRE                                         r  prev_adc_bits_11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.695     1.099    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.129 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.023    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.870     2.001    clk_125MHz
    SLICE_X1Y60          FDRE                                         r  prev_adc_bits_11_reg[0]/C
                         clock pessimism             -0.234     1.767    
                         clock uncertainty            0.107     1.874    
    SLICE_X1Y60          FDRE (Hold_fdre_C_D)         0.070     1.944    prev_adc_bits_11_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 ADC_DISCR_2B/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_9_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.177ns (27.673%)  route 0.463ns (72.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.021    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.047 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.621     1.668    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.375 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.023    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.049 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.601     1.649    ADC_DISCR_2B/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y54         ISERDESE2                                    r  ADC_DISCR_2B/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y54         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177     1.826 r  ADC_DISCR_2B/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.463     2.289    adc_bits_9[0]
    SLICE_X1Y54          FDRE                                         r  prev_adc_bits_9_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.695     1.099    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.129 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.023    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.872     2.003    clk_125MHz
    SLICE_X1Y54          FDRE                                         r  prev_adc_bits_9_reg[0]/C
                         clock pessimism             -0.234     1.769    
                         clock uncertainty            0.107     1.876    
    SLICE_X1Y54          FDRE (Hold_fdre_C_D)         0.070     1.946    prev_adc_bits_9_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 ADC_DISCR_3B/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_13_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.177ns (27.673%)  route 0.463ns (72.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.021    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.047 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.621     1.668    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.375 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.023    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.049 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.599     1.647    ADC_DISCR_3B/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y106        ISERDESE2                                    r  ADC_DISCR_3B/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y106        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177     1.824 r  ADC_DISCR_3B/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.463     2.287    adc_bits_13[0]
    SLICE_X1Y106         FDRE                                         r  prev_adc_bits_13_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.695     1.099    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.129 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.023    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.869     2.001    clk_125MHz
    SLICE_X1Y106         FDRE                                         r  prev_adc_bits_13_reg[0]/C
                         clock pessimism             -0.234     1.767    
                         clock uncertainty            0.107     1.875    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.070     1.945    prev_adc_bits_13_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 ADC_DISCR_3D/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_15_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.177ns (27.673%)  route 0.463ns (72.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.021    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.047 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.621     1.668    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.375 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.023    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.049 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.598     1.646    ADC_DISCR_3D/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y108        ISERDESE2                                    r  ADC_DISCR_3D/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y108        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177     1.823 r  ADC_DISCR_3D/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.463     2.286    adc_bits_15[0]
    SLICE_X1Y108         FDRE                                         r  prev_adc_bits_15_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.695     1.099    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.129 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.023    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.868     2.000    clk_125MHz
    SLICE_X1Y108         FDRE                                         r  prev_adc_bits_15_reg[0]/C
                         clock pessimism             -0.234     1.766    
                         clock uncertainty            0.107     1.874    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.070     1.944    prev_adc_bits_15_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 ADC_DISCR_4A/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_16_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.177ns (27.673%)  route 0.463ns (72.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.021    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.047 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.621     1.668    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.375 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.023    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.049 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.599     1.647    ADC_DISCR_4A/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y144        ISERDESE2                                    r  ADC_DISCR_4A/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y144        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177     1.824 r  ADC_DISCR_4A/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.463     2.287    adc_bits_16[0]
    SLICE_X1Y144         FDRE                                         r  prev_adc_bits_16_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.695     1.099    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.129 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.023    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.869     2.001    clk_125MHz
    SLICE_X1Y144         FDRE                                         r  prev_adc_bits_16_reg[0]/C
                         clock pessimism             -0.234     1.767    
                         clock uncertainty            0.107     1.875    
    SLICE_X1Y144         FDRE (Hold_fdre_C_D)         0.070     1.945    prev_adc_bits_16_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 ADC_DISCR_4C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_18_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.177ns (27.673%)  route 0.463ns (72.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.021    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.047 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.621     1.668    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.375 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.023    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.049 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.599     1.647    ADC_DISCR_4C/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y146        ISERDESE2                                    r  ADC_DISCR_4C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177     1.824 r  ADC_DISCR_4C/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.463     2.287    adc_bits_18[0]
    SLICE_X1Y146         FDRE                                         r  prev_adc_bits_18_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.695     1.099    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.129 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.023    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.869     2.001    clk_125MHz
    SLICE_X1Y146         FDRE                                         r  prev_adc_bits_18_reg[0]/C
                         clock pessimism             -0.234     1.767    
                         clock uncertainty            0.107     1.875    
    SLICE_X1Y146         FDRE (Hold_fdre_C_D)         0.070     1.945    prev_adc_bits_18_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 ADC_DISCR_0C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.177ns (27.714%)  route 0.462ns (72.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.021    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.047 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.621     1.668    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.375 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.023    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.049 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.669     1.718    ADC_DISCR_0C/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y2          ISERDESE2                                    r  ADC_DISCR_0C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y2          ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.177     1.895 r  ADC_DISCR_0C/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           0.462     2.357    adc_bits_2[2]
    SLICE_X0Y2           FDRE                                         r  prev_adc_bits_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.695     1.099    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.129 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.023    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.943     2.074    clk_125MHz
    SLICE_X0Y2           FDRE                                         r  prev_adc_bits_2_reg[2]/C
                         clock pessimism             -0.237     1.837    
                         clock uncertainty            0.107     1.944    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.070     2.014    prev_adc_bits_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.343    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_idelay_discr_clk_wiz_1
  To Clock:  clk_out1_lclk_adcclk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        3.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.201ns  (required time - arrival time)
  Source:                 ADC_DISCR_3A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_12_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 0.533ns (15.046%)  route 3.010ns (84.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.869ns = ( 11.869 - 8.000 ) 
    Source Clock Delay      (SCD):    4.433ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.897    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.978 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.403     4.381    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.918     1.462 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.438     2.900    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.981 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          1.452     4.433    ADC_DISCR_3A/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y55         ISERDESE2                                    r  ADC_DISCR_3A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y55         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.533     4.966 r  ADC_DISCR_3A/DISCR_SERDES/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           3.010     7.975    discr_bits_12[0]
    SLICE_X85Y54         FDRE                                         r  prev_discr_bits_12_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.617    10.450    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    10.528 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    11.960    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     8.823 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.453    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.530 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.339    11.869    clk_125MHz
    SLICE_X85Y54         FDRE                                         r  prev_discr_bits_12_reg[0]/C
                         clock pessimism              0.000    11.869    
                         clock uncertainty           -0.646    11.223    
    SLICE_X85Y54         FDRE (Setup_fdre_C_D)       -0.047    11.176    prev_discr_bits_12_reg[0]
  -------------------------------------------------------------------
                         required time                         11.176    
                         arrival time                          -7.975    
  -------------------------------------------------------------------
                         slack                                  3.201    

Slack (MET) :             3.300ns  (required time - arrival time)
  Source:                 ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.533ns (15.418%)  route 2.924ns (84.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.002ns = ( 12.002 - 8.000 ) 
    Source Clock Delay      (SCD):    4.572ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.897    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.978 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.403     4.381    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.918     1.462 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.438     2.900    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.981 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          1.591     4.572    ADC_DISCR_0C/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y13         ISERDESE2                                    r  ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y13         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     5.105 r  ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/Q7
                         net (fo=1, routed)           2.924     8.029    discr_bits_2[1]
    SLICE_X84Y13         FDRE                                         r  prev_discr_bits_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.617    10.450    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    10.528 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    11.960    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     8.823 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.453    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.530 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.472    12.002    clk_125MHz
    SLICE_X84Y13         FDRE                                         r  prev_discr_bits_2_reg[1]/C
                         clock pessimism              0.000    12.002    
                         clock uncertainty           -0.646    11.356    
    SLICE_X84Y13         FDRE (Setup_fdre_C_D)       -0.027    11.329    prev_discr_bits_2_reg[1]
  -------------------------------------------------------------------
                         required time                         11.329    
                         arrival time                          -8.029    
  -------------------------------------------------------------------
                         slack                                  3.300    

Slack (MET) :             3.302ns  (required time - arrival time)
  Source:                 ADC_DISCR_2A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_8_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.533ns (15.629%)  route 2.877ns (84.371%))
  Logic Levels:           0  
  Clock Path Skew:        -0.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 11.998 - 8.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.897    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.978 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.403     4.381    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.918     1.462 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.438     2.900    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.981 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          1.585     4.566    ADC_DISCR_2A/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y18         ISERDESE2                                    r  ADC_DISCR_2A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y18         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.533     5.099 r  ADC_DISCR_2A/DISCR_SERDES/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           2.877     7.976    discr_bits_8[0]
    SLICE_X85Y18         FDRE                                         r  prev_discr_bits_8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.617    10.450    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    10.528 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    11.960    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     8.823 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.453    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.530 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.468    11.998    clk_125MHz
    SLICE_X85Y18         FDRE                                         r  prev_discr_bits_8_reg[0]/C
                         clock pessimism              0.000    11.998    
                         clock uncertainty           -0.646    11.352    
    SLICE_X85Y18         FDRE (Setup_fdre_C_D)       -0.074    11.278    prev_discr_bits_8_reg[0]
  -------------------------------------------------------------------
                         required time                         11.278    
                         arrival time                          -7.976    
  -------------------------------------------------------------------
                         slack                                  3.302    

Slack (MET) :             3.325ns  (required time - arrival time)
  Source:                 ADC_DISCR_1D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_7_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.533ns (15.620%)  route 2.879ns (84.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns = ( 12.006 - 8.000 ) 
    Source Clock Delay      (SCD):    4.576ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.897    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.978 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.403     4.381    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.918     1.462 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.438     2.900    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.981 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          1.595     4.576    ADC_DISCR_1D/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y7          ISERDESE2                                    r  ADC_DISCR_1D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y7          ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.533     5.109 r  ADC_DISCR_1D/DISCR_SERDES/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           2.879     7.988    discr_bits_7[2]
    SLICE_X85Y7          FDRE                                         r  prev_discr_bits_7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.617    10.450    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    10.528 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    11.960    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     8.823 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.453    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.530 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.476    12.006    clk_125MHz
    SLICE_X85Y7          FDRE                                         r  prev_discr_bits_7_reg[2]/C
                         clock pessimism              0.000    12.006    
                         clock uncertainty           -0.646    11.360    
    SLICE_X85Y7          FDRE (Setup_fdre_C_D)       -0.047    11.313    prev_discr_bits_7_reg[2]
  -------------------------------------------------------------------
                         required time                         11.313    
                         arrival time                          -7.988    
  -------------------------------------------------------------------
                         slack                                  3.325    

Slack (MET) :             3.343ns  (required time - arrival time)
  Source:                 ADC_DISCR_1C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_6_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 0.533ns (15.661%)  route 2.870ns (84.339%))
  Logic Levels:           0  
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.999ns = ( 11.999 - 8.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.897    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.978 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.403     4.381    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.918     1.462 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.438     2.900    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.981 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          1.587     4.568    ADC_DISCR_1C/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y16         ISERDESE2                                    r  ADC_DISCR_1C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.533     5.101 r  ADC_DISCR_1C/DISCR_SERDES/inst/pins[0].iserdese2_master/Q3
                         net (fo=1, routed)           2.870     7.971    discr_bits_6[5]
    SLICE_X85Y17         FDRE                                         r  prev_discr_bits_6_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.617    10.450    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    10.528 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    11.960    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     8.823 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.453    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.530 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.469    11.999    clk_125MHz
    SLICE_X85Y17         FDRE                                         r  prev_discr_bits_6_reg[5]/C
                         clock pessimism              0.000    11.999    
                         clock uncertainty           -0.646    11.353    
    SLICE_X85Y17         FDRE (Setup_fdre_C_D)       -0.039    11.314    prev_discr_bits_6_reg[5]
  -------------------------------------------------------------------
                         required time                         11.314    
                         arrival time                          -7.971    
  -------------------------------------------------------------------
                         slack                                  3.343    

Slack (MET) :             3.352ns  (required time - arrival time)
  Source:                 ADC_DISCR_2C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.533ns (15.803%)  route 2.840ns (84.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns = ( 12.006 - 8.000 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.897    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.978 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.403     4.381    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.918     1.462 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.438     2.900    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.981 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          1.596     4.577    ADC_DISCR_2C/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y3          ISERDESE2                                    r  ADC_DISCR_2C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y3          ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.533     5.110 r  ADC_DISCR_2C/DISCR_SERDES/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           2.840     7.950    discr_bits_10[2]
    SLICE_X85Y3          FDRE                                         r  prev_discr_bits_10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.617    10.450    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    10.528 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    11.960    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     8.823 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.453    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.530 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.476    12.006    clk_125MHz
    SLICE_X85Y3          FDRE                                         r  prev_discr_bits_10_reg[2]/C
                         clock pessimism              0.000    12.006    
                         clock uncertainty           -0.646    11.360    
    SLICE_X85Y3          FDRE (Setup_fdre_C_D)       -0.059    11.301    prev_discr_bits_10_reg[2]
  -------------------------------------------------------------------
                         required time                         11.301    
                         arrival time                          -7.950    
  -------------------------------------------------------------------
                         slack                                  3.352    

Slack (MET) :             3.365ns  (required time - arrival time)
  Source:                 ADC_DISCR_5B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_21_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.533ns (15.707%)  route 2.860ns (84.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 11.862 - 8.000 ) 
    Source Clock Delay      (SCD):    4.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.897    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.978 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.403     4.381    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.918     1.462 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.438     2.900    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.981 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          1.445     4.426    ADC_DISCR_5B/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y64         ISERDESE2                                    r  ADC_DISCR_5B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y64         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.533     4.959 r  ADC_DISCR_5B/DISCR_SERDES/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           2.860     7.819    discr_bits_21[0]
    SLICE_X85Y67         FDRE                                         r  prev_discr_bits_21_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.617    10.450    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    10.528 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    11.960    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     8.823 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.453    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.530 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.332    11.862    clk_125MHz
    SLICE_X85Y67         FDRE                                         r  prev_discr_bits_21_reg[0]/C
                         clock pessimism              0.000    11.862    
                         clock uncertainty           -0.646    11.216    
    SLICE_X85Y67         FDRE (Setup_fdre_C_D)       -0.032    11.184    prev_discr_bits_21_reg[0]
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                          -7.819    
  -------------------------------------------------------------------
                         slack                                  3.365    

Slack (MET) :             3.365ns  (required time - arrival time)
  Source:                 ADC_DISCR_2B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_9_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.533ns (15.863%)  route 2.827ns (84.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.005ns = ( 12.005 - 8.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.897    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.978 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.403     4.381    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.918     1.462 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.438     2.900    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.981 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          1.594     4.575    ADC_DISCR_2B/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y8          ISERDESE2                                    r  ADC_DISCR_2B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y8          ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.533     5.108 r  ADC_DISCR_2B/DISCR_SERDES/inst/pins[0].iserdese2_master/Q3
                         net (fo=1, routed)           2.827     7.935    discr_bits_9[5]
    SLICE_X85Y8          FDRE                                         r  prev_discr_bits_9_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.617    10.450    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    10.528 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    11.960    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     8.823 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.453    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.530 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.475    12.005    clk_125MHz
    SLICE_X85Y8          FDRE                                         r  prev_discr_bits_9_reg[5]/C
                         clock pessimism              0.000    12.005    
                         clock uncertainty           -0.646    11.359    
    SLICE_X85Y8          FDRE (Setup_fdre_C_D)       -0.059    11.300    prev_discr_bits_9_reg[5]
  -------------------------------------------------------------------
                         required time                         11.300    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                  3.365    

Slack (MET) :             3.367ns  (required time - arrival time)
  Source:                 ADC_DISCR_0A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.533ns (15.859%)  route 2.828ns (84.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 12.000 - 8.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.897    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.978 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.403     4.381    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.918     1.462 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.438     2.900    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.981 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          1.586     4.567    ADC_DISCR_0A/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y17         ISERDESE2                                    r  ADC_DISCR_0A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y17         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     5.100 r  ADC_DISCR_0A/DISCR_SERDES/inst/pins[0].iserdese2_master/Q7
                         net (fo=1, routed)           2.828     7.928    discr_bits_0[1]
    SLICE_X85Y16         FDRE                                         r  prev_discr_bits_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.617    10.450    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    10.528 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    11.960    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     8.823 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.453    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.530 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.470    12.000    clk_125MHz
    SLICE_X85Y16         FDRE                                         r  prev_discr_bits_0_reg[1]/C
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.646    11.354    
    SLICE_X85Y16         FDRE (Setup_fdre_C_D)       -0.059    11.295    prev_discr_bits_0_reg[1]
  -------------------------------------------------------------------
                         required time                         11.295    
                         arrival time                          -7.928    
  -------------------------------------------------------------------
                         slack                                  3.367    

Slack (MET) :             3.368ns  (required time - arrival time)
  Source:                 ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 0.533ns (15.878%)  route 2.824ns (84.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.002ns = ( 12.002 - 8.000 ) 
    Source Clock Delay      (SCD):    4.572ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.897    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.978 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.403     4.381    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.918     1.462 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.438     2.900    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.981 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          1.591     4.572    ADC_DISCR_0C/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y13         ISERDESE2                                    r  ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y13         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.533     5.105 r  ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/Q3
                         net (fo=1, routed)           2.824     7.929    discr_bits_2[5]
    SLICE_X85Y13         FDRE                                         r  prev_discr_bits_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.617    10.450    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    10.528 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    11.960    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     8.823 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.453    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.530 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.472    12.002    clk_125MHz
    SLICE_X85Y13         FDRE                                         r  prev_discr_bits_2_reg[5]/C
                         clock pessimism              0.000    12.002    
                         clock uncertainty           -0.646    11.356    
    SLICE_X85Y13         FDRE (Setup_fdre_C_D)       -0.059    11.297    prev_discr_bits_2_reg[5]
  -------------------------------------------------------------------
                         required time                         11.297    
                         arrival time                          -7.929    
  -------------------------------------------------------------------
                         slack                                  3.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 ADC_DISCR_2D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_11_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.177ns (12.442%)  route 1.246ns (87.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.021    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.047 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.556     1.602    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.529 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.494     1.023    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.049 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          0.667     1.716    ADC_DISCR_2D/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y4          ISERDESE2                                    r  ADC_DISCR_2D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y4          ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177     1.893 r  ADC_DISCR_2D/DISCR_SERDES/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           1.246     3.138    discr_bits_11[0]
    SLICE_X85Y4          FDRE                                         r  prev_discr_bits_11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.695     1.099    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.129 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.023    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.941     2.072    clk_125MHz
    SLICE_X85Y4          FDRE                                         r  prev_discr_bits_11_reg[0]/C
                         clock pessimism              0.000     2.072    
                         clock uncertainty            0.646     2.718    
    SLICE_X85Y4          FDRE (Hold_fdre_C_D)         0.046     2.764    prev_discr_bits_11_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.764    
                         arrival time                           3.138    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.177ns (11.810%)  route 1.322ns (88.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.021    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.047 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.556     1.602    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.529 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.494     1.023    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.049 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          0.663     1.712    ADC_DISCR_0C/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y13         ISERDESE2                                    r  ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y13         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177     1.889 r  ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           1.322     3.211    discr_bits_2[0]
    SLICE_X84Y13         FDRE                                         r  prev_discr_bits_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.695     1.099    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.129 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.023    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.936     2.067    clk_125MHz
    SLICE_X84Y13         FDRE                                         r  prev_discr_bits_2_reg[0]/C
                         clock pessimism              0.000     2.067    
                         clock uncertainty            0.646     2.713    
    SLICE_X84Y13         FDRE (Hold_fdre_C_D)         0.059     2.772    prev_discr_bits_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.772    
                         arrival time                           3.211    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 ADC_DISCR_4B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_17_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.177ns (11.859%)  route 1.316ns (88.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.021    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.047 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.556     1.602    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.529 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.494     1.023    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.049 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          0.602     1.650    ADC_DISCR_4B/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y51         ISERDESE2                                    r  ADC_DISCR_4B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y51         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.177     1.827 r  ADC_DISCR_4B/DISCR_SERDES/inst/pins[0].iserdese2_master/Q7
                         net (fo=1, routed)           1.316     3.143    discr_bits_17[1]
    SLICE_X84Y51         FDRE                                         r  prev_discr_bits_17_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.695     1.099    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.129 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.023    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.872     2.003    clk_125MHz
    SLICE_X84Y51         FDRE                                         r  prev_discr_bits_17_reg[1]/C
                         clock pessimism              0.000     2.003    
                         clock uncertainty            0.646     2.649    
    SLICE_X84Y51         FDRE (Hold_fdre_C_D)         0.052     2.701    prev_discr_bits_17_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.701    
                         arrival time                           3.143    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 ADC_DISCR_4D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_19_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.177ns (11.810%)  route 1.322ns (88.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.021    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.047 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.556     1.602    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.529 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.494     1.023    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.049 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          0.594     1.642    ADC_DISCR_4D/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y68         ISERDESE2                                    r  ADC_DISCR_4D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y68         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177     1.819 r  ADC_DISCR_4D/DISCR_SERDES/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           1.322     3.141    discr_bits_19[0]
    SLICE_X84Y68         FDRE                                         r  prev_discr_bits_19_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.695     1.099    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.129 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.023    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.862     1.993    clk_125MHz
    SLICE_X84Y68         FDRE                                         r  prev_discr_bits_19_reg[0]/C
                         clock pessimism              0.000     1.993    
                         clock uncertainty            0.646     2.639    
    SLICE_X84Y68         FDRE (Hold_fdre_C_D)         0.059     2.698    prev_discr_bits_19_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.698    
                         arrival time                           3.141    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 ADC_DISCR_0D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.177ns (11.775%)  route 1.326ns (88.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.021    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.047 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.556     1.602    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.529 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.494     1.023    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.049 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          0.663     1.712    ADC_DISCR_0D/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y14         ISERDESE2                                    r  ADC_DISCR_0D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y14         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177     1.889 r  ADC_DISCR_0D/DISCR_SERDES/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           1.326     3.215    discr_bits_3[0]
    SLICE_X84Y14         FDRE                                         r  prev_discr_bits_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.695     1.099    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.129 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.023    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.936     2.067    clk_125MHz
    SLICE_X84Y14         FDRE                                         r  prev_discr_bits_3_reg[0]/C
                         clock pessimism              0.000     2.067    
                         clock uncertainty            0.646     2.713    
    SLICE_X84Y14         FDRE (Hold_fdre_C_D)         0.059     2.772    prev_discr_bits_3_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.772    
                         arrival time                           3.215    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 ADC_DISCR_2A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_8_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.177ns (11.687%)  route 1.338ns (88.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.021    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.047 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.556     1.602    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.529 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.494     1.023    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.049 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          0.660     1.709    ADC_DISCR_2A/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y18         ISERDESE2                                    r  ADC_DISCR_2A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y18         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.177     1.886 r  ADC_DISCR_2A/DISCR_SERDES/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.338     3.223    discr_bits_8[4]
    SLICE_X85Y18         FDRE                                         r  prev_discr_bits_8_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.695     1.099    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.129 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.023    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.932     2.063    clk_125MHz
    SLICE_X85Y18         FDRE                                         r  prev_discr_bits_8_reg[4]/C
                         clock pessimism              0.000     2.063    
                         clock uncertainty            0.646     2.709    
    SLICE_X85Y18         FDRE (Hold_fdre_C_D)         0.070     2.779    prev_discr_bits_8_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.779    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 ADC_DISCR_2B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_9_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.177ns (11.806%)  route 1.322ns (88.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.021    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.047 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.556     1.602    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.529 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.494     1.023    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.049 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          0.666     1.715    ADC_DISCR_2B/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y8          ISERDESE2                                    r  ADC_DISCR_2B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y8          ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.177     1.892 r  ADC_DISCR_2B/DISCR_SERDES/inst/pins[0].iserdese2_master/Q5
                         net (fo=1, routed)           1.322     3.214    discr_bits_9[3]
    SLICE_X84Y8          FDRE                                         r  prev_discr_bits_9_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.695     1.099    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.129 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.023    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.940     2.071    clk_125MHz
    SLICE_X84Y8          FDRE                                         r  prev_discr_bits_9_reg[3]/C
                         clock pessimism              0.000     2.071    
                         clock uncertainty            0.646     2.717    
    SLICE_X84Y8          FDRE (Hold_fdre_C_D)         0.052     2.769    prev_discr_bits_9_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           3.214    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 ADC_DISCR_5C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_22_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.177ns (11.761%)  route 1.328ns (88.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.021    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.047 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.556     1.602    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.529 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.494     1.023    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.049 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          0.593     1.641    ADC_DISCR_5C/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y69         ISERDESE2                                    r  ADC_DISCR_5C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y69         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.177     1.818 r  ADC_DISCR_5C/DISCR_SERDES/inst/pins[0].iserdese2_master/Q7
                         net (fo=1, routed)           1.328     3.146    discr_bits_22[1]
    SLICE_X84Y69         FDRE                                         r  prev_discr_bits_22_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.695     1.099    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.129 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.023    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.861     1.992    clk_125MHz
    SLICE_X84Y69         FDRE                                         r  prev_discr_bits_22_reg[1]/C
                         clock pessimism              0.000     1.992    
                         clock uncertainty            0.646     2.638    
    SLICE_X84Y69         FDRE (Hold_fdre_C_D)         0.063     2.701    prev_discr_bits_22_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.701    
                         arrival time                           3.146    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 ADC_DISCR_4B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_17_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.177ns (11.775%)  route 1.326ns (88.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.021    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.047 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.556     1.602    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.529 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.494     1.023    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.049 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          0.602     1.650    ADC_DISCR_4B/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y51         ISERDESE2                                    r  ADC_DISCR_4B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y51         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177     1.827 r  ADC_DISCR_4B/DISCR_SERDES/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           1.326     3.153    discr_bits_17[0]
    SLICE_X84Y51         FDRE                                         r  prev_discr_bits_17_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.695     1.099    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.129 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.023    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.872     2.003    clk_125MHz
    SLICE_X84Y51         FDRE                                         r  prev_discr_bits_17_reg[0]/C
                         clock pessimism              0.000     2.003    
                         clock uncertainty            0.646     2.649    
    SLICE_X84Y51         FDRE (Hold_fdre_C_D)         0.059     2.708    prev_discr_bits_17_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.708    
                         arrival time                           3.153    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 ADC_DISCR_1B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_5_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.177ns (11.681%)  route 1.338ns (88.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.021    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.047 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.556     1.602    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.529 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.494     1.023    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.049 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          0.654     1.703    ADC_DISCR_1B/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y24         ISERDESE2                                    r  ADC_DISCR_1B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y24         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.177     1.880 r  ADC_DISCR_1B/DISCR_SERDES/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.338     3.218    discr_bits_5[4]
    SLICE_X85Y24         FDRE                                         r  prev_discr_bits_5_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.695     1.099    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.129 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.023    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.925     2.056    clk_125MHz
    SLICE_X85Y24         FDRE                                         r  prev_discr_bits_5_reg[4]/C
                         clock pessimism              0.000     2.056    
                         clock uncertainty            0.646     2.702    
    SLICE_X85Y24         FDRE (Hold_fdre_C_D)         0.070     2.772    prev_discr_bits_5_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.772    
                         arrival time                           3.218    
  -------------------------------------------------------------------
                         slack                                  0.446    





---------------------------------------------------------------------------------------------------
From Clock:  virt_clk
  To Clock:  clk_out2_lclk_adcclk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        2.930ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.930ns  (required time - arrival time)
  Source:                 ADC3_DD1M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.334ns period=2.667ns})
  Destination:            ADC_DISCR_3D/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out2_lclk_adcclk_wiz  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_out2_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.608ns  (logic 1.608ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    H26                                               0.000     0.330 f  ADC3_DD1M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_3D/ADC_SERDES_1/inst/data_in_from_pins_n[0]
    J26                  IBUFDS (Prop_ibufds_IB_O)    0.928     1.258 r  ADC_DISCR_3D/ADC_SERDES_1/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.258    ADC_DISCR_3D/ADC_SERDES_1/inst/data_in_from_pins_int
    IDELAY_X0Y118        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.938 r  ADC_DISCR_3D/ADC_SERDES_1/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     1.938    ADC_DISCR_3D/ADC_SERDES_1/inst/data_in_from_pins_delay
    ILOGIC_X0Y118        ISERDESE2                                    r  ADC_DISCR_3D/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y118        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     4.868    ADC_DISCR_3D/ADC_SERDES_1/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.868    
                         arrival time                          -1.938    
  -------------------------------------------------------------------
                         slack                                  2.930    

Slack (MET) :             2.933ns  (required time - arrival time)
  Source:                 ADC5_DA0M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.334ns period=2.667ns})
  Destination:            ADC_DISCR_5A/ADC_SERDES_0/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out2_lclk_adcclk_wiz  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_out2_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.605ns  (logic 1.605ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    A25                                               0.000     0.330 f  ADC5_DA0M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_5A/ADC_SERDES_0/inst/data_in_from_pins_n[0]
    A24                  IBUFDS (Prop_ibufds_IB_O)    0.925     1.255 r  ADC_DISCR_5A/ADC_SERDES_0/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.255    ADC_DISCR_5A/ADC_SERDES_0/inst/data_in_from_pins_int
    IDELAY_X0Y158        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.935 r  ADC_DISCR_5A/ADC_SERDES_0/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     1.935    ADC_DISCR_5A/ADC_SERDES_0/inst/data_in_from_pins_delay
    ILOGIC_X0Y158        ISERDESE2                                    r  ADC_DISCR_5A/ADC_SERDES_0/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y158        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     4.868    ADC_DISCR_5A/ADC_SERDES_0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.868    
                         arrival time                          -1.935    
  -------------------------------------------------------------------
                         slack                                  2.933    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 ADC5_DC1M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.334ns period=2.667ns})
  Destination:            ADC_DISCR_5C/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out2_lclk_adcclk_wiz  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_out2_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.599ns  (logic 1.599ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    B22                                               0.000     0.330 f  ADC5_DC1M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_5C/ADC_SERDES_1/inst/data_in_from_pins_n[0]
    B21                  IBUFDS (Prop_ibufds_IB_O)    0.919     1.249 r  ADC_DISCR_5C/ADC_SERDES_1/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.249    ADC_DISCR_5C/ADC_SERDES_1/inst/data_in_from_pins_int
    IDELAY_X0Y156        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.929 r  ADC_DISCR_5C/ADC_SERDES_1/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     1.929    ADC_DISCR_5C/ADC_SERDES_1/inst/data_in_from_pins_delay
    ILOGIC_X0Y156        ISERDESE2                                    r  ADC_DISCR_5C/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y156        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     4.868    ADC_DISCR_5C/ADC_SERDES_1/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.868    
                         arrival time                          -1.929    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.940ns  (required time - arrival time)
  Source:                 ADC4_DD0M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.334ns period=2.667ns})
  Destination:            ADC_DISCR_4D/ADC_SERDES_0/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out2_lclk_adcclk_wiz  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_out2_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.598ns  (logic 1.598ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    D25                                               0.000     0.330 f  ADC4_DD0M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_4D/ADC_SERDES_0/inst/data_in_from_pins_n[0]
    D24                  IBUFDS (Prop_ibufds_IB_O)    0.918     1.248 r  ADC_DISCR_4D/ADC_SERDES_0/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.248    ADC_DISCR_4D/ADC_SERDES_0/inst/data_in_from_pins_int
    IDELAY_X0Y136        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.928 r  ADC_DISCR_4D/ADC_SERDES_0/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     1.928    ADC_DISCR_4D/ADC_SERDES_0/inst/data_in_from_pins_delay
    ILOGIC_X0Y136        ISERDESE2                                    r  ADC_DISCR_4D/ADC_SERDES_0/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y136        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     4.868    ADC_DISCR_4D/ADC_SERDES_0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.868    
                         arrival time                          -1.928    
  -------------------------------------------------------------------
                         slack                                  2.940    

Slack (MET) :             2.941ns  (required time - arrival time)
  Source:                 ADC1_DD1M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.334ns period=2.667ns})
  Destination:            ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out2_lclk_adcclk_wiz  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_out2_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.597ns  (logic 1.597ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    AE26                                              0.000     0.330 f  ADC1_DD1M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_1D/ADC_SERDES_1/inst/data_in_from_pins_n[0]
    AD26                 IBUFDS (Prop_ibufds_IB_O)    0.917     1.247 r  ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.247    ADC_DISCR_1D/ADC_SERDES_1/inst/data_in_from_pins_int
    IDELAY_X0Y44         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.927 r  ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     1.927    ADC_DISCR_1D/ADC_SERDES_1/inst/data_in_from_pins_delay
    ILOGIC_X0Y44         ISERDESE2                                    r  ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y44         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     4.868    ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.868    
                         arrival time                          -1.927    
  -------------------------------------------------------------------
                         slack                                  2.941    

Slack (MET) :             2.942ns  (required time - arrival time)
  Source:                 ADC0_DD1M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.334ns period=2.667ns})
  Destination:            ADC_DISCR_0D/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out2_lclk_adcclk_wiz  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_out2_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.596ns  (logic 1.596ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    AF19                                              0.000     0.330 f  ADC0_DD1M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_0D/ADC_SERDES_1/inst/data_in_from_pins_n[0]
    AE18                 IBUFDS (Prop_ibufds_IB_O)    0.916     1.246 r  ADC_DISCR_0D/ADC_SERDES_1/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.246    ADC_DISCR_0D/ADC_SERDES_1/inst/data_in_from_pins_int
    IDELAY_X0Y20         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.926 r  ADC_DISCR_0D/ADC_SERDES_1/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     1.926    ADC_DISCR_0D/ADC_SERDES_1/inst/data_in_from_pins_delay
    ILOGIC_X0Y20         ISERDESE2                                    r  ADC_DISCR_0D/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y20         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     4.868    ADC_DISCR_0D/ADC_SERDES_1/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.868    
                         arrival time                          -1.926    
  -------------------------------------------------------------------
                         slack                                  2.942    

Slack (MET) :             2.942ns  (required time - arrival time)
  Source:                 ADC5_DD1M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.334ns period=2.667ns})
  Destination:            ADC_DISCR_5D/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out2_lclk_adcclk_wiz  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_out2_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.596ns  (logic 1.596ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    A20                                               0.000     0.330 f  ADC5_DD1M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_5D/ADC_SERDES_1/inst/data_in_from_pins_n[0]
    A19                  IBUFDS (Prop_ibufds_IB_O)    0.916     1.246 r  ADC_DISCR_5D/ADC_SERDES_1/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.246    ADC_DISCR_5D/ADC_SERDES_1/inst/data_in_from_pins_int
    IDELAY_X0Y164        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.926 r  ADC_DISCR_5D/ADC_SERDES_1/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     1.926    ADC_DISCR_5D/ADC_SERDES_1/inst/data_in_from_pins_delay
    ILOGIC_X0Y164        ISERDESE2                                    r  ADC_DISCR_5D/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y164        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     4.868    ADC_DISCR_5D/ADC_SERDES_1/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.868    
                         arrival time                          -1.926    
  -------------------------------------------------------------------
                         slack                                  2.942    

Slack (MET) :             2.945ns  (required time - arrival time)
  Source:                 ADC1_DC0M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.334ns period=2.667ns})
  Destination:            ADC_DISCR_1C/ADC_SERDES_0/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out2_lclk_adcclk_wiz  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_out2_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.593ns  (logic 1.593ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    AC24                                              0.000     0.330 f  ADC1_DC0M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_1C/ADC_SERDES_0/inst/data_in_from_pins_n[0]
    AC23                 IBUFDS (Prop_ibufds_IB_O)    0.913     1.243 r  ADC_DISCR_1C/ADC_SERDES_0/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.243    ADC_DISCR_1C/ADC_SERDES_0/inst/data_in_from_pins_int
    IDELAY_X0Y40         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.923 r  ADC_DISCR_1C/ADC_SERDES_0/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     1.923    ADC_DISCR_1C/ADC_SERDES_0/inst/data_in_from_pins_delay
    ILOGIC_X0Y40         ISERDESE2                                    r  ADC_DISCR_1C/ADC_SERDES_0/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y40         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     4.868    ADC_DISCR_1C/ADC_SERDES_0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.868    
                         arrival time                          -1.923    
  -------------------------------------------------------------------
                         slack                                  2.945    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 ADC0_DA0M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.334ns period=2.667ns})
  Destination:            ADC_DISCR_0A/ADC_SERDES_0/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out2_lclk_adcclk_wiz  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_out2_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.592ns  (logic 1.592ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    AD16                                              0.000     0.330 f  ADC0_DA0M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_0A/ADC_SERDES_0/inst/data_in_from_pins_n[0]
    AC16                 IBUFDS (Prop_ibufds_IB_O)    0.912     1.242 r  ADC_DISCR_0A/ADC_SERDES_0/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.242    ADC_DISCR_0A/ADC_SERDES_0/inst/data_in_from_pins_int
    IDELAY_X0Y8          IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.922 r  ADC_DISCR_0A/ADC_SERDES_0/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     1.922    ADC_DISCR_0A/ADC_SERDES_0/inst/data_in_from_pins_delay
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC_DISCR_0A/ADC_SERDES_0/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y8          ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     4.868    ADC_DISCR_0A/ADC_SERDES_0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.868    
                         arrival time                          -1.922    
  -------------------------------------------------------------------
                         slack                                  2.946    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 ADC5_DB1M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.334ns period=2.667ns})
  Destination:            ADC_DISCR_5B/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out2_lclk_adcclk_wiz  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_out2_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.592ns  (logic 1.592ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    A23                                               0.000     0.330 f  ADC5_DB1M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_5B/ADC_SERDES_1/inst/data_in_from_pins_n[0]
    A22                  IBUFDS (Prop_ibufds_IB_O)    0.912     1.242 r  ADC_DISCR_5B/ADC_SERDES_1/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.242    ADC_DISCR_5B/ADC_SERDES_1/inst/data_in_from_pins_int
    IDELAY_X0Y160        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.922 r  ADC_DISCR_5B/ADC_SERDES_1/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     1.922    ADC_DISCR_5B/ADC_SERDES_1/inst/data_in_from_pins_delay
    ILOGIC_X0Y160        ISERDESE2                                    r  ADC_DISCR_5B/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y160        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     4.868    ADC_DISCR_5B/ADC_SERDES_1/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.868    
                         arrival time                          -1.922    
  -------------------------------------------------------------------
                         slack                                  2.946    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_lclk_adcclk_wiz
  To Clock:  clk_out1_lclk_adcclk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        5.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.957ns  (required time - arrival time)
  Source:                 ADC_DISCR_0B/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.533ns (27.765%)  route 1.387ns (72.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 12.222 - 8.000 ) 
    Source Clock Delay      (SCD):    4.264ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.708     2.580    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.082     2.662 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.544     4.206    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.335     0.871 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     2.584    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.665 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.599     4.264    ADC_DISCR_0B/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y4          ISERDESE2                                    r  ADC_DISCR_0B/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y4          ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     4.797 r  ADC_DISCR_0B/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.387     6.184    adc_bits_1[2]
    SLICE_X0Y4           FDRE                                         r  prev_adc_bits_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    C7                                                0.000     8.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.785     8.785 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.877    10.662    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    10.739 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    12.171    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     9.034 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.664    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.741 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.481    12.222    clk_125MHz
    SLICE_X0Y4           FDRE                                         r  prev_adc_bits_1_reg[2]/C
                         clock pessimism              0.073    12.295    
                         clock uncertainty           -0.107    12.188    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)       -0.047    12.141    prev_adc_bits_1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.141    
                         arrival time                          -6.184    
  -------------------------------------------------------------------
                         slack                                  5.957    

Slack (MET) :             5.999ns  (required time - arrival time)
  Source:                 ADC_DISCR_1C/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_6_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.533ns (28.307%)  route 1.350ns (71.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 12.222 - 8.000 ) 
    Source Clock Delay      (SCD):    4.264ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.708     2.580    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.082     2.662 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.544     4.206    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.335     0.871 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     2.584    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.665 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.599     4.264    ADC_DISCR_1C/ADC_SERDES_1/inst/clk_div_in
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC_DISCR_1C/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y46         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     4.797 r  ADC_DISCR_1C/ADC_SERDES_1/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.350     6.147    adc_bits_6[8]
    SLICE_X0Y46          FDRE                                         r  prev_adc_bits_6_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    C7                                                0.000     8.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.785     8.785 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.877    10.662    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    10.739 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    12.171    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     9.034 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.664    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.741 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.481    12.222    clk_125MHz
    SLICE_X0Y46          FDRE                                         r  prev_adc_bits_6_reg[8]/C
                         clock pessimism              0.073    12.295    
                         clock uncertainty           -0.107    12.188    
    SLICE_X0Y46          FDRE (Setup_fdre_C_D)       -0.042    12.146    prev_adc_bits_6_reg[8]
  -------------------------------------------------------------------
                         required time                         12.146    
                         arrival time                          -6.147    
  -------------------------------------------------------------------
                         slack                                  5.999    

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 ADC_DISCR_2D/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_11_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.533ns (28.354%)  route 1.347ns (71.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 12.079 - 8.000 ) 
    Source Clock Delay      (SCD):    4.115ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.708     2.580    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.082     2.662 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.544     4.206    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.335     0.871 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     2.584    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.665 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.450     4.115    ADC_DISCR_2D/ADC_SERDES_1/inst/clk_div_in
    ILOGIC_X0Y62         ISERDESE2                                    r  ADC_DISCR_2D/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y62         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     4.648 r  ADC_DISCR_2D/ADC_SERDES_1/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.347     5.994    adc_bits_11[8]
    SLICE_X0Y62          FDRE                                         r  prev_adc_bits_11_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    C7                                                0.000     8.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.785     8.785 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.877    10.662    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    10.739 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    12.171    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     9.034 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.664    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.741 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.338    12.079    clk_125MHz
    SLICE_X0Y62          FDRE                                         r  prev_adc_bits_11_reg[8]/C
                         clock pessimism              0.066    12.145    
                         clock uncertainty           -0.107    12.037    
    SLICE_X0Y62          FDRE (Setup_fdre_C_D)       -0.042    11.995    prev_adc_bits_11_reg[8]
  -------------------------------------------------------------------
                         required time                         11.995    
                         arrival time                          -5.994    
  -------------------------------------------------------------------
                         slack                                  6.001    

Slack (MET) :             6.002ns  (required time - arrival time)
  Source:                 ADC_DISCR_5A/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_20_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.533ns (28.354%)  route 1.347ns (71.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 12.226 - 8.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.708     2.580    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.082     2.662 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.544     4.206    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.335     0.871 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     2.584    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.665 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.604     4.269    ADC_DISCR_5A/ADC_SERDES_1/inst/clk_div_in
    ILOGIC_X0Y154        ISERDESE2                                    r  ADC_DISCR_5A/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y154        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     4.802 r  ADC_DISCR_5A/ADC_SERDES_1/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.347     6.149    adc_bits_20[8]
    SLICE_X0Y154         FDRE                                         r  prev_adc_bits_20_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    C7                                                0.000     8.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.785     8.785 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.877    10.662    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    10.739 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    12.171    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     9.034 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.664    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.741 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.485    12.226    clk_125MHz
    SLICE_X0Y154         FDRE                                         r  prev_adc_bits_20_reg[8]/C
                         clock pessimism              0.074    12.300    
                         clock uncertainty           -0.107    12.193    
    SLICE_X0Y154         FDRE (Setup_fdre_C_D)       -0.042    12.151    prev_adc_bits_20_reg[8]
  -------------------------------------------------------------------
                         required time                         12.151    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                  6.002    

Slack (MET) :             6.002ns  (required time - arrival time)
  Source:                 ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_7_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.533ns (28.354%)  route 1.347ns (71.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 12.222 - 8.000 ) 
    Source Clock Delay      (SCD):    4.264ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.708     2.580    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.082     2.662 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.544     4.206    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.335     0.871 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     2.584    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.665 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.599     4.264    ADC_DISCR_1D/ADC_SERDES_1/inst/clk_div_in
    ILOGIC_X0Y44         ISERDESE2                                    r  ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y44         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     4.797 r  ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.347     6.144    adc_bits_7[8]
    SLICE_X0Y44          FDRE                                         r  prev_adc_bits_7_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    C7                                                0.000     8.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.785     8.785 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.877    10.662    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    10.739 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    12.171    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     9.034 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.664    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.741 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.481    12.222    clk_125MHz
    SLICE_X0Y44          FDRE                                         r  prev_adc_bits_7_reg[8]/C
                         clock pessimism              0.073    12.295    
                         clock uncertainty           -0.107    12.188    
    SLICE_X0Y44          FDRE (Setup_fdre_C_D)       -0.042    12.146    prev_adc_bits_7_reg[8]
  -------------------------------------------------------------------
                         required time                         12.146    
                         arrival time                          -6.144    
  -------------------------------------------------------------------
                         slack                                  6.002    

Slack (MET) :             6.003ns  (required time - arrival time)
  Source:                 ADC_DISCR_5C/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_22_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.533ns (28.354%)  route 1.347ns (71.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 12.226 - 8.000 ) 
    Source Clock Delay      (SCD):    4.268ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.708     2.580    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.082     2.662 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.544     4.206    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.335     0.871 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     2.584    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.665 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.603     4.268    ADC_DISCR_5C/ADC_SERDES_1/inst/clk_div_in
    ILOGIC_X0Y156        ISERDESE2                                    r  ADC_DISCR_5C/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y156        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     4.801 r  ADC_DISCR_5C/ADC_SERDES_1/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.347     6.148    adc_bits_22[8]
    SLICE_X0Y156         FDRE                                         r  prev_adc_bits_22_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    C7                                                0.000     8.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.785     8.785 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.877    10.662    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    10.739 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    12.171    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     9.034 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.664    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.741 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.485    12.226    clk_125MHz
    SLICE_X0Y156         FDRE                                         r  prev_adc_bits_22_reg[8]/C
                         clock pessimism              0.074    12.300    
                         clock uncertainty           -0.107    12.193    
    SLICE_X0Y156         FDRE (Setup_fdre_C_D)       -0.042    12.151    prev_adc_bits_22_reg[8]
  -------------------------------------------------------------------
                         required time                         12.151    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                  6.003    

Slack (MET) :             6.003ns  (required time - arrival time)
  Source:                 ADC_DISCR_2B/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_9_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.533ns (28.354%)  route 1.347ns (71.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.076ns = ( 12.076 - 8.000 ) 
    Source Clock Delay      (SCD):    4.110ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.708     2.580    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.082     2.662 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.544     4.206    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.335     0.871 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     2.584    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.665 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.445     4.110    ADC_DISCR_2B/ADC_SERDES_1/inst/clk_div_in
    ILOGIC_X0Y66         ISERDESE2                                    r  ADC_DISCR_2B/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y66         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     4.643 r  ADC_DISCR_2B/ADC_SERDES_1/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.347     5.989    adc_bits_9[8]
    SLICE_X0Y66          FDRE                                         r  prev_adc_bits_9_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    C7                                                0.000     8.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.785     8.785 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.877    10.662    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    10.739 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    12.171    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     9.034 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.664    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.741 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.335    12.076    clk_125MHz
    SLICE_X0Y66          FDRE                                         r  prev_adc_bits_9_reg[8]/C
                         clock pessimism              0.066    12.142    
                         clock uncertainty           -0.107    12.034    
    SLICE_X0Y66          FDRE (Setup_fdre_C_D)       -0.042    11.992    prev_adc_bits_9_reg[8]
  -------------------------------------------------------------------
                         required time                         11.992    
                         arrival time                          -5.989    
  -------------------------------------------------------------------
                         slack                                  6.003    

Slack (MET) :             6.003ns  (required time - arrival time)
  Source:                 ADC_DISCR_5B/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_21_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.533ns (28.354%)  route 1.347ns (71.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 12.224 - 8.000 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.708     2.580    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.082     2.662 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.544     4.206    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.335     0.871 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     2.584    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.665 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.601     4.266    ADC_DISCR_5B/ADC_SERDES_1/inst/clk_div_in
    ILOGIC_X0Y160        ISERDESE2                                    r  ADC_DISCR_5B/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y160        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     4.799 r  ADC_DISCR_5B/ADC_SERDES_1/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.347     6.146    adc_bits_21[8]
    SLICE_X0Y160         FDRE                                         r  prev_adc_bits_21_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    C7                                                0.000     8.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.785     8.785 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.877    10.662    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    10.739 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    12.171    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     9.034 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.664    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.741 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.483    12.224    clk_125MHz
    SLICE_X0Y160         FDRE                                         r  prev_adc_bits_21_reg[8]/C
                         clock pessimism              0.074    12.298    
                         clock uncertainty           -0.107    12.191    
    SLICE_X0Y160         FDRE (Setup_fdre_C_D)       -0.042    12.149    prev_adc_bits_21_reg[8]
  -------------------------------------------------------------------
                         required time                         12.149    
                         arrival time                          -6.146    
  -------------------------------------------------------------------
                         slack                                  6.003    

Slack (MET) :             6.003ns  (required time - arrival time)
  Source:                 ADC_DISCR_1B/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_5_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.533ns (28.354%)  route 1.347ns (71.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.218ns = ( 12.218 - 8.000 ) 
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.708     2.580    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.082     2.662 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.544     4.206    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.335     0.871 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     2.584    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.665 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.594     4.259    ADC_DISCR_1B/ADC_SERDES_1/inst/clk_div_in
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC_DISCR_1B/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y36         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     4.792 r  ADC_DISCR_1B/ADC_SERDES_1/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.347     6.139    adc_bits_5[8]
    SLICE_X0Y36          FDRE                                         r  prev_adc_bits_5_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    C7                                                0.000     8.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.785     8.785 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.877    10.662    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    10.739 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    12.171    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     9.034 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.664    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.741 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.477    12.218    clk_125MHz
    SLICE_X0Y36          FDRE                                         r  prev_adc_bits_5_reg[8]/C
                         clock pessimism              0.073    12.291    
                         clock uncertainty           -0.107    12.184    
    SLICE_X0Y36          FDRE (Setup_fdre_C_D)       -0.042    12.142    prev_adc_bits_5_reg[8]
  -------------------------------------------------------------------
                         required time                         12.142    
                         arrival time                          -6.139    
  -------------------------------------------------------------------
                         slack                                  6.003    

Slack (MET) :             6.003ns  (required time - arrival time)
  Source:                 ADC_DISCR_0A/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.533ns (28.354%)  route 1.347ns (71.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 12.222 - 8.000 ) 
    Source Clock Delay      (SCD):    4.263ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.708     2.580    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.082     2.662 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.544     4.206    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.335     0.871 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     2.584    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.665 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.598     4.263    ADC_DISCR_0A/ADC_SERDES_1/inst/clk_div_in
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC_DISCR_0A/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     4.796 r  ADC_DISCR_0A/ADC_SERDES_1/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.347     6.143    adc_bits_0[8]
    SLICE_X0Y6           FDRE                                         r  prev_adc_bits_0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    C7                                                0.000     8.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.785     8.785 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.877    10.662    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    10.739 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    12.171    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     9.034 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.664    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.741 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.481    12.222    clk_125MHz
    SLICE_X0Y6           FDRE                                         r  prev_adc_bits_0_reg[8]/C
                         clock pessimism              0.073    12.295    
                         clock uncertainty           -0.107    12.188    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)       -0.042    12.146    prev_adc_bits_0_reg[8]
  -------------------------------------------------------------------
                         required time                         12.146    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                  6.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ADC_DISCR_0C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.177ns (27.635%)  route 0.463ns (72.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.640     1.014    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.041 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.621     1.662    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.369 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.017    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.043 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.669     1.712    ADC_DISCR_0C/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y2          ISERDESE2                                    r  ADC_DISCR_0C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y2          ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.177     1.889 r  ADC_DISCR_0C/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q1
                         net (fo=1, routed)           0.463     2.352    adc_bits_2[5]
    SLICE_X0Y2           FDRE                                         r  prev_adc_bits_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.273    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.302 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.195    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.575 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.275    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.304 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.943     2.246    clk_125MHz
    SLICE_X0Y2           FDRE                                         r  prev_adc_bits_2_reg[5]/C
                         clock pessimism             -0.237     2.009    
                         clock uncertainty            0.107     2.116    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.072     2.188    prev_adc_bits_2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ADC_DISCR_3C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_14_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.177ns (27.673%)  route 0.463ns (72.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.640     1.014    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.041 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.621     1.662    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.369 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.017    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.043 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.597     1.639    ADC_DISCR_3C/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y110        ISERDESE2                                    r  ADC_DISCR_3C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y110        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177     1.816 r  ADC_DISCR_3C/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.463     2.279    adc_bits_14[0]
    SLICE_X1Y110         FDRE                                         r  prev_adc_bits_14_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.273    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.302 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.195    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.575 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.275    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.304 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.867     2.171    clk_125MHz
    SLICE_X1Y110         FDRE                                         r  prev_adc_bits_14_reg[0]/C
                         clock pessimism             -0.234     1.938    
                         clock uncertainty            0.107     2.045    
    SLICE_X1Y110         FDRE (Hold_fdre_C_D)         0.070     2.115    prev_adc_bits_14_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ADC_DISCR_2C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_10_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.177ns (27.673%)  route 0.463ns (72.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.640     1.014    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.041 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.621     1.662    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.369 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.017    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.043 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.601     1.643    ADC_DISCR_2C/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y56         ISERDESE2                                    r  ADC_DISCR_2C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177     1.820 r  ADC_DISCR_2C/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.463     2.283    adc_bits_10[0]
    SLICE_X1Y56          FDRE                                         r  prev_adc_bits_10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.273    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.302 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.195    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.575 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.275    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.304 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.872     2.175    clk_125MHz
    SLICE_X1Y56          FDRE                                         r  prev_adc_bits_10_reg[0]/C
                         clock pessimism             -0.234     1.941    
                         clock uncertainty            0.107     2.049    
    SLICE_X1Y56          FDRE (Hold_fdre_C_D)         0.070     2.119    prev_adc_bits_10_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ADC_DISCR_2D/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_11_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.177ns (27.673%)  route 0.463ns (72.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.640     1.014    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.041 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.621     1.662    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.369 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.017    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.043 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.599     1.641    ADC_DISCR_2D/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y60         ISERDESE2                                    r  ADC_DISCR_2D/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y60         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177     1.818 r  ADC_DISCR_2D/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.463     2.281    adc_bits_11[0]
    SLICE_X1Y60          FDRE                                         r  prev_adc_bits_11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.273    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.302 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.195    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.575 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.275    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.304 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.870     2.173    clk_125MHz
    SLICE_X1Y60          FDRE                                         r  prev_adc_bits_11_reg[0]/C
                         clock pessimism             -0.234     1.939    
                         clock uncertainty            0.107     2.047    
    SLICE_X1Y60          FDRE (Hold_fdre_C_D)         0.070     2.117    prev_adc_bits_11_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ADC_DISCR_2B/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_9_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.177ns (27.673%)  route 0.463ns (72.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.640     1.014    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.041 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.621     1.662    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.369 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.017    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.043 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.601     1.643    ADC_DISCR_2B/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y54         ISERDESE2                                    r  ADC_DISCR_2B/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y54         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177     1.820 r  ADC_DISCR_2B/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.463     2.283    adc_bits_9[0]
    SLICE_X1Y54          FDRE                                         r  prev_adc_bits_9_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.273    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.302 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.195    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.575 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.275    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.304 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.872     2.175    clk_125MHz
    SLICE_X1Y54          FDRE                                         r  prev_adc_bits_9_reg[0]/C
                         clock pessimism             -0.234     1.941    
                         clock uncertainty            0.107     2.049    
    SLICE_X1Y54          FDRE (Hold_fdre_C_D)         0.070     2.119    prev_adc_bits_9_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ADC_DISCR_3B/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_13_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.177ns (27.673%)  route 0.463ns (72.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.640     1.014    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.041 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.621     1.662    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.369 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.017    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.043 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.599     1.641    ADC_DISCR_3B/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y106        ISERDESE2                                    r  ADC_DISCR_3B/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y106        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177     1.818 r  ADC_DISCR_3B/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.463     2.281    adc_bits_13[0]
    SLICE_X1Y106         FDRE                                         r  prev_adc_bits_13_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.273    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.302 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.195    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.575 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.275    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.304 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.869     2.173    clk_125MHz
    SLICE_X1Y106         FDRE                                         r  prev_adc_bits_13_reg[0]/C
                         clock pessimism             -0.234     1.940    
                         clock uncertainty            0.107     2.047    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.070     2.117    prev_adc_bits_13_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ADC_DISCR_3D/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_15_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.177ns (27.673%)  route 0.463ns (72.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.640     1.014    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.041 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.621     1.662    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.369 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.017    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.043 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.598     1.640    ADC_DISCR_3D/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y108        ISERDESE2                                    r  ADC_DISCR_3D/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y108        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177     1.817 r  ADC_DISCR_3D/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.463     2.280    adc_bits_15[0]
    SLICE_X1Y108         FDRE                                         r  prev_adc_bits_15_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.273    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.302 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.195    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.575 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.275    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.304 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.868     2.172    clk_125MHz
    SLICE_X1Y108         FDRE                                         r  prev_adc_bits_15_reg[0]/C
                         clock pessimism             -0.234     1.939    
                         clock uncertainty            0.107     2.046    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.070     2.116    prev_adc_bits_15_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ADC_DISCR_4A/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_16_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.177ns (27.673%)  route 0.463ns (72.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.640     1.014    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.041 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.621     1.662    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.369 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.017    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.043 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.599     1.641    ADC_DISCR_4A/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y144        ISERDESE2                                    r  ADC_DISCR_4A/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y144        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177     1.818 r  ADC_DISCR_4A/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.463     2.281    adc_bits_16[0]
    SLICE_X1Y144         FDRE                                         r  prev_adc_bits_16_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.273    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.302 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.195    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.575 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.275    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.304 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.869     2.173    clk_125MHz
    SLICE_X1Y144         FDRE                                         r  prev_adc_bits_16_reg[0]/C
                         clock pessimism             -0.234     1.940    
                         clock uncertainty            0.107     2.047    
    SLICE_X1Y144         FDRE (Hold_fdre_C_D)         0.070     2.117    prev_adc_bits_16_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ADC_DISCR_4C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_18_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.177ns (27.673%)  route 0.463ns (72.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.640     1.014    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.041 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.621     1.662    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.369 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.017    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.043 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.599     1.641    ADC_DISCR_4C/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y146        ISERDESE2                                    r  ADC_DISCR_4C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177     1.818 r  ADC_DISCR_4C/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.463     2.281    adc_bits_18[0]
    SLICE_X1Y146         FDRE                                         r  prev_adc_bits_18_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.273    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.302 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.195    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.575 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.275    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.304 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.869     2.173    clk_125MHz
    SLICE_X1Y146         FDRE                                         r  prev_adc_bits_18_reg[0]/C
                         clock pessimism             -0.234     1.940    
                         clock uncertainty            0.107     2.047    
    SLICE_X1Y146         FDRE (Hold_fdre_C_D)         0.070     2.117    prev_adc_bits_18_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ADC_DISCR_0C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_adc_bits_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.177ns (27.714%)  route 0.462ns (72.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.640     1.014    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.041 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.621     1.662    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.369 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.017    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.043 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.669     1.712    ADC_DISCR_0C/ADC_SERDES_0/inst/clk_div_in
    ILOGIC_X0Y2          ISERDESE2                                    r  ADC_DISCR_0C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y2          ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.177     1.889 r  ADC_DISCR_0C/ADC_SERDES_0/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           0.462     2.351    adc_bits_2[2]
    SLICE_X0Y2           FDRE                                         r  prev_adc_bits_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.273    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.302 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.195    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.575 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.275    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.304 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.943     2.246    clk_125MHz
    SLICE_X0Y2           FDRE                                         r  prev_adc_bits_2_reg[2]/C
                         clock pessimism             -0.237     2.009    
                         clock uncertainty            0.107     2.116    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.070     2.186    prev_adc_bits_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.164    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_idelay_discr_clk_wiz
  To Clock:  clk_out1_lclk_adcclk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        3.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.728ns  (required time - arrival time)
  Source:                 ADC_DISCR_3A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_12_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 0.533ns (15.046%)  route 3.010ns (84.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.080ns = ( 12.080 - 8.000 ) 
    Source Clock Delay      (SCD):    4.117ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.708     2.580    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.082     2.662 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.403     4.065    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.918     1.146 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.438     2.584    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.665 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          1.452     4.117    ADC_DISCR_3A/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y55         ISERDESE2                                    r  ADC_DISCR_3A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y55         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.533     4.650 r  ADC_DISCR_3A/DISCR_SERDES/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           3.010     7.659    discr_bits_12[0]
    SLICE_X85Y54         FDRE                                         r  prev_discr_bits_12_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    C7                                                0.000     8.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.785     8.785 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.877    10.662    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    10.739 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    12.171    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     9.034 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.664    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.741 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.339    12.080    clk_125MHz
    SLICE_X85Y54         FDRE                                         r  prev_discr_bits_12_reg[0]/C
                         clock pessimism              0.000    12.080    
                         clock uncertainty           -0.646    11.434    
    SLICE_X85Y54         FDRE (Setup_fdre_C_D)       -0.047    11.387    prev_discr_bits_12_reg[0]
  -------------------------------------------------------------------
                         required time                         11.387    
                         arrival time                          -7.659    
  -------------------------------------------------------------------
                         slack                                  3.728    

Slack (MET) :             3.828ns  (required time - arrival time)
  Source:                 ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.533ns (15.418%)  route 2.924ns (84.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 12.213 - 8.000 ) 
    Source Clock Delay      (SCD):    4.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.708     2.580    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.082     2.662 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.403     4.065    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.918     1.146 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.438     2.584    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.665 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          1.591     4.256    ADC_DISCR_0C/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y13         ISERDESE2                                    r  ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y13         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     4.789 r  ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/Q7
                         net (fo=1, routed)           2.924     7.713    discr_bits_2[1]
    SLICE_X84Y13         FDRE                                         r  prev_discr_bits_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    C7                                                0.000     8.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.785     8.785 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.877    10.662    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    10.739 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    12.171    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     9.034 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.664    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.741 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.472    12.213    clk_125MHz
    SLICE_X84Y13         FDRE                                         r  prev_discr_bits_2_reg[1]/C
                         clock pessimism              0.000    12.213    
                         clock uncertainty           -0.646    11.567    
    SLICE_X84Y13         FDRE (Setup_fdre_C_D)       -0.027    11.540    prev_discr_bits_2_reg[1]
  -------------------------------------------------------------------
                         required time                         11.540    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                  3.828    

Slack (MET) :             3.829ns  (required time - arrival time)
  Source:                 ADC_DISCR_2A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_8_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.533ns (15.629%)  route 2.877ns (84.371%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.209 - 8.000 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.708     2.580    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.082     2.662 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.403     4.065    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.918     1.146 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.438     2.584    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.665 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          1.585     4.250    ADC_DISCR_2A/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y18         ISERDESE2                                    r  ADC_DISCR_2A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y18         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.533     4.783 r  ADC_DISCR_2A/DISCR_SERDES/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           2.877     7.660    discr_bits_8[0]
    SLICE_X85Y18         FDRE                                         r  prev_discr_bits_8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    C7                                                0.000     8.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.785     8.785 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.877    10.662    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    10.739 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    12.171    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     9.034 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.664    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.741 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.468    12.209    clk_125MHz
    SLICE_X85Y18         FDRE                                         r  prev_discr_bits_8_reg[0]/C
                         clock pessimism              0.000    12.209    
                         clock uncertainty           -0.646    11.563    
    SLICE_X85Y18         FDRE (Setup_fdre_C_D)       -0.074    11.489    prev_discr_bits_8_reg[0]
  -------------------------------------------------------------------
                         required time                         11.489    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                  3.829    

Slack (MET) :             3.852ns  (required time - arrival time)
  Source:                 ADC_DISCR_1D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_7_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.533ns (15.620%)  route 2.879ns (84.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.217ns = ( 12.217 - 8.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.708     2.580    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.082     2.662 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.403     4.065    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.918     1.146 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.438     2.584    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.665 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          1.595     4.260    ADC_DISCR_1D/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y7          ISERDESE2                                    r  ADC_DISCR_1D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y7          ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.533     4.793 r  ADC_DISCR_1D/DISCR_SERDES/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           2.879     7.672    discr_bits_7[2]
    SLICE_X85Y7          FDRE                                         r  prev_discr_bits_7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    C7                                                0.000     8.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.785     8.785 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.877    10.662    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    10.739 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    12.171    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     9.034 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.664    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.741 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.476    12.217    clk_125MHz
    SLICE_X85Y7          FDRE                                         r  prev_discr_bits_7_reg[2]/C
                         clock pessimism              0.000    12.217    
                         clock uncertainty           -0.646    11.571    
    SLICE_X85Y7          FDRE (Setup_fdre_C_D)       -0.047    11.524    prev_discr_bits_7_reg[2]
  -------------------------------------------------------------------
                         required time                         11.524    
                         arrival time                          -7.672    
  -------------------------------------------------------------------
                         slack                                  3.852    

Slack (MET) :             3.870ns  (required time - arrival time)
  Source:                 ADC_DISCR_1C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_6_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 0.533ns (15.661%)  route 2.870ns (84.339%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 12.210 - 8.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.708     2.580    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.082     2.662 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.403     4.065    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.918     1.146 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.438     2.584    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.665 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          1.587     4.252    ADC_DISCR_1C/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y16         ISERDESE2                                    r  ADC_DISCR_1C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.533     4.785 r  ADC_DISCR_1C/DISCR_SERDES/inst/pins[0].iserdese2_master/Q3
                         net (fo=1, routed)           2.870     7.655    discr_bits_6[5]
    SLICE_X85Y17         FDRE                                         r  prev_discr_bits_6_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    C7                                                0.000     8.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.785     8.785 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.877    10.662    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    10.739 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    12.171    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     9.034 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.664    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.741 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.469    12.210    clk_125MHz
    SLICE_X85Y17         FDRE                                         r  prev_discr_bits_6_reg[5]/C
                         clock pessimism              0.000    12.210    
                         clock uncertainty           -0.646    11.564    
    SLICE_X85Y17         FDRE (Setup_fdre_C_D)       -0.039    11.525    prev_discr_bits_6_reg[5]
  -------------------------------------------------------------------
                         required time                         11.525    
                         arrival time                          -7.655    
  -------------------------------------------------------------------
                         slack                                  3.870    

Slack (MET) :             3.879ns  (required time - arrival time)
  Source:                 ADC_DISCR_2C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.533ns (15.803%)  route 2.840ns (84.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.217ns = ( 12.217 - 8.000 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.708     2.580    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.082     2.662 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.403     4.065    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.918     1.146 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.438     2.584    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.665 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          1.596     4.261    ADC_DISCR_2C/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y3          ISERDESE2                                    r  ADC_DISCR_2C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y3          ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.533     4.794 r  ADC_DISCR_2C/DISCR_SERDES/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           2.840     7.634    discr_bits_10[2]
    SLICE_X85Y3          FDRE                                         r  prev_discr_bits_10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    C7                                                0.000     8.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.785     8.785 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.877    10.662    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    10.739 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    12.171    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     9.034 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.664    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.741 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.476    12.217    clk_125MHz
    SLICE_X85Y3          FDRE                                         r  prev_discr_bits_10_reg[2]/C
                         clock pessimism              0.000    12.217    
                         clock uncertainty           -0.646    11.571    
    SLICE_X85Y3          FDRE (Setup_fdre_C_D)       -0.059    11.512    prev_discr_bits_10_reg[2]
  -------------------------------------------------------------------
                         required time                         11.512    
                         arrival time                          -7.634    
  -------------------------------------------------------------------
                         slack                                  3.879    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 ADC_DISCR_5B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_21_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.533ns (15.707%)  route 2.860ns (84.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 12.073 - 8.000 ) 
    Source Clock Delay      (SCD):    4.110ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.708     2.580    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.082     2.662 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.403     4.065    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.918     1.146 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.438     2.584    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.665 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          1.445     4.110    ADC_DISCR_5B/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y64         ISERDESE2                                    r  ADC_DISCR_5B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y64         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.533     4.643 r  ADC_DISCR_5B/DISCR_SERDES/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           2.860     7.503    discr_bits_21[0]
    SLICE_X85Y67         FDRE                                         r  prev_discr_bits_21_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    C7                                                0.000     8.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.785     8.785 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.877    10.662    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    10.739 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    12.171    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     9.034 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.664    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.741 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.332    12.073    clk_125MHz
    SLICE_X85Y67         FDRE                                         r  prev_discr_bits_21_reg[0]/C
                         clock pessimism              0.000    12.073    
                         clock uncertainty           -0.646    11.427    
    SLICE_X85Y67         FDRE (Setup_fdre_C_D)       -0.032    11.395    prev_discr_bits_21_reg[0]
  -------------------------------------------------------------------
                         required time                         11.395    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.893ns  (required time - arrival time)
  Source:                 ADC_DISCR_2B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_9_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.533ns (15.863%)  route 2.827ns (84.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.216ns = ( 12.216 - 8.000 ) 
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.708     2.580    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.082     2.662 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.403     4.065    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.918     1.146 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.438     2.584    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.665 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          1.594     4.259    ADC_DISCR_2B/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y8          ISERDESE2                                    r  ADC_DISCR_2B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y8          ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.533     4.792 r  ADC_DISCR_2B/DISCR_SERDES/inst/pins[0].iserdese2_master/Q3
                         net (fo=1, routed)           2.827     7.619    discr_bits_9[5]
    SLICE_X85Y8          FDRE                                         r  prev_discr_bits_9_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    C7                                                0.000     8.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.785     8.785 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.877    10.662    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    10.739 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    12.171    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     9.034 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.664    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.741 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.475    12.216    clk_125MHz
    SLICE_X85Y8          FDRE                                         r  prev_discr_bits_9_reg[5]/C
                         clock pessimism              0.000    12.216    
                         clock uncertainty           -0.646    11.570    
    SLICE_X85Y8          FDRE (Setup_fdre_C_D)       -0.059    11.511    prev_discr_bits_9_reg[5]
  -------------------------------------------------------------------
                         required time                         11.511    
                         arrival time                          -7.619    
  -------------------------------------------------------------------
                         slack                                  3.893    

Slack (MET) :             3.895ns  (required time - arrival time)
  Source:                 ADC_DISCR_0A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.533ns (15.859%)  route 2.828ns (84.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 12.211 - 8.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.708     2.580    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.082     2.662 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.403     4.065    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.918     1.146 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.438     2.584    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.665 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          1.586     4.251    ADC_DISCR_0A/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y17         ISERDESE2                                    r  ADC_DISCR_0A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y17         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     4.784 r  ADC_DISCR_0A/DISCR_SERDES/inst/pins[0].iserdese2_master/Q7
                         net (fo=1, routed)           2.828     7.612    discr_bits_0[1]
    SLICE_X85Y16         FDRE                                         r  prev_discr_bits_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    C7                                                0.000     8.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.785     8.785 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.877    10.662    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    10.739 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    12.171    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     9.034 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.664    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.741 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.470    12.211    clk_125MHz
    SLICE_X85Y16         FDRE                                         r  prev_discr_bits_0_reg[1]/C
                         clock pessimism              0.000    12.211    
                         clock uncertainty           -0.646    11.565    
    SLICE_X85Y16         FDRE (Setup_fdre_C_D)       -0.059    11.506    prev_discr_bits_0_reg[1]
  -------------------------------------------------------------------
                         required time                         11.506    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                  3.895    

Slack (MET) :             3.896ns  (required time - arrival time)
  Source:                 ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 0.533ns (15.878%)  route 2.824ns (84.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 12.213 - 8.000 ) 
    Source Clock Delay      (SCD):    4.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           1.708     2.580    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.082     2.662 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.403     4.065    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.918     1.146 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.438     2.584    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.665 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          1.591     4.256    ADC_DISCR_0C/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y13         ISERDESE2                                    r  ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y13         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.533     4.789 r  ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/Q3
                         net (fo=1, routed)           2.824     7.613    discr_bits_2[5]
    SLICE_X85Y13         FDRE                                         r  prev_discr_bits_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    C7                                                0.000     8.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.785     8.785 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.877    10.662    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    10.739 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    12.171    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     9.034 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.664    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.741 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.472    12.213    clk_125MHz
    SLICE_X85Y13         FDRE                                         r  prev_discr_bits_2_reg[5]/C
                         clock pessimism              0.000    12.213    
                         clock uncertainty           -0.646    11.567    
    SLICE_X85Y13         FDRE (Setup_fdre_C_D)       -0.059    11.508    prev_discr_bits_2_reg[5]
  -------------------------------------------------------------------
                         required time                         11.508    
                         arrival time                          -7.613    
  -------------------------------------------------------------------
                         slack                                  3.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ADC_DISCR_2D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_11_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.177ns (12.442%)  route 1.246ns (87.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.640     1.014    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.041 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.556     1.596    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.523 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.494     1.017    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          0.667     1.710    ADC_DISCR_2D/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y4          ISERDESE2                                    r  ADC_DISCR_2D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y4          ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177     1.887 r  ADC_DISCR_2D/DISCR_SERDES/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           1.246     3.133    discr_bits_11[0]
    SLICE_X85Y4          FDRE                                         r  prev_discr_bits_11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.273    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.302 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.195    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.575 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.275    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.304 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.941     2.244    clk_125MHz
    SLICE_X85Y4          FDRE                                         r  prev_discr_bits_11_reg[0]/C
                         clock pessimism              0.000     2.244    
                         clock uncertainty            0.646     2.890    
    SLICE_X85Y4          FDRE (Hold_fdre_C_D)         0.046     2.936    prev_discr_bits_11_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.936    
                         arrival time                           3.133    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.177ns (11.810%)  route 1.322ns (88.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.640     1.014    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.041 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.556     1.596    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.523 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.494     1.017    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          0.663     1.706    ADC_DISCR_0C/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y13         ISERDESE2                                    r  ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y13         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177     1.883 r  ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           1.322     3.205    discr_bits_2[0]
    SLICE_X84Y13         FDRE                                         r  prev_discr_bits_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.273    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.302 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.195    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.575 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.275    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.304 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.936     2.239    clk_125MHz
    SLICE_X84Y13         FDRE                                         r  prev_discr_bits_2_reg[0]/C
                         clock pessimism              0.000     2.239    
                         clock uncertainty            0.646     2.885    
    SLICE_X84Y13         FDRE (Hold_fdre_C_D)         0.059     2.944    prev_discr_bits_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.944    
                         arrival time                           3.205    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ADC_DISCR_4B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_17_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.177ns (11.859%)  route 1.316ns (88.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.640     1.014    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.041 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.556     1.596    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.523 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.494     1.017    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          0.602     1.644    ADC_DISCR_4B/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y51         ISERDESE2                                    r  ADC_DISCR_4B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y51         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.177     1.821 r  ADC_DISCR_4B/DISCR_SERDES/inst/pins[0].iserdese2_master/Q7
                         net (fo=1, routed)           1.316     3.137    discr_bits_17[1]
    SLICE_X84Y51         FDRE                                         r  prev_discr_bits_17_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.273    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.302 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.195    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.575 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.275    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.304 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.872     2.175    clk_125MHz
    SLICE_X84Y51         FDRE                                         r  prev_discr_bits_17_reg[1]/C
                         clock pessimism              0.000     2.175    
                         clock uncertainty            0.646     2.821    
    SLICE_X84Y51         FDRE (Hold_fdre_C_D)         0.052     2.873    prev_discr_bits_17_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.873    
                         arrival time                           3.137    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ADC_DISCR_4D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_19_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.177ns (11.810%)  route 1.322ns (88.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.640     1.014    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.041 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.556     1.596    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.523 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.494     1.017    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          0.594     1.636    ADC_DISCR_4D/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y68         ISERDESE2                                    r  ADC_DISCR_4D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y68         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177     1.813 r  ADC_DISCR_4D/DISCR_SERDES/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           1.322     3.135    discr_bits_19[0]
    SLICE_X84Y68         FDRE                                         r  prev_discr_bits_19_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.273    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.302 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.195    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.575 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.275    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.304 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.862     2.165    clk_125MHz
    SLICE_X84Y68         FDRE                                         r  prev_discr_bits_19_reg[0]/C
                         clock pessimism              0.000     2.165    
                         clock uncertainty            0.646     2.811    
    SLICE_X84Y68         FDRE (Hold_fdre_C_D)         0.059     2.870    prev_discr_bits_19_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.870    
                         arrival time                           3.135    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ADC_DISCR_0D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.177ns (11.775%)  route 1.326ns (88.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.640     1.014    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.041 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.556     1.596    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.523 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.494     1.017    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          0.663     1.706    ADC_DISCR_0D/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y14         ISERDESE2                                    r  ADC_DISCR_0D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y14         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177     1.883 r  ADC_DISCR_0D/DISCR_SERDES/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           1.326     3.209    discr_bits_3[0]
    SLICE_X84Y14         FDRE                                         r  prev_discr_bits_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.273    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.302 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.195    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.575 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.275    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.304 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.936     2.239    clk_125MHz
    SLICE_X84Y14         FDRE                                         r  prev_discr_bits_3_reg[0]/C
                         clock pessimism              0.000     2.239    
                         clock uncertainty            0.646     2.885    
    SLICE_X84Y14         FDRE (Hold_fdre_C_D)         0.059     2.944    prev_discr_bits_3_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.944    
                         arrival time                           3.209    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 ADC_DISCR_2A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_8_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.177ns (11.687%)  route 1.338ns (88.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.640     1.014    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.041 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.556     1.596    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.523 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.494     1.017    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          0.660     1.703    ADC_DISCR_2A/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y18         ISERDESE2                                    r  ADC_DISCR_2A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y18         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.177     1.880 r  ADC_DISCR_2A/DISCR_SERDES/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.338     3.217    discr_bits_8[4]
    SLICE_X85Y18         FDRE                                         r  prev_discr_bits_8_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.273    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.302 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.195    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.575 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.275    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.304 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.932     2.235    clk_125MHz
    SLICE_X85Y18         FDRE                                         r  prev_discr_bits_8_reg[4]/C
                         clock pessimism              0.000     2.235    
                         clock uncertainty            0.646     2.881    
    SLICE_X85Y18         FDRE (Hold_fdre_C_D)         0.070     2.951    prev_discr_bits_8_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.951    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ADC_DISCR_2B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_9_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.177ns (11.807%)  route 1.322ns (88.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.640     1.014    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.041 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.556     1.596    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.523 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.494     1.017    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          0.666     1.709    ADC_DISCR_2B/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y8          ISERDESE2                                    r  ADC_DISCR_2B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y8          ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.177     1.886 r  ADC_DISCR_2B/DISCR_SERDES/inst/pins[0].iserdese2_master/Q5
                         net (fo=1, routed)           1.322     3.208    discr_bits_9[3]
    SLICE_X84Y8          FDRE                                         r  prev_discr_bits_9_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.273    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.302 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.195    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.575 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.275    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.304 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.940     2.243    clk_125MHz
    SLICE_X84Y8          FDRE                                         r  prev_discr_bits_9_reg[3]/C
                         clock pessimism              0.000     2.243    
                         clock uncertainty            0.646     2.889    
    SLICE_X84Y8          FDRE (Hold_fdre_C_D)         0.052     2.941    prev_discr_bits_9_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.941    
                         arrival time                           3.208    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ADC_DISCR_5C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_22_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.177ns (11.761%)  route 1.328ns (88.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.640     1.014    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.041 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.556     1.596    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.523 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.494     1.017    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          0.593     1.635    ADC_DISCR_5C/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y69         ISERDESE2                                    r  ADC_DISCR_5C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y69         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.177     1.812 r  ADC_DISCR_5C/DISCR_SERDES/inst/pins[0].iserdese2_master/Q7
                         net (fo=1, routed)           1.328     3.140    discr_bits_22[1]
    SLICE_X84Y69         FDRE                                         r  prev_discr_bits_22_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.273    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.302 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.195    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.575 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.275    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.304 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.861     2.164    clk_125MHz
    SLICE_X84Y69         FDRE                                         r  prev_discr_bits_22_reg[1]/C
                         clock pessimism              0.000     2.164    
                         clock uncertainty            0.646     2.810    
    SLICE_X84Y69         FDRE (Hold_fdre_C_D)         0.063     2.873    prev_discr_bits_22_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.873    
                         arrival time                           3.140    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ADC_DISCR_4B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_17_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.177ns (11.775%)  route 1.326ns (88.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.640     1.014    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.041 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.556     1.596    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.523 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.494     1.017    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          0.602     1.644    ADC_DISCR_4B/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y51         ISERDESE2                                    r  ADC_DISCR_4B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y51         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177     1.821 r  ADC_DISCR_4B/DISCR_SERDES/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           1.326     3.148    discr_bits_17[0]
    SLICE_X84Y51         FDRE                                         r  prev_discr_bits_17_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.273    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.302 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.195    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.575 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.275    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.304 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.872     2.175    clk_125MHz
    SLICE_X84Y51         FDRE                                         r  prev_discr_bits_17_reg[0]/C
                         clock pessimism              0.000     2.175    
                         clock uncertainty            0.646     2.821    
    SLICE_X84Y51         FDRE (Hold_fdre_C_D)         0.059     2.880    prev_discr_bits_17_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.880    
                         arrival time                           3.148    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ADC_DISCR_1B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_5_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.177ns (11.681%)  route 1.338ns (88.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=2, routed)           0.640     1.014    ADC_SDATAR_OBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.041 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.556     1.596    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.523 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.494     1.017    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          0.654     1.697    ADC_DISCR_1B/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y24         ISERDESE2                                    r  ADC_DISCR_1B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y24         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.177     1.874 r  ADC_DISCR_1B/DISCR_SERDES/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.338     3.212    discr_bits_5[4]
    SLICE_X85Y24         FDRE                                         r  prev_discr_bits_5_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.273    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.302 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.195    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.575 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.275    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.304 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.925     2.228    clk_125MHz
    SLICE_X85Y24         FDRE                                         r  prev_discr_bits_5_reg[4]/C
                         clock pessimism              0.000     2.228    
                         clock uncertainty            0.646     2.874    
    SLICE_X85Y24         FDRE (Hold_fdre_C_D)         0.070     2.944    prev_discr_bits_5_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.944    
                         arrival time                           3.212    
  -------------------------------------------------------------------
                         slack                                  0.268    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_idelay_discr_clk_wiz_1
  To Clock:  clk_out1_lclk_adcclk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        3.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.651ns  (required time - arrival time)
  Source:                 ADC_DISCR_3A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_12_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@8.000ns - clk_out3_idelay_discr_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 0.533ns (15.046%)  route 3.010ns (84.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.080ns = ( 12.080 - 8.000 ) 
    Source Clock Delay      (SCD):    4.433ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.897    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.978 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.403     4.381    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.918     1.462 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.438     2.900    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.981 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          1.452     4.433    ADC_DISCR_3A/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y55         ISERDESE2                                    r  ADC_DISCR_3A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y55         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.533     4.966 r  ADC_DISCR_3A/DISCR_SERDES/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           3.010     7.975    discr_bits_12[0]
    SLICE_X85Y54         FDRE                                         r  prev_discr_bits_12_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    C7                                                0.000     8.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.785     8.785 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.877    10.662    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    10.739 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    12.171    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     9.034 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.664    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.741 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.339    12.080    clk_125MHz
    SLICE_X85Y54         FDRE                                         r  prev_discr_bits_12_reg[0]/C
                         clock pessimism              0.239    12.319    
                         clock uncertainty           -0.646    11.673    
    SLICE_X85Y54         FDRE (Setup_fdre_C_D)       -0.047    11.626    prev_discr_bits_12_reg[0]
  -------------------------------------------------------------------
                         required time                         11.626    
                         arrival time                          -7.975    
  -------------------------------------------------------------------
                         slack                                  3.651    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@8.000ns - clk_out3_idelay_discr_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.533ns (15.418%)  route 2.924ns (84.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 12.213 - 8.000 ) 
    Source Clock Delay      (SCD):    4.572ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.897    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.978 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.403     4.381    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.918     1.462 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.438     2.900    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.981 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          1.591     4.572    ADC_DISCR_0C/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y13         ISERDESE2                                    r  ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y13         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     5.105 r  ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/Q7
                         net (fo=1, routed)           2.924     8.029    discr_bits_2[1]
    SLICE_X84Y13         FDRE                                         r  prev_discr_bits_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    C7                                                0.000     8.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.785     8.785 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.877    10.662    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    10.739 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    12.171    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     9.034 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.664    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.741 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.472    12.213    clk_125MHz
    SLICE_X84Y13         FDRE                                         r  prev_discr_bits_2_reg[1]/C
                         clock pessimism              0.239    12.452    
                         clock uncertainty           -0.646    11.806    
    SLICE_X84Y13         FDRE (Setup_fdre_C_D)       -0.027    11.779    prev_discr_bits_2_reg[1]
  -------------------------------------------------------------------
                         required time                         11.779    
                         arrival time                          -8.029    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.752ns  (required time - arrival time)
  Source:                 ADC_DISCR_2A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_8_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@8.000ns - clk_out3_idelay_discr_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.533ns (15.629%)  route 2.877ns (84.371%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.209 - 8.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.897    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.978 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.403     4.381    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.918     1.462 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.438     2.900    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.981 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          1.585     4.566    ADC_DISCR_2A/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y18         ISERDESE2                                    r  ADC_DISCR_2A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y18         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.533     5.099 r  ADC_DISCR_2A/DISCR_SERDES/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           2.877     7.976    discr_bits_8[0]
    SLICE_X85Y18         FDRE                                         r  prev_discr_bits_8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    C7                                                0.000     8.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.785     8.785 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.877    10.662    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    10.739 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    12.171    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     9.034 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.664    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.741 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.468    12.209    clk_125MHz
    SLICE_X85Y18         FDRE                                         r  prev_discr_bits_8_reg[0]/C
                         clock pessimism              0.239    12.448    
                         clock uncertainty           -0.646    11.802    
    SLICE_X85Y18         FDRE (Setup_fdre_C_D)       -0.074    11.728    prev_discr_bits_8_reg[0]
  -------------------------------------------------------------------
                         required time                         11.728    
                         arrival time                          -7.976    
  -------------------------------------------------------------------
                         slack                                  3.752    

Slack (MET) :             3.775ns  (required time - arrival time)
  Source:                 ADC_DISCR_1D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_7_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@8.000ns - clk_out3_idelay_discr_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.533ns (15.620%)  route 2.879ns (84.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.217ns = ( 12.217 - 8.000 ) 
    Source Clock Delay      (SCD):    4.576ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.897    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.978 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.403     4.381    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.918     1.462 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.438     2.900    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.981 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          1.595     4.576    ADC_DISCR_1D/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y7          ISERDESE2                                    r  ADC_DISCR_1D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y7          ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.533     5.109 r  ADC_DISCR_1D/DISCR_SERDES/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           2.879     7.988    discr_bits_7[2]
    SLICE_X85Y7          FDRE                                         r  prev_discr_bits_7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    C7                                                0.000     8.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.785     8.785 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.877    10.662    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    10.739 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    12.171    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     9.034 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.664    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.741 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.476    12.217    clk_125MHz
    SLICE_X85Y7          FDRE                                         r  prev_discr_bits_7_reg[2]/C
                         clock pessimism              0.239    12.456    
                         clock uncertainty           -0.646    11.810    
    SLICE_X85Y7          FDRE (Setup_fdre_C_D)       -0.047    11.763    prev_discr_bits_7_reg[2]
  -------------------------------------------------------------------
                         required time                         11.763    
                         arrival time                          -7.988    
  -------------------------------------------------------------------
                         slack                                  3.775    

Slack (MET) :             3.793ns  (required time - arrival time)
  Source:                 ADC_DISCR_1C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_6_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@8.000ns - clk_out3_idelay_discr_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 0.533ns (15.661%)  route 2.870ns (84.339%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 12.210 - 8.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.897    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.978 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.403     4.381    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.918     1.462 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.438     2.900    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.981 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          1.587     4.568    ADC_DISCR_1C/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y16         ISERDESE2                                    r  ADC_DISCR_1C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.533     5.101 r  ADC_DISCR_1C/DISCR_SERDES/inst/pins[0].iserdese2_master/Q3
                         net (fo=1, routed)           2.870     7.971    discr_bits_6[5]
    SLICE_X85Y17         FDRE                                         r  prev_discr_bits_6_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    C7                                                0.000     8.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.785     8.785 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.877    10.662    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    10.739 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    12.171    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     9.034 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.664    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.741 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.469    12.210    clk_125MHz
    SLICE_X85Y17         FDRE                                         r  prev_discr_bits_6_reg[5]/C
                         clock pessimism              0.239    12.449    
                         clock uncertainty           -0.646    11.803    
    SLICE_X85Y17         FDRE (Setup_fdre_C_D)       -0.039    11.764    prev_discr_bits_6_reg[5]
  -------------------------------------------------------------------
                         required time                         11.764    
                         arrival time                          -7.971    
  -------------------------------------------------------------------
                         slack                                  3.793    

Slack (MET) :             3.802ns  (required time - arrival time)
  Source:                 ADC_DISCR_2C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@8.000ns - clk_out3_idelay_discr_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.533ns (15.803%)  route 2.840ns (84.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.217ns = ( 12.217 - 8.000 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.897    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.978 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.403     4.381    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.918     1.462 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.438     2.900    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.981 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          1.596     4.577    ADC_DISCR_2C/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y3          ISERDESE2                                    r  ADC_DISCR_2C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y3          ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.533     5.110 r  ADC_DISCR_2C/DISCR_SERDES/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           2.840     7.950    discr_bits_10[2]
    SLICE_X85Y3          FDRE                                         r  prev_discr_bits_10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    C7                                                0.000     8.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.785     8.785 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.877    10.662    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    10.739 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    12.171    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     9.034 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.664    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.741 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.476    12.217    clk_125MHz
    SLICE_X85Y3          FDRE                                         r  prev_discr_bits_10_reg[2]/C
                         clock pessimism              0.239    12.456    
                         clock uncertainty           -0.646    11.810    
    SLICE_X85Y3          FDRE (Setup_fdre_C_D)       -0.059    11.751    prev_discr_bits_10_reg[2]
  -------------------------------------------------------------------
                         required time                         11.751    
                         arrival time                          -7.950    
  -------------------------------------------------------------------
                         slack                                  3.802    

Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 ADC_DISCR_5B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_21_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@8.000ns - clk_out3_idelay_discr_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.533ns (15.707%)  route 2.860ns (84.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 12.073 - 8.000 ) 
    Source Clock Delay      (SCD):    4.426ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.897    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.978 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.403     4.381    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.918     1.462 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.438     2.900    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.981 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          1.445     4.426    ADC_DISCR_5B/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y64         ISERDESE2                                    r  ADC_DISCR_5B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y64         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.533     4.959 r  ADC_DISCR_5B/DISCR_SERDES/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           2.860     7.819    discr_bits_21[0]
    SLICE_X85Y67         FDRE                                         r  prev_discr_bits_21_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    C7                                                0.000     8.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.785     8.785 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.877    10.662    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    10.739 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    12.171    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     9.034 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.664    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.741 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.332    12.073    clk_125MHz
    SLICE_X85Y67         FDRE                                         r  prev_discr_bits_21_reg[0]/C
                         clock pessimism              0.239    12.312    
                         clock uncertainty           -0.646    11.666    
    SLICE_X85Y67         FDRE (Setup_fdre_C_D)       -0.032    11.634    prev_discr_bits_21_reg[0]
  -------------------------------------------------------------------
                         required time                         11.634    
                         arrival time                          -7.819    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 ADC_DISCR_2B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_9_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@8.000ns - clk_out3_idelay_discr_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.533ns (15.863%)  route 2.827ns (84.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.216ns = ( 12.216 - 8.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.897    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.978 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.403     4.381    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.918     1.462 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.438     2.900    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.981 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          1.594     4.575    ADC_DISCR_2B/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y8          ISERDESE2                                    r  ADC_DISCR_2B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y8          ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.533     5.108 r  ADC_DISCR_2B/DISCR_SERDES/inst/pins[0].iserdese2_master/Q3
                         net (fo=1, routed)           2.827     7.935    discr_bits_9[5]
    SLICE_X85Y8          FDRE                                         r  prev_discr_bits_9_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    C7                                                0.000     8.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.785     8.785 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.877    10.662    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    10.739 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    12.171    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     9.034 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.664    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.741 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.475    12.216    clk_125MHz
    SLICE_X85Y8          FDRE                                         r  prev_discr_bits_9_reg[5]/C
                         clock pessimism              0.239    12.455    
                         clock uncertainty           -0.646    11.809    
    SLICE_X85Y8          FDRE (Setup_fdre_C_D)       -0.059    11.750    prev_discr_bits_9_reg[5]
  -------------------------------------------------------------------
                         required time                         11.750    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 ADC_DISCR_0A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@8.000ns - clk_out3_idelay_discr_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.533ns (15.859%)  route 2.828ns (84.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 12.211 - 8.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.897    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.978 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.403     4.381    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.918     1.462 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.438     2.900    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.981 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          1.586     4.567    ADC_DISCR_0A/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y17         ISERDESE2                                    r  ADC_DISCR_0A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y17         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     5.100 r  ADC_DISCR_0A/DISCR_SERDES/inst/pins[0].iserdese2_master/Q7
                         net (fo=1, routed)           2.828     7.928    discr_bits_0[1]
    SLICE_X85Y16         FDRE                                         r  prev_discr_bits_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    C7                                                0.000     8.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.785     8.785 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.877    10.662    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    10.739 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    12.171    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     9.034 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.664    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.741 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.470    12.211    clk_125MHz
    SLICE_X85Y16         FDRE                                         r  prev_discr_bits_0_reg[1]/C
                         clock pessimism              0.239    12.450    
                         clock uncertainty           -0.646    11.804    
    SLICE_X85Y16         FDRE (Setup_fdre_C_D)       -0.059    11.745    prev_discr_bits_0_reg[1]
  -------------------------------------------------------------------
                         required time                         11.745    
                         arrival time                          -7.928    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@8.000ns - clk_out3_idelay_discr_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 0.533ns (15.878%)  route 2.824ns (84.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 12.213 - 8.000 ) 
    Source Clock Delay      (SCD):    4.572ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.897    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     2.978 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.403     4.381    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.918     1.462 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.438     2.900    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.981 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          1.591     4.572    ADC_DISCR_0C/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y13         ISERDESE2                                    r  ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y13         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.533     5.105 r  ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/Q3
                         net (fo=1, routed)           2.824     7.929    discr_bits_2[5]
    SLICE_X85Y13         FDRE                                         r  prev_discr_bits_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    C7                                                0.000     8.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.785     8.785 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.877    10.662    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    10.739 r  BUFGMUX_0/O
                         net (fo=3, routed)           1.432    12.171    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.137     9.034 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    10.664    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.741 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         1.472    12.213    clk_125MHz
    SLICE_X85Y13         FDRE                                         r  prev_discr_bits_2_reg[5]/C
                         clock pessimism              0.239    12.452    
                         clock uncertainty           -0.646    11.806    
    SLICE_X85Y13         FDRE (Setup_fdre_C_D)       -0.059    11.747    prev_discr_bits_2_reg[5]
  -------------------------------------------------------------------
                         required time                         11.747    
                         arrival time                          -7.929    
  -------------------------------------------------------------------
                         slack                                  3.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 ADC_DISCR_2D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_11_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@0.000ns - clk_out3_idelay_discr_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.177ns (12.442%)  route 1.246ns (87.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.021    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.047 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.556     1.602    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.529 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.494     1.023    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.049 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          0.667     1.716    ADC_DISCR_2D/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y4          ISERDESE2                                    r  ADC_DISCR_2D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y4          ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177     1.893 r  ADC_DISCR_2D/DISCR_SERDES/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           1.246     3.138    discr_bits_11[0]
    SLICE_X85Y4          FDRE                                         r  prev_discr_bits_11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.273    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.302 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.195    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.575 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.275    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.304 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.941     2.244    clk_125MHz
    SLICE_X85Y4          FDRE                                         r  prev_discr_bits_11_reg[0]/C
                         clock pessimism             -0.255     1.989    
                         clock uncertainty            0.646     2.635    
    SLICE_X85Y4          FDRE (Hold_fdre_C_D)         0.046     2.681    prev_discr_bits_11_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.681    
                         arrival time                           3.138    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@0.000ns - clk_out3_idelay_discr_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.177ns (11.810%)  route 1.322ns (88.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.021    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.047 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.556     1.602    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.529 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.494     1.023    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.049 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          0.663     1.712    ADC_DISCR_0C/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y13         ISERDESE2                                    r  ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y13         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177     1.889 r  ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           1.322     3.211    discr_bits_2[0]
    SLICE_X84Y13         FDRE                                         r  prev_discr_bits_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.273    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.302 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.195    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.575 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.275    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.304 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.936     2.239    clk_125MHz
    SLICE_X84Y13         FDRE                                         r  prev_discr_bits_2_reg[0]/C
                         clock pessimism             -0.255     1.984    
                         clock uncertainty            0.646     2.630    
    SLICE_X84Y13         FDRE (Hold_fdre_C_D)         0.059     2.689    prev_discr_bits_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.689    
                         arrival time                           3.211    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 ADC_DISCR_4B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_17_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@0.000ns - clk_out3_idelay_discr_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.177ns (11.859%)  route 1.316ns (88.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.021    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.047 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.556     1.602    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.529 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.494     1.023    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.049 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          0.602     1.650    ADC_DISCR_4B/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y51         ISERDESE2                                    r  ADC_DISCR_4B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y51         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.177     1.827 r  ADC_DISCR_4B/DISCR_SERDES/inst/pins[0].iserdese2_master/Q7
                         net (fo=1, routed)           1.316     3.143    discr_bits_17[1]
    SLICE_X84Y51         FDRE                                         r  prev_discr_bits_17_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.273    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.302 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.195    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.575 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.275    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.304 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.872     2.175    clk_125MHz
    SLICE_X84Y51         FDRE                                         r  prev_discr_bits_17_reg[1]/C
                         clock pessimism             -0.255     1.920    
                         clock uncertainty            0.646     2.566    
    SLICE_X84Y51         FDRE (Hold_fdre_C_D)         0.052     2.618    prev_discr_bits_17_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           3.143    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 ADC_DISCR_4D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_19_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@0.000ns - clk_out3_idelay_discr_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.177ns (11.810%)  route 1.322ns (88.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.021    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.047 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.556     1.602    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.529 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.494     1.023    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.049 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          0.594     1.642    ADC_DISCR_4D/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y68         ISERDESE2                                    r  ADC_DISCR_4D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y68         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177     1.819 r  ADC_DISCR_4D/DISCR_SERDES/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           1.322     3.141    discr_bits_19[0]
    SLICE_X84Y68         FDRE                                         r  prev_discr_bits_19_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.273    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.302 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.195    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.575 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.275    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.304 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.862     2.165    clk_125MHz
    SLICE_X84Y68         FDRE                                         r  prev_discr_bits_19_reg[0]/C
                         clock pessimism             -0.255     1.910    
                         clock uncertainty            0.646     2.556    
    SLICE_X84Y68         FDRE (Hold_fdre_C_D)         0.059     2.615    prev_discr_bits_19_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.615    
                         arrival time                           3.141    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 ADC_DISCR_0D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@0.000ns - clk_out3_idelay_discr_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.177ns (11.775%)  route 1.326ns (88.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.021    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.047 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.556     1.602    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.529 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.494     1.023    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.049 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          0.663     1.712    ADC_DISCR_0D/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y14         ISERDESE2                                    r  ADC_DISCR_0D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y14         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177     1.889 r  ADC_DISCR_0D/DISCR_SERDES/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           1.326     3.215    discr_bits_3[0]
    SLICE_X84Y14         FDRE                                         r  prev_discr_bits_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.273    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.302 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.195    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.575 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.275    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.304 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.936     2.239    clk_125MHz
    SLICE_X84Y14         FDRE                                         r  prev_discr_bits_3_reg[0]/C
                         clock pessimism             -0.255     1.984    
                         clock uncertainty            0.646     2.630    
    SLICE_X84Y14         FDRE (Hold_fdre_C_D)         0.059     2.689    prev_discr_bits_3_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.689    
                         arrival time                           3.215    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 ADC_DISCR_2A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_8_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@0.000ns - clk_out3_idelay_discr_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.177ns (11.687%)  route 1.338ns (88.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.021    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.047 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.556     1.602    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.529 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.494     1.023    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.049 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          0.660     1.709    ADC_DISCR_2A/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y18         ISERDESE2                                    r  ADC_DISCR_2A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y18         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.177     1.886 r  ADC_DISCR_2A/DISCR_SERDES/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.338     3.223    discr_bits_8[4]
    SLICE_X85Y18         FDRE                                         r  prev_discr_bits_8_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.273    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.302 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.195    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.575 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.275    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.304 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.932     2.235    clk_125MHz
    SLICE_X85Y18         FDRE                                         r  prev_discr_bits_8_reg[4]/C
                         clock pessimism             -0.255     1.980    
                         clock uncertainty            0.646     2.626    
    SLICE_X85Y18         FDRE (Hold_fdre_C_D)         0.070     2.696    prev_discr_bits_8_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.696    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 ADC_DISCR_2B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_9_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@0.000ns - clk_out3_idelay_discr_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.177ns (11.806%)  route 1.322ns (88.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.021    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.047 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.556     1.602    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.529 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.494     1.023    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.049 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          0.666     1.715    ADC_DISCR_2B/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y8          ISERDESE2                                    r  ADC_DISCR_2B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y8          ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.177     1.892 r  ADC_DISCR_2B/DISCR_SERDES/inst/pins[0].iserdese2_master/Q5
                         net (fo=1, routed)           1.322     3.214    discr_bits_9[3]
    SLICE_X84Y8          FDRE                                         r  prev_discr_bits_9_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.273    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.302 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.195    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.575 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.275    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.304 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.940     2.243    clk_125MHz
    SLICE_X84Y8          FDRE                                         r  prev_discr_bits_9_reg[3]/C
                         clock pessimism             -0.255     1.988    
                         clock uncertainty            0.646     2.634    
    SLICE_X84Y8          FDRE (Hold_fdre_C_D)         0.052     2.686    prev_discr_bits_9_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.686    
                         arrival time                           3.214    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 ADC_DISCR_5C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_22_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@0.000ns - clk_out3_idelay_discr_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.177ns (11.761%)  route 1.328ns (88.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.021    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.047 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.556     1.602    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.529 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.494     1.023    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.049 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          0.593     1.641    ADC_DISCR_5C/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y69         ISERDESE2                                    r  ADC_DISCR_5C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y69         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.177     1.818 r  ADC_DISCR_5C/DISCR_SERDES/inst/pins[0].iserdese2_master/Q7
                         net (fo=1, routed)           1.328     3.146    discr_bits_22[1]
    SLICE_X84Y69         FDRE                                         r  prev_discr_bits_22_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.273    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.302 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.195    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.575 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.275    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.304 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.861     2.164    clk_125MHz
    SLICE_X84Y69         FDRE                                         r  prev_discr_bits_22_reg[1]/C
                         clock pessimism             -0.255     1.909    
                         clock uncertainty            0.646     2.555    
    SLICE_X84Y69         FDRE (Hold_fdre_C_D)         0.063     2.618    prev_discr_bits_22_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           3.146    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 ADC_DISCR_4B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_17_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@0.000ns - clk_out3_idelay_discr_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.177ns (11.775%)  route 1.326ns (88.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.021    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.047 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.556     1.602    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.529 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.494     1.023    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.049 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          0.602     1.650    ADC_DISCR_4B/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y51         ISERDESE2                                    r  ADC_DISCR_4B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y51         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177     1.827 r  ADC_DISCR_4B/DISCR_SERDES/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           1.326     3.153    discr_bits_17[0]
    SLICE_X84Y51         FDRE                                         r  prev_discr_bits_17_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.273    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.302 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.195    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.575 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.275    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.304 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.872     2.175    clk_125MHz
    SLICE_X84Y51         FDRE                                         r  prev_discr_bits_17_reg[0]/C
                         clock pessimism             -0.255     1.920    
                         clock uncertainty            0.646     2.566    
    SLICE_X84Y51         FDRE (Hold_fdre_C_D)         0.059     2.625    prev_discr_bits_17_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.625    
                         arrival time                           3.153    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 ADC_DISCR_1B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_5_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz_1 rise@0.000ns - clk_out3_idelay_discr_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.177ns (11.681%)  route 1.338ns (88.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.021    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.047 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.556     1.602    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.529 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.494     1.023    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.049 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=24, routed)          0.654     1.703    ADC_DISCR_1B/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y24         ISERDESE2                                    r  ADC_DISCR_1B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y24         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.177     1.880 r  ADC_DISCR_1B/DISCR_SERDES/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.338     3.218    discr_bits_5[4]
    SLICE_X85Y24         FDRE                                         r  prev_discr_bits_5_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    C7                                                0.000     0.000 r  QOSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK
    C7                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  QOSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.273    QOSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.302 r  BUFGMUX_0/O
                         net (fo=3, routed)           0.894     2.195    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.575 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.275    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.304 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=578, routed)         0.925     2.228    clk_125MHz
    SLICE_X85Y24         FDRE                                         r  prev_discr_bits_5_reg[4]/C
                         clock pessimism             -0.255     1.973    
                         clock uncertainty            0.646     2.619    
    SLICE_X85Y24         FDRE (Hold_fdre_C_D)         0.070     2.689    prev_discr_bits_5_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.689    
                         arrival time                           3.218    
  -------------------------------------------------------------------
                         slack                                  0.529    





---------------------------------------------------------------------------------------------------
From Clock:  virt_clk
  To Clock:  clk_out2_lclk_adcclk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        2.930ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.930ns  (required time - arrival time)
  Source:                 ADC3_DD1M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.334ns period=2.667ns})
  Destination:            ADC_DISCR_3D/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out2_lclk_adcclk_wiz_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_out2_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.608ns  (logic 1.608ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    H26                                               0.000     0.330 f  ADC3_DD1M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_3D/ADC_SERDES_1/inst/data_in_from_pins_n[0]
    J26                  IBUFDS (Prop_ibufds_IB_O)    0.928     1.258 r  ADC_DISCR_3D/ADC_SERDES_1/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.258    ADC_DISCR_3D/ADC_SERDES_1/inst/data_in_from_pins_int
    IDELAY_X0Y118        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.938 r  ADC_DISCR_3D/ADC_SERDES_1/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     1.938    ADC_DISCR_3D/ADC_SERDES_1/inst/data_in_from_pins_delay
    ILOGIC_X0Y118        ISERDESE2                                    r  ADC_DISCR_3D/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y118        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     4.868    ADC_DISCR_3D/ADC_SERDES_1/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.868    
                         arrival time                          -1.938    
  -------------------------------------------------------------------
                         slack                                  2.930    

Slack (MET) :             2.933ns  (required time - arrival time)
  Source:                 ADC5_DA0M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.334ns period=2.667ns})
  Destination:            ADC_DISCR_5A/ADC_SERDES_0/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out2_lclk_adcclk_wiz_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_out2_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.605ns  (logic 1.605ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    A25                                               0.000     0.330 f  ADC5_DA0M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_5A/ADC_SERDES_0/inst/data_in_from_pins_n[0]
    A24                  IBUFDS (Prop_ibufds_IB_O)    0.925     1.255 r  ADC_DISCR_5A/ADC_SERDES_0/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.255    ADC_DISCR_5A/ADC_SERDES_0/inst/data_in_from_pins_int
    IDELAY_X0Y158        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.935 r  ADC_DISCR_5A/ADC_SERDES_0/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     1.935    ADC_DISCR_5A/ADC_SERDES_0/inst/data_in_from_pins_delay
    ILOGIC_X0Y158        ISERDESE2                                    r  ADC_DISCR_5A/ADC_SERDES_0/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y158        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     4.868    ADC_DISCR_5A/ADC_SERDES_0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.868    
                         arrival time                          -1.935    
  -------------------------------------------------------------------
                         slack                                  2.933    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 ADC5_DC1M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.334ns period=2.667ns})
  Destination:            ADC_DISCR_5C/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out2_lclk_adcclk_wiz_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_out2_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.599ns  (logic 1.599ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    B22                                               0.000     0.330 f  ADC5_DC1M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_5C/ADC_SERDES_1/inst/data_in_from_pins_n[0]
    B21                  IBUFDS (Prop_ibufds_IB_O)    0.919     1.249 r  ADC_DISCR_5C/ADC_SERDES_1/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.249    ADC_DISCR_5C/ADC_SERDES_1/inst/data_in_from_pins_int
    IDELAY_X0Y156        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.929 r  ADC_DISCR_5C/ADC_SERDES_1/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     1.929    ADC_DISCR_5C/ADC_SERDES_1/inst/data_in_from_pins_delay
    ILOGIC_X0Y156        ISERDESE2                                    r  ADC_DISCR_5C/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y156        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     4.868    ADC_DISCR_5C/ADC_SERDES_1/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.868    
                         arrival time                          -1.929    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.940ns  (required time - arrival time)
  Source:                 ADC4_DD0M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.334ns period=2.667ns})
  Destination:            ADC_DISCR_4D/ADC_SERDES_0/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out2_lclk_adcclk_wiz_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_out2_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.598ns  (logic 1.598ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    D25                                               0.000     0.330 f  ADC4_DD0M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_4D/ADC_SERDES_0/inst/data_in_from_pins_n[0]
    D24                  IBUFDS (Prop_ibufds_IB_O)    0.918     1.248 r  ADC_DISCR_4D/ADC_SERDES_0/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.248    ADC_DISCR_4D/ADC_SERDES_0/inst/data_in_from_pins_int
    IDELAY_X0Y136        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.928 r  ADC_DISCR_4D/ADC_SERDES_0/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     1.928    ADC_DISCR_4D/ADC_SERDES_0/inst/data_in_from_pins_delay
    ILOGIC_X0Y136        ISERDESE2                                    r  ADC_DISCR_4D/ADC_SERDES_0/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y136        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     4.868    ADC_DISCR_4D/ADC_SERDES_0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.868    
                         arrival time                          -1.928    
  -------------------------------------------------------------------
                         slack                                  2.940    

Slack (MET) :             2.941ns  (required time - arrival time)
  Source:                 ADC1_DD1M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.334ns period=2.667ns})
  Destination:            ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out2_lclk_adcclk_wiz_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_out2_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.597ns  (logic 1.597ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    AE26                                              0.000     0.330 f  ADC1_DD1M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_1D/ADC_SERDES_1/inst/data_in_from_pins_n[0]
    AD26                 IBUFDS (Prop_ibufds_IB_O)    0.917     1.247 r  ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.247    ADC_DISCR_1D/ADC_SERDES_1/inst/data_in_from_pins_int
    IDELAY_X0Y44         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.927 r  ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     1.927    ADC_DISCR_1D/ADC_SERDES_1/inst/data_in_from_pins_delay
    ILOGIC_X0Y44         ISERDESE2                                    r  ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y44         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     4.868    ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.868    
                         arrival time                          -1.927    
  -------------------------------------------------------------------
                         slack                                  2.941    

Slack (MET) :             2.942ns  (required time - arrival time)
  Source:                 ADC0_DD1M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.334ns period=2.667ns})
  Destination:            ADC_DISCR_0D/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out2_lclk_adcclk_wiz_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_out2_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.596ns  (logic 1.596ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    AF19                                              0.000     0.330 f  ADC0_DD1M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_0D/ADC_SERDES_1/inst/data_in_from_pins_n[0]
    AE18                 IBUFDS (Prop_ibufds_IB_O)    0.916     1.246 r  ADC_DISCR_0D/ADC_SERDES_1/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.246    ADC_DISCR_0D/ADC_SERDES_1/inst/data_in_from_pins_int
    IDELAY_X0Y20         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.926 r  ADC_DISCR_0D/ADC_SERDES_1/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     1.926    ADC_DISCR_0D/ADC_SERDES_1/inst/data_in_from_pins_delay
    ILOGIC_X0Y20         ISERDESE2                                    r  ADC_DISCR_0D/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y20         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     4.868    ADC_DISCR_0D/ADC_SERDES_1/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.868    
                         arrival time                          -1.926    
  -------------------------------------------------------------------
                         slack                                  2.942    

Slack (MET) :             2.942ns  (required time - arrival time)
  Source:                 ADC5_DD1M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.334ns period=2.667ns})
  Destination:            ADC_DISCR_5D/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out2_lclk_adcclk_wiz_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_out2_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.596ns  (logic 1.596ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    A20                                               0.000     0.330 f  ADC5_DD1M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_5D/ADC_SERDES_1/inst/data_in_from_pins_n[0]
    A19                  IBUFDS (Prop_ibufds_IB_O)    0.916     1.246 r  ADC_DISCR_5D/ADC_SERDES_1/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.246    ADC_DISCR_5D/ADC_SERDES_1/inst/data_in_from_pins_int
    IDELAY_X0Y164        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.926 r  ADC_DISCR_5D/ADC_SERDES_1/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     1.926    ADC_DISCR_5D/ADC_SERDES_1/inst/data_in_from_pins_delay
    ILOGIC_X0Y164        ISERDESE2                                    r  ADC_DISCR_5D/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y164        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     4.868    ADC_DISCR_5D/ADC_SERDES_1/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.868    
                         arrival time                          -1.926    
  -------------------------------------------------------------------
                         slack                                  2.942    

Slack (MET) :             2.945ns  (required time - arrival time)
  Source:                 ADC1_DC0M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.334ns period=2.667ns})
  Destination:            ADC_DISCR_1C/ADC_SERDES_0/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out2_lclk_adcclk_wiz_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_out2_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.593ns  (logic 1.593ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    AC24                                              0.000     0.330 f  ADC1_DC0M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_1C/ADC_SERDES_0/inst/data_in_from_pins_n[0]
    AC23                 IBUFDS (Prop_ibufds_IB_O)    0.913     1.243 r  ADC_DISCR_1C/ADC_SERDES_0/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.243    ADC_DISCR_1C/ADC_SERDES_0/inst/data_in_from_pins_int
    IDELAY_X0Y40         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.923 r  ADC_DISCR_1C/ADC_SERDES_0/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     1.923    ADC_DISCR_1C/ADC_SERDES_0/inst/data_in_from_pins_delay
    ILOGIC_X0Y40         ISERDESE2                                    r  ADC_DISCR_1C/ADC_SERDES_0/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y40         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     4.868    ADC_DISCR_1C/ADC_SERDES_0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.868    
                         arrival time                          -1.923    
  -------------------------------------------------------------------
                         slack                                  2.945    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 ADC0_DA0M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.334ns period=2.667ns})
  Destination:            ADC_DISCR_0A/ADC_SERDES_0/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out2_lclk_adcclk_wiz_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_out2_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.592ns  (logic 1.592ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    AD16                                              0.000     0.330 f  ADC0_DA0M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_0A/ADC_SERDES_0/inst/data_in_from_pins_n[0]
    AC16                 IBUFDS (Prop_ibufds_IB_O)    0.912     1.242 r  ADC_DISCR_0A/ADC_SERDES_0/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.242    ADC_DISCR_0A/ADC_SERDES_0/inst/data_in_from_pins_int
    IDELAY_X0Y8          IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.922 r  ADC_DISCR_0A/ADC_SERDES_0/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     1.922    ADC_DISCR_0A/ADC_SERDES_0/inst/data_in_from_pins_delay
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC_DISCR_0A/ADC_SERDES_0/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y8          ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     4.868    ADC_DISCR_0A/ADC_SERDES_0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.868    
                         arrival time                          -1.922    
  -------------------------------------------------------------------
                         slack                                  2.946    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 ADC5_DB1M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.334ns period=2.667ns})
  Destination:            ADC_DISCR_5B/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out2_lclk_adcclk_wiz_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_out2_lclk_adcclk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.592ns  (logic 1.592ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    A23                                               0.000     0.330 f  ADC5_DB1M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_5B/ADC_SERDES_1/inst/data_in_from_pins_n[0]
    A22                  IBUFDS (Prop_ibufds_IB_O)    0.912     1.242 r  ADC_DISCR_5B/ADC_SERDES_1/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.242    ADC_DISCR_5B/ADC_SERDES_1/inst/data_in_from_pins_int
    IDELAY_X0Y160        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.922 r  ADC_DISCR_5B/ADC_SERDES_1/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     1.922    ADC_DISCR_5B/ADC_SERDES_1/inst/data_in_from_pins_delay
    ILOGIC_X0Y160        ISERDESE2                                    r  ADC_DISCR_5B/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y160        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     4.868    ADC_DISCR_5B/ADC_SERDES_1/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.868    
                         arrival time                          -1.922    
  -------------------------------------------------------------------
                         slack                                  2.946    





