{"vcs1":{"timestamp_begin":1726093844.261761240, "rt":1.10, "ut":0.26, "st":0.21}}
{"vcselab":{"timestamp_begin":1726093845.432871508, "rt":0.79, "ut":0.29, "st":0.13}}
{"link":{"timestamp_begin":1726093846.292506018, "rt":0.33, "ut":0.15, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726093843.714440138}
{"VCS_COMP_START_TIME": 1726093843.714440138}
{"VCS_COMP_END_TIME": 1726093848.453077351}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 330140}}
{"stitch_vcselab": {"peak_mem": 223276}}
