# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Cafetera.srcs/sources_1/imports/new/EDGEDTCTR.vhd" \
"../../../../Cafetera.srcs/sim_1/new/EDGEDTCTR_tb.vhd" \

# Do not sort compile order
nosort
