[
{"bit_blasted_port_style":"%s_%d",
"boundary_optimize_invert_hier_pins":"false",
"boundary_optimize_invert_hier_pins_renaming_extension":"_BAR",
"delete_unloaded_insts":"true",
"delete_unloaded_seqs":"true",
"driver_for_unloaded_hier_pins":"Z",
"has_resized_timing_model":"false",
"hdl_array_naming_style":"%s[%d]",
"hdl_create_label_for_unlabeled_generate":"true",
"hdl_cse_for_registers":"false",
"hdl_flatten_complex_port":"false",
"hdl_generate_index_style":"%s[%d]",
"hdl_generate_separator":".",
"hdl_instance_array_naming_style":"%s[%d]",
"hdl_interface_separator":"_",
"hdl_keep_first_module_definition":"false",
"hdl_latch_keep_feedback":"false",
"hdl_max_loop_limit":"1024",
"hdl_parameter_naming_style":"_%s%d",
"hdl_preserve_unused_flop":"false",
"hdl_preserve_unused_latch":"false",
"hdl_record_naming_style":"%s[%s]",
"hdl_reg_naming_style":"%s_reg%s",
"init_hdl_search_path":"/users/Cours/ele8304/2/Labs/Lab2/sources/hdl",
"hdl_unconnected_input_port_value":"none",
"hdl_undriven_output_port_value":"none",
"hdl_undriven_signal_value":"none",
"hdl_use_block_prefix":"true",
"hdl_use_current_dir_before_hdl_search_path":"false",
"hdl_use_for_generate_prefix":"true",
"hdl_use_if_generate_prefix":"true",
"hdl_vhdl_preferred_architecture":"",
"incr_retime":"false",
"lbr_seq_in_out_phase_opto":"false",
"lef_library":"/CMC/kits/AMSKIT616_GPDK/tech/gsclib045/gsclib045/lef/gsclib045_tech.lef /CMC/kits/AMSKIT616_GPDK/tech/gsclib045/gsclib045/lef/gsclib045_macro.lef /CMC/kits/AMSKIT616_GPDK/tech/gsclib045/gsclib045/lef/gsclib045_multibitsDFF.lef",
"lib_search_path":"/CMC/kits/AMSKIT616_GPDK/tech/gsclib045/gsclib045/timing /CMC/kits/AMSKIT616_GPDK/tech/gsclib045/gsclib045/lef /CMC/kits/AMSKIT616_GPDK/tech/giolib045/giolib045/lef /CMC/kits/AMSKIT616_GPDK/tech/gsclib045/gsclib045/qrc/qx",
"lp_clock_gating_auto_control":"none",
"lp_insert_clock_gating":"false",
"multibit_prefix_string":"CDN_MBIT_",
"multibit_seqs_name_concat_string":"_MB_",
"optimize_seq_x_to":"0",
"program_version":"17.10-p007_1",
"ungroup_separator":"_",
"wlec_add_golden_driver_info":"true",
"wlec_add_noblack_box_retime_subdesign":"true",
"wlec_analyze_abort":"false",
"wlec_analyze_module_partial_sum":"false",
"wlec_analyze_setup":"false",
"wlec_cg_declone_hier_compare":"true",
"wlec_cut_point":"none",
"wlec_env_var":"",
"wlec_flat_r2n":"false",
"wlec_g1_has_iso_inserted":"false",
"wlec_hier_comp_threshold":"50",
"wlec_keep_top_level_constraints":"false",
"wlec_lib_statetable":"true",
"wlec_ncprotect_keydb":"true",
"wlec_one_hot_mux":"false",
"wlec_pre_compare":"",
"wlec_pre_design_read":"",
"wlec_pre_exit":"",
"wlec_pre_read":"",
"wlec_retime_module_uniquify":"true",
"wlec_rtl_top":"",
"wlec_set_cdn_synth_root":"false",
"wlec_sim_lib":"",
"wlec_uniquify":"true",
"wlec_use_constant_function_timing_model":"true",
"wlec_use_cpf_for_library":"true",
"wlec_use_extconst":"false",
"wlec_use_io_pad":"true",
"wlec_use_lec_model":"true",
"wlec_write_cpf_lp_ec_flow":"true",
"write_vlog_bit_blast_mapped_ports":"false",
"write_vlog_convert_onebit_vector_to_scalar":"false",
"hdl_convert_onebit_vector_to_scalar":"false",
"write_vlog_no_negative_index":"false",
"wlec_auto_analyze":"true",
"wlec_checkpoint":"",
"wlec_compare_threads":"0",
"wlec_ignore_ovf":"false",
"wlec_parallel_threads":"4",
"use_abstract_models":"false",
"wlec_stop_after_syn_eqn_mismatch":"false",
"object":"/",
"type":"root"},

{"commit_cpf_done":"false",
"hdl_filelist":"{default -vhdl2008 {SYNTHESIS} {/users/Cours/ele8304/2/Labs/Lab2/sources/hdl/pkg.vhd} {/users/Cours/ele8304/2/Labs/Lab2/sources/hdl}} {default -vhdl2008 {SYNTHESIS} {/users/Cours/ele8304/2/Labs/Lab2/sources/hdl/pc.vhd} {/users/Cours/ele8304/2/Labs/Lab2/sources/hdl}}",
"hdl_parameters":"{RESET_VECTOR 0 0} {XLEN 32 0}",
"hdl_user_name":"rv_pc",
"is_retimed":"false",
"lp_clock_gating_style":"latch",
"pi_commit_done":"false",
"state":"mapped",
"obsolete_state":"mapped",
"has_dp_shared_gint":"false",
"has_dp_rewrite_gint":"false",
"object":"/designs/rv_pc",
"type":"design"},

{"checkpoint_equation":"\" assign Z = A + B ; \"",
"logical_hier":"false",
"instances":"/designs/rv_pc/instances_hier/add_29_43",
"has_dp_shared_gint":"false",
"has_dp_rewrite_gint":"false",
"object":"/designs/rv_pc/subdesigns/add_unsigned_62",
"type":"subdesign"},

{"boundary_change":"gobbled",
"object":"/designs/rv_pc/instances_hier/add_29_43/pins_in/A[1]",
"type":"pin"},

{"boundary_change":"gobbled",
"object":"/designs/rv_pc/instances_hier/add_29_43/pins_in/A[0]",
"type":"pin"},

{"boundary_change":"constant 1 propagated",
"object":"/designs/rv_pc/instances_hier/add_29_43/pins_in/B[2]",
"type":"pin"},

{"boundary_change":"constant 0 propagated",
"object":"/designs/rv_pc/instances_hier/add_29_43/pins_in/B[1]",
"type":"pin"},

{"boundary_change":"constant 0 propagated",
"object":"/designs/rv_pc/instances_hier/add_29_43/pins_in/B[0]",
"type":"pin"},

{"boundary_change":"routed opposite signal through 'add_29_43/A[2]' around 'add_29_43'",
"object":"/designs/rv_pc/instances_hier/add_29_43/pins_out/Z[2]",
"type":"pin"},

{"boundary_change":"routed equal signal through 'add_29_43/A[1]' around 'add_29_43'",
"object":"/designs/rv_pc/instances_hier/add_29_43/pins_out/Z[1]",
"type":"pin"},

{"boundary_change":"routed equal signal through 'add_29_43/A[0]' around 'add_29_43'",
"object":"/designs/rv_pc/instances_hier/add_29_43/pins_out/Z[0]",
"type":"pin"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/rv_pc/instances_seq/pc_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/rv_pc/instances_seq/pc_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/rv_pc/instances_seq/pc_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/rv_pc/instances_seq/pc_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/rv_pc/instances_seq/pc_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/rv_pc/instances_seq/pc_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/rv_pc/instances_seq/pc_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/rv_pc/instances_seq/pc_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/rv_pc/instances_seq/pc_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/rv_pc/instances_seq/pc_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/rv_pc/instances_seq/pc_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/rv_pc/instances_seq/pc_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/rv_pc/instances_seq/pc_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/rv_pc/instances_seq/pc_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/rv_pc/instances_seq/pc_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/rv_pc/instances_seq/pc_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/rv_pc/instances_seq/pc_reg[16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/rv_pc/instances_seq/pc_reg[17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/rv_pc/instances_seq/pc_reg[18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/rv_pc/instances_seq/pc_reg[19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/rv_pc/instances_seq/pc_reg[20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/rv_pc/instances_seq/pc_reg[21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/rv_pc/instances_seq/pc_reg[22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/rv_pc/instances_seq/pc_reg[23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/rv_pc/instances_seq/pc_reg[24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/rv_pc/instances_seq/pc_reg[25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/rv_pc/instances_seq/pc_reg[26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/rv_pc/instances_seq/pc_reg[27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/rv_pc/instances_seq/pc_reg[28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/rv_pc/instances_seq/pc_reg[29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/rv_pc/instances_seq/pc_reg[30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/rv_pc/instances_seq/pc_reg[31]",
"type":"instance"},

{"index": "1", 
 "date": "Sun Dec 09 19:06:29 EST 2018",
 "seconds": 1544400389.3303509,
 "netlist": "fv/rv_pc/fv_map.v.gz", 
 "design_name": "rv_pc", 
 "synth_workdir": "/users/Cours/ele8304/2/Labs/Lab2/implementation/syn", 
 "synthesis_command":"",
 "current_label": "fv_map", 
 "previous_label": "rtl", 
 "do_read_design_revised": "{read_design -verilog95  -revised -lastmod -noelab -unzip fv/rv_pc/fv_map.v.gz} {elaborate_design -revised -root {rv_pc}}", 
 "do_setup": "report_design_data report_black_box {uniquify -all -nolib -golden} {set_flatten_model -seq_constant} {set_flatten_model -seq_constant_x_to 0} {set_flatten_model -nodff_to_dlat_zero} {set_flatten_model -nodff_to_dlat_feedback} {#add_name_alias fv/rv_pc/fv_map.singlebit.original_name.alias.json.gz -revised} {#set_mapping_method -alias -revised} {#add_renaming_rule r1alias _reg((\\\\\\[%w\\\\\\])*(/U\\\\\\$%d)*)$ @1 -type dff -both} {set_analyze_option -auto}", 
 "do_dft": "", 
 "do_compare": "{set_system_mode lec} {analyze_datapath -module -verbose } {analyze_datapath  -verbose} {# report_mapped_points} {report_unmapped_points -summary} {report_unmapped_points -extra -unreachable -notmapped} {add_compared_points -all} {# report_compared_points} compare", 
 "do_reports": "", 
 "write_verif_file_runtime": 0.431867 
 }
]
