<profile>

<section name = "Vivado HLS Report for 'backsub'" level="0">
<item name = "Date">Thu Jan  4 17:52:47 2018
</item>
<item name = "Version">2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)</item>
<item name = "Project">GMM_Backsub_2model_edited</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 9.79, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">3619073, 10454273, 3619074, 10454274, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_backsub_EM_ALGO_fu_552">backsub_EM_ALGO, 29, 117, 29, 117, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">3619072, 10454272, 14137 ~ 40837, -, -, 256, no</column>
<column name=" + memcpy.backsub(unsigned char*, unsigned char*, bool, float*)::parameters.para">1801, 1801, 3, 1, 1, 1800, yes</column>
<column name=" + memcpy..frame_in">301, 301, 3, 1, 1, 300, yes</column>
<column name=" + Loop 1.3">10200, 36600, 34 ~ 122, -, -, 300, no</column>
<column name=" + Loop 1.4">9900, 36300, 33 ~ 121, -, -, 300, no</column>
<column name=" + memcpy.frame_out.backsub(unsigned char*, unsigned char*, bool, float*)::out_frame.gep">301, 301, 3, 1, 1, 300, yes</column>
<column name=" + memcpy.para.backsub(unsigned char*, unsigned char*, bool, float*)::parameters.gep">1801, 1801, 3, 1, 1, 1800, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 380</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, 19, 7549, 12209</column>
<column name="Memory">149, -, 2, 5</column>
<column name="Multiplexer">-, -, -, 488</column>
<column name="Register">-, -, 762, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">53, 8, 7, 24</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="backsub_AXILiteS_s_axi_U">backsub_AXILiteS_s_axi, 0, 0, 144, 232</column>
<column name="backsub_CRTL_BUS_s_axi_U">backsub_CRTL_BUS_s_axi, 0, 0, 75, 106</column>
<column name="grp_backsub_EM_ALGO_fu_552">backsub_EM_ALGO, 2, 19, 6234, 10471</column>
<column name="backsub_gmem_m_axi_U">backsub_gmem_m_axi, 0, 0, 548, 700</column>
<column name="backsub_gmem_offset_m_axi_U">backsub_gmem_offset_m_axi, 0, 0, 548, 700</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="back_gauss_U">backsub_back_gauss, 16, 0, 0, 153600, 1, 1, 153600</column>
<column name="data_array_U">backsub_data_array, 1, 0, 0, 300, 8, 1, 2400</column>
<column name="matchsum_U">backsub_matchsum, 128, 0, 0, 153600, 8, 1, 1228800</column>
<column name="out_frame_U">backsub_out_frame, 0, 2, 5, 300, 1, 1, 300</column>
<column name="parameters_U">backsub_parameters, 4, 0, 0, 1800, 32, 1, 57600</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_736_p2">+, 0, 0, 9, 9, 1</column>
<column name="indvar_next1_fu_702_p2">+, 0, 0, 9, 9, 1</column>
<column name="indvar_next2_fu_907_p2">+, 0, 0, 9, 9, 1</column>
<column name="indvar_next3_fu_932_p2">+, 0, 0, 11, 11, 1</column>
<column name="indvar_next_fu_672_p2">+, 0, 0, 11, 11, 1</column>
<column name="j_1_fu_719_p2">+, 0, 0, 9, 9, 1</column>
<column name="next_mul1_fu_629_p2">+, 0, 0, 19, 19, 11</column>
<column name="next_mul_fu_635_p2">+, 0, 0, 17, 17, 9</column>
<column name="tmp_15_fu_836_p2">+, 0, 0, 13, 13, 2</column>
<column name="tmp_17_fu_850_p2">+, 0, 0, 13, 13, 2</column>
<column name="tmp_19_fu_869_p2">+, 0, 0, 13, 13, 3</column>
<column name="tmp_21_fu_883_p2">+, 0, 0, 13, 13, 3</column>
<column name="tmp_29_fu_687_p2">+, 0, 0, 33, 33, 33</column>
<column name="tmp_31_fu_832_p2">+, 0, 0, 33, 33, 33</column>
<column name="tmp_7_fu_657_p2">+, 0, 0, 31, 31, 31</column>
<column name="tmp_9_fu_746_p2">+, 0, 0, 17, 17, 17</column>
<column name="x_1_fu_647_p2">+, 0, 0, 9, 9, 1</column>
<column name="tmp_11_fu_806_p2">-, 0, 0, 13, 13, 13</column>
<column name="extLd_fu_918_p3">Select, 0, 0, 2, 1, 2</column>
<column name="ap_sig_bdd_1416">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_463">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_487">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_994">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_997">and, 0, 0, 1, 1, 1</column>
<column name="exitcond1_fu_730_p2">icmp, 0, 0, 3, 9, 9</column>
<column name="exitcond2_fu_641_p2">icmp, 0, 0, 4, 9, 10</column>
<column name="exitcond3_fu_696_p2">icmp, 0, 0, 3, 9, 9</column>
<column name="exitcond4_fu_901_p2">icmp, 0, 0, 3, 9, 9</column>
<column name="exitcond5_fu_926_p2">icmp, 0, 0, 4, 11, 9</column>
<column name="exitcond9_fu_666_p2">icmp, 0, 0, 4, 11, 9</column>
<column name="exitcond_fu_713_p2">icmp, 0, 0, 3, 9, 9</column>
<column name="tmp_13_fu_821_p2">or, 0, 0, 44, 32, 1</column>
<column name="tmp_33_fu_766_p2">or, 0, 0, 23, 18, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">72, 42, 1, 42</column>
<column name="ap_reg_ppiten_pp0_it2">1, 2, 1, 2</column>
<column name="ap_reg_ppiten_pp1_it2">1, 2, 1, 2</column>
<column name="ap_reg_ppiten_pp2_it2">1, 2, 1, 2</column>
<column name="ap_reg_ppiten_pp3_it2">1, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem_ARREADY">1, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem_AWREADY">1, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem_WREADY">1, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem_offset_ARREADY">1, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem_offset_AWREADY">1, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem_offset_WREADY">1, 2, 1, 2</column>
<column name="back_gauss_address0">18, 3, 18, 54</column>
<column name="back_gauss_address1">18, 3, 18, 54</column>
<column name="back_gauss_ce0">1, 3, 1, 3</column>
<column name="back_gauss_ce1">1, 3, 1, 3</column>
<column name="back_gauss_d0">1, 3, 1, 3</column>
<column name="back_gauss_d1">1, 3, 1, 3</column>
<column name="back_gauss_we0">1, 3, 1, 3</column>
<column name="back_gauss_we1">1, 3, 1, 3</column>
<column name="data_array_address0">9, 4, 9, 36</column>
<column name="grp_backsub_EM_ALGO_fu_552_pos_r">9, 3, 9, 27</column>
<column name="grp_fu_577_p2">32, 3, 32, 96</column>
<column name="grp_fu_584_p2">32, 3, 32, 96</column>
<column name="grp_fu_591_p2">32, 3, 32, 96</column>
<column name="i_reg_518">9, 2, 9, 18</column>
<column name="indvar1_phi_fu_498_p4">9, 2, 9, 18</column>
<column name="indvar1_reg_494">9, 2, 9, 18</column>
<column name="indvar2_reg_530">9, 2, 9, 18</column>
<column name="indvar3_reg_541">11, 2, 11, 22</column>
<column name="indvar_phi_fu_486_p4">11, 2, 11, 22</column>
<column name="indvar_reg_482">11, 2, 11, 22</column>
<column name="j_reg_506">9, 2, 9, 18</column>
<column name="matchsum_address0">18, 3, 18, 54</column>
<column name="matchsum_ce0">1, 3, 1, 3</column>
<column name="matchsum_d0">8, 3, 8, 24</column>
<column name="matchsum_we0">1, 3, 1, 3</column>
<column name="out_frame_address0">9, 4, 9, 36</column>
<column name="parameters_address0">11, 6, 11, 66</column>
<column name="parameters_address1">11, 6, 11, 66</column>
<column name="parameters_ce0">1, 3, 1, 3</column>
<column name="parameters_ce1">1, 3, 1, 3</column>
<column name="parameters_d0">32, 6, 32, 192</column>
<column name="parameters_d1">32, 5, 32, 160</column>
<column name="parameters_we0">1, 3, 1, 3</column>
<column name="parameters_we1">1, 3, 1, 3</column>
<column name="phi_mul9_reg_471">19, 2, 19, 38</column>
<column name="phi_mul_reg_459">17, 2, 17, 34</column>
<column name="x_reg_447">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">41, 0, 41, 0</column>
<column name="ap_reg_ioackin_gmem_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_WREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_offset_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_offset_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_offset_WREADY">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp1_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp1_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp1_it2">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp2_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp2_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp2_it2">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp3_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp3_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp3_it2">1, 0, 1, 0</column>
<column name="ap_reg_ppstg_exitcond3_reg_1024_pp1_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppstg_exitcond4_reg_1092_pp2_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppstg_exitcond5_reg_1116_pp3_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppstg_exitcond9_reg_990_pp0_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppstg_indvar1_reg_494_pp1_it1">9, 0, 9, 0</column>
<column name="ap_reg_ppstg_indvar_reg_482_pp0_it1">11, 0, 11, 0</column>
<column name="exitcond3_reg_1024">1, 0, 1, 0</column>
<column name="exitcond4_reg_1092">1, 0, 1, 0</column>
<column name="exitcond5_reg_1116">1, 0, 1, 0</column>
<column name="exitcond9_reg_990">1, 0, 1, 0</column>
<column name="extLd_reg_1106">8, 0, 8, 0</column>
<column name="gmem_addr_1_read_reg_1033">8, 0, 8, 0</column>
<column name="gmem_offset_addr_1_read_reg_999">32, 0, 32, 0</column>
<column name="grp_backsub_EM_ALGO_fu_552_ap_start_ap_start_reg">1, 0, 1, 0</column>
<column name="i_1_reg_1059">9, 0, 9, 0</column>
<column name="i_reg_518">9, 0, 9, 0</column>
<column name="indvar1_reg_494">9, 0, 9, 0</column>
<column name="indvar2_reg_530">9, 0, 9, 0</column>
<column name="indvar3_reg_541">11, 0, 11, 0</column>
<column name="indvar_next1_reg_1028">9, 0, 9, 0</column>
<column name="indvar_next_reg_994">11, 0, 11, 0</column>
<column name="indvar_reg_482">11, 0, 11, 0</column>
<column name="init_read_reg_943">1, 0, 1, 0</column>
<column name="j_1_reg_1041">9, 0, 9, 0</column>
<column name="j_reg_506">9, 0, 9, 0</column>
<column name="next_mul1_reg_962">19, 0, 19, 0</column>
<column name="next_mul_reg_967">17, 0, 17, 0</column>
<column name="parameters_load_reg_1130">32, 0, 32, 0</column>
<column name="phi_mul9_reg_471">19, 0, 19, 0</column>
<column name="phi_mul_reg_459">17, 0, 17, 0</column>
<column name="reg_602">8, 0, 8, 0</column>
<column name="tmp_10_cast_reg_947">30, 0, 31, 1</column>
<column name="tmp_10_reg_985">31, 0, 64, 33</column>
<column name="tmp_11_reg_1064">12, 0, 13, 1</column>
<column name="tmp_23_reg_1077">9, 0, 64, 55</column>
<column name="tmp_24_reg_1046">9, 0, 64, 55</column>
<column name="tmp_27_reg_1004">17, 0, 33, 16</column>
<column name="tmp_29_reg_1009">33, 0, 33, 0</column>
<column name="tmp_30_cast_reg_952">33, 0, 33, 0</column>
<column name="tmp_30_reg_1014">64, 0, 64, 0</column>
<column name="tmp_31_cast_reg_957">33, 0, 33, 0</column>
<column name="tmp_31_reg_1072">33, 0, 33, 0</column>
<column name="tmp_36_reg_1087">64, 0, 64, 0</column>
<column name="tmp_7_reg_980">31, 0, 31, 0</column>
<column name="x_1_reg_975">9, 0, 9, 0</column>
<column name="x_reg_447">9, 0, 9, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 6, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 6, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_CRTL_BUS_AWVALID">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_AWREADY">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_AWADDR">in, 6, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_WVALID">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_WREADY">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_WDATA">in, 32, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_WSTRB">in, 4, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_ARVALID">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_ARREADY">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_ARADDR">in, 6, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_RVALID">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_RREADY">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_RDATA">out, 32, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_RRESP">out, 2, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_BVALID">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_BREADY">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_BRESP">out, 2, s_axi, CRTL_BUS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, backsub, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, backsub, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, backsub, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_offset_AWVALID">out, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_AWREADY">in, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_AWADDR">out, 32, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_AWID">out, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_AWLEN">out, 8, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_AWSIZE">out, 3, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_AWBURST">out, 2, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_AWLOCK">out, 2, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_AWCACHE">out, 4, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_AWPROT">out, 3, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_AWQOS">out, 4, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_AWREGION">out, 4, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_AWUSER">out, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_WVALID">out, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_WREADY">in, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_WDATA">out, 32, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_WSTRB">out, 4, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_WLAST">out, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_WID">out, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_WUSER">out, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_ARVALID">out, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_ARREADY">in, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_ARADDR">out, 32, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_ARID">out, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_ARLEN">out, 8, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_ARSIZE">out, 3, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_ARBURST">out, 2, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_ARLOCK">out, 2, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_ARCACHE">out, 4, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_ARPROT">out, 3, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_ARQOS">out, 4, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_ARREGION">out, 4, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_ARUSER">out, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_RVALID">in, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_RREADY">out, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_RDATA">in, 32, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_RLAST">in, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_RID">in, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_RUSER">in, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_RRESP">in, 2, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_BVALID">in, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_BREADY">out, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_BRESP">in, 2, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_BID">in, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_BUSER">in, 1, m_axi, gmem_offset, pointer</column>
</table>
</item>
</section>
</profile>
