.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* DMA */
.set DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DMA__DRQ_NUMBER, 0
.set DMA__NUMBEROF_TDS, 0
.set DMA__PRIORITY, 2
.set DMA__TERMIN_EN, 0
.set DMA__TERMIN_SEL, 0
.set DMA__TERMOUT0_EN, 0
.set DMA__TERMOUT0_SEL, 0
.set DMA__TERMOUT1_EN, 0
.set DMA__TERMOUT1_SEL, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000007

/* LCD_LCDPort */
.set LCD_LCDPort__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_LCDPort__0__PORT, 2
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_LCDPort__1__PORT, 2
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_LCDPort__2__PORT, 2
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_LCDPort__3__PORT, 2
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_LCDPort__4__PORT, 2
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_LCDPort__5__PORT, 2
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_LCDPort__6__PORT, 2
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__AG, CYREG_PRT2_AG
.set LCD_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_LCDPort__DR, CYREG_PRT2_DR
.set LCD_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LCD_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PORT, 2
.set LCD_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_LCDPort__PS, CYREG_PRT2_PS
.set LCD_LCDPort__SHIFT, 0
.set LCD_LCDPort__SLW, CYREG_PRT2_SLW

/* SW2 */
.set SW2__0__INTTYPE, CYREG_PICU6_INTTYPE1
.set SW2__0__MASK, 0x02
.set SW2__0__PC, CYREG_PRT6_PC1
.set SW2__0__PORT, 6
.set SW2__0__SHIFT, 1
.set SW2__AG, CYREG_PRT6_AG
.set SW2__AMUX, CYREG_PRT6_AMUX
.set SW2__BIE, CYREG_PRT6_BIE
.set SW2__BIT_MASK, CYREG_PRT6_BIT_MASK
.set SW2__BYP, CYREG_PRT6_BYP
.set SW2__CTL, CYREG_PRT6_CTL
.set SW2__DM0, CYREG_PRT6_DM0
.set SW2__DM1, CYREG_PRT6_DM1
.set SW2__DM2, CYREG_PRT6_DM2
.set SW2__DR, CYREG_PRT6_DR
.set SW2__INP_DIS, CYREG_PRT6_INP_DIS
.set SW2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set SW2__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set SW2__LCD_EN, CYREG_PRT6_LCD_EN
.set SW2__MASK, 0x02
.set SW2__PORT, 6
.set SW2__PRT, CYREG_PRT6_PRT
.set SW2__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set SW2__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set SW2__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set SW2__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set SW2__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set SW2__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set SW2__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set SW2__PS, CYREG_PRT6_PS
.set SW2__SHIFT, 1
.set SW2__SLW, CYREG_PRT6_SLW

/* isr */
.set isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr__INTC_MASK, 0x10000000
.set isr__INTC_NUMBER, 28
.set isr__INTC_PRIOR_NUM, 7
.set isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_28
.set isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* VUSB */
.set VUSB__0__INTTYPE, CYREG_PICU6_INTTYPE7
.set VUSB__0__MASK, 0x80
.set VUSB__0__PC, CYREG_PRT6_PC7
.set VUSB__0__PORT, 6
.set VUSB__0__SHIFT, 7
.set VUSB__AG, CYREG_PRT6_AG
.set VUSB__AMUX, CYREG_PRT6_AMUX
.set VUSB__BIE, CYREG_PRT6_BIE
.set VUSB__BIT_MASK, CYREG_PRT6_BIT_MASK
.set VUSB__BYP, CYREG_PRT6_BYP
.set VUSB__CTL, CYREG_PRT6_CTL
.set VUSB__DM0, CYREG_PRT6_DM0
.set VUSB__DM1, CYREG_PRT6_DM1
.set VUSB__DM2, CYREG_PRT6_DM2
.set VUSB__DR, CYREG_PRT6_DR
.set VUSB__INP_DIS, CYREG_PRT6_INP_DIS
.set VUSB__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set VUSB__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set VUSB__LCD_EN, CYREG_PRT6_LCD_EN
.set VUSB__MASK, 0x80
.set VUSB__PORT, 6
.set VUSB__PRT, CYREG_PRT6_PRT
.set VUSB__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set VUSB__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set VUSB__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set VUSB__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set VUSB__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set VUSB__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set VUSB__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set VUSB__PS, CYREG_PRT6_PS
.set VUSB__SHIFT, 7
.set VUSB__SLW, CYREG_PRT6_SLW

/* Fault */
.set Fault__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set Fault__0__MASK, 0x04
.set Fault__0__PC, CYREG_PRT12_PC2
.set Fault__0__PORT, 12
.set Fault__0__SHIFT, 2
.set Fault__AG, CYREG_PRT12_AG
.set Fault__BIE, CYREG_PRT12_BIE
.set Fault__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Fault__BYP, CYREG_PRT12_BYP
.set Fault__DM0, CYREG_PRT12_DM0
.set Fault__DM1, CYREG_PRT12_DM1
.set Fault__DM2, CYREG_PRT12_DM2
.set Fault__DR, CYREG_PRT12_DR
.set Fault__INP_DIS, CYREG_PRT12_INP_DIS
.set Fault__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Fault__MASK, 0x04
.set Fault__PORT, 12
.set Fault__PRT, CYREG_PRT12_PRT
.set Fault__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Fault__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Fault__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Fault__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Fault__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Fault__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Fault__PS, CYREG_PRT12_PS
.set Fault__SHIFT, 2
.set Fault__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Fault__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Fault__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Fault__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Fault__SLW, CYREG_PRT12_SLW

/* Fault_isr */
.set Fault_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Fault_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Fault_isr__INTC_MASK, 0x01
.set Fault_isr__INTC_NUMBER, 0
.set Fault_isr__INTC_PRIOR_NUM, 7
.set Fault_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set Fault_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Fault_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Fault_Reg */
.set Fault_Reg_sts_sts_reg__0__MASK, 0x01
.set Fault_Reg_sts_sts_reg__0__POS, 0
.set Fault_Reg_sts_sts_reg__1__MASK, 0x02
.set Fault_Reg_sts_sts_reg__1__POS, 1
.set Fault_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Fault_Reg_sts_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set Fault_Reg_sts_sts_reg__2__MASK, 0x04
.set Fault_Reg_sts_sts_reg__2__POS, 2
.set Fault_Reg_sts_sts_reg__3__MASK, 0x08
.set Fault_Reg_sts_sts_reg__3__POS, 3
.set Fault_Reg_sts_sts_reg__4__MASK, 0x10
.set Fault_Reg_sts_sts_reg__4__POS, 4
.set Fault_Reg_sts_sts_reg__MASK, 0x1F
.set Fault_Reg_sts_sts_reg__MASK_REG, CYREG_B1_UDB04_MSK
.set Fault_Reg_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Fault_Reg_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Fault_Reg_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Fault_Reg_sts_sts_reg__STATUS_CNT_REG, CYREG_B1_UDB04_ST_CTL
.set Fault_Reg_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B1_UDB04_ST_CTL
.set Fault_Reg_sts_sts_reg__STATUS_REG, CYREG_B1_UDB04_ST

/* PGA_1_SC */
.set PGA_1_SC__BST, CYREG_SC3_BST
.set PGA_1_SC__CLK, CYREG_SC3_CLK
.set PGA_1_SC__CMPINV, CYREG_SC_CMPINV
.set PGA_1_SC__CMPINV_MASK, 0x08
.set PGA_1_SC__CPTR, CYREG_SC_CPTR
.set PGA_1_SC__CPTR_MASK, 0x08
.set PGA_1_SC__CR0, CYREG_SC3_CR0
.set PGA_1_SC__CR1, CYREG_SC3_CR1
.set PGA_1_SC__CR2, CYREG_SC3_CR2
.set PGA_1_SC__MSK, CYREG_SC_MSK
.set PGA_1_SC__MSK_MASK, 0x08
.set PGA_1_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set PGA_1_SC__PM_ACT_MSK, 0x08
.set PGA_1_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set PGA_1_SC__PM_STBY_MSK, 0x08
.set PGA_1_SC__SR, CYREG_SC_SR
.set PGA_1_SC__SR_MASK, 0x08
.set PGA_1_SC__SW0, CYREG_SC3_SW0
.set PGA_1_SC__SW10, CYREG_SC3_SW10
.set PGA_1_SC__SW2, CYREG_SC3_SW2
.set PGA_1_SC__SW3, CYREG_SC3_SW3
.set PGA_1_SC__SW4, CYREG_SC3_SW4
.set PGA_1_SC__SW6, CYREG_SC3_SW6
.set PGA_1_SC__SW7, CYREG_SC3_SW7
.set PGA_1_SC__SW8, CYREG_SC3_SW8
.set PGA_1_SC__WRK1, CYREG_SC_WRK1
.set PGA_1_SC__WRK1_MASK, 0x08

/* PGA_2_SC */
.set PGA_2_SC__BST, CYREG_SC0_BST
.set PGA_2_SC__CLK, CYREG_SC0_CLK
.set PGA_2_SC__CMPINV, CYREG_SC_CMPINV
.set PGA_2_SC__CMPINV_MASK, 0x01
.set PGA_2_SC__CPTR, CYREG_SC_CPTR
.set PGA_2_SC__CPTR_MASK, 0x01
.set PGA_2_SC__CR0, CYREG_SC0_CR0
.set PGA_2_SC__CR1, CYREG_SC0_CR1
.set PGA_2_SC__CR2, CYREG_SC0_CR2
.set PGA_2_SC__MSK, CYREG_SC_MSK
.set PGA_2_SC__MSK_MASK, 0x01
.set PGA_2_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set PGA_2_SC__PM_ACT_MSK, 0x01
.set PGA_2_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set PGA_2_SC__PM_STBY_MSK, 0x01
.set PGA_2_SC__SR, CYREG_SC_SR
.set PGA_2_SC__SR_MASK, 0x01
.set PGA_2_SC__SW0, CYREG_SC0_SW0
.set PGA_2_SC__SW10, CYREG_SC0_SW10
.set PGA_2_SC__SW2, CYREG_SC0_SW2
.set PGA_2_SC__SW3, CYREG_SC0_SW3
.set PGA_2_SC__SW4, CYREG_SC0_SW4
.set PGA_2_SC__SW6, CYREG_SC0_SW6
.set PGA_2_SC__SW7, CYREG_SC0_SW7
.set PGA_2_SC__SW8, CYREG_SC0_SW8
.set PGA_2_SC__WRK1, CYREG_SC_WRK1
.set PGA_2_SC__WRK1_MASK, 0x01

/* PWM_1_PWMHW */
.set PWM_1_PWMHW__CAP0, CYREG_TMR1_CAP0
.set PWM_1_PWMHW__CAP1, CYREG_TMR1_CAP1
.set PWM_1_PWMHW__CFG0, CYREG_TMR1_CFG0
.set PWM_1_PWMHW__CFG1, CYREG_TMR1_CFG1
.set PWM_1_PWMHW__CFG2, CYREG_TMR1_CFG2
.set PWM_1_PWMHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set PWM_1_PWMHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set PWM_1_PWMHW__PER0, CYREG_TMR1_PER0
.set PWM_1_PWMHW__PER1, CYREG_TMR1_PER1
.set PWM_1_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set PWM_1_PWMHW__PM_ACT_MSK, 0x02
.set PWM_1_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set PWM_1_PWMHW__PM_STBY_MSK, 0x02
.set PWM_1_PWMHW__RT0, CYREG_TMR1_RT0
.set PWM_1_PWMHW__RT1, CYREG_TMR1_RT1
.set PWM_1_PWMHW__SR0, CYREG_TMR1_SR0

/* VDAC8_viDAC8 */
.set VDAC8_viDAC8__CR0, CYREG_DAC2_CR0
.set VDAC8_viDAC8__CR1, CYREG_DAC2_CR1
.set VDAC8_viDAC8__D, CYREG_DAC2_D
.set VDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_viDAC8__PM_ACT_MSK, 0x04
.set VDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_viDAC8__PM_STBY_MSK, 0x04
.set VDAC8_viDAC8__STROBE, CYREG_DAC2_STROBE
.set VDAC8_viDAC8__SW0, CYREG_DAC2_SW0
.set VDAC8_viDAC8__SW2, CYREG_DAC2_SW2
.set VDAC8_viDAC8__SW3, CYREG_DAC2_SW3
.set VDAC8_viDAC8__SW4, CYREG_DAC2_SW4
.set VDAC8_viDAC8__TR, CYREG_DAC2_TR
.set VDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set VDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set VDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set VDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set VDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set VDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set VDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set VDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set VDAC8_viDAC8__TST, CYREG_DAC2_TST

/* ADC_IN */
.set ADC_IN__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set ADC_IN__0__MASK, 0x10
.set ADC_IN__0__PC, CYREG_PRT0_PC4
.set ADC_IN__0__PORT, 0
.set ADC_IN__0__SHIFT, 4
.set ADC_IN__AG, CYREG_PRT0_AG
.set ADC_IN__AMUX, CYREG_PRT0_AMUX
.set ADC_IN__BIE, CYREG_PRT0_BIE
.set ADC_IN__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_IN__BYP, CYREG_PRT0_BYP
.set ADC_IN__CTL, CYREG_PRT0_CTL
.set ADC_IN__DM0, CYREG_PRT0_DM0
.set ADC_IN__DM1, CYREG_PRT0_DM1
.set ADC_IN__DM2, CYREG_PRT0_DM2
.set ADC_IN__DR, CYREG_PRT0_DR
.set ADC_IN__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_IN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_IN__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_IN__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_IN__MASK, 0x10
.set ADC_IN__PORT, 0
.set ADC_IN__PRT, CYREG_PRT0_PRT
.set ADC_IN__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_IN__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_IN__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_IN__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_IN__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_IN__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_IN__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_IN__PS, CYREG_PRT0_PS
.set ADC_IN__SHIFT, 4
.set ADC_IN__SLW, CYREG_PRT0_SLW

/* Buzzer */
.set Buzzer__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set Buzzer__0__MASK, 0x80
.set Buzzer__0__PC, CYREG_PRT3_PC7
.set Buzzer__0__PORT, 3
.set Buzzer__0__SHIFT, 7
.set Buzzer__AG, CYREG_PRT3_AG
.set Buzzer__AMUX, CYREG_PRT3_AMUX
.set Buzzer__BIE, CYREG_PRT3_BIE
.set Buzzer__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Buzzer__BYP, CYREG_PRT3_BYP
.set Buzzer__CTL, CYREG_PRT3_CTL
.set Buzzer__DM0, CYREG_PRT3_DM0
.set Buzzer__DM1, CYREG_PRT3_DM1
.set Buzzer__DM2, CYREG_PRT3_DM2
.set Buzzer__DR, CYREG_PRT3_DR
.set Buzzer__INP_DIS, CYREG_PRT3_INP_DIS
.set Buzzer__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Buzzer__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Buzzer__LCD_EN, CYREG_PRT3_LCD_EN
.set Buzzer__MASK, 0x80
.set Buzzer__PORT, 3
.set Buzzer__PRT, CYREG_PRT3_PRT
.set Buzzer__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Buzzer__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Buzzer__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Buzzer__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Buzzer__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Buzzer__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Buzzer__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Buzzer__PS, CYREG_PRT3_PS
.set Buzzer__SHIFT, 7
.set Buzzer__SLW, CYREG_PRT3_SLW

/* Comp_1_ctComp */
.set Comp_1_ctComp__CLK, CYREG_CMP2_CLK
.set Comp_1_ctComp__CMP_MASK, 0x04
.set Comp_1_ctComp__CMP_NUMBER, 2
.set Comp_1_ctComp__CR, CYREG_CMP2_CR
.set Comp_1_ctComp__LUT__CR, CYREG_LUT2_CR
.set Comp_1_ctComp__LUT__MSK, CYREG_LUT_MSK
.set Comp_1_ctComp__LUT__MSK_MASK, 0x04
.set Comp_1_ctComp__LUT__MSK_SHIFT, 2
.set Comp_1_ctComp__LUT__MX, CYREG_LUT2_MX
.set Comp_1_ctComp__LUT__SR, CYREG_LUT_SR
.set Comp_1_ctComp__LUT__SR_MASK, 0x04
.set Comp_1_ctComp__LUT__SR_SHIFT, 2
.set Comp_1_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set Comp_1_ctComp__PM_ACT_MSK, 0x04
.set Comp_1_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set Comp_1_ctComp__PM_STBY_MSK, 0x04
.set Comp_1_ctComp__SW0, CYREG_CMP2_SW0
.set Comp_1_ctComp__SW2, CYREG_CMP2_SW2
.set Comp_1_ctComp__SW3, CYREG_CMP2_SW3
.set Comp_1_ctComp__SW4, CYREG_CMP2_SW4
.set Comp_1_ctComp__SW6, CYREG_CMP2_SW6
.set Comp_1_ctComp__TR0, CYREG_CMP2_TR0
.set Comp_1_ctComp__TR1, CYREG_CMP2_TR1
.set Comp_1_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP2_TR0
.set Comp_1_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
.set Comp_1_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP2_TR1
.set Comp_1_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
.set Comp_1_ctComp__WRK, CYREG_CMP_WRK
.set Comp_1_ctComp__WRK_MASK, 0x04
.set Comp_1_ctComp__WRK_SHIFT, 2

/* Comp_2_ctComp */
.set Comp_2_ctComp__CLK, CYREG_CMP3_CLK
.set Comp_2_ctComp__CMP_MASK, 0x08
.set Comp_2_ctComp__CMP_NUMBER, 3
.set Comp_2_ctComp__CR, CYREG_CMP3_CR
.set Comp_2_ctComp__LUT__CR, CYREG_LUT3_CR
.set Comp_2_ctComp__LUT__MSK, CYREG_LUT_MSK
.set Comp_2_ctComp__LUT__MSK_MASK, 0x08
.set Comp_2_ctComp__LUT__MSK_SHIFT, 3
.set Comp_2_ctComp__LUT__MX, CYREG_LUT3_MX
.set Comp_2_ctComp__LUT__SR, CYREG_LUT_SR
.set Comp_2_ctComp__LUT__SR_MASK, 0x08
.set Comp_2_ctComp__LUT__SR_SHIFT, 3
.set Comp_2_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set Comp_2_ctComp__PM_ACT_MSK, 0x08
.set Comp_2_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set Comp_2_ctComp__PM_STBY_MSK, 0x08
.set Comp_2_ctComp__SW0, CYREG_CMP3_SW0
.set Comp_2_ctComp__SW2, CYREG_CMP3_SW2
.set Comp_2_ctComp__SW3, CYREG_CMP3_SW3
.set Comp_2_ctComp__SW4, CYREG_CMP3_SW4
.set Comp_2_ctComp__SW6, CYREG_CMP3_SW6
.set Comp_2_ctComp__TR0, CYREG_CMP3_TR0
.set Comp_2_ctComp__TR1, CYREG_CMP3_TR1
.set Comp_2_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP3_TR0
.set Comp_2_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
.set Comp_2_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP3_TR1
.set Comp_2_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
.set Comp_2_ctComp__WRK, CYREG_CMP_WRK
.set Comp_2_ctComp__WRK_MASK, 0x08
.set Comp_2_ctComp__WRK_SHIFT, 3

/* Comp_3_ctComp */
.set Comp_3_ctComp__CLK, CYREG_CMP0_CLK
.set Comp_3_ctComp__CMP_MASK, 0x01
.set Comp_3_ctComp__CMP_NUMBER, 0
.set Comp_3_ctComp__CR, CYREG_CMP0_CR
.set Comp_3_ctComp__LUT__CR, CYREG_LUT0_CR
.set Comp_3_ctComp__LUT__MSK, CYREG_LUT_MSK
.set Comp_3_ctComp__LUT__MSK_MASK, 0x01
.set Comp_3_ctComp__LUT__MSK_SHIFT, 0
.set Comp_3_ctComp__LUT__MX, CYREG_LUT0_MX
.set Comp_3_ctComp__LUT__SR, CYREG_LUT_SR
.set Comp_3_ctComp__LUT__SR_MASK, 0x01
.set Comp_3_ctComp__LUT__SR_SHIFT, 0
.set Comp_3_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set Comp_3_ctComp__PM_ACT_MSK, 0x01
.set Comp_3_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set Comp_3_ctComp__PM_STBY_MSK, 0x01
.set Comp_3_ctComp__SW0, CYREG_CMP0_SW0
.set Comp_3_ctComp__SW2, CYREG_CMP0_SW2
.set Comp_3_ctComp__SW3, CYREG_CMP0_SW3
.set Comp_3_ctComp__SW4, CYREG_CMP0_SW4
.set Comp_3_ctComp__SW6, CYREG_CMP0_SW6
.set Comp_3_ctComp__TR0, CYREG_CMP0_TR0
.set Comp_3_ctComp__TR1, CYREG_CMP0_TR1
.set Comp_3_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP0_TR0
.set Comp_3_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
.set Comp_3_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP0_TR1
.set Comp_3_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
.set Comp_3_ctComp__WRK, CYREG_CMP_WRK
.set Comp_3_ctComp__WRK_MASK, 0x01
.set Comp_3_ctComp__WRK_SHIFT, 0

/* Filter_DFB */
.set Filter_DFB__ACU_SRAM_DATA, CYREG_DFB0_ACU_SRAM_DATA_MBASE
.set Filter_DFB__COHER, CYREG_DFB0_COHER
.set Filter_DFB__CR, CYREG_DFB0_CR
.set Filter_DFB__CSA_SRAM_DATA, CYREG_DFB0_CSA_SRAM_DATA_MBASE
.set Filter_DFB__CSB_SRAM_DATA, CYREG_DFB0_CSB_SRAM_DATA_MBASE
.set Filter_DFB__DALIGN, CYREG_DFB0_DALIGN
.set Filter_DFB__DMA_CTRL, CYREG_DFB0_DMA_CTRL
.set Filter_DFB__DPA_SRAM_DATA, CYREG_DFB0_DPA_SRAM_DATA_MBASE
.set Filter_DFB__DPB_SRAM_DATA, CYREG_DFB0_DPB_SRAM_DATA_MBASE
.set Filter_DFB__DSI_CTRL, CYREG_DFB0_DSI_CTRL
.set Filter_DFB__FSM_SRAM_DATA, CYREG_DFB0_FSM_SRAM_DATA_MBASE
.set Filter_DFB__HOLDA, CYREG_DFB0_HOLDA
.set Filter_DFB__HOLDAH, CYREG_DFB0_HOLDAH
.set Filter_DFB__HOLDAM, CYREG_DFB0_HOLDAM
.set Filter_DFB__HOLDAS, CYREG_DFB0_HOLDAS
.set Filter_DFB__HOLDB, CYREG_DFB0_HOLDB
.set Filter_DFB__HOLDBH, CYREG_DFB0_HOLDBH
.set Filter_DFB__HOLDBM, CYREG_DFB0_HOLDBM
.set Filter_DFB__HOLDBS, CYREG_DFB0_HOLDBS
.set Filter_DFB__INT_CTRL, CYREG_DFB0_INT_CTRL
.set Filter_DFB__PM_ACT_CFG, CYREG_PM_ACT_CFG6
.set Filter_DFB__PM_ACT_MSK, 0x10
.set Filter_DFB__PM_STBY_CFG, CYREG_PM_STBY_CFG6
.set Filter_DFB__PM_STBY_MSK, 0x10
.set Filter_DFB__RAM_DIR, CYREG_DFB0_RAM_DIR
.set Filter_DFB__RAM_EN, CYREG_DFB0_RAM_EN
.set Filter_DFB__SEMA, CYREG_DFB0_SEMA
.set Filter_DFB__SR, CYREG_DFB0_SR
.set Filter_DFB__STAGEA, CYREG_DFB0_STAGEA
.set Filter_DFB__STAGEAH, CYREG_DFB0_STAGEAH
.set Filter_DFB__STAGEAM, CYREG_DFB0_STAGEAM
.set Filter_DFB__STAGEB, CYREG_DFB0_STAGEB
.set Filter_DFB__STAGEBH, CYREG_DFB0_STAGEBH
.set Filter_DFB__STAGEBM, CYREG_DFB0_STAGEBM

/* Clock_3 */
.set Clock_3__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_3__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_3__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_3__CFG2_SRC_SEL_MASK, 0x07
.set Clock_3__INDEX, 0x00
.set Clock_3__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_3__PM_ACT_MSK, 0x01
.set Clock_3__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_3__PM_STBY_MSK, 0x01

/* Clock_4 */
.set Clock_4__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Clock_4__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Clock_4__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Clock_4__CFG2_SRC_SEL_MASK, 0x07
.set Clock_4__INDEX, 0x04
.set Clock_4__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_4__PM_ACT_MSK, 0x10
.set Clock_4__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_4__PM_STBY_MSK, 0x10

/* DAC_Out */
.set DAC_Out__0__INTTYPE, CYREG_PICU4_INTTYPE5
.set DAC_Out__0__MASK, 0x20
.set DAC_Out__0__PC, CYREG_PRT4_PC5
.set DAC_Out__0__PORT, 4
.set DAC_Out__0__SHIFT, 5
.set DAC_Out__AG, CYREG_PRT4_AG
.set DAC_Out__AMUX, CYREG_PRT4_AMUX
.set DAC_Out__BIE, CYREG_PRT4_BIE
.set DAC_Out__BIT_MASK, CYREG_PRT4_BIT_MASK
.set DAC_Out__BYP, CYREG_PRT4_BYP
.set DAC_Out__CTL, CYREG_PRT4_CTL
.set DAC_Out__DM0, CYREG_PRT4_DM0
.set DAC_Out__DM1, CYREG_PRT4_DM1
.set DAC_Out__DM2, CYREG_PRT4_DM2
.set DAC_Out__DR, CYREG_PRT4_DR
.set DAC_Out__INP_DIS, CYREG_PRT4_INP_DIS
.set DAC_Out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set DAC_Out__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set DAC_Out__LCD_EN, CYREG_PRT4_LCD_EN
.set DAC_Out__MASK, 0x20
.set DAC_Out__PORT, 4
.set DAC_Out__PRT, CYREG_PRT4_PRT
.set DAC_Out__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set DAC_Out__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set DAC_Out__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set DAC_Out__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set DAC_Out__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set DAC_Out__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set DAC_Out__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set DAC_Out__PS, CYREG_PRT4_PS
.set DAC_Out__SHIFT, 5
.set DAC_Out__SLW, CYREG_PRT4_SLW

/* IDAC8_1_viDAC8 */
.set IDAC8_1_viDAC8__CR0, CYREG_DAC3_CR0
.set IDAC8_1_viDAC8__CR1, CYREG_DAC3_CR1
.set IDAC8_1_viDAC8__D, CYREG_DAC3_D
.set IDAC8_1_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set IDAC8_1_viDAC8__PM_ACT_MSK, 0x08
.set IDAC8_1_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set IDAC8_1_viDAC8__PM_STBY_MSK, 0x08
.set IDAC8_1_viDAC8__STROBE, CYREG_DAC3_STROBE
.set IDAC8_1_viDAC8__SW0, CYREG_DAC3_SW0
.set IDAC8_1_viDAC8__SW2, CYREG_DAC3_SW2
.set IDAC8_1_viDAC8__SW3, CYREG_DAC3_SW3
.set IDAC8_1_viDAC8__SW4, CYREG_DAC3_SW4
.set IDAC8_1_viDAC8__TR, CYREG_DAC3_TR
.set IDAC8_1_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set IDAC8_1_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set IDAC8_1_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set IDAC8_1_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set IDAC8_1_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set IDAC8_1_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set IDAC8_1_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set IDAC8_1_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set IDAC8_1_viDAC8__TST, CYREG_DAC3_TST

/* IDAC8_2_viDAC8 */
.set IDAC8_2_viDAC8__CR0, CYREG_DAC1_CR0
.set IDAC8_2_viDAC8__CR1, CYREG_DAC1_CR1
.set IDAC8_2_viDAC8__D, CYREG_DAC1_D
.set IDAC8_2_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set IDAC8_2_viDAC8__PM_ACT_MSK, 0x02
.set IDAC8_2_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set IDAC8_2_viDAC8__PM_STBY_MSK, 0x02
.set IDAC8_2_viDAC8__STROBE, CYREG_DAC1_STROBE
.set IDAC8_2_viDAC8__SW0, CYREG_DAC1_SW0
.set IDAC8_2_viDAC8__SW2, CYREG_DAC1_SW2
.set IDAC8_2_viDAC8__SW3, CYREG_DAC1_SW3
.set IDAC8_2_viDAC8__SW4, CYREG_DAC1_SW4
.set IDAC8_2_viDAC8__TR, CYREG_DAC1_TR
.set IDAC8_2_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC1_M1
.set IDAC8_2_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC1_M2
.set IDAC8_2_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC1_M3
.set IDAC8_2_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC1_M4
.set IDAC8_2_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC1_M5
.set IDAC8_2_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC1_M6
.set IDAC8_2_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC1_M7
.set IDAC8_2_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC1_M8
.set IDAC8_2_viDAC8__TST, CYREG_DAC1_TST

/* PID_isr */
.set PID_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set PID_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set PID_isr__INTC_MASK, 0x20000
.set PID_isr__INTC_NUMBER, 17
.set PID_isr__INTC_PRIOR_NUM, 7
.set PID_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_17
.set PID_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set PID_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Pump_ref */
.set Pump_ref__0__INTTYPE, CYREG_PICU4_INTTYPE3
.set Pump_ref__0__MASK, 0x08
.set Pump_ref__0__PC, CYREG_PRT4_PC3
.set Pump_ref__0__PORT, 4
.set Pump_ref__0__SHIFT, 3
.set Pump_ref__AG, CYREG_PRT4_AG
.set Pump_ref__AMUX, CYREG_PRT4_AMUX
.set Pump_ref__BIE, CYREG_PRT4_BIE
.set Pump_ref__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Pump_ref__BYP, CYREG_PRT4_BYP
.set Pump_ref__CTL, CYREG_PRT4_CTL
.set Pump_ref__DM0, CYREG_PRT4_DM0
.set Pump_ref__DM1, CYREG_PRT4_DM1
.set Pump_ref__DM2, CYREG_PRT4_DM2
.set Pump_ref__DR, CYREG_PRT4_DR
.set Pump_ref__INP_DIS, CYREG_PRT4_INP_DIS
.set Pump_ref__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Pump_ref__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Pump_ref__LCD_EN, CYREG_PRT4_LCD_EN
.set Pump_ref__MASK, 0x08
.set Pump_ref__PORT, 4
.set Pump_ref__PRT, CYREG_PRT4_PRT
.set Pump_ref__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Pump_ref__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Pump_ref__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Pump_ref__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Pump_ref__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Pump_ref__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Pump_ref__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Pump_ref__PS, CYREG_PRT4_PS
.set Pump_ref__SHIFT, 3
.set Pump_ref__SLW, CYREG_PRT4_SLW

/* Seed_ref */
.set Seed_ref__0__INTTYPE, CYREG_PICU4_INTTYPE2
.set Seed_ref__0__MASK, 0x04
.set Seed_ref__0__PC, CYREG_PRT4_PC2
.set Seed_ref__0__PORT, 4
.set Seed_ref__0__SHIFT, 2
.set Seed_ref__AG, CYREG_PRT4_AG
.set Seed_ref__AMUX, CYREG_PRT4_AMUX
.set Seed_ref__BIE, CYREG_PRT4_BIE
.set Seed_ref__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Seed_ref__BYP, CYREG_PRT4_BYP
.set Seed_ref__CTL, CYREG_PRT4_CTL
.set Seed_ref__DM0, CYREG_PRT4_DM0
.set Seed_ref__DM1, CYREG_PRT4_DM1
.set Seed_ref__DM2, CYREG_PRT4_DM2
.set Seed_ref__DR, CYREG_PRT4_DR
.set Seed_ref__INP_DIS, CYREG_PRT4_INP_DIS
.set Seed_ref__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Seed_ref__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Seed_ref__LCD_EN, CYREG_PRT4_LCD_EN
.set Seed_ref__MASK, 0x04
.set Seed_ref__PORT, 4
.set Seed_ref__PRT, CYREG_PRT4_PRT
.set Seed_ref__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Seed_ref__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Seed_ref__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Seed_ref__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Seed_ref__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Seed_ref__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Seed_ref__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Seed_ref__PS, CYREG_PRT4_PS
.set Seed_ref__SHIFT, 2
.set Seed_ref__SLW, CYREG_PRT4_SLW

/* ADC_SAR_1_ADC_SAR */
.set ADC_SAR_1_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_SAR_1_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_SAR_1_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_SAR_1_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_SAR_1_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_SAR_1_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_SAR_1_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_SAR_1_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_SAR_1_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_1_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_SAR_1_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_1_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_SAR_1_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_SAR_1_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_SAR_1_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_SAR_1_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_SAR_1_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_SAR_1_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_SAR_1_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_SAR_1_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* ADC_SAR_1_IRQ */
.set ADC_SAR_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_1_IRQ__INTC_MASK, 0x02
.set ADC_SAR_1_IRQ__INTC_NUMBER, 1
.set ADC_SAR_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ADC_SAR_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
.set ADC_SAR_1_theACLK__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set ADC_SAR_1_theACLK__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set ADC_SAR_1_theACLK__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_1_theACLK__INDEX, 0x02
.set ADC_SAR_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_SAR_1_theACLK__PM_ACT_MSK, 0x04
.set ADC_SAR_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_SAR_1_theACLK__PM_STBY_MSK, 0x04

/* Counter_1_CounterHW */
.set Counter_1_CounterHW__CAP0, CYREG_TMR0_CAP0
.set Counter_1_CounterHW__CAP1, CYREG_TMR0_CAP1
.set Counter_1_CounterHW__CFG0, CYREG_TMR0_CFG0
.set Counter_1_CounterHW__CFG1, CYREG_TMR0_CFG1
.set Counter_1_CounterHW__CFG2, CYREG_TMR0_CFG2
.set Counter_1_CounterHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Counter_1_CounterHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Counter_1_CounterHW__PER0, CYREG_TMR0_PER0
.set Counter_1_CounterHW__PER1, CYREG_TMR0_PER1
.set Counter_1_CounterHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Counter_1_CounterHW__PM_ACT_MSK, 0x01
.set Counter_1_CounterHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Counter_1_CounterHW__PM_STBY_MSK, 0x01
.set Counter_1_CounterHW__RT0, CYREG_TMR0_RT0
.set Counter_1_CounterHW__RT1, CYREG_TMR0_RT1
.set Counter_1_CounterHW__SR0, CYREG_TMR0_SR0

/* USBUART_1_arb_int */
.set USBUART_1_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_arb_int__INTC_MASK, 0x400000
.set USBUART_1_arb_int__INTC_NUMBER, 22
.set USBUART_1_arb_int__INTC_PRIOR_NUM, 7
.set USBUART_1_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBUART_1_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_bus_reset */
.set USBUART_1_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_bus_reset__INTC_MASK, 0x800000
.set USBUART_1_bus_reset__INTC_NUMBER, 23
.set USBUART_1_bus_reset__INTC_PRIOR_NUM, 7
.set USBUART_1_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBUART_1_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_Dm */
.set USBUART_1_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBUART_1_Dm__0__MASK, 0x80
.set USBUART_1_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBUART_1_Dm__0__PORT, 15
.set USBUART_1_Dm__0__SHIFT, 7
.set USBUART_1_Dm__AG, CYREG_PRT15_AG
.set USBUART_1_Dm__AMUX, CYREG_PRT15_AMUX
.set USBUART_1_Dm__BIE, CYREG_PRT15_BIE
.set USBUART_1_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_1_Dm__BYP, CYREG_PRT15_BYP
.set USBUART_1_Dm__CTL, CYREG_PRT15_CTL
.set USBUART_1_Dm__DM0, CYREG_PRT15_DM0
.set USBUART_1_Dm__DM1, CYREG_PRT15_DM1
.set USBUART_1_Dm__DM2, CYREG_PRT15_DM2
.set USBUART_1_Dm__DR, CYREG_PRT15_DR
.set USBUART_1_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_1_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_1_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_1_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_1_Dm__MASK, 0x80
.set USBUART_1_Dm__PORT, 15
.set USBUART_1_Dm__PRT, CYREG_PRT15_PRT
.set USBUART_1_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_1_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_1_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_1_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_1_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_1_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_1_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_1_Dm__PS, CYREG_PRT15_PS
.set USBUART_1_Dm__SHIFT, 7
.set USBUART_1_Dm__SLW, CYREG_PRT15_SLW

/* USBUART_1_Dp */
.set USBUART_1_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBUART_1_Dp__0__MASK, 0x40
.set USBUART_1_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBUART_1_Dp__0__PORT, 15
.set USBUART_1_Dp__0__SHIFT, 6
.set USBUART_1_Dp__AG, CYREG_PRT15_AG
.set USBUART_1_Dp__AMUX, CYREG_PRT15_AMUX
.set USBUART_1_Dp__BIE, CYREG_PRT15_BIE
.set USBUART_1_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_1_Dp__BYP, CYREG_PRT15_BYP
.set USBUART_1_Dp__CTL, CYREG_PRT15_CTL
.set USBUART_1_Dp__DM0, CYREG_PRT15_DM0
.set USBUART_1_Dp__DM1, CYREG_PRT15_DM1
.set USBUART_1_Dp__DM2, CYREG_PRT15_DM2
.set USBUART_1_Dp__DR, CYREG_PRT15_DR
.set USBUART_1_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_1_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBUART_1_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_1_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_1_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_1_Dp__MASK, 0x40
.set USBUART_1_Dp__PORT, 15
.set USBUART_1_Dp__PRT, CYREG_PRT15_PRT
.set USBUART_1_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_1_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_1_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_1_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_1_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_1_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_1_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_1_Dp__PS, CYREG_PRT15_PS
.set USBUART_1_Dp__SHIFT, 6
.set USBUART_1_Dp__SLW, CYREG_PRT15_SLW
.set USBUART_1_Dp__SNAP, CYREG_PICU_15_SNAP_15

/* USBUART_1_dp_int */
.set USBUART_1_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_dp_int__INTC_MASK, 0x1000
.set USBUART_1_dp_int__INTC_NUMBER, 12
.set USBUART_1_dp_int__INTC_PRIOR_NUM, 7
.set USBUART_1_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBUART_1_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_0 */
.set USBUART_1_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_0__INTC_MASK, 0x1000000
.set USBUART_1_ep_0__INTC_NUMBER, 24
.set USBUART_1_ep_0__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBUART_1_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_1 */
.set USBUART_1_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_1__INTC_MASK, 0x08
.set USBUART_1_ep_1__INTC_NUMBER, 3
.set USBUART_1_ep_1__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set USBUART_1_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_2 */
.set USBUART_1_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_2__INTC_MASK, 0x10
.set USBUART_1_ep_2__INTC_NUMBER, 4
.set USBUART_1_ep_2__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set USBUART_1_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_3 */
.set USBUART_1_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_3__INTC_MASK, 0x20
.set USBUART_1_ep_3__INTC_NUMBER, 5
.set USBUART_1_ep_3__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set USBUART_1_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_4 */
.set USBUART_1_ep_4__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_4__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_4__INTC_MASK, 0x40
.set USBUART_1_ep_4__INTC_NUMBER, 6
.set USBUART_1_ep_4__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_4__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set USBUART_1_ep_4__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_4__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_5 */
.set USBUART_1_ep_5__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_5__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_5__INTC_MASK, 0x80
.set USBUART_1_ep_5__INTC_NUMBER, 7
.set USBUART_1_ep_5__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_5__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set USBUART_1_ep_5__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_5__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_6 */
.set USBUART_1_ep_6__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_6__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_6__INTC_MASK, 0x100
.set USBUART_1_ep_6__INTC_NUMBER, 8
.set USBUART_1_ep_6__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_6__INTC_PRIOR_REG, CYREG_NVIC_PRI_8
.set USBUART_1_ep_6__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_6__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_sof_int */
.set USBUART_1_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_sof_int__INTC_MASK, 0x200000
.set USBUART_1_sof_int__INTC_NUMBER, 21
.set USBUART_1_sof_int__INTC_PRIOR_NUM, 7
.set USBUART_1_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USBUART_1_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_USB */
.set USBUART_1_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBUART_1_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBUART_1_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBUART_1_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBUART_1_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBUART_1_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBUART_1_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBUART_1_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBUART_1_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBUART_1_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBUART_1_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBUART_1_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBUART_1_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBUART_1_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBUART_1_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBUART_1_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBUART_1_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBUART_1_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBUART_1_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBUART_1_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBUART_1_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBUART_1_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBUART_1_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBUART_1_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBUART_1_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBUART_1_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBUART_1_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBUART_1_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBUART_1_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBUART_1_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBUART_1_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBUART_1_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBUART_1_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBUART_1_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBUART_1_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBUART_1_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBUART_1_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBUART_1_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBUART_1_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBUART_1_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBUART_1_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBUART_1_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBUART_1_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBUART_1_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBUART_1_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBUART_1_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBUART_1_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBUART_1_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBUART_1_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBUART_1_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBUART_1_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBUART_1_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBUART_1_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBUART_1_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBUART_1_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBUART_1_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBUART_1_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBUART_1_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBUART_1_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBUART_1_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBUART_1_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBUART_1_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBUART_1_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBUART_1_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBUART_1_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBUART_1_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBUART_1_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBUART_1_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBUART_1_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBUART_1_USB__CR0, CYREG_USB_CR0
.set USBUART_1_USB__CR1, CYREG_USB_CR1
.set USBUART_1_USB__CWA, CYREG_USB_CWA
.set USBUART_1_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBUART_1_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBUART_1_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBUART_1_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBUART_1_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBUART_1_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBUART_1_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBUART_1_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBUART_1_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBUART_1_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBUART_1_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBUART_1_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBUART_1_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBUART_1_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBUART_1_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBUART_1_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBUART_1_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBUART_1_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBUART_1_USB__PM_ACT_MSK, 0x01
.set USBUART_1_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBUART_1_USB__PM_STBY_MSK, 0x01
.set USBUART_1_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBUART_1_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBUART_1_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBUART_1_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBUART_1_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBUART_1_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBUART_1_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBUART_1_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBUART_1_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBUART_1_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBUART_1_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBUART_1_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBUART_1_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBUART_1_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBUART_1_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBUART_1_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBUART_1_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBUART_1_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBUART_1_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBUART_1_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBUART_1_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBUART_1_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBUART_1_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBUART_1_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBUART_1_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBUART_1_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBUART_1_USB__SOF0, CYREG_USB_SOF0
.set USBUART_1_USB__SOF1, CYREG_USB_SOF1
.set USBUART_1_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBUART_1_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBUART_1_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* USBUART_1_Vbus_ps */
.set USBUART_1_Vbus_ps_sts_sts_reg__0__MASK, 0x01
.set USBUART_1_Vbus_ps_sts_sts_reg__0__POS, 0
.set USBUART_1_Vbus_ps_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set USBUART_1_Vbus_ps_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set USBUART_1_Vbus_ps_sts_sts_reg__MASK, 0x01
.set USBUART_1_Vbus_ps_sts_sts_reg__MASK_REG, CYREG_B0_UDB12_MSK
.set USBUART_1_Vbus_ps_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set USBUART_1_Vbus_ps_sts_sts_reg__STATUS_REG, CYREG_B0_UDB12_ST

/* temp_sens */
.set temp_sens__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set temp_sens__0__MASK, 0x10
.set temp_sens__0__PC, CYREG_PRT3_PC4
.set temp_sens__0__PORT, 3
.set temp_sens__0__SHIFT, 4
.set temp_sens__AG, CYREG_PRT3_AG
.set temp_sens__AMUX, CYREG_PRT3_AMUX
.set temp_sens__BIE, CYREG_PRT3_BIE
.set temp_sens__BIT_MASK, CYREG_PRT3_BIT_MASK
.set temp_sens__BYP, CYREG_PRT3_BYP
.set temp_sens__CTL, CYREG_PRT3_CTL
.set temp_sens__DM0, CYREG_PRT3_DM0
.set temp_sens__DM1, CYREG_PRT3_DM1
.set temp_sens__DM2, CYREG_PRT3_DM2
.set temp_sens__DR, CYREG_PRT3_DR
.set temp_sens__INP_DIS, CYREG_PRT3_INP_DIS
.set temp_sens__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set temp_sens__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set temp_sens__LCD_EN, CYREG_PRT3_LCD_EN
.set temp_sens__MASK, 0x10
.set temp_sens__PORT, 3
.set temp_sens__PRT, CYREG_PRT3_PRT
.set temp_sens__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set temp_sens__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set temp_sens__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set temp_sens__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set temp_sens__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set temp_sens__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set temp_sens__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set temp_sens__PS, CYREG_PRT3_PS
.set temp_sens__SHIFT, 4
.set temp_sens__SLW, CYREG_PRT3_SLW

/* Control_RS */
.set Control_RS_Sync_ctrl_reg__0__MASK, 0x01
.set Control_RS_Sync_ctrl_reg__0__POS, 0
.set Control_RS_Sync_ctrl_reg__1__MASK, 0x02
.set Control_RS_Sync_ctrl_reg__1__POS, 1
.set Control_RS_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Control_RS_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set Control_RS_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set Control_RS_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set Control_RS_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set Control_RS_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set Control_RS_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set Control_RS_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set Control_RS_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set Control_RS_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Control_RS_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set Control_RS_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set Control_RS_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB04_CTL
.set Control_RS_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set Control_RS_Sync_ctrl_reg__MASK, 0x03
.set Control_RS_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Control_RS_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Control_RS_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB04_MSK

/* DAC_Current */
.set DAC_Current__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set DAC_Current__0__MASK, 0x01
.set DAC_Current__0__PC, CYREG_PRT3_PC0
.set DAC_Current__0__PORT, 3
.set DAC_Current__0__SHIFT, 0
.set DAC_Current__AG, CYREG_PRT3_AG
.set DAC_Current__AMUX, CYREG_PRT3_AMUX
.set DAC_Current__BIE, CYREG_PRT3_BIE
.set DAC_Current__BIT_MASK, CYREG_PRT3_BIT_MASK
.set DAC_Current__BYP, CYREG_PRT3_BYP
.set DAC_Current__CTL, CYREG_PRT3_CTL
.set DAC_Current__DM0, CYREG_PRT3_DM0
.set DAC_Current__DM1, CYREG_PRT3_DM1
.set DAC_Current__DM2, CYREG_PRT3_DM2
.set DAC_Current__DR, CYREG_PRT3_DR
.set DAC_Current__INP_DIS, CYREG_PRT3_INP_DIS
.set DAC_Current__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set DAC_Current__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set DAC_Current__LCD_EN, CYREG_PRT3_LCD_EN
.set DAC_Current__MASK, 0x01
.set DAC_Current__PORT, 3
.set DAC_Current__PRT, CYREG_PRT3_PRT
.set DAC_Current__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set DAC_Current__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set DAC_Current__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set DAC_Current__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set DAC_Current__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set DAC_Current__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set DAC_Current__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set DAC_Current__PS, CYREG_PRT3_PS
.set DAC_Current__SHIFT, 0
.set DAC_Current__SLW, CYREG_PRT3_SLW

/* DAC_Current_Control_viDAC8 */
.set DAC_Current_Control_viDAC8__CR0, CYREG_DAC0_CR0
.set DAC_Current_Control_viDAC8__CR1, CYREG_DAC0_CR1
.set DAC_Current_Control_viDAC8__D, CYREG_DAC0_D
.set DAC_Current_Control_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set DAC_Current_Control_viDAC8__PM_ACT_MSK, 0x01
.set DAC_Current_Control_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set DAC_Current_Control_viDAC8__PM_STBY_MSK, 0x01
.set DAC_Current_Control_viDAC8__STROBE, CYREG_DAC0_STROBE
.set DAC_Current_Control_viDAC8__SW0, CYREG_DAC0_SW0
.set DAC_Current_Control_viDAC8__SW2, CYREG_DAC0_SW2
.set DAC_Current_Control_viDAC8__SW3, CYREG_DAC0_SW3
.set DAC_Current_Control_viDAC8__SW4, CYREG_DAC0_SW4
.set DAC_Current_Control_viDAC8__TR, CYREG_DAC0_TR
.set DAC_Current_Control_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set DAC_Current_Control_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set DAC_Current_Control_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set DAC_Current_Control_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set DAC_Current_Control_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set DAC_Current_Control_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set DAC_Current_Control_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set DAC_Current_Control_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set DAC_Current_Control_viDAC8__TST, CYREG_DAC0_TST

/* DAC_PGA_OUT */
.set DAC_PGA_OUT__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set DAC_PGA_OUT__0__MASK, 0x04
.set DAC_PGA_OUT__0__PC, CYREG_PRT3_PC2
.set DAC_PGA_OUT__0__PORT, 3
.set DAC_PGA_OUT__0__SHIFT, 2
.set DAC_PGA_OUT__AG, CYREG_PRT3_AG
.set DAC_PGA_OUT__AMUX, CYREG_PRT3_AMUX
.set DAC_PGA_OUT__BIE, CYREG_PRT3_BIE
.set DAC_PGA_OUT__BIT_MASK, CYREG_PRT3_BIT_MASK
.set DAC_PGA_OUT__BYP, CYREG_PRT3_BYP
.set DAC_PGA_OUT__CTL, CYREG_PRT3_CTL
.set DAC_PGA_OUT__DM0, CYREG_PRT3_DM0
.set DAC_PGA_OUT__DM1, CYREG_PRT3_DM1
.set DAC_PGA_OUT__DM2, CYREG_PRT3_DM2
.set DAC_PGA_OUT__DR, CYREG_PRT3_DR
.set DAC_PGA_OUT__INP_DIS, CYREG_PRT3_INP_DIS
.set DAC_PGA_OUT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set DAC_PGA_OUT__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set DAC_PGA_OUT__LCD_EN, CYREG_PRT3_LCD_EN
.set DAC_PGA_OUT__MASK, 0x04
.set DAC_PGA_OUT__PORT, 3
.set DAC_PGA_OUT__PRT, CYREG_PRT3_PRT
.set DAC_PGA_OUT__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set DAC_PGA_OUT__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set DAC_PGA_OUT__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set DAC_PGA_OUT__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set DAC_PGA_OUT__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set DAC_PGA_OUT__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set DAC_PGA_OUT__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set DAC_PGA_OUT__PS, CYREG_PRT3_PS
.set DAC_PGA_OUT__SHIFT, 2
.set DAC_PGA_OUT__SLW, CYREG_PRT3_SLW

/* ADC_DelSig_1_DEC */
.set ADC_DelSig_1_DEC__COHER, CYREG_DEC_COHER
.set ADC_DelSig_1_DEC__CR, CYREG_DEC_CR
.set ADC_DelSig_1_DEC__DR1, CYREG_DEC_DR1
.set ADC_DelSig_1_DEC__DR2, CYREG_DEC_DR2
.set ADC_DelSig_1_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_DelSig_1_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_DelSig_1_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_DelSig_1_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_DelSig_1_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_DelSig_1_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_DelSig_1_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_DelSig_1_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_DelSig_1_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_DelSig_1_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_DelSig_1_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_DelSig_1_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_DelSig_1_DEC__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_DelSig_1_DEC__PM_STBY_MSK, 0x01
.set ADC_DelSig_1_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_DelSig_1_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_DelSig_1_DEC__SR, CYREG_DEC_SR
.set ADC_DelSig_1_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ADC_DelSig_1_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ADC_DelSig_1_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ADC_DelSig_1_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ADC_DelSig_1_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ADC_DelSig_1_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ADC_DelSig_1_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ADC_DelSig_1_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DelSig_1_DSM */
.set ADC_DelSig_1_DSM__BUF0, CYREG_DSM0_BUF0
.set ADC_DelSig_1_DSM__BUF1, CYREG_DSM0_BUF1
.set ADC_DelSig_1_DSM__BUF2, CYREG_DSM0_BUF2
.set ADC_DelSig_1_DSM__BUF3, CYREG_DSM0_BUF3
.set ADC_DelSig_1_DSM__CLK, CYREG_DSM0_CLK
.set ADC_DelSig_1_DSM__CR0, CYREG_DSM0_CR0
.set ADC_DelSig_1_DSM__CR1, CYREG_DSM0_CR1
.set ADC_DelSig_1_DSM__CR10, CYREG_DSM0_CR10
.set ADC_DelSig_1_DSM__CR11, CYREG_DSM0_CR11
.set ADC_DelSig_1_DSM__CR12, CYREG_DSM0_CR12
.set ADC_DelSig_1_DSM__CR13, CYREG_DSM0_CR13
.set ADC_DelSig_1_DSM__CR14, CYREG_DSM0_CR14
.set ADC_DelSig_1_DSM__CR15, CYREG_DSM0_CR15
.set ADC_DelSig_1_DSM__CR16, CYREG_DSM0_CR16
.set ADC_DelSig_1_DSM__CR17, CYREG_DSM0_CR17
.set ADC_DelSig_1_DSM__CR2, CYREG_DSM0_CR2
.set ADC_DelSig_1_DSM__CR3, CYREG_DSM0_CR3
.set ADC_DelSig_1_DSM__CR4, CYREG_DSM0_CR4
.set ADC_DelSig_1_DSM__CR5, CYREG_DSM0_CR5
.set ADC_DelSig_1_DSM__CR6, CYREG_DSM0_CR6
.set ADC_DelSig_1_DSM__CR7, CYREG_DSM0_CR7
.set ADC_DelSig_1_DSM__CR8, CYREG_DSM0_CR8
.set ADC_DelSig_1_DSM__CR9, CYREG_DSM0_CR9
.set ADC_DelSig_1_DSM__DEM0, CYREG_DSM0_DEM0
.set ADC_DelSig_1_DSM__DEM1, CYREG_DSM0_DEM1
.set ADC_DelSig_1_DSM__MISC, CYREG_DSM0_MISC
.set ADC_DelSig_1_DSM__OUT0, CYREG_DSM0_OUT0
.set ADC_DelSig_1_DSM__OUT1, CYREG_DSM0_OUT1
.set ADC_DelSig_1_DSM__REF0, CYREG_DSM0_REF0
.set ADC_DelSig_1_DSM__REF1, CYREG_DSM0_REF1
.set ADC_DelSig_1_DSM__REF2, CYREG_DSM0_REF2
.set ADC_DelSig_1_DSM__REF3, CYREG_DSM0_REF3
.set ADC_DelSig_1_DSM__RSVD1, CYREG_DSM0_RSVD1
.set ADC_DelSig_1_DSM__SW0, CYREG_DSM0_SW0
.set ADC_DelSig_1_DSM__SW2, CYREG_DSM0_SW2
.set ADC_DelSig_1_DSM__SW3, CYREG_DSM0_SW3
.set ADC_DelSig_1_DSM__SW4, CYREG_DSM0_SW4
.set ADC_DelSig_1_DSM__SW6, CYREG_DSM0_SW6
.set ADC_DelSig_1_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_DelSig_1_DSM__TST0, CYREG_DSM0_TST0
.set ADC_DelSig_1_DSM__TST1, CYREG_DSM0_TST1

/* ADC_DelSig_1_Ext_CP_Clk */
.set ADC_DelSig_1_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set ADC_DelSig_1_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set ADC_DelSig_1_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_1_Ext_CP_Clk__INDEX, 0x01
.set ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK, 0x02
.set ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK, 0x02

/* ADC_DelSig_1_IRQ */
.set ADC_DelSig_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_DelSig_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_DelSig_1_IRQ__INTC_MASK, 0x20000000
.set ADC_DelSig_1_IRQ__INTC_NUMBER, 29
.set ADC_DelSig_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_DelSig_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ADC_DelSig_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_DelSig_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_DelSig_1_theACLK */
.set ADC_DelSig_1_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_DelSig_1_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_DelSig_1_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_1_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_DelSig_1_theACLK__INDEX, 0x00
.set ADC_DelSig_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_DelSig_1_theACLK__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_DelSig_1_theACLK__PM_STBY_MSK, 0x01

/* Current_poti */
.set Current_poti__0__INTTYPE, CYREG_PICU6_INTTYPE5
.set Current_poti__0__MASK, 0x20
.set Current_poti__0__PC, CYREG_PRT6_PC5
.set Current_poti__0__PORT, 6
.set Current_poti__0__SHIFT, 5
.set Current_poti__AG, CYREG_PRT6_AG
.set Current_poti__AMUX, CYREG_PRT6_AMUX
.set Current_poti__BIE, CYREG_PRT6_BIE
.set Current_poti__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Current_poti__BYP, CYREG_PRT6_BYP
.set Current_poti__CTL, CYREG_PRT6_CTL
.set Current_poti__DM0, CYREG_PRT6_DM0
.set Current_poti__DM1, CYREG_PRT6_DM1
.set Current_poti__DM2, CYREG_PRT6_DM2
.set Current_poti__DR, CYREG_PRT6_DR
.set Current_poti__INP_DIS, CYREG_PRT6_INP_DIS
.set Current_poti__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Current_poti__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Current_poti__LCD_EN, CYREG_PRT6_LCD_EN
.set Current_poti__MASK, 0x20
.set Current_poti__PORT, 6
.set Current_poti__PRT, CYREG_PRT6_PRT
.set Current_poti__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Current_poti__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Current_poti__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Current_poti__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Current_poti__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Current_poti__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Current_poti__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Current_poti__PS, CYREG_PRT6_PS
.set Current_poti__SHIFT, 5
.set Current_poti__SLW, CYREG_PRT6_SLW

/* DAC_Curr_OUT */
.set DAC_Curr_OUT__0__INTTYPE, CYREG_PICU6_INTTYPE0
.set DAC_Curr_OUT__0__MASK, 0x01
.set DAC_Curr_OUT__0__PC, CYREG_PRT6_PC0
.set DAC_Curr_OUT__0__PORT, 6
.set DAC_Curr_OUT__0__SHIFT, 0
.set DAC_Curr_OUT__AG, CYREG_PRT6_AG
.set DAC_Curr_OUT__AMUX, CYREG_PRT6_AMUX
.set DAC_Curr_OUT__BIE, CYREG_PRT6_BIE
.set DAC_Curr_OUT__BIT_MASK, CYREG_PRT6_BIT_MASK
.set DAC_Curr_OUT__BYP, CYREG_PRT6_BYP
.set DAC_Curr_OUT__CTL, CYREG_PRT6_CTL
.set DAC_Curr_OUT__DM0, CYREG_PRT6_DM0
.set DAC_Curr_OUT__DM1, CYREG_PRT6_DM1
.set DAC_Curr_OUT__DM2, CYREG_PRT6_DM2
.set DAC_Curr_OUT__DR, CYREG_PRT6_DR
.set DAC_Curr_OUT__INP_DIS, CYREG_PRT6_INP_DIS
.set DAC_Curr_OUT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set DAC_Curr_OUT__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set DAC_Curr_OUT__LCD_EN, CYREG_PRT6_LCD_EN
.set DAC_Curr_OUT__MASK, 0x01
.set DAC_Curr_OUT__PORT, 6
.set DAC_Curr_OUT__PRT, CYREG_PRT6_PRT
.set DAC_Curr_OUT__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set DAC_Curr_OUT__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set DAC_Curr_OUT__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set DAC_Curr_OUT__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set DAC_Curr_OUT__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set DAC_Curr_OUT__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set DAC_Curr_OUT__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set DAC_Curr_OUT__PS, CYREG_PRT6_PS
.set DAC_Curr_OUT__SHIFT, 0
.set DAC_Curr_OUT__SLW, CYREG_PRT6_SLW

/* ADC_SAR_Seq_2_bSAR_SEQ */
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__CONTROL_REG, CYREG_B0_UDB09_CTL
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__COUNT_REG, CYREG_B0_UDB09_CTL
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__PERIOD_REG, CYREG_B0_UDB09_MSK
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__MASK_REG, CYREG_B0_UDB09_MSK
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB09_ST_CTL
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB09_ST_CTL
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__STATUS_REG, CYREG_B0_UDB09_ST
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__0__MASK, 0x01
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__0__POS, 0
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__1__MASK, 0x02
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__1__POS, 1
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__COUNT_REG, CYREG_B1_UDB09_CTL
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__MASK, 0x03
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__PERIOD_REG, CYREG_B1_UDB09_MSK
.set ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__0__MASK, 0x01
.set ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__0__POS, 0
.set ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__MASK, 0x01
.set ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__MASK_REG, CYREG_B1_UDB05_MSK
.set ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__STATUS_REG, CYREG_B1_UDB05_ST

/* ADC_SAR_Seq_2_FinalBuf */
.set ADC_SAR_Seq_2_FinalBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_SAR_Seq_2_FinalBuf__DRQ_NUMBER, 1
.set ADC_SAR_Seq_2_FinalBuf__NUMBEROF_TDS, 0
.set ADC_SAR_Seq_2_FinalBuf__PRIORITY, 2
.set ADC_SAR_Seq_2_FinalBuf__TERMIN_EN, 0
.set ADC_SAR_Seq_2_FinalBuf__TERMIN_SEL, 0
.set ADC_SAR_Seq_2_FinalBuf__TERMOUT0_EN, 1
.set ADC_SAR_Seq_2_FinalBuf__TERMOUT0_SEL, 1
.set ADC_SAR_Seq_2_FinalBuf__TERMOUT1_EN, 0
.set ADC_SAR_Seq_2_FinalBuf__TERMOUT1_SEL, 0

/* ADC_SAR_Seq_2_IntClock */
.set ADC_SAR_Seq_2_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set ADC_SAR_Seq_2_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set ADC_SAR_Seq_2_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set ADC_SAR_Seq_2_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_Seq_2_IntClock__INDEX, 0x03
.set ADC_SAR_Seq_2_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_SAR_Seq_2_IntClock__PM_ACT_MSK, 0x08
.set ADC_SAR_Seq_2_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_SAR_Seq_2_IntClock__PM_STBY_MSK, 0x08

/* ADC_SAR_Seq_2_IRQ */
.set ADC_SAR_Seq_2_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_Seq_2_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_Seq_2_IRQ__INTC_MASK, 0x04
.set ADC_SAR_Seq_2_IRQ__INTC_NUMBER, 2
.set ADC_SAR_Seq_2_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_Seq_2_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set ADC_SAR_Seq_2_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_Seq_2_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_Seq_2_SAR_ADC_SAR */
.set ADC_SAR_Seq_2_SAR_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_SAR_Seq_2_SAR_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_SAR_Seq_2_SAR_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_SAR_Seq_2_SAR_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_SAR_Seq_2_SAR_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_SAR_Seq_2_SAR_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_SAR_Seq_2_SAR_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_SAR_Seq_2_SAR_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_SAR_Seq_2_SAR_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_Seq_2_SAR_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_SAR_Seq_2_SAR_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_Seq_2_SAR_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_SAR_Seq_2_SAR_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_SAR_Seq_2_SAR_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_SAR_Seq_2_SAR_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_SAR_Seq_2_SAR_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_SAR_Seq_2_SAR_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_SAR_Seq_2_SAR_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_SAR_Seq_2_SAR_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_SAR_Seq_2_SAR_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* ADC_SAR_Seq_2_TempBuf */
.set ADC_SAR_Seq_2_TempBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_SAR_Seq_2_TempBuf__DRQ_NUMBER, 2
.set ADC_SAR_Seq_2_TempBuf__NUMBEROF_TDS, 0
.set ADC_SAR_Seq_2_TempBuf__PRIORITY, 2
.set ADC_SAR_Seq_2_TempBuf__TERMIN_EN, 0
.set ADC_SAR_Seq_2_TempBuf__TERMIN_SEL, 0
.set ADC_SAR_Seq_2_TempBuf__TERMOUT0_EN, 1
.set ADC_SAR_Seq_2_TempBuf__TERMOUT0_SEL, 2
.set ADC_SAR_Seq_2_TempBuf__TERMOUT1_EN, 0
.set ADC_SAR_Seq_2_TempBuf__TERMOUT1_SEL, 0

/* Diode_osc_adc */
.set Diode_osc_adc__0__INTTYPE, CYREG_PICU5_INTTYPE3
.set Diode_osc_adc__0__MASK, 0x08
.set Diode_osc_adc__0__PC, CYREG_PRT5_PC3
.set Diode_osc_adc__0__PORT, 5
.set Diode_osc_adc__0__SHIFT, 3
.set Diode_osc_adc__AG, CYREG_PRT5_AG
.set Diode_osc_adc__AMUX, CYREG_PRT5_AMUX
.set Diode_osc_adc__BIE, CYREG_PRT5_BIE
.set Diode_osc_adc__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Diode_osc_adc__BYP, CYREG_PRT5_BYP
.set Diode_osc_adc__CTL, CYREG_PRT5_CTL
.set Diode_osc_adc__DM0, CYREG_PRT5_DM0
.set Diode_osc_adc__DM1, CYREG_PRT5_DM1
.set Diode_osc_adc__DM2, CYREG_PRT5_DM2
.set Diode_osc_adc__DR, CYREG_PRT5_DR
.set Diode_osc_adc__INP_DIS, CYREG_PRT5_INP_DIS
.set Diode_osc_adc__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set Diode_osc_adc__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Diode_osc_adc__LCD_EN, CYREG_PRT5_LCD_EN
.set Diode_osc_adc__MASK, 0x08
.set Diode_osc_adc__PORT, 5
.set Diode_osc_adc__PRT, CYREG_PRT5_PRT
.set Diode_osc_adc__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Diode_osc_adc__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Diode_osc_adc__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Diode_osc_adc__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Diode_osc_adc__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Diode_osc_adc__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Diode_osc_adc__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Diode_osc_adc__PS, CYREG_PRT5_PS
.set Diode_osc_adc__SHIFT, 3
.set Diode_osc_adc__SLW, CYREG_PRT5_SLW

/* Diode_pump_adc */
.set Diode_pump_adc__0__INTTYPE, CYREG_PICU5_INTTYPE7
.set Diode_pump_adc__0__MASK, 0x80
.set Diode_pump_adc__0__PC, CYREG_PRT5_PC7
.set Diode_pump_adc__0__PORT, 5
.set Diode_pump_adc__0__SHIFT, 7
.set Diode_pump_adc__AG, CYREG_PRT5_AG
.set Diode_pump_adc__AMUX, CYREG_PRT5_AMUX
.set Diode_pump_adc__BIE, CYREG_PRT5_BIE
.set Diode_pump_adc__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Diode_pump_adc__BYP, CYREG_PRT5_BYP
.set Diode_pump_adc__CTL, CYREG_PRT5_CTL
.set Diode_pump_adc__DM0, CYREG_PRT5_DM0
.set Diode_pump_adc__DM1, CYREG_PRT5_DM1
.set Diode_pump_adc__DM2, CYREG_PRT5_DM2
.set Diode_pump_adc__DR, CYREG_PRT5_DR
.set Diode_pump_adc__INP_DIS, CYREG_PRT5_INP_DIS
.set Diode_pump_adc__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set Diode_pump_adc__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Diode_pump_adc__LCD_EN, CYREG_PRT5_LCD_EN
.set Diode_pump_adc__MASK, 0x80
.set Diode_pump_adc__PORT, 5
.set Diode_pump_adc__PRT, CYREG_PRT5_PRT
.set Diode_pump_adc__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Diode_pump_adc__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Diode_pump_adc__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Diode_pump_adc__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Diode_pump_adc__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Diode_pump_adc__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Diode_pump_adc__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Diode_pump_adc__PS, CYREG_PRT5_PS
.set Diode_pump_adc__SHIFT, 7
.set Diode_pump_adc__SLW, CYREG_PRT5_SLW

/* Diode_seed_adc */
.set Diode_seed_adc__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set Diode_seed_adc__0__MASK, 0x80
.set Diode_seed_adc__0__PC, CYREG_PRT1_PC7
.set Diode_seed_adc__0__PORT, 1
.set Diode_seed_adc__0__SHIFT, 7
.set Diode_seed_adc__AG, CYREG_PRT1_AG
.set Diode_seed_adc__AMUX, CYREG_PRT1_AMUX
.set Diode_seed_adc__BIE, CYREG_PRT1_BIE
.set Diode_seed_adc__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Diode_seed_adc__BYP, CYREG_PRT1_BYP
.set Diode_seed_adc__CTL, CYREG_PRT1_CTL
.set Diode_seed_adc__DM0, CYREG_PRT1_DM0
.set Diode_seed_adc__DM1, CYREG_PRT1_DM1
.set Diode_seed_adc__DM2, CYREG_PRT1_DM2
.set Diode_seed_adc__DR, CYREG_PRT1_DR
.set Diode_seed_adc__INP_DIS, CYREG_PRT1_INP_DIS
.set Diode_seed_adc__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Diode_seed_adc__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Diode_seed_adc__LCD_EN, CYREG_PRT1_LCD_EN
.set Diode_seed_adc__MASK, 0x80
.set Diode_seed_adc__PORT, 1
.set Diode_seed_adc__PRT, CYREG_PRT1_PRT
.set Diode_seed_adc__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Diode_seed_adc__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Diode_seed_adc__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Diode_seed_adc__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Diode_seed_adc__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Diode_seed_adc__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Diode_seed_adc__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Diode_seed_adc__PS, CYREG_PRT1_PS
.set Diode_seed_adc__SHIFT, 7
.set Diode_seed_adc__SLW, CYREG_PRT1_SLW

/* Diode_Seedseite */
.set Diode_Seedseite__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set Diode_Seedseite__0__MASK, 0x01
.set Diode_Seedseite__0__PC, CYREG_PRT4_PC0
.set Diode_Seedseite__0__PORT, 4
.set Diode_Seedseite__0__SHIFT, 0
.set Diode_Seedseite__AG, CYREG_PRT4_AG
.set Diode_Seedseite__AMUX, CYREG_PRT4_AMUX
.set Diode_Seedseite__BIE, CYREG_PRT4_BIE
.set Diode_Seedseite__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Diode_Seedseite__BYP, CYREG_PRT4_BYP
.set Diode_Seedseite__CTL, CYREG_PRT4_CTL
.set Diode_Seedseite__DM0, CYREG_PRT4_DM0
.set Diode_Seedseite__DM1, CYREG_PRT4_DM1
.set Diode_Seedseite__DM2, CYREG_PRT4_DM2
.set Diode_Seedseite__DR, CYREG_PRT4_DR
.set Diode_Seedseite__INP_DIS, CYREG_PRT4_INP_DIS
.set Diode_Seedseite__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Diode_Seedseite__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Diode_Seedseite__LCD_EN, CYREG_PRT4_LCD_EN
.set Diode_Seedseite__MASK, 0x01
.set Diode_Seedseite__PORT, 4
.set Diode_Seedseite__PRT, CYREG_PRT4_PRT
.set Diode_Seedseite__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Diode_Seedseite__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Diode_Seedseite__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Diode_Seedseite__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Diode_Seedseite__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Diode_Seedseite__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Diode_Seedseite__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Diode_Seedseite__PS, CYREG_PRT4_PS
.set Diode_Seedseite__SHIFT, 0
.set Diode_Seedseite__SLW, CYREG_PRT4_SLW

/* Diode_Oscillation */
.set Diode_Oscillation__0__INTTYPE, CYREG_PICU4_INTTYPE1
.set Diode_Oscillation__0__MASK, 0x02
.set Diode_Oscillation__0__PC, CYREG_PRT4_PC1
.set Diode_Oscillation__0__PORT, 4
.set Diode_Oscillation__0__SHIFT, 1
.set Diode_Oscillation__AG, CYREG_PRT4_AG
.set Diode_Oscillation__AMUX, CYREG_PRT4_AMUX
.set Diode_Oscillation__BIE, CYREG_PRT4_BIE
.set Diode_Oscillation__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Diode_Oscillation__BYP, CYREG_PRT4_BYP
.set Diode_Oscillation__CTL, CYREG_PRT4_CTL
.set Diode_Oscillation__DM0, CYREG_PRT4_DM0
.set Diode_Oscillation__DM1, CYREG_PRT4_DM1
.set Diode_Oscillation__DM2, CYREG_PRT4_DM2
.set Diode_Oscillation__DR, CYREG_PRT4_DR
.set Diode_Oscillation__INP_DIS, CYREG_PRT4_INP_DIS
.set Diode_Oscillation__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Diode_Oscillation__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Diode_Oscillation__LCD_EN, CYREG_PRT4_LCD_EN
.set Diode_Oscillation__MASK, 0x02
.set Diode_Oscillation__PORT, 4
.set Diode_Oscillation__PRT, CYREG_PRT4_PRT
.set Diode_Oscillation__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Diode_Oscillation__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Diode_Oscillation__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Diode_Oscillation__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Diode_Oscillation__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Diode_Oscillation__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Diode_Oscillation__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Diode_Oscillation__PS, CYREG_PRT4_PS
.set Diode_Oscillation__SHIFT, 1
.set Diode_Oscillation__SLW, CYREG_PRT4_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 64000000
.set BCLK__BUS_CLK__KHZ, 64000
.set BCLK__BUS_CLK__MHZ, 64
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 12
.set CYDEV_CHIP_DIE_PSOC5LP, 19
.set CYDEV_CHIP_DIE_PSOC5TM, 20
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 4
.set CYDEV_CHIP_FAMILY_FM3, 5
.set CYDEV_CHIP_FAMILY_FM4, 6
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 12
.set CYDEV_CHIP_MEMBER_4C, 18
.set CYDEV_CHIP_MEMBER_4D, 8
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 13
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 11
.set CYDEV_CHIP_MEMBER_4I, 17
.set CYDEV_CHIP_MEMBER_4J, 9
.set CYDEV_CHIP_MEMBER_4K, 10
.set CYDEV_CHIP_MEMBER_4L, 16
.set CYDEV_CHIP_MEMBER_4M, 15
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4P, 14
.set CYDEV_CHIP_MEMBER_4Q, 7
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 20
.set CYDEV_CHIP_MEMBER_5B, 19
.set CYDEV_CHIP_MEMBER_FM3, 24
.set CYDEV_CHIP_MEMBER_FM4, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 0
.set CYDEV_CONFIGURATION_DMA, 1
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_DMA
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000007
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
