`default_nettype none

module thinpad_top(
    input wire clk_50M,           //50MHz æ—¶é’Ÿè¾“å…¥
    input wire clk_11M0592,       //11.0592MHz æ—¶é’Ÿè¾“å…¥ï¼ˆå¤‡ç”¨ï¼Œå¯ä¸ç”¨ï¼‰

    input wire clock_btn,         //BTN5æ‰‹åŠ¨æ—¶é’ŸæŒ‰é’®å¼?å…³ï¼Œå¸¦æ¶ˆæŠ–ç”µè·¯ï¼ŒæŒ‰ä¸‹æ—¶ä¸º1
    input wire reset_btn,         //BTN6æ‰‹åŠ¨å¤ä½æŒ‰é’®å¼?å…³ï¼Œå¸¦æ¶ˆæŠ–ç”µè·¯ï¼ŒæŒ‰ä¸‹æ—¶ä¸º1

    input  wire[3:0]  touch_btn,  //BTN1~BTN4ï¼ŒæŒ‰é’®å¼€å…³ï¼ŒæŒ‰ä¸‹æ—¶ä¸º1
    input  wire[31:0] dip_sw,     //32ä½æ‹¨ç å¼€å…³ï¼Œæ‹¨åˆ°â€œONâ€æ—¶ä¸?1
    output wire[15:0] leds,       //16ä½LEDï¼Œè¾“å‡ºæ—¶1ç‚¹äº®
    output wire[7:0]  dpy0,       //æ•°ç ç®¡ä½ä½ä¿¡å·ï¼ŒåŒ…æ‹¬å°æ•°ç‚¹ï¼Œè¾“å‡º1ç‚¹äº®
    output wire[7:0]  dpy1,       //æ•°ç ç®¡é«˜ä½ä¿¡å·ï¼ŒåŒ…æ‹¬å°æ•°ç‚¹ï¼Œè¾“å‡º1ç‚¹äº®

    //CPLDä¸²å£æ§åˆ¶å™¨ä¿¡å?
    output wire uart_rdn,         //è¯»ä¸²å£ä¿¡å·ï¼Œä½æœ‰æ•?
    output wire uart_wrn,         //å†™ä¸²å£ä¿¡å·ï¼Œä½æœ‰æ•?
    input wire uart_dataready,    //ä¸²å£æ•°æ®å‡†å¤‡å¥?
    input wire uart_tbre,         //å‘é?æ•°æ®æ ‡å¿?
    input wire uart_tsre,         //æ•°æ®å‘é?å®Œæ¯•æ ‡å¿?

    //BaseRAMä¿¡å·
    inout wire[31:0] base_ram_data,  //BaseRAMæ•°æ®ï¼Œä½8ä½ä¸CPLDä¸²å£æ§åˆ¶å™¨å…±äº?
    output wire[19:0] base_ram_addr, //BaseRAMåœ°å€
    output wire[3:0] base_ram_be_n,  //BaseRAMå­—èŠ‚ä½¿èƒ½ï¼Œä½æœ‰æ•ˆã€‚å¦‚æœä¸ä½¿ç”¨å­—èŠ‚ä½¿èƒ½ï¼Œè¯·ä¿æŒä¸?0
    output wire base_ram_ce_n,       //BaseRAMç‰‡é?‰ï¼Œä½æœ‰æ•?
    output wire base_ram_oe_n,       //BaseRAMè¯»ä½¿èƒ½ï¼Œä½æœ‰æ•?
    output wire base_ram_we_n,       //BaseRAMå†™ä½¿èƒ½ï¼Œä½æœ‰æ•?

    //ExtRAMä¿¡å·
    inout wire[31:0] ext_ram_data,  //ExtRAMæ•°æ®
    output wire[19:0] ext_ram_addr, //ExtRAMåœ°å€
    output wire[3:0] ext_ram_be_n,  //ExtRAMå­—èŠ‚ä½¿èƒ½ï¼Œä½æœ‰æ•ˆã€‚å¦‚æœä¸ä½¿ç”¨å­—èŠ‚ä½¿èƒ½ï¼Œè¯·ä¿æŒä¸?0
    output wire ext_ram_ce_n,       //ExtRAMç‰‡é?‰ï¼Œä½æœ‰æ•?
    output wire ext_ram_oe_n,       //ExtRAMè¯»ä½¿èƒ½ï¼Œä½æœ‰æ•?
    output wire ext_ram_we_n,       //ExtRAMå†™ä½¿èƒ½ï¼Œä½æœ‰æ•?

    //ç›´è¿ä¸²å£ä¿¡å·
    output wire txd,  //ç›´è¿ä¸²å£å‘é?ç«¯
    input  wire rxd,  //ç›´è¿ä¸²å£æ¥æ”¶ç«?

    //Flashå­˜å‚¨å™¨ä¿¡å·ï¼Œå‚è?? JS28F640 èŠ¯ç‰‡æ‰‹å†Œ
    output wire [22:0]flash_a,      //Flashåœ°å€ï¼Œa0ä»…åœ¨8bitæ¨¡å¼æœ‰æ•ˆï¼?16bitæ¨¡å¼æ— æ„ä¹?
    inout  wire [15:0]flash_d,      //Flashæ•°æ®
    output wire flash_rp_n,         //Flashå¤ä½ä¿¡å·ï¼Œä½æœ‰æ•ˆ
    output wire flash_vpen,         //Flashå†™ä¿æŠ¤ä¿¡å·ï¼Œä½ç”µå¹³æ—¶ä¸èƒ½æ“¦é™¤ã€çƒ§å†?
    output wire flash_ce_n,         //Flashç‰‡é?‰ä¿¡å·ï¼Œä½æœ‰æ•?
    output wire flash_oe_n,         //Flashè¯»ä½¿èƒ½ä¿¡å·ï¼Œä½æœ‰æ•?
    output wire flash_we_n,         //Flashå†™ä½¿èƒ½ä¿¡å·ï¼Œä½æœ‰æ•?
    output wire flash_byte_n,       //Flash 8bitæ¨¡å¼é€‰æ‹©ï¼Œä½æœ‰æ•ˆã€‚åœ¨ä½¿ç”¨flashçš?16ä½æ¨¡å¼æ—¶è¯·è®¾ä¸?1

    //USB æ§åˆ¶å™¨ä¿¡å·ï¼Œå‚è?? SL811 èŠ¯ç‰‡æ‰‹å†Œ
    output wire sl811_a0,
    //inout  wire[7:0] sl811_d,     //USBæ•°æ®çº¿ä¸ç½‘ç»œæ§åˆ¶å™¨çš„dm9k_sd[7:0]å…±äº«
    output wire sl811_wr_n,
    output wire sl811_rd_n,
    output wire sl811_cs_n,
    output wire sl811_rst_n,
    output wire sl811_dack_n,
    input  wire sl811_intrq,
    input  wire sl811_drq_n,

    //ç½‘ç»œæ§åˆ¶å™¨ä¿¡å·ï¼Œå‚è?? DM9000A èŠ¯ç‰‡æ‰‹å†Œ
    output wire dm9k_cmd,
    inout  wire[15:0] dm9k_sd,
    output wire dm9k_iow_n,
    output wire dm9k_ior_n,
    output wire dm9k_cs_n,
    output wire dm9k_pwrst_n,
    input  wire dm9k_int,

    //å›¾åƒè¾“å‡ºä¿¡å·
    output wire[2:0] video_red,    //çº¢è‰²åƒç´ ï¼?3ä½?
    output wire[2:0] video_green,  //ç»¿è‰²åƒç´ ï¼?3ä½?
    output wire[1:0] video_blue,   //è“è‰²åƒç´ ï¼?2ä½?
    output wire video_hsync,       //è¡ŒåŒæ­¥ï¼ˆæ°´å¹³åŒæ­¥ï¼‰ä¿¡å?
    output wire video_vsync,       //åœºåŒæ­¥ï¼ˆå‚ç›´åŒæ­¥ï¼‰ä¿¡å?
    output wire video_clk,         //åƒç´ æ—¶é’Ÿè¾“å‡º
    output wire video_de           //è¡Œæ•°æ®æœ‰æ•ˆä¿¡å·ï¼Œç”¨äºåŒºåˆ†æ¶ˆéšåŒ?
);

// if_id    -------      id
wire[`InstAddrBus] pc;
wire[`InstAddrBus] id_pc_i;
wire[`InstBus] id_inst_i;

// id       -------      id_exe
wire[`AluOpBus] id_aluop_o;
wire[`RegBus] id_reg1_o;
wire[`RegBus] id_reg2_o;
wire id_wreg_o;
wire[`RegAddrBus] id_waddr_o;
wire[`InstAddrBus] id_pc_o;
wire[`InstBus] id_inst_o;

// id_exe   -------      exe
wire[`AluOpBus] exe_aluop_i;
wire[`RegBus] exe_reg1_i;
wire[`RegBus] exe_reg2_i;
wire exe_wreg_i;
wire[`RegAddrBus] exe_waddr_i;
wire[`InstAddrBus] exe_pc_i;
wire[`InstBus] exe_inst_i;

// exe      -------      exe_mem
wire[`RegAddrBus] exe_waddr_o;
wire exe_wreg_o;
wire[`InstAddrBus] exe_pc_o;
wire[`InstBus] exe_instr_o;
wire[`RegBus] exe_wdata_o;
wire[`RegBus] exe_b_o;

// exe_mem  -------      mem
wire[31:0] mem_pc_i;
wire[31:0] mem_result_i;
wire[31:0] mem_b_i;
wire[31:0] mem_instr_i;
wire[`RegAddrBus] mem_waddr_i;
wire mem_wreg_i;

// mem      -------      mem_wb
wire[`RegAddrBus] mem_waddr_o;
wire mem_wreg_o;
wire[`RegBus] mem_wdata_o;
wire[31:0] mem_after_pc_o;
wire[31:0] mem_read_data_o;

// mem_wb   -------      wb
wire[`RegBus] wb_wdata_i;
wire[31:0] wb_pc_i;
wire[31:0] wb_rdata_i;
wire wb_wreg_i;
wire[4:0] wb_waddr_i;

// id       -------      regfile
wire reg1_read;
wire reg2_read;
wire[`RegBus] reg1_data;
wire[`RegBus] reg2_data;
wire[`RegAddrBus] reg1_addr;
wire[`RegAddrBus] reg2_addr;

reg[31:0] instr_data;

program_counter pc_reg0(
    .clk(clk_50M),
    .rst(reset_btn),
    .instr_addr(pc)
);

if_id if_id0(
    .clk(clk_50M),
    .rst(reset_btn),
    .if_pc(pc),
    .if_instr(instr_data),
    .id_pc(id_pc_i),
    .id_instr(id_inst_i)
);

id id0(
    .rst(reset_btn),
    .pc_i(id_pc_i),
    .inst_i(id_inst_i),

    // from regfile
    .reg1_data_i(reg1_data), .reg2_data_i(reg2_data),

    // to regfile
    .reg1_read_o(reg1_read), .reg2_read_o(reg2_read),
    .reg1_addr_o(reg1_addr), .reg2_addr_o(reg2_addr),

    // to id_exe
    .aluop_o(id_aluop_o), 
    .reg1_o(id_reg1_o), .reg2_o(id_reg2_o),
    .waddr_o(id_waddr_o), .wreg_o(id_wreg_o),
    .pc_o(id_pc_o), .inst_o(id_inst_o)
);

regfile regfile1(
    .clk(clk_50M), .rst(reset_btn),
    .we(wb_wreg_i), .waddr(wb_waddr_i), .wdata(wb_wdata_i), 
    .re1(reg1_read), .raddr1(reg1_addr), .rdata1(reg1_data),
    .re2(reg2_read), .raddr2(reg2_addr), .rdata2(reg2_data)
);

id_exe id_ex0(
    .clk(clk_50M), .rst(reset_btn),

    // from id
    .id_aluop(id_aluop_o),
    .id_reg1(id_reg1_o), .id_reg2(id_reg2_o),
    .id_waddr(id_waddr_o), .id_wreg(id_wreg_o),
    .id_instr(id_inst_o), .id_pc(id_pc_o),

    // to exe
    .exe_aluop(exe_aluop_i),
    .exe_reg1(exe_reg1_i), .exe_reg2(exe_reg2_i),
    .exe_waddr(exe_waddr_i), .exe_wreg(exe_wreg_i),
    .exe_pc(exe_pc_i), .exe_instr(exe_inst_i)
);

ex exe0(
    .rst(reset_btn),

    // from id_exe
    .aluop_i(exe_aluop_i),
    .reg1_i(exe_reg1_i), .reg2_i(exe_reg2_i),
    .waddr_i(exe_waddr_i), .wreg_i(exe_wreg_i),
    .pc_i(exe_pc_i), .instr_i(exe_inst_i),

    // to exe_mem
    .waddr_o(exe_waddr_o), .wreg_o(exe_wreg_o), .b_o(exe_b_o), 
    .wdata_o(exe_wdata_o), .pc_o(exe_pc_o), .instr_o(exe_instr_o)
);

exe_mem exe_mem0(
    .clk(clk_50M), .rst(reset_btn),
    
    // from exe
    .exe_waddr(exe_waddr_o), .exe_wreg(exe_wreg_o), .exe_result(exe_wdata_o),
    .exe_pc(exe_pc_o), .exe_b(exe_b_o), .exe_instr(exe_instr_o),

    // to mem
    .mem_pc(mem_pc_i), .mem_result(mem_result_i), .mem_b(mem_b_i), .mem_instr(mem_instr_i),
    .mem_waddr(mem_waddr_i), .mem_wreg(mem_wreg_i)
);

mem mem0(
    .rst(reset_btn),

    // from exe_mem
    .pc_i(mem_pc_i), .result_i(mem_result_i), .b_i(mem_b_i), .instr_i(mem_instr_i),
    .waddr_i(mem_waddr_i), .wreg_i(mem_wreg_i),

    // to mem_wb
    .waddr_o(mem_waddr_o), .wreg_o(mem_wreg_o), .wdata_o(mem_wdata_o),
    .after_pc_o(mem_after_pc_o), .read_data_o(mem_read_data_o)
);

mem_wb mem_wb0(
    .clk(clk_50M), .rst(reset_btn),

    // from mem
    .mem_wdata(mem_wdata_o), .mem_pc(mem_after_pc_o), .mem_rdata(mem_read_data_o),
    .mem_wreg(mem_wreg_o), .mem_waddr(mem_waddr_o),

    // to wb
    .wb_wdata(wb_wdata_i), .wb_pc(wb_pc_i), .wb_rdata(wb_rdata_i), 
    .wb_wreg(wb_wreg_i), .wb_waddr(wb_waddr_i)
);











/* =========== Demo code begin =========== */

// PLLåˆ†é¢‘ç¤ºä¾‹
wire locked, clk_10M, clk_20M;
pll_example clock_gen 
 (
  // Clock in ports
  .clk_in1(clk_50M),  // å¤–éƒ¨æ—¶é’Ÿè¾“å…¥
  // Clock out ports
  .clk_out1(clk_10M), // æ—¶é’Ÿè¾“å‡º1ï¼Œé¢‘ç‡åœ¨IPé…ç½®ç•Œé¢ä¸­è®¾ç½?
  .clk_out2(clk_20M), // æ—¶é’Ÿè¾“å‡º2ï¼Œé¢‘ç‡åœ¨IPé…ç½®ç•Œé¢ä¸­è®¾ç½?
  // Status and control signals
  .reset(reset_btn), // PLLå¤ä½è¾“å…¥
  .locked(locked)    // PLLé”å®šæŒ‡ç¤ºè¾“å‡ºï¼?"1"è¡¨ç¤ºæ—¶é’Ÿç¨³å®šï¼?
                     // åçº§ç”µè·¯å¤ä½ä¿¡å·åº”å½“ç”±å®ƒç”Ÿæˆï¼ˆè§ä¸‹ï¼‰
 );

reg reset_of_clk10M;
// å¼‚æ­¥å¤ä½ï¼ŒåŒæ­¥é‡Šæ”¾ï¼Œå°†lockedä¿¡å·è½¬ä¸ºåçº§ç”µè·¯çš„å¤ä½reset_of_clk10M
always@(posedge clk_10M or negedge locked) begin
    if(~locked) reset_of_clk10M <= 1'b1;
    else        reset_of_clk10M <= 1'b0;
end

always@(posedge clk_10M or posedge reset_of_clk10M) begin
    if(reset_of_clk10M)begin
        // Your Code
    end
    else begin
        // Your Code
    end
end


// æ•°ç ç®¡è¿æ¥å…³ç³»ç¤ºæ„å›¾ï¼Œdpy1åŒç†
// p=dpy0[0] // ---a---
// c=dpy0[1] // |     |
// d=dpy0[2] // f     b
// e=dpy0[3] // |     |
// b=dpy0[4] // ---g---
// a=dpy0[5] // |     |
// f=dpy0[6] // e     c
// g=dpy0[7] // |     |
//           // ---d---  p

// 7æ®µæ•°ç ç®¡è¯‘ç å™¨æ¼”ç¤ºï¼Œå°†numberç”?16è¿›åˆ¶æ˜¾ç¤ºåœ¨æ•°ç ç®¡ä¸Šé¢
wire[7:0] number;
SEG7_LUT segL(.oSEG1(dpy0), .iDIG(number[3:0])); //dpy0æ˜¯ä½ä½æ•°ç ç®¡
SEG7_LUT segH(.oSEG1(dpy1), .iDIG(number[7:4])); //dpy1æ˜¯é«˜ä½æ•°ç ç®¡

assign leds = 16'b0;

//ç›´è¿ä¸²å£æ¥æ”¶å‘é?æ¼”ç¤ºï¼Œä»ç›´è¿ä¸²å£æ”¶åˆ°çš„æ•°æ®å†å‘é€å‡ºå?
// wire [7:0] ext_uart_rx;
// reg  [7:0] ext_uart_buffer, ext_uart_tx;
// wire ext_uart_ready, ext_uart_clear, ext_uart_busy;
// reg ext_uart_start, ext_uart_avai;
    
// assign number = ext_uart_buffer;

// async_receiver #(.ClkFrequency(50000000),.Baud(9600)) //æ¥æ”¶æ¨¡å—ï¼?9600æ— æ£€éªŒä½
//     ext_uart_r(
//         .clk(clk_50M),                       //å¤–éƒ¨æ—¶é’Ÿä¿¡å·
//         .RxD(rxd),                           //å¤–éƒ¨ä¸²è¡Œä¿¡å·è¾“å…¥
//         .RxD_data_ready(ext_uart_ready),  //æ•°æ®æ¥æ”¶åˆ°æ ‡å¿?
//         .RxD_clear(ext_uart_clear),       //æ¸…é™¤æ¥æ”¶æ ‡å¿—
//         .RxD_data(ext_uart_rx)             //æ¥æ”¶åˆ°çš„ä¸?å­—èŠ‚æ•°æ®
//     );

// assign ext_uart_clear = ext_uart_ready; //æ”¶åˆ°æ•°æ®çš„åŒæ—¶ï¼Œæ¸…é™¤æ ‡å¿—ï¼Œå› ä¸ºæ•°æ®å·²å–åˆ°ext_uart_bufferä¸?
// always @(posedge clk_50M) begin //æ¥æ”¶åˆ°ç¼“å†²åŒºext_uart_buffer
//     if(ext_uart_ready)begin
//         ext_uart_buffer <= ext_uart_rx;
//         ext_uart_avai <= 1;
//     end else if(!ext_uart_busy && ext_uart_avai)begin 
//         ext_uart_avai <= 0;
//     end
// end
// always @(posedge clk_50M) begin //å°†ç¼“å†²åŒºext_uart_bufferå‘é?å‡ºå?
//     if(!ext_uart_busy && ext_uart_avai)begin 
//         ext_uart_tx <= ext_uart_buffer;
//         ext_uart_start <= 1;
//     end else begin 
//         ext_uart_start <= 0;
//     end
// end

// async_transmitter #(.ClkFrequency(50000000),.Baud(9600)) //å‘é?æ¨¡å—ï¼Œ9600æ— æ£€éªŒä½
//     ext_uart_t(
//         .clk(clk_50M),                  //å¤–éƒ¨æ—¶é’Ÿä¿¡å·
//         .TxD(txd),                      //ä¸²è¡Œä¿¡å·è¾“å‡º
//         .TxD_busy(ext_uart_busy),       //å‘é?å™¨å¿™çŠ¶æ€æŒ‡ç¤?
//         .TxD_start(ext_uart_start),    //å¼?å§‹å‘é€ä¿¡å?
//         .TxD_data(ext_uart_tx)        //å¾…å‘é€çš„æ•°æ®
//     );

//å›¾åƒè¾“å‡ºæ¼”ç¤ºï¼Œåˆ†è¾¨ç‡800x600@75Hzï¼Œåƒç´ æ—¶é’Ÿä¸º50MHz
wire [11:0] hdata;
assign video_red = hdata < 266 ? 3'b111 : 0; //çº¢è‰²ç«–æ¡
assign video_green = hdata < 532 && hdata >= 266 ? 3'b111 : 0; //ç»¿è‰²ç«–æ¡
assign video_blue = hdata >= 532 ? 2'b11 : 0; //è“è‰²ç«–æ¡
assign video_clk = clk_50M;
vga #(12, 800, 856, 976, 1040, 600, 637, 643, 666, 1, 1) vga800x600at75 (
    .clk(clk_50M), 
    .hdata(hdata), //æ¨ªåæ ?
    .vdata(),      //çºµåæ ?
    .hsync(video_hsync),
    .vsync(video_vsync),
    .data_enable(video_de)
);
/* =========== Demo code end =========== */

endmodule
