{:input (genetic.crossover/dumb-crossover 1186985850 (genetic.mutation/change-names-remove-clause 920358216 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))) (genetic.mutation/change-names-remove-clause 62385258 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_8 , \\wire1_:missing , wire2_29, \\wire22_30_:missing , wire23_40);\n  wire \\:missing_edge ;\n  input \\wire0_:missing_8 ;\n  wire \\wire0_:missing_8 ;\n  wire \\wire12_:missing_15 ;\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  wire wire20_29;\n  wire wire21;\n  input \\wire22_30_:missing ;\n  wire \\wire22_30_:missing ;\n  output wire23_40;\n  wire wire23_40;\n  wire \\wire24_:missing_41 ;\n  wire wire25;\n  wire wire26_29;\n  wire \\wire26_:missing ;\n  wire wire27_29;\n  wire \\wire28_29_:missing ;\n  wire \\wire28_:missing ;\n  output wire2_29;\n  wire wire2_29;\n  wire wire30_31;\n  wire wire31_36;\n  wire wire32_33_35_36;\n  wire \\wire34_:missing_15 ;\n  wire \\wire35_:missing ;\n  wire wire38;\n  wire wire3_29;\n  wire wire3_9;\n  wire wire40_13;\n  wire \\wire40_14_18_:missing ;\n  wire \\wire40_15_19_:missing_21 ;\n  wire wire40_16;\n  wire wire40_17;\n  wire wire40_29;\n  wire \\wire40_30_:missing ;\n  wire \\wire40_31_:missing ;\n  wire wire40_34;\n  wire wire40_37;\n  wire \\wire40_38_42_43_:missing ;\n  wire \\wire40_:missing_8_10 ;\n  wire wire41;\n  wire wire4_8;\n  wire wire4_9;\n  wire wire5_10;\n  wire \\wire5_:missing ;\n  wire \\wire6_:missing ;\n  wire wire7_11;\n  wire wire7_12;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_11_13 ;\n  wire \\wire:missing_11_4 ;\n  wire \\wire:missing_12 ;\n  wire \\wire:missing_16 ;\n  wire \\wire:missing_17 ;\n  wire \\wire:missing_20 ;\n  wire \\wire:missing_39 ;\n  wire \\wire:missing_edge ;\n  assign wire3_9 = 2'h1 >> wire3_29;\n  assign \\wire:missing_12  = 4'h6 >> { wire7_12, \\wire12_:missing_15  };\n  assign wire4_9 = 2'h1 >> wire4_8;\n  assign \\wire26_:missing  = 2'h1 >> wire26_29;\n  assign \\wire:missing_edge  = 2'h1 >> wire27_29;\n  assign \\wire28_:missing  = 2'h1 >> \\wire28_29_:missing ;\n  assign wire3_29 = 2'h1 >> \\wire:missing_edge ;\n  assign wire30_31 = 4'h6 >> { \\wire22_30_:missing , \\wire40_30_:missing  };\n  assign wire31_36 = 4'h2 >> { \\wire40_31_:missing , wire30_31 };\n  assign \\wire:missing_edge  = 4'h2 >> { \\wire:missing_edge , wire32_33_35_36 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , wire32_33_35_36 };\n  assign \\wire:missing_edge  = 4'h6 >> { wire40_34, \\wire34_:missing_15  };\n  assign \\wire35_:missing  = 4'h8 >> { \\wire:missing_edge , wire32_33_35_36 };\n  assign \\wire5_:missing  = 2'h1 >> wire5_10;\n  assign \\wire:missing_edge  = 2'hx >> \\wire40_38_42_43_:missing ;\n  assign \\wire6_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign wire7_12 = 2'h1 >> wire7_11;\n  assign wire4_8 = 4'h8 >> { \\wire40_:missing_8_10 , \\wire0_:missing_8  };\n  assign \\wire9_:missing  = 4'h8 >> { wire4_9, wire3_9 };\n  assign wire5_10 = 4'h8 >> { \\wire40_:missing_8_10 , \\wire:missing_edge  };\n  assign wire7_11 = 4'h8 >> { \\wire:missing_11_4 , \\wire:missing_11_13  };\n  assign \\wire24_:missing_41  = 1'h0;\n  assign wire25 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = \\wire40_38_42_43_:missing ;\n  assign wire41 = \\wire24_:missing_41 ;\n  assign \\wire40_:missing_8_10  = wire40_29;\n  assign \\wire:missing_39  = \\wire:missing_edge ;\n  assign wire38 = \\wire40_38_42_43_:missing ;\n  assign \\wire:missing_edge  = wire40_37;\n  assign wire32_33_35_36 = wire31_36;\n  assign wire21 = \\wire40_15_19_:missing_21 ;\n  assign \\wire:missing_20  = wire20_29;\n  assign \\wire:missing_edge  = \\wire40_15_19_:missing_21 ;\n  assign \\wire:missing_edge  = \\wire40_14_18_:missing ;\n  assign \\wire:missing_17  = wire40_17;\n  assign \\wire:missing_16  = wire40_16;\n  assign \\wire12_:missing_15  = \\wire40_15_19_:missing_21 ;\n  assign \\wire:missing_edge  = \\wire40_14_18_:missing ;\n  assign \\wire:missing_11_13  = wire40_13;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/A33278C9.v:3.1-102.10\" *)\nmodule postsynth(\\wire0_:missing_8 , \\wire1_:missing , wire2_29, \\wire22_30_:missing , wire23_40);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A33278C9.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A33278C9.v:5.9-5.26\" *)\n  input \\wire0_:missing_8 ;\n  wire \\wire0_:missing_8 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A33278C9.v:8.9-8.24\" *)\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A33278C9.v:12.9-12.28\" *)\n  input \\wire22_30_:missing ;\n  wire \\wire22_30_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A33278C9.v:14.10-14.19\" *)\n  output wire23_40;\n  wire wire23_40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A33278C9.v:16.8-16.27\" *)\n  wire \\wire24_:missing_41 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A33278C9.v:17.8-17.14\" *)\n  wire wire25;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A33278C9.v:23.10-23.18\" *)\n  output wire2_29;\n  wire wire2_29;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A33278C9.v:45.8-45.14\" *)\n  wire wire41;\n  assign \\:missing_edge  = 1'h0;\n  assign wire23_40 = 1'hx;\n  assign \\wire24_:missing_41  = 1'h0;\n  assign wire25 = 1'h0;\n  assign wire2_29 = 1'hx;\n  assign wire41 = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  2:27:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0f5dua5] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0f5dua5/src/top.v'.\nSBY  2:27:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0f5dua5] Copy '/tmp/fuzzmount2DDF5D8C/A33278C9.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0f5dua5/src/A33278C9.v'.\nSBY  2:27:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0f5dua5] Copy '/tmp/fuzzmount2DDF5D8C/A33278C9.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0f5dua5/src/A33278C9.post.v'.\nSBY  2:27:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0f5dua5] engine_0: abc pdr\nSBY  2:27:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0f5dua5] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0f5dua5/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:27:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0f5dua5] base: Warning: Wire presynth.\\wire2_29 is used but has no driver.\nSBY  2:27:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0f5dua5] base: Warning: Wire presynth.\\wire23_40 is used but has no driver.\nSBY  2:27:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0f5dua5] base: finished (returncode=0)\nSBY  2:27:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0f5dua5] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0f5dua5/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:27:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0f5dua5] aig: Warning: Wire presynth.\\wire2_29 is used but has no driver.\nSBY  2:27:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0f5dua5] aig: Warning: Wire presynth.\\wire23_40 is used but has no driver.\nSBY  2:27:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0f5dua5] aig: finished (returncode=0)\nSBY  2:27:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0f5dua5] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0f5dua5; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:27:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0f5dua5] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:27:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0f5dua5] engine_0: Warning: The network has no constraints.\nSBY  2:27:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0f5dua5] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:27:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0f5dua5] engine_0: finished (returncode=0)\nSBY  2:27:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0f5dua5] engine_0: Status returned by engine: FAIL\nSBY  2:27:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0f5dua5] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  2:27:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0f5dua5] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:27:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0f5dua5] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:27:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0f5dua5] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0f5dua5'.\nSBY  2:27:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpm0f5dua5] DONE (FAIL, rc=2)\n", :err ""}}}