

================================================================
== Vitis HLS Report for 'patch_buffer_add_patch2'
================================================================
* Date:           Tue Jul  9 11:00:36 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PartitionAcceleratorHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.696 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       40|       40|  0.400 us|  0.400 us|   40|   40|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 41
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%new_patch_addr = getelementptr i96 %new_patch, i64 0, i64 0" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 42 'getelementptr' 'new_patch_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%new_patch_addr_1 = getelementptr i96 %new_patch, i64 0, i64 1" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 43 'getelementptr' 'new_patch_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%num_patches_constprop_load = load i32 %num_patches_constprop" [PartitionAcceleratorHLS/src/patch_buffer.cpp:16]   --->   Operation 44 'load' 'num_patches_constprop_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.14ns)   --->   "%add_ln16 = add i32 %num_patches_constprop_load, i32 1" [PartitionAcceleratorHLS/src/patch_buffer.cpp:16]   --->   Operation 45 'add' 'add_ln16' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln16 = store i32 %add_ln16, i32 %num_patches_constprop" [PartitionAcceleratorHLS/src/patch_buffer.cpp:16]   --->   Operation 46 'store' 'store_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (1.29ns)   --->   "%new_patch_load = load i7 %new_patch_addr" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 47 'load' 'new_patch_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_1 : Operation 48 [2/2] (1.29ns)   --->   "%new_patch_load_1 = load i7 %new_patch_addr_1" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 48 'load' 'new_patch_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 2 <SV = 1> <Delay = 3.69>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%new_patch_addr_2 = getelementptr i96 %new_patch, i64 0, i64 2" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 49 'getelementptr' 'new_patch_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%new_patch_addr_3 = getelementptr i96 %new_patch, i64 0, i64 3" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 50 'getelementptr' 'new_patch_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%latest_patch_index_constprop_load = load i2 %latest_patch_index_constprop" [PartitionAcceleratorHLS/src/patch_buffer.cpp:15]   --->   Operation 51 'load' 'latest_patch_index_constprop_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i2 %latest_patch_index_constprop_load" [PartitionAcceleratorHLS/src/patch_buffer.cpp:15]   --->   Operation 52 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.62ns)   --->   "%add_ln15 = add i3 %zext_ln15, i3 1" [PartitionAcceleratorHLS/src/patch_buffer.cpp:15]   --->   Operation 53 'add' 'add_ln15' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.56ns)   --->   "%icmp_ln15 = icmp_ult  i3 %add_ln15, i3 3" [PartitionAcceleratorHLS/src/patch_buffer.cpp:15]   --->   Operation 54 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln15)   --->   "%xor_ln15 = xor i2 %latest_patch_index_constprop_load, i2 2" [PartitionAcceleratorHLS/src/patch_buffer.cpp:15]   --->   Operation 55 'xor' 'xor_ln15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln15)   --->   "%sext_ln15 = sext i2 %xor_ln15" [PartitionAcceleratorHLS/src/patch_buffer.cpp:15]   --->   Operation 56 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln15 = select i1 %icmp_ln15, i3 %add_ln15, i3 %sext_ln15" [PartitionAcceleratorHLS/src/patch_buffer.cpp:15]   --->   Operation 57 'select' 'select_ln15' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i3 %select_ln15" [PartitionAcceleratorHLS/src/patch_buffer.cpp:15]   --->   Operation 58 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln15 = store i2 %trunc_ln15, i2 %latest_patch_index_constprop" [PartitionAcceleratorHLS/src/patch_buffer.cpp:15]   --->   Operation 59 'store' 'store_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln15, i6 0" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 60 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln15, i4 0" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 61 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i7 %tmp_6" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 62 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.87ns)   --->   "%add_ln25 = add i8 %tmp_cast, i8 %zext_ln25" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 63 'add' 'add_ln25' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i8 %add_ln25" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 64 'zext' 'zext_ln25_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%patch_buffer_addr = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_1" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 65 'getelementptr' 'patch_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%or_ln25 = or i8 %add_ln25, i8 1" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 66 'or' 'or_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln25_2 = zext i8 %or_ln25" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 67 'zext' 'zext_ln25_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%patch_buffer_addr_1 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_2" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 68 'getelementptr' 'patch_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/2] (1.29ns)   --->   "%new_patch_load = load i7 %new_patch_addr" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 69 'load' 'new_patch_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%empty = trunc i96 %new_patch_load" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 70 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty, i8 %patch_buffer_addr" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 71 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_2 : Operation 72 [1/2] (1.29ns)   --->   "%new_patch_load_1 = load i7 %new_patch_addr_1" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 72 'load' 'new_patch_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%empty_63 = trunc i96 %new_patch_load_1" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 73 'trunc' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_63, i8 %patch_buffer_addr_1" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 74 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_2 : Operation 75 [2/2] (1.29ns)   --->   "%new_patch_load_2 = load i7 %new_patch_addr_2" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 75 'load' 'new_patch_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_2 : Operation 76 [2/2] (1.29ns)   --->   "%new_patch_load_3 = load i7 %new_patch_addr_3" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 76 'load' 'new_patch_load_3' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 3 <SV = 2> <Delay = 2.59>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%new_patch_addr_4 = getelementptr i96 %new_patch, i64 0, i64 4" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 77 'getelementptr' 'new_patch_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%new_patch_addr_5 = getelementptr i96 %new_patch, i64 0, i64 5" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 78 'getelementptr' 'new_patch_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%or_ln25_1 = or i8 %add_ln25, i8 2" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 79 'or' 'or_ln25_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln25_3 = zext i8 %or_ln25_1" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 80 'zext' 'zext_ln25_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%patch_buffer_addr_2 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_3" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 81 'getelementptr' 'patch_buffer_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%or_ln25_2 = or i8 %add_ln25, i8 3" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 82 'or' 'or_ln25_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln25_4 = zext i8 %or_ln25_2" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 83 'zext' 'zext_ln25_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%patch_buffer_addr_3 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_4" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 84 'getelementptr' 'patch_buffer_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/2] (1.29ns)   --->   "%new_patch_load_2 = load i7 %new_patch_addr_2" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 85 'load' 'new_patch_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%empty_64 = trunc i96 %new_patch_load_2" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 86 'trunc' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_64, i8 %patch_buffer_addr_2" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 87 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_3 : Operation 88 [1/2] (1.29ns)   --->   "%new_patch_load_3 = load i7 %new_patch_addr_3" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 88 'load' 'new_patch_load_3' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%empty_65 = trunc i96 %new_patch_load_3" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 89 'trunc' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_65, i8 %patch_buffer_addr_3" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 90 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_3 : Operation 91 [2/2] (1.29ns)   --->   "%new_patch_load_4 = load i7 %new_patch_addr_4" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 91 'load' 'new_patch_load_4' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_3 : Operation 92 [2/2] (1.29ns)   --->   "%new_patch_load_5 = load i7 %new_patch_addr_5" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 92 'load' 'new_patch_load_5' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 4 <SV = 3> <Delay = 2.59>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%new_patch_addr_6 = getelementptr i96 %new_patch, i64 0, i64 6" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 93 'getelementptr' 'new_patch_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%new_patch_addr_7 = getelementptr i96 %new_patch, i64 0, i64 7" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 94 'getelementptr' 'new_patch_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%or_ln25_3 = or i8 %add_ln25, i8 4" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 95 'or' 'or_ln25_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln25_5 = zext i8 %or_ln25_3" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 96 'zext' 'zext_ln25_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%patch_buffer_addr_4 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_5" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 97 'getelementptr' 'patch_buffer_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%or_ln25_4 = or i8 %add_ln25, i8 5" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 98 'or' 'or_ln25_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln25_6 = zext i8 %or_ln25_4" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 99 'zext' 'zext_ln25_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%patch_buffer_addr_5 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_6" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 100 'getelementptr' 'patch_buffer_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/2] (1.29ns)   --->   "%new_patch_load_4 = load i7 %new_patch_addr_4" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 101 'load' 'new_patch_load_4' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%empty_66 = trunc i96 %new_patch_load_4" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 102 'trunc' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_66, i8 %patch_buffer_addr_4" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 103 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_4 : Operation 104 [1/2] (1.29ns)   --->   "%new_patch_load_5 = load i7 %new_patch_addr_5" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 104 'load' 'new_patch_load_5' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%empty_67 = trunc i96 %new_patch_load_5" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 105 'trunc' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_67, i8 %patch_buffer_addr_5" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 106 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_4 : Operation 107 [2/2] (1.29ns)   --->   "%new_patch_load_6 = load i7 %new_patch_addr_6" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 107 'load' 'new_patch_load_6' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_4 : Operation 108 [2/2] (1.29ns)   --->   "%new_patch_load_7 = load i7 %new_patch_addr_7" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 108 'load' 'new_patch_load_7' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 5 <SV = 4> <Delay = 2.59>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%new_patch_addr_8 = getelementptr i96 %new_patch, i64 0, i64 8" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 109 'getelementptr' 'new_patch_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%new_patch_addr_9 = getelementptr i96 %new_patch, i64 0, i64 9" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 110 'getelementptr' 'new_patch_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%or_ln25_5 = or i8 %add_ln25, i8 6" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 111 'or' 'or_ln25_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln25_7 = zext i8 %or_ln25_5" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 112 'zext' 'zext_ln25_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%patch_buffer_addr_6 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_7" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 113 'getelementptr' 'patch_buffer_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%or_ln25_6 = or i8 %add_ln25, i8 7" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 114 'or' 'or_ln25_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln25_8 = zext i8 %or_ln25_6" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 115 'zext' 'zext_ln25_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%patch_buffer_addr_7 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_8" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 116 'getelementptr' 'patch_buffer_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/2] (1.29ns)   --->   "%new_patch_load_6 = load i7 %new_patch_addr_6" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 117 'load' 'new_patch_load_6' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%empty_68 = trunc i96 %new_patch_load_6" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 118 'trunc' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_68, i8 %patch_buffer_addr_6" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 119 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_5 : Operation 120 [1/2] (1.29ns)   --->   "%new_patch_load_7 = load i7 %new_patch_addr_7" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 120 'load' 'new_patch_load_7' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%empty_69 = trunc i96 %new_patch_load_7" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 121 'trunc' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_69, i8 %patch_buffer_addr_7" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 122 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_5 : Operation 123 [2/2] (1.29ns)   --->   "%new_patch_load_8 = load i7 %new_patch_addr_8" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 123 'load' 'new_patch_load_8' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_5 : Operation 124 [2/2] (1.29ns)   --->   "%new_patch_load_9 = load i7 %new_patch_addr_9" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 124 'load' 'new_patch_load_9' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 6 <SV = 5> <Delay = 2.59>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%new_patch_addr_10 = getelementptr i96 %new_patch, i64 0, i64 10" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 125 'getelementptr' 'new_patch_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%new_patch_addr_11 = getelementptr i96 %new_patch, i64 0, i64 11" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 126 'getelementptr' 'new_patch_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%or_ln25_7 = or i8 %add_ln25, i8 8" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 127 'or' 'or_ln25_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln25_9 = zext i8 %or_ln25_7" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 128 'zext' 'zext_ln25_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%patch_buffer_addr_8 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_9" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 129 'getelementptr' 'patch_buffer_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%or_ln25_8 = or i8 %add_ln25, i8 9" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 130 'or' 'or_ln25_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln25_10 = zext i8 %or_ln25_8" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 131 'zext' 'zext_ln25_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%patch_buffer_addr_9 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_10" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 132 'getelementptr' 'patch_buffer_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/2] (1.29ns)   --->   "%new_patch_load_8 = load i7 %new_patch_addr_8" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 133 'load' 'new_patch_load_8' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%empty_70 = trunc i96 %new_patch_load_8" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 134 'trunc' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_70, i8 %patch_buffer_addr_8" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 135 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_6 : Operation 136 [1/2] (1.29ns)   --->   "%new_patch_load_9 = load i7 %new_patch_addr_9" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 136 'load' 'new_patch_load_9' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%empty_71 = trunc i96 %new_patch_load_9" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 137 'trunc' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_71, i8 %patch_buffer_addr_9" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 138 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_6 : Operation 139 [2/2] (1.29ns)   --->   "%new_patch_load_10 = load i7 %new_patch_addr_10" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 139 'load' 'new_patch_load_10' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_6 : Operation 140 [2/2] (1.29ns)   --->   "%new_patch_load_11 = load i7 %new_patch_addr_11" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 140 'load' 'new_patch_load_11' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 7 <SV = 6> <Delay = 2.59>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%new_patch_addr_12 = getelementptr i96 %new_patch, i64 0, i64 12" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 141 'getelementptr' 'new_patch_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%new_patch_addr_13 = getelementptr i96 %new_patch, i64 0, i64 13" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 142 'getelementptr' 'new_patch_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%or_ln25_9 = or i8 %add_ln25, i8 10" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 143 'or' 'or_ln25_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln25_11 = zext i8 %or_ln25_9" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 144 'zext' 'zext_ln25_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%patch_buffer_addr_10 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_11" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 145 'getelementptr' 'patch_buffer_addr_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%or_ln25_10 = or i8 %add_ln25, i8 11" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 146 'or' 'or_ln25_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln25_12 = zext i8 %or_ln25_10" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 147 'zext' 'zext_ln25_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%patch_buffer_addr_11 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_12" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 148 'getelementptr' 'patch_buffer_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/2] (1.29ns)   --->   "%new_patch_load_10 = load i7 %new_patch_addr_10" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 149 'load' 'new_patch_load_10' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%empty_72 = trunc i96 %new_patch_load_10" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 150 'trunc' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_72, i8 %patch_buffer_addr_10" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 151 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_7 : Operation 152 [1/2] (1.29ns)   --->   "%new_patch_load_11 = load i7 %new_patch_addr_11" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 152 'load' 'new_patch_load_11' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%empty_73 = trunc i96 %new_patch_load_11" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 153 'trunc' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_73, i8 %patch_buffer_addr_11" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 154 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_7 : Operation 155 [2/2] (1.29ns)   --->   "%new_patch_load_12 = load i7 %new_patch_addr_12" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 155 'load' 'new_patch_load_12' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_7 : Operation 156 [2/2] (1.29ns)   --->   "%new_patch_load_13 = load i7 %new_patch_addr_13" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 156 'load' 'new_patch_load_13' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 8 <SV = 7> <Delay = 2.59>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%new_patch_addr_14 = getelementptr i96 %new_patch, i64 0, i64 14" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 157 'getelementptr' 'new_patch_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%new_patch_addr_15 = getelementptr i96 %new_patch, i64 0, i64 15" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 158 'getelementptr' 'new_patch_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%or_ln25_11 = or i8 %add_ln25, i8 12" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 159 'or' 'or_ln25_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln25_13 = zext i8 %or_ln25_11" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 160 'zext' 'zext_ln25_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%patch_buffer_addr_12 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_13" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 161 'getelementptr' 'patch_buffer_addr_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%or_ln25_12 = or i8 %add_ln25, i8 13" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 162 'or' 'or_ln25_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln25_14 = zext i8 %or_ln25_12" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 163 'zext' 'zext_ln25_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%patch_buffer_addr_13 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_14" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 164 'getelementptr' 'patch_buffer_addr_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/2] (1.29ns)   --->   "%new_patch_load_12 = load i7 %new_patch_addr_12" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 165 'load' 'new_patch_load_12' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%empty_74 = trunc i96 %new_patch_load_12" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 166 'trunc' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_74, i8 %patch_buffer_addr_12" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 167 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_8 : Operation 168 [1/2] (1.29ns)   --->   "%new_patch_load_13 = load i7 %new_patch_addr_13" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 168 'load' 'new_patch_load_13' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%empty_75 = trunc i96 %new_patch_load_13" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 169 'trunc' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_75, i8 %patch_buffer_addr_13" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 170 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_8 : Operation 171 [2/2] (1.29ns)   --->   "%new_patch_load_14 = load i7 %new_patch_addr_14" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 171 'load' 'new_patch_load_14' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_8 : Operation 172 [2/2] (1.29ns)   --->   "%new_patch_load_15 = load i7 %new_patch_addr_15" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 172 'load' 'new_patch_load_15' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 9 <SV = 8> <Delay = 2.59>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%new_patch_addr_16 = getelementptr i96 %new_patch, i64 0, i64 16" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 173 'getelementptr' 'new_patch_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%new_patch_addr_17 = getelementptr i96 %new_patch, i64 0, i64 17" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 174 'getelementptr' 'new_patch_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%or_ln25_13 = or i8 %add_ln25, i8 14" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 175 'or' 'or_ln25_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln25_15 = zext i8 %or_ln25_13" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 176 'zext' 'zext_ln25_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%patch_buffer_addr_14 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_15" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 177 'getelementptr' 'patch_buffer_addr_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%or_ln25_14 = or i8 %add_ln25, i8 15" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 178 'or' 'or_ln25_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln25_16 = zext i8 %or_ln25_14" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 179 'zext' 'zext_ln25_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%patch_buffer_addr_15 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_16" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 180 'getelementptr' 'patch_buffer_addr_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 181 [1/2] (1.29ns)   --->   "%new_patch_load_14 = load i7 %new_patch_addr_14" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 181 'load' 'new_patch_load_14' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%empty_76 = trunc i96 %new_patch_load_14" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 182 'trunc' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_76, i8 %patch_buffer_addr_14" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 183 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_9 : Operation 184 [1/2] (1.29ns)   --->   "%new_patch_load_15 = load i7 %new_patch_addr_15" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 184 'load' 'new_patch_load_15' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%empty_77 = trunc i96 %new_patch_load_15" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 185 'trunc' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_77, i8 %patch_buffer_addr_15" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 186 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_9 : Operation 187 [2/2] (1.29ns)   --->   "%new_patch_load_16 = load i7 %new_patch_addr_16" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 187 'load' 'new_patch_load_16' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_9 : Operation 188 [2/2] (1.29ns)   --->   "%new_patch_load_17 = load i7 %new_patch_addr_17" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 188 'load' 'new_patch_load_17' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 10 <SV = 9> <Delay = 2.59>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%new_patch_addr_18 = getelementptr i96 %new_patch, i64 0, i64 18" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 189 'getelementptr' 'new_patch_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%new_patch_addr_19 = getelementptr i96 %new_patch, i64 0, i64 19" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 190 'getelementptr' 'new_patch_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (0.87ns)   --->   "%add_ln25_1 = add i8 %add_ln25, i8 16" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 191 'add' 'add_ln25_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln25_17 = zext i8 %add_ln25_1" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 192 'zext' 'zext_ln25_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%patch_buffer_addr_16 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_17" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 193 'getelementptr' 'patch_buffer_addr_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (0.87ns)   --->   "%add_ln25_2 = add i8 %add_ln25, i8 17" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 194 'add' 'add_ln25_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln25_18 = zext i8 %add_ln25_2" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 195 'zext' 'zext_ln25_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "%patch_buffer_addr_17 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_18" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 196 'getelementptr' 'patch_buffer_addr_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 197 [1/2] (1.29ns)   --->   "%new_patch_load_16 = load i7 %new_patch_addr_16" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 197 'load' 'new_patch_load_16' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%empty_78 = trunc i96 %new_patch_load_16" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 198 'trunc' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_78, i8 %patch_buffer_addr_16" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 199 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_10 : Operation 200 [1/2] (1.29ns)   --->   "%new_patch_load_17 = load i7 %new_patch_addr_17" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 200 'load' 'new_patch_load_17' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%empty_79 = trunc i96 %new_patch_load_17" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 201 'trunc' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_79, i8 %patch_buffer_addr_17" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 202 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_10 : Operation 203 [2/2] (1.29ns)   --->   "%new_patch_load_18 = load i7 %new_patch_addr_18" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 203 'load' 'new_patch_load_18' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_10 : Operation 204 [2/2] (1.29ns)   --->   "%new_patch_load_19 = load i7 %new_patch_addr_19" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 204 'load' 'new_patch_load_19' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 11 <SV = 10> <Delay = 2.59>
ST_11 : Operation 205 [1/1] (0.00ns)   --->   "%new_patch_addr_20 = getelementptr i96 %new_patch, i64 0, i64 20" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 205 'getelementptr' 'new_patch_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "%new_patch_addr_21 = getelementptr i96 %new_patch, i64 0, i64 21" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 206 'getelementptr' 'new_patch_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (0.87ns)   --->   "%add_ln25_3 = add i8 %add_ln25, i8 18" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 207 'add' 'add_ln25_3' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln25_19 = zext i8 %add_ln25_3" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 208 'zext' 'zext_ln25_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%patch_buffer_addr_18 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_19" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 209 'getelementptr' 'patch_buffer_addr_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (0.87ns)   --->   "%add_ln25_4 = add i8 %add_ln25, i8 19" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 210 'add' 'add_ln25_4' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln25_20 = zext i8 %add_ln25_4" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 211 'zext' 'zext_ln25_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%patch_buffer_addr_19 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_20" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 212 'getelementptr' 'patch_buffer_addr_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 213 [1/2] (1.29ns)   --->   "%new_patch_load_18 = load i7 %new_patch_addr_18" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 213 'load' 'new_patch_load_18' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%empty_80 = trunc i96 %new_patch_load_18" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 214 'trunc' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 215 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_80, i8 %patch_buffer_addr_18" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 215 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_11 : Operation 216 [1/2] (1.29ns)   --->   "%new_patch_load_19 = load i7 %new_patch_addr_19" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 216 'load' 'new_patch_load_19' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%empty_81 = trunc i96 %new_patch_load_19" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 217 'trunc' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 218 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_81, i8 %patch_buffer_addr_19" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 218 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_11 : Operation 219 [2/2] (1.29ns)   --->   "%new_patch_load_20 = load i7 %new_patch_addr_20" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 219 'load' 'new_patch_load_20' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_11 : Operation 220 [2/2] (1.29ns)   --->   "%new_patch_load_21 = load i7 %new_patch_addr_21" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 220 'load' 'new_patch_load_21' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 12 <SV = 11> <Delay = 2.59>
ST_12 : Operation 221 [1/1] (0.00ns)   --->   "%new_patch_addr_22 = getelementptr i96 %new_patch, i64 0, i64 22" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 221 'getelementptr' 'new_patch_addr_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 222 [1/1] (0.00ns)   --->   "%new_patch_addr_23 = getelementptr i96 %new_patch, i64 0, i64 23" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 222 'getelementptr' 'new_patch_addr_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 223 [1/1] (0.87ns)   --->   "%add_ln25_5 = add i8 %add_ln25, i8 20" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 223 'add' 'add_ln25_5' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln25_21 = zext i8 %add_ln25_5" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 224 'zext' 'zext_ln25_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 225 [1/1] (0.00ns)   --->   "%patch_buffer_addr_20 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_21" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 225 'getelementptr' 'patch_buffer_addr_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 226 [1/1] (0.87ns)   --->   "%add_ln25_6 = add i8 %add_ln25, i8 21" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 226 'add' 'add_ln25_6' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln25_22 = zext i8 %add_ln25_6" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 227 'zext' 'zext_ln25_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "%patch_buffer_addr_21 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_22" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 228 'getelementptr' 'patch_buffer_addr_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 229 [1/2] (1.29ns)   --->   "%new_patch_load_20 = load i7 %new_patch_addr_20" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 229 'load' 'new_patch_load_20' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_12 : Operation 230 [1/1] (0.00ns)   --->   "%empty_82 = trunc i96 %new_patch_load_20" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 230 'trunc' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 231 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_82, i8 %patch_buffer_addr_20" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 231 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_12 : Operation 232 [1/2] (1.29ns)   --->   "%new_patch_load_21 = load i7 %new_patch_addr_21" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 232 'load' 'new_patch_load_21' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "%empty_83 = trunc i96 %new_patch_load_21" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 233 'trunc' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 234 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_83, i8 %patch_buffer_addr_21" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 234 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_12 : Operation 235 [2/2] (1.29ns)   --->   "%new_patch_load_22 = load i7 %new_patch_addr_22" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 235 'load' 'new_patch_load_22' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_12 : Operation 236 [2/2] (1.29ns)   --->   "%new_patch_load_23 = load i7 %new_patch_addr_23" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 236 'load' 'new_patch_load_23' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 13 <SV = 12> <Delay = 2.59>
ST_13 : Operation 237 [1/1] (0.00ns)   --->   "%new_patch_addr_24 = getelementptr i96 %new_patch, i64 0, i64 24" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 237 'getelementptr' 'new_patch_addr_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 238 [1/1] (0.00ns)   --->   "%new_patch_addr_25 = getelementptr i96 %new_patch, i64 0, i64 25" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 238 'getelementptr' 'new_patch_addr_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 239 [1/1] (0.87ns)   --->   "%add_ln25_7 = add i8 %add_ln25, i8 22" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 239 'add' 'add_ln25_7' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln25_23 = zext i8 %add_ln25_7" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 240 'zext' 'zext_ln25_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 241 [1/1] (0.00ns)   --->   "%patch_buffer_addr_22 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_23" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 241 'getelementptr' 'patch_buffer_addr_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 242 [1/1] (0.87ns)   --->   "%add_ln25_8 = add i8 %add_ln25, i8 23" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 242 'add' 'add_ln25_8' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln25_24 = zext i8 %add_ln25_8" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 243 'zext' 'zext_ln25_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 244 [1/1] (0.00ns)   --->   "%patch_buffer_addr_23 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_24" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 244 'getelementptr' 'patch_buffer_addr_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 245 [1/2] (1.29ns)   --->   "%new_patch_load_22 = load i7 %new_patch_addr_22" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 245 'load' 'new_patch_load_22' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_13 : Operation 246 [1/1] (0.00ns)   --->   "%empty_84 = trunc i96 %new_patch_load_22" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 246 'trunc' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 247 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_84, i8 %patch_buffer_addr_22" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 247 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_13 : Operation 248 [1/2] (1.29ns)   --->   "%new_patch_load_23 = load i7 %new_patch_addr_23" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 248 'load' 'new_patch_load_23' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_13 : Operation 249 [1/1] (0.00ns)   --->   "%empty_85 = trunc i96 %new_patch_load_23" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 249 'trunc' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 250 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_85, i8 %patch_buffer_addr_23" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 250 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_13 : Operation 251 [2/2] (1.29ns)   --->   "%new_patch_load_24 = load i7 %new_patch_addr_24" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 251 'load' 'new_patch_load_24' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_13 : Operation 252 [2/2] (1.29ns)   --->   "%new_patch_load_25 = load i7 %new_patch_addr_25" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 252 'load' 'new_patch_load_25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 14 <SV = 13> <Delay = 2.59>
ST_14 : Operation 253 [1/1] (0.00ns)   --->   "%new_patch_addr_26 = getelementptr i96 %new_patch, i64 0, i64 26" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 253 'getelementptr' 'new_patch_addr_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 254 [1/1] (0.00ns)   --->   "%new_patch_addr_27 = getelementptr i96 %new_patch, i64 0, i64 27" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 254 'getelementptr' 'new_patch_addr_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 255 [1/1] (0.87ns)   --->   "%add_ln25_9 = add i8 %add_ln25, i8 24" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 255 'add' 'add_ln25_9' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln25_25 = zext i8 %add_ln25_9" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 256 'zext' 'zext_ln25_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 257 [1/1] (0.00ns)   --->   "%patch_buffer_addr_24 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_25" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 257 'getelementptr' 'patch_buffer_addr_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 258 [1/1] (0.87ns)   --->   "%add_ln25_10 = add i8 %add_ln25, i8 25" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 258 'add' 'add_ln25_10' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln25_26 = zext i8 %add_ln25_10" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 259 'zext' 'zext_ln25_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 260 [1/1] (0.00ns)   --->   "%patch_buffer_addr_25 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_26" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 260 'getelementptr' 'patch_buffer_addr_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 261 [1/2] (1.29ns)   --->   "%new_patch_load_24 = load i7 %new_patch_addr_24" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 261 'load' 'new_patch_load_24' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_14 : Operation 262 [1/1] (0.00ns)   --->   "%empty_86 = trunc i96 %new_patch_load_24" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 262 'trunc' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 263 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_86, i8 %patch_buffer_addr_24" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 263 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_14 : Operation 264 [1/2] (1.29ns)   --->   "%new_patch_load_25 = load i7 %new_patch_addr_25" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 264 'load' 'new_patch_load_25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_14 : Operation 265 [1/1] (0.00ns)   --->   "%empty_87 = trunc i96 %new_patch_load_25" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 265 'trunc' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 266 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_87, i8 %patch_buffer_addr_25" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 266 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_14 : Operation 267 [2/2] (1.29ns)   --->   "%new_patch_load_26 = load i7 %new_patch_addr_26" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 267 'load' 'new_patch_load_26' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_14 : Operation 268 [2/2] (1.29ns)   --->   "%new_patch_load_27 = load i7 %new_patch_addr_27" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 268 'load' 'new_patch_load_27' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 15 <SV = 14> <Delay = 2.59>
ST_15 : Operation 269 [1/1] (0.00ns)   --->   "%new_patch_addr_28 = getelementptr i96 %new_patch, i64 0, i64 28" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 269 'getelementptr' 'new_patch_addr_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 270 [1/1] (0.00ns)   --->   "%new_patch_addr_29 = getelementptr i96 %new_patch, i64 0, i64 29" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 270 'getelementptr' 'new_patch_addr_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 271 [1/1] (0.87ns)   --->   "%add_ln25_11 = add i8 %add_ln25, i8 26" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 271 'add' 'add_ln25_11' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln25_27 = zext i8 %add_ln25_11" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 272 'zext' 'zext_ln25_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 273 [1/1] (0.00ns)   --->   "%patch_buffer_addr_26 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_27" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 273 'getelementptr' 'patch_buffer_addr_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 274 [1/1] (0.87ns)   --->   "%add_ln25_12 = add i8 %add_ln25, i8 27" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 274 'add' 'add_ln25_12' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln25_28 = zext i8 %add_ln25_12" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 275 'zext' 'zext_ln25_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 276 [1/1] (0.00ns)   --->   "%patch_buffer_addr_27 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_28" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 276 'getelementptr' 'patch_buffer_addr_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 277 [1/2] (1.29ns)   --->   "%new_patch_load_26 = load i7 %new_patch_addr_26" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 277 'load' 'new_patch_load_26' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_15 : Operation 278 [1/1] (0.00ns)   --->   "%empty_88 = trunc i96 %new_patch_load_26" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 278 'trunc' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 279 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_88, i8 %patch_buffer_addr_26" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 279 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_15 : Operation 280 [1/2] (1.29ns)   --->   "%new_patch_load_27 = load i7 %new_patch_addr_27" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 280 'load' 'new_patch_load_27' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_15 : Operation 281 [1/1] (0.00ns)   --->   "%empty_89 = trunc i96 %new_patch_load_27" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 281 'trunc' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 282 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_89, i8 %patch_buffer_addr_27" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 282 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_15 : Operation 283 [2/2] (1.29ns)   --->   "%new_patch_load_28 = load i7 %new_patch_addr_28" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 283 'load' 'new_patch_load_28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_15 : Operation 284 [2/2] (1.29ns)   --->   "%new_patch_load_29 = load i7 %new_patch_addr_29" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 284 'load' 'new_patch_load_29' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 16 <SV = 15> <Delay = 2.59>
ST_16 : Operation 285 [1/1] (0.00ns)   --->   "%new_patch_addr_30 = getelementptr i96 %new_patch, i64 0, i64 30" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 285 'getelementptr' 'new_patch_addr_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 286 [1/1] (0.00ns)   --->   "%new_patch_addr_31 = getelementptr i96 %new_patch, i64 0, i64 31" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 286 'getelementptr' 'new_patch_addr_31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 287 [1/1] (0.87ns)   --->   "%add_ln25_13 = add i8 %add_ln25, i8 28" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 287 'add' 'add_ln25_13' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln25_29 = zext i8 %add_ln25_13" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 288 'zext' 'zext_ln25_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 289 [1/1] (0.00ns)   --->   "%patch_buffer_addr_28 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_29" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 289 'getelementptr' 'patch_buffer_addr_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 290 [1/1] (0.87ns)   --->   "%add_ln25_14 = add i8 %add_ln25, i8 29" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 290 'add' 'add_ln25_14' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln25_30 = zext i8 %add_ln25_14" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 291 'zext' 'zext_ln25_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 292 [1/1] (0.00ns)   --->   "%patch_buffer_addr_29 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_30" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 292 'getelementptr' 'patch_buffer_addr_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 293 [1/2] (1.29ns)   --->   "%new_patch_load_28 = load i7 %new_patch_addr_28" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 293 'load' 'new_patch_load_28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_16 : Operation 294 [1/1] (0.00ns)   --->   "%empty_90 = trunc i96 %new_patch_load_28" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 294 'trunc' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 295 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_90, i8 %patch_buffer_addr_28" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 295 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_16 : Operation 296 [1/2] (1.29ns)   --->   "%new_patch_load_29 = load i7 %new_patch_addr_29" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 296 'load' 'new_patch_load_29' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_16 : Operation 297 [1/1] (0.00ns)   --->   "%empty_91 = trunc i96 %new_patch_load_29" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 297 'trunc' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 298 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_91, i8 %patch_buffer_addr_29" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 298 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_16 : Operation 299 [2/2] (1.29ns)   --->   "%new_patch_load_30 = load i7 %new_patch_addr_30" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 299 'load' 'new_patch_load_30' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_16 : Operation 300 [2/2] (1.29ns)   --->   "%new_patch_load_31 = load i7 %new_patch_addr_31" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 300 'load' 'new_patch_load_31' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 17 <SV = 16> <Delay = 2.59>
ST_17 : Operation 301 [1/1] (0.00ns)   --->   "%new_patch_addr_32 = getelementptr i96 %new_patch, i64 0, i64 32" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 301 'getelementptr' 'new_patch_addr_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 302 [1/1] (0.00ns)   --->   "%new_patch_addr_33 = getelementptr i96 %new_patch, i64 0, i64 33" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 302 'getelementptr' 'new_patch_addr_33' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 303 [1/1] (0.87ns)   --->   "%add_ln25_15 = add i8 %add_ln25, i8 30" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 303 'add' 'add_ln25_15' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln25_31 = zext i8 %add_ln25_15" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 304 'zext' 'zext_ln25_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 305 [1/1] (0.00ns)   --->   "%patch_buffer_addr_30 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_31" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 305 'getelementptr' 'patch_buffer_addr_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 306 [1/1] (0.87ns)   --->   "%add_ln25_16 = add i8 %add_ln25, i8 31" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 306 'add' 'add_ln25_16' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln25_32 = zext i8 %add_ln25_16" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 307 'zext' 'zext_ln25_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 308 [1/1] (0.00ns)   --->   "%patch_buffer_addr_31 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_32" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 308 'getelementptr' 'patch_buffer_addr_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 309 [1/2] (1.29ns)   --->   "%new_patch_load_30 = load i7 %new_patch_addr_30" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 309 'load' 'new_patch_load_30' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_17 : Operation 310 [1/1] (0.00ns)   --->   "%empty_92 = trunc i96 %new_patch_load_30" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 310 'trunc' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 311 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_92, i8 %patch_buffer_addr_30" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 311 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_17 : Operation 312 [1/2] (1.29ns)   --->   "%new_patch_load_31 = load i7 %new_patch_addr_31" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 312 'load' 'new_patch_load_31' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_17 : Operation 313 [1/1] (0.00ns)   --->   "%empty_93 = trunc i96 %new_patch_load_31" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 313 'trunc' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 314 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_93, i8 %patch_buffer_addr_31" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 314 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_17 : Operation 315 [2/2] (1.29ns)   --->   "%new_patch_load_32 = load i7 %new_patch_addr_32" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 315 'load' 'new_patch_load_32' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_17 : Operation 316 [2/2] (1.29ns)   --->   "%new_patch_load_33 = load i7 %new_patch_addr_33" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 316 'load' 'new_patch_load_33' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 18 <SV = 17> <Delay = 2.59>
ST_18 : Operation 317 [1/1] (0.00ns)   --->   "%new_patch_addr_34 = getelementptr i96 %new_patch, i64 0, i64 34" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 317 'getelementptr' 'new_patch_addr_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 318 [1/1] (0.00ns)   --->   "%new_patch_addr_35 = getelementptr i96 %new_patch, i64 0, i64 35" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 318 'getelementptr' 'new_patch_addr_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 319 [1/1] (0.87ns)   --->   "%add_ln25_17 = add i8 %add_ln25, i8 32" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 319 'add' 'add_ln25_17' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln25_33 = zext i8 %add_ln25_17" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 320 'zext' 'zext_ln25_33' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 321 [1/1] (0.00ns)   --->   "%patch_buffer_addr_32 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_33" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 321 'getelementptr' 'patch_buffer_addr_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 322 [1/1] (0.87ns)   --->   "%add_ln25_18 = add i8 %add_ln25, i8 33" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 322 'add' 'add_ln25_18' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln25_34 = zext i8 %add_ln25_18" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 323 'zext' 'zext_ln25_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 324 [1/1] (0.00ns)   --->   "%patch_buffer_addr_33 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_34" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 324 'getelementptr' 'patch_buffer_addr_33' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 325 [1/2] (1.29ns)   --->   "%new_patch_load_32 = load i7 %new_patch_addr_32" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 325 'load' 'new_patch_load_32' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_18 : Operation 326 [1/1] (0.00ns)   --->   "%empty_94 = trunc i96 %new_patch_load_32" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 326 'trunc' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 327 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_94, i8 %patch_buffer_addr_32" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 327 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_18 : Operation 328 [1/2] (1.29ns)   --->   "%new_patch_load_33 = load i7 %new_patch_addr_33" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 328 'load' 'new_patch_load_33' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_18 : Operation 329 [1/1] (0.00ns)   --->   "%empty_95 = trunc i96 %new_patch_load_33" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 329 'trunc' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 330 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_95, i8 %patch_buffer_addr_33" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 330 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_18 : Operation 331 [2/2] (1.29ns)   --->   "%new_patch_load_34 = load i7 %new_patch_addr_34" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 331 'load' 'new_patch_load_34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_18 : Operation 332 [2/2] (1.29ns)   --->   "%new_patch_load_35 = load i7 %new_patch_addr_35" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 332 'load' 'new_patch_load_35' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 19 <SV = 18> <Delay = 2.59>
ST_19 : Operation 333 [1/1] (0.00ns)   --->   "%new_patch_addr_36 = getelementptr i96 %new_patch, i64 0, i64 36" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 333 'getelementptr' 'new_patch_addr_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 334 [1/1] (0.00ns)   --->   "%new_patch_addr_37 = getelementptr i96 %new_patch, i64 0, i64 37" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 334 'getelementptr' 'new_patch_addr_37' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 335 [1/1] (0.87ns)   --->   "%add_ln25_19 = add i8 %add_ln25, i8 34" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 335 'add' 'add_ln25_19' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln25_35 = zext i8 %add_ln25_19" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 336 'zext' 'zext_ln25_35' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 337 [1/1] (0.00ns)   --->   "%patch_buffer_addr_34 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_35" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 337 'getelementptr' 'patch_buffer_addr_34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 338 [1/1] (0.87ns)   --->   "%add_ln25_20 = add i8 %add_ln25, i8 35" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 338 'add' 'add_ln25_20' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln25_36 = zext i8 %add_ln25_20" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 339 'zext' 'zext_ln25_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 340 [1/1] (0.00ns)   --->   "%patch_buffer_addr_35 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_36" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 340 'getelementptr' 'patch_buffer_addr_35' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 341 [1/2] (1.29ns)   --->   "%new_patch_load_34 = load i7 %new_patch_addr_34" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 341 'load' 'new_patch_load_34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_19 : Operation 342 [1/1] (0.00ns)   --->   "%empty_96 = trunc i96 %new_patch_load_34" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 342 'trunc' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 343 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_96, i8 %patch_buffer_addr_34" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 343 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_19 : Operation 344 [1/2] (1.29ns)   --->   "%new_patch_load_35 = load i7 %new_patch_addr_35" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 344 'load' 'new_patch_load_35' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_19 : Operation 345 [1/1] (0.00ns)   --->   "%empty_97 = trunc i96 %new_patch_load_35" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 345 'trunc' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 346 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_97, i8 %patch_buffer_addr_35" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 346 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_19 : Operation 347 [2/2] (1.29ns)   --->   "%new_patch_load_36 = load i7 %new_patch_addr_36" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 347 'load' 'new_patch_load_36' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_19 : Operation 348 [2/2] (1.29ns)   --->   "%new_patch_load_37 = load i7 %new_patch_addr_37" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 348 'load' 'new_patch_load_37' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 20 <SV = 19> <Delay = 2.59>
ST_20 : Operation 349 [1/1] (0.00ns)   --->   "%new_patch_addr_38 = getelementptr i96 %new_patch, i64 0, i64 38" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 349 'getelementptr' 'new_patch_addr_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 350 [1/1] (0.00ns)   --->   "%new_patch_addr_39 = getelementptr i96 %new_patch, i64 0, i64 39" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 350 'getelementptr' 'new_patch_addr_39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 351 [1/1] (0.87ns)   --->   "%add_ln25_21 = add i8 %add_ln25, i8 36" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 351 'add' 'add_ln25_21' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln25_37 = zext i8 %add_ln25_21" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 352 'zext' 'zext_ln25_37' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 353 [1/1] (0.00ns)   --->   "%patch_buffer_addr_36 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_37" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 353 'getelementptr' 'patch_buffer_addr_36' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 354 [1/1] (0.87ns)   --->   "%add_ln25_22 = add i8 %add_ln25, i8 37" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 354 'add' 'add_ln25_22' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln25_38 = zext i8 %add_ln25_22" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 355 'zext' 'zext_ln25_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 356 [1/1] (0.00ns)   --->   "%patch_buffer_addr_37 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_38" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 356 'getelementptr' 'patch_buffer_addr_37' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 357 [1/2] (1.29ns)   --->   "%new_patch_load_36 = load i7 %new_patch_addr_36" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 357 'load' 'new_patch_load_36' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_20 : Operation 358 [1/1] (0.00ns)   --->   "%empty_98 = trunc i96 %new_patch_load_36" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 358 'trunc' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 359 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_98, i8 %patch_buffer_addr_36" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 359 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_20 : Operation 360 [1/2] (1.29ns)   --->   "%new_patch_load_37 = load i7 %new_patch_addr_37" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 360 'load' 'new_patch_load_37' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_20 : Operation 361 [1/1] (0.00ns)   --->   "%empty_99 = trunc i96 %new_patch_load_37" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 361 'trunc' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 362 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_99, i8 %patch_buffer_addr_37" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 362 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_20 : Operation 363 [2/2] (1.29ns)   --->   "%new_patch_load_38 = load i7 %new_patch_addr_38" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 363 'load' 'new_patch_load_38' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_20 : Operation 364 [2/2] (1.29ns)   --->   "%new_patch_load_39 = load i7 %new_patch_addr_39" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 364 'load' 'new_patch_load_39' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 21 <SV = 20> <Delay = 2.59>
ST_21 : Operation 365 [1/1] (0.00ns)   --->   "%new_patch_addr_40 = getelementptr i96 %new_patch, i64 0, i64 40" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 365 'getelementptr' 'new_patch_addr_40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 366 [1/1] (0.00ns)   --->   "%new_patch_addr_41 = getelementptr i96 %new_patch, i64 0, i64 41" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 366 'getelementptr' 'new_patch_addr_41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 367 [1/1] (0.87ns)   --->   "%add_ln25_23 = add i8 %add_ln25, i8 38" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 367 'add' 'add_ln25_23' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln25_39 = zext i8 %add_ln25_23" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 368 'zext' 'zext_ln25_39' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 369 [1/1] (0.00ns)   --->   "%patch_buffer_addr_38 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_39" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 369 'getelementptr' 'patch_buffer_addr_38' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 370 [1/1] (0.87ns)   --->   "%add_ln25_24 = add i8 %add_ln25, i8 39" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 370 'add' 'add_ln25_24' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln25_40 = zext i8 %add_ln25_24" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 371 'zext' 'zext_ln25_40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 372 [1/1] (0.00ns)   --->   "%patch_buffer_addr_39 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_40" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 372 'getelementptr' 'patch_buffer_addr_39' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 373 [1/2] (1.29ns)   --->   "%new_patch_load_38 = load i7 %new_patch_addr_38" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 373 'load' 'new_patch_load_38' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_21 : Operation 374 [1/1] (0.00ns)   --->   "%empty_100 = trunc i96 %new_patch_load_38" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 374 'trunc' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 375 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_100, i8 %patch_buffer_addr_38" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 375 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_21 : Operation 376 [1/2] (1.29ns)   --->   "%new_patch_load_39 = load i7 %new_patch_addr_39" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 376 'load' 'new_patch_load_39' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_21 : Operation 377 [1/1] (0.00ns)   --->   "%empty_101 = trunc i96 %new_patch_load_39" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 377 'trunc' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 378 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_101, i8 %patch_buffer_addr_39" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 378 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_21 : Operation 379 [2/2] (1.29ns)   --->   "%new_patch_load_40 = load i7 %new_patch_addr_40" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 379 'load' 'new_patch_load_40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_21 : Operation 380 [2/2] (1.29ns)   --->   "%new_patch_load_41 = load i7 %new_patch_addr_41" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 380 'load' 'new_patch_load_41' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 22 <SV = 21> <Delay = 2.59>
ST_22 : Operation 381 [1/1] (0.00ns)   --->   "%new_patch_addr_42 = getelementptr i96 %new_patch, i64 0, i64 42" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 381 'getelementptr' 'new_patch_addr_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 382 [1/1] (0.00ns)   --->   "%new_patch_addr_43 = getelementptr i96 %new_patch, i64 0, i64 43" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 382 'getelementptr' 'new_patch_addr_43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 383 [1/1] (0.87ns)   --->   "%add_ln25_25 = add i8 %add_ln25, i8 40" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 383 'add' 'add_ln25_25' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln25_41 = zext i8 %add_ln25_25" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 384 'zext' 'zext_ln25_41' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 385 [1/1] (0.00ns)   --->   "%patch_buffer_addr_40 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_41" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 385 'getelementptr' 'patch_buffer_addr_40' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 386 [1/1] (0.87ns)   --->   "%add_ln25_26 = add i8 %add_ln25, i8 41" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 386 'add' 'add_ln25_26' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln25_42 = zext i8 %add_ln25_26" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 387 'zext' 'zext_ln25_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 388 [1/1] (0.00ns)   --->   "%patch_buffer_addr_41 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_42" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 388 'getelementptr' 'patch_buffer_addr_41' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 389 [1/2] (1.29ns)   --->   "%new_patch_load_40 = load i7 %new_patch_addr_40" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 389 'load' 'new_patch_load_40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_22 : Operation 390 [1/1] (0.00ns)   --->   "%empty_102 = trunc i96 %new_patch_load_40" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 390 'trunc' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 391 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_102, i8 %patch_buffer_addr_40" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 391 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_22 : Operation 392 [1/2] (1.29ns)   --->   "%new_patch_load_41 = load i7 %new_patch_addr_41" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 392 'load' 'new_patch_load_41' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_22 : Operation 393 [1/1] (0.00ns)   --->   "%empty_103 = trunc i96 %new_patch_load_41" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 393 'trunc' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 394 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_103, i8 %patch_buffer_addr_41" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 394 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_22 : Operation 395 [2/2] (1.29ns)   --->   "%new_patch_load_42 = load i7 %new_patch_addr_42" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 395 'load' 'new_patch_load_42' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_22 : Operation 396 [2/2] (1.29ns)   --->   "%new_patch_load_43 = load i7 %new_patch_addr_43" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 396 'load' 'new_patch_load_43' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 23 <SV = 22> <Delay = 2.59>
ST_23 : Operation 397 [1/1] (0.00ns)   --->   "%new_patch_addr_44 = getelementptr i96 %new_patch, i64 0, i64 44" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 397 'getelementptr' 'new_patch_addr_44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 398 [1/1] (0.00ns)   --->   "%new_patch_addr_45 = getelementptr i96 %new_patch, i64 0, i64 45" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 398 'getelementptr' 'new_patch_addr_45' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 399 [1/1] (0.87ns)   --->   "%add_ln25_27 = add i8 %add_ln25, i8 42" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 399 'add' 'add_ln25_27' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln25_43 = zext i8 %add_ln25_27" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 400 'zext' 'zext_ln25_43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 401 [1/1] (0.00ns)   --->   "%patch_buffer_addr_42 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_43" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 401 'getelementptr' 'patch_buffer_addr_42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 402 [1/1] (0.87ns)   --->   "%add_ln25_28 = add i8 %add_ln25, i8 43" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 402 'add' 'add_ln25_28' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln25_44 = zext i8 %add_ln25_28" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 403 'zext' 'zext_ln25_44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 404 [1/1] (0.00ns)   --->   "%patch_buffer_addr_43 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_44" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 404 'getelementptr' 'patch_buffer_addr_43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 405 [1/2] (1.29ns)   --->   "%new_patch_load_42 = load i7 %new_patch_addr_42" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 405 'load' 'new_patch_load_42' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_23 : Operation 406 [1/1] (0.00ns)   --->   "%empty_104 = trunc i96 %new_patch_load_42" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 406 'trunc' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 407 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_104, i8 %patch_buffer_addr_42" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 407 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_23 : Operation 408 [1/2] (1.29ns)   --->   "%new_patch_load_43 = load i7 %new_patch_addr_43" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 408 'load' 'new_patch_load_43' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_23 : Operation 409 [1/1] (0.00ns)   --->   "%empty_105 = trunc i96 %new_patch_load_43" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 409 'trunc' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 410 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_105, i8 %patch_buffer_addr_43" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 410 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_23 : Operation 411 [2/2] (1.29ns)   --->   "%new_patch_load_44 = load i7 %new_patch_addr_44" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 411 'load' 'new_patch_load_44' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_23 : Operation 412 [2/2] (1.29ns)   --->   "%new_patch_load_45 = load i7 %new_patch_addr_45" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 412 'load' 'new_patch_load_45' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 24 <SV = 23> <Delay = 2.59>
ST_24 : Operation 413 [1/1] (0.00ns)   --->   "%new_patch_addr_46 = getelementptr i96 %new_patch, i64 0, i64 46" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 413 'getelementptr' 'new_patch_addr_46' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 414 [1/1] (0.00ns)   --->   "%new_patch_addr_47 = getelementptr i96 %new_patch, i64 0, i64 47" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 414 'getelementptr' 'new_patch_addr_47' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 415 [1/1] (0.87ns)   --->   "%add_ln25_29 = add i8 %add_ln25, i8 44" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 415 'add' 'add_ln25_29' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln25_45 = zext i8 %add_ln25_29" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 416 'zext' 'zext_ln25_45' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 417 [1/1] (0.00ns)   --->   "%patch_buffer_addr_44 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_45" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 417 'getelementptr' 'patch_buffer_addr_44' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 418 [1/1] (0.87ns)   --->   "%add_ln25_30 = add i8 %add_ln25, i8 45" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 418 'add' 'add_ln25_30' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln25_46 = zext i8 %add_ln25_30" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 419 'zext' 'zext_ln25_46' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 420 [1/1] (0.00ns)   --->   "%patch_buffer_addr_45 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_46" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 420 'getelementptr' 'patch_buffer_addr_45' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 421 [1/2] (1.29ns)   --->   "%new_patch_load_44 = load i7 %new_patch_addr_44" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 421 'load' 'new_patch_load_44' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_24 : Operation 422 [1/1] (0.00ns)   --->   "%empty_106 = trunc i96 %new_patch_load_44" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 422 'trunc' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 423 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_106, i8 %patch_buffer_addr_44" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 423 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_24 : Operation 424 [1/2] (1.29ns)   --->   "%new_patch_load_45 = load i7 %new_patch_addr_45" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 424 'load' 'new_patch_load_45' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_24 : Operation 425 [1/1] (0.00ns)   --->   "%empty_107 = trunc i96 %new_patch_load_45" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 425 'trunc' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 426 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_107, i8 %patch_buffer_addr_45" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 426 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_24 : Operation 427 [2/2] (1.29ns)   --->   "%new_patch_load_46 = load i7 %new_patch_addr_46" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 427 'load' 'new_patch_load_46' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_24 : Operation 428 [2/2] (1.29ns)   --->   "%new_patch_load_47 = load i7 %new_patch_addr_47" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 428 'load' 'new_patch_load_47' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 25 <SV = 24> <Delay = 2.59>
ST_25 : Operation 429 [1/1] (0.00ns)   --->   "%new_patch_addr_48 = getelementptr i96 %new_patch, i64 0, i64 48" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 429 'getelementptr' 'new_patch_addr_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 430 [1/1] (0.00ns)   --->   "%new_patch_addr_49 = getelementptr i96 %new_patch, i64 0, i64 49" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 430 'getelementptr' 'new_patch_addr_49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 431 [1/1] (0.87ns)   --->   "%add_ln25_31 = add i8 %add_ln25, i8 46" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 431 'add' 'add_ln25_31' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln25_47 = zext i8 %add_ln25_31" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 432 'zext' 'zext_ln25_47' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 433 [1/1] (0.00ns)   --->   "%patch_buffer_addr_46 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_47" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 433 'getelementptr' 'patch_buffer_addr_46' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 434 [1/1] (0.87ns)   --->   "%add_ln25_32 = add i8 %add_ln25, i8 47" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 434 'add' 'add_ln25_32' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln25_48 = zext i8 %add_ln25_32" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 435 'zext' 'zext_ln25_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 436 [1/1] (0.00ns)   --->   "%patch_buffer_addr_47 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_48" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 436 'getelementptr' 'patch_buffer_addr_47' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 437 [1/2] (1.29ns)   --->   "%new_patch_load_46 = load i7 %new_patch_addr_46" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 437 'load' 'new_patch_load_46' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_25 : Operation 438 [1/1] (0.00ns)   --->   "%empty_108 = trunc i96 %new_patch_load_46" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 438 'trunc' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 439 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_108, i8 %patch_buffer_addr_46" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 439 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_25 : Operation 440 [1/2] (1.29ns)   --->   "%new_patch_load_47 = load i7 %new_patch_addr_47" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 440 'load' 'new_patch_load_47' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_25 : Operation 441 [1/1] (0.00ns)   --->   "%empty_109 = trunc i96 %new_patch_load_47" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 441 'trunc' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 442 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_109, i8 %patch_buffer_addr_47" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 442 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_25 : Operation 443 [2/2] (1.29ns)   --->   "%new_patch_load_48 = load i7 %new_patch_addr_48" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 443 'load' 'new_patch_load_48' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_25 : Operation 444 [2/2] (1.29ns)   --->   "%new_patch_load_49 = load i7 %new_patch_addr_49" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 444 'load' 'new_patch_load_49' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 26 <SV = 25> <Delay = 2.59>
ST_26 : Operation 445 [1/1] (0.00ns)   --->   "%new_patch_addr_50 = getelementptr i96 %new_patch, i64 0, i64 50" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 445 'getelementptr' 'new_patch_addr_50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 446 [1/1] (0.00ns)   --->   "%new_patch_addr_51 = getelementptr i96 %new_patch, i64 0, i64 51" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 446 'getelementptr' 'new_patch_addr_51' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 447 [1/1] (0.87ns)   --->   "%add_ln25_33 = add i8 %add_ln25, i8 48" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 447 'add' 'add_ln25_33' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln25_49 = zext i8 %add_ln25_33" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 448 'zext' 'zext_ln25_49' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 449 [1/1] (0.00ns)   --->   "%patch_buffer_addr_48 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_49" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 449 'getelementptr' 'patch_buffer_addr_48' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 450 [1/1] (0.87ns)   --->   "%add_ln25_34 = add i8 %add_ln25, i8 49" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 450 'add' 'add_ln25_34' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln25_50 = zext i8 %add_ln25_34" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 451 'zext' 'zext_ln25_50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 452 [1/1] (0.00ns)   --->   "%patch_buffer_addr_49 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_50" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 452 'getelementptr' 'patch_buffer_addr_49' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 453 [1/2] (1.29ns)   --->   "%new_patch_load_48 = load i7 %new_patch_addr_48" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 453 'load' 'new_patch_load_48' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_26 : Operation 454 [1/1] (0.00ns)   --->   "%empty_110 = trunc i96 %new_patch_load_48" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 454 'trunc' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 455 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_110, i8 %patch_buffer_addr_48" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 455 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_26 : Operation 456 [1/2] (1.29ns)   --->   "%new_patch_load_49 = load i7 %new_patch_addr_49" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 456 'load' 'new_patch_load_49' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_26 : Operation 457 [1/1] (0.00ns)   --->   "%empty_111 = trunc i96 %new_patch_load_49" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 457 'trunc' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 458 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_111, i8 %patch_buffer_addr_49" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 458 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_26 : Operation 459 [2/2] (1.29ns)   --->   "%new_patch_load_50 = load i7 %new_patch_addr_50" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 459 'load' 'new_patch_load_50' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_26 : Operation 460 [2/2] (1.29ns)   --->   "%new_patch_load_51 = load i7 %new_patch_addr_51" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 460 'load' 'new_patch_load_51' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 27 <SV = 26> <Delay = 2.59>
ST_27 : Operation 461 [1/1] (0.00ns)   --->   "%new_patch_addr_52 = getelementptr i96 %new_patch, i64 0, i64 52" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 461 'getelementptr' 'new_patch_addr_52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 462 [1/1] (0.00ns)   --->   "%new_patch_addr_53 = getelementptr i96 %new_patch, i64 0, i64 53" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 462 'getelementptr' 'new_patch_addr_53' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 463 [1/1] (0.87ns)   --->   "%add_ln25_35 = add i8 %add_ln25, i8 50" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 463 'add' 'add_ln25_35' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln25_51 = zext i8 %add_ln25_35" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 464 'zext' 'zext_ln25_51' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 465 [1/1] (0.00ns)   --->   "%patch_buffer_addr_50 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_51" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 465 'getelementptr' 'patch_buffer_addr_50' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 466 [1/1] (0.87ns)   --->   "%add_ln25_36 = add i8 %add_ln25, i8 51" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 466 'add' 'add_ln25_36' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln25_52 = zext i8 %add_ln25_36" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 467 'zext' 'zext_ln25_52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 468 [1/1] (0.00ns)   --->   "%patch_buffer_addr_51 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_52" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 468 'getelementptr' 'patch_buffer_addr_51' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 469 [1/2] (1.29ns)   --->   "%new_patch_load_50 = load i7 %new_patch_addr_50" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 469 'load' 'new_patch_load_50' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_27 : Operation 470 [1/1] (0.00ns)   --->   "%empty_112 = trunc i96 %new_patch_load_50" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 470 'trunc' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 471 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_112, i8 %patch_buffer_addr_50" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 471 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_27 : Operation 472 [1/2] (1.29ns)   --->   "%new_patch_load_51 = load i7 %new_patch_addr_51" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 472 'load' 'new_patch_load_51' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_27 : Operation 473 [1/1] (0.00ns)   --->   "%empty_113 = trunc i96 %new_patch_load_51" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 473 'trunc' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 474 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_113, i8 %patch_buffer_addr_51" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 474 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_27 : Operation 475 [2/2] (1.29ns)   --->   "%new_patch_load_52 = load i7 %new_patch_addr_52" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 475 'load' 'new_patch_load_52' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_27 : Operation 476 [2/2] (1.29ns)   --->   "%new_patch_load_53 = load i7 %new_patch_addr_53" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 476 'load' 'new_patch_load_53' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 28 <SV = 27> <Delay = 2.59>
ST_28 : Operation 477 [1/1] (0.00ns)   --->   "%new_patch_addr_54 = getelementptr i96 %new_patch, i64 0, i64 54" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 477 'getelementptr' 'new_patch_addr_54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 478 [1/1] (0.00ns)   --->   "%new_patch_addr_55 = getelementptr i96 %new_patch, i64 0, i64 55" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 478 'getelementptr' 'new_patch_addr_55' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 479 [1/1] (0.87ns)   --->   "%add_ln25_37 = add i8 %add_ln25, i8 52" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 479 'add' 'add_ln25_37' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln25_53 = zext i8 %add_ln25_37" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 480 'zext' 'zext_ln25_53' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 481 [1/1] (0.00ns)   --->   "%patch_buffer_addr_52 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_53" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 481 'getelementptr' 'patch_buffer_addr_52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 482 [1/1] (0.87ns)   --->   "%add_ln25_38 = add i8 %add_ln25, i8 53" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 482 'add' 'add_ln25_38' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln25_54 = zext i8 %add_ln25_38" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 483 'zext' 'zext_ln25_54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 484 [1/1] (0.00ns)   --->   "%patch_buffer_addr_53 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_54" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 484 'getelementptr' 'patch_buffer_addr_53' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 485 [1/2] (1.29ns)   --->   "%new_patch_load_52 = load i7 %new_patch_addr_52" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 485 'load' 'new_patch_load_52' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_28 : Operation 486 [1/1] (0.00ns)   --->   "%empty_114 = trunc i96 %new_patch_load_52" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 486 'trunc' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 487 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_114, i8 %patch_buffer_addr_52" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 487 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_28 : Operation 488 [1/2] (1.29ns)   --->   "%new_patch_load_53 = load i7 %new_patch_addr_53" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 488 'load' 'new_patch_load_53' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_28 : Operation 489 [1/1] (0.00ns)   --->   "%empty_115 = trunc i96 %new_patch_load_53" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 489 'trunc' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 490 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_115, i8 %patch_buffer_addr_53" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 490 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_28 : Operation 491 [2/2] (1.29ns)   --->   "%new_patch_load_54 = load i7 %new_patch_addr_54" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 491 'load' 'new_patch_load_54' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_28 : Operation 492 [2/2] (1.29ns)   --->   "%new_patch_load_55 = load i7 %new_patch_addr_55" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 492 'load' 'new_patch_load_55' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 29 <SV = 28> <Delay = 2.59>
ST_29 : Operation 493 [1/1] (0.00ns)   --->   "%new_patch_addr_56 = getelementptr i96 %new_patch, i64 0, i64 56" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 493 'getelementptr' 'new_patch_addr_56' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 494 [1/1] (0.00ns)   --->   "%new_patch_addr_57 = getelementptr i96 %new_patch, i64 0, i64 57" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 494 'getelementptr' 'new_patch_addr_57' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 495 [1/1] (0.87ns)   --->   "%add_ln25_39 = add i8 %add_ln25, i8 54" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 495 'add' 'add_ln25_39' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln25_55 = zext i8 %add_ln25_39" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 496 'zext' 'zext_ln25_55' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 497 [1/1] (0.00ns)   --->   "%patch_buffer_addr_54 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_55" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 497 'getelementptr' 'patch_buffer_addr_54' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 498 [1/1] (0.87ns)   --->   "%add_ln25_40 = add i8 %add_ln25, i8 55" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 498 'add' 'add_ln25_40' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln25_56 = zext i8 %add_ln25_40" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 499 'zext' 'zext_ln25_56' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 500 [1/1] (0.00ns)   --->   "%patch_buffer_addr_55 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_56" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 500 'getelementptr' 'patch_buffer_addr_55' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 501 [1/2] (1.29ns)   --->   "%new_patch_load_54 = load i7 %new_patch_addr_54" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 501 'load' 'new_patch_load_54' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_29 : Operation 502 [1/1] (0.00ns)   --->   "%empty_116 = trunc i96 %new_patch_load_54" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 502 'trunc' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 503 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_116, i8 %patch_buffer_addr_54" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 503 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_29 : Operation 504 [1/2] (1.29ns)   --->   "%new_patch_load_55 = load i7 %new_patch_addr_55" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 504 'load' 'new_patch_load_55' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_29 : Operation 505 [1/1] (0.00ns)   --->   "%empty_117 = trunc i96 %new_patch_load_55" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 505 'trunc' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 506 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_117, i8 %patch_buffer_addr_55" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 506 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_29 : Operation 507 [2/2] (1.29ns)   --->   "%new_patch_load_56 = load i7 %new_patch_addr_56" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 507 'load' 'new_patch_load_56' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_29 : Operation 508 [2/2] (1.29ns)   --->   "%new_patch_load_57 = load i7 %new_patch_addr_57" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 508 'load' 'new_patch_load_57' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 30 <SV = 29> <Delay = 2.59>
ST_30 : Operation 509 [1/1] (0.00ns)   --->   "%new_patch_addr_58 = getelementptr i96 %new_patch, i64 0, i64 58" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 509 'getelementptr' 'new_patch_addr_58' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 510 [1/1] (0.00ns)   --->   "%new_patch_addr_59 = getelementptr i96 %new_patch, i64 0, i64 59" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 510 'getelementptr' 'new_patch_addr_59' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 511 [1/1] (0.87ns)   --->   "%add_ln25_41 = add i8 %add_ln25, i8 56" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 511 'add' 'add_ln25_41' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln25_57 = zext i8 %add_ln25_41" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 512 'zext' 'zext_ln25_57' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 513 [1/1] (0.00ns)   --->   "%patch_buffer_addr_56 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_57" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 513 'getelementptr' 'patch_buffer_addr_56' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 514 [1/1] (0.87ns)   --->   "%add_ln25_42 = add i8 %add_ln25, i8 57" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 514 'add' 'add_ln25_42' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln25_58 = zext i8 %add_ln25_42" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 515 'zext' 'zext_ln25_58' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 516 [1/1] (0.00ns)   --->   "%patch_buffer_addr_57 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_58" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 516 'getelementptr' 'patch_buffer_addr_57' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 517 [1/2] (1.29ns)   --->   "%new_patch_load_56 = load i7 %new_patch_addr_56" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 517 'load' 'new_patch_load_56' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_30 : Operation 518 [1/1] (0.00ns)   --->   "%empty_118 = trunc i96 %new_patch_load_56" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 518 'trunc' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 519 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_118, i8 %patch_buffer_addr_56" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 519 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_30 : Operation 520 [1/2] (1.29ns)   --->   "%new_patch_load_57 = load i7 %new_patch_addr_57" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 520 'load' 'new_patch_load_57' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_30 : Operation 521 [1/1] (0.00ns)   --->   "%empty_119 = trunc i96 %new_patch_load_57" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 521 'trunc' 'empty_119' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 522 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_119, i8 %patch_buffer_addr_57" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 522 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_30 : Operation 523 [2/2] (1.29ns)   --->   "%new_patch_load_58 = load i7 %new_patch_addr_58" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 523 'load' 'new_patch_load_58' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_30 : Operation 524 [2/2] (1.29ns)   --->   "%new_patch_load_59 = load i7 %new_patch_addr_59" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 524 'load' 'new_patch_load_59' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 31 <SV = 30> <Delay = 2.59>
ST_31 : Operation 525 [1/1] (0.00ns)   --->   "%new_patch_addr_60 = getelementptr i96 %new_patch, i64 0, i64 60" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 525 'getelementptr' 'new_patch_addr_60' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 526 [1/1] (0.00ns)   --->   "%new_patch_addr_61 = getelementptr i96 %new_patch, i64 0, i64 61" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 526 'getelementptr' 'new_patch_addr_61' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 527 [1/1] (0.87ns)   --->   "%add_ln25_43 = add i8 %add_ln25, i8 58" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 527 'add' 'add_ln25_43' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln25_59 = zext i8 %add_ln25_43" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 528 'zext' 'zext_ln25_59' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 529 [1/1] (0.00ns)   --->   "%patch_buffer_addr_58 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_59" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 529 'getelementptr' 'patch_buffer_addr_58' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 530 [1/1] (0.87ns)   --->   "%add_ln25_44 = add i8 %add_ln25, i8 59" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 530 'add' 'add_ln25_44' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln25_60 = zext i8 %add_ln25_44" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 531 'zext' 'zext_ln25_60' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 532 [1/1] (0.00ns)   --->   "%patch_buffer_addr_59 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_60" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 532 'getelementptr' 'patch_buffer_addr_59' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 533 [1/2] (1.29ns)   --->   "%new_patch_load_58 = load i7 %new_patch_addr_58" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 533 'load' 'new_patch_load_58' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_31 : Operation 534 [1/1] (0.00ns)   --->   "%empty_120 = trunc i96 %new_patch_load_58" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 534 'trunc' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 535 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_120, i8 %patch_buffer_addr_58" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 535 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_31 : Operation 536 [1/2] (1.29ns)   --->   "%new_patch_load_59 = load i7 %new_patch_addr_59" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 536 'load' 'new_patch_load_59' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_31 : Operation 537 [1/1] (0.00ns)   --->   "%empty_121 = trunc i96 %new_patch_load_59" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 537 'trunc' 'empty_121' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 538 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_121, i8 %patch_buffer_addr_59" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 538 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_31 : Operation 539 [2/2] (1.29ns)   --->   "%new_patch_load_60 = load i7 %new_patch_addr_60" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 539 'load' 'new_patch_load_60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_31 : Operation 540 [2/2] (1.29ns)   --->   "%new_patch_load_61 = load i7 %new_patch_addr_61" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 540 'load' 'new_patch_load_61' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 32 <SV = 31> <Delay = 2.59>
ST_32 : Operation 541 [1/1] (0.00ns)   --->   "%new_patch_addr_62 = getelementptr i96 %new_patch, i64 0, i64 62" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 541 'getelementptr' 'new_patch_addr_62' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 542 [1/1] (0.00ns)   --->   "%new_patch_addr_63 = getelementptr i96 %new_patch, i64 0, i64 63" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 542 'getelementptr' 'new_patch_addr_63' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 543 [1/1] (0.87ns)   --->   "%add_ln25_45 = add i8 %add_ln25, i8 60" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 543 'add' 'add_ln25_45' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 544 [1/1] (0.00ns)   --->   "%zext_ln25_61 = zext i8 %add_ln25_45" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 544 'zext' 'zext_ln25_61' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 545 [1/1] (0.00ns)   --->   "%patch_buffer_addr_60 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_61" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 545 'getelementptr' 'patch_buffer_addr_60' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 546 [1/1] (0.87ns)   --->   "%add_ln25_46 = add i8 %add_ln25, i8 61" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 546 'add' 'add_ln25_46' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln25_62 = zext i8 %add_ln25_46" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 547 'zext' 'zext_ln25_62' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 548 [1/1] (0.00ns)   --->   "%patch_buffer_addr_61 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_62" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 548 'getelementptr' 'patch_buffer_addr_61' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 549 [1/2] (1.29ns)   --->   "%new_patch_load_60 = load i7 %new_patch_addr_60" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 549 'load' 'new_patch_load_60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_32 : Operation 550 [1/1] (0.00ns)   --->   "%empty_122 = trunc i96 %new_patch_load_60" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 550 'trunc' 'empty_122' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 551 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_122, i8 %patch_buffer_addr_60" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 551 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_32 : Operation 552 [1/2] (1.29ns)   --->   "%new_patch_load_61 = load i7 %new_patch_addr_61" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 552 'load' 'new_patch_load_61' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_32 : Operation 553 [1/1] (0.00ns)   --->   "%empty_123 = trunc i96 %new_patch_load_61" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 553 'trunc' 'empty_123' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 554 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_123, i8 %patch_buffer_addr_61" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 554 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_32 : Operation 555 [2/2] (1.29ns)   --->   "%new_patch_load_62 = load i7 %new_patch_addr_62" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 555 'load' 'new_patch_load_62' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_32 : Operation 556 [2/2] (1.29ns)   --->   "%new_patch_load_63 = load i7 %new_patch_addr_63" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 556 'load' 'new_patch_load_63' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 33 <SV = 32> <Delay = 2.59>
ST_33 : Operation 557 [1/1] (0.00ns)   --->   "%new_patch_addr_64 = getelementptr i96 %new_patch, i64 0, i64 64" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 557 'getelementptr' 'new_patch_addr_64' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 558 [1/1] (0.00ns)   --->   "%new_patch_addr_65 = getelementptr i96 %new_patch, i64 0, i64 65" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 558 'getelementptr' 'new_patch_addr_65' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 559 [1/1] (0.87ns)   --->   "%add_ln25_47 = add i8 %add_ln25, i8 62" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 559 'add' 'add_ln25_47' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 560 [1/1] (0.00ns)   --->   "%zext_ln25_63 = zext i8 %add_ln25_47" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 560 'zext' 'zext_ln25_63' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 561 [1/1] (0.00ns)   --->   "%patch_buffer_addr_62 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_63" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 561 'getelementptr' 'patch_buffer_addr_62' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 562 [1/1] (0.87ns)   --->   "%add_ln25_48 = add i8 %add_ln25, i8 63" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 562 'add' 'add_ln25_48' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln25_64 = zext i8 %add_ln25_48" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 563 'zext' 'zext_ln25_64' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 564 [1/1] (0.00ns)   --->   "%patch_buffer_addr_63 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_64" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 564 'getelementptr' 'patch_buffer_addr_63' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 565 [1/2] (1.29ns)   --->   "%new_patch_load_62 = load i7 %new_patch_addr_62" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 565 'load' 'new_patch_load_62' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_33 : Operation 566 [1/1] (0.00ns)   --->   "%empty_124 = trunc i96 %new_patch_load_62" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 566 'trunc' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 567 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_124, i8 %patch_buffer_addr_62" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 567 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_33 : Operation 568 [1/2] (1.29ns)   --->   "%new_patch_load_63 = load i7 %new_patch_addr_63" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 568 'load' 'new_patch_load_63' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_33 : Operation 569 [1/1] (0.00ns)   --->   "%empty_125 = trunc i96 %new_patch_load_63" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 569 'trunc' 'empty_125' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 570 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_125, i8 %patch_buffer_addr_63" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 570 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_33 : Operation 571 [2/2] (1.29ns)   --->   "%new_patch_load_64 = load i7 %new_patch_addr_64" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 571 'load' 'new_patch_load_64' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_33 : Operation 572 [2/2] (1.29ns)   --->   "%new_patch_load_65 = load i7 %new_patch_addr_65" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 572 'load' 'new_patch_load_65' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 34 <SV = 33> <Delay = 2.59>
ST_34 : Operation 573 [1/1] (0.00ns)   --->   "%new_patch_addr_66 = getelementptr i96 %new_patch, i64 0, i64 66" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 573 'getelementptr' 'new_patch_addr_66' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 574 [1/1] (0.00ns)   --->   "%new_patch_addr_67 = getelementptr i96 %new_patch, i64 0, i64 67" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 574 'getelementptr' 'new_patch_addr_67' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 575 [1/1] (0.87ns)   --->   "%add_ln25_49 = add i8 %add_ln25, i8 64" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 575 'add' 'add_ln25_49' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln25_65 = zext i8 %add_ln25_49" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 576 'zext' 'zext_ln25_65' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 577 [1/1] (0.00ns)   --->   "%patch_buffer_addr_64 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_65" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 577 'getelementptr' 'patch_buffer_addr_64' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 578 [1/1] (0.87ns)   --->   "%add_ln25_50 = add i8 %add_ln25, i8 65" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 578 'add' 'add_ln25_50' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln25_66 = zext i8 %add_ln25_50" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 579 'zext' 'zext_ln25_66' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 580 [1/1] (0.00ns)   --->   "%patch_buffer_addr_65 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_66" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 580 'getelementptr' 'patch_buffer_addr_65' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 581 [1/2] (1.29ns)   --->   "%new_patch_load_64 = load i7 %new_patch_addr_64" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 581 'load' 'new_patch_load_64' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_34 : Operation 582 [1/1] (0.00ns)   --->   "%empty_126 = trunc i96 %new_patch_load_64" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 582 'trunc' 'empty_126' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 583 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_126, i8 %patch_buffer_addr_64" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 583 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_34 : Operation 584 [1/2] (1.29ns)   --->   "%new_patch_load_65 = load i7 %new_patch_addr_65" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 584 'load' 'new_patch_load_65' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_34 : Operation 585 [1/1] (0.00ns)   --->   "%empty_127 = trunc i96 %new_patch_load_65" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 585 'trunc' 'empty_127' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 586 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_127, i8 %patch_buffer_addr_65" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 586 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_34 : Operation 587 [2/2] (1.29ns)   --->   "%new_patch_load_66 = load i7 %new_patch_addr_66" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 587 'load' 'new_patch_load_66' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_34 : Operation 588 [2/2] (1.29ns)   --->   "%new_patch_load_67 = load i7 %new_patch_addr_67" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 588 'load' 'new_patch_load_67' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 35 <SV = 34> <Delay = 2.59>
ST_35 : Operation 589 [1/1] (0.00ns)   --->   "%new_patch_addr_68 = getelementptr i96 %new_patch, i64 0, i64 68" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 589 'getelementptr' 'new_patch_addr_68' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 590 [1/1] (0.00ns)   --->   "%new_patch_addr_69 = getelementptr i96 %new_patch, i64 0, i64 69" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 590 'getelementptr' 'new_patch_addr_69' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 591 [1/1] (0.87ns)   --->   "%add_ln25_51 = add i8 %add_ln25, i8 66" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 591 'add' 'add_ln25_51' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln25_67 = zext i8 %add_ln25_51" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 592 'zext' 'zext_ln25_67' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 593 [1/1] (0.00ns)   --->   "%patch_buffer_addr_66 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_67" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 593 'getelementptr' 'patch_buffer_addr_66' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 594 [1/1] (0.87ns)   --->   "%add_ln25_52 = add i8 %add_ln25, i8 67" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 594 'add' 'add_ln25_52' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln25_68 = zext i8 %add_ln25_52" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 595 'zext' 'zext_ln25_68' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 596 [1/1] (0.00ns)   --->   "%patch_buffer_addr_67 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_68" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 596 'getelementptr' 'patch_buffer_addr_67' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 597 [1/2] (1.29ns)   --->   "%new_patch_load_66 = load i7 %new_patch_addr_66" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 597 'load' 'new_patch_load_66' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_35 : Operation 598 [1/1] (0.00ns)   --->   "%empty_128 = trunc i96 %new_patch_load_66" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 598 'trunc' 'empty_128' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 599 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_128, i8 %patch_buffer_addr_66" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 599 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_35 : Operation 600 [1/2] (1.29ns)   --->   "%new_patch_load_67 = load i7 %new_patch_addr_67" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 600 'load' 'new_patch_load_67' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_35 : Operation 601 [1/1] (0.00ns)   --->   "%empty_129 = trunc i96 %new_patch_load_67" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 601 'trunc' 'empty_129' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 602 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_129, i8 %patch_buffer_addr_67" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 602 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_35 : Operation 603 [2/2] (1.29ns)   --->   "%new_patch_load_68 = load i7 %new_patch_addr_68" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 603 'load' 'new_patch_load_68' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_35 : Operation 604 [2/2] (1.29ns)   --->   "%new_patch_load_69 = load i7 %new_patch_addr_69" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 604 'load' 'new_patch_load_69' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 36 <SV = 35> <Delay = 2.59>
ST_36 : Operation 605 [1/1] (0.00ns)   --->   "%new_patch_addr_70 = getelementptr i96 %new_patch, i64 0, i64 70" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 605 'getelementptr' 'new_patch_addr_70' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 606 [1/1] (0.00ns)   --->   "%new_patch_addr_71 = getelementptr i96 %new_patch, i64 0, i64 71" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 606 'getelementptr' 'new_patch_addr_71' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 607 [1/1] (0.87ns)   --->   "%add_ln25_53 = add i8 %add_ln25, i8 68" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 607 'add' 'add_ln25_53' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln25_69 = zext i8 %add_ln25_53" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 608 'zext' 'zext_ln25_69' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 609 [1/1] (0.00ns)   --->   "%patch_buffer_addr_68 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_69" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 609 'getelementptr' 'patch_buffer_addr_68' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 610 [1/1] (0.87ns)   --->   "%add_ln25_54 = add i8 %add_ln25, i8 69" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 610 'add' 'add_ln25_54' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln25_70 = zext i8 %add_ln25_54" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 611 'zext' 'zext_ln25_70' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 612 [1/1] (0.00ns)   --->   "%patch_buffer_addr_69 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_70" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 612 'getelementptr' 'patch_buffer_addr_69' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 613 [1/2] (1.29ns)   --->   "%new_patch_load_68 = load i7 %new_patch_addr_68" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 613 'load' 'new_patch_load_68' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_36 : Operation 614 [1/1] (0.00ns)   --->   "%empty_130 = trunc i96 %new_patch_load_68" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 614 'trunc' 'empty_130' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 615 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_130, i8 %patch_buffer_addr_68" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 615 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_36 : Operation 616 [1/2] (1.29ns)   --->   "%new_patch_load_69 = load i7 %new_patch_addr_69" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 616 'load' 'new_patch_load_69' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_36 : Operation 617 [1/1] (0.00ns)   --->   "%empty_131 = trunc i96 %new_patch_load_69" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 617 'trunc' 'empty_131' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 618 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_131, i8 %patch_buffer_addr_69" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 618 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_36 : Operation 619 [2/2] (1.29ns)   --->   "%new_patch_load_70 = load i7 %new_patch_addr_70" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 619 'load' 'new_patch_load_70' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_36 : Operation 620 [2/2] (1.29ns)   --->   "%new_patch_load_71 = load i7 %new_patch_addr_71" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 620 'load' 'new_patch_load_71' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 37 <SV = 36> <Delay = 2.59>
ST_37 : Operation 621 [1/1] (0.00ns)   --->   "%new_patch_addr_72 = getelementptr i96 %new_patch, i64 0, i64 72" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 621 'getelementptr' 'new_patch_addr_72' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 622 [1/1] (0.00ns)   --->   "%new_patch_addr_73 = getelementptr i96 %new_patch, i64 0, i64 73" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 622 'getelementptr' 'new_patch_addr_73' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 623 [1/1] (0.87ns)   --->   "%add_ln25_55 = add i8 %add_ln25, i8 70" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 623 'add' 'add_ln25_55' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln25_71 = zext i8 %add_ln25_55" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 624 'zext' 'zext_ln25_71' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 625 [1/1] (0.00ns)   --->   "%patch_buffer_addr_70 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_71" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 625 'getelementptr' 'patch_buffer_addr_70' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 626 [1/1] (0.87ns)   --->   "%add_ln25_56 = add i8 %add_ln25, i8 71" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 626 'add' 'add_ln25_56' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 627 [1/1] (0.00ns)   --->   "%zext_ln25_72 = zext i8 %add_ln25_56" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 627 'zext' 'zext_ln25_72' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 628 [1/1] (0.00ns)   --->   "%patch_buffer_addr_71 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_72" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 628 'getelementptr' 'patch_buffer_addr_71' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 629 [1/2] (1.29ns)   --->   "%new_patch_load_70 = load i7 %new_patch_addr_70" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 629 'load' 'new_patch_load_70' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_37 : Operation 630 [1/1] (0.00ns)   --->   "%empty_132 = trunc i96 %new_patch_load_70" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 630 'trunc' 'empty_132' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 631 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_132, i8 %patch_buffer_addr_70" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 631 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_37 : Operation 632 [1/2] (1.29ns)   --->   "%new_patch_load_71 = load i7 %new_patch_addr_71" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 632 'load' 'new_patch_load_71' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_37 : Operation 633 [1/1] (0.00ns)   --->   "%empty_133 = trunc i96 %new_patch_load_71" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 633 'trunc' 'empty_133' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 634 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_133, i8 %patch_buffer_addr_71" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 634 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_37 : Operation 635 [2/2] (1.29ns)   --->   "%new_patch_load_72 = load i7 %new_patch_addr_72" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 635 'load' 'new_patch_load_72' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_37 : Operation 636 [2/2] (1.29ns)   --->   "%new_patch_load_73 = load i7 %new_patch_addr_73" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 636 'load' 'new_patch_load_73' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 38 <SV = 37> <Delay = 2.59>
ST_38 : Operation 637 [1/1] (0.00ns)   --->   "%new_patch_addr_74 = getelementptr i96 %new_patch, i64 0, i64 74" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 637 'getelementptr' 'new_patch_addr_74' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 638 [1/1] (0.00ns)   --->   "%new_patch_addr_75 = getelementptr i96 %new_patch, i64 0, i64 75" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 638 'getelementptr' 'new_patch_addr_75' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 639 [1/1] (0.87ns)   --->   "%add_ln25_57 = add i8 %add_ln25, i8 72" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 639 'add' 'add_ln25_57' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln25_73 = zext i8 %add_ln25_57" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 640 'zext' 'zext_ln25_73' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 641 [1/1] (0.00ns)   --->   "%patch_buffer_addr_72 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_73" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 641 'getelementptr' 'patch_buffer_addr_72' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 642 [1/1] (0.87ns)   --->   "%add_ln25_58 = add i8 %add_ln25, i8 73" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 642 'add' 'add_ln25_58' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln25_74 = zext i8 %add_ln25_58" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 643 'zext' 'zext_ln25_74' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 644 [1/1] (0.00ns)   --->   "%patch_buffer_addr_73 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_74" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 644 'getelementptr' 'patch_buffer_addr_73' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 645 [1/2] (1.29ns)   --->   "%new_patch_load_72 = load i7 %new_patch_addr_72" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 645 'load' 'new_patch_load_72' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_38 : Operation 646 [1/1] (0.00ns)   --->   "%empty_134 = trunc i96 %new_patch_load_72" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 646 'trunc' 'empty_134' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 647 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_134, i8 %patch_buffer_addr_72" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 647 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_38 : Operation 648 [1/2] (1.29ns)   --->   "%new_patch_load_73 = load i7 %new_patch_addr_73" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 648 'load' 'new_patch_load_73' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_38 : Operation 649 [1/1] (0.00ns)   --->   "%empty_135 = trunc i96 %new_patch_load_73" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 649 'trunc' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 650 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_135, i8 %patch_buffer_addr_73" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 650 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_38 : Operation 651 [2/2] (1.29ns)   --->   "%new_patch_load_74 = load i7 %new_patch_addr_74" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 651 'load' 'new_patch_load_74' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_38 : Operation 652 [2/2] (1.29ns)   --->   "%new_patch_load_75 = load i7 %new_patch_addr_75" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 652 'load' 'new_patch_load_75' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 39 <SV = 38> <Delay = 2.59>
ST_39 : Operation 653 [1/1] (0.00ns)   --->   "%new_patch_addr_76 = getelementptr i96 %new_patch, i64 0, i64 76" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 653 'getelementptr' 'new_patch_addr_76' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 654 [1/1] (0.00ns)   --->   "%new_patch_addr_77 = getelementptr i96 %new_patch, i64 0, i64 77" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 654 'getelementptr' 'new_patch_addr_77' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 655 [1/1] (0.87ns)   --->   "%add_ln25_59 = add i8 %add_ln25, i8 74" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 655 'add' 'add_ln25_59' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 656 [1/1] (0.00ns)   --->   "%zext_ln25_75 = zext i8 %add_ln25_59" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 656 'zext' 'zext_ln25_75' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 657 [1/1] (0.00ns)   --->   "%patch_buffer_addr_74 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_75" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 657 'getelementptr' 'patch_buffer_addr_74' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 658 [1/1] (0.87ns)   --->   "%add_ln25_60 = add i8 %add_ln25, i8 75" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 658 'add' 'add_ln25_60' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 659 [1/1] (0.00ns)   --->   "%zext_ln25_76 = zext i8 %add_ln25_60" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 659 'zext' 'zext_ln25_76' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 660 [1/1] (0.00ns)   --->   "%patch_buffer_addr_75 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_76" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 660 'getelementptr' 'patch_buffer_addr_75' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 661 [1/2] (1.29ns)   --->   "%new_patch_load_74 = load i7 %new_patch_addr_74" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 661 'load' 'new_patch_load_74' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_39 : Operation 662 [1/1] (0.00ns)   --->   "%empty_136 = trunc i96 %new_patch_load_74" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 662 'trunc' 'empty_136' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 663 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_136, i8 %patch_buffer_addr_74" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 663 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_39 : Operation 664 [1/2] (1.29ns)   --->   "%new_patch_load_75 = load i7 %new_patch_addr_75" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 664 'load' 'new_patch_load_75' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_39 : Operation 665 [1/1] (0.00ns)   --->   "%empty_137 = trunc i96 %new_patch_load_75" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 665 'trunc' 'empty_137' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 666 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_137, i8 %patch_buffer_addr_75" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 666 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_39 : Operation 667 [2/2] (1.29ns)   --->   "%new_patch_load_76 = load i7 %new_patch_addr_76" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 667 'load' 'new_patch_load_76' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_39 : Operation 668 [2/2] (1.29ns)   --->   "%new_patch_load_77 = load i7 %new_patch_addr_77" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 668 'load' 'new_patch_load_77' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 40 <SV = 39> <Delay = 2.59>
ST_40 : Operation 669 [1/1] (0.00ns)   --->   "%new_patch_addr_78 = getelementptr i96 %new_patch, i64 0, i64 78" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 669 'getelementptr' 'new_patch_addr_78' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 670 [1/1] (0.00ns)   --->   "%new_patch_addr_79 = getelementptr i96 %new_patch, i64 0, i64 79" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 670 'getelementptr' 'new_patch_addr_79' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 671 [1/1] (0.87ns)   --->   "%add_ln25_61 = add i8 %add_ln25, i8 76" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 671 'add' 'add_ln25_61' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 672 [1/1] (0.00ns)   --->   "%zext_ln25_77 = zext i8 %add_ln25_61" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 672 'zext' 'zext_ln25_77' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 673 [1/1] (0.00ns)   --->   "%patch_buffer_addr_76 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_77" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 673 'getelementptr' 'patch_buffer_addr_76' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 674 [1/1] (0.87ns)   --->   "%add_ln25_62 = add i8 %add_ln25, i8 77" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 674 'add' 'add_ln25_62' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 675 [1/1] (0.00ns)   --->   "%zext_ln25_78 = zext i8 %add_ln25_62" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 675 'zext' 'zext_ln25_78' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 676 [1/1] (0.00ns)   --->   "%patch_buffer_addr_77 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_78" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 676 'getelementptr' 'patch_buffer_addr_77' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 677 [1/2] (1.29ns)   --->   "%new_patch_load_76 = load i7 %new_patch_addr_76" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 677 'load' 'new_patch_load_76' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_40 : Operation 678 [1/1] (0.00ns)   --->   "%empty_138 = trunc i96 %new_patch_load_76" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 678 'trunc' 'empty_138' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 679 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_138, i8 %patch_buffer_addr_76" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 679 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_40 : Operation 680 [1/2] (1.29ns)   --->   "%new_patch_load_77 = load i7 %new_patch_addr_77" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 680 'load' 'new_patch_load_77' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_40 : Operation 681 [1/1] (0.00ns)   --->   "%empty_139 = trunc i96 %new_patch_load_77" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 681 'trunc' 'empty_139' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 682 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_139, i8 %patch_buffer_addr_77" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 682 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_40 : Operation 683 [2/2] (1.29ns)   --->   "%new_patch_load_78 = load i7 %new_patch_addr_78" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 683 'load' 'new_patch_load_78' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_40 : Operation 684 [2/2] (1.29ns)   --->   "%new_patch_load_79 = load i7 %new_patch_addr_79" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 684 'load' 'new_patch_load_79' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 41 <SV = 40> <Delay = 2.59>
ST_41 : Operation 685 [1/1] (0.87ns)   --->   "%add_ln25_63 = add i8 %add_ln25, i8 78" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 685 'add' 'add_ln25_63' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 686 [1/1] (0.00ns)   --->   "%zext_ln25_79 = zext i8 %add_ln25_63" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 686 'zext' 'zext_ln25_79' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 687 [1/1] (0.00ns)   --->   "%patch_buffer_addr_78 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_79" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 687 'getelementptr' 'patch_buffer_addr_78' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 688 [1/1] (0.87ns)   --->   "%add_ln25_64 = add i8 %add_ln25, i8 79" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 688 'add' 'add_ln25_64' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln25_80 = zext i8 %add_ln25_64" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 689 'zext' 'zext_ln25_80' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 690 [1/1] (0.00ns)   --->   "%patch_buffer_addr_79 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_80" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 690 'getelementptr' 'patch_buffer_addr_79' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 691 [1/2] (1.29ns)   --->   "%new_patch_load_78 = load i7 %new_patch_addr_78" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 691 'load' 'new_patch_load_78' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_41 : Operation 692 [1/1] (0.00ns)   --->   "%empty_140 = trunc i96 %new_patch_load_78" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 692 'trunc' 'empty_140' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 693 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_140, i8 %patch_buffer_addr_78" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 693 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_41 : Operation 694 [1/2] (1.29ns)   --->   "%new_patch_load_79 = load i7 %new_patch_addr_79" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 694 'load' 'new_patch_load_79' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_41 : Operation 695 [1/1] (0.00ns)   --->   "%empty_141 = trunc i96 %new_patch_load_79" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 695 'trunc' 'empty_141' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 696 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %empty_141, i8 %patch_buffer_addr_79" [PartitionAcceleratorHLS/src/patch_buffer.cpp:25]   --->   Operation 696 'store' 'store_ln25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_41 : Operation 697 [1/1] (0.00ns)   --->   "%ret_ln29 = ret" [PartitionAcceleratorHLS/src/patch_buffer.cpp:29]   --->   Operation 697 'ret' 'ret_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('new_patch_addr', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) [7]  (0 ns)
	'load' operation ('new_patch_load', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) on array 'new_patch' [342]  (1.3 ns)

 <State 2>: 3.7ns
The critical path consists of the following:
	'load' operation ('latest_patch_index_constprop_load', PartitionAcceleratorHLS/src/patch_buffer.cpp:15) on static variable 'latest_patch_index_constprop' [87]  (0 ns)
	'add' operation ('add_ln15', PartitionAcceleratorHLS/src/patch_buffer.cpp:15) [89]  (0.621 ns)
	'icmp' operation ('icmp_ln15', PartitionAcceleratorHLS/src/patch_buffer.cpp:15) [90]  (0.561 ns)
	'select' operation ('select_ln15', PartitionAcceleratorHLS/src/patch_buffer.cpp:15) [93]  (0.345 ns)
	'add' operation ('add_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) [102]  (0.871 ns)
	'getelementptr' operation ('patch_buffer_addr', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) [104]  (0 ns)
	'store' operation ('store_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) of variable 'empty', PartitionAcceleratorHLS/src/patch_buffer.cpp:25 on array 'patch_buffer' [344]  (1.3 ns)

 <State 3>: 2.59ns
The critical path consists of the following:
	'load' operation ('new_patch_load_2', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) on array 'new_patch' [348]  (1.3 ns)
	'store' operation ('store_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) of variable 'empty_64', PartitionAcceleratorHLS/src/patch_buffer.cpp:25 on array 'patch_buffer' [350]  (1.3 ns)

 <State 4>: 2.59ns
The critical path consists of the following:
	'load' operation ('new_patch_load_4', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) on array 'new_patch' [354]  (1.3 ns)
	'store' operation ('store_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) of variable 'empty_66', PartitionAcceleratorHLS/src/patch_buffer.cpp:25 on array 'patch_buffer' [356]  (1.3 ns)

 <State 5>: 2.59ns
The critical path consists of the following:
	'load' operation ('new_patch_load_6', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) on array 'new_patch' [360]  (1.3 ns)
	'store' operation ('store_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) of variable 'empty_68', PartitionAcceleratorHLS/src/patch_buffer.cpp:25 on array 'patch_buffer' [362]  (1.3 ns)

 <State 6>: 2.59ns
The critical path consists of the following:
	'load' operation ('new_patch_load_8', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) on array 'new_patch' [366]  (1.3 ns)
	'store' operation ('store_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) of variable 'empty_70', PartitionAcceleratorHLS/src/patch_buffer.cpp:25 on array 'patch_buffer' [368]  (1.3 ns)

 <State 7>: 2.59ns
The critical path consists of the following:
	'load' operation ('new_patch_load_10', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) on array 'new_patch' [372]  (1.3 ns)
	'store' operation ('store_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) of variable 'empty_72', PartitionAcceleratorHLS/src/patch_buffer.cpp:25 on array 'patch_buffer' [374]  (1.3 ns)

 <State 8>: 2.59ns
The critical path consists of the following:
	'load' operation ('new_patch_load_12', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) on array 'new_patch' [378]  (1.3 ns)
	'store' operation ('store_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) of variable 'empty_74', PartitionAcceleratorHLS/src/patch_buffer.cpp:25 on array 'patch_buffer' [380]  (1.3 ns)

 <State 9>: 2.59ns
The critical path consists of the following:
	'load' operation ('new_patch_load_14', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) on array 'new_patch' [384]  (1.3 ns)
	'store' operation ('store_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) of variable 'empty_76', PartitionAcceleratorHLS/src/patch_buffer.cpp:25 on array 'patch_buffer' [386]  (1.3 ns)

 <State 10>: 2.59ns
The critical path consists of the following:
	'load' operation ('new_patch_load_16', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) on array 'new_patch' [390]  (1.3 ns)
	'store' operation ('store_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) of variable 'empty_78', PartitionAcceleratorHLS/src/patch_buffer.cpp:25 on array 'patch_buffer' [392]  (1.3 ns)

 <State 11>: 2.59ns
The critical path consists of the following:
	'load' operation ('new_patch_load_18', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) on array 'new_patch' [396]  (1.3 ns)
	'store' operation ('store_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) of variable 'empty_80', PartitionAcceleratorHLS/src/patch_buffer.cpp:25 on array 'patch_buffer' [398]  (1.3 ns)

 <State 12>: 2.59ns
The critical path consists of the following:
	'load' operation ('new_patch_load_20', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) on array 'new_patch' [402]  (1.3 ns)
	'store' operation ('store_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) of variable 'empty_82', PartitionAcceleratorHLS/src/patch_buffer.cpp:25 on array 'patch_buffer' [404]  (1.3 ns)

 <State 13>: 2.59ns
The critical path consists of the following:
	'load' operation ('new_patch_load_22', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) on array 'new_patch' [408]  (1.3 ns)
	'store' operation ('store_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) of variable 'empty_84', PartitionAcceleratorHLS/src/patch_buffer.cpp:25 on array 'patch_buffer' [410]  (1.3 ns)

 <State 14>: 2.59ns
The critical path consists of the following:
	'load' operation ('new_patch_load_24', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) on array 'new_patch' [414]  (1.3 ns)
	'store' operation ('store_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) of variable 'empty_86', PartitionAcceleratorHLS/src/patch_buffer.cpp:25 on array 'patch_buffer' [416]  (1.3 ns)

 <State 15>: 2.59ns
The critical path consists of the following:
	'load' operation ('new_patch_load_26', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) on array 'new_patch' [420]  (1.3 ns)
	'store' operation ('store_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) of variable 'empty_88', PartitionAcceleratorHLS/src/patch_buffer.cpp:25 on array 'patch_buffer' [422]  (1.3 ns)

 <State 16>: 2.59ns
The critical path consists of the following:
	'load' operation ('new_patch_load_28', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) on array 'new_patch' [426]  (1.3 ns)
	'store' operation ('store_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) of variable 'empty_90', PartitionAcceleratorHLS/src/patch_buffer.cpp:25 on array 'patch_buffer' [428]  (1.3 ns)

 <State 17>: 2.59ns
The critical path consists of the following:
	'load' operation ('new_patch_load_30', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) on array 'new_patch' [432]  (1.3 ns)
	'store' operation ('store_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) of variable 'empty_92', PartitionAcceleratorHLS/src/patch_buffer.cpp:25 on array 'patch_buffer' [434]  (1.3 ns)

 <State 18>: 2.59ns
The critical path consists of the following:
	'load' operation ('new_patch_load_32', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) on array 'new_patch' [438]  (1.3 ns)
	'store' operation ('store_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) of variable 'empty_94', PartitionAcceleratorHLS/src/patch_buffer.cpp:25 on array 'patch_buffer' [440]  (1.3 ns)

 <State 19>: 2.59ns
The critical path consists of the following:
	'load' operation ('new_patch_load_34', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) on array 'new_patch' [444]  (1.3 ns)
	'store' operation ('store_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) of variable 'empty_96', PartitionAcceleratorHLS/src/patch_buffer.cpp:25 on array 'patch_buffer' [446]  (1.3 ns)

 <State 20>: 2.59ns
The critical path consists of the following:
	'load' operation ('new_patch_load_36', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) on array 'new_patch' [450]  (1.3 ns)
	'store' operation ('store_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) of variable 'empty_98', PartitionAcceleratorHLS/src/patch_buffer.cpp:25 on array 'patch_buffer' [452]  (1.3 ns)

 <State 21>: 2.59ns
The critical path consists of the following:
	'load' operation ('new_patch_load_38', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) on array 'new_patch' [456]  (1.3 ns)
	'store' operation ('store_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) of variable 'empty_100', PartitionAcceleratorHLS/src/patch_buffer.cpp:25 on array 'patch_buffer' [458]  (1.3 ns)

 <State 22>: 2.59ns
The critical path consists of the following:
	'load' operation ('new_patch_load_40', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) on array 'new_patch' [462]  (1.3 ns)
	'store' operation ('store_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) of variable 'empty_102', PartitionAcceleratorHLS/src/patch_buffer.cpp:25 on array 'patch_buffer' [464]  (1.3 ns)

 <State 23>: 2.59ns
The critical path consists of the following:
	'load' operation ('new_patch_load_42', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) on array 'new_patch' [468]  (1.3 ns)
	'store' operation ('store_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) of variable 'empty_104', PartitionAcceleratorHLS/src/patch_buffer.cpp:25 on array 'patch_buffer' [470]  (1.3 ns)

 <State 24>: 2.59ns
The critical path consists of the following:
	'load' operation ('new_patch_load_44', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) on array 'new_patch' [474]  (1.3 ns)
	'store' operation ('store_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) of variable 'empty_106', PartitionAcceleratorHLS/src/patch_buffer.cpp:25 on array 'patch_buffer' [476]  (1.3 ns)

 <State 25>: 2.59ns
The critical path consists of the following:
	'load' operation ('new_patch_load_46', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) on array 'new_patch' [480]  (1.3 ns)
	'store' operation ('store_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) of variable 'empty_108', PartitionAcceleratorHLS/src/patch_buffer.cpp:25 on array 'patch_buffer' [482]  (1.3 ns)

 <State 26>: 2.59ns
The critical path consists of the following:
	'load' operation ('new_patch_load_48', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) on array 'new_patch' [486]  (1.3 ns)
	'store' operation ('store_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) of variable 'empty_110', PartitionAcceleratorHLS/src/patch_buffer.cpp:25 on array 'patch_buffer' [488]  (1.3 ns)

 <State 27>: 2.59ns
The critical path consists of the following:
	'load' operation ('new_patch_load_50', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) on array 'new_patch' [492]  (1.3 ns)
	'store' operation ('store_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) of variable 'empty_112', PartitionAcceleratorHLS/src/patch_buffer.cpp:25 on array 'patch_buffer' [494]  (1.3 ns)

 <State 28>: 2.59ns
The critical path consists of the following:
	'load' operation ('new_patch_load_52', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) on array 'new_patch' [498]  (1.3 ns)
	'store' operation ('store_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) of variable 'empty_114', PartitionAcceleratorHLS/src/patch_buffer.cpp:25 on array 'patch_buffer' [500]  (1.3 ns)

 <State 29>: 2.59ns
The critical path consists of the following:
	'load' operation ('new_patch_load_54', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) on array 'new_patch' [504]  (1.3 ns)
	'store' operation ('store_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) of variable 'empty_116', PartitionAcceleratorHLS/src/patch_buffer.cpp:25 on array 'patch_buffer' [506]  (1.3 ns)

 <State 30>: 2.59ns
The critical path consists of the following:
	'load' operation ('new_patch_load_56', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) on array 'new_patch' [510]  (1.3 ns)
	'store' operation ('store_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) of variable 'empty_118', PartitionAcceleratorHLS/src/patch_buffer.cpp:25 on array 'patch_buffer' [512]  (1.3 ns)

 <State 31>: 2.59ns
The critical path consists of the following:
	'load' operation ('new_patch_load_58', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) on array 'new_patch' [516]  (1.3 ns)
	'store' operation ('store_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) of variable 'empty_120', PartitionAcceleratorHLS/src/patch_buffer.cpp:25 on array 'patch_buffer' [518]  (1.3 ns)

 <State 32>: 2.59ns
The critical path consists of the following:
	'load' operation ('new_patch_load_60', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) on array 'new_patch' [522]  (1.3 ns)
	'store' operation ('store_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) of variable 'empty_122', PartitionAcceleratorHLS/src/patch_buffer.cpp:25 on array 'patch_buffer' [524]  (1.3 ns)

 <State 33>: 2.59ns
The critical path consists of the following:
	'load' operation ('new_patch_load_62', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) on array 'new_patch' [528]  (1.3 ns)
	'store' operation ('store_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) of variable 'empty_124', PartitionAcceleratorHLS/src/patch_buffer.cpp:25 on array 'patch_buffer' [530]  (1.3 ns)

 <State 34>: 2.59ns
The critical path consists of the following:
	'load' operation ('new_patch_load_64', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) on array 'new_patch' [534]  (1.3 ns)
	'store' operation ('store_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) of variable 'empty_126', PartitionAcceleratorHLS/src/patch_buffer.cpp:25 on array 'patch_buffer' [536]  (1.3 ns)

 <State 35>: 2.59ns
The critical path consists of the following:
	'load' operation ('new_patch_load_66', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) on array 'new_patch' [540]  (1.3 ns)
	'store' operation ('store_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) of variable 'empty_128', PartitionAcceleratorHLS/src/patch_buffer.cpp:25 on array 'patch_buffer' [542]  (1.3 ns)

 <State 36>: 2.59ns
The critical path consists of the following:
	'load' operation ('new_patch_load_68', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) on array 'new_patch' [546]  (1.3 ns)
	'store' operation ('store_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) of variable 'empty_130', PartitionAcceleratorHLS/src/patch_buffer.cpp:25 on array 'patch_buffer' [548]  (1.3 ns)

 <State 37>: 2.59ns
The critical path consists of the following:
	'load' operation ('new_patch_load_70', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) on array 'new_patch' [552]  (1.3 ns)
	'store' operation ('store_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) of variable 'empty_132', PartitionAcceleratorHLS/src/patch_buffer.cpp:25 on array 'patch_buffer' [554]  (1.3 ns)

 <State 38>: 2.59ns
The critical path consists of the following:
	'load' operation ('new_patch_load_72', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) on array 'new_patch' [558]  (1.3 ns)
	'store' operation ('store_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) of variable 'empty_134', PartitionAcceleratorHLS/src/patch_buffer.cpp:25 on array 'patch_buffer' [560]  (1.3 ns)

 <State 39>: 2.59ns
The critical path consists of the following:
	'load' operation ('new_patch_load_74', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) on array 'new_patch' [564]  (1.3 ns)
	'store' operation ('store_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) of variable 'empty_136', PartitionAcceleratorHLS/src/patch_buffer.cpp:25 on array 'patch_buffer' [566]  (1.3 ns)

 <State 40>: 2.59ns
The critical path consists of the following:
	'load' operation ('new_patch_load_76', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) on array 'new_patch' [570]  (1.3 ns)
	'store' operation ('store_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) of variable 'empty_138', PartitionAcceleratorHLS/src/patch_buffer.cpp:25 on array 'patch_buffer' [572]  (1.3 ns)

 <State 41>: 2.59ns
The critical path consists of the following:
	'load' operation ('new_patch_load_78', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) on array 'new_patch' [576]  (1.3 ns)
	'store' operation ('store_ln25', PartitionAcceleratorHLS/src/patch_buffer.cpp:25) of variable 'empty_140', PartitionAcceleratorHLS/src/patch_buffer.cpp:25 on array 'patch_buffer' [578]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
