$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module pisoTest $end
   $var wire 32 ) WIDTH [31:0] $end
   $var wire 1 & clk $end
   $var wire 8 ' data [7:0] $end
   $var wire 1 ( clear $end
   $var wire 1 # q $end
   $scope module dut $end
    $var wire 32 ) WIDTH [31:0] $end
    $var wire 1 & clk $end
    $var wire 8 ' data [7:0] $end
    $var wire 1 ( reset $end
    $var wire 1 # q $end
    $var wire 8 $ shift_reg [7:0] $end
    $var wire 4 % shift_counter [3:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
b00000000 $
b0000 %
0&
b00000000 '
0(
b00000000000000000000000000001000 )
#5000
b10011001 $
b0001 %
1&
b10011001 '
#10000
0&
#15000
1#
b01001100 $
b0010 %
1&
#20000
0&
#25000
0#
b00100110 $
b0011 %
1&
#30000
0&
#35000
b00010011 $
b0100 %
1&
#40000
0&
#45000
1#
b00001001 $
b0101 %
1&
#50000
0&
#55000
b00000100 $
b0110 %
1&
#60000
0&
#65000
0#
b00000010 $
b0111 %
1&
#70000
0&
#75000
b00000001 $
b1000 %
1&
#80000
0&
#85000
1#
b00000000 $
b1001 %
1&
#90000
0&
#95000
0#
b1010 %
1&
#100000
0&
#105000
b0000 %
1&
1(
#110000
0&
b01100001 '
0(
#115000
b01100001 $
b0001 %
1&
#120000
0&
#125000
1#
b00110000 $
b0010 %
1&
#130000
0&
#135000
0#
b00011000 $
b0011 %
1&
#140000
0&
#145000
b00001100 $
b0100 %
1&
#150000
0&
#155000
b00000110 $
b0101 %
1&
#160000
0&
#165000
b00000011 $
b0110 %
1&
#170000
0&
#175000
1#
b00000001 $
b0111 %
1&
#180000
0&
#185000
b00000000 $
b1000 %
1&
#190000
0&
#195000
0#
b1001 %
1&
#200000
b0000 %
0&
1(
#205000
1&
#210000
0&
#215000
1&
#220000
0&
#225000
1&
#230000
0&
#235000
1&
#240000
0&
#245000
1&
#250000
0&
