{"Source Block": ["hdl/library/axi_pwm_gen/axi_pwm_gen.v@173:195@HdlStmProcess", "    .load_config (load_config_s),\n    .sync (sync_0),\n    .pulse (pwm_0),\n    .pulse_counter (pwm_counter[0]));\n\n  always @(posedge clk) begin\n    if (pwm_gen_resetn == 1'b0) begin\n      sync_active_0 <= 1'b1;\n      sync_0 <= 1'b1;\n    end else begin\n      sync_active_0 <= PWM_0_EXT_SYNC;\n      if (sync_active_0) begin\n        sync_0 <= ext_sync_s;\n      end else begin\n        sync_0 <= 1'b0;\n      end\n    end\n  end\n\n  generate\n\n    reg ext_sync_m0 = 1'b1;\n    reg ext_sync_m1 = 1'b1;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[180, "      sync_active_0 <= 1'b1;\n"], [183, "      sync_active_0 <= PWM_0_EXT_SYNC;\n"], [184, "      if (sync_active_0) begin\n"], [185, "        sync_0 <= ext_sync_s;\n"], [186, "      end else begin\n"], [187, "        sync_0 <= 1'b0;\n"], [188, "      end\n"]], "Add": [[188, "      sync_0 <= (offset_cnt == pwm_offset_s[31:0]) ? 1'b0 : 1'b1;\n"]]}}