/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [21:0] _00_;
  wire [10:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [14:0] celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire [17:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [7:0] celloutsig_0_27z;
  wire [21:0] celloutsig_0_28z;
  wire [11:0] celloutsig_0_29z;
  wire [16:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [7:0] celloutsig_0_31z;
  wire [2:0] celloutsig_0_32z;
  wire [35:0] celloutsig_0_33z;
  wire [7:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [2:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_40z;
  wire [6:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [4:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire [7:0] celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  reg [12:0] celloutsig_1_4z;
  wire [28:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = celloutsig_0_2z[4] ? celloutsig_0_5z[8] : celloutsig_0_6z;
  assign celloutsig_0_0z = ~(in_data[34] & in_data[71]);
  assign celloutsig_0_10z = ~((celloutsig_0_9z | celloutsig_0_4z) & celloutsig_0_8z);
  assign celloutsig_0_24z = ~((celloutsig_0_5z[5] | celloutsig_0_0z) & celloutsig_0_6z);
  assign celloutsig_0_37z = celloutsig_0_36z | celloutsig_0_20z[2];
  assign celloutsig_1_19z = celloutsig_1_12z | celloutsig_1_2z;
  assign celloutsig_0_13z = celloutsig_0_12z + { celloutsig_0_5z[4:3], celloutsig_0_11z };
  assign celloutsig_0_28z = { _00_[21:15], celloutsig_0_17z } + { celloutsig_0_17z[12:8], celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_26z, celloutsig_0_4z, celloutsig_0_11z };
  reg [10:0] _10_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _10_ <= 11'h000;
    else _10_ <= in_data[11:1];
  assign { _01_[10:9], _00_[21:15], _01_[1:0] } = _10_;
  assign celloutsig_0_29z = { celloutsig_0_12z, celloutsig_0_27z, celloutsig_0_10z } & celloutsig_0_17z[11:0];
  assign celloutsig_0_32z = celloutsig_0_31z[7:5] & { in_data[41:40], celloutsig_0_16z };
  assign celloutsig_0_39z = { celloutsig_0_14z[2:1], celloutsig_0_37z } / { 1'h1, celloutsig_0_22z[1:0] };
  assign celloutsig_0_43z = celloutsig_0_21z[7:3] / { 1'h1, celloutsig_0_31z[5:2] };
  assign celloutsig_1_3z = { in_data[149:143], celloutsig_1_1z, celloutsig_1_2z } / { 1'h1, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_20z = { celloutsig_0_14z[3:0], celloutsig_0_7z } / { 1'h1, in_data[19:18], celloutsig_0_19z, celloutsig_0_3z };
  assign celloutsig_1_12z = celloutsig_1_5z[10:5] >= celloutsig_1_4z[6:1];
  assign celloutsig_0_30z = { celloutsig_0_13z[2], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_7z } >= { celloutsig_0_27z, celloutsig_0_24z };
  assign celloutsig_1_13z = { celloutsig_1_6z[2:0], celloutsig_1_8z, celloutsig_1_8z } > celloutsig_1_3z;
  assign celloutsig_0_15z = in_data[11:3] > celloutsig_0_5z[8:0];
  assign celloutsig_0_19z = { in_data[16:10], celloutsig_0_0z } > { celloutsig_0_18z[4:1], celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_38z = { celloutsig_0_35z[7], celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_16z, celloutsig_0_3z } <= { celloutsig_0_28z[18:12], celloutsig_0_26z };
  assign celloutsig_0_11z = celloutsig_0_2z[16:13] <= { celloutsig_0_2z[0], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_26z = { celloutsig_0_4z, celloutsig_0_22z } <= { celloutsig_0_2z[3:2], celloutsig_0_13z };
  assign celloutsig_0_47z = { celloutsig_0_40z[4], celloutsig_0_42z, celloutsig_0_29z, celloutsig_0_6z } && { celloutsig_0_29z[7:2], celloutsig_0_35z, celloutsig_0_11z };
  assign celloutsig_1_2z = { in_data[103:98], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } && in_data[181:162];
  assign celloutsig_0_42z = { celloutsig_0_21z[7:1], celloutsig_0_36z } || { celloutsig_0_41z[3:1], celloutsig_0_20z };
  assign celloutsig_0_46z = { _00_[18:15], _01_[1:0] } || { _01_[10:9], _00_[21:18] };
  assign celloutsig_0_49z = { celloutsig_0_17z, celloutsig_0_44z, celloutsig_0_44z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_48z, celloutsig_0_19z, celloutsig_0_44z } || { celloutsig_0_33z[4:3], celloutsig_0_18z, celloutsig_0_38z, celloutsig_0_4z, celloutsig_0_32z, celloutsig_0_4z, celloutsig_0_24z, celloutsig_0_47z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_22z, celloutsig_0_14z, celloutsig_0_46z };
  assign celloutsig_0_6z = celloutsig_0_2z[11:1] || { celloutsig_0_2z[15:6], celloutsig_0_3z };
  assign celloutsig_0_7z = { celloutsig_0_2z[1:0], celloutsig_0_6z } || _00_[19:17];
  assign celloutsig_0_44z = { celloutsig_0_18z[6:0], celloutsig_0_32z } < { celloutsig_0_18z[8:1], celloutsig_0_19z, celloutsig_0_42z };
  assign celloutsig_0_4z = { _00_[19:15], _01_[1] } < { in_data[45:41], celloutsig_0_0z };
  assign celloutsig_1_18z = { celloutsig_1_5z[18:1], celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_1z } < in_data[152:125];
  assign celloutsig_0_16z = celloutsig_0_2z[2] & ~(celloutsig_0_15z);
  assign celloutsig_1_6z = celloutsig_1_3z[4:0] % { 1'h1, celloutsig_1_5z[19:16] };
  assign celloutsig_1_8z = { celloutsig_1_4z[7:6], celloutsig_1_2z } % { 1'h1, celloutsig_1_3z[4:3] };
  assign celloutsig_0_17z = { celloutsig_0_5z[8:5], celloutsig_0_14z } % { 1'h1, celloutsig_0_14z[5:3], celloutsig_0_14z[10:1], in_data[0] };
  assign celloutsig_0_21z = { celloutsig_0_14z[3], celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_15z } % { 1'h1, celloutsig_0_5z[7:4], celloutsig_0_13z };
  assign celloutsig_0_33z = { celloutsig_0_29z[9:2], celloutsig_0_18z, celloutsig_0_29z, celloutsig_0_24z, celloutsig_0_25z, celloutsig_0_8z } * { celloutsig_0_29z[10:9], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_27z, celloutsig_0_12z, celloutsig_0_25z };
  assign celloutsig_0_40z = { celloutsig_0_17z[8:6], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_22z } * { celloutsig_0_29z[9:2], celloutsig_0_30z };
  assign celloutsig_0_12z = { celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_9z } * celloutsig_0_5z[6:4];
  assign celloutsig_0_18z = { celloutsig_0_2z[15:7], celloutsig_0_3z } * celloutsig_0_17z[11:2];
  assign celloutsig_0_22z = { celloutsig_0_18z[7], celloutsig_0_13z } * { celloutsig_0_18z[3:1], celloutsig_0_7z };
  assign celloutsig_0_2z = in_data[58:42] * { in_data[50:37], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_35z = celloutsig_0_6z ? { celloutsig_0_31z[6:0], celloutsig_0_11z } : { celloutsig_0_33z[30:29], celloutsig_0_26z, celloutsig_0_25z, celloutsig_0_3z };
  assign celloutsig_0_64z = celloutsig_0_43z[2] ? { celloutsig_0_39z[2:1], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_26z, celloutsig_0_49z, celloutsig_0_36z, celloutsig_0_16z } : celloutsig_0_35z;
  assign celloutsig_1_14z = celloutsig_1_3z[1] ? { celloutsig_1_5z[3:0], celloutsig_1_9z } : { celloutsig_1_6z[4:1], celloutsig_1_2z };
  assign celloutsig_0_41z = - celloutsig_0_35z[7:1];
  assign celloutsig_0_5z = - { celloutsig_0_2z[13:6], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_0z = - in_data[180:178];
  assign celloutsig_0_14z = - { celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_27z = - { celloutsig_0_12z[1:0], celloutsig_0_24z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_3z = celloutsig_0_2z[14:1] !== in_data[86:73];
  assign celloutsig_0_63z = & in_data[29:26];
  assign celloutsig_0_9z = | { celloutsig_0_2z[15:10], celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_1_1z = celloutsig_1_0z[0] & in_data[166];
  assign celloutsig_0_36z = ~^ { _01_[10:9], _00_[21:19] };
  assign celloutsig_0_48z = ~^ celloutsig_0_23z[8:3];
  assign celloutsig_1_9z = ^ { celloutsig_1_6z[2:0], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_25z = celloutsig_0_22z >> { celloutsig_0_2z[6:4], celloutsig_0_7z };
  assign celloutsig_0_23z = { celloutsig_0_18z[9:3], celloutsig_0_14z } >>> { celloutsig_0_2z[3:1], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_1_5z = { in_data[186:166], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } ~^ { in_data[146:139], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_31z = celloutsig_0_5z[7:0] ~^ celloutsig_0_14z[8:1];
  always_latch
    if (clkin_data[96]) celloutsig_1_4z = 13'h0000;
    else if (!clkin_data[128]) celloutsig_1_4z = { celloutsig_1_3z[6], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z };
  assign _00_[14:0] = celloutsig_0_17z;
  assign _01_[8:2] = _00_[21:15];
  assign { out_data[128], out_data[96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_64z };
endmodule
