clk_wiz_0_clk_wiz.v,verilog,xil_defaultlib,../../../../vga_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,incdir="$ref_dir/c:/Users/ikeno/Documents/VIVADO/vga_test/vga_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_v5_3_1"incdir="../../../../vga_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_v5_3_1"
clk_wiz_0.v,verilog,xil_defaultlib,../../../../vga_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,incdir="$ref_dir/c:/Users/ikeno/Documents/VIVADO/vga_test/vga_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_v5_3_1"incdir="../../../../vga_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_v5_3_1"
glbl.v,Verilog,xil_defaultlib,glbl.v
