#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Jan 10 16:09:37 2025
# Process ID: 12112
# Current directory: D:/project/verilog_code_files/fpu_adder/fpu_adder.runs/synth_1
# Command line: vivado.exe -log decimal_to_bram_bram_rom.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source decimal_to_bram_bram_rom.tcl
# Log file: D:/project/verilog_code_files/fpu_adder/fpu_adder.runs/synth_1/decimal_to_bram_bram_rom.vds
# Journal file: D:/project/verilog_code_files/fpu_adder/fpu_adder.runs/synth_1\vivado.jou
# Running On        :dvlsi-07
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
# CPU Frequency     :2904 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :17003 MB
# Swap memory       :2550 MB
# Total Virtual     :19554 MB
# Available Virtual :10443 MB
#-----------------------------------------------------------
source decimal_to_bram_bram_rom.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 518.219 ; gain = 201.996
Command: read_checkpoint -auto_incremental -incremental D:/project/verilog_code_files/fpu_adder/fpu_adder.srcs/utils_1/imports/synth_1/adder.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/project/verilog_code_files/fpu_adder/fpu_adder.srcs/utils_1/imports/synth_1/adder.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top decimal_to_bram_bram_rom -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1460
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 979.043 ; gain = 448.617
---------------------------------------------------------------------------------
WARNING: [Synth 8-10929] literal value 'b0100001010000011 truncated to fit in 12 bits [D:/project/verilog_code_files/fpu_adder/fpu_adder.srcs/sources_1/new/bram_ex.v:41]
WARNING: [Synth 8-10929] literal value 'b0100001000110100 truncated to fit in 12 bits [D:/project/verilog_code_files/fpu_adder/fpu_adder.srcs/sources_1/new/bram_ex.v:42]
INFO: [Synth 8-6157] synthesizing module 'decimal_to_bram_bram_rom' [D:/project/verilog_code_files/fpu_adder/fpu_adder.srcs/sources_1/new/bram_ex.v:22]
INFO: [Synth 8-226] default block is never used [D:/project/verilog_code_files/fpu_adder/fpu_adder.srcs/sources_1/new/bram_ex.v:40]
INFO: [Synth 8-6155] done synthesizing module 'decimal_to_bram_bram_rom' (0#1) [D:/project/verilog_code_files/fpu_adder/fpu_adder.srcs/sources_1/new/bram_ex.v:22]
WARNING: [Synth 8-3917] design decimal_to_bram_bram_rom has port data_out[11] driven by constant 0
WARNING: [Synth 8-3917] design decimal_to_bram_bram_rom has port data_out[10] driven by constant 0
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1086.254 ; gain = 555.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1086.254 ; gain = 555.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1086.254 ; gain = 555.828
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1086.254 ; gain = 555.828
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   10 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design decimal_to_bram_bram_rom has port data_out[11] driven by constant 0
WARNING: [Synth 8-3917] design decimal_to_bram_bram_rom has port data_out[10] driven by constant 0
WARNING: [Synth 8-3917] design decimal_to_bram_bram_rom has port data_out[9] driven by constant 1
WARNING: [Synth 8-3917] design decimal_to_bram_bram_rom has port data_out[8] driven by constant 0
WARNING: [Synth 8-3917] design decimal_to_bram_bram_rom has port data_out[6] driven by constant 0
WARNING: [Synth 8-3917] design decimal_to_bram_bram_rom has port data_out[3] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1271.512 ; gain = 741.086
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1271.512 ; gain = 741.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1271.512 ; gain = 741.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1271.512 ; gain = 741.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1271.512 ; gain = 741.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1271.512 ; gain = 741.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1271.512 ; gain = 741.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1271.512 ; gain = 741.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1271.512 ; gain = 741.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |FDRE |     1|
|4     |IBUF |     2|
|5     |OBUF |    12|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    17|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1271.512 ; gain = 741.086
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1271.512 ; gain = 741.086
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1271.512 ; gain = 741.086
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1281.602 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1383.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 99adc8b7
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1383.324 ; gain = 860.188
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1383.324 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/project/verilog_code_files/fpu_adder/fpu_adder.runs/synth_1/decimal_to_bram_bram_rom.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file decimal_to_bram_bram_rom_utilization_synth.rpt -pb decimal_to_bram_bram_rom_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 10 16:10:21 2025...
