// Seed: 1504521901
module module_0;
  wire id_1;
  ;
  wire id_2;
  wire id_3;
endmodule
module module_1 #(
    parameter id_9 = 32'd60
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire _id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output supply0 id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = -1;
  wire id_14, id_15, id_16, id_17, id_18, id_19, id_20;
  module_0 modCall_1 ();
  logic [id_9 : -1] id_21;
endmodule
