Info (10281): Verilog HDL Declaration information at score_counter.sv(5): object "Reset" differs only in case from object "reset" in the same scope File: C:/Users/FZ/Documents/FinalProject/score_counter.sv Line: 5
Warning (10268): Verilog HDL information at win_con.sv(33): always construct contains both blocking and non-blocking assignments File: C:/Users/FZ/Documents/FinalProject/win_con.sv Line: 33
Warning (10273): Verilog HDL warning at hpi_to_intf.sv(43): extended using "x" or "z" File: C:/Users/FZ/Documents/FinalProject/hpi_to_intf.sv Line: 43
Warning (10268): Verilog HDL information at attackani.sv(14): always construct contains both blocking and non-blocking assignments File: C:/Users/FZ/Documents/FinalProject/attackani.sv Line: 14
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/Users/FZ/Documents/FinalProject/karatechamp/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/Users/FZ/Documents/FinalProject/karatechamp/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at karatechamp_mm_interconnect_0_router_007.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/FZ/Documents/FinalProject/karatechamp/synthesis/submodules/karatechamp_mm_interconnect_0_router_007.sv Line: 48
Info (10281): Verilog HDL Declaration information at karatechamp_mm_interconnect_0_router_007.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/FZ/Documents/FinalProject/karatechamp/synthesis/submodules/karatechamp_mm_interconnect_0_router_007.sv Line: 49
Info (10281): Verilog HDL Declaration information at karatechamp_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/FZ/Documents/FinalProject/karatechamp/synthesis/submodules/karatechamp_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at karatechamp_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/FZ/Documents/FinalProject/karatechamp/synthesis/submodules/karatechamp_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at karatechamp_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/FZ/Documents/FinalProject/karatechamp/synthesis/submodules/karatechamp_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at karatechamp_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/FZ/Documents/FinalProject/karatechamp/synthesis/submodules/karatechamp_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at karatechamp_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/FZ/Documents/FinalProject/karatechamp/synthesis/submodules/karatechamp_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at karatechamp_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/FZ/Documents/FinalProject/karatechamp/synthesis/submodules/karatechamp_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at karatechamp_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/FZ/Documents/FinalProject/karatechamp/synthesis/submodules/karatechamp_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at karatechamp_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/FZ/Documents/FinalProject/karatechamp/synthesis/submodules/karatechamp_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at HexDriver.sv(23): extended using "x" or "z" File: C:/Users/FZ/Documents/FinalProject/HexDriver.sv Line: 23
