// Seed: 3756979244
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    input id_4,
    output id_5
);
  assign id_5 = 1;
  logic id_6;
  logic id_7;
  always @(id_6) begin
    id_0 <= 1 !== 1;
  end
endmodule
