\doxysection{USB\+\_\+\+OTG\+\_\+\+Host\+Channel\+Type\+Def Struct Reference}
\hypertarget{struct_u_s_b___o_t_g___host_channel_type_def}{}\label{struct_u_s_b___o_t_g___host_channel_type_def}\index{USB\_OTG\_HostChannelTypeDef@{USB\_OTG\_HostChannelTypeDef}}


USB\+\_\+\+OTG\+\_\+\+Host\+\_\+\+Channel\+\_\+\+Specific\+\_\+\+Registers.  




{\ttfamily \#include $<$stm32f407xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_ac1d0619a44758dcaeeda5c0b9c22f784}{HCCHAR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_ad715951248900b9a7c8c9ddb688bb3a0}{HCSPLT}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_a830a2b58d0eb53a7ec8f9816103e3bc1}{HCINT}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_ae69520f078c84fb1d33cd7551ff23342}{HCINTMSK}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_adde42c516172a887c570545d965200cf}{HCTSIZ}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_af294702e1d54fe06b43e7a3b4033dc2e}{HCDMA}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_ae930d94b6a3272fed7c42c1a02929924}{Reserved}} \mbox{[}2\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
USB\+\_\+\+OTG\+\_\+\+Host\+\_\+\+Channel\+\_\+\+Specific\+\_\+\+Registers. 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00888}{888}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.



\doxysubsection{Field Documentation}
\Hypertarget{struct_u_s_b___o_t_g___host_channel_type_def_ac1d0619a44758dcaeeda5c0b9c22f784}\index{USB\_OTG\_HostChannelTypeDef@{USB\_OTG\_HostChannelTypeDef}!HCCHAR@{HCCHAR}}
\index{HCCHAR@{HCCHAR}!USB\_OTG\_HostChannelTypeDef@{USB\_OTG\_HostChannelTypeDef}}
\doxysubsubsection{\texorpdfstring{HCCHAR}{HCCHAR}}
{\footnotesize\ttfamily \label{struct_u_s_b___o_t_g___host_channel_type_def_ac1d0619a44758dcaeeda5c0b9c22f784} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HCCHAR}

Host Channel Characteristics Register 500h 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00890}{890}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_u_s_b___o_t_g___host_channel_type_def_af294702e1d54fe06b43e7a3b4033dc2e}\index{USB\_OTG\_HostChannelTypeDef@{USB\_OTG\_HostChannelTypeDef}!HCDMA@{HCDMA}}
\index{HCDMA@{HCDMA}!USB\_OTG\_HostChannelTypeDef@{USB\_OTG\_HostChannelTypeDef}}
\doxysubsubsection{\texorpdfstring{HCDMA}{HCDMA}}
{\footnotesize\ttfamily \label{struct_u_s_b___o_t_g___host_channel_type_def_af294702e1d54fe06b43e7a3b4033dc2e} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HCDMA}

Host Channel DMA Address Register 514h 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00895}{895}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_u_s_b___o_t_g___host_channel_type_def_a830a2b58d0eb53a7ec8f9816103e3bc1}\index{USB\_OTG\_HostChannelTypeDef@{USB\_OTG\_HostChannelTypeDef}!HCINT@{HCINT}}
\index{HCINT@{HCINT}!USB\_OTG\_HostChannelTypeDef@{USB\_OTG\_HostChannelTypeDef}}
\doxysubsubsection{\texorpdfstring{HCINT}{HCINT}}
{\footnotesize\ttfamily \label{struct_u_s_b___o_t_g___host_channel_type_def_a830a2b58d0eb53a7ec8f9816103e3bc1} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HCINT}

Host Channel Interrupt Register 508h 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00892}{892}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_u_s_b___o_t_g___host_channel_type_def_ae69520f078c84fb1d33cd7551ff23342}\index{USB\_OTG\_HostChannelTypeDef@{USB\_OTG\_HostChannelTypeDef}!HCINTMSK@{HCINTMSK}}
\index{HCINTMSK@{HCINTMSK}!USB\_OTG\_HostChannelTypeDef@{USB\_OTG\_HostChannelTypeDef}}
\doxysubsubsection{\texorpdfstring{HCINTMSK}{HCINTMSK}}
{\footnotesize\ttfamily \label{struct_u_s_b___o_t_g___host_channel_type_def_ae69520f078c84fb1d33cd7551ff23342} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HCINTMSK}

Host Channel Interrupt Mask Register 50Ch 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00893}{893}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_u_s_b___o_t_g___host_channel_type_def_ad715951248900b9a7c8c9ddb688bb3a0}\index{USB\_OTG\_HostChannelTypeDef@{USB\_OTG\_HostChannelTypeDef}!HCSPLT@{HCSPLT}}
\index{HCSPLT@{HCSPLT}!USB\_OTG\_HostChannelTypeDef@{USB\_OTG\_HostChannelTypeDef}}
\doxysubsubsection{\texorpdfstring{HCSPLT}{HCSPLT}}
{\footnotesize\ttfamily \label{struct_u_s_b___o_t_g___host_channel_type_def_ad715951248900b9a7c8c9ddb688bb3a0} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HCSPLT}

Host Channel Split Control Register 504h 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00891}{891}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_u_s_b___o_t_g___host_channel_type_def_adde42c516172a887c570545d965200cf}\index{USB\_OTG\_HostChannelTypeDef@{USB\_OTG\_HostChannelTypeDef}!HCTSIZ@{HCTSIZ}}
\index{HCTSIZ@{HCTSIZ}!USB\_OTG\_HostChannelTypeDef@{USB\_OTG\_HostChannelTypeDef}}
\doxysubsubsection{\texorpdfstring{HCTSIZ}{HCTSIZ}}
{\footnotesize\ttfamily \label{struct_u_s_b___o_t_g___host_channel_type_def_adde42c516172a887c570545d965200cf} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HCTSIZ}

Host Channel Transfer Size Register 510h 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00894}{894}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_u_s_b___o_t_g___host_channel_type_def_ae930d94b6a3272fed7c42c1a02929924}\index{USB\_OTG\_HostChannelTypeDef@{USB\_OTG\_HostChannelTypeDef}!Reserved@{Reserved}}
\index{Reserved@{Reserved}!USB\_OTG\_HostChannelTypeDef@{USB\_OTG\_HostChannelTypeDef}}
\doxysubsubsection{\texorpdfstring{Reserved}{Reserved}}
{\footnotesize\ttfamily \label{struct_u_s_b___o_t_g___host_channel_type_def_ae930d94b6a3272fed7c42c1a02929924} 
uint32\+\_\+t Reserved\mbox{[}2\mbox{]}}

Reserved ~\newline
 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00896}{896}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Inc/\mbox{\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}}\end{DoxyCompactItemize}
