$date
	Thu Feb 20 23:26:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module alu_tb $end
$var reg 1 ! clk $end
$var reg 3 " f3 [2:0] $end
$var reg 7 # f7 [6:0] $end
$var reg 4 $ op1 [3:0] $end
$var reg 4 % op2 [3:0] $end
$var reg 1 & rst $end
$scope module alu_0 $end
$var wire 1 ' blt $end
$var wire 3 ( f3_i [2:0] $end
$var wire 7 ) f7_i [6:0] $end
$var wire 4 * op1_i [3:0] $end
$var wire 4 + op2_i [3:0] $end
$var wire 1 & rst $end
$var wire 1 , v $end
$var wire 1 - v_s $end
$var wire 1 . z $end
$var wire 1 / v_0 $end
$var wire 4 0 sub_s [3:0] $end
$var wire 4 1 op2_n [3:0] $end
$var wire 1 2 n $end
$var wire 5 3 flags [4:0] $end
$var wire 1 4 c $end
$var wire 1 5 bne $end
$var wire 1 6 bltu $end
$var wire 1 7 bgeu $end
$var wire 1 8 bge $end
$var wire 1 9 beq $end
$var wire 4 : alu [3:0] $end
$var reg 5 ; alu_arithm [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ;
b0 :
19
08
17
06
05
04
b10 3
02
b0 1
b0 0
1/
1.
0-
0,
b0 +
b0 *
b100000 )
b0 (
0'
1&
b0 %
b0 $
b100000 #
b0 "
0!
$end
#50
1!
#100
0!
0&
#150
1!
#200
09
15
18
0.
b111 :
b111 ;
1-
b1 3
1,
b1000 1
0!
b1000 %
b1000 +
b111 0
b1111 $
b1111 *
#250
1!
#300
0,
b1001 :
16
07
14
b1100 3
12
b11001 ;
1/
0-
b1 1
0!
b1111 %
b1111 +
b1001 0
b1000 $
b1000 *
#350
1!
#400
b111 :
06
17
04
b0 3
02
b111 ;
0/
1-
b1010 1
0!
b110 %
b110 +
b111 0
b1101 $
b1101 *
#450
1!
#500
b1010 :
16
07
14
b1100 3
12
b11010 ;
b11 1
0!
b1101 %
b1101 +
b1010 0
b111 $
b111 *
#550
1!
#600
1/
b1 :
06
17
04
02
b1 ;
0-
b0 3
0,
b1011 1
0!
b101 %
b101 +
b1 0
b110 $
b110 *
#650
1!
#700
0/
1,
b1101 :
16
07
14
b1101 3
12
b11101 ;
b1100 1
0!
b100 %
b100 +
b1101 0
b1 $
b1 *
#750
1!
#800
19
05
08
1.
b0 :
06
17
04
02
b0 ;
0/
b11 3
1,
0-
b101 1
0!
b1011 %
b1011 +
b0 0
b1011 $
b1011 *
#850
1!
#900
1/
b10 3
0,
0-
b1100 1
0!
b100 %
b100 +
b0 0
b100 $
b100 *
#950
1!
#1000
0!
