[INFO ] main.rs:54         => Detection system startup
[WARN ] main.rs:78         => Unable to downscale clock speed: CantIncreaseFreq
Clocks will continue to run at 125000000
[DEBUG] main.rs:93         => critical_section: init status LEDs
[DEBUG] buffer.rs:105      => critical_section: init buffers
[DEBUG] main.rs:138        => critical_section: transfer readings FIFO to mutex
[INFO ] components.rs:76   => Resuming normal detection: System initialization complete
[INFO ] components.rs:84   => Previous detection event cleared
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 0, 213, 164, 0, 213, 213, 0, 91, 212, 0, 0, 211, 2, 0, 214, 214, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(214) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 0, 212, 0, 0, 212, 212, 0, 212, 0, 0, 211, 211, 0, 214, 214, 0, 1, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(214) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 214, 0, 214, 213, 0, 1, 212, 212, 211, 0, 211, 212, 0, 1, 214, 0, 0, 213, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(214) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 213, 0, 1, 212, 0, 0, 212, 212, 0, 1, 211, 0, 0, 214, 213, 0, 213, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 0, 212, 210, 0, 211, 213, 1, 213, 0, 0, 212, 210, 0, 212, 213, 0, 1, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 210, 0, 213, 214, 0, 43, 1, 213, 0, 0, 212, 210, 0, 213, 214, 0, 1, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 213, 212, 0, 212, 212, 0, 43, 0, 1, 211, 0, 0, 214, 212, 0, 215, 214, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 213, 212, 0, 212, 212, 0, 0, 213, 212, 0, 1, 212, 0, 0, 214, 214, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 1, 212, 0, 0, 211, 212, 0, 213, 212, 0, 212, 211, 0, 1, 214, 0, 0, 213, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(214) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 213, 0, 1, 212, 0, 0, 211, 0, 0, 214, 213, 0, 213, 213, 0, 1, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 0, 211, 212, 0, 1, 214, 0, 214, 212, 0, 213, 213, 0, 1, 212, 0, 0, 213, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 212, 0, 1, 211, 0, 0, 214, 0, 212, 210, 0, 214, 214, 0, 1, 213, 0, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 212, 0, 1, 213, 0, 0, 211, 212, 212, 0, 1, 213, 0, 0, 211, 210, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 214, 0, 1, 213, 0, 0, 212, 214, 214, 0, 1, 213, 0, 0, 212, 0, 213, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 1, 214, 0, 0, 213, 212, 214, 0, 1, 214, 0, 0, 213, 212, 214, 212, 0, 213, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [214, 0, 1, 213, 0, 0, 212, 0, 0, 0, 1, 213, 0, 0, 212, 0, 0, 213, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 212, 212, 0, 1, 212, 0, 212, 0, 212, 212, 0, 1, 212, 0, 212, 0, 1, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(214) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 212, 210, 0, 212, 213, 1, 0, 0, 212, 210, 0, 212, 213, 1, 213, 0, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 210, 0, 214, 214, 0, 1, 0, 0, 210, 0, 214, 214, 0, 1, 0, 0, 214, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(214) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 214, 213, 0, 1, 212, 0, 0, 0, 214, 213, 0, 1, 212, 0, 0, 0, 214, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 212, 0, 1, 214, 0, 0, 212, 212, 212, 0, 1, 214, 0, 0, 212, 212, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [211, 212, 0, 1, 214, 0, 0, 211, 0, 212, 0, 1, 214, 0, 0, 211, 0, 0, 214, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [210, 0, 214, 214, 0, 1, 213, 0, 1, 0, 214, 214, 0, 1, 213, 0, 1, 213, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 210, 0, 212, 213, 0, 214, 0, 212, 210, 0, 212, 213, 0, 214, 214, 0, 1, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [212, 0, 0, 214, 212, 0, 213, 0, 212, 0, 0, 214, 212, 0, 213, 0, 214, 214, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [1, 213, 0, 0, 212, 210, 0, 214, 1, 213, 0, 0, 212, 210, 0, 214, 0, 1, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 214, 213, 0, 213, 213, 214, 0, 0, 214, 213, 0, 213, 213, 214, 0, 1, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 212, 210, 0, 213, 214, 213, 0, 0, 212, 210, 0, 213, 214, 213, 0, 1, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 212, 211, 0, 211, 212, 1, 0, 0, 212, 211, 0, 211, 212, 1, 213, 0, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [213, 214, 0, 214, 213, 0, 1, 0, 1, 214, 0, 214, 213, 0, 1, 0, 1, 213, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 211, 210, 0, 213, 214, 0, 214, 0, 211, 210, 0, 213, 214, 0, 214, 214, 0, 1, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [214, 0, 0, 213, 212, 0, 212, 0, 214, 0, 0, 213, 212, 0, 212, 0, 213, 213, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [1, 214, 0, 0, 213, 212, 0, 211, 1, 214, 0, 0, 213, 212, 0, 211, 0, 214, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 1, 212, 0, 0, 213, 212, 0, 0, 1, 212, 0, 0, 213, 212, 0, 214, 212, 0, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(214) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [213, 213, 0, 1, 212, 0, 0, 0, 213, 213, 0, 1, 212, 0, 0, 0, 212, 0, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [213, 212, 0, 211, 211, 0, 1, 214, 213, 212, 0, 211, 211, 0, 1, 214, 0, 0, 213, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(214) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [210, 0, 213, 214, 0, 1, 213, 0, 214, 0, 213, 214, 0, 1, 213, 0, 214, 212, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [214, 214, 0, 1, 213, 0, 0, 0, 214, 214, 0, 1, 213, 0, 0, 0, 213, 214, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [1, 212, 0, 0, 213, 214, 0, 212, 1, 212, 0, 0, 213, 214, 0, 212, 0, 211, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 1, 213, 0, 0, 214, 212, 214, 0, 1, 213, 0, 0, 214, 212, 214, 213, 0, 212, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 1, 213, 0, 0, 212, 0, 214, 0, 1, 213, 0, 0, 212, 0, 211, 212, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [211, 211, 0, 1, 214, 0, 0, 214, 211, 211, 0, 1, 214, 0, 0, 214, 0, 0, 213, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(214) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [212, 0, 214, 214, 0, 1, 213, 0, 212, 0, 214, 214, 0, 1, 213, 0, 212, 0, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 211, 0, 211, 212, 0, 1, 0, 0, 211, 0, 211, 212, 0, 1, 0, 0, 213, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(214) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 211, 212, 0, 1, 212, 0, 0, 212, 211, 212, 0, 1, 212, 0, 0, 212, 212, 0, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [211, 212, 0, 1, 214, 0, 0, 212, 0, 212, 0, 1, 214, 0, 0, 212, 0, 211, 211, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 1, 213, 0, 0, 212, 211, 0, 0, 1, 213, 0, 0, 212, 211, 0, 214, 213, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 211, 0, 1, 214, 0, 0, 0, 212, 211, 0, 1, 214, 0, 0, 0, 212, 210, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [211, 212, 0, 1, 212, 0, 0, 0, 213, 212, 0, 1, 212, 0, 0, 0, 213, 0, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 0, 211, 210, 0, 214, 212, 212, 0, 0, 211, 210, 0, 214, 212, 0, 0, 214, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 211, 212, 0, 1, 212, 0, 212, 0, 211, 212, 0, 1, 212, 0, 0, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 212, 210, 0, 211, 214, 0, 212, 0, 212, 210, 0, 211, 214, 0, 212, 0, 0, 211, 210]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [212, 0, 211, 211, 0, 1, 214, 0, 212, 0, 211, 211, 0, 1, 214, 0, 213, 0, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(214) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [214, 213, 0, 213, 213, 0, 1, 0, 214, 213, 0, 213, 213, 0, 1, 0, 0, 213, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(214) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 213, 212, 0, 211, 211, 0, 212, 0, 213, 212, 0, 211, 211, 0, 212, 0, 0, 211, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [210, 0, 211, 213, 0, 1, 214, 0, 214, 0, 211, 213, 0, 1, 214, 0, 214, 212, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(214) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [214, 213, 0, 1, 212, 0, 0, 212, 0, 213, 0, 1, 212, 0, 0, 212, 0, 0, 213, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(214) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [210, 0, 212, 214, 0, 1, 213, 0, 210, 0, 212, 214, 0, 1, 213, 0, 214, 214, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [211, 211, 0, 1, 214, 0, 0, 0, 211, 211, 0, 1, 214, 0, 0, 0, 211, 212, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [1, 212, 0, 0, 212, 212, 0, 211, 0, 212, 0, 0, 212, 212, 0, 211, 0, 211, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 1, 214, 0, 0, 213, 212, 0, 213, 1, 214, 0, 0, 213, 212, 0, 213, 214, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [213, 212, 0, 1, 211, 0, 0, 213, 213, 212, 0, 1, 211, 0, 0, 213, 0, 0, 214, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [212, 0, 211, 211, 0, 1, 214, 0, 212, 0, 211, 211, 0, 1, 214, 0, 212, 0, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [213, 212, 0, 212, 212, 0, 1, 209, 213, 212, 0, 212, 212, 0, 1, 209, 213, 0, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [214, 0, 0, 212, 211, 0, 211, 0, 214, 0, 0, 212, 211, 0, 211, 0, 213, 0, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [214, 212, 0, 213, 212, 0, 1, 207, 213, 212, 0, 213, 212, 0, 1, 207, 213, 0, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(214) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 0, 213, 212, 0, 211, 208, 213, 0, 0, 213, 212, 0, 211, 208, 213, 0, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [211, 0, 0, 214, 213, 0, 213, 0, 0, 0, 0, 214, 213, 0, 213, 0, 0, 215, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 211, 0, 211, 212, 0, 211, 0, 212, 211, 0, 211, 212, 0, 211, 211, 0, 209, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [214, 0, 1, 213, 0, 0, 212, 213, 214, 0, 1, 213, 0, 0, 212, 213, 213, 0, 207, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(214) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [214, 0, 1, 213, 0, 0, 212, 213, 214, 0, 1, 213, 0, 0, 212, 213, 214, 0, 209, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [213, 0, 1, 212, 0, 0, 212, 209, 213, 0, 1, 212, 0, 0, 212, 209, 213, 0, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [212, 0, 0, 213, 213, 0, 214, 211, 0, 0, 0, 213, 213, 0, 214, 211, 0, 0, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 0, 212, 211, 0, 214, 214, 207, 0, 0, 212, 211, 0, 214, 214, 207, 212, 0, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(214) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 0, 212, 211, 0, 211, 212, 213, 0, 0, 212, 211, 0, 211, 212, 0, 207, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(214) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 1, 211, 0, 0, 214, 213, 210, 214, 1, 211, 0, 0, 214, 213, 210, 214, 0, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [214, 0, 0, 213, 212, 0, 212, 0, 214, 0, 0, 213, 212, 0, 212, 0, 213, 0, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [214, 212, 0, 213, 212, 0, 1, 0, 214, 212, 0, 213, 212, 0, 1, 0, 0, 211, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 214, 213, 0, 213, 213, 0, 0, 0, 214, 213, 0, 213, 213, 0, 0, 0, 214, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 214, 212, 0, 213, 212, 0, 0, 0, 214, 212, 0, 213, 212, 0, 0, 207, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 212, 0, 0, 212, 212, 0, 214, 1, 212, 0, 0, 212, 212, 0, 214, 214, 0, 209, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(214) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [212, 0, 1, 211, 0, 0, 214, 0, 212, 0, 1, 211, 0, 0, 214, 0, 207, 213, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [1, 213, 0, 0, 212, 210, 0, 209, 1, 213, 0, 0, 212, 210, 0, 209, 213, 0, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [214, 0, 0, 213, 212, 0, 211, 212, 0, 0, 0, 213, 212, 0, 211, 212, 0, 207, 211, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 1, 212, 0, 0, 211, 210, 214, 0, 1, 212, 0, 0, 211, 210, 214, 0, 209, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 1, 212, 0, 0, 213, 213, 212, 0, 1, 212, 0, 0, 213, 213, 212, 0, 207, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 1, 213, 0, 0, 213, 212, 213, 0, 1, 213, 0, 0, 213, 212, 213, 213, 0, 207, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(214) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [212, 0, 1, 214, 0, 0, 213, 0, 212, 0, 1, 214, 0, 0, 213, 0, 207, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [1, 212, 0, 0, 214, 212, 0, 207, 1, 212, 0, 0, 214, 212, 0, 207, 213, 0, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [211, 0, 0, 214, 213, 0, 213, 212, 211, 0, 0, 214, 213, 0, 213, 212, 0, 0, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 0, 213, 212, 0, 211, 212, 207, 0, 0, 213, 212, 0, 211, 212, 207, 212, 0, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [214, 0, 0, 213, 212, 0, 211, 212, 0, 0, 0, 213, 212, 0, 211, 212, 0, 207, 211, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 1, 214, 0, 0, 213, 212, 213, 0, 1, 214, 0, 0, 213, 212, 213, 0, 207, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 1, 211, 0, 0, 214, 213, 214, 214, 1, 211, 0, 0, 214, 213, 214, 214, 0, 209, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(214) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [214, 0, 1, 213, 0, 0, 212, 0, 207, 0, 1, 213, 0, 0, 212, 0, 207, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [1, 213, 0, 0, 212, 210, 0, 208, 1, 213, 0, 0, 212, 210, 0, 208, 214, 0, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [213, 0, 0, 212, 210, 0, 213, 211, 213, 0, 0, 212, 210, 0, 213, 211, 0, 0, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(216) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 0, 212, 212, 0, 213, 213, 209, 0, 0, 212, 212, 0, 213, 213, 209, 213, 0, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(214) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 0, 212, 210, 0, 213, 211, 213, 0, 0, 212, 210, 0, 213, 211, 0, 207, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 1, 214, 0, 0, 213, 212, 212, 0, 1, 214, 0, 0, 213, 212, 212, 0, 0, 211, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 0, 212, 211, 0, 211, 212, 0, 0, 0, 212, 211, 0, 211, 212, 0, 207, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [1, 212, 0, 0, 213, 212, 0, 0, 1, 212, 0, 0, 213, 212, 0, 0, 214, 214, 0, 209]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(214) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [214, 214, 0, 1, 213, 0, 0, 0, 213, 214, 0, 1, 213, 0, 0, 0, 213, 213, 0, 207]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [213, 214, 0, 1, 213, 0, 0, 212, 213, 214, 0, 1, 213, 0, 0, 212, 0, 210, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 1, 212, 0, 0, 211, 211, 0, 208, 1, 212, 0, 0, 211, 211, 0, 208, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(214) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [1, 213, 0, 0, 212, 210, 0, 207, 1, 213, 0, 0, 212, 210, 0, 207, 211, 0, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [213, 0, 0, 212, 211, 0, 211, 0, 0, 0, 0, 212, 211, 0, 211, 0, 0, 211, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 214, 212, 0, 213, 213, 0, 211, 0, 214, 212, 0, 213, 213, 0, 211, 0, 207, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 1, 212, 0, 0, 213, 214, 213, 214, 1, 212, 0, 0, 213, 214, 213, 214, 0, 209, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [211, 0, 1, 214, 0, 0, 213, 0, 211, 0, 1, 214, 0, 0, 213, 0, 207, 211, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [1, 214, 0, 0, 213, 211, 0, 0, 207, 214, 0, 0, 213, 211, 0, 0, 207, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [1, 213, 0, 0, 214, 212, 0, 0, 213, 213, 0, 0, 214, 212, 0, 0, 213, 213, 0, 207]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [212, 214, 0, 1, 213, 0, 0, 213, 212, 214, 0, 1, 213, 0, 0, 213, 108, 0, 212, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(214) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [214, 0, 213, 213, 0, 1, 212, 0, 214, 0, 213, 213, 0, 1, 212, 0, 212, 108, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [213, 212, 0, 211, 212, 0, 1, 0, 213, 212, 0, 211, 212, 0, 1, 0, 212, 213, 0, 209]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [213, 213, 0, 1, 212, 0, 0, 212, 213, 213, 0, 1, 212, 0, 0, 212, 211, 0, 209, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [213, 0, 1, 212, 0, 0, 213, 213, 213, 0, 1, 212, 0, 0, 213, 213, 0, 208, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 1, 211, 0, 0, 214, 212, 213, 0, 1, 211, 0, 0, 214, 212, 213, 213, 0, 207, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [212, 0, 1, 213, 0, 0, 214, 214, 212, 0, 1, 213, 0, 0, 214, 214, 0, 209, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 1, 214, 0, 0, 213, 212, 213, 0, 1, 214, 0, 0, 213, 212, 213, 214, 0, 209, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(214) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [212, 0, 1, 214, 0, 0, 213, 207, 212, 0, 1, 214, 0, 0, 213, 207, 212, 0, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [213, 0, 0, 212, 210, 0, 211, 0, 0, 0, 0, 212, 210, 0, 211, 0, 0, 214, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 210, 0, 214, 214, 0, 214, 214, 212, 210, 0, 214, 214, 0, 214, 214, 0, 208, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [212, 0, 1, 214, 0, 0, 213, 212, 212, 0, 1, 214, 0, 0, 213, 212, 212, 0, 207, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [214, 0, 1, 213, 0, 0, 212, 0, 214, 0, 1, 213, 0, 0, 212, 0, 210, 214, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [1, 214, 0, 0, 213, 212, 0, 213, 0, 214, 0, 0, 213, 212, 0, 213, 0, 210, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 1, 212, 0, 0, 213, 213, 212, 0, 1, 212, 0, 0, 213, 213, 212, 0, 207, 211, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 1, 212, 0, 0, 212, 212, 212, 214, 1, 212, 0, 0, 212, 212, 212, 214, 0, 210, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [214, 0, 1, 213, 0, 0, 212, 212, 214, 0, 1, 213, 0, 0, 212, 212, 211, 0, 207, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [213, 0, 1, 212, 0, 0, 212, 0, 212, 0, 1, 212, 0, 0, 212, 0, 212, 213, 0, 209]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [211, 212, 0, 1, 211, 0, 0, 108, 211, 212, 0, 1, 211, 0, 0, 108, 0, 213, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 211, 212, 0, 1, 211, 0, 108, 0, 211, 212, 0, 1, 211, 0, 108, 0, 213, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 213, 213, 0, 1, 212, 0, 213, 0, 213, 213, 0, 1, 212, 0, 213, 108, 0, 211, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [212, 0, 211, 212, 0, 1, 214, 0, 212, 0, 211, 212, 0, 1, 214, 0, 211, 108, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [213, 212, 0, 211, 212, 0, 0, 0, 213, 212, 0, 211, 212, 0, 0, 0, 213, 108, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [212, 213, 0, 214, 214, 0, 1, 43, 213, 213, 0, 214, 214, 0, 1, 43, 213, 0, 0, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [213, 1, 0, 212, 212, 0, 211, 0, 213, 1, 0, 212, 212, 0, 211, 0, 43, 211, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 213, 1, 0, 212, 212, 0, 212, 0, 213, 1, 0, 212, 212, 0, 212, 212, 0, 43, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [213, 0, 0, 212, 1, 0, 213, 210, 213, 0, 0, 212, 1, 0, 213, 210, 0, 212, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 93, 213, 0, 0, 212, 1, 0, 0, 93, 213, 0, 0, 212, 1, 0, 0, 214, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 212, 213, 0, 93, 214, 0, 1, 214, 212, 213, 0, 93, 214, 0, 1, 214, 0, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [214, 164, 0, 213, 213, 0, 93, 0, 214, 164, 0, 213, 213, 0, 93, 0, 1, 211, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 213, 164, 0, 212, 212, 0, 213, 0, 213, 164, 0, 212, 212, 0, 213, 0, 1, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 0, 212, 162, 0, 211, 212, 211, 0, 0, 212, 162, 0, 211, 212, 211, 0, 1, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 213, 164, 0, 212, 212, 212, 212, 0, 213, 164, 0, 212, 212, 212, 212, 0, 1, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 0, 211, 164, 0, 214, 0, 212, 0, 0, 211, 164, 0, 214, 0, 212, 211, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [1, 212, 0, 0, 213, 165, 0, 214, 1, 212, 0, 0, 213, 165, 0, 214, 212, 0, 214, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 1, 212, 0, 0, 214, 0, 212, 0, 1, 212, 0, 0, 214, 0, 0, 213, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(214) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 211, 211, 0, 1, 214, 0, 214, 0, 211, 211, 0, 1, 214, 0, 214, 0, 1, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 213, 212, 0, 212, 212, 1, 0, 0, 213, 212, 0, 212, 212, 1, 212, 0, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 210, 0, 213, 214, 0, 1, 0, 211, 210, 0, 213, 214, 0, 1, 0, 0, 212, 210, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(214) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 213, 213, 0, 1, 212, 0, 212, 0, 213, 213, 0, 1, 212, 0, 212, 0, 0, 212, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(214) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [212, 0, 212, 212, 0, 1, 211, 0, 212, 0, 212, 212, 0, 1, 211, 0, 0, 213, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(214) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 211, 213, 0, 1, 213, 0, 213, 0, 211, 213, 0, 1, 213, 0, 213, 0, 0, 212, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(214) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [212, 0, 212, 212, 0, 1, 212, 214, 212, 0, 212, 212, 0, 1, 212, 214, 0, 0, 213, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [213, 0, 213, 213, 0, 1, 212, 0, 213, 0, 213, 213, 0, 1, 212, 0, 212, 213, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [211, 211, 0, 1, 214, 0, 0, 0, 211, 211, 0, 1, 214, 0, 0, 0, 211, 210, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(214) // min: Some(0) // avg1: 105 // avg2: 105 // 20 samples: [212, 212, 0, 1, 211, 0, 0, 1, 211, 212, 0, 1, 211, 0, 0, 1, 211, 0, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(214) // min: Some(0) // avg1: 105 // avg2: 105 // 20 samples: [211, 210, 0, 212, 214, 0, 1, 0, 211, 210, 0, 212, 214, 0, 1, 0, 1, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 212, 212, 0, 211, 211, 0, 213, 0, 212, 212, 0, 211, 211, 0, 213, 0, 1, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(214) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 212, 210, 0, 211, 213, 0, 0, 0, 212, 210, 0, 211, 213, 0, 212, 213, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(214) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [1, 213, 0, 0, 212, 211, 0, 212, 0, 213, 0, 0, 212, 211, 0, 212, 0, 213, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(212) // min: Some(0) // avg1: 0 // avg2: 0 // 20 samples: [0, 1, 212, 0, 0, 212, 212, 0, 0, 1, 212, 0, 0, 212, 212, 0, 0, 0, 1, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(7) // min: Some(0) // avg1: 0 // avg2: 0 // 20 samples: [0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(7) // min: Some(0) // avg1: 0 // avg2: 0 // 20 samples: [0, 0, 0, 0, 0, 0, 6, 0, 0, 0, 0, 0, 0, 0, 6, 0, 0, 0, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(6) // min: Some(0) // avg1: 0 // avg2: 0 // 20 samples: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(6) // min: Some(0) // avg1: 0 // avg2: 0 // 20 samples: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(5) // min: Some(0) // avg1: 0 // avg2: 0 // 20 samples: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(6) // min: Some(0) // avg1: 0 // avg2: 0 // 20 samples: [0, 0, 0, 4, 0, 0, 0, 0, 0, 0, 0, 4, 0, 0, 0, 0, 0, 0, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(5) // min: Some(0) // avg1: 0 // avg2: 0 // 20 samples: [0, 2, 0, 0, 0, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(6) // min: Some(0) // avg1: 0 // avg2: 0 // 20 samples: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
