<stg><name>applyConvolution</name>


<trans_list>

<trans id="275" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="10" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="16" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln32_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="21" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln32_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="32" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="43" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="31" op_0_bw="32">
<![CDATA[
entry:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %sum_0_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="sum_0_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
entry:2 %sum_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
entry:3 %sum_2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="sum_2_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="31" op_0_bw="32">
<![CDATA[
entry:4 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="32">
<![CDATA[
entry:5 %indvar_flatten12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten12"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %channels_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %channels

]]></Node>
<StgValue><ssdm name="channels_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7 %height_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %height

]]></Node>
<StgValue><ssdm name="height_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %width_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %width

]]></Node>
<StgValue><ssdm name="width_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:9 %output_r_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r_offset

]]></Node>
<StgValue><ssdm name="output_r_offset_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %image_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %image_r

]]></Node>
<StgValue><ssdm name="image_r_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
entry:11 %sum_0_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_0_6_loc"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
entry:12 %sum_1_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_1_6_loc"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
entry:13 %sum_2_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_2_6_loc"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
entry:14 %sum_0_21_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_0_21_loc"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
entry:15 %sum_1_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_1_2_loc"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
entry:16 %sum_2_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_2_2_loc"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="32">
<![CDATA[
entry:17 %trunc_ln6 = trunc i32 %channels_read

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:37 %icmp_ln25 = icmp_sgt  i32 %height_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:39 %cmp222 = icmp_sgt  i32 %channels_read, i32 0

]]></Node>
<StgValue><ssdm name="cmp222"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:45 %icmp_ln25_1 = icmp_ult  i32 %channels_read, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln25_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:58 %select_ln34 = select i1 %icmp_ln25_1, i2 %trunc_ln6, i2 3

]]></Node>
<StgValue><ssdm name="select_ln34"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:59 %empty_25 = select i1 %cmp222, i2 %select_ln34, i2 0

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:66 %store_ln0 = store i64 0, i64 %indvar_flatten12

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:67 %store_ln25 = store i31 0, i31 %y

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:68 %store_ln26 = store i31 0, i31 %x

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="75" st_id="2" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:51 %mul_ln25_1 = mul i32 %width_read, i32 %channels_read

]]></Node>
<StgValue><ssdm name="mul_ln25_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="76" st_id="3" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:51 %mul_ln25_1 = mul i32 %width_read, i32 %channels_read

]]></Node>
<StgValue><ssdm name="mul_ln25_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="77" st_id="4" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:51 %mul_ln25_1 = mul i32 %width_read, i32 %channels_read

]]></Node>
<StgValue><ssdm name="mul_ln25_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="78" st_id="5" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:52 %mul_ln25_2 = mul i32 %mul_ln25_1, i32 %height_read

]]></Node>
<StgValue><ssdm name="mul_ln25_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="79" st_id="6" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:52 %mul_ln25_2 = mul i32 %mul_ln25_1, i32 %height_read

]]></Node>
<StgValue><ssdm name="mul_ln25_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="32">
<![CDATA[
entry:40 %wide_trip_count = zext i32 %channels_read

]]></Node>
<StgValue><ssdm name="wide_trip_count"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="32">
<![CDATA[
entry:43 %wide_trip_count37 = zext i32 %width_read

]]></Node>
<StgValue><ssdm name="wide_trip_count37"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:48 %mul_ln25 = mul i64 %wide_trip_count, i64 %wide_trip_count37

]]></Node>
<StgValue><ssdm name="mul_ln25"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:52 %mul_ln25_2 = mul i32 %mul_ln25_1, i32 %height_read

]]></Node>
<StgValue><ssdm name="mul_ln25_2"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="32">
<![CDATA[
entry:64 %zext_ln6 = zext i32 %height_read

]]></Node>
<StgValue><ssdm name="zext_ln6"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:65 %mul_ln6 = mul i64 %zext_ln6, i64 %wide_trip_count37

]]></Node>
<StgValue><ssdm name="mul_ln6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="86" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:38 %cmp28 = icmp_sgt  i32 %width_read, i32 0

]]></Node>
<StgValue><ssdm name="cmp28"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="33" op_0_bw="32">
<![CDATA[
entry:42 %channels_cast = zext i32 %channels_read

]]></Node>
<StgValue><ssdm name="channels_cast"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:48 %mul_ln25 = mul i64 %wide_trip_count, i64 %wide_trip_count37

]]></Node>
<StgValue><ssdm name="mul_ln25"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:49 %add_ln25 = add i33 %channels_cast, i33 8589934589

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:53 %and_ln25 = and i1 %cmp222, i1 %cmp28

]]></Node>
<StgValue><ssdm name="and_ln25"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:55 %select_ln25 = select i1 %and_ln25, i32 %mul_ln25_2, i32 0

]]></Node>
<StgValue><ssdm name="select_ln25"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:56 %empty = select i1 %icmp_ln25, i32 %select_ln25, i32 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:65 %mul_ln6 = mul i64 %zext_ln6, i64 %wide_trip_count37

]]></Node>
<StgValue><ssdm name="mul_ln6"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:18 %spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14

]]></Node>
<StgValue><ssdm name="spectopmodule_ln6"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 65536, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 65536, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %image_r, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %image_r, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r_offset, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r_offset, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %width

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:30 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %height

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %height, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %height, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:33 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %channels

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %channels, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %channels, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_13, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="63" op_0_bw="32">
<![CDATA[
entry:41 %channels_cast19 = zext i32 %channels_read

]]></Node>
<StgValue><ssdm name="channels_cast19"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="33" op_0_bw="32">
<![CDATA[
entry:44 %zext_ln25 = zext i32 %width_read

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:46 %xor_ln25 = xor i33 %zext_ln25, i33 8589934591

]]></Node>
<StgValue><ssdm name="xor_ln25"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="34" op_0_bw="33">
<![CDATA[
entry:47 %sext_ln25 = sext i33 %xor_ln25

]]></Node>
<StgValue><ssdm name="sext_ln25"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:48 %mul_ln25 = mul i64 %wide_trip_count, i64 %wide_trip_count37

]]></Node>
<StgValue><ssdm name="mul_ln25"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:50 %icmp_ln25_2 = icmp_sgt  i33 %add_ln25, i33 0

]]></Node>
<StgValue><ssdm name="icmp_ln25_2"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
entry:54 %output_r_addr = getelementptr i8 %output_r, i64 %output_r_offset_read

]]></Node>
<StgValue><ssdm name="output_r_addr"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:57 %empty_24 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %output_r_addr, i32 %empty

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="2">
<![CDATA[
entry:60 %zext_ln42 = zext i2 %empty_25

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="33">
<![CDATA[
entry:61 %trunc_ln42 = trunc i33 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:62 %select_ln42 = select i1 %icmp_ln25_2, i32 %trunc_ln42, i32 0

]]></Node>
<StgValue><ssdm name="select_ln42"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:63 %empty_26 = select i1 %cmp222, i32 %select_ln42, i32 0

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:65 %mul_ln6 = mul i64 %zext_ln6, i64 %wide_trip_count37

]]></Node>
<StgValue><ssdm name="mul_ln6"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
entry:69 %br_ln25 = br void %for.body4

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.body4:0 %x_1 = load i31 %x

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body4:1 %indvar_flatten12_load = load i64 %indvar_flatten12

]]></Node>
<StgValue><ssdm name="indvar_flatten12_load"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="31">
<![CDATA[
for.body4:2 %zext_ln26_1 = zext i31 %x_1

]]></Node>
<StgValue><ssdm name="zext_ln26_1"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body4:3 %icmp_ln26 = icmp_slt  i32 %zext_ln26_1, i32 %width_read

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body4:4 %icmp_ln25_3 = icmp_eq  i64 %indvar_flatten12_load, i64 %mul_ln6

]]></Node>
<StgValue><ssdm name="icmp_ln25_3"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body4:5 %add_ln25_3 = add i64 %indvar_flatten12_load, i64 1

]]></Node>
<StgValue><ssdm name="add_ln25_3"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4:6 %br_ln25 = br i1 %icmp_ln25_3, void %for.inc92.loopexit, void %for.end94.loopexit

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
for.inc92.loopexit:0 %sum_0_1_load = load i32 %sum_0_1

]]></Node>
<StgValue><ssdm name="sum_0_1_load"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
for.inc92.loopexit:1 %sum_1_1_load = load i32 %sum_1_1

]]></Node>
<StgValue><ssdm name="sum_1_1_load"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
for.inc92.loopexit:2 %sum_2_1_load = load i32 %sum_2_1

]]></Node>
<StgValue><ssdm name="sum_2_1_load"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc92.loopexit:3 %y_load = load i31 %y

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc92.loopexit:4 %add_ln25_1 = add i31 %y_load, i31 1

]]></Node>
<StgValue><ssdm name="add_ln25_1"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.inc92.loopexit:6 %select_ln25_1 = select i1 %icmp_ln26, i31 %x_1, i31 0

]]></Node>
<StgValue><ssdm name="select_ln25_1"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.inc92.loopexit:7 %select_ln25_2 = select i1 %icmp_ln26, i31 %y_load, i31 %add_ln25_1

]]></Node>
<StgValue><ssdm name="select_ln25_2"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
for.inc92.loopexit:14 %call_ln0 = call void @applyConvolution_Pipeline_1, i32 %sum_2_1_load, i32 %sum_1_1_load, i32 %sum_0_1_load, i32 %sum_2_2_loc, i32 %sum_1_2_loc, i32 %sum_0_21_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="31">
<![CDATA[
for.inc92.loopexit:9 %zext_ln25_2 = zext i31 %select_ln25_2

]]></Node>
<StgValue><ssdm name="zext_ln25_2"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc92.loopexit:10 %mul_ln25_3 = mul i64 %zext_ln25_2, i64 %mul_ln25

]]></Node>
<StgValue><ssdm name="mul_ln25_3"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
for.inc92.loopexit:14 %call_ln0 = call void @applyConvolution_Pipeline_1, i32 %sum_2_1_load, i32 %sum_1_1_load, i32 %sum_0_1_load, i32 %sum_2_2_loc, i32 %sum_1_2_loc, i32 %sum_0_21_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="145" st_id="12" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc92.loopexit:10 %mul_ln25_3 = mul i64 %zext_ln25_2, i64 %mul_ln25

]]></Node>
<StgValue><ssdm name="mul_ln25_3"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="63" op_0_bw="31">
<![CDATA[
for.inc92.loopexit:13 %zext_ln26 = zext i31 %select_ln25_1

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc92.loopexit:18 %mul_ln26 = mul i63 %zext_ln26, i63 %channels_cast19

]]></Node>
<StgValue><ssdm name="mul_ln26"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="148" st_id="13" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc92.loopexit:10 %mul_ln25_3 = mul i64 %zext_ln25_2, i64 %mul_ln25

]]></Node>
<StgValue><ssdm name="mul_ln25_3"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc92.loopexit:18 %mul_ln26 = mul i63 %zext_ln26, i63 %channels_cast19

]]></Node>
<StgValue><ssdm name="mul_ln26"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="150" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc92.loopexit:5 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_25_1_VITIS_LOOP_26_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="31">
<![CDATA[
for.inc92.loopexit:8 %zext_ln25_1 = zext i31 %select_ln25_2

]]></Node>
<StgValue><ssdm name="zext_ln25_1"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc92.loopexit:11 %add_ln25_2 = add i64 %mul_ln25_3, i64 %image_r_read

]]></Node>
<StgValue><ssdm name="add_ln25_2"/></StgValue>
</operation>

<operation id="153" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="31">
<![CDATA[
for.inc92.loopexit:12 %zext_ln26_3 = zext i31 %select_ln25_1

]]></Node>
<StgValue><ssdm name="zext_ln26_3"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc92.loopexit:15 %sum_2_2_loc_load = load i32 %sum_2_2_loc

]]></Node>
<StgValue><ssdm name="sum_2_2_loc_load"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc92.loopexit:16 %sum_1_2_loc_load = load i32 %sum_1_2_loc

]]></Node>
<StgValue><ssdm name="sum_1_2_loc_load"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc92.loopexit:17 %sum_0_21_loc_load = load i32 %sum_0_21_loc

]]></Node>
<StgValue><ssdm name="sum_0_21_loc_load"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc92.loopexit:18 %mul_ln26 = mul i63 %zext_ln26, i63 %channels_cast19

]]></Node>
<StgValue><ssdm name="mul_ln26"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="63">
<![CDATA[
for.inc92.loopexit:19 %zext_ln28 = zext i63 %mul_ln26

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
for.inc92.loopexit:20 %br_ln28 = br void %for.body13

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="160" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
for.body13:2 %ky = phi i3 7, void %for.inc92.loopexit, i3 %select_ln28_5, void %for.inc42

]]></Node>
<StgValue><ssdm name="ky"/></StgValue>
</operation>

<operation id="161" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="3">
<![CDATA[
for.body13:8 %sext_ln28 = sext i3 %ky

]]></Node>
<StgValue><ssdm name="sext_ln28"/></StgValue>
</operation>

<operation id="162" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body13:9 %empty_27 = add i32 %sext_ln28, i32 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="163" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.body13:0 %indvar_flatten = phi i4 0, void %for.inc92.loopexit, i4 %add_ln28_1, void %for.inc42

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.body13:1 %indvar = phi i2 0, void %for.inc92.loopexit, i2 %select_ln28_2, void %for.inc42

]]></Node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="165" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body13:3 %sum_2_5 = phi i32 %sum_2_2_loc_load, void %for.inc92.loopexit, i32 %sum_2_9, void %for.inc42

]]></Node>
<StgValue><ssdm name="sum_2_5"/></StgValue>
</operation>

<operation id="166" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body13:4 %sum_1_5 = phi i32 %sum_1_2_loc_load, void %for.inc92.loopexit, i32 %sum_1_9, void %for.inc42

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="167" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body13:5 %sum_0_5 = phi i32 %sum_0_21_loc_load, void %for.inc92.loopexit, i32 %sum_0_9, void %for.inc42

]]></Node>
<StgValue><ssdm name="sum_0_5"/></StgValue>
</operation>

<operation id="168" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.body13:6 %indvar4 = phi i2 0, void %for.inc92.loopexit, i2 %add_ln29_1, void %for.inc42

]]></Node>
<StgValue><ssdm name="indvar4"/></StgValue>
</operation>

<operation id="169" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
for.body13:7 %kx = phi i3 7, void %for.inc92.loopexit, i3 %add_ln29, void %for.inc42

]]></Node>
<StgValue><ssdm name="kx"/></StgValue>
</operation>

<operation id="170" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body13:10 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="171" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body13:11 %slt = icmp_slt  i32 %empty_27, i32 %height_read

]]></Node>
<StgValue><ssdm name="slt"/></StgValue>
</operation>

<operation id="172" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body13:12 %rev = xor i1 %slt, i1 1

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="173" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body13:13 %or_ln32_1 = or i1 %tmp_3, i1 %rev

]]></Node>
<StgValue><ssdm name="or_ln32_1"/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body13:14 %icmp_ln28 = icmp_eq  i4 %indvar_flatten, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body13:15 %add_ln28_1 = add i4 %indvar_flatten, i4 1

]]></Node>
<StgValue><ssdm name="add_ln28_1"/></StgValue>
</operation>

<operation id="176" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body13:16 %br_ln28 = br i1 %icmp_ln28, void %for.inc45, void %VITIS_LOOP_42_6

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="177" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc45:0 %add_ln28 = add i2 %indvar, i2 1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="178" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc45:3 %icmp_ln29 = icmp_eq  i3 %kx, i3 2

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="179" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc45:4 %select_ln28 = select i1 %icmp_ln29, i2 0, i2 %indvar4

]]></Node>
<StgValue><ssdm name="select_ln28"/></StgValue>
</operation>

<operation id="180" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc45:5 %select_ln28_1 = select i1 %icmp_ln29, i3 7, i3 %kx

]]></Node>
<StgValue><ssdm name="select_ln28_1"/></StgValue>
</operation>

<operation id="181" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc45:6 %indvars_iv_next2317 = add i3 %ky, i3 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next2317"/></StgValue>
</operation>

<operation id="182" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="3">
<![CDATA[
for.inc45:7 %sext_ln28_1 = sext i3 %indvars_iv_next2317

]]></Node>
<StgValue><ssdm name="sext_ln28_1"/></StgValue>
</operation>

<operation id="183" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc45:8 %select_ln28_2 = select i1 %icmp_ln29, i2 %add_ln28, i2 %indvar

]]></Node>
<StgValue><ssdm name="select_ln28_2"/></StgValue>
</operation>

<operation id="184" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:11 %p_mid13 = add i32 %sext_ln28_1, i32 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="p_mid13"/></StgValue>
</operation>

<operation id="185" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc45:12 %indvars_iv_next23_mid1 = add i3 %ky, i3 2

]]></Node>
<StgValue><ssdm name="indvars_iv_next23_mid1"/></StgValue>
</operation>

<operation id="186" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc45:13 %select_ln28_3 = select i1 %icmp_ln29, i3 %indvars_iv_next23_mid1, i3 %indvars_iv_next2317

]]></Node>
<StgValue><ssdm name="select_ln28_3"/></StgValue>
</operation>

<operation id="187" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="2" op_0_bw="3">
<![CDATA[
for.inc45:14 %trunc_ln28 = trunc i3 %select_ln28_3

]]></Node>
<StgValue><ssdm name="trunc_ln28"/></StgValue>
</operation>

<operation id="188" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc45:23 %select_ln28_5 = select i1 %icmp_ln29, i3 %indvars_iv_next2317, i3 %ky

]]></Node>
<StgValue><ssdm name="select_ln28_5"/></StgValue>
</operation>

<operation id="189" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="3">
<![CDATA[
for.inc45:24 %sext_ln29 = sext i3 %select_ln28_1

]]></Node>
<StgValue><ssdm name="sext_ln29"/></StgValue>
</operation>

<operation id="190" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="34" op_0_bw="2">
<![CDATA[
for.inc45:25 %zext_ln29 = zext i2 %select_ln28

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="191" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.inc45:26 %tmp = add i34 %zext_ln29, i34 %sext_ln25

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="192" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:32 %add_ln30_2 = add i32 %sext_ln29, i32 %zext_ln26_3

]]></Node>
<StgValue><ssdm name="add_ln30_2"/></StgValue>
</operation>

<operation id="193" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_42_6:0 %add_ln26 = add i63 %mul_ln26, i63 3

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="194" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_42_6:6 %add_ln26_2 = add i31 %select_ln25_1, i31 1

]]></Node>
<StgValue><ssdm name="add_ln26_2"/></StgValue>
</operation>

<operation id="195" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_42_6:7 %store_ln25 = store i64 %add_ln25_3, i64 %indvar_flatten12

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="196" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_42_6:8 %store_ln25 = store i31 %select_ln25_2, i31 %y

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="197" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_42_6:9 %store_ln0 = store i32 %sum_2_5, i32 %sum_2_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="198" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_42_6:10 %store_ln0 = store i32 %sum_1_5, i32 %sum_1_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="199" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_42_6:11 %store_ln0 = store i32 %sum_0_5, i32 %sum_0_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="200" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_42_6:12 %store_ln26 = store i31 %add_ln26_2, i31 %x

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="201" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="2">
<![CDATA[
for.inc45:9 %zext_ln28_1 = zext i2 %select_ln28_2

]]></Node>
<StgValue><ssdm name="zext_ln28_1"/></StgValue>
</operation>

<operation id="202" st_id="17" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:10 %mul_ln28 = mul i64 %zext_ln28_1, i64 %mul_ln25

]]></Node>
<StgValue><ssdm name="mul_ln28"/></StgValue>
</operation>

<operation id="203" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="3">
<![CDATA[
for.inc45:15 %select_ln28_3_cast43 = zext i3 %select_ln28_3

]]></Node>
<StgValue><ssdm name="select_ln28_3_cast43"/></StgValue>
</operation>

<operation id="204" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc45:16 %tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln28, i2 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="205" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc45:17 %empty_29 = sub i4 %tmp_1, i4 %select_ln28_3_cast43

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="206" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc45:18 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_mid13, i32 31

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="207" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:19 %slt70 = icmp_slt  i32 %p_mid13, i32 %height_read

]]></Node>
<StgValue><ssdm name="slt70"/></StgValue>
</operation>

<operation id="208" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:20 %rev71 = xor i1 %slt70, i1 1

]]></Node>
<StgValue><ssdm name="rev71"/></StgValue>
</operation>

<operation id="209" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:21 %or_ln32_3 = or i1 %tmp_4, i1 %rev71

]]></Node>
<StgValue><ssdm name="or_ln32_3"/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc45:22 %select_ln28_4 = select i1 %icmp_ln29, i1 %or_ln32_3, i1 %or_ln32_1

]]></Node>
<StgValue><ssdm name="select_ln28_4"/></StgValue>
</operation>

<operation id="211" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="34">
<![CDATA[
for.inc45:27 %tmp_cast = sext i34 %tmp

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="212" st_id="17" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:28 %tmp1 = mul i64 %tmp_cast, i64 %wide_trip_count

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="213" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc45:33 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln30_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="214" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:34 %icmp_ln32 = icmp_slt  i32 %add_ln30_2, i32 %width_read

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="215" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:35 %xor_ln32 = xor i1 %icmp_ln32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln32"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:36 %or_ln32 = or i1 %xor_ln32, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="or_ln32"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:37 %or_ln32_2 = or i1 %select_ln28_4, i1 %or_ln32

]]></Node>
<StgValue><ssdm name="or_ln32_2"/></StgValue>
</operation>

<operation id="218" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc45:38 %add_ln29 = add i3 %select_ln28_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="219" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="3">
<![CDATA[
for.inc45:39 %add_ln29_cast = zext i3 %add_ln29

]]></Node>
<StgValue><ssdm name="add_ln29_cast"/></StgValue>
</operation>

<operation id="220" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc45:40 %empty_30 = add i4 %empty_29, i4 %add_ln29_cast

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="221" st_id="18" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:10 %mul_ln28 = mul i64 %zext_ln28_1, i64 %mul_ln25

]]></Node>
<StgValue><ssdm name="mul_ln28"/></StgValue>
</operation>

<operation id="222" st_id="18" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:28 %tmp1 = mul i64 %tmp_cast, i64 %wide_trip_count

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="223" st_id="19" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:10 %mul_ln28 = mul i64 %zext_ln28_1, i64 %mul_ln25

]]></Node>
<StgValue><ssdm name="mul_ln28"/></StgValue>
</operation>

<operation id="224" st_id="19" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:28 %tmp1 = mul i64 %tmp_cast, i64 %wide_trip_count

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="225" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:29 %add_ln30 = add i64 %mul_ln28, i64 %tmp1

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="226" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc45:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_28_3_VITIS_LOOP_29_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="227" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc45:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="228" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:30 %add_ln30_3 = add i64 %add_ln30, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="add_ln30_3"/></StgValue>
</operation>

<operation id="229" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:31 %add_ln30_1 = add i64 %add_ln30_3, i64 %add_ln25_2

]]></Node>
<StgValue><ssdm name="add_ln30_1"/></StgValue>
</operation>

<operation id="230" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="4">
<![CDATA[
for.inc45:41 %p_cast = zext i4 %empty_30

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="231" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:42 %kernel_addr = getelementptr i32 %kernel, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="kernel_addr"/></StgValue>
</operation>

<operation id="232" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc45:43 %br_ln32 = br i1 %or_ln32_2, void %VITIS_LOOP_34_5, void %for.inc42

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="233" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
VITIS_LOOP_34_5:0 %input_r_addr_1 = getelementptr i8 %input_r, i64 %add_ln30_1

]]></Node>
<StgValue><ssdm name="input_r_addr_1"/></StgValue>
</operation>

<operation id="234" st_id="22" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
VITIS_LOOP_34_5:1 %empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr_1, i32 %zext_ln42

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="235" st_id="23" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
VITIS_LOOP_34_5:1 %empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr_1, i32 %zext_ln42

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="236" st_id="24" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
VITIS_LOOP_34_5:1 %empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr_1, i32 %zext_ln42

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="237" st_id="25" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
VITIS_LOOP_34_5:1 %empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr_1, i32 %zext_ln42

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="238" st_id="26" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
VITIS_LOOP_34_5:1 %empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr_1, i32 %zext_ln42

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="239" st_id="27" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
VITIS_LOOP_34_5:1 %empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr_1, i32 %zext_ln42

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="240" st_id="28" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
VITIS_LOOP_34_5:1 %empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr_1, i32 %zext_ln42

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="241" st_id="29" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
VITIS_LOOP_34_5:1 %empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr_1, i32 %zext_ln42

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="242" st_id="29" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_34_5:2 %kernel_load = load i4 %kernel_addr

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="243" st_id="30" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_34_5:2 %kernel_load = load i4 %kernel_addr

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>

<operation id="244" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="32" op_6_bw="64" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0">
<![CDATA[
VITIS_LOOP_34_5:3 %call_ln30 = call void @applyConvolution_Pipeline_VITIS_LOOP_34_5, i32 %sum_2_5, i32 %sum_1_5, i32 %sum_0_5, i8 %input_r, i32 %channels_read, i64 %add_ln30_1, i32 %kernel_load, i32 %sum_2_6_loc, i32 %sum_1_6_loc, i32 %sum_0_6_loc

]]></Node>
<StgValue><ssdm name="call_ln30"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="245" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="32" op_6_bw="64" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0">
<![CDATA[
VITIS_LOOP_34_5:3 %call_ln30 = call void @applyConvolution_Pipeline_VITIS_LOOP_34_5, i32 %sum_2_5, i32 %sum_1_5, i32 %sum_0_5, i8 %input_r, i32 %channels_read, i64 %add_ln30_1, i32 %kernel_load, i32 %sum_2_6_loc, i32 %sum_1_6_loc, i32 %sum_0_6_loc

]]></Node>
<StgValue><ssdm name="call_ln30"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="246" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln32_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_34_5:4 %sum_2_6_loc_load = load i32 %sum_2_6_loc

]]></Node>
<StgValue><ssdm name="sum_2_6_loc_load"/></StgValue>
</operation>

<operation id="247" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln32_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_34_5:5 %sum_1_6_loc_load = load i32 %sum_1_6_loc

]]></Node>
<StgValue><ssdm name="sum_1_6_loc_load"/></StgValue>
</operation>

<operation id="248" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln32_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_34_5:6 %sum_0_6_loc_load = load i32 %sum_0_6_loc

]]></Node>
<StgValue><ssdm name="sum_0_6_loc_load"/></StgValue>
</operation>

<operation id="249" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln32_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_34_5:7 %br_ln0 = br void %for.inc42

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="250" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc42:0 %sum_2_9 = phi i32 %sum_2_6_loc_load, void %VITIS_LOOP_34_5, i32 %sum_2_5, void %for.inc45

]]></Node>
<StgValue><ssdm name="sum_2_9"/></StgValue>
</operation>

<operation id="251" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc42:1 %sum_1_9 = phi i32 %sum_1_6_loc_load, void %VITIS_LOOP_34_5, i32 %sum_1_5, void %for.inc45

]]></Node>
<StgValue><ssdm name="sum_1_9"/></StgValue>
</operation>

<operation id="252" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc42:2 %sum_0_9 = phi i32 %sum_0_6_loc_load, void %VITIS_LOOP_34_5, i32 %sum_0_5, void %for.inc45

]]></Node>
<StgValue><ssdm name="sum_0_9"/></StgValue>
</operation>

<operation id="253" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc42:3 %add_ln29_1 = add i2 %select_ln28, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29_1"/></StgValue>
</operation>

<operation id="254" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
for.inc42:4 %br_ln29 = br void %for.body13

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="255" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_42_6:1 %zext_ln26_2 = zext i63 %add_ln26

]]></Node>
<StgValue><ssdm name="zext_ln26_2"/></StgValue>
</operation>

<operation id="256" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_42_6:2 %add_ln26_1 = add i64 %zext_ln26_2, i64 %add_ln25_2

]]></Node>
<StgValue><ssdm name="add_ln26_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="257" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
VITIS_LOOP_42_6:3 %input_r_addr = getelementptr i8 %input_r, i64 %add_ln26_1

]]></Node>
<StgValue><ssdm name="input_r_addr"/></StgValue>
</operation>

<operation id="258" st_id="34" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_6:4 %empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr, i32 %empty_26

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="259" st_id="35" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_6:4 %empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr, i32 %empty_26

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="260" st_id="36" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_6:4 %empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr, i32 %empty_26

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="261" st_id="37" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_6:4 %empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr, i32 %empty_26

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="262" st_id="38" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_6:4 %empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr, i32 %empty_26

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="263" st_id="39" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_6:4 %empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr, i32 %empty_26

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="264" st_id="40" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_6:4 %empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr, i32 %empty_26

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="265" st_id="41" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_6:4 %empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr, i32 %empty_26

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="266" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_42_6:5 %call_ln26 = call void @applyConvolution_Pipeline_VITIS_LOOP_42_6, i8 %output_r, i8 %input_r, i32 %channels_read, i32 %sum_0_5, i32 %sum_1_5, i32 %sum_2_5, i64 %output_r_offset_read, i64 %add_ln26_1

]]></Node>
<StgValue><ssdm name="call_ln26"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="267" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_42_6:5 %call_ln26 = call void @applyConvolution_Pipeline_VITIS_LOOP_42_6, i8 %output_r, i8 %input_r, i32 %channels_read, i32 %sum_0_5, i32 %sum_1_5, i32 %sum_2_5, i64 %output_r_offset_read, i64 %add_ln26_1

]]></Node>
<StgValue><ssdm name="call_ln26"/></StgValue>
</operation>

<operation id="268" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_42_6:13 %br_ln26 = br void %for.body4

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="269" st_id="44" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
for.end94.loopexit:0 %empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %output_r_addr

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="270" st_id="45" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
for.end94.loopexit:0 %empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %output_r_addr

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="271" st_id="46" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
for.end94.loopexit:0 %empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %output_r_addr

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="272" st_id="47" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
for.end94.loopexit:0 %empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %output_r_addr

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="273" st_id="48" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
for.end94.loopexit:0 %empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %output_r_addr

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="274" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0">
<![CDATA[
for.end94.loopexit:1 %ret_ln53 = ret

]]></Node>
<StgValue><ssdm name="ret_ln53"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
