# MemCompose

A tool for automatically replacing 2-D register array declarations defined in Verilog to synchronous memories generated by the OpenRAM compiler  

# Citation

This project uses PyVerilog (https://github.com/PyHDI/Pyverilog)
