fifo_uart_tx.v,verilog,xil_defaultlib,../../../../thinpad_top.srcs/sources_1/ip/fifo_uart_tx/sim/fifo_uart_tx.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
