
LAB2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002710  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  0800281c  0800281c  0001281c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002844  08002844  00020030  2**0
                  CONTENTS
  4 .ARM          00000000  08002844  08002844  00020030  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002844  08002844  00020030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002844  08002844  00012844  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002848  08002848  00012848  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000030  20000000  0800284c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c0  20000030  0800287c  00020030  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000f0  0800287c  000200f0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008a31  00000000  00000000  00020059  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000171a  00000000  00000000  00028a8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000990  00000000  00000000  0002a1a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008c8  00000000  00000000  0002ab38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016570  00000000  00000000  0002b400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b196  00000000  00000000  00041970  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008233d  00000000  00000000  0004cb06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000cee43  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000026c0  00000000  00000000  000cee98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000030 	.word	0x20000030
 8000128:	00000000 	.word	0x00000000
 800012c:	08002804 	.word	0x08002804

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000034 	.word	0x20000034
 8000148:	08002804 	.word	0x08002804

0800014c <updateLEDMatrix>:
	int index_led_matrix = 0;
	uint8_t matrix_buffer[8] = {0b00000000, 0b00011000, 0b00100100, 0b01000010, 0b01111110, 0b01000010, 0b01000010, 0b01000010};
	uint8_t space1 = 0b00000000, space2 = 0b00000000, space3 = 0b00000000, temp = 0b00000000;


	void updateLEDMatrix(int index) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	2b07      	cmp	r3, #7
 8000158:	f200 851f 	bhi.w	8000b9a <updateLEDMatrix+0xa4e>
 800015c:	a201      	add	r2, pc, #4	; (adr r2, 8000164 <updateLEDMatrix+0x18>)
 800015e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000162:	bf00      	nop
 8000164:	08000185 	.word	0x08000185
 8000168:	080002c5 	.word	0x080002c5
 800016c:	08000411 	.word	0x08000411
 8000170:	0800054f 	.word	0x0800054f
 8000174:	08000699 	.word	0x08000699
 8000178:	080007d7 	.word	0x080007d7
 800017c:	08000921 	.word	0x08000921
 8000180:	08000a5f 	.word	0x08000a5f
	    switch (index) {
	        case 0:
	            // Set the appropriate bits in matrix_buffer for character "A"
	        	HAL_GPIO_WritePin(ROW0_GPIO_Port, ROW0_Pin, RESET);
 8000184:	2200      	movs	r2, #0
 8000186:	f44f 7180 	mov.w	r1, #256	; 0x100
 800018a:	489e      	ldr	r0, [pc, #632]	; (8000404 <updateLEDMatrix+0x2b8>)
 800018c:	f001 fb24 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW1_GPIO_Port, ROW1_Pin, SET);
 8000190:	2201      	movs	r2, #1
 8000192:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000196:	489b      	ldr	r0, [pc, #620]	; (8000404 <updateLEDMatrix+0x2b8>)
 8000198:	f001 fb1e 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW2_GPIO_Port, ROW2_Pin, SET);
 800019c:	2201      	movs	r2, #1
 800019e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80001a2:	4898      	ldr	r0, [pc, #608]	; (8000404 <updateLEDMatrix+0x2b8>)
 80001a4:	f001 fb18 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, SET);
 80001a8:	2201      	movs	r2, #1
 80001aa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80001ae:	4895      	ldr	r0, [pc, #596]	; (8000404 <updateLEDMatrix+0x2b8>)
 80001b0:	f001 fb12 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW4_GPIO_Port, ROW4_Pin, SET);
 80001b4:	2201      	movs	r2, #1
 80001b6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80001ba:	4892      	ldr	r0, [pc, #584]	; (8000404 <updateLEDMatrix+0x2b8>)
 80001bc:	f001 fb0c 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW5_GPIO_Port, ROW5_Pin, SET);
 80001c0:	2201      	movs	r2, #1
 80001c2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001c6:	488f      	ldr	r0, [pc, #572]	; (8000404 <updateLEDMatrix+0x2b8>)
 80001c8:	f001 fb06 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW6_GPIO_Port, ROW6_Pin, SET);
 80001cc:	2201      	movs	r2, #1
 80001ce:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80001d2:	488c      	ldr	r0, [pc, #560]	; (8000404 <updateLEDMatrix+0x2b8>)
 80001d4:	f001 fb00 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW7_GPIO_Port, ROW7_Pin, SET);
 80001d8:	2201      	movs	r2, #1
 80001da:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80001de:	4889      	ldr	r0, [pc, #548]	; (8000404 <updateLEDMatrix+0x2b8>)
 80001e0:	f001 fafa 	bl	80017d8 <HAL_GPIO_WritePin>

	        	if ((matrix_buffer[index] & 0b00000001) ) HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, 0);
 80001e4:	4a88      	ldr	r2, [pc, #544]	; (8000408 <updateLEDMatrix+0x2bc>)
 80001e6:	687b      	ldr	r3, [r7, #4]
 80001e8:	4413      	add	r3, r2
 80001ea:	781b      	ldrb	r3, [r3, #0]
 80001ec:	f003 0301 	and.w	r3, r3, #1
 80001f0:	2b00      	cmp	r3, #0
 80001f2:	d004      	beq.n	80001fe <updateLEDMatrix+0xb2>
 80001f4:	2200      	movs	r2, #0
 80001f6:	2104      	movs	r1, #4
 80001f8:	4884      	ldr	r0, [pc, #528]	; (800040c <updateLEDMatrix+0x2c0>)
 80001fa:	f001 faed 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00000010) ) HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, 0);
 80001fe:	4a82      	ldr	r2, [pc, #520]	; (8000408 <updateLEDMatrix+0x2bc>)
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	4413      	add	r3, r2
 8000204:	781b      	ldrb	r3, [r3, #0]
 8000206:	f003 0302 	and.w	r3, r3, #2
 800020a:	2b00      	cmp	r3, #0
 800020c:	d004      	beq.n	8000218 <updateLEDMatrix+0xcc>
 800020e:	2200      	movs	r2, #0
 8000210:	2108      	movs	r1, #8
 8000212:	487e      	ldr	r0, [pc, #504]	; (800040c <updateLEDMatrix+0x2c0>)
 8000214:	f001 fae0 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00000100) ) HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, 0);
 8000218:	4a7b      	ldr	r2, [pc, #492]	; (8000408 <updateLEDMatrix+0x2bc>)
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	4413      	add	r3, r2
 800021e:	781b      	ldrb	r3, [r3, #0]
 8000220:	f003 0304 	and.w	r3, r3, #4
 8000224:	2b00      	cmp	r3, #0
 8000226:	d005      	beq.n	8000234 <updateLEDMatrix+0xe8>
 8000228:	2200      	movs	r2, #0
 800022a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800022e:	4877      	ldr	r0, [pc, #476]	; (800040c <updateLEDMatrix+0x2c0>)
 8000230:	f001 fad2 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00001000) ) HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, 0);
 8000234:	4a74      	ldr	r2, [pc, #464]	; (8000408 <updateLEDMatrix+0x2bc>)
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	4413      	add	r3, r2
 800023a:	781b      	ldrb	r3, [r3, #0]
 800023c:	f003 0308 	and.w	r3, r3, #8
 8000240:	2b00      	cmp	r3, #0
 8000242:	d005      	beq.n	8000250 <updateLEDMatrix+0x104>
 8000244:	2200      	movs	r2, #0
 8000246:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800024a:	4870      	ldr	r0, [pc, #448]	; (800040c <updateLEDMatrix+0x2c0>)
 800024c:	f001 fac4 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00010000) ) HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, 0);
 8000250:	4a6d      	ldr	r2, [pc, #436]	; (8000408 <updateLEDMatrix+0x2bc>)
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	4413      	add	r3, r2
 8000256:	781b      	ldrb	r3, [r3, #0]
 8000258:	f003 0310 	and.w	r3, r3, #16
 800025c:	2b00      	cmp	r3, #0
 800025e:	d005      	beq.n	800026c <updateLEDMatrix+0x120>
 8000260:	2200      	movs	r2, #0
 8000262:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000266:	4869      	ldr	r0, [pc, #420]	; (800040c <updateLEDMatrix+0x2c0>)
 8000268:	f001 fab6 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00100000) ) HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, 0);
 800026c:	4a66      	ldr	r2, [pc, #408]	; (8000408 <updateLEDMatrix+0x2bc>)
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	4413      	add	r3, r2
 8000272:	781b      	ldrb	r3, [r3, #0]
 8000274:	f003 0320 	and.w	r3, r3, #32
 8000278:	2b00      	cmp	r3, #0
 800027a:	d005      	beq.n	8000288 <updateLEDMatrix+0x13c>
 800027c:	2200      	movs	r2, #0
 800027e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000282:	4862      	ldr	r0, [pc, #392]	; (800040c <updateLEDMatrix+0x2c0>)
 8000284:	f001 faa8 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b01000000) ) HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, 0);
 8000288:	4a5f      	ldr	r2, [pc, #380]	; (8000408 <updateLEDMatrix+0x2bc>)
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	4413      	add	r3, r2
 800028e:	781b      	ldrb	r3, [r3, #0]
 8000290:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000294:	2b00      	cmp	r3, #0
 8000296:	d005      	beq.n	80002a4 <updateLEDMatrix+0x158>
 8000298:	2200      	movs	r2, #0
 800029a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800029e:	485b      	ldr	r0, [pc, #364]	; (800040c <updateLEDMatrix+0x2c0>)
 80002a0:	f001 fa9a 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b10000000) ) HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, 0);
 80002a4:	4a58      	ldr	r2, [pc, #352]	; (8000408 <updateLEDMatrix+0x2bc>)
 80002a6:	687b      	ldr	r3, [r7, #4]
 80002a8:	4413      	add	r3, r2
 80002aa:	781b      	ldrb	r3, [r3, #0]
 80002ac:	b25b      	sxtb	r3, r3
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	f280 8475 	bge.w	8000b9e <updateLEDMatrix+0xa52>
 80002b4:	2200      	movs	r2, #0
 80002b6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80002ba:	4854      	ldr	r0, [pc, #336]	; (800040c <updateLEDMatrix+0x2c0>)
 80002bc:	f001 fa8c 	bl	80017d8 <HAL_GPIO_WritePin>
	            break;
 80002c0:	f000 bc6d 	b.w	8000b9e <updateLEDMatrix+0xa52>
	        case 1:
	        	HAL_GPIO_WritePin(ROW0_GPIO_Port, ROW0_Pin, SET);
 80002c4:	2201      	movs	r2, #1
 80002c6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80002ca:	484e      	ldr	r0, [pc, #312]	; (8000404 <updateLEDMatrix+0x2b8>)
 80002cc:	f001 fa84 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW1_GPIO_Port, ROW1_Pin, RESET);
 80002d0:	2200      	movs	r2, #0
 80002d2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80002d6:	484b      	ldr	r0, [pc, #300]	; (8000404 <updateLEDMatrix+0x2b8>)
 80002d8:	f001 fa7e 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW2_GPIO_Port, ROW2_Pin, SET);
 80002dc:	2201      	movs	r2, #1
 80002de:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80002e2:	4848      	ldr	r0, [pc, #288]	; (8000404 <updateLEDMatrix+0x2b8>)
 80002e4:	f001 fa78 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, SET);
 80002e8:	2201      	movs	r2, #1
 80002ea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80002ee:	4845      	ldr	r0, [pc, #276]	; (8000404 <updateLEDMatrix+0x2b8>)
 80002f0:	f001 fa72 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW4_GPIO_Port, ROW4_Pin, SET);
 80002f4:	2201      	movs	r2, #1
 80002f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80002fa:	4842      	ldr	r0, [pc, #264]	; (8000404 <updateLEDMatrix+0x2b8>)
 80002fc:	f001 fa6c 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW5_GPIO_Port, ROW5_Pin, SET);
 8000300:	2201      	movs	r2, #1
 8000302:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000306:	483f      	ldr	r0, [pc, #252]	; (8000404 <updateLEDMatrix+0x2b8>)
 8000308:	f001 fa66 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW6_GPIO_Port, ROW6_Pin, SET);
 800030c:	2201      	movs	r2, #1
 800030e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000312:	483c      	ldr	r0, [pc, #240]	; (8000404 <updateLEDMatrix+0x2b8>)
 8000314:	f001 fa60 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW7_GPIO_Port, ROW7_Pin, SET);
 8000318:	2201      	movs	r2, #1
 800031a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800031e:	4839      	ldr	r0, [pc, #228]	; (8000404 <updateLEDMatrix+0x2b8>)
 8000320:	f001 fa5a 	bl	80017d8 <HAL_GPIO_WritePin>

	        	if ((matrix_buffer[index] & 0b00000001) ) HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, 0);
 8000324:	4a38      	ldr	r2, [pc, #224]	; (8000408 <updateLEDMatrix+0x2bc>)
 8000326:	687b      	ldr	r3, [r7, #4]
 8000328:	4413      	add	r3, r2
 800032a:	781b      	ldrb	r3, [r3, #0]
 800032c:	f003 0301 	and.w	r3, r3, #1
 8000330:	2b00      	cmp	r3, #0
 8000332:	d004      	beq.n	800033e <updateLEDMatrix+0x1f2>
 8000334:	2200      	movs	r2, #0
 8000336:	2104      	movs	r1, #4
 8000338:	4834      	ldr	r0, [pc, #208]	; (800040c <updateLEDMatrix+0x2c0>)
 800033a:	f001 fa4d 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00000010) ) HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, 0);
 800033e:	4a32      	ldr	r2, [pc, #200]	; (8000408 <updateLEDMatrix+0x2bc>)
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	4413      	add	r3, r2
 8000344:	781b      	ldrb	r3, [r3, #0]
 8000346:	f003 0302 	and.w	r3, r3, #2
 800034a:	2b00      	cmp	r3, #0
 800034c:	d004      	beq.n	8000358 <updateLEDMatrix+0x20c>
 800034e:	2200      	movs	r2, #0
 8000350:	2108      	movs	r1, #8
 8000352:	482e      	ldr	r0, [pc, #184]	; (800040c <updateLEDMatrix+0x2c0>)
 8000354:	f001 fa40 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00000100) ) HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, 0);
 8000358:	4a2b      	ldr	r2, [pc, #172]	; (8000408 <updateLEDMatrix+0x2bc>)
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	4413      	add	r3, r2
 800035e:	781b      	ldrb	r3, [r3, #0]
 8000360:	f003 0304 	and.w	r3, r3, #4
 8000364:	2b00      	cmp	r3, #0
 8000366:	d005      	beq.n	8000374 <updateLEDMatrix+0x228>
 8000368:	2200      	movs	r2, #0
 800036a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800036e:	4827      	ldr	r0, [pc, #156]	; (800040c <updateLEDMatrix+0x2c0>)
 8000370:	f001 fa32 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00001000) ) HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, 0);
 8000374:	4a24      	ldr	r2, [pc, #144]	; (8000408 <updateLEDMatrix+0x2bc>)
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	4413      	add	r3, r2
 800037a:	781b      	ldrb	r3, [r3, #0]
 800037c:	f003 0308 	and.w	r3, r3, #8
 8000380:	2b00      	cmp	r3, #0
 8000382:	d005      	beq.n	8000390 <updateLEDMatrix+0x244>
 8000384:	2200      	movs	r2, #0
 8000386:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800038a:	4820      	ldr	r0, [pc, #128]	; (800040c <updateLEDMatrix+0x2c0>)
 800038c:	f001 fa24 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00010000) ) HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, 0);
 8000390:	4a1d      	ldr	r2, [pc, #116]	; (8000408 <updateLEDMatrix+0x2bc>)
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	4413      	add	r3, r2
 8000396:	781b      	ldrb	r3, [r3, #0]
 8000398:	f003 0310 	and.w	r3, r3, #16
 800039c:	2b00      	cmp	r3, #0
 800039e:	d005      	beq.n	80003ac <updateLEDMatrix+0x260>
 80003a0:	2200      	movs	r2, #0
 80003a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80003a6:	4819      	ldr	r0, [pc, #100]	; (800040c <updateLEDMatrix+0x2c0>)
 80003a8:	f001 fa16 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00100000) ) HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, 0);
 80003ac:	4a16      	ldr	r2, [pc, #88]	; (8000408 <updateLEDMatrix+0x2bc>)
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	4413      	add	r3, r2
 80003b2:	781b      	ldrb	r3, [r3, #0]
 80003b4:	f003 0320 	and.w	r3, r3, #32
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	d005      	beq.n	80003c8 <updateLEDMatrix+0x27c>
 80003bc:	2200      	movs	r2, #0
 80003be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003c2:	4812      	ldr	r0, [pc, #72]	; (800040c <updateLEDMatrix+0x2c0>)
 80003c4:	f001 fa08 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b01000000) ) HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, 0);
 80003c8:	4a0f      	ldr	r2, [pc, #60]	; (8000408 <updateLEDMatrix+0x2bc>)
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	4413      	add	r3, r2
 80003ce:	781b      	ldrb	r3, [r3, #0]
 80003d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80003d4:	2b00      	cmp	r3, #0
 80003d6:	d005      	beq.n	80003e4 <updateLEDMatrix+0x298>
 80003d8:	2200      	movs	r2, #0
 80003da:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80003de:	480b      	ldr	r0, [pc, #44]	; (800040c <updateLEDMatrix+0x2c0>)
 80003e0:	f001 f9fa 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b10000000) ) HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, 0);
 80003e4:	4a08      	ldr	r2, [pc, #32]	; (8000408 <updateLEDMatrix+0x2bc>)
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	4413      	add	r3, r2
 80003ea:	781b      	ldrb	r3, [r3, #0]
 80003ec:	b25b      	sxtb	r3, r3
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	f280 83d7 	bge.w	8000ba2 <updateLEDMatrix+0xa56>
 80003f4:	2200      	movs	r2, #0
 80003f6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80003fa:	4804      	ldr	r0, [pc, #16]	; (800040c <updateLEDMatrix+0x2c0>)
 80003fc:	f001 f9ec 	bl	80017d8 <HAL_GPIO_WritePin>
	        	break;
 8000400:	e3cf      	b.n	8000ba2 <updateLEDMatrix+0xa56>
 8000402:	bf00      	nop
 8000404:	40010c00 	.word	0x40010c00
 8000408:	2000001c 	.word	0x2000001c
 800040c:	40010800 	.word	0x40010800
	        case 2:
	        	HAL_GPIO_WritePin(ROW0_GPIO_Port, ROW0_Pin, SET);
 8000410:	2201      	movs	r2, #1
 8000412:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000416:	489d      	ldr	r0, [pc, #628]	; (800068c <updateLEDMatrix+0x540>)
 8000418:	f001 f9de 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW1_GPIO_Port, ROW1_Pin, SET);
 800041c:	2201      	movs	r2, #1
 800041e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000422:	489a      	ldr	r0, [pc, #616]	; (800068c <updateLEDMatrix+0x540>)
 8000424:	f001 f9d8 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW2_GPIO_Port, ROW2_Pin, RESET);
 8000428:	2200      	movs	r2, #0
 800042a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800042e:	4897      	ldr	r0, [pc, #604]	; (800068c <updateLEDMatrix+0x540>)
 8000430:	f001 f9d2 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, SET);
 8000434:	2201      	movs	r2, #1
 8000436:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800043a:	4894      	ldr	r0, [pc, #592]	; (800068c <updateLEDMatrix+0x540>)
 800043c:	f001 f9cc 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW4_GPIO_Port, ROW4_Pin, SET);
 8000440:	2201      	movs	r2, #1
 8000442:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000446:	4891      	ldr	r0, [pc, #580]	; (800068c <updateLEDMatrix+0x540>)
 8000448:	f001 f9c6 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW5_GPIO_Port, ROW5_Pin, SET);
 800044c:	2201      	movs	r2, #1
 800044e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000452:	488e      	ldr	r0, [pc, #568]	; (800068c <updateLEDMatrix+0x540>)
 8000454:	f001 f9c0 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW6_GPIO_Port, ROW6_Pin, SET);
 8000458:	2201      	movs	r2, #1
 800045a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800045e:	488b      	ldr	r0, [pc, #556]	; (800068c <updateLEDMatrix+0x540>)
 8000460:	f001 f9ba 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW7_GPIO_Port, ROW7_Pin, SET);
 8000464:	2201      	movs	r2, #1
 8000466:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800046a:	4888      	ldr	r0, [pc, #544]	; (800068c <updateLEDMatrix+0x540>)
 800046c:	f001 f9b4 	bl	80017d8 <HAL_GPIO_WritePin>

	        	if ((matrix_buffer[index] & 0b00000001) ) HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, 0);
 8000470:	4a87      	ldr	r2, [pc, #540]	; (8000690 <updateLEDMatrix+0x544>)
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	4413      	add	r3, r2
 8000476:	781b      	ldrb	r3, [r3, #0]
 8000478:	f003 0301 	and.w	r3, r3, #1
 800047c:	2b00      	cmp	r3, #0
 800047e:	d004      	beq.n	800048a <updateLEDMatrix+0x33e>
 8000480:	2200      	movs	r2, #0
 8000482:	2104      	movs	r1, #4
 8000484:	4883      	ldr	r0, [pc, #524]	; (8000694 <updateLEDMatrix+0x548>)
 8000486:	f001 f9a7 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00000010) ) HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, 0);
 800048a:	4a81      	ldr	r2, [pc, #516]	; (8000690 <updateLEDMatrix+0x544>)
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	4413      	add	r3, r2
 8000490:	781b      	ldrb	r3, [r3, #0]
 8000492:	f003 0302 	and.w	r3, r3, #2
 8000496:	2b00      	cmp	r3, #0
 8000498:	d004      	beq.n	80004a4 <updateLEDMatrix+0x358>
 800049a:	2200      	movs	r2, #0
 800049c:	2108      	movs	r1, #8
 800049e:	487d      	ldr	r0, [pc, #500]	; (8000694 <updateLEDMatrix+0x548>)
 80004a0:	f001 f99a 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00000100) ) HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, 0);
 80004a4:	4a7a      	ldr	r2, [pc, #488]	; (8000690 <updateLEDMatrix+0x544>)
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	4413      	add	r3, r2
 80004aa:	781b      	ldrb	r3, [r3, #0]
 80004ac:	f003 0304 	and.w	r3, r3, #4
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	d005      	beq.n	80004c0 <updateLEDMatrix+0x374>
 80004b4:	2200      	movs	r2, #0
 80004b6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80004ba:	4876      	ldr	r0, [pc, #472]	; (8000694 <updateLEDMatrix+0x548>)
 80004bc:	f001 f98c 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00001000) ) HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, 0);
 80004c0:	4a73      	ldr	r2, [pc, #460]	; (8000690 <updateLEDMatrix+0x544>)
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	4413      	add	r3, r2
 80004c6:	781b      	ldrb	r3, [r3, #0]
 80004c8:	f003 0308 	and.w	r3, r3, #8
 80004cc:	2b00      	cmp	r3, #0
 80004ce:	d005      	beq.n	80004dc <updateLEDMatrix+0x390>
 80004d0:	2200      	movs	r2, #0
 80004d2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80004d6:	486f      	ldr	r0, [pc, #444]	; (8000694 <updateLEDMatrix+0x548>)
 80004d8:	f001 f97e 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00010000) ) HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, 0);
 80004dc:	4a6c      	ldr	r2, [pc, #432]	; (8000690 <updateLEDMatrix+0x544>)
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	4413      	add	r3, r2
 80004e2:	781b      	ldrb	r3, [r3, #0]
 80004e4:	f003 0310 	and.w	r3, r3, #16
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d005      	beq.n	80004f8 <updateLEDMatrix+0x3ac>
 80004ec:	2200      	movs	r2, #0
 80004ee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80004f2:	4868      	ldr	r0, [pc, #416]	; (8000694 <updateLEDMatrix+0x548>)
 80004f4:	f001 f970 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00100000) ) HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, 0);
 80004f8:	4a65      	ldr	r2, [pc, #404]	; (8000690 <updateLEDMatrix+0x544>)
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	4413      	add	r3, r2
 80004fe:	781b      	ldrb	r3, [r3, #0]
 8000500:	f003 0320 	and.w	r3, r3, #32
 8000504:	2b00      	cmp	r3, #0
 8000506:	d005      	beq.n	8000514 <updateLEDMatrix+0x3c8>
 8000508:	2200      	movs	r2, #0
 800050a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800050e:	4861      	ldr	r0, [pc, #388]	; (8000694 <updateLEDMatrix+0x548>)
 8000510:	f001 f962 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b01000000) ) HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, 0);
 8000514:	4a5e      	ldr	r2, [pc, #376]	; (8000690 <updateLEDMatrix+0x544>)
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	4413      	add	r3, r2
 800051a:	781b      	ldrb	r3, [r3, #0]
 800051c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000520:	2b00      	cmp	r3, #0
 8000522:	d005      	beq.n	8000530 <updateLEDMatrix+0x3e4>
 8000524:	2200      	movs	r2, #0
 8000526:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800052a:	485a      	ldr	r0, [pc, #360]	; (8000694 <updateLEDMatrix+0x548>)
 800052c:	f001 f954 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b10000000) ) HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, 0);
 8000530:	4a57      	ldr	r2, [pc, #348]	; (8000690 <updateLEDMatrix+0x544>)
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	4413      	add	r3, r2
 8000536:	781b      	ldrb	r3, [r3, #0]
 8000538:	b25b      	sxtb	r3, r3
 800053a:	2b00      	cmp	r3, #0
 800053c:	f280 8333 	bge.w	8000ba6 <updateLEDMatrix+0xa5a>
 8000540:	2200      	movs	r2, #0
 8000542:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000546:	4853      	ldr	r0, [pc, #332]	; (8000694 <updateLEDMatrix+0x548>)
 8000548:	f001 f946 	bl	80017d8 <HAL_GPIO_WritePin>
	        	break;
 800054c:	e32b      	b.n	8000ba6 <updateLEDMatrix+0xa5a>
	        case 3:
	        	HAL_GPIO_WritePin(ROW0_GPIO_Port, ROW0_Pin, SET);
 800054e:	2201      	movs	r2, #1
 8000550:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000554:	484d      	ldr	r0, [pc, #308]	; (800068c <updateLEDMatrix+0x540>)
 8000556:	f001 f93f 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW1_GPIO_Port, ROW1_Pin, SET);
 800055a:	2201      	movs	r2, #1
 800055c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000560:	484a      	ldr	r0, [pc, #296]	; (800068c <updateLEDMatrix+0x540>)
 8000562:	f001 f939 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW2_GPIO_Port, ROW2_Pin, SET);
 8000566:	2201      	movs	r2, #1
 8000568:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800056c:	4847      	ldr	r0, [pc, #284]	; (800068c <updateLEDMatrix+0x540>)
 800056e:	f001 f933 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, RESET);
 8000572:	2200      	movs	r2, #0
 8000574:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000578:	4844      	ldr	r0, [pc, #272]	; (800068c <updateLEDMatrix+0x540>)
 800057a:	f001 f92d 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW4_GPIO_Port, ROW4_Pin, SET);
 800057e:	2201      	movs	r2, #1
 8000580:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000584:	4841      	ldr	r0, [pc, #260]	; (800068c <updateLEDMatrix+0x540>)
 8000586:	f001 f927 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW5_GPIO_Port, ROW5_Pin, SET);
 800058a:	2201      	movs	r2, #1
 800058c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000590:	483e      	ldr	r0, [pc, #248]	; (800068c <updateLEDMatrix+0x540>)
 8000592:	f001 f921 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW6_GPIO_Port, ROW6_Pin, SET);
 8000596:	2201      	movs	r2, #1
 8000598:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800059c:	483b      	ldr	r0, [pc, #236]	; (800068c <updateLEDMatrix+0x540>)
 800059e:	f001 f91b 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW7_GPIO_Port, ROW7_Pin, SET);
 80005a2:	2201      	movs	r2, #1
 80005a4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80005a8:	4838      	ldr	r0, [pc, #224]	; (800068c <updateLEDMatrix+0x540>)
 80005aa:	f001 f915 	bl	80017d8 <HAL_GPIO_WritePin>

	        	if ((matrix_buffer[index] & 0b00000001) ) HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, 0);
 80005ae:	4a38      	ldr	r2, [pc, #224]	; (8000690 <updateLEDMatrix+0x544>)
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	4413      	add	r3, r2
 80005b4:	781b      	ldrb	r3, [r3, #0]
 80005b6:	f003 0301 	and.w	r3, r3, #1
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d004      	beq.n	80005c8 <updateLEDMatrix+0x47c>
 80005be:	2200      	movs	r2, #0
 80005c0:	2104      	movs	r1, #4
 80005c2:	4834      	ldr	r0, [pc, #208]	; (8000694 <updateLEDMatrix+0x548>)
 80005c4:	f001 f908 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00000010) ) HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, 0);
 80005c8:	4a31      	ldr	r2, [pc, #196]	; (8000690 <updateLEDMatrix+0x544>)
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	4413      	add	r3, r2
 80005ce:	781b      	ldrb	r3, [r3, #0]
 80005d0:	f003 0302 	and.w	r3, r3, #2
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d004      	beq.n	80005e2 <updateLEDMatrix+0x496>
 80005d8:	2200      	movs	r2, #0
 80005da:	2108      	movs	r1, #8
 80005dc:	482d      	ldr	r0, [pc, #180]	; (8000694 <updateLEDMatrix+0x548>)
 80005de:	f001 f8fb 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00000100) ) HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, 0);
 80005e2:	4a2b      	ldr	r2, [pc, #172]	; (8000690 <updateLEDMatrix+0x544>)
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	4413      	add	r3, r2
 80005e8:	781b      	ldrb	r3, [r3, #0]
 80005ea:	f003 0304 	and.w	r3, r3, #4
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d005      	beq.n	80005fe <updateLEDMatrix+0x4b2>
 80005f2:	2200      	movs	r2, #0
 80005f4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005f8:	4826      	ldr	r0, [pc, #152]	; (8000694 <updateLEDMatrix+0x548>)
 80005fa:	f001 f8ed 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00001000) ) HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, 0);
 80005fe:	4a24      	ldr	r2, [pc, #144]	; (8000690 <updateLEDMatrix+0x544>)
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	4413      	add	r3, r2
 8000604:	781b      	ldrb	r3, [r3, #0]
 8000606:	f003 0308 	and.w	r3, r3, #8
 800060a:	2b00      	cmp	r3, #0
 800060c:	d005      	beq.n	800061a <updateLEDMatrix+0x4ce>
 800060e:	2200      	movs	r2, #0
 8000610:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000614:	481f      	ldr	r0, [pc, #124]	; (8000694 <updateLEDMatrix+0x548>)
 8000616:	f001 f8df 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00010000) ) HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, 0);
 800061a:	4a1d      	ldr	r2, [pc, #116]	; (8000690 <updateLEDMatrix+0x544>)
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	4413      	add	r3, r2
 8000620:	781b      	ldrb	r3, [r3, #0]
 8000622:	f003 0310 	and.w	r3, r3, #16
 8000626:	2b00      	cmp	r3, #0
 8000628:	d005      	beq.n	8000636 <updateLEDMatrix+0x4ea>
 800062a:	2200      	movs	r2, #0
 800062c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000630:	4818      	ldr	r0, [pc, #96]	; (8000694 <updateLEDMatrix+0x548>)
 8000632:	f001 f8d1 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00100000) ) HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, 0);
 8000636:	4a16      	ldr	r2, [pc, #88]	; (8000690 <updateLEDMatrix+0x544>)
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	4413      	add	r3, r2
 800063c:	781b      	ldrb	r3, [r3, #0]
 800063e:	f003 0320 	and.w	r3, r3, #32
 8000642:	2b00      	cmp	r3, #0
 8000644:	d005      	beq.n	8000652 <updateLEDMatrix+0x506>
 8000646:	2200      	movs	r2, #0
 8000648:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800064c:	4811      	ldr	r0, [pc, #68]	; (8000694 <updateLEDMatrix+0x548>)
 800064e:	f001 f8c3 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b01000000) ) HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, 0);
 8000652:	4a0f      	ldr	r2, [pc, #60]	; (8000690 <updateLEDMatrix+0x544>)
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	4413      	add	r3, r2
 8000658:	781b      	ldrb	r3, [r3, #0]
 800065a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800065e:	2b00      	cmp	r3, #0
 8000660:	d005      	beq.n	800066e <updateLEDMatrix+0x522>
 8000662:	2200      	movs	r2, #0
 8000664:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000668:	480a      	ldr	r0, [pc, #40]	; (8000694 <updateLEDMatrix+0x548>)
 800066a:	f001 f8b5 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b10000000) ) HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, 0);
 800066e:	4a08      	ldr	r2, [pc, #32]	; (8000690 <updateLEDMatrix+0x544>)
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	4413      	add	r3, r2
 8000674:	781b      	ldrb	r3, [r3, #0]
 8000676:	b25b      	sxtb	r3, r3
 8000678:	2b00      	cmp	r3, #0
 800067a:	f280 8296 	bge.w	8000baa <updateLEDMatrix+0xa5e>
 800067e:	2200      	movs	r2, #0
 8000680:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000684:	4803      	ldr	r0, [pc, #12]	; (8000694 <updateLEDMatrix+0x548>)
 8000686:	f001 f8a7 	bl	80017d8 <HAL_GPIO_WritePin>
	        	break;
 800068a:	e28e      	b.n	8000baa <updateLEDMatrix+0xa5e>
 800068c:	40010c00 	.word	0x40010c00
 8000690:	2000001c 	.word	0x2000001c
 8000694:	40010800 	.word	0x40010800
	        case 4:
	        	HAL_GPIO_WritePin(ROW0_GPIO_Port, ROW0_Pin, SET);
 8000698:	2201      	movs	r2, #1
 800069a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800069e:	489d      	ldr	r0, [pc, #628]	; (8000914 <updateLEDMatrix+0x7c8>)
 80006a0:	f001 f89a 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW1_GPIO_Port, ROW1_Pin, SET);
 80006a4:	2201      	movs	r2, #1
 80006a6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006aa:	489a      	ldr	r0, [pc, #616]	; (8000914 <updateLEDMatrix+0x7c8>)
 80006ac:	f001 f894 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW2_GPIO_Port, ROW2_Pin, SET);
 80006b0:	2201      	movs	r2, #1
 80006b2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006b6:	4897      	ldr	r0, [pc, #604]	; (8000914 <updateLEDMatrix+0x7c8>)
 80006b8:	f001 f88e 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, SET);
 80006bc:	2201      	movs	r2, #1
 80006be:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006c2:	4894      	ldr	r0, [pc, #592]	; (8000914 <updateLEDMatrix+0x7c8>)
 80006c4:	f001 f888 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW4_GPIO_Port, ROW4_Pin, RESET);
 80006c8:	2200      	movs	r2, #0
 80006ca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006ce:	4891      	ldr	r0, [pc, #580]	; (8000914 <updateLEDMatrix+0x7c8>)
 80006d0:	f001 f882 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW5_GPIO_Port, ROW5_Pin, SET);
 80006d4:	2201      	movs	r2, #1
 80006d6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006da:	488e      	ldr	r0, [pc, #568]	; (8000914 <updateLEDMatrix+0x7c8>)
 80006dc:	f001 f87c 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW6_GPIO_Port, ROW6_Pin, SET);
 80006e0:	2201      	movs	r2, #1
 80006e2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80006e6:	488b      	ldr	r0, [pc, #556]	; (8000914 <updateLEDMatrix+0x7c8>)
 80006e8:	f001 f876 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW7_GPIO_Port, ROW7_Pin, SET);
 80006ec:	2201      	movs	r2, #1
 80006ee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80006f2:	4888      	ldr	r0, [pc, #544]	; (8000914 <updateLEDMatrix+0x7c8>)
 80006f4:	f001 f870 	bl	80017d8 <HAL_GPIO_WritePin>

	        	if ((matrix_buffer[index] & 0b00000001) ) HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, 0);
 80006f8:	4a87      	ldr	r2, [pc, #540]	; (8000918 <updateLEDMatrix+0x7cc>)
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	4413      	add	r3, r2
 80006fe:	781b      	ldrb	r3, [r3, #0]
 8000700:	f003 0301 	and.w	r3, r3, #1
 8000704:	2b00      	cmp	r3, #0
 8000706:	d004      	beq.n	8000712 <updateLEDMatrix+0x5c6>
 8000708:	2200      	movs	r2, #0
 800070a:	2104      	movs	r1, #4
 800070c:	4883      	ldr	r0, [pc, #524]	; (800091c <updateLEDMatrix+0x7d0>)
 800070e:	f001 f863 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00000010) ) HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, 0);
 8000712:	4a81      	ldr	r2, [pc, #516]	; (8000918 <updateLEDMatrix+0x7cc>)
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	4413      	add	r3, r2
 8000718:	781b      	ldrb	r3, [r3, #0]
 800071a:	f003 0302 	and.w	r3, r3, #2
 800071e:	2b00      	cmp	r3, #0
 8000720:	d004      	beq.n	800072c <updateLEDMatrix+0x5e0>
 8000722:	2200      	movs	r2, #0
 8000724:	2108      	movs	r1, #8
 8000726:	487d      	ldr	r0, [pc, #500]	; (800091c <updateLEDMatrix+0x7d0>)
 8000728:	f001 f856 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00000100) ) HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, 0);
 800072c:	4a7a      	ldr	r2, [pc, #488]	; (8000918 <updateLEDMatrix+0x7cc>)
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	4413      	add	r3, r2
 8000732:	781b      	ldrb	r3, [r3, #0]
 8000734:	f003 0304 	and.w	r3, r3, #4
 8000738:	2b00      	cmp	r3, #0
 800073a:	d005      	beq.n	8000748 <updateLEDMatrix+0x5fc>
 800073c:	2200      	movs	r2, #0
 800073e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000742:	4876      	ldr	r0, [pc, #472]	; (800091c <updateLEDMatrix+0x7d0>)
 8000744:	f001 f848 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00001000) ) HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, 0);
 8000748:	4a73      	ldr	r2, [pc, #460]	; (8000918 <updateLEDMatrix+0x7cc>)
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	4413      	add	r3, r2
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	f003 0308 	and.w	r3, r3, #8
 8000754:	2b00      	cmp	r3, #0
 8000756:	d005      	beq.n	8000764 <updateLEDMatrix+0x618>
 8000758:	2200      	movs	r2, #0
 800075a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800075e:	486f      	ldr	r0, [pc, #444]	; (800091c <updateLEDMatrix+0x7d0>)
 8000760:	f001 f83a 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00010000) ) HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, 0);
 8000764:	4a6c      	ldr	r2, [pc, #432]	; (8000918 <updateLEDMatrix+0x7cc>)
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	4413      	add	r3, r2
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	f003 0310 	and.w	r3, r3, #16
 8000770:	2b00      	cmp	r3, #0
 8000772:	d005      	beq.n	8000780 <updateLEDMatrix+0x634>
 8000774:	2200      	movs	r2, #0
 8000776:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800077a:	4868      	ldr	r0, [pc, #416]	; (800091c <updateLEDMatrix+0x7d0>)
 800077c:	f001 f82c 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00100000) ) HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, 0);
 8000780:	4a65      	ldr	r2, [pc, #404]	; (8000918 <updateLEDMatrix+0x7cc>)
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	4413      	add	r3, r2
 8000786:	781b      	ldrb	r3, [r3, #0]
 8000788:	f003 0320 	and.w	r3, r3, #32
 800078c:	2b00      	cmp	r3, #0
 800078e:	d005      	beq.n	800079c <updateLEDMatrix+0x650>
 8000790:	2200      	movs	r2, #0
 8000792:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000796:	4861      	ldr	r0, [pc, #388]	; (800091c <updateLEDMatrix+0x7d0>)
 8000798:	f001 f81e 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b01000000) ) HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, 0);
 800079c:	4a5e      	ldr	r2, [pc, #376]	; (8000918 <updateLEDMatrix+0x7cc>)
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	4413      	add	r3, r2
 80007a2:	781b      	ldrb	r3, [r3, #0]
 80007a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d005      	beq.n	80007b8 <updateLEDMatrix+0x66c>
 80007ac:	2200      	movs	r2, #0
 80007ae:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80007b2:	485a      	ldr	r0, [pc, #360]	; (800091c <updateLEDMatrix+0x7d0>)
 80007b4:	f001 f810 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b10000000) ) HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, 0);
 80007b8:	4a57      	ldr	r2, [pc, #348]	; (8000918 <updateLEDMatrix+0x7cc>)
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	4413      	add	r3, r2
 80007be:	781b      	ldrb	r3, [r3, #0]
 80007c0:	b25b      	sxtb	r3, r3
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	f280 81f3 	bge.w	8000bae <updateLEDMatrix+0xa62>
 80007c8:	2200      	movs	r2, #0
 80007ca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80007ce:	4853      	ldr	r0, [pc, #332]	; (800091c <updateLEDMatrix+0x7d0>)
 80007d0:	f001 f802 	bl	80017d8 <HAL_GPIO_WritePin>
	        	break;
 80007d4:	e1eb      	b.n	8000bae <updateLEDMatrix+0xa62>
	        case 5:
	        	HAL_GPIO_WritePin(ROW0_GPIO_Port, ROW0_Pin, SET);
 80007d6:	2201      	movs	r2, #1
 80007d8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007dc:	484d      	ldr	r0, [pc, #308]	; (8000914 <updateLEDMatrix+0x7c8>)
 80007de:	f000 fffb 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW1_GPIO_Port, ROW1_Pin, SET);
 80007e2:	2201      	movs	r2, #1
 80007e4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007e8:	484a      	ldr	r0, [pc, #296]	; (8000914 <updateLEDMatrix+0x7c8>)
 80007ea:	f000 fff5 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW2_GPIO_Port, ROW2_Pin, SET);
 80007ee:	2201      	movs	r2, #1
 80007f0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80007f4:	4847      	ldr	r0, [pc, #284]	; (8000914 <updateLEDMatrix+0x7c8>)
 80007f6:	f000 ffef 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, SET);
 80007fa:	2201      	movs	r2, #1
 80007fc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000800:	4844      	ldr	r0, [pc, #272]	; (8000914 <updateLEDMatrix+0x7c8>)
 8000802:	f000 ffe9 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW4_GPIO_Port, ROW4_Pin, SET);
 8000806:	2201      	movs	r2, #1
 8000808:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800080c:	4841      	ldr	r0, [pc, #260]	; (8000914 <updateLEDMatrix+0x7c8>)
 800080e:	f000 ffe3 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW5_GPIO_Port, ROW5_Pin, RESET);
 8000812:	2200      	movs	r2, #0
 8000814:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000818:	483e      	ldr	r0, [pc, #248]	; (8000914 <updateLEDMatrix+0x7c8>)
 800081a:	f000 ffdd 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW6_GPIO_Port, ROW6_Pin, SET);
 800081e:	2201      	movs	r2, #1
 8000820:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000824:	483b      	ldr	r0, [pc, #236]	; (8000914 <updateLEDMatrix+0x7c8>)
 8000826:	f000 ffd7 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW7_GPIO_Port, ROW7_Pin, SET);
 800082a:	2201      	movs	r2, #1
 800082c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000830:	4838      	ldr	r0, [pc, #224]	; (8000914 <updateLEDMatrix+0x7c8>)
 8000832:	f000 ffd1 	bl	80017d8 <HAL_GPIO_WritePin>

	        	if ((matrix_buffer[index] & 0b00000001) ) HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, 0);
 8000836:	4a38      	ldr	r2, [pc, #224]	; (8000918 <updateLEDMatrix+0x7cc>)
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	4413      	add	r3, r2
 800083c:	781b      	ldrb	r3, [r3, #0]
 800083e:	f003 0301 	and.w	r3, r3, #1
 8000842:	2b00      	cmp	r3, #0
 8000844:	d004      	beq.n	8000850 <updateLEDMatrix+0x704>
 8000846:	2200      	movs	r2, #0
 8000848:	2104      	movs	r1, #4
 800084a:	4834      	ldr	r0, [pc, #208]	; (800091c <updateLEDMatrix+0x7d0>)
 800084c:	f000 ffc4 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00000010) ) HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, 0);
 8000850:	4a31      	ldr	r2, [pc, #196]	; (8000918 <updateLEDMatrix+0x7cc>)
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	4413      	add	r3, r2
 8000856:	781b      	ldrb	r3, [r3, #0]
 8000858:	f003 0302 	and.w	r3, r3, #2
 800085c:	2b00      	cmp	r3, #0
 800085e:	d004      	beq.n	800086a <updateLEDMatrix+0x71e>
 8000860:	2200      	movs	r2, #0
 8000862:	2108      	movs	r1, #8
 8000864:	482d      	ldr	r0, [pc, #180]	; (800091c <updateLEDMatrix+0x7d0>)
 8000866:	f000 ffb7 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00000100) ) HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, 0);
 800086a:	4a2b      	ldr	r2, [pc, #172]	; (8000918 <updateLEDMatrix+0x7cc>)
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	4413      	add	r3, r2
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	f003 0304 	and.w	r3, r3, #4
 8000876:	2b00      	cmp	r3, #0
 8000878:	d005      	beq.n	8000886 <updateLEDMatrix+0x73a>
 800087a:	2200      	movs	r2, #0
 800087c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000880:	4826      	ldr	r0, [pc, #152]	; (800091c <updateLEDMatrix+0x7d0>)
 8000882:	f000 ffa9 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00001000) ) HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, 0);
 8000886:	4a24      	ldr	r2, [pc, #144]	; (8000918 <updateLEDMatrix+0x7cc>)
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	4413      	add	r3, r2
 800088c:	781b      	ldrb	r3, [r3, #0]
 800088e:	f003 0308 	and.w	r3, r3, #8
 8000892:	2b00      	cmp	r3, #0
 8000894:	d005      	beq.n	80008a2 <updateLEDMatrix+0x756>
 8000896:	2200      	movs	r2, #0
 8000898:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800089c:	481f      	ldr	r0, [pc, #124]	; (800091c <updateLEDMatrix+0x7d0>)
 800089e:	f000 ff9b 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00010000) ) HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, 0);
 80008a2:	4a1d      	ldr	r2, [pc, #116]	; (8000918 <updateLEDMatrix+0x7cc>)
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	4413      	add	r3, r2
 80008a8:	781b      	ldrb	r3, [r3, #0]
 80008aa:	f003 0310 	and.w	r3, r3, #16
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d005      	beq.n	80008be <updateLEDMatrix+0x772>
 80008b2:	2200      	movs	r2, #0
 80008b4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008b8:	4818      	ldr	r0, [pc, #96]	; (800091c <updateLEDMatrix+0x7d0>)
 80008ba:	f000 ff8d 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00100000) ) HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, 0);
 80008be:	4a16      	ldr	r2, [pc, #88]	; (8000918 <updateLEDMatrix+0x7cc>)
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	4413      	add	r3, r2
 80008c4:	781b      	ldrb	r3, [r3, #0]
 80008c6:	f003 0320 	and.w	r3, r3, #32
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d005      	beq.n	80008da <updateLEDMatrix+0x78e>
 80008ce:	2200      	movs	r2, #0
 80008d0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008d4:	4811      	ldr	r0, [pc, #68]	; (800091c <updateLEDMatrix+0x7d0>)
 80008d6:	f000 ff7f 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b01000000) ) HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, 0);
 80008da:	4a0f      	ldr	r2, [pc, #60]	; (8000918 <updateLEDMatrix+0x7cc>)
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	4413      	add	r3, r2
 80008e0:	781b      	ldrb	r3, [r3, #0]
 80008e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d005      	beq.n	80008f6 <updateLEDMatrix+0x7aa>
 80008ea:	2200      	movs	r2, #0
 80008ec:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008f0:	480a      	ldr	r0, [pc, #40]	; (800091c <updateLEDMatrix+0x7d0>)
 80008f2:	f000 ff71 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b10000000) ) HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, 0);
 80008f6:	4a08      	ldr	r2, [pc, #32]	; (8000918 <updateLEDMatrix+0x7cc>)
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	4413      	add	r3, r2
 80008fc:	781b      	ldrb	r3, [r3, #0]
 80008fe:	b25b      	sxtb	r3, r3
 8000900:	2b00      	cmp	r3, #0
 8000902:	f280 8156 	bge.w	8000bb2 <updateLEDMatrix+0xa66>
 8000906:	2200      	movs	r2, #0
 8000908:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800090c:	4803      	ldr	r0, [pc, #12]	; (800091c <updateLEDMatrix+0x7d0>)
 800090e:	f000 ff63 	bl	80017d8 <HAL_GPIO_WritePin>
	        	break;
 8000912:	e14e      	b.n	8000bb2 <updateLEDMatrix+0xa66>
 8000914:	40010c00 	.word	0x40010c00
 8000918:	2000001c 	.word	0x2000001c
 800091c:	40010800 	.word	0x40010800
	        case 6:
	        	HAL_GPIO_WritePin(ROW0_GPIO_Port, ROW0_Pin, SET);
 8000920:	2201      	movs	r2, #1
 8000922:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000926:	48a7      	ldr	r0, [pc, #668]	; (8000bc4 <updateLEDMatrix+0xa78>)
 8000928:	f000 ff56 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW1_GPIO_Port, ROW1_Pin, SET);
 800092c:	2201      	movs	r2, #1
 800092e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000932:	48a4      	ldr	r0, [pc, #656]	; (8000bc4 <updateLEDMatrix+0xa78>)
 8000934:	f000 ff50 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW2_GPIO_Port, ROW2_Pin, SET);
 8000938:	2201      	movs	r2, #1
 800093a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800093e:	48a1      	ldr	r0, [pc, #644]	; (8000bc4 <updateLEDMatrix+0xa78>)
 8000940:	f000 ff4a 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, SET);
 8000944:	2201      	movs	r2, #1
 8000946:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800094a:	489e      	ldr	r0, [pc, #632]	; (8000bc4 <updateLEDMatrix+0xa78>)
 800094c:	f000 ff44 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW4_GPIO_Port, ROW4_Pin, SET);
 8000950:	2201      	movs	r2, #1
 8000952:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000956:	489b      	ldr	r0, [pc, #620]	; (8000bc4 <updateLEDMatrix+0xa78>)
 8000958:	f000 ff3e 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW5_GPIO_Port, ROW5_Pin, SET);
 800095c:	2201      	movs	r2, #1
 800095e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000962:	4898      	ldr	r0, [pc, #608]	; (8000bc4 <updateLEDMatrix+0xa78>)
 8000964:	f000 ff38 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW6_GPIO_Port, ROW6_Pin, RESET);
 8000968:	2200      	movs	r2, #0
 800096a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800096e:	4895      	ldr	r0, [pc, #596]	; (8000bc4 <updateLEDMatrix+0xa78>)
 8000970:	f000 ff32 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW7_GPIO_Port, ROW7_Pin, SET);
 8000974:	2201      	movs	r2, #1
 8000976:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800097a:	4892      	ldr	r0, [pc, #584]	; (8000bc4 <updateLEDMatrix+0xa78>)
 800097c:	f000 ff2c 	bl	80017d8 <HAL_GPIO_WritePin>

	        	if ((matrix_buffer[index] & 0b00000001) ) HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, 0);
 8000980:	4a91      	ldr	r2, [pc, #580]	; (8000bc8 <updateLEDMatrix+0xa7c>)
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	4413      	add	r3, r2
 8000986:	781b      	ldrb	r3, [r3, #0]
 8000988:	f003 0301 	and.w	r3, r3, #1
 800098c:	2b00      	cmp	r3, #0
 800098e:	d004      	beq.n	800099a <updateLEDMatrix+0x84e>
 8000990:	2200      	movs	r2, #0
 8000992:	2104      	movs	r1, #4
 8000994:	488d      	ldr	r0, [pc, #564]	; (8000bcc <updateLEDMatrix+0xa80>)
 8000996:	f000 ff1f 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00000010) ) HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, 0);
 800099a:	4a8b      	ldr	r2, [pc, #556]	; (8000bc8 <updateLEDMatrix+0xa7c>)
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	4413      	add	r3, r2
 80009a0:	781b      	ldrb	r3, [r3, #0]
 80009a2:	f003 0302 	and.w	r3, r3, #2
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d004      	beq.n	80009b4 <updateLEDMatrix+0x868>
 80009aa:	2200      	movs	r2, #0
 80009ac:	2108      	movs	r1, #8
 80009ae:	4887      	ldr	r0, [pc, #540]	; (8000bcc <updateLEDMatrix+0xa80>)
 80009b0:	f000 ff12 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00000100) ) HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, 0);
 80009b4:	4a84      	ldr	r2, [pc, #528]	; (8000bc8 <updateLEDMatrix+0xa7c>)
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	4413      	add	r3, r2
 80009ba:	781b      	ldrb	r3, [r3, #0]
 80009bc:	f003 0304 	and.w	r3, r3, #4
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d005      	beq.n	80009d0 <updateLEDMatrix+0x884>
 80009c4:	2200      	movs	r2, #0
 80009c6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80009ca:	4880      	ldr	r0, [pc, #512]	; (8000bcc <updateLEDMatrix+0xa80>)
 80009cc:	f000 ff04 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00001000) ) HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, 0);
 80009d0:	4a7d      	ldr	r2, [pc, #500]	; (8000bc8 <updateLEDMatrix+0xa7c>)
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	4413      	add	r3, r2
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	f003 0308 	and.w	r3, r3, #8
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d005      	beq.n	80009ec <updateLEDMatrix+0x8a0>
 80009e0:	2200      	movs	r2, #0
 80009e2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009e6:	4879      	ldr	r0, [pc, #484]	; (8000bcc <updateLEDMatrix+0xa80>)
 80009e8:	f000 fef6 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00010000) ) HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, 0);
 80009ec:	4a76      	ldr	r2, [pc, #472]	; (8000bc8 <updateLEDMatrix+0xa7c>)
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	4413      	add	r3, r2
 80009f2:	781b      	ldrb	r3, [r3, #0]
 80009f4:	f003 0310 	and.w	r3, r3, #16
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d005      	beq.n	8000a08 <updateLEDMatrix+0x8bc>
 80009fc:	2200      	movs	r2, #0
 80009fe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a02:	4872      	ldr	r0, [pc, #456]	; (8000bcc <updateLEDMatrix+0xa80>)
 8000a04:	f000 fee8 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00100000) ) HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, 0);
 8000a08:	4a6f      	ldr	r2, [pc, #444]	; (8000bc8 <updateLEDMatrix+0xa7c>)
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	4413      	add	r3, r2
 8000a0e:	781b      	ldrb	r3, [r3, #0]
 8000a10:	f003 0320 	and.w	r3, r3, #32
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d005      	beq.n	8000a24 <updateLEDMatrix+0x8d8>
 8000a18:	2200      	movs	r2, #0
 8000a1a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a1e:	486b      	ldr	r0, [pc, #428]	; (8000bcc <updateLEDMatrix+0xa80>)
 8000a20:	f000 feda 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b01000000) ) HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, 0);
 8000a24:	4a68      	ldr	r2, [pc, #416]	; (8000bc8 <updateLEDMatrix+0xa7c>)
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	4413      	add	r3, r2
 8000a2a:	781b      	ldrb	r3, [r3, #0]
 8000a2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d005      	beq.n	8000a40 <updateLEDMatrix+0x8f4>
 8000a34:	2200      	movs	r2, #0
 8000a36:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a3a:	4864      	ldr	r0, [pc, #400]	; (8000bcc <updateLEDMatrix+0xa80>)
 8000a3c:	f000 fecc 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b10000000) ) HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, 0);
 8000a40:	4a61      	ldr	r2, [pc, #388]	; (8000bc8 <updateLEDMatrix+0xa7c>)
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	4413      	add	r3, r2
 8000a46:	781b      	ldrb	r3, [r3, #0]
 8000a48:	b25b      	sxtb	r3, r3
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	f280 80b3 	bge.w	8000bb6 <updateLEDMatrix+0xa6a>
 8000a50:	2200      	movs	r2, #0
 8000a52:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a56:	485d      	ldr	r0, [pc, #372]	; (8000bcc <updateLEDMatrix+0xa80>)
 8000a58:	f000 febe 	bl	80017d8 <HAL_GPIO_WritePin>
	        	break;
 8000a5c:	e0ab      	b.n	8000bb6 <updateLEDMatrix+0xa6a>
	        case 7:
	        	HAL_GPIO_WritePin(ROW0_GPIO_Port, ROW0_Pin, SET);
 8000a5e:	2201      	movs	r2, #1
 8000a60:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a64:	4857      	ldr	r0, [pc, #348]	; (8000bc4 <updateLEDMatrix+0xa78>)
 8000a66:	f000 feb7 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW1_GPIO_Port, ROW1_Pin, SET);
 8000a6a:	2201      	movs	r2, #1
 8000a6c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a70:	4854      	ldr	r0, [pc, #336]	; (8000bc4 <updateLEDMatrix+0xa78>)
 8000a72:	f000 feb1 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW2_GPIO_Port, ROW2_Pin, SET);
 8000a76:	2201      	movs	r2, #1
 8000a78:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a7c:	4851      	ldr	r0, [pc, #324]	; (8000bc4 <updateLEDMatrix+0xa78>)
 8000a7e:	f000 feab 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, SET);
 8000a82:	2201      	movs	r2, #1
 8000a84:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a88:	484e      	ldr	r0, [pc, #312]	; (8000bc4 <updateLEDMatrix+0xa78>)
 8000a8a:	f000 fea5 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW4_GPIO_Port, ROW4_Pin, SET);
 8000a8e:	2201      	movs	r2, #1
 8000a90:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a94:	484b      	ldr	r0, [pc, #300]	; (8000bc4 <updateLEDMatrix+0xa78>)
 8000a96:	f000 fe9f 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW5_GPIO_Port, ROW5_Pin, SET);
 8000a9a:	2201      	movs	r2, #1
 8000a9c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000aa0:	4848      	ldr	r0, [pc, #288]	; (8000bc4 <updateLEDMatrix+0xa78>)
 8000aa2:	f000 fe99 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW6_GPIO_Port, ROW6_Pin, SET);
 8000aa6:	2201      	movs	r2, #1
 8000aa8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000aac:	4845      	ldr	r0, [pc, #276]	; (8000bc4 <updateLEDMatrix+0xa78>)
 8000aae:	f000 fe93 	bl	80017d8 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(ROW7_GPIO_Port, ROW7_Pin, RESET);
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ab8:	4842      	ldr	r0, [pc, #264]	; (8000bc4 <updateLEDMatrix+0xa78>)
 8000aba:	f000 fe8d 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00000001) ) HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, 0);
 8000abe:	4a42      	ldr	r2, [pc, #264]	; (8000bc8 <updateLEDMatrix+0xa7c>)
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	4413      	add	r3, r2
 8000ac4:	781b      	ldrb	r3, [r3, #0]
 8000ac6:	f003 0301 	and.w	r3, r3, #1
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d004      	beq.n	8000ad8 <updateLEDMatrix+0x98c>
 8000ace:	2200      	movs	r2, #0
 8000ad0:	2104      	movs	r1, #4
 8000ad2:	483e      	ldr	r0, [pc, #248]	; (8000bcc <updateLEDMatrix+0xa80>)
 8000ad4:	f000 fe80 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00000010) ) HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, 0);
 8000ad8:	4a3b      	ldr	r2, [pc, #236]	; (8000bc8 <updateLEDMatrix+0xa7c>)
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	4413      	add	r3, r2
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	f003 0302 	and.w	r3, r3, #2
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d004      	beq.n	8000af2 <updateLEDMatrix+0x9a6>
 8000ae8:	2200      	movs	r2, #0
 8000aea:	2108      	movs	r1, #8
 8000aec:	4837      	ldr	r0, [pc, #220]	; (8000bcc <updateLEDMatrix+0xa80>)
 8000aee:	f000 fe73 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00000100) ) HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, 0);
 8000af2:	4a35      	ldr	r2, [pc, #212]	; (8000bc8 <updateLEDMatrix+0xa7c>)
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	4413      	add	r3, r2
 8000af8:	781b      	ldrb	r3, [r3, #0]
 8000afa:	f003 0304 	and.w	r3, r3, #4
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d005      	beq.n	8000b0e <updateLEDMatrix+0x9c2>
 8000b02:	2200      	movs	r2, #0
 8000b04:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b08:	4830      	ldr	r0, [pc, #192]	; (8000bcc <updateLEDMatrix+0xa80>)
 8000b0a:	f000 fe65 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00001000) ) HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, 0);
 8000b0e:	4a2e      	ldr	r2, [pc, #184]	; (8000bc8 <updateLEDMatrix+0xa7c>)
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	4413      	add	r3, r2
 8000b14:	781b      	ldrb	r3, [r3, #0]
 8000b16:	f003 0308 	and.w	r3, r3, #8
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d005      	beq.n	8000b2a <updateLEDMatrix+0x9de>
 8000b1e:	2200      	movs	r2, #0
 8000b20:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b24:	4829      	ldr	r0, [pc, #164]	; (8000bcc <updateLEDMatrix+0xa80>)
 8000b26:	f000 fe57 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00010000) ) HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, 0);
 8000b2a:	4a27      	ldr	r2, [pc, #156]	; (8000bc8 <updateLEDMatrix+0xa7c>)
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	4413      	add	r3, r2
 8000b30:	781b      	ldrb	r3, [r3, #0]
 8000b32:	f003 0310 	and.w	r3, r3, #16
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d005      	beq.n	8000b46 <updateLEDMatrix+0x9fa>
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b40:	4822      	ldr	r0, [pc, #136]	; (8000bcc <updateLEDMatrix+0xa80>)
 8000b42:	f000 fe49 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b00100000) ) HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, 0);
 8000b46:	4a20      	ldr	r2, [pc, #128]	; (8000bc8 <updateLEDMatrix+0xa7c>)
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	4413      	add	r3, r2
 8000b4c:	781b      	ldrb	r3, [r3, #0]
 8000b4e:	f003 0320 	and.w	r3, r3, #32
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d005      	beq.n	8000b62 <updateLEDMatrix+0xa16>
 8000b56:	2200      	movs	r2, #0
 8000b58:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b5c:	481b      	ldr	r0, [pc, #108]	; (8000bcc <updateLEDMatrix+0xa80>)
 8000b5e:	f000 fe3b 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b01000000) ) HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, 0);
 8000b62:	4a19      	ldr	r2, [pc, #100]	; (8000bc8 <updateLEDMatrix+0xa7c>)
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	4413      	add	r3, r2
 8000b68:	781b      	ldrb	r3, [r3, #0]
 8000b6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d005      	beq.n	8000b7e <updateLEDMatrix+0xa32>
 8000b72:	2200      	movs	r2, #0
 8000b74:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b78:	4814      	ldr	r0, [pc, #80]	; (8000bcc <updateLEDMatrix+0xa80>)
 8000b7a:	f000 fe2d 	bl	80017d8 <HAL_GPIO_WritePin>
	        	if ((matrix_buffer[index] & 0b10000000) ) HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, 0);
 8000b7e:	4a12      	ldr	r2, [pc, #72]	; (8000bc8 <updateLEDMatrix+0xa7c>)
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	4413      	add	r3, r2
 8000b84:	781b      	ldrb	r3, [r3, #0]
 8000b86:	b25b      	sxtb	r3, r3
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	da16      	bge.n	8000bba <updateLEDMatrix+0xa6e>
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b92:	480e      	ldr	r0, [pc, #56]	; (8000bcc <updateLEDMatrix+0xa80>)
 8000b94:	f000 fe20 	bl	80017d8 <HAL_GPIO_WritePin>

	        	break;
 8000b98:	e00f      	b.n	8000bba <updateLEDMatrix+0xa6e>
	        // Add cases for other indices if needed
	        default:
	            // Handle invalid index (optional)
	            break;
 8000b9a:	bf00      	nop
 8000b9c:	e00e      	b.n	8000bbc <updateLEDMatrix+0xa70>
	            break;
 8000b9e:	bf00      	nop
 8000ba0:	e00c      	b.n	8000bbc <updateLEDMatrix+0xa70>
	        	break;
 8000ba2:	bf00      	nop
 8000ba4:	e00a      	b.n	8000bbc <updateLEDMatrix+0xa70>
	        	break;
 8000ba6:	bf00      	nop
 8000ba8:	e008      	b.n	8000bbc <updateLEDMatrix+0xa70>
	        	break;
 8000baa:	bf00      	nop
 8000bac:	e006      	b.n	8000bbc <updateLEDMatrix+0xa70>
	        	break;
 8000bae:	bf00      	nop
 8000bb0:	e004      	b.n	8000bbc <updateLEDMatrix+0xa70>
	        	break;
 8000bb2:	bf00      	nop
 8000bb4:	e002      	b.n	8000bbc <updateLEDMatrix+0xa70>
	        	break;
 8000bb6:	bf00      	nop
 8000bb8:	e000      	b.n	8000bbc <updateLEDMatrix+0xa70>
	        	break;
 8000bba:	bf00      	nop
	    }
	}
 8000bbc:	bf00      	nop
 8000bbe:	3708      	adds	r7, #8
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	40010c00 	.word	0x40010c00
 8000bc8:	2000001c 	.word	0x2000001c
 8000bcc:	40010800 	.word	0x40010800

08000bd0 <updateMatrixBuffer>:

void updateMatrixBuffer()
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0

	temp = matrix_buffer[0];
 8000bd4:	4b19      	ldr	r3, [pc, #100]	; (8000c3c <updateMatrixBuffer+0x6c>)
 8000bd6:	781a      	ldrb	r2, [r3, #0]
 8000bd8:	4b19      	ldr	r3, [pc, #100]	; (8000c40 <updateMatrixBuffer+0x70>)
 8000bda:	701a      	strb	r2, [r3, #0]
	matrix_buffer[0] = matrix_buffer[1];
 8000bdc:	4b17      	ldr	r3, [pc, #92]	; (8000c3c <updateMatrixBuffer+0x6c>)
 8000bde:	785a      	ldrb	r2, [r3, #1]
 8000be0:	4b16      	ldr	r3, [pc, #88]	; (8000c3c <updateMatrixBuffer+0x6c>)
 8000be2:	701a      	strb	r2, [r3, #0]
	matrix_buffer[1] = matrix_buffer[2];
 8000be4:	4b15      	ldr	r3, [pc, #84]	; (8000c3c <updateMatrixBuffer+0x6c>)
 8000be6:	789a      	ldrb	r2, [r3, #2]
 8000be8:	4b14      	ldr	r3, [pc, #80]	; (8000c3c <updateMatrixBuffer+0x6c>)
 8000bea:	705a      	strb	r2, [r3, #1]
    matrix_buffer[2] = matrix_buffer[3];
 8000bec:	4b13      	ldr	r3, [pc, #76]	; (8000c3c <updateMatrixBuffer+0x6c>)
 8000bee:	78da      	ldrb	r2, [r3, #3]
 8000bf0:	4b12      	ldr	r3, [pc, #72]	; (8000c3c <updateMatrixBuffer+0x6c>)
 8000bf2:	709a      	strb	r2, [r3, #2]
    matrix_buffer[3] = matrix_buffer[4];
 8000bf4:	4b11      	ldr	r3, [pc, #68]	; (8000c3c <updateMatrixBuffer+0x6c>)
 8000bf6:	791a      	ldrb	r2, [r3, #4]
 8000bf8:	4b10      	ldr	r3, [pc, #64]	; (8000c3c <updateMatrixBuffer+0x6c>)
 8000bfa:	70da      	strb	r2, [r3, #3]
    matrix_buffer[4] = matrix_buffer[5];
 8000bfc:	4b0f      	ldr	r3, [pc, #60]	; (8000c3c <updateMatrixBuffer+0x6c>)
 8000bfe:	795a      	ldrb	r2, [r3, #5]
 8000c00:	4b0e      	ldr	r3, [pc, #56]	; (8000c3c <updateMatrixBuffer+0x6c>)
 8000c02:	711a      	strb	r2, [r3, #4]
    matrix_buffer[5] = matrix_buffer[6];
 8000c04:	4b0d      	ldr	r3, [pc, #52]	; (8000c3c <updateMatrixBuffer+0x6c>)
 8000c06:	799a      	ldrb	r2, [r3, #6]
 8000c08:	4b0c      	ldr	r3, [pc, #48]	; (8000c3c <updateMatrixBuffer+0x6c>)
 8000c0a:	715a      	strb	r2, [r3, #5]
    matrix_buffer[6] = matrix_buffer[7];
 8000c0c:	4b0b      	ldr	r3, [pc, #44]	; (8000c3c <updateMatrixBuffer+0x6c>)
 8000c0e:	79da      	ldrb	r2, [r3, #7]
 8000c10:	4b0a      	ldr	r3, [pc, #40]	; (8000c3c <updateMatrixBuffer+0x6c>)
 8000c12:	719a      	strb	r2, [r3, #6]
    matrix_buffer[7] = space1;
 8000c14:	4b0b      	ldr	r3, [pc, #44]	; (8000c44 <updateMatrixBuffer+0x74>)
 8000c16:	781a      	ldrb	r2, [r3, #0]
 8000c18:	4b08      	ldr	r3, [pc, #32]	; (8000c3c <updateMatrixBuffer+0x6c>)
 8000c1a:	71da      	strb	r2, [r3, #7]
    space1 = space2;
 8000c1c:	4b0a      	ldr	r3, [pc, #40]	; (8000c48 <updateMatrixBuffer+0x78>)
 8000c1e:	781a      	ldrb	r2, [r3, #0]
 8000c20:	4b08      	ldr	r3, [pc, #32]	; (8000c44 <updateMatrixBuffer+0x74>)
 8000c22:	701a      	strb	r2, [r3, #0]
    space2 = space3;
 8000c24:	4b09      	ldr	r3, [pc, #36]	; (8000c4c <updateMatrixBuffer+0x7c>)
 8000c26:	781a      	ldrb	r2, [r3, #0]
 8000c28:	4b07      	ldr	r3, [pc, #28]	; (8000c48 <updateMatrixBuffer+0x78>)
 8000c2a:	701a      	strb	r2, [r3, #0]
    space3 = temp;
 8000c2c:	4b04      	ldr	r3, [pc, #16]	; (8000c40 <updateMatrixBuffer+0x70>)
 8000c2e:	781a      	ldrb	r2, [r3, #0]
 8000c30:	4b06      	ldr	r3, [pc, #24]	; (8000c4c <updateMatrixBuffer+0x7c>)
 8000c32:	701a      	strb	r2, [r3, #0]



}
 8000c34:	bf00      	nop
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bc80      	pop	{r7}
 8000c3a:	4770      	bx	lr
 8000c3c:	2000001c 	.word	0x2000001c
 8000c40:	20000053 	.word	0x20000053
 8000c44:	20000050 	.word	0x20000050
 8000c48:	20000051 	.word	0x20000051
 8000c4c:	20000052 	.word	0x20000052

08000c50 <updateClockBuffer>:
void updateClockBuffer(){
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
	led_buffer[0] = hour/10;
 8000c54:	4b1a      	ldr	r3, [pc, #104]	; (8000cc0 <updateClockBuffer+0x70>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	4a1a      	ldr	r2, [pc, #104]	; (8000cc4 <updateClockBuffer+0x74>)
 8000c5a:	fb82 1203 	smull	r1, r2, r2, r3
 8000c5e:	1092      	asrs	r2, r2, #2
 8000c60:	17db      	asrs	r3, r3, #31
 8000c62:	1ad3      	subs	r3, r2, r3
 8000c64:	4a18      	ldr	r2, [pc, #96]	; (8000cc8 <updateClockBuffer+0x78>)
 8000c66:	6013      	str	r3, [r2, #0]
	led_buffer[1] = hour%10;
 8000c68:	4b15      	ldr	r3, [pc, #84]	; (8000cc0 <updateClockBuffer+0x70>)
 8000c6a:	6819      	ldr	r1, [r3, #0]
 8000c6c:	4b15      	ldr	r3, [pc, #84]	; (8000cc4 <updateClockBuffer+0x74>)
 8000c6e:	fb83 2301 	smull	r2, r3, r3, r1
 8000c72:	109a      	asrs	r2, r3, #2
 8000c74:	17cb      	asrs	r3, r1, #31
 8000c76:	1ad2      	subs	r2, r2, r3
 8000c78:	4613      	mov	r3, r2
 8000c7a:	009b      	lsls	r3, r3, #2
 8000c7c:	4413      	add	r3, r2
 8000c7e:	005b      	lsls	r3, r3, #1
 8000c80:	1aca      	subs	r2, r1, r3
 8000c82:	4b11      	ldr	r3, [pc, #68]	; (8000cc8 <updateClockBuffer+0x78>)
 8000c84:	605a      	str	r2, [r3, #4]
	led_buffer[2] = minute/10;
 8000c86:	4b11      	ldr	r3, [pc, #68]	; (8000ccc <updateClockBuffer+0x7c>)
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	4a0e      	ldr	r2, [pc, #56]	; (8000cc4 <updateClockBuffer+0x74>)
 8000c8c:	fb82 1203 	smull	r1, r2, r2, r3
 8000c90:	1092      	asrs	r2, r2, #2
 8000c92:	17db      	asrs	r3, r3, #31
 8000c94:	1ad3      	subs	r3, r2, r3
 8000c96:	4a0c      	ldr	r2, [pc, #48]	; (8000cc8 <updateClockBuffer+0x78>)
 8000c98:	6093      	str	r3, [r2, #8]
	led_buffer[3] = minute%10;
 8000c9a:	4b0c      	ldr	r3, [pc, #48]	; (8000ccc <updateClockBuffer+0x7c>)
 8000c9c:	6819      	ldr	r1, [r3, #0]
 8000c9e:	4b09      	ldr	r3, [pc, #36]	; (8000cc4 <updateClockBuffer+0x74>)
 8000ca0:	fb83 2301 	smull	r2, r3, r3, r1
 8000ca4:	109a      	asrs	r2, r3, #2
 8000ca6:	17cb      	asrs	r3, r1, #31
 8000ca8:	1ad2      	subs	r2, r2, r3
 8000caa:	4613      	mov	r3, r2
 8000cac:	009b      	lsls	r3, r3, #2
 8000cae:	4413      	add	r3, r2
 8000cb0:	005b      	lsls	r3, r3, #1
 8000cb2:	1aca      	subs	r2, r1, r3
 8000cb4:	4b04      	ldr	r3, [pc, #16]	; (8000cc8 <updateClockBuffer+0x78>)
 8000cb6:	60da      	str	r2, [r3, #12]
}
 8000cb8:	bf00      	nop
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bc80      	pop	{r7}
 8000cbe:	4770      	bx	lr
 8000cc0:	20000010 	.word	0x20000010
 8000cc4:	66666667 	.word	0x66666667
 8000cc8:	20000000 	.word	0x20000000
 8000ccc:	20000014 	.word	0x20000014

08000cd0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cd4:	f000 fa96 	bl	8001204 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cd8:	f000 f8aa 	bl	8000e30 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_TIM2_Init();
 8000cdc:	f000 f8e4 	bl	8000ea8 <MX_TIM2_Init>
  MX_GPIO_Init();
 8000ce0:	f000 f92e 	bl	8000f40 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000ce4:	484a      	ldr	r0, [pc, #296]	; (8000e10 <main+0x140>)
 8000ce6:	f001 f9d5 	bl	8002094 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  setTimer(0, 100);
 8000cea:	2164      	movs	r1, #100	; 0x64
 8000cec:	2000      	movs	r0, #0
 8000cee:	f000 f98d 	bl	800100c <setTimer>
  setTimer(1, 5);
 8000cf2:	2105      	movs	r1, #5
 8000cf4:	2001      	movs	r0, #1
 8000cf6:	f000 f989 	bl	800100c <setTimer>
  setTimer(2, 100);
 8000cfa:	2164      	movs	r1, #100	; 0x64
 8000cfc:	2002      	movs	r0, #2
 8000cfe:	f000 f985 	bl	800100c <setTimer>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (timer_flag[0] == 1) {
 8000d02:	4b44      	ldr	r3, [pc, #272]	; (8000e14 <main+0x144>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	2b01      	cmp	r3, #1
 8000d08:	d12d      	bne.n	8000d66 <main+0x96>
		  HAL_GPIO_TogglePin(DOT_GPIO_Port, DOT_Pin);
 8000d0a:	2110      	movs	r1, #16
 8000d0c:	4842      	ldr	r0, [pc, #264]	; (8000e18 <main+0x148>)
 8000d0e:	f000 fd7b 	bl	8001808 <HAL_GPIO_TogglePin>
		  second++;
 8000d12:	4b42      	ldr	r3, [pc, #264]	; (8000e1c <main+0x14c>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	3301      	adds	r3, #1
 8000d18:	4a40      	ldr	r2, [pc, #256]	; (8000e1c <main+0x14c>)
 8000d1a:	6013      	str	r3, [r2, #0]
		  	  if (second >= 60){
 8000d1c:	4b3f      	ldr	r3, [pc, #252]	; (8000e1c <main+0x14c>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	2b3b      	cmp	r3, #59	; 0x3b
 8000d22:	dd07      	ble.n	8000d34 <main+0x64>
		  		  second = 0;
 8000d24:	4b3d      	ldr	r3, [pc, #244]	; (8000e1c <main+0x14c>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	601a      	str	r2, [r3, #0]
		  		  minute++;
 8000d2a:	4b3d      	ldr	r3, [pc, #244]	; (8000e20 <main+0x150>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	3301      	adds	r3, #1
 8000d30:	4a3b      	ldr	r2, [pc, #236]	; (8000e20 <main+0x150>)
 8000d32:	6013      	str	r3, [r2, #0]
		  	  }
		  	  if (minute >= 60){
 8000d34:	4b3a      	ldr	r3, [pc, #232]	; (8000e20 <main+0x150>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	2b3b      	cmp	r3, #59	; 0x3b
 8000d3a:	dd07      	ble.n	8000d4c <main+0x7c>
		  		  minute = 0;
 8000d3c:	4b38      	ldr	r3, [pc, #224]	; (8000e20 <main+0x150>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	601a      	str	r2, [r3, #0]
		  		  hour++;
 8000d42:	4b38      	ldr	r3, [pc, #224]	; (8000e24 <main+0x154>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	3301      	adds	r3, #1
 8000d48:	4a36      	ldr	r2, [pc, #216]	; (8000e24 <main+0x154>)
 8000d4a:	6013      	str	r3, [r2, #0]
		  	  }
		  	  if (hour >= 24) hour = 0;
 8000d4c:	4b35      	ldr	r3, [pc, #212]	; (8000e24 <main+0x154>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	2b17      	cmp	r3, #23
 8000d52:	dd02      	ble.n	8000d5a <main+0x8a>
 8000d54:	4b33      	ldr	r3, [pc, #204]	; (8000e24 <main+0x154>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	601a      	str	r2, [r3, #0]
		  	  updateClockBuffer();
 8000d5a:	f7ff ff79 	bl	8000c50 <updateClockBuffer>
		  setTimer(0, 100);
 8000d5e:	2164      	movs	r1, #100	; 0x64
 8000d60:	2000      	movs	r0, #0
 8000d62:	f000 f953 	bl	800100c <setTimer>
	  }

	  if (timer_flag[1] == 1){
 8000d66:	4b2b      	ldr	r3, [pc, #172]	; (8000e14 <main+0x144>)
 8000d68:	685b      	ldr	r3, [r3, #4]
 8000d6a:	2b01      	cmp	r3, #1
 8000d6c:	d144      	bne.n	8000df8 <main+0x128>
	  		  setTimer(1, 5);
 8000d6e:	2105      	movs	r1, #5
 8000d70:	2001      	movs	r0, #1
 8000d72:	f000 f94b 	bl	800100c <setTimer>
	  		  	  	  	  	HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, 1);
 8000d76:	2201      	movs	r2, #1
 8000d78:	2104      	movs	r1, #4
 8000d7a:	4827      	ldr	r0, [pc, #156]	; (8000e18 <main+0x148>)
 8000d7c:	f000 fd2c 	bl	80017d8 <HAL_GPIO_WritePin>
	  			        	HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, 1);
 8000d80:	2201      	movs	r2, #1
 8000d82:	2108      	movs	r1, #8
 8000d84:	4824      	ldr	r0, [pc, #144]	; (8000e18 <main+0x148>)
 8000d86:	f000 fd27 	bl	80017d8 <HAL_GPIO_WritePin>
	  			        	HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, 1);
 8000d8a:	2201      	movs	r2, #1
 8000d8c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d90:	4821      	ldr	r0, [pc, #132]	; (8000e18 <main+0x148>)
 8000d92:	f000 fd21 	bl	80017d8 <HAL_GPIO_WritePin>
	  			        	HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, 1);
 8000d96:	2201      	movs	r2, #1
 8000d98:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d9c:	481e      	ldr	r0, [pc, #120]	; (8000e18 <main+0x148>)
 8000d9e:	f000 fd1b 	bl	80017d8 <HAL_GPIO_WritePin>
	  			        	HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, 1);
 8000da2:	2201      	movs	r2, #1
 8000da4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000da8:	481b      	ldr	r0, [pc, #108]	; (8000e18 <main+0x148>)
 8000daa:	f000 fd15 	bl	80017d8 <HAL_GPIO_WritePin>
	  			        	HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, 1);
 8000dae:	2201      	movs	r2, #1
 8000db0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000db4:	4818      	ldr	r0, [pc, #96]	; (8000e18 <main+0x148>)
 8000db6:	f000 fd0f 	bl	80017d8 <HAL_GPIO_WritePin>
	  			        	HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, 1);
 8000dba:	2201      	movs	r2, #1
 8000dbc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000dc0:	4815      	ldr	r0, [pc, #84]	; (8000e18 <main+0x148>)
 8000dc2:	f000 fd09 	bl	80017d8 <HAL_GPIO_WritePin>
	  			        	HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, 1);
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000dcc:	4812      	ldr	r0, [pc, #72]	; (8000e18 <main+0x148>)
 8000dce:	f000 fd03 	bl	80017d8 <HAL_GPIO_WritePin>
	  		  //update7SEG(index_led);     // Call the update function for current index

	  		  updateLEDMatrix(index_led_matrix);
 8000dd2:	4b15      	ldr	r3, [pc, #84]	; (8000e28 <main+0x158>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f7ff f9b8 	bl	800014c <updateLEDMatrix>
	  		  //index_led++;               // Move to the next segment
	  		  index_led_matrix++;
 8000ddc:	4b12      	ldr	r3, [pc, #72]	; (8000e28 <main+0x158>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	3301      	adds	r3, #1
 8000de2:	4a11      	ldr	r2, [pc, #68]	; (8000e28 <main+0x158>)
 8000de4:	6013      	str	r3, [r2, #0]
	  		  if (index_led_matrix >= MAX_LED_MATRIX) {
 8000de6:	4b10      	ldr	r3, [pc, #64]	; (8000e28 <main+0x158>)
 8000de8:	681a      	ldr	r2, [r3, #0]
 8000dea:	4b10      	ldr	r3, [pc, #64]	; (8000e2c <main+0x15c>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	429a      	cmp	r2, r3
 8000df0:	db02      	blt.n	8000df8 <main+0x128>

	  			index_led_matrix = 0;
 8000df2:	4b0d      	ldr	r3, [pc, #52]	; (8000e28 <main+0x158>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	601a      	str	r2, [r3, #0]
	  		  }

	  		  //if (index_led >= MAX_LED) index_led = 0;// Reset the index to stay in the valid range
	  }

	  if (timer_flag[2] == 1)
 8000df8:	4b06      	ldr	r3, [pc, #24]	; (8000e14 <main+0x144>)
 8000dfa:	689b      	ldr	r3, [r3, #8]
 8000dfc:	2b01      	cmp	r3, #1
 8000dfe:	d180      	bne.n	8000d02 <main+0x32>
	  {
		  setTimer(2, 100);
 8000e00:	2164      	movs	r1, #100	; 0x64
 8000e02:	2002      	movs	r0, #2
 8000e04:	f000 f902 	bl	800100c <setTimer>
		  updateMatrixBuffer();
 8000e08:	f7ff fee2 	bl	8000bd0 <updateMatrixBuffer>
	  if (timer_flag[0] == 1) {
 8000e0c:	e779      	b.n	8000d02 <main+0x32>
 8000e0e:	bf00      	nop
 8000e10:	20000054 	.word	0x20000054
 8000e14:	200000c4 	.word	0x200000c4
 8000e18:	40010800 	.word	0x40010800
 8000e1c:	20000018 	.word	0x20000018
 8000e20:	20000014 	.word	0x20000014
 8000e24:	20000010 	.word	0x20000010
 8000e28:	2000004c 	.word	0x2000004c
 8000e2c:	0800281c 	.word	0x0800281c

08000e30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b090      	sub	sp, #64	; 0x40
 8000e34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e36:	f107 0318 	add.w	r3, r7, #24
 8000e3a:	2228      	movs	r2, #40	; 0x28
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f001 fcd8 	bl	80027f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e44:	1d3b      	adds	r3, r7, #4
 8000e46:	2200      	movs	r2, #0
 8000e48:	601a      	str	r2, [r3, #0]
 8000e4a:	605a      	str	r2, [r3, #4]
 8000e4c:	609a      	str	r2, [r3, #8]
 8000e4e:	60da      	str	r2, [r3, #12]
 8000e50:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e52:	2302      	movs	r3, #2
 8000e54:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e56:	2301      	movs	r3, #1
 8000e58:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e5a:	2310      	movs	r3, #16
 8000e5c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e62:	f107 0318 	add.w	r3, r7, #24
 8000e66:	4618      	mov	r0, r3
 8000e68:	f000 fce8 	bl	800183c <HAL_RCC_OscConfig>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d001      	beq.n	8000e76 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000e72:	f000 f8c5 	bl	8001000 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e76:	230f      	movs	r3, #15
 8000e78:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e82:	2300      	movs	r3, #0
 8000e84:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e86:	2300      	movs	r3, #0
 8000e88:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000e8a:	1d3b      	adds	r3, r7, #4
 8000e8c:	2100      	movs	r1, #0
 8000e8e:	4618      	mov	r0, r3
 8000e90:	f000 ff54 	bl	8001d3c <HAL_RCC_ClockConfig>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d001      	beq.n	8000e9e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000e9a:	f000 f8b1 	bl	8001000 <Error_Handler>
  }
}
 8000e9e:	bf00      	nop
 8000ea0:	3740      	adds	r7, #64	; 0x40
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
	...

08000ea8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b086      	sub	sp, #24
 8000eac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000eae:	f107 0308 	add.w	r3, r7, #8
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	601a      	str	r2, [r3, #0]
 8000eb6:	605a      	str	r2, [r3, #4]
 8000eb8:	609a      	str	r2, [r3, #8]
 8000eba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ebc:	463b      	mov	r3, r7
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	601a      	str	r2, [r3, #0]
 8000ec2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000ec4:	4b1d      	ldr	r3, [pc, #116]	; (8000f3c <MX_TIM2_Init+0x94>)
 8000ec6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000eca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000ecc:	4b1b      	ldr	r3, [pc, #108]	; (8000f3c <MX_TIM2_Init+0x94>)
 8000ece:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000ed2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ed4:	4b19      	ldr	r3, [pc, #100]	; (8000f3c <MX_TIM2_Init+0x94>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000eda:	4b18      	ldr	r3, [pc, #96]	; (8000f3c <MX_TIM2_Init+0x94>)
 8000edc:	2209      	movs	r2, #9
 8000ede:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ee0:	4b16      	ldr	r3, [pc, #88]	; (8000f3c <MX_TIM2_Init+0x94>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ee6:	4b15      	ldr	r3, [pc, #84]	; (8000f3c <MX_TIM2_Init+0x94>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000eec:	4813      	ldr	r0, [pc, #76]	; (8000f3c <MX_TIM2_Init+0x94>)
 8000eee:	f001 f881 	bl	8001ff4 <HAL_TIM_Base_Init>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d001      	beq.n	8000efc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000ef8:	f000 f882 	bl	8001000 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000efc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f00:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000f02:	f107 0308 	add.w	r3, r7, #8
 8000f06:	4619      	mov	r1, r3
 8000f08:	480c      	ldr	r0, [pc, #48]	; (8000f3c <MX_TIM2_Init+0x94>)
 8000f0a:	f001 f9ff 	bl	800230c <HAL_TIM_ConfigClockSource>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d001      	beq.n	8000f18 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000f14:	f000 f874 	bl	8001000 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f20:	463b      	mov	r3, r7
 8000f22:	4619      	mov	r1, r3
 8000f24:	4805      	ldr	r0, [pc, #20]	; (8000f3c <MX_TIM2_Init+0x94>)
 8000f26:	f001 fbd7 	bl	80026d8 <HAL_TIMEx_MasterConfigSynchronization>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d001      	beq.n	8000f34 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000f30:	f000 f866 	bl	8001000 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000f34:	bf00      	nop
 8000f36:	3718      	adds	r7, #24
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	20000054 	.word	0x20000054

08000f40 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b086      	sub	sp, #24
 8000f44:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f46:	f107 0308 	add.w	r3, r7, #8
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	601a      	str	r2, [r3, #0]
 8000f4e:	605a      	str	r2, [r3, #4]
 8000f50:	609a      	str	r2, [r3, #8]
 8000f52:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f54:	4b22      	ldr	r3, [pc, #136]	; (8000fe0 <MX_GPIO_Init+0xa0>)
 8000f56:	699b      	ldr	r3, [r3, #24]
 8000f58:	4a21      	ldr	r2, [pc, #132]	; (8000fe0 <MX_GPIO_Init+0xa0>)
 8000f5a:	f043 0304 	orr.w	r3, r3, #4
 8000f5e:	6193      	str	r3, [r2, #24]
 8000f60:	4b1f      	ldr	r3, [pc, #124]	; (8000fe0 <MX_GPIO_Init+0xa0>)
 8000f62:	699b      	ldr	r3, [r3, #24]
 8000f64:	f003 0304 	and.w	r3, r3, #4
 8000f68:	607b      	str	r3, [r7, #4]
 8000f6a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f6c:	4b1c      	ldr	r3, [pc, #112]	; (8000fe0 <MX_GPIO_Init+0xa0>)
 8000f6e:	699b      	ldr	r3, [r3, #24]
 8000f70:	4a1b      	ldr	r2, [pc, #108]	; (8000fe0 <MX_GPIO_Init+0xa0>)
 8000f72:	f043 0308 	orr.w	r3, r3, #8
 8000f76:	6193      	str	r3, [r2, #24]
 8000f78:	4b19      	ldr	r3, [pc, #100]	; (8000fe0 <MX_GPIO_Init+0xa0>)
 8000f7a:	699b      	ldr	r3, [r3, #24]
 8000f7c:	f003 0308 	and.w	r3, r3, #8
 8000f80:	603b      	str	r3, [r7, #0]
 8000f82:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ENM0_Pin|ENM1_Pin|DOT_Pin|RED_LED_Pin
 8000f84:	2200      	movs	r2, #0
 8000f86:	f64f 71fc 	movw	r1, #65532	; 0xfffc
 8000f8a:	4816      	ldr	r0, [pc, #88]	; (8000fe4 <MX_GPIO_Init+0xa4>)
 8000f8c:	f000 fc24 	bl	80017d8 <HAL_GPIO_WritePin>
                          |EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
                          |ENM2_Pin|ENM3_Pin|ENM4_Pin|ENM5_Pin
                          |ENM6_Pin|ENM7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG1_Pin|SEG2_Pin|ROW2_Pin
 8000f90:	2200      	movs	r2, #0
 8000f92:	f64f 717f 	movw	r1, #65407	; 0xff7f
 8000f96:	4814      	ldr	r0, [pc, #80]	; (8000fe8 <MX_GPIO_Init+0xa8>)
 8000f98:	f000 fc1e 	bl	80017d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ENM0_Pin ENM1_Pin DOT_Pin RED_LED_Pin
                           EN0_Pin EN1_Pin EN2_Pin EN3_Pin
                           ENM2_Pin ENM3_Pin ENM4_Pin ENM5_Pin
                           ENM6_Pin ENM7_Pin */
  GPIO_InitStruct.Pin = ENM0_Pin|ENM1_Pin|DOT_Pin|RED_LED_Pin
 8000f9c:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 8000fa0:	60bb      	str	r3, [r7, #8]
                          |EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
                          |ENM2_Pin|ENM3_Pin|ENM4_Pin|ENM5_Pin
                          |ENM6_Pin|ENM7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000faa:	2302      	movs	r3, #2
 8000fac:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fae:	f107 0308 	add.w	r3, r7, #8
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	480b      	ldr	r0, [pc, #44]	; (8000fe4 <MX_GPIO_Init+0xa4>)
 8000fb6:	f000 fa95 	bl	80014e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0_Pin SEG1_Pin SEG2_Pin ROW2_Pin
                           ROW3_Pin ROW4_Pin ROW5_Pin ROW6_Pin
                           ROW7_Pin SEG3_Pin SEG4_Pin SEG5_Pin
                           SEG6_Pin ROW0_Pin ROW1_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|ROW2_Pin
 8000fba:	f64f 737f 	movw	r3, #65407	; 0xff7f
 8000fbe:	60bb      	str	r3, [r7, #8]
                          |ROW3_Pin|ROW4_Pin|ROW5_Pin|ROW6_Pin
                          |ROW7_Pin|SEG3_Pin|SEG4_Pin|SEG5_Pin
                          |SEG6_Pin|ROW0_Pin|ROW1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fc8:	2302      	movs	r3, #2
 8000fca:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fcc:	f107 0308 	add.w	r3, r7, #8
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	4805      	ldr	r0, [pc, #20]	; (8000fe8 <MX_GPIO_Init+0xa8>)
 8000fd4:	f000 fa86 	bl	80014e4 <HAL_GPIO_Init>

}
 8000fd8:	bf00      	nop
 8000fda:	3718      	adds	r7, #24
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	40021000 	.word	0x40021000
 8000fe4:	40010800 	.word	0x40010800
 8000fe8:	40010c00 	.word	0x40010c00

08000fec <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE BEGIN 4 */

	void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
	{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b082      	sub	sp, #8
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
		timerRun();
 8000ff4:	f000 f822 	bl	800103c <timerRun>

	}
 8000ff8:	bf00      	nop
 8000ffa:	3708      	adds	r7, #8
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}

08001000 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001000:	b480      	push	{r7}
 8001002:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001004:	b672      	cpsid	i
}
 8001006:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001008:	e7fe      	b.n	8001008 <Error_Handler+0x8>
	...

0800100c <setTimer>:

int timer_flag[10];
int timer_counter[10];

void setTimer (int index, int counter)
{
 800100c:	b480      	push	{r7}
 800100e:	b083      	sub	sp, #12
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
 8001014:	6039      	str	r1, [r7, #0]
	timer_flag[index] = 0;
 8001016:	4a07      	ldr	r2, [pc, #28]	; (8001034 <setTimer+0x28>)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	2100      	movs	r1, #0
 800101c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	timer_counter[index] = counter/TICK;
 8001020:	4905      	ldr	r1, [pc, #20]	; (8001038 <setTimer+0x2c>)
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	683a      	ldr	r2, [r7, #0]
 8001026:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800102a:	bf00      	nop
 800102c:	370c      	adds	r7, #12
 800102e:	46bd      	mov	sp, r7
 8001030:	bc80      	pop	{r7}
 8001032:	4770      	bx	lr
 8001034:	200000c4 	.word	0x200000c4
 8001038:	2000009c 	.word	0x2000009c

0800103c <timerRun>:

void timerRun()
{
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
	for (int i=0; i<10; i++)
 8001042:	2300      	movs	r3, #0
 8001044:	607b      	str	r3, [r7, #4]
 8001046:	e01c      	b.n	8001082 <timerRun+0x46>
	{
		if (timer_counter[i] >= 0) {
 8001048:	4a12      	ldr	r2, [pc, #72]	; (8001094 <timerRun+0x58>)
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001050:	2b00      	cmp	r3, #0
 8001052:	db13      	blt.n	800107c <timerRun+0x40>
			timer_counter[i]--;
 8001054:	4a0f      	ldr	r2, [pc, #60]	; (8001094 <timerRun+0x58>)
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800105c:	1e5a      	subs	r2, r3, #1
 800105e:	490d      	ldr	r1, [pc, #52]	; (8001094 <timerRun+0x58>)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (timer_counter[i] <= 0) timer_flag[i] = 1;
 8001066:	4a0b      	ldr	r2, [pc, #44]	; (8001094 <timerRun+0x58>)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800106e:	2b00      	cmp	r3, #0
 8001070:	dc04      	bgt.n	800107c <timerRun+0x40>
 8001072:	4a09      	ldr	r2, [pc, #36]	; (8001098 <timerRun+0x5c>)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2101      	movs	r1, #1
 8001078:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i=0; i<10; i++)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	3301      	adds	r3, #1
 8001080:	607b      	str	r3, [r7, #4]
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	2b09      	cmp	r3, #9
 8001086:	dddf      	ble.n	8001048 <timerRun+0xc>
		}
	}
}
 8001088:	bf00      	nop
 800108a:	bf00      	nop
 800108c:	370c      	adds	r7, #12
 800108e:	46bd      	mov	sp, r7
 8001090:	bc80      	pop	{r7}
 8001092:	4770      	bx	lr
 8001094:	2000009c 	.word	0x2000009c
 8001098:	200000c4 	.word	0x200000c4

0800109c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800109c:	b480      	push	{r7}
 800109e:	b085      	sub	sp, #20
 80010a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80010a2:	4b15      	ldr	r3, [pc, #84]	; (80010f8 <HAL_MspInit+0x5c>)
 80010a4:	699b      	ldr	r3, [r3, #24]
 80010a6:	4a14      	ldr	r2, [pc, #80]	; (80010f8 <HAL_MspInit+0x5c>)
 80010a8:	f043 0301 	orr.w	r3, r3, #1
 80010ac:	6193      	str	r3, [r2, #24]
 80010ae:	4b12      	ldr	r3, [pc, #72]	; (80010f8 <HAL_MspInit+0x5c>)
 80010b0:	699b      	ldr	r3, [r3, #24]
 80010b2:	f003 0301 	and.w	r3, r3, #1
 80010b6:	60bb      	str	r3, [r7, #8]
 80010b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010ba:	4b0f      	ldr	r3, [pc, #60]	; (80010f8 <HAL_MspInit+0x5c>)
 80010bc:	69db      	ldr	r3, [r3, #28]
 80010be:	4a0e      	ldr	r2, [pc, #56]	; (80010f8 <HAL_MspInit+0x5c>)
 80010c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010c4:	61d3      	str	r3, [r2, #28]
 80010c6:	4b0c      	ldr	r3, [pc, #48]	; (80010f8 <HAL_MspInit+0x5c>)
 80010c8:	69db      	ldr	r3, [r3, #28]
 80010ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010ce:	607b      	str	r3, [r7, #4]
 80010d0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80010d2:	4b0a      	ldr	r3, [pc, #40]	; (80010fc <HAL_MspInit+0x60>)
 80010d4:	685b      	ldr	r3, [r3, #4]
 80010d6:	60fb      	str	r3, [r7, #12]
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80010de:	60fb      	str	r3, [r7, #12]
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80010e6:	60fb      	str	r3, [r7, #12]
 80010e8:	4a04      	ldr	r2, [pc, #16]	; (80010fc <HAL_MspInit+0x60>)
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010ee:	bf00      	nop
 80010f0:	3714      	adds	r7, #20
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bc80      	pop	{r7}
 80010f6:	4770      	bx	lr
 80010f8:	40021000 	.word	0x40021000
 80010fc:	40010000 	.word	0x40010000

08001100 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b084      	sub	sp, #16
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001110:	d113      	bne.n	800113a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001112:	4b0c      	ldr	r3, [pc, #48]	; (8001144 <HAL_TIM_Base_MspInit+0x44>)
 8001114:	69db      	ldr	r3, [r3, #28]
 8001116:	4a0b      	ldr	r2, [pc, #44]	; (8001144 <HAL_TIM_Base_MspInit+0x44>)
 8001118:	f043 0301 	orr.w	r3, r3, #1
 800111c:	61d3      	str	r3, [r2, #28]
 800111e:	4b09      	ldr	r3, [pc, #36]	; (8001144 <HAL_TIM_Base_MspInit+0x44>)
 8001120:	69db      	ldr	r3, [r3, #28]
 8001122:	f003 0301 	and.w	r3, r3, #1
 8001126:	60fb      	str	r3, [r7, #12]
 8001128:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800112a:	2200      	movs	r2, #0
 800112c:	2100      	movs	r1, #0
 800112e:	201c      	movs	r0, #28
 8001130:	f000 f9a1 	bl	8001476 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001134:	201c      	movs	r0, #28
 8001136:	f000 f9ba 	bl	80014ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800113a:	bf00      	nop
 800113c:	3710      	adds	r7, #16
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	40021000 	.word	0x40021000

08001148 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800114c:	e7fe      	b.n	800114c <NMI_Handler+0x4>

0800114e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800114e:	b480      	push	{r7}
 8001150:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001152:	e7fe      	b.n	8001152 <HardFault_Handler+0x4>

08001154 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001158:	e7fe      	b.n	8001158 <MemManage_Handler+0x4>

0800115a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800115a:	b480      	push	{r7}
 800115c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800115e:	e7fe      	b.n	800115e <BusFault_Handler+0x4>

08001160 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001164:	e7fe      	b.n	8001164 <UsageFault_Handler+0x4>

08001166 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001166:	b480      	push	{r7}
 8001168:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800116a:	bf00      	nop
 800116c:	46bd      	mov	sp, r7
 800116e:	bc80      	pop	{r7}
 8001170:	4770      	bx	lr

08001172 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001172:	b480      	push	{r7}
 8001174:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001176:	bf00      	nop
 8001178:	46bd      	mov	sp, r7
 800117a:	bc80      	pop	{r7}
 800117c:	4770      	bx	lr

0800117e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800117e:	b480      	push	{r7}
 8001180:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001182:	bf00      	nop
 8001184:	46bd      	mov	sp, r7
 8001186:	bc80      	pop	{r7}
 8001188:	4770      	bx	lr

0800118a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800118a:	b580      	push	{r7, lr}
 800118c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800118e:	f000 f87f 	bl	8001290 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001192:	bf00      	nop
 8001194:	bd80      	pop	{r7, pc}
	...

08001198 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800119c:	4802      	ldr	r0, [pc, #8]	; (80011a8 <TIM2_IRQHandler+0x10>)
 800119e:	f000 ffc5 	bl	800212c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80011a2:	bf00      	nop
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	20000054 	.word	0x20000054

080011ac <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011b0:	bf00      	nop
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bc80      	pop	{r7}
 80011b6:	4770      	bx	lr

080011b8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80011b8:	f7ff fff8 	bl	80011ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011bc:	480b      	ldr	r0, [pc, #44]	; (80011ec <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80011be:	490c      	ldr	r1, [pc, #48]	; (80011f0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80011c0:	4a0c      	ldr	r2, [pc, #48]	; (80011f4 <LoopFillZerobss+0x16>)
  movs r3, #0
 80011c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011c4:	e002      	b.n	80011cc <LoopCopyDataInit>

080011c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011ca:	3304      	adds	r3, #4

080011cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011d0:	d3f9      	bcc.n	80011c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011d2:	4a09      	ldr	r2, [pc, #36]	; (80011f8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80011d4:	4c09      	ldr	r4, [pc, #36]	; (80011fc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80011d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011d8:	e001      	b.n	80011de <LoopFillZerobss>

080011da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011dc:	3204      	adds	r2, #4

080011de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011e0:	d3fb      	bcc.n	80011da <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80011e2:	f001 fae3 	bl	80027ac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80011e6:	f7ff fd73 	bl	8000cd0 <main>
  bx lr
 80011ea:	4770      	bx	lr
  ldr r0, =_sdata
 80011ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011f0:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 80011f4:	0800284c 	.word	0x0800284c
  ldr r2, =_sbss
 80011f8:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 80011fc:	200000f0 	.word	0x200000f0

08001200 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001200:	e7fe      	b.n	8001200 <ADC1_2_IRQHandler>
	...

08001204 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001208:	4b08      	ldr	r3, [pc, #32]	; (800122c <HAL_Init+0x28>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	4a07      	ldr	r2, [pc, #28]	; (800122c <HAL_Init+0x28>)
 800120e:	f043 0310 	orr.w	r3, r3, #16
 8001212:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001214:	2003      	movs	r0, #3
 8001216:	f000 f923 	bl	8001460 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800121a:	200f      	movs	r0, #15
 800121c:	f000 f808 	bl	8001230 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001220:	f7ff ff3c 	bl	800109c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001224:	2300      	movs	r3, #0
}
 8001226:	4618      	mov	r0, r3
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	40022000 	.word	0x40022000

08001230 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b082      	sub	sp, #8
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001238:	4b12      	ldr	r3, [pc, #72]	; (8001284 <HAL_InitTick+0x54>)
 800123a:	681a      	ldr	r2, [r3, #0]
 800123c:	4b12      	ldr	r3, [pc, #72]	; (8001288 <HAL_InitTick+0x58>)
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	4619      	mov	r1, r3
 8001242:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001246:	fbb3 f3f1 	udiv	r3, r3, r1
 800124a:	fbb2 f3f3 	udiv	r3, r2, r3
 800124e:	4618      	mov	r0, r3
 8001250:	f000 f93b 	bl	80014ca <HAL_SYSTICK_Config>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d001      	beq.n	800125e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800125a:	2301      	movs	r3, #1
 800125c:	e00e      	b.n	800127c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	2b0f      	cmp	r3, #15
 8001262:	d80a      	bhi.n	800127a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001264:	2200      	movs	r2, #0
 8001266:	6879      	ldr	r1, [r7, #4]
 8001268:	f04f 30ff 	mov.w	r0, #4294967295
 800126c:	f000 f903 	bl	8001476 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001270:	4a06      	ldr	r2, [pc, #24]	; (800128c <HAL_InitTick+0x5c>)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001276:	2300      	movs	r3, #0
 8001278:	e000      	b.n	800127c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800127a:	2301      	movs	r3, #1
}
 800127c:	4618      	mov	r0, r3
 800127e:	3708      	adds	r7, #8
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}
 8001284:	20000024 	.word	0x20000024
 8001288:	2000002c 	.word	0x2000002c
 800128c:	20000028 	.word	0x20000028

08001290 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001294:	4b05      	ldr	r3, [pc, #20]	; (80012ac <HAL_IncTick+0x1c>)
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	461a      	mov	r2, r3
 800129a:	4b05      	ldr	r3, [pc, #20]	; (80012b0 <HAL_IncTick+0x20>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	4413      	add	r3, r2
 80012a0:	4a03      	ldr	r2, [pc, #12]	; (80012b0 <HAL_IncTick+0x20>)
 80012a2:	6013      	str	r3, [r2, #0]
}
 80012a4:	bf00      	nop
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bc80      	pop	{r7}
 80012aa:	4770      	bx	lr
 80012ac:	2000002c 	.word	0x2000002c
 80012b0:	200000ec 	.word	0x200000ec

080012b4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
  return uwTick;
 80012b8:	4b02      	ldr	r3, [pc, #8]	; (80012c4 <HAL_GetTick+0x10>)
 80012ba:	681b      	ldr	r3, [r3, #0]
}
 80012bc:	4618      	mov	r0, r3
 80012be:	46bd      	mov	sp, r7
 80012c0:	bc80      	pop	{r7}
 80012c2:	4770      	bx	lr
 80012c4:	200000ec 	.word	0x200000ec

080012c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012c8:	b480      	push	{r7}
 80012ca:	b085      	sub	sp, #20
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	f003 0307 	and.w	r3, r3, #7
 80012d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012d8:	4b0c      	ldr	r3, [pc, #48]	; (800130c <__NVIC_SetPriorityGrouping+0x44>)
 80012da:	68db      	ldr	r3, [r3, #12]
 80012dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012de:	68ba      	ldr	r2, [r7, #8]
 80012e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80012e4:	4013      	ands	r3, r2
 80012e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012ec:	68bb      	ldr	r3, [r7, #8]
 80012ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80012f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012fa:	4a04      	ldr	r2, [pc, #16]	; (800130c <__NVIC_SetPriorityGrouping+0x44>)
 80012fc:	68bb      	ldr	r3, [r7, #8]
 80012fe:	60d3      	str	r3, [r2, #12]
}
 8001300:	bf00      	nop
 8001302:	3714      	adds	r7, #20
 8001304:	46bd      	mov	sp, r7
 8001306:	bc80      	pop	{r7}
 8001308:	4770      	bx	lr
 800130a:	bf00      	nop
 800130c:	e000ed00 	.word	0xe000ed00

08001310 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001310:	b480      	push	{r7}
 8001312:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001314:	4b04      	ldr	r3, [pc, #16]	; (8001328 <__NVIC_GetPriorityGrouping+0x18>)
 8001316:	68db      	ldr	r3, [r3, #12]
 8001318:	0a1b      	lsrs	r3, r3, #8
 800131a:	f003 0307 	and.w	r3, r3, #7
}
 800131e:	4618      	mov	r0, r3
 8001320:	46bd      	mov	sp, r7
 8001322:	bc80      	pop	{r7}
 8001324:	4770      	bx	lr
 8001326:	bf00      	nop
 8001328:	e000ed00 	.word	0xe000ed00

0800132c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800132c:	b480      	push	{r7}
 800132e:	b083      	sub	sp, #12
 8001330:	af00      	add	r7, sp, #0
 8001332:	4603      	mov	r3, r0
 8001334:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001336:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800133a:	2b00      	cmp	r3, #0
 800133c:	db0b      	blt.n	8001356 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800133e:	79fb      	ldrb	r3, [r7, #7]
 8001340:	f003 021f 	and.w	r2, r3, #31
 8001344:	4906      	ldr	r1, [pc, #24]	; (8001360 <__NVIC_EnableIRQ+0x34>)
 8001346:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800134a:	095b      	lsrs	r3, r3, #5
 800134c:	2001      	movs	r0, #1
 800134e:	fa00 f202 	lsl.w	r2, r0, r2
 8001352:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001356:	bf00      	nop
 8001358:	370c      	adds	r7, #12
 800135a:	46bd      	mov	sp, r7
 800135c:	bc80      	pop	{r7}
 800135e:	4770      	bx	lr
 8001360:	e000e100 	.word	0xe000e100

08001364 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001364:	b480      	push	{r7}
 8001366:	b083      	sub	sp, #12
 8001368:	af00      	add	r7, sp, #0
 800136a:	4603      	mov	r3, r0
 800136c:	6039      	str	r1, [r7, #0]
 800136e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001370:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001374:	2b00      	cmp	r3, #0
 8001376:	db0a      	blt.n	800138e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	b2da      	uxtb	r2, r3
 800137c:	490c      	ldr	r1, [pc, #48]	; (80013b0 <__NVIC_SetPriority+0x4c>)
 800137e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001382:	0112      	lsls	r2, r2, #4
 8001384:	b2d2      	uxtb	r2, r2
 8001386:	440b      	add	r3, r1
 8001388:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800138c:	e00a      	b.n	80013a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	b2da      	uxtb	r2, r3
 8001392:	4908      	ldr	r1, [pc, #32]	; (80013b4 <__NVIC_SetPriority+0x50>)
 8001394:	79fb      	ldrb	r3, [r7, #7]
 8001396:	f003 030f 	and.w	r3, r3, #15
 800139a:	3b04      	subs	r3, #4
 800139c:	0112      	lsls	r2, r2, #4
 800139e:	b2d2      	uxtb	r2, r2
 80013a0:	440b      	add	r3, r1
 80013a2:	761a      	strb	r2, [r3, #24]
}
 80013a4:	bf00      	nop
 80013a6:	370c      	adds	r7, #12
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bc80      	pop	{r7}
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	e000e100 	.word	0xe000e100
 80013b4:	e000ed00 	.word	0xe000ed00

080013b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013b8:	b480      	push	{r7}
 80013ba:	b089      	sub	sp, #36	; 0x24
 80013bc:	af00      	add	r7, sp, #0
 80013be:	60f8      	str	r0, [r7, #12]
 80013c0:	60b9      	str	r1, [r7, #8]
 80013c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	f003 0307 	and.w	r3, r3, #7
 80013ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013cc:	69fb      	ldr	r3, [r7, #28]
 80013ce:	f1c3 0307 	rsb	r3, r3, #7
 80013d2:	2b04      	cmp	r3, #4
 80013d4:	bf28      	it	cs
 80013d6:	2304      	movcs	r3, #4
 80013d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013da:	69fb      	ldr	r3, [r7, #28]
 80013dc:	3304      	adds	r3, #4
 80013de:	2b06      	cmp	r3, #6
 80013e0:	d902      	bls.n	80013e8 <NVIC_EncodePriority+0x30>
 80013e2:	69fb      	ldr	r3, [r7, #28]
 80013e4:	3b03      	subs	r3, #3
 80013e6:	e000      	b.n	80013ea <NVIC_EncodePriority+0x32>
 80013e8:	2300      	movs	r3, #0
 80013ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013ec:	f04f 32ff 	mov.w	r2, #4294967295
 80013f0:	69bb      	ldr	r3, [r7, #24]
 80013f2:	fa02 f303 	lsl.w	r3, r2, r3
 80013f6:	43da      	mvns	r2, r3
 80013f8:	68bb      	ldr	r3, [r7, #8]
 80013fa:	401a      	ands	r2, r3
 80013fc:	697b      	ldr	r3, [r7, #20]
 80013fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001400:	f04f 31ff 	mov.w	r1, #4294967295
 8001404:	697b      	ldr	r3, [r7, #20]
 8001406:	fa01 f303 	lsl.w	r3, r1, r3
 800140a:	43d9      	mvns	r1, r3
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001410:	4313      	orrs	r3, r2
         );
}
 8001412:	4618      	mov	r0, r3
 8001414:	3724      	adds	r7, #36	; 0x24
 8001416:	46bd      	mov	sp, r7
 8001418:	bc80      	pop	{r7}
 800141a:	4770      	bx	lr

0800141c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b082      	sub	sp, #8
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	3b01      	subs	r3, #1
 8001428:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800142c:	d301      	bcc.n	8001432 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800142e:	2301      	movs	r3, #1
 8001430:	e00f      	b.n	8001452 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001432:	4a0a      	ldr	r2, [pc, #40]	; (800145c <SysTick_Config+0x40>)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	3b01      	subs	r3, #1
 8001438:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800143a:	210f      	movs	r1, #15
 800143c:	f04f 30ff 	mov.w	r0, #4294967295
 8001440:	f7ff ff90 	bl	8001364 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001444:	4b05      	ldr	r3, [pc, #20]	; (800145c <SysTick_Config+0x40>)
 8001446:	2200      	movs	r2, #0
 8001448:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800144a:	4b04      	ldr	r3, [pc, #16]	; (800145c <SysTick_Config+0x40>)
 800144c:	2207      	movs	r2, #7
 800144e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001450:	2300      	movs	r3, #0
}
 8001452:	4618      	mov	r0, r3
 8001454:	3708      	adds	r7, #8
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	e000e010 	.word	0xe000e010

08001460 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001468:	6878      	ldr	r0, [r7, #4]
 800146a:	f7ff ff2d 	bl	80012c8 <__NVIC_SetPriorityGrouping>
}
 800146e:	bf00      	nop
 8001470:	3708      	adds	r7, #8
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}

08001476 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001476:	b580      	push	{r7, lr}
 8001478:	b086      	sub	sp, #24
 800147a:	af00      	add	r7, sp, #0
 800147c:	4603      	mov	r3, r0
 800147e:	60b9      	str	r1, [r7, #8]
 8001480:	607a      	str	r2, [r7, #4]
 8001482:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001484:	2300      	movs	r3, #0
 8001486:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001488:	f7ff ff42 	bl	8001310 <__NVIC_GetPriorityGrouping>
 800148c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800148e:	687a      	ldr	r2, [r7, #4]
 8001490:	68b9      	ldr	r1, [r7, #8]
 8001492:	6978      	ldr	r0, [r7, #20]
 8001494:	f7ff ff90 	bl	80013b8 <NVIC_EncodePriority>
 8001498:	4602      	mov	r2, r0
 800149a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800149e:	4611      	mov	r1, r2
 80014a0:	4618      	mov	r0, r3
 80014a2:	f7ff ff5f 	bl	8001364 <__NVIC_SetPriority>
}
 80014a6:	bf00      	nop
 80014a8:	3718      	adds	r7, #24
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}

080014ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014ae:	b580      	push	{r7, lr}
 80014b0:	b082      	sub	sp, #8
 80014b2:	af00      	add	r7, sp, #0
 80014b4:	4603      	mov	r3, r0
 80014b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014bc:	4618      	mov	r0, r3
 80014be:	f7ff ff35 	bl	800132c <__NVIC_EnableIRQ>
}
 80014c2:	bf00      	nop
 80014c4:	3708      	adds	r7, #8
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}

080014ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014ca:	b580      	push	{r7, lr}
 80014cc:	b082      	sub	sp, #8
 80014ce:	af00      	add	r7, sp, #0
 80014d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014d2:	6878      	ldr	r0, [r7, #4]
 80014d4:	f7ff ffa2 	bl	800141c <SysTick_Config>
 80014d8:	4603      	mov	r3, r0
}
 80014da:	4618      	mov	r0, r3
 80014dc:	3708      	adds	r7, #8
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
	...

080014e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014e4:	b480      	push	{r7}
 80014e6:	b08b      	sub	sp, #44	; 0x2c
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
 80014ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80014ee:	2300      	movs	r3, #0
 80014f0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80014f2:	2300      	movs	r3, #0
 80014f4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014f6:	e148      	b.n	800178a <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80014f8:	2201      	movs	r2, #1
 80014fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001500:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	69fa      	ldr	r2, [r7, #28]
 8001508:	4013      	ands	r3, r2
 800150a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800150c:	69ba      	ldr	r2, [r7, #24]
 800150e:	69fb      	ldr	r3, [r7, #28]
 8001510:	429a      	cmp	r2, r3
 8001512:	f040 8137 	bne.w	8001784 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	4aa3      	ldr	r2, [pc, #652]	; (80017a8 <HAL_GPIO_Init+0x2c4>)
 800151c:	4293      	cmp	r3, r2
 800151e:	d05e      	beq.n	80015de <HAL_GPIO_Init+0xfa>
 8001520:	4aa1      	ldr	r2, [pc, #644]	; (80017a8 <HAL_GPIO_Init+0x2c4>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d875      	bhi.n	8001612 <HAL_GPIO_Init+0x12e>
 8001526:	4aa1      	ldr	r2, [pc, #644]	; (80017ac <HAL_GPIO_Init+0x2c8>)
 8001528:	4293      	cmp	r3, r2
 800152a:	d058      	beq.n	80015de <HAL_GPIO_Init+0xfa>
 800152c:	4a9f      	ldr	r2, [pc, #636]	; (80017ac <HAL_GPIO_Init+0x2c8>)
 800152e:	4293      	cmp	r3, r2
 8001530:	d86f      	bhi.n	8001612 <HAL_GPIO_Init+0x12e>
 8001532:	4a9f      	ldr	r2, [pc, #636]	; (80017b0 <HAL_GPIO_Init+0x2cc>)
 8001534:	4293      	cmp	r3, r2
 8001536:	d052      	beq.n	80015de <HAL_GPIO_Init+0xfa>
 8001538:	4a9d      	ldr	r2, [pc, #628]	; (80017b0 <HAL_GPIO_Init+0x2cc>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d869      	bhi.n	8001612 <HAL_GPIO_Init+0x12e>
 800153e:	4a9d      	ldr	r2, [pc, #628]	; (80017b4 <HAL_GPIO_Init+0x2d0>)
 8001540:	4293      	cmp	r3, r2
 8001542:	d04c      	beq.n	80015de <HAL_GPIO_Init+0xfa>
 8001544:	4a9b      	ldr	r2, [pc, #620]	; (80017b4 <HAL_GPIO_Init+0x2d0>)
 8001546:	4293      	cmp	r3, r2
 8001548:	d863      	bhi.n	8001612 <HAL_GPIO_Init+0x12e>
 800154a:	4a9b      	ldr	r2, [pc, #620]	; (80017b8 <HAL_GPIO_Init+0x2d4>)
 800154c:	4293      	cmp	r3, r2
 800154e:	d046      	beq.n	80015de <HAL_GPIO_Init+0xfa>
 8001550:	4a99      	ldr	r2, [pc, #612]	; (80017b8 <HAL_GPIO_Init+0x2d4>)
 8001552:	4293      	cmp	r3, r2
 8001554:	d85d      	bhi.n	8001612 <HAL_GPIO_Init+0x12e>
 8001556:	2b12      	cmp	r3, #18
 8001558:	d82a      	bhi.n	80015b0 <HAL_GPIO_Init+0xcc>
 800155a:	2b12      	cmp	r3, #18
 800155c:	d859      	bhi.n	8001612 <HAL_GPIO_Init+0x12e>
 800155e:	a201      	add	r2, pc, #4	; (adr r2, 8001564 <HAL_GPIO_Init+0x80>)
 8001560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001564:	080015df 	.word	0x080015df
 8001568:	080015b9 	.word	0x080015b9
 800156c:	080015cb 	.word	0x080015cb
 8001570:	0800160d 	.word	0x0800160d
 8001574:	08001613 	.word	0x08001613
 8001578:	08001613 	.word	0x08001613
 800157c:	08001613 	.word	0x08001613
 8001580:	08001613 	.word	0x08001613
 8001584:	08001613 	.word	0x08001613
 8001588:	08001613 	.word	0x08001613
 800158c:	08001613 	.word	0x08001613
 8001590:	08001613 	.word	0x08001613
 8001594:	08001613 	.word	0x08001613
 8001598:	08001613 	.word	0x08001613
 800159c:	08001613 	.word	0x08001613
 80015a0:	08001613 	.word	0x08001613
 80015a4:	08001613 	.word	0x08001613
 80015a8:	080015c1 	.word	0x080015c1
 80015ac:	080015d5 	.word	0x080015d5
 80015b0:	4a82      	ldr	r2, [pc, #520]	; (80017bc <HAL_GPIO_Init+0x2d8>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d013      	beq.n	80015de <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80015b6:	e02c      	b.n	8001612 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	68db      	ldr	r3, [r3, #12]
 80015bc:	623b      	str	r3, [r7, #32]
          break;
 80015be:	e029      	b.n	8001614 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	68db      	ldr	r3, [r3, #12]
 80015c4:	3304      	adds	r3, #4
 80015c6:	623b      	str	r3, [r7, #32]
          break;
 80015c8:	e024      	b.n	8001614 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	68db      	ldr	r3, [r3, #12]
 80015ce:	3308      	adds	r3, #8
 80015d0:	623b      	str	r3, [r7, #32]
          break;
 80015d2:	e01f      	b.n	8001614 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	330c      	adds	r3, #12
 80015da:	623b      	str	r3, [r7, #32]
          break;
 80015dc:	e01a      	b.n	8001614 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	689b      	ldr	r3, [r3, #8]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d102      	bne.n	80015ec <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80015e6:	2304      	movs	r3, #4
 80015e8:	623b      	str	r3, [r7, #32]
          break;
 80015ea:	e013      	b.n	8001614 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	689b      	ldr	r3, [r3, #8]
 80015f0:	2b01      	cmp	r3, #1
 80015f2:	d105      	bne.n	8001600 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80015f4:	2308      	movs	r3, #8
 80015f6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	69fa      	ldr	r2, [r7, #28]
 80015fc:	611a      	str	r2, [r3, #16]
          break;
 80015fe:	e009      	b.n	8001614 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001600:	2308      	movs	r3, #8
 8001602:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	69fa      	ldr	r2, [r7, #28]
 8001608:	615a      	str	r2, [r3, #20]
          break;
 800160a:	e003      	b.n	8001614 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800160c:	2300      	movs	r3, #0
 800160e:	623b      	str	r3, [r7, #32]
          break;
 8001610:	e000      	b.n	8001614 <HAL_GPIO_Init+0x130>
          break;
 8001612:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001614:	69bb      	ldr	r3, [r7, #24]
 8001616:	2bff      	cmp	r3, #255	; 0xff
 8001618:	d801      	bhi.n	800161e <HAL_GPIO_Init+0x13a>
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	e001      	b.n	8001622 <HAL_GPIO_Init+0x13e>
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	3304      	adds	r3, #4
 8001622:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001624:	69bb      	ldr	r3, [r7, #24]
 8001626:	2bff      	cmp	r3, #255	; 0xff
 8001628:	d802      	bhi.n	8001630 <HAL_GPIO_Init+0x14c>
 800162a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800162c:	009b      	lsls	r3, r3, #2
 800162e:	e002      	b.n	8001636 <HAL_GPIO_Init+0x152>
 8001630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001632:	3b08      	subs	r3, #8
 8001634:	009b      	lsls	r3, r3, #2
 8001636:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001638:	697b      	ldr	r3, [r7, #20]
 800163a:	681a      	ldr	r2, [r3, #0]
 800163c:	210f      	movs	r1, #15
 800163e:	693b      	ldr	r3, [r7, #16]
 8001640:	fa01 f303 	lsl.w	r3, r1, r3
 8001644:	43db      	mvns	r3, r3
 8001646:	401a      	ands	r2, r3
 8001648:	6a39      	ldr	r1, [r7, #32]
 800164a:	693b      	ldr	r3, [r7, #16]
 800164c:	fa01 f303 	lsl.w	r3, r1, r3
 8001650:	431a      	orrs	r2, r3
 8001652:	697b      	ldr	r3, [r7, #20]
 8001654:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	685b      	ldr	r3, [r3, #4]
 800165a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800165e:	2b00      	cmp	r3, #0
 8001660:	f000 8090 	beq.w	8001784 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001664:	4b56      	ldr	r3, [pc, #344]	; (80017c0 <HAL_GPIO_Init+0x2dc>)
 8001666:	699b      	ldr	r3, [r3, #24]
 8001668:	4a55      	ldr	r2, [pc, #340]	; (80017c0 <HAL_GPIO_Init+0x2dc>)
 800166a:	f043 0301 	orr.w	r3, r3, #1
 800166e:	6193      	str	r3, [r2, #24]
 8001670:	4b53      	ldr	r3, [pc, #332]	; (80017c0 <HAL_GPIO_Init+0x2dc>)
 8001672:	699b      	ldr	r3, [r3, #24]
 8001674:	f003 0301 	and.w	r3, r3, #1
 8001678:	60bb      	str	r3, [r7, #8]
 800167a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800167c:	4a51      	ldr	r2, [pc, #324]	; (80017c4 <HAL_GPIO_Init+0x2e0>)
 800167e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001680:	089b      	lsrs	r3, r3, #2
 8001682:	3302      	adds	r3, #2
 8001684:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001688:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800168a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800168c:	f003 0303 	and.w	r3, r3, #3
 8001690:	009b      	lsls	r3, r3, #2
 8001692:	220f      	movs	r2, #15
 8001694:	fa02 f303 	lsl.w	r3, r2, r3
 8001698:	43db      	mvns	r3, r3
 800169a:	68fa      	ldr	r2, [r7, #12]
 800169c:	4013      	ands	r3, r2
 800169e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	4a49      	ldr	r2, [pc, #292]	; (80017c8 <HAL_GPIO_Init+0x2e4>)
 80016a4:	4293      	cmp	r3, r2
 80016a6:	d00d      	beq.n	80016c4 <HAL_GPIO_Init+0x1e0>
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	4a48      	ldr	r2, [pc, #288]	; (80017cc <HAL_GPIO_Init+0x2e8>)
 80016ac:	4293      	cmp	r3, r2
 80016ae:	d007      	beq.n	80016c0 <HAL_GPIO_Init+0x1dc>
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	4a47      	ldr	r2, [pc, #284]	; (80017d0 <HAL_GPIO_Init+0x2ec>)
 80016b4:	4293      	cmp	r3, r2
 80016b6:	d101      	bne.n	80016bc <HAL_GPIO_Init+0x1d8>
 80016b8:	2302      	movs	r3, #2
 80016ba:	e004      	b.n	80016c6 <HAL_GPIO_Init+0x1e2>
 80016bc:	2303      	movs	r3, #3
 80016be:	e002      	b.n	80016c6 <HAL_GPIO_Init+0x1e2>
 80016c0:	2301      	movs	r3, #1
 80016c2:	e000      	b.n	80016c6 <HAL_GPIO_Init+0x1e2>
 80016c4:	2300      	movs	r3, #0
 80016c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80016c8:	f002 0203 	and.w	r2, r2, #3
 80016cc:	0092      	lsls	r2, r2, #2
 80016ce:	4093      	lsls	r3, r2
 80016d0:	68fa      	ldr	r2, [r7, #12]
 80016d2:	4313      	orrs	r3, r2
 80016d4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80016d6:	493b      	ldr	r1, [pc, #236]	; (80017c4 <HAL_GPIO_Init+0x2e0>)
 80016d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016da:	089b      	lsrs	r3, r3, #2
 80016dc:	3302      	adds	r3, #2
 80016de:	68fa      	ldr	r2, [r7, #12]
 80016e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d006      	beq.n	80016fe <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80016f0:	4b38      	ldr	r3, [pc, #224]	; (80017d4 <HAL_GPIO_Init+0x2f0>)
 80016f2:	689a      	ldr	r2, [r3, #8]
 80016f4:	4937      	ldr	r1, [pc, #220]	; (80017d4 <HAL_GPIO_Init+0x2f0>)
 80016f6:	69bb      	ldr	r3, [r7, #24]
 80016f8:	4313      	orrs	r3, r2
 80016fa:	608b      	str	r3, [r1, #8]
 80016fc:	e006      	b.n	800170c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80016fe:	4b35      	ldr	r3, [pc, #212]	; (80017d4 <HAL_GPIO_Init+0x2f0>)
 8001700:	689a      	ldr	r2, [r3, #8]
 8001702:	69bb      	ldr	r3, [r7, #24]
 8001704:	43db      	mvns	r3, r3
 8001706:	4933      	ldr	r1, [pc, #204]	; (80017d4 <HAL_GPIO_Init+0x2f0>)
 8001708:	4013      	ands	r3, r2
 800170a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001714:	2b00      	cmp	r3, #0
 8001716:	d006      	beq.n	8001726 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001718:	4b2e      	ldr	r3, [pc, #184]	; (80017d4 <HAL_GPIO_Init+0x2f0>)
 800171a:	68da      	ldr	r2, [r3, #12]
 800171c:	492d      	ldr	r1, [pc, #180]	; (80017d4 <HAL_GPIO_Init+0x2f0>)
 800171e:	69bb      	ldr	r3, [r7, #24]
 8001720:	4313      	orrs	r3, r2
 8001722:	60cb      	str	r3, [r1, #12]
 8001724:	e006      	b.n	8001734 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001726:	4b2b      	ldr	r3, [pc, #172]	; (80017d4 <HAL_GPIO_Init+0x2f0>)
 8001728:	68da      	ldr	r2, [r3, #12]
 800172a:	69bb      	ldr	r3, [r7, #24]
 800172c:	43db      	mvns	r3, r3
 800172e:	4929      	ldr	r1, [pc, #164]	; (80017d4 <HAL_GPIO_Init+0x2f0>)
 8001730:	4013      	ands	r3, r2
 8001732:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800173c:	2b00      	cmp	r3, #0
 800173e:	d006      	beq.n	800174e <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001740:	4b24      	ldr	r3, [pc, #144]	; (80017d4 <HAL_GPIO_Init+0x2f0>)
 8001742:	685a      	ldr	r2, [r3, #4]
 8001744:	4923      	ldr	r1, [pc, #140]	; (80017d4 <HAL_GPIO_Init+0x2f0>)
 8001746:	69bb      	ldr	r3, [r7, #24]
 8001748:	4313      	orrs	r3, r2
 800174a:	604b      	str	r3, [r1, #4]
 800174c:	e006      	b.n	800175c <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800174e:	4b21      	ldr	r3, [pc, #132]	; (80017d4 <HAL_GPIO_Init+0x2f0>)
 8001750:	685a      	ldr	r2, [r3, #4]
 8001752:	69bb      	ldr	r3, [r7, #24]
 8001754:	43db      	mvns	r3, r3
 8001756:	491f      	ldr	r1, [pc, #124]	; (80017d4 <HAL_GPIO_Init+0x2f0>)
 8001758:	4013      	ands	r3, r2
 800175a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001764:	2b00      	cmp	r3, #0
 8001766:	d006      	beq.n	8001776 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001768:	4b1a      	ldr	r3, [pc, #104]	; (80017d4 <HAL_GPIO_Init+0x2f0>)
 800176a:	681a      	ldr	r2, [r3, #0]
 800176c:	4919      	ldr	r1, [pc, #100]	; (80017d4 <HAL_GPIO_Init+0x2f0>)
 800176e:	69bb      	ldr	r3, [r7, #24]
 8001770:	4313      	orrs	r3, r2
 8001772:	600b      	str	r3, [r1, #0]
 8001774:	e006      	b.n	8001784 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001776:	4b17      	ldr	r3, [pc, #92]	; (80017d4 <HAL_GPIO_Init+0x2f0>)
 8001778:	681a      	ldr	r2, [r3, #0]
 800177a:	69bb      	ldr	r3, [r7, #24]
 800177c:	43db      	mvns	r3, r3
 800177e:	4915      	ldr	r1, [pc, #84]	; (80017d4 <HAL_GPIO_Init+0x2f0>)
 8001780:	4013      	ands	r3, r2
 8001782:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001786:	3301      	adds	r3, #1
 8001788:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	681a      	ldr	r2, [r3, #0]
 800178e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001790:	fa22 f303 	lsr.w	r3, r2, r3
 8001794:	2b00      	cmp	r3, #0
 8001796:	f47f aeaf 	bne.w	80014f8 <HAL_GPIO_Init+0x14>
  }
}
 800179a:	bf00      	nop
 800179c:	bf00      	nop
 800179e:	372c      	adds	r7, #44	; 0x2c
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bc80      	pop	{r7}
 80017a4:	4770      	bx	lr
 80017a6:	bf00      	nop
 80017a8:	10320000 	.word	0x10320000
 80017ac:	10310000 	.word	0x10310000
 80017b0:	10220000 	.word	0x10220000
 80017b4:	10210000 	.word	0x10210000
 80017b8:	10120000 	.word	0x10120000
 80017bc:	10110000 	.word	0x10110000
 80017c0:	40021000 	.word	0x40021000
 80017c4:	40010000 	.word	0x40010000
 80017c8:	40010800 	.word	0x40010800
 80017cc:	40010c00 	.word	0x40010c00
 80017d0:	40011000 	.word	0x40011000
 80017d4:	40010400 	.word	0x40010400

080017d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017d8:	b480      	push	{r7}
 80017da:	b083      	sub	sp, #12
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
 80017e0:	460b      	mov	r3, r1
 80017e2:	807b      	strh	r3, [r7, #2]
 80017e4:	4613      	mov	r3, r2
 80017e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80017e8:	787b      	ldrb	r3, [r7, #1]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d003      	beq.n	80017f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80017ee:	887a      	ldrh	r2, [r7, #2]
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80017f4:	e003      	b.n	80017fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80017f6:	887b      	ldrh	r3, [r7, #2]
 80017f8:	041a      	lsls	r2, r3, #16
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	611a      	str	r2, [r3, #16]
}
 80017fe:	bf00      	nop
 8001800:	370c      	adds	r7, #12
 8001802:	46bd      	mov	sp, r7
 8001804:	bc80      	pop	{r7}
 8001806:	4770      	bx	lr

08001808 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001808:	b480      	push	{r7}
 800180a:	b085      	sub	sp, #20
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
 8001810:	460b      	mov	r3, r1
 8001812:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	68db      	ldr	r3, [r3, #12]
 8001818:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800181a:	887a      	ldrh	r2, [r7, #2]
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	4013      	ands	r3, r2
 8001820:	041a      	lsls	r2, r3, #16
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	43d9      	mvns	r1, r3
 8001826:	887b      	ldrh	r3, [r7, #2]
 8001828:	400b      	ands	r3, r1
 800182a:	431a      	orrs	r2, r3
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	611a      	str	r2, [r3, #16]
}
 8001830:	bf00      	nop
 8001832:	3714      	adds	r7, #20
 8001834:	46bd      	mov	sp, r7
 8001836:	bc80      	pop	{r7}
 8001838:	4770      	bx	lr
	...

0800183c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b086      	sub	sp, #24
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d101      	bne.n	800184e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800184a:	2301      	movs	r3, #1
 800184c:	e26c      	b.n	8001d28 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f003 0301 	and.w	r3, r3, #1
 8001856:	2b00      	cmp	r3, #0
 8001858:	f000 8087 	beq.w	800196a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800185c:	4b92      	ldr	r3, [pc, #584]	; (8001aa8 <HAL_RCC_OscConfig+0x26c>)
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	f003 030c 	and.w	r3, r3, #12
 8001864:	2b04      	cmp	r3, #4
 8001866:	d00c      	beq.n	8001882 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001868:	4b8f      	ldr	r3, [pc, #572]	; (8001aa8 <HAL_RCC_OscConfig+0x26c>)
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	f003 030c 	and.w	r3, r3, #12
 8001870:	2b08      	cmp	r3, #8
 8001872:	d112      	bne.n	800189a <HAL_RCC_OscConfig+0x5e>
 8001874:	4b8c      	ldr	r3, [pc, #560]	; (8001aa8 <HAL_RCC_OscConfig+0x26c>)
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800187c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001880:	d10b      	bne.n	800189a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001882:	4b89      	ldr	r3, [pc, #548]	; (8001aa8 <HAL_RCC_OscConfig+0x26c>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800188a:	2b00      	cmp	r3, #0
 800188c:	d06c      	beq.n	8001968 <HAL_RCC_OscConfig+0x12c>
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d168      	bne.n	8001968 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001896:	2301      	movs	r3, #1
 8001898:	e246      	b.n	8001d28 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018a2:	d106      	bne.n	80018b2 <HAL_RCC_OscConfig+0x76>
 80018a4:	4b80      	ldr	r3, [pc, #512]	; (8001aa8 <HAL_RCC_OscConfig+0x26c>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	4a7f      	ldr	r2, [pc, #508]	; (8001aa8 <HAL_RCC_OscConfig+0x26c>)
 80018aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018ae:	6013      	str	r3, [r2, #0]
 80018b0:	e02e      	b.n	8001910 <HAL_RCC_OscConfig+0xd4>
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d10c      	bne.n	80018d4 <HAL_RCC_OscConfig+0x98>
 80018ba:	4b7b      	ldr	r3, [pc, #492]	; (8001aa8 <HAL_RCC_OscConfig+0x26c>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4a7a      	ldr	r2, [pc, #488]	; (8001aa8 <HAL_RCC_OscConfig+0x26c>)
 80018c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018c4:	6013      	str	r3, [r2, #0]
 80018c6:	4b78      	ldr	r3, [pc, #480]	; (8001aa8 <HAL_RCC_OscConfig+0x26c>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4a77      	ldr	r2, [pc, #476]	; (8001aa8 <HAL_RCC_OscConfig+0x26c>)
 80018cc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018d0:	6013      	str	r3, [r2, #0]
 80018d2:	e01d      	b.n	8001910 <HAL_RCC_OscConfig+0xd4>
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80018dc:	d10c      	bne.n	80018f8 <HAL_RCC_OscConfig+0xbc>
 80018de:	4b72      	ldr	r3, [pc, #456]	; (8001aa8 <HAL_RCC_OscConfig+0x26c>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4a71      	ldr	r2, [pc, #452]	; (8001aa8 <HAL_RCC_OscConfig+0x26c>)
 80018e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018e8:	6013      	str	r3, [r2, #0]
 80018ea:	4b6f      	ldr	r3, [pc, #444]	; (8001aa8 <HAL_RCC_OscConfig+0x26c>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4a6e      	ldr	r2, [pc, #440]	; (8001aa8 <HAL_RCC_OscConfig+0x26c>)
 80018f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018f4:	6013      	str	r3, [r2, #0]
 80018f6:	e00b      	b.n	8001910 <HAL_RCC_OscConfig+0xd4>
 80018f8:	4b6b      	ldr	r3, [pc, #428]	; (8001aa8 <HAL_RCC_OscConfig+0x26c>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a6a      	ldr	r2, [pc, #424]	; (8001aa8 <HAL_RCC_OscConfig+0x26c>)
 80018fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001902:	6013      	str	r3, [r2, #0]
 8001904:	4b68      	ldr	r3, [pc, #416]	; (8001aa8 <HAL_RCC_OscConfig+0x26c>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4a67      	ldr	r2, [pc, #412]	; (8001aa8 <HAL_RCC_OscConfig+0x26c>)
 800190a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800190e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d013      	beq.n	8001940 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001918:	f7ff fccc 	bl	80012b4 <HAL_GetTick>
 800191c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800191e:	e008      	b.n	8001932 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001920:	f7ff fcc8 	bl	80012b4 <HAL_GetTick>
 8001924:	4602      	mov	r2, r0
 8001926:	693b      	ldr	r3, [r7, #16]
 8001928:	1ad3      	subs	r3, r2, r3
 800192a:	2b64      	cmp	r3, #100	; 0x64
 800192c:	d901      	bls.n	8001932 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800192e:	2303      	movs	r3, #3
 8001930:	e1fa      	b.n	8001d28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001932:	4b5d      	ldr	r3, [pc, #372]	; (8001aa8 <HAL_RCC_OscConfig+0x26c>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800193a:	2b00      	cmp	r3, #0
 800193c:	d0f0      	beq.n	8001920 <HAL_RCC_OscConfig+0xe4>
 800193e:	e014      	b.n	800196a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001940:	f7ff fcb8 	bl	80012b4 <HAL_GetTick>
 8001944:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001946:	e008      	b.n	800195a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001948:	f7ff fcb4 	bl	80012b4 <HAL_GetTick>
 800194c:	4602      	mov	r2, r0
 800194e:	693b      	ldr	r3, [r7, #16]
 8001950:	1ad3      	subs	r3, r2, r3
 8001952:	2b64      	cmp	r3, #100	; 0x64
 8001954:	d901      	bls.n	800195a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001956:	2303      	movs	r3, #3
 8001958:	e1e6      	b.n	8001d28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800195a:	4b53      	ldr	r3, [pc, #332]	; (8001aa8 <HAL_RCC_OscConfig+0x26c>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001962:	2b00      	cmp	r3, #0
 8001964:	d1f0      	bne.n	8001948 <HAL_RCC_OscConfig+0x10c>
 8001966:	e000      	b.n	800196a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001968:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f003 0302 	and.w	r3, r3, #2
 8001972:	2b00      	cmp	r3, #0
 8001974:	d063      	beq.n	8001a3e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001976:	4b4c      	ldr	r3, [pc, #304]	; (8001aa8 <HAL_RCC_OscConfig+0x26c>)
 8001978:	685b      	ldr	r3, [r3, #4]
 800197a:	f003 030c 	and.w	r3, r3, #12
 800197e:	2b00      	cmp	r3, #0
 8001980:	d00b      	beq.n	800199a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001982:	4b49      	ldr	r3, [pc, #292]	; (8001aa8 <HAL_RCC_OscConfig+0x26c>)
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	f003 030c 	and.w	r3, r3, #12
 800198a:	2b08      	cmp	r3, #8
 800198c:	d11c      	bne.n	80019c8 <HAL_RCC_OscConfig+0x18c>
 800198e:	4b46      	ldr	r3, [pc, #280]	; (8001aa8 <HAL_RCC_OscConfig+0x26c>)
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001996:	2b00      	cmp	r3, #0
 8001998:	d116      	bne.n	80019c8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800199a:	4b43      	ldr	r3, [pc, #268]	; (8001aa8 <HAL_RCC_OscConfig+0x26c>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f003 0302 	and.w	r3, r3, #2
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d005      	beq.n	80019b2 <HAL_RCC_OscConfig+0x176>
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	691b      	ldr	r3, [r3, #16]
 80019aa:	2b01      	cmp	r3, #1
 80019ac:	d001      	beq.n	80019b2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80019ae:	2301      	movs	r3, #1
 80019b0:	e1ba      	b.n	8001d28 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019b2:	4b3d      	ldr	r3, [pc, #244]	; (8001aa8 <HAL_RCC_OscConfig+0x26c>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	695b      	ldr	r3, [r3, #20]
 80019be:	00db      	lsls	r3, r3, #3
 80019c0:	4939      	ldr	r1, [pc, #228]	; (8001aa8 <HAL_RCC_OscConfig+0x26c>)
 80019c2:	4313      	orrs	r3, r2
 80019c4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019c6:	e03a      	b.n	8001a3e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	691b      	ldr	r3, [r3, #16]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d020      	beq.n	8001a12 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019d0:	4b36      	ldr	r3, [pc, #216]	; (8001aac <HAL_RCC_OscConfig+0x270>)
 80019d2:	2201      	movs	r2, #1
 80019d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019d6:	f7ff fc6d 	bl	80012b4 <HAL_GetTick>
 80019da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019dc:	e008      	b.n	80019f0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019de:	f7ff fc69 	bl	80012b4 <HAL_GetTick>
 80019e2:	4602      	mov	r2, r0
 80019e4:	693b      	ldr	r3, [r7, #16]
 80019e6:	1ad3      	subs	r3, r2, r3
 80019e8:	2b02      	cmp	r3, #2
 80019ea:	d901      	bls.n	80019f0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80019ec:	2303      	movs	r3, #3
 80019ee:	e19b      	b.n	8001d28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019f0:	4b2d      	ldr	r3, [pc, #180]	; (8001aa8 <HAL_RCC_OscConfig+0x26c>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f003 0302 	and.w	r3, r3, #2
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d0f0      	beq.n	80019de <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019fc:	4b2a      	ldr	r3, [pc, #168]	; (8001aa8 <HAL_RCC_OscConfig+0x26c>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	695b      	ldr	r3, [r3, #20]
 8001a08:	00db      	lsls	r3, r3, #3
 8001a0a:	4927      	ldr	r1, [pc, #156]	; (8001aa8 <HAL_RCC_OscConfig+0x26c>)
 8001a0c:	4313      	orrs	r3, r2
 8001a0e:	600b      	str	r3, [r1, #0]
 8001a10:	e015      	b.n	8001a3e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a12:	4b26      	ldr	r3, [pc, #152]	; (8001aac <HAL_RCC_OscConfig+0x270>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a18:	f7ff fc4c 	bl	80012b4 <HAL_GetTick>
 8001a1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a1e:	e008      	b.n	8001a32 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a20:	f7ff fc48 	bl	80012b4 <HAL_GetTick>
 8001a24:	4602      	mov	r2, r0
 8001a26:	693b      	ldr	r3, [r7, #16]
 8001a28:	1ad3      	subs	r3, r2, r3
 8001a2a:	2b02      	cmp	r3, #2
 8001a2c:	d901      	bls.n	8001a32 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001a2e:	2303      	movs	r3, #3
 8001a30:	e17a      	b.n	8001d28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a32:	4b1d      	ldr	r3, [pc, #116]	; (8001aa8 <HAL_RCC_OscConfig+0x26c>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f003 0302 	and.w	r3, r3, #2
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d1f0      	bne.n	8001a20 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f003 0308 	and.w	r3, r3, #8
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d03a      	beq.n	8001ac0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	699b      	ldr	r3, [r3, #24]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d019      	beq.n	8001a86 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a52:	4b17      	ldr	r3, [pc, #92]	; (8001ab0 <HAL_RCC_OscConfig+0x274>)
 8001a54:	2201      	movs	r2, #1
 8001a56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a58:	f7ff fc2c 	bl	80012b4 <HAL_GetTick>
 8001a5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a5e:	e008      	b.n	8001a72 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a60:	f7ff fc28 	bl	80012b4 <HAL_GetTick>
 8001a64:	4602      	mov	r2, r0
 8001a66:	693b      	ldr	r3, [r7, #16]
 8001a68:	1ad3      	subs	r3, r2, r3
 8001a6a:	2b02      	cmp	r3, #2
 8001a6c:	d901      	bls.n	8001a72 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001a6e:	2303      	movs	r3, #3
 8001a70:	e15a      	b.n	8001d28 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a72:	4b0d      	ldr	r3, [pc, #52]	; (8001aa8 <HAL_RCC_OscConfig+0x26c>)
 8001a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a76:	f003 0302 	and.w	r3, r3, #2
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d0f0      	beq.n	8001a60 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001a7e:	2001      	movs	r0, #1
 8001a80:	f000 fa9a 	bl	8001fb8 <RCC_Delay>
 8001a84:	e01c      	b.n	8001ac0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a86:	4b0a      	ldr	r3, [pc, #40]	; (8001ab0 <HAL_RCC_OscConfig+0x274>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a8c:	f7ff fc12 	bl	80012b4 <HAL_GetTick>
 8001a90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a92:	e00f      	b.n	8001ab4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a94:	f7ff fc0e 	bl	80012b4 <HAL_GetTick>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	693b      	ldr	r3, [r7, #16]
 8001a9c:	1ad3      	subs	r3, r2, r3
 8001a9e:	2b02      	cmp	r3, #2
 8001aa0:	d908      	bls.n	8001ab4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001aa2:	2303      	movs	r3, #3
 8001aa4:	e140      	b.n	8001d28 <HAL_RCC_OscConfig+0x4ec>
 8001aa6:	bf00      	nop
 8001aa8:	40021000 	.word	0x40021000
 8001aac:	42420000 	.word	0x42420000
 8001ab0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ab4:	4b9e      	ldr	r3, [pc, #632]	; (8001d30 <HAL_RCC_OscConfig+0x4f4>)
 8001ab6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ab8:	f003 0302 	and.w	r3, r3, #2
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d1e9      	bne.n	8001a94 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f003 0304 	and.w	r3, r3, #4
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	f000 80a6 	beq.w	8001c1a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ad2:	4b97      	ldr	r3, [pc, #604]	; (8001d30 <HAL_RCC_OscConfig+0x4f4>)
 8001ad4:	69db      	ldr	r3, [r3, #28]
 8001ad6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d10d      	bne.n	8001afa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ade:	4b94      	ldr	r3, [pc, #592]	; (8001d30 <HAL_RCC_OscConfig+0x4f4>)
 8001ae0:	69db      	ldr	r3, [r3, #28]
 8001ae2:	4a93      	ldr	r2, [pc, #588]	; (8001d30 <HAL_RCC_OscConfig+0x4f4>)
 8001ae4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ae8:	61d3      	str	r3, [r2, #28]
 8001aea:	4b91      	ldr	r3, [pc, #580]	; (8001d30 <HAL_RCC_OscConfig+0x4f4>)
 8001aec:	69db      	ldr	r3, [r3, #28]
 8001aee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001af2:	60bb      	str	r3, [r7, #8]
 8001af4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001af6:	2301      	movs	r3, #1
 8001af8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001afa:	4b8e      	ldr	r3, [pc, #568]	; (8001d34 <HAL_RCC_OscConfig+0x4f8>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d118      	bne.n	8001b38 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b06:	4b8b      	ldr	r3, [pc, #556]	; (8001d34 <HAL_RCC_OscConfig+0x4f8>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	4a8a      	ldr	r2, [pc, #552]	; (8001d34 <HAL_RCC_OscConfig+0x4f8>)
 8001b0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b12:	f7ff fbcf 	bl	80012b4 <HAL_GetTick>
 8001b16:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b18:	e008      	b.n	8001b2c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b1a:	f7ff fbcb 	bl	80012b4 <HAL_GetTick>
 8001b1e:	4602      	mov	r2, r0
 8001b20:	693b      	ldr	r3, [r7, #16]
 8001b22:	1ad3      	subs	r3, r2, r3
 8001b24:	2b64      	cmp	r3, #100	; 0x64
 8001b26:	d901      	bls.n	8001b2c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001b28:	2303      	movs	r3, #3
 8001b2a:	e0fd      	b.n	8001d28 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b2c:	4b81      	ldr	r3, [pc, #516]	; (8001d34 <HAL_RCC_OscConfig+0x4f8>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d0f0      	beq.n	8001b1a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	68db      	ldr	r3, [r3, #12]
 8001b3c:	2b01      	cmp	r3, #1
 8001b3e:	d106      	bne.n	8001b4e <HAL_RCC_OscConfig+0x312>
 8001b40:	4b7b      	ldr	r3, [pc, #492]	; (8001d30 <HAL_RCC_OscConfig+0x4f4>)
 8001b42:	6a1b      	ldr	r3, [r3, #32]
 8001b44:	4a7a      	ldr	r2, [pc, #488]	; (8001d30 <HAL_RCC_OscConfig+0x4f4>)
 8001b46:	f043 0301 	orr.w	r3, r3, #1
 8001b4a:	6213      	str	r3, [r2, #32]
 8001b4c:	e02d      	b.n	8001baa <HAL_RCC_OscConfig+0x36e>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	68db      	ldr	r3, [r3, #12]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d10c      	bne.n	8001b70 <HAL_RCC_OscConfig+0x334>
 8001b56:	4b76      	ldr	r3, [pc, #472]	; (8001d30 <HAL_RCC_OscConfig+0x4f4>)
 8001b58:	6a1b      	ldr	r3, [r3, #32]
 8001b5a:	4a75      	ldr	r2, [pc, #468]	; (8001d30 <HAL_RCC_OscConfig+0x4f4>)
 8001b5c:	f023 0301 	bic.w	r3, r3, #1
 8001b60:	6213      	str	r3, [r2, #32]
 8001b62:	4b73      	ldr	r3, [pc, #460]	; (8001d30 <HAL_RCC_OscConfig+0x4f4>)
 8001b64:	6a1b      	ldr	r3, [r3, #32]
 8001b66:	4a72      	ldr	r2, [pc, #456]	; (8001d30 <HAL_RCC_OscConfig+0x4f4>)
 8001b68:	f023 0304 	bic.w	r3, r3, #4
 8001b6c:	6213      	str	r3, [r2, #32]
 8001b6e:	e01c      	b.n	8001baa <HAL_RCC_OscConfig+0x36e>
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	68db      	ldr	r3, [r3, #12]
 8001b74:	2b05      	cmp	r3, #5
 8001b76:	d10c      	bne.n	8001b92 <HAL_RCC_OscConfig+0x356>
 8001b78:	4b6d      	ldr	r3, [pc, #436]	; (8001d30 <HAL_RCC_OscConfig+0x4f4>)
 8001b7a:	6a1b      	ldr	r3, [r3, #32]
 8001b7c:	4a6c      	ldr	r2, [pc, #432]	; (8001d30 <HAL_RCC_OscConfig+0x4f4>)
 8001b7e:	f043 0304 	orr.w	r3, r3, #4
 8001b82:	6213      	str	r3, [r2, #32]
 8001b84:	4b6a      	ldr	r3, [pc, #424]	; (8001d30 <HAL_RCC_OscConfig+0x4f4>)
 8001b86:	6a1b      	ldr	r3, [r3, #32]
 8001b88:	4a69      	ldr	r2, [pc, #420]	; (8001d30 <HAL_RCC_OscConfig+0x4f4>)
 8001b8a:	f043 0301 	orr.w	r3, r3, #1
 8001b8e:	6213      	str	r3, [r2, #32]
 8001b90:	e00b      	b.n	8001baa <HAL_RCC_OscConfig+0x36e>
 8001b92:	4b67      	ldr	r3, [pc, #412]	; (8001d30 <HAL_RCC_OscConfig+0x4f4>)
 8001b94:	6a1b      	ldr	r3, [r3, #32]
 8001b96:	4a66      	ldr	r2, [pc, #408]	; (8001d30 <HAL_RCC_OscConfig+0x4f4>)
 8001b98:	f023 0301 	bic.w	r3, r3, #1
 8001b9c:	6213      	str	r3, [r2, #32]
 8001b9e:	4b64      	ldr	r3, [pc, #400]	; (8001d30 <HAL_RCC_OscConfig+0x4f4>)
 8001ba0:	6a1b      	ldr	r3, [r3, #32]
 8001ba2:	4a63      	ldr	r2, [pc, #396]	; (8001d30 <HAL_RCC_OscConfig+0x4f4>)
 8001ba4:	f023 0304 	bic.w	r3, r3, #4
 8001ba8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	68db      	ldr	r3, [r3, #12]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d015      	beq.n	8001bde <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bb2:	f7ff fb7f 	bl	80012b4 <HAL_GetTick>
 8001bb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bb8:	e00a      	b.n	8001bd0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bba:	f7ff fb7b 	bl	80012b4 <HAL_GetTick>
 8001bbe:	4602      	mov	r2, r0
 8001bc0:	693b      	ldr	r3, [r7, #16]
 8001bc2:	1ad3      	subs	r3, r2, r3
 8001bc4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	d901      	bls.n	8001bd0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001bcc:	2303      	movs	r3, #3
 8001bce:	e0ab      	b.n	8001d28 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bd0:	4b57      	ldr	r3, [pc, #348]	; (8001d30 <HAL_RCC_OscConfig+0x4f4>)
 8001bd2:	6a1b      	ldr	r3, [r3, #32]
 8001bd4:	f003 0302 	and.w	r3, r3, #2
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d0ee      	beq.n	8001bba <HAL_RCC_OscConfig+0x37e>
 8001bdc:	e014      	b.n	8001c08 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bde:	f7ff fb69 	bl	80012b4 <HAL_GetTick>
 8001be2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001be4:	e00a      	b.n	8001bfc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001be6:	f7ff fb65 	bl	80012b4 <HAL_GetTick>
 8001bea:	4602      	mov	r2, r0
 8001bec:	693b      	ldr	r3, [r7, #16]
 8001bee:	1ad3      	subs	r3, r2, r3
 8001bf0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d901      	bls.n	8001bfc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001bf8:	2303      	movs	r3, #3
 8001bfa:	e095      	b.n	8001d28 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bfc:	4b4c      	ldr	r3, [pc, #304]	; (8001d30 <HAL_RCC_OscConfig+0x4f4>)
 8001bfe:	6a1b      	ldr	r3, [r3, #32]
 8001c00:	f003 0302 	and.w	r3, r3, #2
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d1ee      	bne.n	8001be6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001c08:	7dfb      	ldrb	r3, [r7, #23]
 8001c0a:	2b01      	cmp	r3, #1
 8001c0c:	d105      	bne.n	8001c1a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c0e:	4b48      	ldr	r3, [pc, #288]	; (8001d30 <HAL_RCC_OscConfig+0x4f4>)
 8001c10:	69db      	ldr	r3, [r3, #28]
 8001c12:	4a47      	ldr	r2, [pc, #284]	; (8001d30 <HAL_RCC_OscConfig+0x4f4>)
 8001c14:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c18:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	69db      	ldr	r3, [r3, #28]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	f000 8081 	beq.w	8001d26 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c24:	4b42      	ldr	r3, [pc, #264]	; (8001d30 <HAL_RCC_OscConfig+0x4f4>)
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	f003 030c 	and.w	r3, r3, #12
 8001c2c:	2b08      	cmp	r3, #8
 8001c2e:	d061      	beq.n	8001cf4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	69db      	ldr	r3, [r3, #28]
 8001c34:	2b02      	cmp	r3, #2
 8001c36:	d146      	bne.n	8001cc6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c38:	4b3f      	ldr	r3, [pc, #252]	; (8001d38 <HAL_RCC_OscConfig+0x4fc>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c3e:	f7ff fb39 	bl	80012b4 <HAL_GetTick>
 8001c42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c44:	e008      	b.n	8001c58 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c46:	f7ff fb35 	bl	80012b4 <HAL_GetTick>
 8001c4a:	4602      	mov	r2, r0
 8001c4c:	693b      	ldr	r3, [r7, #16]
 8001c4e:	1ad3      	subs	r3, r2, r3
 8001c50:	2b02      	cmp	r3, #2
 8001c52:	d901      	bls.n	8001c58 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001c54:	2303      	movs	r3, #3
 8001c56:	e067      	b.n	8001d28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c58:	4b35      	ldr	r3, [pc, #212]	; (8001d30 <HAL_RCC_OscConfig+0x4f4>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d1f0      	bne.n	8001c46 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6a1b      	ldr	r3, [r3, #32]
 8001c68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c6c:	d108      	bne.n	8001c80 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001c6e:	4b30      	ldr	r3, [pc, #192]	; (8001d30 <HAL_RCC_OscConfig+0x4f4>)
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	689b      	ldr	r3, [r3, #8]
 8001c7a:	492d      	ldr	r1, [pc, #180]	; (8001d30 <HAL_RCC_OscConfig+0x4f4>)
 8001c7c:	4313      	orrs	r3, r2
 8001c7e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c80:	4b2b      	ldr	r3, [pc, #172]	; (8001d30 <HAL_RCC_OscConfig+0x4f4>)
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6a19      	ldr	r1, [r3, #32]
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c90:	430b      	orrs	r3, r1
 8001c92:	4927      	ldr	r1, [pc, #156]	; (8001d30 <HAL_RCC_OscConfig+0x4f4>)
 8001c94:	4313      	orrs	r3, r2
 8001c96:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c98:	4b27      	ldr	r3, [pc, #156]	; (8001d38 <HAL_RCC_OscConfig+0x4fc>)
 8001c9a:	2201      	movs	r2, #1
 8001c9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c9e:	f7ff fb09 	bl	80012b4 <HAL_GetTick>
 8001ca2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ca4:	e008      	b.n	8001cb8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ca6:	f7ff fb05 	bl	80012b4 <HAL_GetTick>
 8001caa:	4602      	mov	r2, r0
 8001cac:	693b      	ldr	r3, [r7, #16]
 8001cae:	1ad3      	subs	r3, r2, r3
 8001cb0:	2b02      	cmp	r3, #2
 8001cb2:	d901      	bls.n	8001cb8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001cb4:	2303      	movs	r3, #3
 8001cb6:	e037      	b.n	8001d28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001cb8:	4b1d      	ldr	r3, [pc, #116]	; (8001d30 <HAL_RCC_OscConfig+0x4f4>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d0f0      	beq.n	8001ca6 <HAL_RCC_OscConfig+0x46a>
 8001cc4:	e02f      	b.n	8001d26 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cc6:	4b1c      	ldr	r3, [pc, #112]	; (8001d38 <HAL_RCC_OscConfig+0x4fc>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ccc:	f7ff faf2 	bl	80012b4 <HAL_GetTick>
 8001cd0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cd2:	e008      	b.n	8001ce6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cd4:	f7ff faee 	bl	80012b4 <HAL_GetTick>
 8001cd8:	4602      	mov	r2, r0
 8001cda:	693b      	ldr	r3, [r7, #16]
 8001cdc:	1ad3      	subs	r3, r2, r3
 8001cde:	2b02      	cmp	r3, #2
 8001ce0:	d901      	bls.n	8001ce6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001ce2:	2303      	movs	r3, #3
 8001ce4:	e020      	b.n	8001d28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ce6:	4b12      	ldr	r3, [pc, #72]	; (8001d30 <HAL_RCC_OscConfig+0x4f4>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d1f0      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x498>
 8001cf2:	e018      	b.n	8001d26 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	69db      	ldr	r3, [r3, #28]
 8001cf8:	2b01      	cmp	r3, #1
 8001cfa:	d101      	bne.n	8001d00 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	e013      	b.n	8001d28 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001d00:	4b0b      	ldr	r3, [pc, #44]	; (8001d30 <HAL_RCC_OscConfig+0x4f4>)
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6a1b      	ldr	r3, [r3, #32]
 8001d10:	429a      	cmp	r2, r3
 8001d12:	d106      	bne.n	8001d22 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d1e:	429a      	cmp	r2, r3
 8001d20:	d001      	beq.n	8001d26 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001d22:	2301      	movs	r3, #1
 8001d24:	e000      	b.n	8001d28 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001d26:	2300      	movs	r3, #0
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	3718      	adds	r7, #24
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	40021000 	.word	0x40021000
 8001d34:	40007000 	.word	0x40007000
 8001d38:	42420060 	.word	0x42420060

08001d3c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b084      	sub	sp, #16
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
 8001d44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d101      	bne.n	8001d50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	e0d0      	b.n	8001ef2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d50:	4b6a      	ldr	r3, [pc, #424]	; (8001efc <HAL_RCC_ClockConfig+0x1c0>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f003 0307 	and.w	r3, r3, #7
 8001d58:	683a      	ldr	r2, [r7, #0]
 8001d5a:	429a      	cmp	r2, r3
 8001d5c:	d910      	bls.n	8001d80 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d5e:	4b67      	ldr	r3, [pc, #412]	; (8001efc <HAL_RCC_ClockConfig+0x1c0>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f023 0207 	bic.w	r2, r3, #7
 8001d66:	4965      	ldr	r1, [pc, #404]	; (8001efc <HAL_RCC_ClockConfig+0x1c0>)
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	4313      	orrs	r3, r2
 8001d6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d6e:	4b63      	ldr	r3, [pc, #396]	; (8001efc <HAL_RCC_ClockConfig+0x1c0>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f003 0307 	and.w	r3, r3, #7
 8001d76:	683a      	ldr	r2, [r7, #0]
 8001d78:	429a      	cmp	r2, r3
 8001d7a:	d001      	beq.n	8001d80 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	e0b8      	b.n	8001ef2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f003 0302 	and.w	r3, r3, #2
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d020      	beq.n	8001dce <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f003 0304 	and.w	r3, r3, #4
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d005      	beq.n	8001da4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d98:	4b59      	ldr	r3, [pc, #356]	; (8001f00 <HAL_RCC_ClockConfig+0x1c4>)
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	4a58      	ldr	r2, [pc, #352]	; (8001f00 <HAL_RCC_ClockConfig+0x1c4>)
 8001d9e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001da2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f003 0308 	and.w	r3, r3, #8
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d005      	beq.n	8001dbc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001db0:	4b53      	ldr	r3, [pc, #332]	; (8001f00 <HAL_RCC_ClockConfig+0x1c4>)
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	4a52      	ldr	r2, [pc, #328]	; (8001f00 <HAL_RCC_ClockConfig+0x1c4>)
 8001db6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001dba:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001dbc:	4b50      	ldr	r3, [pc, #320]	; (8001f00 <HAL_RCC_ClockConfig+0x1c4>)
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	689b      	ldr	r3, [r3, #8]
 8001dc8:	494d      	ldr	r1, [pc, #308]	; (8001f00 <HAL_RCC_ClockConfig+0x1c4>)
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f003 0301 	and.w	r3, r3, #1
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d040      	beq.n	8001e5c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	2b01      	cmp	r3, #1
 8001de0:	d107      	bne.n	8001df2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001de2:	4b47      	ldr	r3, [pc, #284]	; (8001f00 <HAL_RCC_ClockConfig+0x1c4>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d115      	bne.n	8001e1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dee:	2301      	movs	r3, #1
 8001df0:	e07f      	b.n	8001ef2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	2b02      	cmp	r3, #2
 8001df8:	d107      	bne.n	8001e0a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dfa:	4b41      	ldr	r3, [pc, #260]	; (8001f00 <HAL_RCC_ClockConfig+0x1c4>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d109      	bne.n	8001e1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e06:	2301      	movs	r3, #1
 8001e08:	e073      	b.n	8001ef2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e0a:	4b3d      	ldr	r3, [pc, #244]	; (8001f00 <HAL_RCC_ClockConfig+0x1c4>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f003 0302 	and.w	r3, r3, #2
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d101      	bne.n	8001e1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	e06b      	b.n	8001ef2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e1a:	4b39      	ldr	r3, [pc, #228]	; (8001f00 <HAL_RCC_ClockConfig+0x1c4>)
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	f023 0203 	bic.w	r2, r3, #3
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	4936      	ldr	r1, [pc, #216]	; (8001f00 <HAL_RCC_ClockConfig+0x1c4>)
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e2c:	f7ff fa42 	bl	80012b4 <HAL_GetTick>
 8001e30:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e32:	e00a      	b.n	8001e4a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e34:	f7ff fa3e 	bl	80012b4 <HAL_GetTick>
 8001e38:	4602      	mov	r2, r0
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	1ad3      	subs	r3, r2, r3
 8001e3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d901      	bls.n	8001e4a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e46:	2303      	movs	r3, #3
 8001e48:	e053      	b.n	8001ef2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e4a:	4b2d      	ldr	r3, [pc, #180]	; (8001f00 <HAL_RCC_ClockConfig+0x1c4>)
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	f003 020c 	and.w	r2, r3, #12
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	009b      	lsls	r3, r3, #2
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	d1eb      	bne.n	8001e34 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e5c:	4b27      	ldr	r3, [pc, #156]	; (8001efc <HAL_RCC_ClockConfig+0x1c0>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f003 0307 	and.w	r3, r3, #7
 8001e64:	683a      	ldr	r2, [r7, #0]
 8001e66:	429a      	cmp	r2, r3
 8001e68:	d210      	bcs.n	8001e8c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e6a:	4b24      	ldr	r3, [pc, #144]	; (8001efc <HAL_RCC_ClockConfig+0x1c0>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f023 0207 	bic.w	r2, r3, #7
 8001e72:	4922      	ldr	r1, [pc, #136]	; (8001efc <HAL_RCC_ClockConfig+0x1c0>)
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	4313      	orrs	r3, r2
 8001e78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e7a:	4b20      	ldr	r3, [pc, #128]	; (8001efc <HAL_RCC_ClockConfig+0x1c0>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f003 0307 	and.w	r3, r3, #7
 8001e82:	683a      	ldr	r2, [r7, #0]
 8001e84:	429a      	cmp	r2, r3
 8001e86:	d001      	beq.n	8001e8c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	e032      	b.n	8001ef2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f003 0304 	and.w	r3, r3, #4
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d008      	beq.n	8001eaa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e98:	4b19      	ldr	r3, [pc, #100]	; (8001f00 <HAL_RCC_ClockConfig+0x1c4>)
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	4916      	ldr	r1, [pc, #88]	; (8001f00 <HAL_RCC_ClockConfig+0x1c4>)
 8001ea6:	4313      	orrs	r3, r2
 8001ea8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f003 0308 	and.w	r3, r3, #8
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d009      	beq.n	8001eca <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001eb6:	4b12      	ldr	r3, [pc, #72]	; (8001f00 <HAL_RCC_ClockConfig+0x1c4>)
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	691b      	ldr	r3, [r3, #16]
 8001ec2:	00db      	lsls	r3, r3, #3
 8001ec4:	490e      	ldr	r1, [pc, #56]	; (8001f00 <HAL_RCC_ClockConfig+0x1c4>)
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001eca:	f000 f821 	bl	8001f10 <HAL_RCC_GetSysClockFreq>
 8001ece:	4602      	mov	r2, r0
 8001ed0:	4b0b      	ldr	r3, [pc, #44]	; (8001f00 <HAL_RCC_ClockConfig+0x1c4>)
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	091b      	lsrs	r3, r3, #4
 8001ed6:	f003 030f 	and.w	r3, r3, #15
 8001eda:	490a      	ldr	r1, [pc, #40]	; (8001f04 <HAL_RCC_ClockConfig+0x1c8>)
 8001edc:	5ccb      	ldrb	r3, [r1, r3]
 8001ede:	fa22 f303 	lsr.w	r3, r2, r3
 8001ee2:	4a09      	ldr	r2, [pc, #36]	; (8001f08 <HAL_RCC_ClockConfig+0x1cc>)
 8001ee4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001ee6:	4b09      	ldr	r3, [pc, #36]	; (8001f0c <HAL_RCC_ClockConfig+0x1d0>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4618      	mov	r0, r3
 8001eec:	f7ff f9a0 	bl	8001230 <HAL_InitTick>

  return HAL_OK;
 8001ef0:	2300      	movs	r3, #0
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	3710      	adds	r7, #16
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	40022000 	.word	0x40022000
 8001f00:	40021000 	.word	0x40021000
 8001f04:	08002820 	.word	0x08002820
 8001f08:	20000024 	.word	0x20000024
 8001f0c:	20000028 	.word	0x20000028

08001f10 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b087      	sub	sp, #28
 8001f14:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001f16:	2300      	movs	r3, #0
 8001f18:	60fb      	str	r3, [r7, #12]
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	60bb      	str	r3, [r7, #8]
 8001f1e:	2300      	movs	r3, #0
 8001f20:	617b      	str	r3, [r7, #20]
 8001f22:	2300      	movs	r3, #0
 8001f24:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001f26:	2300      	movs	r3, #0
 8001f28:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001f2a:	4b1e      	ldr	r3, [pc, #120]	; (8001fa4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	f003 030c 	and.w	r3, r3, #12
 8001f36:	2b04      	cmp	r3, #4
 8001f38:	d002      	beq.n	8001f40 <HAL_RCC_GetSysClockFreq+0x30>
 8001f3a:	2b08      	cmp	r3, #8
 8001f3c:	d003      	beq.n	8001f46 <HAL_RCC_GetSysClockFreq+0x36>
 8001f3e:	e027      	b.n	8001f90 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f40:	4b19      	ldr	r3, [pc, #100]	; (8001fa8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f42:	613b      	str	r3, [r7, #16]
      break;
 8001f44:	e027      	b.n	8001f96 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	0c9b      	lsrs	r3, r3, #18
 8001f4a:	f003 030f 	and.w	r3, r3, #15
 8001f4e:	4a17      	ldr	r2, [pc, #92]	; (8001fac <HAL_RCC_GetSysClockFreq+0x9c>)
 8001f50:	5cd3      	ldrb	r3, [r2, r3]
 8001f52:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d010      	beq.n	8001f80 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001f5e:	4b11      	ldr	r3, [pc, #68]	; (8001fa4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	0c5b      	lsrs	r3, r3, #17
 8001f64:	f003 0301 	and.w	r3, r3, #1
 8001f68:	4a11      	ldr	r2, [pc, #68]	; (8001fb0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001f6a:	5cd3      	ldrb	r3, [r2, r3]
 8001f6c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	4a0d      	ldr	r2, [pc, #52]	; (8001fa8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f72:	fb02 f203 	mul.w	r2, r2, r3
 8001f76:	68bb      	ldr	r3, [r7, #8]
 8001f78:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f7c:	617b      	str	r3, [r7, #20]
 8001f7e:	e004      	b.n	8001f8a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	4a0c      	ldr	r2, [pc, #48]	; (8001fb4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001f84:	fb02 f303 	mul.w	r3, r2, r3
 8001f88:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	613b      	str	r3, [r7, #16]
      break;
 8001f8e:	e002      	b.n	8001f96 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f90:	4b05      	ldr	r3, [pc, #20]	; (8001fa8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f92:	613b      	str	r3, [r7, #16]
      break;
 8001f94:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f96:	693b      	ldr	r3, [r7, #16]
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	371c      	adds	r7, #28
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bc80      	pop	{r7}
 8001fa0:	4770      	bx	lr
 8001fa2:	bf00      	nop
 8001fa4:	40021000 	.word	0x40021000
 8001fa8:	007a1200 	.word	0x007a1200
 8001fac:	08002830 	.word	0x08002830
 8001fb0:	08002840 	.word	0x08002840
 8001fb4:	003d0900 	.word	0x003d0900

08001fb8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b085      	sub	sp, #20
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001fc0:	4b0a      	ldr	r3, [pc, #40]	; (8001fec <RCC_Delay+0x34>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a0a      	ldr	r2, [pc, #40]	; (8001ff0 <RCC_Delay+0x38>)
 8001fc6:	fba2 2303 	umull	r2, r3, r2, r3
 8001fca:	0a5b      	lsrs	r3, r3, #9
 8001fcc:	687a      	ldr	r2, [r7, #4]
 8001fce:	fb02 f303 	mul.w	r3, r2, r3
 8001fd2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001fd4:	bf00      	nop
  }
  while (Delay --);
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	1e5a      	subs	r2, r3, #1
 8001fda:	60fa      	str	r2, [r7, #12]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d1f9      	bne.n	8001fd4 <RCC_Delay+0x1c>
}
 8001fe0:	bf00      	nop
 8001fe2:	bf00      	nop
 8001fe4:	3714      	adds	r7, #20
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bc80      	pop	{r7}
 8001fea:	4770      	bx	lr
 8001fec:	20000024 	.word	0x20000024
 8001ff0:	10624dd3 	.word	0x10624dd3

08001ff4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b082      	sub	sp, #8
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d101      	bne.n	8002006 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002002:	2301      	movs	r3, #1
 8002004:	e041      	b.n	800208a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800200c:	b2db      	uxtb	r3, r3
 800200e:	2b00      	cmp	r3, #0
 8002010:	d106      	bne.n	8002020 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2200      	movs	r2, #0
 8002016:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800201a:	6878      	ldr	r0, [r7, #4]
 800201c:	f7ff f870 	bl	8001100 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2202      	movs	r2, #2
 8002024:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681a      	ldr	r2, [r3, #0]
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	3304      	adds	r3, #4
 8002030:	4619      	mov	r1, r3
 8002032:	4610      	mov	r0, r2
 8002034:	f000 fa56 	bl	80024e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2201      	movs	r2, #1
 800203c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2201      	movs	r2, #1
 8002044:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2201      	movs	r2, #1
 800204c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2201      	movs	r2, #1
 8002054:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2201      	movs	r2, #1
 800205c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2201      	movs	r2, #1
 8002064:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2201      	movs	r2, #1
 800206c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2201      	movs	r2, #1
 8002074:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2201      	movs	r2, #1
 800207c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2201      	movs	r2, #1
 8002084:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002088:	2300      	movs	r3, #0
}
 800208a:	4618      	mov	r0, r3
 800208c:	3708      	adds	r7, #8
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
	...

08002094 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002094:	b480      	push	{r7}
 8002096:	b085      	sub	sp, #20
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020a2:	b2db      	uxtb	r3, r3
 80020a4:	2b01      	cmp	r3, #1
 80020a6:	d001      	beq.n	80020ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80020a8:	2301      	movs	r3, #1
 80020aa:	e035      	b.n	8002118 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2202      	movs	r2, #2
 80020b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	68da      	ldr	r2, [r3, #12]
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f042 0201 	orr.w	r2, r2, #1
 80020c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4a16      	ldr	r2, [pc, #88]	; (8002124 <HAL_TIM_Base_Start_IT+0x90>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d009      	beq.n	80020e2 <HAL_TIM_Base_Start_IT+0x4e>
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020d6:	d004      	beq.n	80020e2 <HAL_TIM_Base_Start_IT+0x4e>
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4a12      	ldr	r2, [pc, #72]	; (8002128 <HAL_TIM_Base_Start_IT+0x94>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d111      	bne.n	8002106 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	689b      	ldr	r3, [r3, #8]
 80020e8:	f003 0307 	and.w	r3, r3, #7
 80020ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	2b06      	cmp	r3, #6
 80020f2:	d010      	beq.n	8002116 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	681a      	ldr	r2, [r3, #0]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f042 0201 	orr.w	r2, r2, #1
 8002102:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002104:	e007      	b.n	8002116 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	681a      	ldr	r2, [r3, #0]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f042 0201 	orr.w	r2, r2, #1
 8002114:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002116:	2300      	movs	r3, #0
}
 8002118:	4618      	mov	r0, r3
 800211a:	3714      	adds	r7, #20
 800211c:	46bd      	mov	sp, r7
 800211e:	bc80      	pop	{r7}
 8002120:	4770      	bx	lr
 8002122:	bf00      	nop
 8002124:	40012c00 	.word	0x40012c00
 8002128:	40000400 	.word	0x40000400

0800212c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b084      	sub	sp, #16
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	68db      	ldr	r3, [r3, #12]
 800213a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	691b      	ldr	r3, [r3, #16]
 8002142:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	f003 0302 	and.w	r3, r3, #2
 800214a:	2b00      	cmp	r3, #0
 800214c:	d020      	beq.n	8002190 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	f003 0302 	and.w	r3, r3, #2
 8002154:	2b00      	cmp	r3, #0
 8002156:	d01b      	beq.n	8002190 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f06f 0202 	mvn.w	r2, #2
 8002160:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2201      	movs	r2, #1
 8002166:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	699b      	ldr	r3, [r3, #24]
 800216e:	f003 0303 	and.w	r3, r3, #3
 8002172:	2b00      	cmp	r3, #0
 8002174:	d003      	beq.n	800217e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002176:	6878      	ldr	r0, [r7, #4]
 8002178:	f000 f998 	bl	80024ac <HAL_TIM_IC_CaptureCallback>
 800217c:	e005      	b.n	800218a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800217e:	6878      	ldr	r0, [r7, #4]
 8002180:	f000 f98b 	bl	800249a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002184:	6878      	ldr	r0, [r7, #4]
 8002186:	f000 f99a 	bl	80024be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2200      	movs	r2, #0
 800218e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	f003 0304 	and.w	r3, r3, #4
 8002196:	2b00      	cmp	r3, #0
 8002198:	d020      	beq.n	80021dc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	f003 0304 	and.w	r3, r3, #4
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d01b      	beq.n	80021dc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f06f 0204 	mvn.w	r2, #4
 80021ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2202      	movs	r2, #2
 80021b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	699b      	ldr	r3, [r3, #24]
 80021ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d003      	beq.n	80021ca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021c2:	6878      	ldr	r0, [r7, #4]
 80021c4:	f000 f972 	bl	80024ac <HAL_TIM_IC_CaptureCallback>
 80021c8:	e005      	b.n	80021d6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021ca:	6878      	ldr	r0, [r7, #4]
 80021cc:	f000 f965 	bl	800249a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021d0:	6878      	ldr	r0, [r7, #4]
 80021d2:	f000 f974 	bl	80024be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2200      	movs	r2, #0
 80021da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	f003 0308 	and.w	r3, r3, #8
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d020      	beq.n	8002228 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	f003 0308 	and.w	r3, r3, #8
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d01b      	beq.n	8002228 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f06f 0208 	mvn.w	r2, #8
 80021f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2204      	movs	r2, #4
 80021fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	69db      	ldr	r3, [r3, #28]
 8002206:	f003 0303 	and.w	r3, r3, #3
 800220a:	2b00      	cmp	r3, #0
 800220c:	d003      	beq.n	8002216 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800220e:	6878      	ldr	r0, [r7, #4]
 8002210:	f000 f94c 	bl	80024ac <HAL_TIM_IC_CaptureCallback>
 8002214:	e005      	b.n	8002222 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002216:	6878      	ldr	r0, [r7, #4]
 8002218:	f000 f93f 	bl	800249a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800221c:	6878      	ldr	r0, [r7, #4]
 800221e:	f000 f94e 	bl	80024be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2200      	movs	r2, #0
 8002226:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	f003 0310 	and.w	r3, r3, #16
 800222e:	2b00      	cmp	r3, #0
 8002230:	d020      	beq.n	8002274 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	f003 0310 	and.w	r3, r3, #16
 8002238:	2b00      	cmp	r3, #0
 800223a:	d01b      	beq.n	8002274 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f06f 0210 	mvn.w	r2, #16
 8002244:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2208      	movs	r2, #8
 800224a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	69db      	ldr	r3, [r3, #28]
 8002252:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002256:	2b00      	cmp	r3, #0
 8002258:	d003      	beq.n	8002262 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800225a:	6878      	ldr	r0, [r7, #4]
 800225c:	f000 f926 	bl	80024ac <HAL_TIM_IC_CaptureCallback>
 8002260:	e005      	b.n	800226e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002262:	6878      	ldr	r0, [r7, #4]
 8002264:	f000 f919 	bl	800249a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002268:	6878      	ldr	r0, [r7, #4]
 800226a:	f000 f928 	bl	80024be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2200      	movs	r2, #0
 8002272:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002274:	68bb      	ldr	r3, [r7, #8]
 8002276:	f003 0301 	and.w	r3, r3, #1
 800227a:	2b00      	cmp	r3, #0
 800227c:	d00c      	beq.n	8002298 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	f003 0301 	and.w	r3, r3, #1
 8002284:	2b00      	cmp	r3, #0
 8002286:	d007      	beq.n	8002298 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f06f 0201 	mvn.w	r2, #1
 8002290:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002292:	6878      	ldr	r0, [r7, #4]
 8002294:	f7fe feaa 	bl	8000fec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d00c      	beq.n	80022bc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d007      	beq.n	80022bc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80022b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80022b6:	6878      	ldr	r0, [r7, #4]
 80022b8:	f000 fa6f 	bl	800279a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d00c      	beq.n	80022e0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d007      	beq.n	80022e0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80022d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80022da:	6878      	ldr	r0, [r7, #4]
 80022dc:	f000 f8f8 	bl	80024d0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	f003 0320 	and.w	r3, r3, #32
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d00c      	beq.n	8002304 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	f003 0320 	and.w	r3, r3, #32
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d007      	beq.n	8002304 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f06f 0220 	mvn.w	r2, #32
 80022fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80022fe:	6878      	ldr	r0, [r7, #4]
 8002300:	f000 fa42 	bl	8002788 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002304:	bf00      	nop
 8002306:	3710      	adds	r7, #16
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}

0800230c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b084      	sub	sp, #16
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
 8002314:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002316:	2300      	movs	r3, #0
 8002318:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002320:	2b01      	cmp	r3, #1
 8002322:	d101      	bne.n	8002328 <HAL_TIM_ConfigClockSource+0x1c>
 8002324:	2302      	movs	r3, #2
 8002326:	e0b4      	b.n	8002492 <HAL_TIM_ConfigClockSource+0x186>
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2201      	movs	r2, #1
 800232c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2202      	movs	r2, #2
 8002334:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002340:	68bb      	ldr	r3, [r7, #8]
 8002342:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002346:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002348:	68bb      	ldr	r3, [r7, #8]
 800234a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800234e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	68ba      	ldr	r2, [r7, #8]
 8002356:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002360:	d03e      	beq.n	80023e0 <HAL_TIM_ConfigClockSource+0xd4>
 8002362:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002366:	f200 8087 	bhi.w	8002478 <HAL_TIM_ConfigClockSource+0x16c>
 800236a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800236e:	f000 8086 	beq.w	800247e <HAL_TIM_ConfigClockSource+0x172>
 8002372:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002376:	d87f      	bhi.n	8002478 <HAL_TIM_ConfigClockSource+0x16c>
 8002378:	2b70      	cmp	r3, #112	; 0x70
 800237a:	d01a      	beq.n	80023b2 <HAL_TIM_ConfigClockSource+0xa6>
 800237c:	2b70      	cmp	r3, #112	; 0x70
 800237e:	d87b      	bhi.n	8002478 <HAL_TIM_ConfigClockSource+0x16c>
 8002380:	2b60      	cmp	r3, #96	; 0x60
 8002382:	d050      	beq.n	8002426 <HAL_TIM_ConfigClockSource+0x11a>
 8002384:	2b60      	cmp	r3, #96	; 0x60
 8002386:	d877      	bhi.n	8002478 <HAL_TIM_ConfigClockSource+0x16c>
 8002388:	2b50      	cmp	r3, #80	; 0x50
 800238a:	d03c      	beq.n	8002406 <HAL_TIM_ConfigClockSource+0xfa>
 800238c:	2b50      	cmp	r3, #80	; 0x50
 800238e:	d873      	bhi.n	8002478 <HAL_TIM_ConfigClockSource+0x16c>
 8002390:	2b40      	cmp	r3, #64	; 0x40
 8002392:	d058      	beq.n	8002446 <HAL_TIM_ConfigClockSource+0x13a>
 8002394:	2b40      	cmp	r3, #64	; 0x40
 8002396:	d86f      	bhi.n	8002478 <HAL_TIM_ConfigClockSource+0x16c>
 8002398:	2b30      	cmp	r3, #48	; 0x30
 800239a:	d064      	beq.n	8002466 <HAL_TIM_ConfigClockSource+0x15a>
 800239c:	2b30      	cmp	r3, #48	; 0x30
 800239e:	d86b      	bhi.n	8002478 <HAL_TIM_ConfigClockSource+0x16c>
 80023a0:	2b20      	cmp	r3, #32
 80023a2:	d060      	beq.n	8002466 <HAL_TIM_ConfigClockSource+0x15a>
 80023a4:	2b20      	cmp	r3, #32
 80023a6:	d867      	bhi.n	8002478 <HAL_TIM_ConfigClockSource+0x16c>
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d05c      	beq.n	8002466 <HAL_TIM_ConfigClockSource+0x15a>
 80023ac:	2b10      	cmp	r3, #16
 80023ae:	d05a      	beq.n	8002466 <HAL_TIM_ConfigClockSource+0x15a>
 80023b0:	e062      	b.n	8002478 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6818      	ldr	r0, [r3, #0]
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	6899      	ldr	r1, [r3, #8]
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	685a      	ldr	r2, [r3, #4]
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	68db      	ldr	r3, [r3, #12]
 80023c2:	f000 f96a 	bl	800269a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80023ce:	68bb      	ldr	r3, [r7, #8]
 80023d0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80023d4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	68ba      	ldr	r2, [r7, #8]
 80023dc:	609a      	str	r2, [r3, #8]
      break;
 80023de:	e04f      	b.n	8002480 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6818      	ldr	r0, [r3, #0]
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	6899      	ldr	r1, [r3, #8]
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	685a      	ldr	r2, [r3, #4]
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	68db      	ldr	r3, [r3, #12]
 80023f0:	f000 f953 	bl	800269a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	689a      	ldr	r2, [r3, #8]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002402:	609a      	str	r2, [r3, #8]
      break;
 8002404:	e03c      	b.n	8002480 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6818      	ldr	r0, [r3, #0]
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	6859      	ldr	r1, [r3, #4]
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	68db      	ldr	r3, [r3, #12]
 8002412:	461a      	mov	r2, r3
 8002414:	f000 f8ca 	bl	80025ac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	2150      	movs	r1, #80	; 0x50
 800241e:	4618      	mov	r0, r3
 8002420:	f000 f921 	bl	8002666 <TIM_ITRx_SetConfig>
      break;
 8002424:	e02c      	b.n	8002480 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6818      	ldr	r0, [r3, #0]
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	6859      	ldr	r1, [r3, #4]
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	68db      	ldr	r3, [r3, #12]
 8002432:	461a      	mov	r2, r3
 8002434:	f000 f8e8 	bl	8002608 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	2160      	movs	r1, #96	; 0x60
 800243e:	4618      	mov	r0, r3
 8002440:	f000 f911 	bl	8002666 <TIM_ITRx_SetConfig>
      break;
 8002444:	e01c      	b.n	8002480 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6818      	ldr	r0, [r3, #0]
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	6859      	ldr	r1, [r3, #4]
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	68db      	ldr	r3, [r3, #12]
 8002452:	461a      	mov	r2, r3
 8002454:	f000 f8aa 	bl	80025ac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	2140      	movs	r1, #64	; 0x40
 800245e:	4618      	mov	r0, r3
 8002460:	f000 f901 	bl	8002666 <TIM_ITRx_SetConfig>
      break;
 8002464:	e00c      	b.n	8002480 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4619      	mov	r1, r3
 8002470:	4610      	mov	r0, r2
 8002472:	f000 f8f8 	bl	8002666 <TIM_ITRx_SetConfig>
      break;
 8002476:	e003      	b.n	8002480 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002478:	2301      	movs	r3, #1
 800247a:	73fb      	strb	r3, [r7, #15]
      break;
 800247c:	e000      	b.n	8002480 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800247e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2201      	movs	r2, #1
 8002484:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2200      	movs	r2, #0
 800248c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002490:	7bfb      	ldrb	r3, [r7, #15]
}
 8002492:	4618      	mov	r0, r3
 8002494:	3710      	adds	r7, #16
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}

0800249a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800249a:	b480      	push	{r7}
 800249c:	b083      	sub	sp, #12
 800249e:	af00      	add	r7, sp, #0
 80024a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80024a2:	bf00      	nop
 80024a4:	370c      	adds	r7, #12
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bc80      	pop	{r7}
 80024aa:	4770      	bx	lr

080024ac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b083      	sub	sp, #12
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80024b4:	bf00      	nop
 80024b6:	370c      	adds	r7, #12
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bc80      	pop	{r7}
 80024bc:	4770      	bx	lr

080024be <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80024be:	b480      	push	{r7}
 80024c0:	b083      	sub	sp, #12
 80024c2:	af00      	add	r7, sp, #0
 80024c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80024c6:	bf00      	nop
 80024c8:	370c      	adds	r7, #12
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bc80      	pop	{r7}
 80024ce:	4770      	bx	lr

080024d0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b083      	sub	sp, #12
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80024d8:	bf00      	nop
 80024da:	370c      	adds	r7, #12
 80024dc:	46bd      	mov	sp, r7
 80024de:	bc80      	pop	{r7}
 80024e0:	4770      	bx	lr
	...

080024e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b085      	sub	sp, #20
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
 80024ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	4a2b      	ldr	r2, [pc, #172]	; (80025a4 <TIM_Base_SetConfig+0xc0>)
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d007      	beq.n	800250c <TIM_Base_SetConfig+0x28>
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002502:	d003      	beq.n	800250c <TIM_Base_SetConfig+0x28>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	4a28      	ldr	r2, [pc, #160]	; (80025a8 <TIM_Base_SetConfig+0xc4>)
 8002508:	4293      	cmp	r3, r2
 800250a:	d108      	bne.n	800251e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002512:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	68fa      	ldr	r2, [r7, #12]
 800251a:	4313      	orrs	r3, r2
 800251c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	4a20      	ldr	r2, [pc, #128]	; (80025a4 <TIM_Base_SetConfig+0xc0>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d007      	beq.n	8002536 <TIM_Base_SetConfig+0x52>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800252c:	d003      	beq.n	8002536 <TIM_Base_SetConfig+0x52>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	4a1d      	ldr	r2, [pc, #116]	; (80025a8 <TIM_Base_SetConfig+0xc4>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d108      	bne.n	8002548 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800253c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	68db      	ldr	r3, [r3, #12]
 8002542:	68fa      	ldr	r2, [r7, #12]
 8002544:	4313      	orrs	r3, r2
 8002546:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	695b      	ldr	r3, [r3, #20]
 8002552:	4313      	orrs	r3, r2
 8002554:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	68fa      	ldr	r2, [r7, #12]
 800255a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	689a      	ldr	r2, [r3, #8]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	681a      	ldr	r2, [r3, #0]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	4a0d      	ldr	r2, [pc, #52]	; (80025a4 <TIM_Base_SetConfig+0xc0>)
 8002570:	4293      	cmp	r3, r2
 8002572:	d103      	bne.n	800257c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	691a      	ldr	r2, [r3, #16]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2201      	movs	r2, #1
 8002580:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	691b      	ldr	r3, [r3, #16]
 8002586:	f003 0301 	and.w	r3, r3, #1
 800258a:	2b00      	cmp	r3, #0
 800258c:	d005      	beq.n	800259a <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	691b      	ldr	r3, [r3, #16]
 8002592:	f023 0201 	bic.w	r2, r3, #1
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	611a      	str	r2, [r3, #16]
  }
}
 800259a:	bf00      	nop
 800259c:	3714      	adds	r7, #20
 800259e:	46bd      	mov	sp, r7
 80025a0:	bc80      	pop	{r7}
 80025a2:	4770      	bx	lr
 80025a4:	40012c00 	.word	0x40012c00
 80025a8:	40000400 	.word	0x40000400

080025ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b087      	sub	sp, #28
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	60f8      	str	r0, [r7, #12]
 80025b4:	60b9      	str	r1, [r7, #8]
 80025b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	6a1b      	ldr	r3, [r3, #32]
 80025bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	6a1b      	ldr	r3, [r3, #32]
 80025c2:	f023 0201 	bic.w	r2, r3, #1
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	699b      	ldr	r3, [r3, #24]
 80025ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80025d0:	693b      	ldr	r3, [r7, #16]
 80025d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80025d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	011b      	lsls	r3, r3, #4
 80025dc:	693a      	ldr	r2, [r7, #16]
 80025de:	4313      	orrs	r3, r2
 80025e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	f023 030a 	bic.w	r3, r3, #10
 80025e8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80025ea:	697a      	ldr	r2, [r7, #20]
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	4313      	orrs	r3, r2
 80025f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	693a      	ldr	r2, [r7, #16]
 80025f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	697a      	ldr	r2, [r7, #20]
 80025fc:	621a      	str	r2, [r3, #32]
}
 80025fe:	bf00      	nop
 8002600:	371c      	adds	r7, #28
 8002602:	46bd      	mov	sp, r7
 8002604:	bc80      	pop	{r7}
 8002606:	4770      	bx	lr

08002608 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002608:	b480      	push	{r7}
 800260a:	b087      	sub	sp, #28
 800260c:	af00      	add	r7, sp, #0
 800260e:	60f8      	str	r0, [r7, #12]
 8002610:	60b9      	str	r1, [r7, #8]
 8002612:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	6a1b      	ldr	r3, [r3, #32]
 8002618:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	6a1b      	ldr	r3, [r3, #32]
 800261e:	f023 0210 	bic.w	r2, r3, #16
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	699b      	ldr	r3, [r3, #24]
 800262a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800262c:	693b      	ldr	r3, [r7, #16]
 800262e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002632:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	031b      	lsls	r3, r3, #12
 8002638:	693a      	ldr	r2, [r7, #16]
 800263a:	4313      	orrs	r3, r2
 800263c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002644:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002646:	68bb      	ldr	r3, [r7, #8]
 8002648:	011b      	lsls	r3, r3, #4
 800264a:	697a      	ldr	r2, [r7, #20]
 800264c:	4313      	orrs	r3, r2
 800264e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	693a      	ldr	r2, [r7, #16]
 8002654:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	697a      	ldr	r2, [r7, #20]
 800265a:	621a      	str	r2, [r3, #32]
}
 800265c:	bf00      	nop
 800265e:	371c      	adds	r7, #28
 8002660:	46bd      	mov	sp, r7
 8002662:	bc80      	pop	{r7}
 8002664:	4770      	bx	lr

08002666 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002666:	b480      	push	{r7}
 8002668:	b085      	sub	sp, #20
 800266a:	af00      	add	r7, sp, #0
 800266c:	6078      	str	r0, [r7, #4]
 800266e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800267c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800267e:	683a      	ldr	r2, [r7, #0]
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	4313      	orrs	r3, r2
 8002684:	f043 0307 	orr.w	r3, r3, #7
 8002688:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	68fa      	ldr	r2, [r7, #12]
 800268e:	609a      	str	r2, [r3, #8]
}
 8002690:	bf00      	nop
 8002692:	3714      	adds	r7, #20
 8002694:	46bd      	mov	sp, r7
 8002696:	bc80      	pop	{r7}
 8002698:	4770      	bx	lr

0800269a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800269a:	b480      	push	{r7}
 800269c:	b087      	sub	sp, #28
 800269e:	af00      	add	r7, sp, #0
 80026a0:	60f8      	str	r0, [r7, #12]
 80026a2:	60b9      	str	r1, [r7, #8]
 80026a4:	607a      	str	r2, [r7, #4]
 80026a6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	689b      	ldr	r3, [r3, #8]
 80026ac:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80026ae:	697b      	ldr	r3, [r7, #20]
 80026b0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80026b4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	021a      	lsls	r2, r3, #8
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	431a      	orrs	r2, r3
 80026be:	68bb      	ldr	r3, [r7, #8]
 80026c0:	4313      	orrs	r3, r2
 80026c2:	697a      	ldr	r2, [r7, #20]
 80026c4:	4313      	orrs	r3, r2
 80026c6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	697a      	ldr	r2, [r7, #20]
 80026cc:	609a      	str	r2, [r3, #8]
}
 80026ce:	bf00      	nop
 80026d0:	371c      	adds	r7, #28
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bc80      	pop	{r7}
 80026d6:	4770      	bx	lr

080026d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80026d8:	b480      	push	{r7}
 80026da:	b085      	sub	sp, #20
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
 80026e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026e8:	2b01      	cmp	r3, #1
 80026ea:	d101      	bne.n	80026f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80026ec:	2302      	movs	r3, #2
 80026ee:	e041      	b.n	8002774 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2201      	movs	r2, #1
 80026f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2202      	movs	r2, #2
 80026fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	689b      	ldr	r3, [r3, #8]
 800270e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002716:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	68fa      	ldr	r2, [r7, #12]
 800271e:	4313      	orrs	r3, r2
 8002720:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	68fa      	ldr	r2, [r7, #12]
 8002728:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	4a14      	ldr	r2, [pc, #80]	; (8002780 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002730:	4293      	cmp	r3, r2
 8002732:	d009      	beq.n	8002748 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800273c:	d004      	beq.n	8002748 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4a10      	ldr	r2, [pc, #64]	; (8002784 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002744:	4293      	cmp	r3, r2
 8002746:	d10c      	bne.n	8002762 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002748:	68bb      	ldr	r3, [r7, #8]
 800274a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800274e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	68ba      	ldr	r2, [r7, #8]
 8002756:	4313      	orrs	r3, r2
 8002758:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	68ba      	ldr	r2, [r7, #8]
 8002760:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2201      	movs	r2, #1
 8002766:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2200      	movs	r2, #0
 800276e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002772:	2300      	movs	r3, #0
}
 8002774:	4618      	mov	r0, r3
 8002776:	3714      	adds	r7, #20
 8002778:	46bd      	mov	sp, r7
 800277a:	bc80      	pop	{r7}
 800277c:	4770      	bx	lr
 800277e:	bf00      	nop
 8002780:	40012c00 	.word	0x40012c00
 8002784:	40000400 	.word	0x40000400

08002788 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002788:	b480      	push	{r7}
 800278a:	b083      	sub	sp, #12
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002790:	bf00      	nop
 8002792:	370c      	adds	r7, #12
 8002794:	46bd      	mov	sp, r7
 8002796:	bc80      	pop	{r7}
 8002798:	4770      	bx	lr

0800279a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800279a:	b480      	push	{r7}
 800279c:	b083      	sub	sp, #12
 800279e:	af00      	add	r7, sp, #0
 80027a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80027a2:	bf00      	nop
 80027a4:	370c      	adds	r7, #12
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bc80      	pop	{r7}
 80027aa:	4770      	bx	lr

080027ac <__libc_init_array>:
 80027ac:	b570      	push	{r4, r5, r6, lr}
 80027ae:	2600      	movs	r6, #0
 80027b0:	4d0c      	ldr	r5, [pc, #48]	; (80027e4 <__libc_init_array+0x38>)
 80027b2:	4c0d      	ldr	r4, [pc, #52]	; (80027e8 <__libc_init_array+0x3c>)
 80027b4:	1b64      	subs	r4, r4, r5
 80027b6:	10a4      	asrs	r4, r4, #2
 80027b8:	42a6      	cmp	r6, r4
 80027ba:	d109      	bne.n	80027d0 <__libc_init_array+0x24>
 80027bc:	f000 f822 	bl	8002804 <_init>
 80027c0:	2600      	movs	r6, #0
 80027c2:	4d0a      	ldr	r5, [pc, #40]	; (80027ec <__libc_init_array+0x40>)
 80027c4:	4c0a      	ldr	r4, [pc, #40]	; (80027f0 <__libc_init_array+0x44>)
 80027c6:	1b64      	subs	r4, r4, r5
 80027c8:	10a4      	asrs	r4, r4, #2
 80027ca:	42a6      	cmp	r6, r4
 80027cc:	d105      	bne.n	80027da <__libc_init_array+0x2e>
 80027ce:	bd70      	pop	{r4, r5, r6, pc}
 80027d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80027d4:	4798      	blx	r3
 80027d6:	3601      	adds	r6, #1
 80027d8:	e7ee      	b.n	80027b8 <__libc_init_array+0xc>
 80027da:	f855 3b04 	ldr.w	r3, [r5], #4
 80027de:	4798      	blx	r3
 80027e0:	3601      	adds	r6, #1
 80027e2:	e7f2      	b.n	80027ca <__libc_init_array+0x1e>
 80027e4:	08002844 	.word	0x08002844
 80027e8:	08002844 	.word	0x08002844
 80027ec:	08002844 	.word	0x08002844
 80027f0:	08002848 	.word	0x08002848

080027f4 <memset>:
 80027f4:	4603      	mov	r3, r0
 80027f6:	4402      	add	r2, r0
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d100      	bne.n	80027fe <memset+0xa>
 80027fc:	4770      	bx	lr
 80027fe:	f803 1b01 	strb.w	r1, [r3], #1
 8002802:	e7f9      	b.n	80027f8 <memset+0x4>

08002804 <_init>:
 8002804:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002806:	bf00      	nop
 8002808:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800280a:	bc08      	pop	{r3}
 800280c:	469e      	mov	lr, r3
 800280e:	4770      	bx	lr

08002810 <_fini>:
 8002810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002812:	bf00      	nop
 8002814:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002816:	bc08      	pop	{r3}
 8002818:	469e      	mov	lr, r3
 800281a:	4770      	bx	lr
