

================================================================
== Vitis HLS Report for 'dpu_func_Pipeline_FUNC_INTT_LOOP5'
================================================================
* Date:           Thu Dec 29 13:26:25 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.121 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       32|       38|  0.320 us|  0.380 us|   32|   38|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |                            |          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |          Instance          |  Module  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_read_p1_fu_164          |read_p1   |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        |grp_read_p2_fu_171          |read_p2   |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        |grp_dpu_unit_fu_178         |dpu_unit  |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        |call_ln377_write_p3_fu_189  |write_p3  |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        +----------------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- FUNC_INTT_LOOP5  |       30|       36|         7|          6|          1|  5 ~ 6|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       63|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        4|       13|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      176|    -|
|Register             |        -|     -|    57374|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|    57378|      252|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        6|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|        2|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+----------+---------+----+---+----+-----+
    |          Instance          |  Module  | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+----------+---------+----+---+----+-----+
    |grp_read_p1_fu_164          |read_p1   |        0|   0|  2|   2|    0|
    |grp_read_p2_fu_171          |read_p2   |        0|   0|  2|   2|    0|
    |call_ln377_write_p3_fu_189  |write_p3  |        0|   0|  0|   9|    0|
    +----------------------------+----------+---------+----+---+----+-----+
    |Total                       |          |        0|   0|  4|  13|    0|
    +----------------------------+----------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln374_fu_248_p2   |         +|   0|  0|  14|           7|           7|
    |add_ln375_fu_264_p2   |         +|   0|  0|  14|           7|           7|
    |add_ln377_fu_259_p2   |         +|   0|  0|  15|           8|           8|
    |i_65_fu_231_p2        |         +|   0|  0|  10|           3|           1|
    |icmp_ln372_fu_225_p2  |      icmp|   0|  0|   8|           3|           3|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  63|          29|          28|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+------+-----------+
    |             Name            | LUT| Input Size| Bits | Total Bits|
    +-----------------------------+----+-----------+------+-----------+
    |ap_NS_fsm                    |  37|          7|     1|          7|
    |ap_done_int                  |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|     1|          2|
    |ap_sig_allocacmp_i_64        |   9|          2|     3|          6|
    |i_fu_80                      |   9|          2|     3|          6|
    |this_0_address0              |  20|          4|     8|         32|
    |this_0_ce0                   |  20|          4|     1|          4|
    |this_0_we0                   |   9|          2|  1024|       2048|
    |this_1_30_fu_88              |   9|          2|  8192|      16384|
    |this_2_16_fu_84              |   9|          2|  8192|      16384|
    |this_3_31_fu_96              |   9|          2|  8192|      16384|
    |this_4_31_fu_92              |   9|          2|  8192|      16384|
    +-----------------------------+----+-----------+------+-----------+
    |Total                        | 176|         37| 33812|      67647|
    +-----------------------------+----+-----------+------+-----------+

    * Register: 
    +-----------------------------------------+------+----+------+-----------+
    |                   Name                  |  FF  | LUT| Bits | Const Bits|
    +-----------------------------------------+------+----+------+-----------+
    |add_ln377_reg_380                        |     8|   0|     8|          0|
    |ap_CS_fsm                                |     6|   0|     6|          0|
    |ap_done_reg                              |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter0_reg              |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1                  |     1|   0|     1|          0|
    |call_ln377_write_p3_fu_189_ap_start_reg  |     1|   0|     1|          0|
    |call_ret24_reg_385                       |  8192|   0|  8192|          0|
    |grp_read_p1_fu_164_ap_start_reg          |     1|   0|     1|          0|
    |grp_read_p2_fu_171_ap_start_reg          |     1|   0|     1|          0|
    |i_64_reg_365                             |     3|   0|     3|          0|
    |i_fu_80                                  |     3|   0|     3|          0|
    |icmp_ln372_reg_371                       |     1|   0|     1|          0|
    |this_1_30_fu_88                          |  8192|   0|  8192|          0|
    |this_2_16_fu_84                          |  8192|   0|  8192|          0|
    |this_3_31_fu_96                          |  8192|   0|  8192|          0|
    |this_3_ret_reg_391                       |  8192|   0|  8192|          0|
    |this_4_31_fu_92                          |  8192|   0|  8192|          0|
    |this_4_ret_reg_397                       |  8192|   0|  8192|          0|
    |zext_ln374_1_reg_375                     |     3|   0|     7|          4|
    +-----------------------------------------+------+----+------+-----------+
    |Total                                    | 57374|   0| 57378|          4|
    +-----------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+------+------------+-----------------------------------+--------------+
|            RTL Ports           | Dir | Bits |  Protocol  |           Source Object           |    C Type    |
+--------------------------------+-----+------+------------+-----------------------------------+--------------+
|ap_clk                          |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP5|  return value|
|ap_rst                          |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP5|  return value|
|ap_start                        |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP5|  return value|
|ap_done                         |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP5|  return value|
|ap_idle                         |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP5|  return value|
|ap_ready                        |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP5|  return value|
|grp_dpu_unit_fu_2908_p_din1     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP5|  return value|
|grp_dpu_unit_fu_2908_p_din2     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP5|  return value|
|grp_dpu_unit_fu_2908_p_din3     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP5|  return value|
|grp_dpu_unit_fu_2908_p_din4     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP5|  return value|
|grp_dpu_unit_fu_2908_p_din5     |  out|     8|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP5|  return value|
|grp_dpu_unit_fu_2908_p_dout0_0  |   in|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP5|  return value|
|grp_dpu_unit_fu_2908_p_dout0_1  |   in|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP5|  return value|
|grp_dpu_unit_fu_2908_p_ce       |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP5|  return value|
|this_3_30_reload                |   in|  8192|     ap_none|                   this_3_30_reload|        scalar|
|this_4_30_reload                |   in|  8192|     ap_none|                   this_4_30_reload|        scalar|
|this_1_29_reload                |   in|  8192|     ap_none|                   this_1_29_reload|        scalar|
|call_ret45                      |   in|  8192|     ap_none|                         call_ret45|        scalar|
|itr_cast                        |   in|     3|     ap_none|                           itr_cast|        scalar|
|this_0_address0                 |  out|     8|   ap_memory|                             this_0|         array|
|this_0_ce0                      |  out|     1|   ap_memory|                             this_0|         array|
|this_0_we0                      |  out|  1024|   ap_memory|                             this_0|         array|
|this_0_d0                       |  out|  8192|   ap_memory|                             this_0|         array|
|this_0_q0                       |   in|  8192|   ap_memory|                             this_0|         array|
|addr1                           |   in|     8|     ap_none|                              addr1|        scalar|
|this_3_31_out                   |  out|  8192|      ap_vld|                      this_3_31_out|       pointer|
|this_3_31_out_ap_vld            |  out|     1|      ap_vld|                      this_3_31_out|       pointer|
|this_4_31_out                   |  out|  8192|      ap_vld|                      this_4_31_out|       pointer|
|this_4_31_out_ap_vld            |  out|     1|      ap_vld|                      this_4_31_out|       pointer|
|this_1_30_out                   |  out|  8192|      ap_vld|                      this_1_30_out|       pointer|
|this_1_30_out_ap_vld            |  out|     1|      ap_vld|                      this_1_30_out|       pointer|
|this_2_16_out                   |  out|  8192|      ap_vld|                      this_2_16_out|       pointer|
|this_2_16_out_ap_vld            |  out|     1|      ap_vld|                      this_2_16_out|       pointer|
+--------------------------------+-----+------+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 6, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.17>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%this_2_16 = alloca i32 1"   --->   Operation 11 'alloca' 'this_2_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%this_1_30 = alloca i32 1"   --->   Operation 12 'alloca' 'this_1_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%this_4_31 = alloca i32 1"   --->   Operation 13 'alloca' 'this_4_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%this_3_31 = alloca i32 1"   --->   Operation 14 'alloca' 'this_3_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_0"   --->   Operation 15 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_0, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%addr1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %addr1"   --->   Operation 17 'read' 'addr1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%itr_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %itr_cast"   --->   Operation 18 'read' 'itr_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%call_ret45_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %call_ret45"   --->   Operation 19 'read' 'call_ret45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%this_1_29_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_1_29_reload"   --->   Operation 20 'read' 'this_1_29_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%this_4_30_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_4_30_reload"   --->   Operation 21 'read' 'this_4_30_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%this_3_30_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_3_30_reload"   --->   Operation 22 'read' 'this_3_30_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_3_30_reload_read, i8192 %this_3_31"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 24 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_4_30_reload_read, i8192 %this_4_31"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 25 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_1_29_reload_read, i8192 %this_1_30"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 26 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %call_ret45_read, i8192 %this_2_16"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 27 [1/1] (0.46ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc451"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_64 = load i3 %i" [HLS_Final_vitis_src/dpu.cpp:372]   --->   Operation 29 'load' 'i_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 30 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.56ns)   --->   "%icmp_ln372 = icmp_eq  i3 %i_64, i3 %itr_cast_read" [HLS_Final_vitis_src/dpu.cpp:372]   --->   Operation 31 'icmp' 'icmp_ln372' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 6, i64 0"   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.71ns)   --->   "%i_65 = add i3 %i_64, i3 1" [HLS_Final_vitis_src/dpu.cpp:372]   --->   Operation 33 'add' 'i_65' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln372 = br i1 %icmp_ln372, void %for.inc451.split, void %for.inc454.loopexit.exitStub" [HLS_Final_vitis_src/dpu.cpp:372]   --->   Operation 34 'br' 'br_ln372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.46ns)   --->   "%store_ln372 = store i3 %i_65, i3 %i" [HLS_Final_vitis_src/dpu.cpp:372]   --->   Operation 35 'store' 'store_ln372' <Predicate = (!icmp_ln372)> <Delay = 0.46>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%this_2_16_load = load i8192 %this_2_16"   --->   Operation 60 'load' 'this_2_16_load' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%this_1_30_load = load i8192 %this_1_30"   --->   Operation 61 'load' 'this_1_30_load' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%this_4_31_load = load i8192 %this_4_31"   --->   Operation 62 'load' 'this_4_31_load' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%this_3_31_load = load i8192 %this_3_31"   --->   Operation 63 'load' 'this_3_31_load' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_3_31_out, i8192 %this_3_31_load"   --->   Operation 64 'write' 'write_ln0' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_4_31_out, i8192 %this_4_31_load"   --->   Operation 65 'write' 'write_ln0' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_1_30_out, i8192 %this_1_30_load"   --->   Operation 66 'write' 'write_ln0' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_2_16_out, i8192 %this_2_16_load"   --->   Operation 67 'write' 'write_ln0' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln372)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln374 = zext i3 %i_64" [HLS_Final_vitis_src/dpu.cpp:374]   --->   Operation 36 'zext' 'zext_ln374' <Predicate = (!icmp_ln372)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln374_1 = zext i3 %i_64" [HLS_Final_vitis_src/dpu.cpp:374]   --->   Operation 37 'zext' 'zext_ln374_1' <Predicate = (!icmp_ln372)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.85ns)   --->   "%add_ln374 = add i7 %zext_ln374_1, i7 82" [HLS_Final_vitis_src/dpu.cpp:374]   --->   Operation 38 'add' 'add_ln374' <Predicate = (!icmp_ln372)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln374_2 = zext i7 %add_ln374" [HLS_Final_vitis_src/dpu.cpp:374]   --->   Operation 39 'zext' 'zext_ln374_2' <Predicate = (!icmp_ln372)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (1.29ns)   --->   "%call_ret24 = call i8192 @read_p1, i8192 %this_0, i8 %zext_ln374_2" [HLS_Final_vitis_src/dpu.cpp:374]   --->   Operation 40 'call' 'call_ret24' <Predicate = (!icmp_ln372)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 41 [1/1] (0.87ns)   --->   "%add_ln377 = add i8 %zext_ln374, i8 %addr1_read" [HLS_Final_vitis_src/dpu.cpp:377]   --->   Operation 41 'add' 'add_ln377' <Predicate = (!icmp_ln372)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 42 [1/2] (1.29ns)   --->   "%call_ret24 = call i8192 @read_p1, i8192 %this_0, i8 %zext_ln374_2" [HLS_Final_vitis_src/dpu.cpp:374]   --->   Operation 42 'call' 'call_ret24' <Predicate = (!icmp_ln372)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 43 [1/1] (0.85ns)   --->   "%add_ln375 = add i7 %zext_ln374_1, i7 76" [HLS_Final_vitis_src/dpu.cpp:375]   --->   Operation 43 'add' 'add_ln375' <Predicate = (!icmp_ln372)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln375 = zext i7 %add_ln375" [HLS_Final_vitis_src/dpu.cpp:375]   --->   Operation 44 'zext' 'zext_ln375' <Predicate = (!icmp_ln372)> <Delay = 0.00>
ST_4 : Operation 45 [2/2] (1.29ns)   --->   "%call_ret25 = call i8192 @read_p2, i8192 %this_0, i8 %zext_ln375" [HLS_Final_vitis_src/dpu.cpp:375]   --->   Operation 45 'call' 'call_ret25' <Predicate = (!icmp_ln372)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.12>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%this_4_31_load_1 = load i8192 %this_4_31" [HLS_Final_vitis_src/dpu.cpp:376]   --->   Operation 46 'load' 'this_4_31_load_1' <Predicate = (!icmp_ln372)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%this_3_31_load_1 = load i8192 %this_3_31" [HLS_Final_vitis_src/dpu.cpp:376]   --->   Operation 47 'load' 'this_3_31_load_1' <Predicate = (!icmp_ln372)> <Delay = 0.00>
ST_5 : Operation 48 [1/2] (1.29ns)   --->   "%call_ret25 = call i8192 @read_p2, i8192 %this_0, i8 %zext_ln375" [HLS_Final_vitis_src/dpu.cpp:375]   --->   Operation 48 'call' 'call_ret25' <Predicate = (!icmp_ln372)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 49 [2/2] (5.82ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %call_ret24, i8192 %call_ret25, i8192 %this_3_31_load_1, i8192 %this_4_31_load_1, i8 1" [HLS_Final_vitis_src/dpu.cpp:376]   --->   Operation 49 'call' 'call_ret' <Predicate = (!icmp_ln372)> <Delay = 5.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln372 = store i8192 %call_ret25, i8192 %this_2_16" [HLS_Final_vitis_src/dpu.cpp:372]   --->   Operation 50 'store' 'store_ln372' <Predicate = (!icmp_ln372)> <Delay = 0.46>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 51 [1/2] (6.91ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %call_ret24, i8192 %call_ret25, i8192 %this_3_31_load_1, i8192 %this_4_31_load_1, i8 1" [HLS_Final_vitis_src/dpu.cpp:376]   --->   Operation 51 'call' 'call_ret' <Predicate = (!icmp_ln372)> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%this_3_ret = extractvalue i16384 %call_ret" [HLS_Final_vitis_src/dpu.cpp:376]   --->   Operation 52 'extractvalue' 'this_3_ret' <Predicate = (!icmp_ln372)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%this_4_ret = extractvalue i16384 %call_ret" [HLS_Final_vitis_src/dpu.cpp:376]   --->   Operation 53 'extractvalue' 'this_4_ret' <Predicate = (!icmp_ln372)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln372 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [HLS_Final_vitis_src/dpu.cpp:372]   --->   Operation 54 'specloopname' 'specloopname_ln372' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (1.29ns)   --->   "%call_ln377 = call void @write_p3, i8192 %this_0, i8192 %this_3_ret, i8 %add_ln377" [HLS_Final_vitis_src/dpu.cpp:377]   --->   Operation 55 'call' 'call_ln377' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 56 [1/1] (0.46ns)   --->   "%store_ln372 = store i8192 %this_3_ret, i8192 %this_3_31" [HLS_Final_vitis_src/dpu.cpp:372]   --->   Operation 56 'store' 'store_ln372' <Predicate = true> <Delay = 0.46>
ST_7 : Operation 57 [1/1] (0.46ns)   --->   "%store_ln372 = store i8192 %this_4_ret, i8192 %this_4_31" [HLS_Final_vitis_src/dpu.cpp:372]   --->   Operation 57 'store' 'store_ln372' <Predicate = true> <Delay = 0.46>
ST_7 : Operation 58 [1/1] (0.46ns)   --->   "%store_ln372 = store i8192 %call_ret24, i8192 %this_1_30" [HLS_Final_vitis_src/dpu.cpp:372]   --->   Operation 58 'store' 'store_ln372' <Predicate = true> <Delay = 0.46>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln372 = br void %for.inc451" [HLS_Final_vitis_src/dpu.cpp:372]   --->   Operation 59 'br' 'br_ln372' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_3_30_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_4_30_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_1_29_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ call_ret45]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ itr_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ addr1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_3_31_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_4_31_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_1_30_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_2_16_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                          (alloca                ) [ 01000000]
this_2_16                  (alloca                ) [ 01111100]
this_1_30                  (alloca                ) [ 01111111]
this_4_31                  (alloca                ) [ 01111111]
this_3_31                  (alloca                ) [ 01111111]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000000]
specmemcore_ln0            (specmemcore           ) [ 00000000]
addr1_read                 (read                  ) [ 00100000]
itr_cast_read              (read                  ) [ 00000000]
call_ret45_read            (read                  ) [ 00000000]
this_1_29_reload_read      (read                  ) [ 00000000]
this_4_30_reload_read      (read                  ) [ 00000000]
this_3_30_reload_read      (read                  ) [ 00000000]
store_ln0                  (store                 ) [ 00000000]
store_ln0                  (store                 ) [ 00000000]
store_ln0                  (store                 ) [ 00000000]
store_ln0                  (store                 ) [ 00000000]
store_ln0                  (store                 ) [ 00000000]
br_ln0                     (br                    ) [ 00000000]
i_64                       (load                  ) [ 00100000]
specpipeline_ln0           (specpipeline          ) [ 00000000]
icmp_ln372                 (icmp                  ) [ 01111110]
speclooptripcount_ln0      (speclooptripcount     ) [ 00000000]
i_65                       (add                   ) [ 00000000]
br_ln372                   (br                    ) [ 00000000]
store_ln372                (store                 ) [ 00000000]
zext_ln374                 (zext                  ) [ 00000000]
zext_ln374_1               (zext                  ) [ 00011000]
add_ln374                  (add                   ) [ 00000000]
zext_ln374_2               (zext                  ) [ 00000000]
add_ln377                  (add                   ) [ 01011111]
call_ret24                 (call                  ) [ 01001111]
add_ln375                  (add                   ) [ 00000000]
zext_ln375                 (zext                  ) [ 00000000]
this_4_31_load_1           (load                  ) [ 00000000]
this_3_31_load_1           (load                  ) [ 00000000]
call_ret25                 (call                  ) [ 00000000]
store_ln372                (store                 ) [ 00000000]
call_ret                   (call                  ) [ 00000000]
this_3_ret                 (extractvalue          ) [ 01000001]
this_4_ret                 (extractvalue          ) [ 01000001]
specloopname_ln372         (specloopname          ) [ 00000000]
call_ln377                 (call                  ) [ 00000000]
store_ln372                (store                 ) [ 00000000]
store_ln372                (store                 ) [ 00000000]
store_ln372                (store                 ) [ 00000000]
br_ln372                   (br                    ) [ 00000000]
this_2_16_load             (load                  ) [ 00000000]
this_1_30_load             (load                  ) [ 00000000]
this_4_31_load             (load                  ) [ 00000000]
this_3_31_load             (load                  ) [ 00000000]
write_ln0                  (write                 ) [ 00000000]
write_ln0                  (write                 ) [ 00000000]
write_ln0                  (write                 ) [ 00000000]
write_ln0                  (write                 ) [ 00000000]
ret_ln0                    (ret                   ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_3_30_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_3_30_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="this_4_30_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_4_30_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="this_1_29_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_1_29_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="call_ret45">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="call_ret45"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="itr_cast">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="itr_cast"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="this_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="addr1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="this_3_31_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_3_31_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="this_4_31_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_4_31_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="this_1_30_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_1_30_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="this_2_16_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_2_16_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8192"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_p1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_p2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_unit"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_p3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8192P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="i_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="this_2_16_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_2_16/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="this_1_30_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_1_30/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="this_4_31_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_4_31/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="this_3_31_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_3_31/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="addr1_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="addr1_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="itr_cast_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="3" slack="0"/>
<pin id="108" dir="0" index="1" bw="3" slack="0"/>
<pin id="109" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="itr_cast_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="call_ret45_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8192" slack="0"/>
<pin id="114" dir="0" index="1" bw="8192" slack="0"/>
<pin id="115" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="call_ret45_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="this_1_29_reload_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8192" slack="0"/>
<pin id="120" dir="0" index="1" bw="8192" slack="0"/>
<pin id="121" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_1_29_reload_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="this_4_30_reload_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8192" slack="0"/>
<pin id="126" dir="0" index="1" bw="8192" slack="0"/>
<pin id="127" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_4_30_reload_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="this_3_30_reload_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8192" slack="0"/>
<pin id="132" dir="0" index="1" bw="8192" slack="0"/>
<pin id="133" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_3_30_reload_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="write_ln0_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="8192" slack="0"/>
<pin id="139" dir="0" index="2" bw="8192" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="write_ln0_write_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="8192" slack="0"/>
<pin id="146" dir="0" index="2" bw="8192" slack="0"/>
<pin id="147" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="write_ln0_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="8192" slack="0"/>
<pin id="153" dir="0" index="2" bw="8192" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="write_ln0_write_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="8192" slack="0"/>
<pin id="160" dir="0" index="2" bw="8192" slack="0"/>
<pin id="161" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_read_p1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8192" slack="0"/>
<pin id="166" dir="0" index="1" bw="8192" slack="0"/>
<pin id="167" dir="0" index="2" bw="7" slack="0"/>
<pin id="168" dir="1" index="3" bw="8192" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret24/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_read_p2_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8192" slack="0"/>
<pin id="173" dir="0" index="1" bw="8192" slack="0"/>
<pin id="174" dir="0" index="2" bw="7" slack="0"/>
<pin id="175" dir="1" index="3" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret25/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_dpu_unit_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16384" slack="0"/>
<pin id="180" dir="0" index="1" bw="8192" slack="2"/>
<pin id="181" dir="0" index="2" bw="8192" slack="0"/>
<pin id="182" dir="0" index="3" bw="8192" slack="0"/>
<pin id="183" dir="0" index="4" bw="8192" slack="0"/>
<pin id="184" dir="0" index="5" bw="1" slack="0"/>
<pin id="185" dir="1" index="6" bw="16384" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/5 "/>
</bind>
</comp>

<comp id="189" class="1004" name="call_ln377_write_p3_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="8192" slack="0"/>
<pin id="192" dir="0" index="2" bw="8192" slack="1"/>
<pin id="193" dir="0" index="3" bw="8" slack="5"/>
<pin id="194" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln377/7 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln0_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8192" slack="0"/>
<pin id="199" dir="0" index="1" bw="8192" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln0_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8192" slack="0"/>
<pin id="204" dir="0" index="1" bw="8192" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln0_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8192" slack="0"/>
<pin id="209" dir="0" index="1" bw="8192" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln0_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8192" slack="0"/>
<pin id="214" dir="0" index="1" bw="8192" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln0_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="3" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="i_64_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="0"/>
<pin id="224" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_64/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="icmp_ln372_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="3" slack="0"/>
<pin id="227" dir="0" index="1" bw="3" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln372/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="i_65_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_65/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln372_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="0"/>
<pin id="239" dir="0" index="1" bw="3" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln372/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln374_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="3" slack="1"/>
<pin id="244" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln374/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln374_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="3" slack="1"/>
<pin id="247" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln374_1/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln374_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="0"/>
<pin id="250" dir="0" index="1" bw="7" slack="0"/>
<pin id="251" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln374/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln374_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="7" slack="0"/>
<pin id="256" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln374_2/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="add_ln377_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="3" slack="0"/>
<pin id="261" dir="0" index="1" bw="8" slack="1"/>
<pin id="262" dir="1" index="2" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln377/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln375_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="3" slack="2"/>
<pin id="266" dir="0" index="1" bw="7" slack="0"/>
<pin id="267" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln375/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln375_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="7" slack="0"/>
<pin id="271" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln375/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="this_4_31_load_1_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8192" slack="4"/>
<pin id="276" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_4_31_load_1/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="this_3_31_load_1_load_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8192" slack="4"/>
<pin id="280" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_3_31_load_1/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln372_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8192" slack="0"/>
<pin id="284" dir="0" index="1" bw="8192" slack="4"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln372/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="this_3_ret_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16384" slack="0"/>
<pin id="289" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_3_ret/6 "/>
</bind>
</comp>

<comp id="291" class="1004" name="this_4_ret_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="16384" slack="0"/>
<pin id="293" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_4_ret/6 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln372_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8192" slack="1"/>
<pin id="297" dir="0" index="1" bw="8192" slack="6"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln372/7 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln372_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8192" slack="1"/>
<pin id="301" dir="0" index="1" bw="8192" slack="6"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln372/7 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln372_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8192" slack="4"/>
<pin id="305" dir="0" index="1" bw="8192" slack="6"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln372/7 "/>
</bind>
</comp>

<comp id="307" class="1004" name="this_2_16_load_load_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8192" slack="0"/>
<pin id="309" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_2_16_load/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="this_1_30_load_load_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8192" slack="0"/>
<pin id="313" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_1_30_load/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="this_4_31_load_load_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8192" slack="0"/>
<pin id="317" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_4_31_load/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="this_3_31_load_load_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8192" slack="0"/>
<pin id="321" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_3_31_load/1 "/>
</bind>
</comp>

<comp id="323" class="1005" name="i_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="3" slack="0"/>
<pin id="325" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="330" class="1005" name="this_2_16_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8192" slack="0"/>
<pin id="332" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_2_16 "/>
</bind>
</comp>

<comp id="337" class="1005" name="this_1_30_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8192" slack="0"/>
<pin id="339" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_1_30 "/>
</bind>
</comp>

<comp id="344" class="1005" name="this_4_31_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8192" slack="0"/>
<pin id="346" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_4_31 "/>
</bind>
</comp>

<comp id="352" class="1005" name="this_3_31_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8192" slack="0"/>
<pin id="354" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_3_31 "/>
</bind>
</comp>

<comp id="360" class="1005" name="addr1_read_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="1"/>
<pin id="362" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="addr1_read "/>
</bind>
</comp>

<comp id="365" class="1005" name="i_64_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="3" slack="1"/>
<pin id="367" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_64 "/>
</bind>
</comp>

<comp id="371" class="1005" name="icmp_ln372_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="1"/>
<pin id="373" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln372 "/>
</bind>
</comp>

<comp id="375" class="1005" name="zext_ln374_1_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="7" slack="2"/>
<pin id="377" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln374_1 "/>
</bind>
</comp>

<comp id="380" class="1005" name="add_ln377_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="5"/>
<pin id="382" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="add_ln377 "/>
</bind>
</comp>

<comp id="385" class="1005" name="call_ret24_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8192" slack="2"/>
<pin id="387" dir="1" index="1" bw="8192" slack="2"/>
</pin_list>
<bind>
<opset="call_ret24 "/>
</bind>
</comp>

<comp id="391" class="1005" name="this_3_ret_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8192" slack="1"/>
<pin id="393" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_3_ret "/>
</bind>
</comp>

<comp id="397" class="1005" name="this_4_ret_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8192" slack="1"/>
<pin id="399" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_4_ret "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="36" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="38" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="38" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="38" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="38" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="78" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="14" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="78" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="78" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="78" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="20" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="62" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="66" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="10" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="186"><net_src comp="68" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="171" pin="3"/><net_sink comp="178" pin=2"/></net>

<net id="188"><net_src comp="70" pin="0"/><net_sink comp="178" pin=5"/></net>

<net id="195"><net_src comp="76" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="10" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="130" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="124" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="118" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="112" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="40" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="229"><net_src comp="222" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="106" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="222" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="58" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="252"><net_src comp="245" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="60" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="263"><net_src comp="242" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="64" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="264" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="277"><net_src comp="274" pin="1"/><net_sink comp="178" pin=4"/></net>

<net id="281"><net_src comp="278" pin="1"/><net_sink comp="178" pin=3"/></net>

<net id="286"><net_src comp="171" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="178" pin="6"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="178" pin="6"/><net_sink comp="291" pin=0"/></net>

<net id="310"><net_src comp="307" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="314"><net_src comp="311" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="318"><net_src comp="315" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="322"><net_src comp="319" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="326"><net_src comp="80" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="329"><net_src comp="323" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="333"><net_src comp="84" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="336"><net_src comp="330" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="340"><net_src comp="88" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="342"><net_src comp="337" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="343"><net_src comp="337" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="347"><net_src comp="92" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="350"><net_src comp="344" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="351"><net_src comp="344" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="355"><net_src comp="96" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="358"><net_src comp="352" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="359"><net_src comp="352" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="363"><net_src comp="100" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="368"><net_src comp="222" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="374"><net_src comp="225" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="245" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="383"><net_src comp="259" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="189" pin=3"/></net>

<net id="388"><net_src comp="164" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="394"><net_src comp="287" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="400"><net_src comp="291" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="299" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_0 | {7 }
	Port: this_3_31_out | {1 }
	Port: this_4_31_out | {1 }
	Port: this_1_30_out | {1 }
	Port: this_2_16_out | {1 }
 - Input state : 
	Port: dpu_func_Pipeline_FUNC_INTT_LOOP5 : this_3_30_reload | {1 }
	Port: dpu_func_Pipeline_FUNC_INTT_LOOP5 : this_4_30_reload | {1 }
	Port: dpu_func_Pipeline_FUNC_INTT_LOOP5 : this_1_29_reload | {1 }
	Port: dpu_func_Pipeline_FUNC_INTT_LOOP5 : call_ret45 | {1 }
	Port: dpu_func_Pipeline_FUNC_INTT_LOOP5 : itr_cast | {1 }
	Port: dpu_func_Pipeline_FUNC_INTT_LOOP5 : this_0 | {2 3 4 5 }
	Port: dpu_func_Pipeline_FUNC_INTT_LOOP5 : addr1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_64 : 1
		icmp_ln372 : 2
		i_65 : 2
		br_ln372 : 3
		store_ln372 : 3
		this_2_16_load : 1
		this_1_30_load : 1
		this_4_31_load : 1
		this_3_31_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
	State 2
		add_ln374 : 1
		zext_ln374_2 : 2
		call_ret24 : 3
		add_ln377 : 1
	State 3
	State 4
		zext_ln375 : 1
		call_ret25 : 2
	State 5
		call_ret : 1
		store_ln372 : 1
	State 6
		this_3_ret : 1
		this_4_ret : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |         grp_read_p1_fu_164        |    0    |   0.46  |    8    |    9    |
|   call   |         grp_read_p2_fu_171        |    0    |   0.46  |    8    |    9    |
|          |        grp_dpu_unit_fu_178        |   768   |    0    |  57349  |  118398 |
|          |     call_ln377_write_p3_fu_189    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |            i_65_fu_231            |    0    |    0    |    0    |    10   |
|    add   |          add_ln374_fu_248         |    0    |    0    |    0    |    14   |
|          |          add_ln377_fu_259         |    0    |    0    |    0    |    15   |
|          |          add_ln375_fu_264         |    0    |    0    |    0    |    14   |
|----------|-----------------------------------|---------|---------|---------|---------|
|   icmp   |         icmp_ln372_fu_225         |    0    |    0    |    0    |    8    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |       addr1_read_read_fu_100      |    0    |    0    |    0    |    0    |
|          |     itr_cast_read_read_fu_106     |    0    |    0    |    0    |    0    |
|   read   |    call_ret45_read_read_fu_112    |    0    |    0    |    0    |    0    |
|          | this_1_29_reload_read_read_fu_118 |    0    |    0    |    0    |    0    |
|          | this_4_30_reload_read_read_fu_124 |    0    |    0    |    0    |    0    |
|          | this_3_30_reload_read_read_fu_130 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |       write_ln0_write_fu_136      |    0    |    0    |    0    |    0    |
|   write  |       write_ln0_write_fu_143      |    0    |    0    |    0    |    0    |
|          |       write_ln0_write_fu_150      |    0    |    0    |    0    |    0    |
|          |       write_ln0_write_fu_157      |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |         zext_ln374_fu_242         |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln374_1_fu_245        |    0    |    0    |    0    |    0    |
|          |        zext_ln374_2_fu_254        |    0    |    0    |    0    |    0    |
|          |         zext_ln375_fu_269         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|extractvalue|         this_3_ret_fu_287         |    0    |    0    |    0    |    0    |
|          |         this_4_ret_fu_291         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   Total  |                                   |   768   |   0.92  |  57365  |  118477 |
|----------|-----------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  add_ln377_reg_380 |    8   |
| addr1_read_reg_360 |    8   |
| call_ret24_reg_385 |  8192  |
|    i_64_reg_365    |    3   |
|      i_reg_323     |    3   |
| icmp_ln372_reg_371 |    1   |
|  this_1_30_reg_337 |  8192  |
|  this_2_16_reg_330 |  8192  |
|  this_3_31_reg_352 |  8192  |
| this_3_ret_reg_391 |  8192  |
|  this_4_31_reg_344 |  8192  |
| this_4_ret_reg_397 |  8192  |
|zext_ln374_1_reg_375|    7   |
+--------------------+--------+
|        Total       |  57374 |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   768  |    0   |  57365 | 118477 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |  57374 |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   768  |    0   | 114739 | 118477 |
+-----------+--------+--------+--------+--------+
