

================================================================
== Vivado HLS Report for 'Layer23_Maxpool_read'
================================================================
* Date:           Sun Jul  1 02:49:03 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        Conv12
* Solution:       A_Otra
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.42|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  962|  962|  962|  962|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop_Padding_Read  |  960|  960|        21|         20|          1|    48|    yes   |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 20, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 20, D = 21, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	23  / (exitcond8)
	3  / (!exitcond8)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	2  / true
23 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18* %dst_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18* %src_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18* %src_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18* %src_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18* %src_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18* %src_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18* %src_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18* %src_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18* %src_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18* %src_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18* %src_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i18* %dst_V, [1 x i8]* @p_str2, [14 x i8]* @p_str3, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([960 x i18]* %saveValueLayer2_V, [1 x i8]* @p_str2100, [12 x i8]* @p_str4102, [1 x i8]* @p_str2100, i32 -1, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100)"
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([960 x i18]* %saveValueLayer2_V, [5 x i8]* @p_str5103, i32 0, i32 0, [1 x i8]* @p_str2100, i32 0, i32 0, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100)"
ST_1 : Operation 38 [1/1] (1.76ns)   --->   "br label %1" [SRC/1_keras.cpp:246]

 <State 2> : 1.83ns
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%col = phi i6 [ 0, %0 ], [ %col_1, %2 ]"
ST_2 : Operation 40 [1/1] (1.42ns)   --->   "%exitcond8 = icmp eq i6 %col, -16" [SRC/1_keras.cpp:246]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.82ns)   --->   "%col_1 = add i6 %col, 1" [SRC/1_keras.cpp:246]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %3, label %2" [SRC/1_keras.cpp:246]

 <State 3> : 6.87ns
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%pos = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %col, i1 false)" [SRC/1_keras.cpp:248]
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = zext i7 %pos to i64" [SRC/1_keras.cpp:253]
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%saveValueLayer2_V_ad = getelementptr [960 x i18]* %saveValueLayer2_V, i64 0, i64 %tmp" [SRC/1_keras.cpp:253]
ST_3 : Operation 46 [1/1] (3.61ns)   --->   "%tmp_V = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %src_0_V_V)" [SRC/1_keras.cpp:250]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_3 : Operation 47 [1/1] (3.25ns)   --->   "store i18 %tmp_V, i18* %saveValueLayer2_V_ad, align 4" [SRC/1_keras.cpp:253]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 960> <RAM>
ST_3 : Operation 48 [1/1] (3.61ns)   --->   "%tmp_V_2 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %src_1_V_V)" [SRC/1_keras.cpp:250]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_3 : Operation 49 [1/1] (3.61ns)   --->   "%tmp_V_4 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %src_2_V_V)" [SRC/1_keras.cpp:250]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_3 : Operation 50 [1/1] (3.61ns)   --->   "%tmp_V_6 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %src_3_V_V)" [SRC/1_keras.cpp:250]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_3 : Operation 51 [1/1] (3.61ns)   --->   "%tmp_V_8 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %src_4_V_V)" [SRC/1_keras.cpp:250]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_3 : Operation 52 [1/1] (3.61ns)   --->   "%tmp_V_10 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %src_5_V_V)" [SRC/1_keras.cpp:250]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_3 : Operation 53 [1/1] (3.61ns)   --->   "%tmp_V_12 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %src_6_V_V)" [SRC/1_keras.cpp:250]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_3 : Operation 54 [1/1] (3.61ns)   --->   "%tmp_V_14 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %src_7_V_V)" [SRC/1_keras.cpp:250]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_3 : Operation 55 [1/1] (3.61ns)   --->   "%tmp_V_16 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %src_8_V_V)" [SRC/1_keras.cpp:250]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_3 : Operation 56 [1/1] (3.61ns)   --->   "%tmp_V_18 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %src_9_V_V)" [SRC/1_keras.cpp:250]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>

 <State 4> : 6.87ns
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_s = or i7 %pos, 1" [SRC/1_keras.cpp:254]
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_9 = zext i7 %tmp_s to i64" [SRC/1_keras.cpp:254]
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%saveValueLayer2_V_ad_10 = getelementptr [960 x i18]* %saveValueLayer2_V, i64 0, i64 %tmp_9" [SRC/1_keras.cpp:254]
ST_4 : Operation 60 [1/1] (3.61ns)   --->   "%tmp_V_1 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %src_0_V_V)" [SRC/1_keras.cpp:251]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_4 : Operation 61 [1/1] (3.25ns)   --->   "store i18 %tmp_V_1, i18* %saveValueLayer2_V_ad_10, align 4" [SRC/1_keras.cpp:254]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 960> <RAM>
ST_4 : Operation 62 [1/1] (3.61ns)   --->   "%tmp_V_3 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %src_1_V_V)" [SRC/1_keras.cpp:251]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_4 : Operation 63 [1/1] (3.61ns)   --->   "%tmp_V_5 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %src_2_V_V)" [SRC/1_keras.cpp:251]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_4 : Operation 64 [1/1] (3.61ns)   --->   "%tmp_V_7 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %src_3_V_V)" [SRC/1_keras.cpp:251]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_4 : Operation 65 [1/1] (3.61ns)   --->   "%tmp_V_9 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %src_4_V_V)" [SRC/1_keras.cpp:251]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_4 : Operation 66 [1/1] (3.61ns)   --->   "%tmp_V_11 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %src_5_V_V)" [SRC/1_keras.cpp:251]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_4 : Operation 67 [1/1] (3.61ns)   --->   "%tmp_V_13 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %src_6_V_V)" [SRC/1_keras.cpp:251]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_4 : Operation 68 [1/1] (3.61ns)   --->   "%tmp_V_15 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %src_7_V_V)" [SRC/1_keras.cpp:251]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_4 : Operation 69 [1/1] (3.61ns)   --->   "%tmp_V_17 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %src_8_V_V)" [SRC/1_keras.cpp:251]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_4 : Operation 70 [1/1] (3.61ns)   --->   "%tmp_V_19 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %src_9_V_V)" [SRC/1_keras.cpp:251]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>

 <State 5> : 7.42ns
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i7 %tmp_s to i8" [SRC/1_keras.cpp:254]
ST_5 : Operation 72 [1/1] (1.91ns)   --->   "%tmp_42 = add i8 %tmp_9_cast, 96" [SRC/1_keras.cpp:254]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_50_cast = zext i8 %tmp_42 to i64" [SRC/1_keras.cpp:254]
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%saveValueLayer2_V_ad_11 = getelementptr [960 x i18]* %saveValueLayer2_V, i64 0, i64 %tmp_50_cast" [SRC/1_keras.cpp:254]
ST_5 : Operation 75 [1/1] (2.43ns)   --->   "%tmp_10 = icmp sgt i18 %tmp_V, %tmp_V_1" [SRC/1_keras.cpp:257]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (1.37ns)   --->   "%storemerge = select i1 %tmp_10, i18 %tmp_V, i18 %tmp_V_1" [SRC/1_keras.cpp:257]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %dst_V, i18 %storemerge)" [SRC/1_keras.cpp:258]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_5 : Operation 78 [1/1] (3.25ns)   --->   "store i18 %tmp_V_3, i18* %saveValueLayer2_V_ad_11, align 4" [SRC/1_keras.cpp:254]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 960> <RAM>

 <State 6> : 7.42ns
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_cast = zext i7 %pos to i8" [SRC/1_keras.cpp:253]
ST_6 : Operation 80 [1/1] (1.91ns)   --->   "%tmp_33 = add i8 %tmp_cast, 96" [SRC/1_keras.cpp:253]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_41_cast = zext i8 %tmp_33 to i64" [SRC/1_keras.cpp:253]
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%saveValueLayer2_V_ad_1 = getelementptr [960 x i18]* %saveValueLayer2_V, i64 0, i64 %tmp_41_cast" [SRC/1_keras.cpp:253]
ST_6 : Operation 83 [1/1] (3.25ns)   --->   "store i18 %tmp_V_2, i18* %saveValueLayer2_V_ad_1, align 4" [SRC/1_keras.cpp:253]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 960> <RAM>
ST_6 : Operation 84 [1/1] (2.43ns)   --->   "%tmp_74_1 = icmp sgt i18 %tmp_V_2, %tmp_V_3" [SRC/1_keras.cpp:257]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (1.37ns)   --->   "%storemerge_1 = select i1 %tmp_74_1, i18 %tmp_V_2, i18 %tmp_V_3" [SRC/1_keras.cpp:257]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %dst_V, i18 %storemerge_1)" [SRC/1_keras.cpp:258]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>

 <State 7> : 7.42ns
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_cast120_cast = zext i7 %pos to i9" [SRC/1_keras.cpp:253]
ST_7 : Operation 88 [1/1] (1.93ns)   --->   "%tmp_34 = add i9 %tmp_cast120_cast, 192" [SRC/1_keras.cpp:253]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_42_cast = zext i9 %tmp_34 to i64" [SRC/1_keras.cpp:253]
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%saveValueLayer2_V_ad_2 = getelementptr [960 x i18]* %saveValueLayer2_V, i64 0, i64 %tmp_42_cast" [SRC/1_keras.cpp:253]
ST_7 : Operation 91 [1/1] (3.25ns)   --->   "store i18 %tmp_V_4, i18* %saveValueLayer2_V_ad_2, align 4" [SRC/1_keras.cpp:253]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 960> <RAM>
ST_7 : Operation 92 [1/1] (2.43ns)   --->   "%tmp_74_2 = icmp sgt i18 %tmp_V_4, %tmp_V_5" [SRC/1_keras.cpp:257]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (1.37ns)   --->   "%storemerge_2 = select i1 %tmp_74_2, i18 %tmp_V_4, i18 %tmp_V_5" [SRC/1_keras.cpp:257]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %dst_V, i18 %storemerge_2)" [SRC/1_keras.cpp:258]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>

 <State 8> : 5.19ns
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_9_cast118_cast = zext i7 %tmp_s to i9" [SRC/1_keras.cpp:254]
ST_8 : Operation 96 [1/1] (1.93ns)   --->   "%tmp_43 = add i9 %tmp_9_cast118_cast, 192" [SRC/1_keras.cpp:254]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_51_cast = zext i9 %tmp_43 to i64" [SRC/1_keras.cpp:254]
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%saveValueLayer2_V_ad_12 = getelementptr [960 x i18]* %saveValueLayer2_V, i64 0, i64 %tmp_51_cast" [SRC/1_keras.cpp:254]
ST_8 : Operation 99 [1/1] (3.25ns)   --->   "store i18 %tmp_V_5, i18* %saveValueLayer2_V_ad_12, align 4" [SRC/1_keras.cpp:254]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 960> <RAM>

 <State 9> : 7.42ns
ST_9 : Operation 100 [1/1] (1.93ns)   --->   "%tmp_35 = add i9 %tmp_cast120_cast, -224" [SRC/1_keras.cpp:253]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_43_cast = zext i9 %tmp_35 to i64" [SRC/1_keras.cpp:253]
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%saveValueLayer2_V_ad_3 = getelementptr [960 x i18]* %saveValueLayer2_V, i64 0, i64 %tmp_43_cast" [SRC/1_keras.cpp:253]
ST_9 : Operation 103 [1/1] (3.25ns)   --->   "store i18 %tmp_V_6, i18* %saveValueLayer2_V_ad_3, align 4" [SRC/1_keras.cpp:253]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 960> <RAM>
ST_9 : Operation 104 [1/1] (2.43ns)   --->   "%tmp_74_3 = icmp sgt i18 %tmp_V_6, %tmp_V_7" [SRC/1_keras.cpp:257]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (1.37ns)   --->   "%storemerge_3 = select i1 %tmp_74_3, i18 %tmp_V_6, i18 %tmp_V_7" [SRC/1_keras.cpp:257]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %dst_V, i18 %storemerge_3)" [SRC/1_keras.cpp:258]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>

 <State 10> : 5.19ns
ST_10 : Operation 107 [1/1] (1.93ns)   --->   "%tmp_44 = add i9 %tmp_9_cast118_cast, -224" [SRC/1_keras.cpp:254]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_52_cast = zext i9 %tmp_44 to i64" [SRC/1_keras.cpp:254]
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%saveValueLayer2_V_ad_13 = getelementptr [960 x i18]* %saveValueLayer2_V, i64 0, i64 %tmp_52_cast" [SRC/1_keras.cpp:254]
ST_10 : Operation 110 [1/1] (3.25ns)   --->   "store i18 %tmp_V_7, i18* %saveValueLayer2_V_ad_13, align 4" [SRC/1_keras.cpp:254]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 960> <RAM>

 <State 11> : 7.42ns
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_36 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i6.i1(i57 3, i6 %col, i1 false)" [SRC/1_keras.cpp:253]
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%saveValueLayer2_V_ad_4 = getelementptr [960 x i18]* %saveValueLayer2_V, i64 0, i64 %tmp_36" [SRC/1_keras.cpp:253]
ST_11 : Operation 113 [1/1] (3.25ns)   --->   "store i18 %tmp_V_8, i18* %saveValueLayer2_V_ad_4, align 4" [SRC/1_keras.cpp:253]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 960> <RAM>
ST_11 : Operation 114 [1/1] (2.43ns)   --->   "%tmp_74_4 = icmp sgt i18 %tmp_V_8, %tmp_V_9" [SRC/1_keras.cpp:257]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [1/1] (1.37ns)   --->   "%storemerge_4 = select i1 %tmp_74_4, i18 %tmp_V_8, i18 %tmp_V_9" [SRC/1_keras.cpp:257]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 116 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %dst_V, i18 %storemerge_4)" [SRC/1_keras.cpp:258]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>

 <State 12> : 3.25ns
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_45 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 3, i7 %tmp_s)" [SRC/1_keras.cpp:254]
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%saveValueLayer2_V_ad_14 = getelementptr [960 x i18]* %saveValueLayer2_V, i64 0, i64 %tmp_45" [SRC/1_keras.cpp:254]
ST_12 : Operation 119 [1/1] (3.25ns)   --->   "store i18 %tmp_V_9, i18* %saveValueLayer2_V_ad_14, align 4" [SRC/1_keras.cpp:254]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 960> <RAM>

 <State 13> : 7.42ns
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_cast1 = zext i7 %pos to i10" [SRC/1_keras.cpp:253]
ST_13 : Operation 121 [1/1] (1.95ns)   --->   "%tmp_37 = add i10 %tmp_cast1, 480" [SRC/1_keras.cpp:253]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_45_cast = zext i10 %tmp_37 to i64" [SRC/1_keras.cpp:253]
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%saveValueLayer2_V_ad_5 = getelementptr [960 x i18]* %saveValueLayer2_V, i64 0, i64 %tmp_45_cast" [SRC/1_keras.cpp:253]
ST_13 : Operation 124 [1/1] (3.25ns)   --->   "store i18 %tmp_V_10, i18* %saveValueLayer2_V_ad_5, align 4" [SRC/1_keras.cpp:253]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 960> <RAM>
ST_13 : Operation 125 [1/1] (2.43ns)   --->   "%tmp_74_5 = icmp sgt i18 %tmp_V_10, %tmp_V_11" [SRC/1_keras.cpp:257]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 126 [1/1] (1.37ns)   --->   "%storemerge_5 = select i1 %tmp_74_5, i18 %tmp_V_10, i18 %tmp_V_11" [SRC/1_keras.cpp:257]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 127 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %dst_V, i18 %storemerge_5)" [SRC/1_keras.cpp:258]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>

 <State 14> : 5.21ns
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_9_cast1 = zext i7 %tmp_s to i10" [SRC/1_keras.cpp:254]
ST_14 : Operation 129 [1/1] (1.95ns)   --->   "%tmp_46 = add i10 %tmp_9_cast1, 480" [SRC/1_keras.cpp:254]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_54_cast = zext i10 %tmp_46 to i64" [SRC/1_keras.cpp:254]
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%saveValueLayer2_V_ad_15 = getelementptr [960 x i18]* %saveValueLayer2_V, i64 0, i64 %tmp_54_cast" [SRC/1_keras.cpp:254]
ST_14 : Operation 132 [1/1] (3.25ns)   --->   "store i18 %tmp_V_11, i18* %saveValueLayer2_V_ad_15, align 4" [SRC/1_keras.cpp:254]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 960> <RAM>

 <State 15> : 7.42ns
ST_15 : Operation 133 [1/1] (1.95ns)   --->   "%tmp_38 = add i10 %tmp_cast1, -448" [SRC/1_keras.cpp:253]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_46_cast = zext i10 %tmp_38 to i64" [SRC/1_keras.cpp:253]
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%saveValueLayer2_V_ad_6 = getelementptr [960 x i18]* %saveValueLayer2_V, i64 0, i64 %tmp_46_cast" [SRC/1_keras.cpp:253]
ST_15 : Operation 136 [1/1] (3.25ns)   --->   "store i18 %tmp_V_12, i18* %saveValueLayer2_V_ad_6, align 4" [SRC/1_keras.cpp:253]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 960> <RAM>
ST_15 : Operation 137 [1/1] (2.43ns)   --->   "%tmp_74_6 = icmp sgt i18 %tmp_V_12, %tmp_V_13" [SRC/1_keras.cpp:257]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 138 [1/1] (1.37ns)   --->   "%storemerge_6 = select i1 %tmp_74_6, i18 %tmp_V_12, i18 %tmp_V_13" [SRC/1_keras.cpp:257]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 139 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %dst_V, i18 %storemerge_6)" [SRC/1_keras.cpp:258]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>

 <State 16> : 5.21ns
ST_16 : Operation 140 [1/1] (1.95ns)   --->   "%tmp_47 = add i10 %tmp_9_cast1, -448" [SRC/1_keras.cpp:254]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_55_cast = zext i10 %tmp_47 to i64" [SRC/1_keras.cpp:254]
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%saveValueLayer2_V_ad_16 = getelementptr [960 x i18]* %saveValueLayer2_V, i64 0, i64 %tmp_55_cast" [SRC/1_keras.cpp:254]
ST_16 : Operation 143 [1/1] (3.25ns)   --->   "store i18 %tmp_V_13, i18* %saveValueLayer2_V_ad_16, align 4" [SRC/1_keras.cpp:254]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 960> <RAM>

 <State 17> : 7.42ns
ST_17 : Operation 144 [1/1] (1.95ns)   --->   "%tmp_39 = add i10 %tmp_cast1, -352" [SRC/1_keras.cpp:253]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_47_cast = zext i10 %tmp_39 to i64" [SRC/1_keras.cpp:253]
ST_17 : Operation 146 [1/1] (0.00ns)   --->   "%saveValueLayer2_V_ad_7 = getelementptr [960 x i18]* %saveValueLayer2_V, i64 0, i64 %tmp_47_cast" [SRC/1_keras.cpp:253]
ST_17 : Operation 147 [1/1] (3.25ns)   --->   "store i18 %tmp_V_14, i18* %saveValueLayer2_V_ad_7, align 4" [SRC/1_keras.cpp:253]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 960> <RAM>
ST_17 : Operation 148 [1/1] (2.43ns)   --->   "%tmp_74_7 = icmp sgt i18 %tmp_V_14, %tmp_V_15" [SRC/1_keras.cpp:257]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 149 [1/1] (1.37ns)   --->   "%storemerge_7 = select i1 %tmp_74_7, i18 %tmp_V_14, i18 %tmp_V_15" [SRC/1_keras.cpp:257]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 150 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %dst_V, i18 %storemerge_7)" [SRC/1_keras.cpp:258]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>

 <State 18> : 5.21ns
ST_18 : Operation 151 [1/1] (1.95ns)   --->   "%tmp_48 = add i10 %tmp_9_cast1, -352" [SRC/1_keras.cpp:254]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_56_cast = zext i10 %tmp_48 to i64" [SRC/1_keras.cpp:254]
ST_18 : Operation 153 [1/1] (0.00ns)   --->   "%saveValueLayer2_V_ad_17 = getelementptr [960 x i18]* %saveValueLayer2_V, i64 0, i64 %tmp_56_cast" [SRC/1_keras.cpp:254]
ST_18 : Operation 154 [1/1] (3.25ns)   --->   "store i18 %tmp_V_15, i18* %saveValueLayer2_V_ad_17, align 4" [SRC/1_keras.cpp:254]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 960> <RAM>

 <State 19> : 7.42ns
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_40 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i6.i1(i57 6, i6 %col, i1 false)" [SRC/1_keras.cpp:253]
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "%saveValueLayer2_V_ad_8 = getelementptr [960 x i18]* %saveValueLayer2_V, i64 0, i64 %tmp_40" [SRC/1_keras.cpp:253]
ST_19 : Operation 157 [1/1] (3.25ns)   --->   "store i18 %tmp_V_16, i18* %saveValueLayer2_V_ad_8, align 4" [SRC/1_keras.cpp:253]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 960> <RAM>
ST_19 : Operation 158 [1/1] (2.43ns)   --->   "%tmp_74_8 = icmp sgt i18 %tmp_V_16, %tmp_V_17" [SRC/1_keras.cpp:257]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 159 [1/1] (1.37ns)   --->   "%storemerge_8 = select i1 %tmp_74_8, i18 %tmp_V_16, i18 %tmp_V_17" [SRC/1_keras.cpp:257]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 160 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %dst_V, i18 %storemerge_8)" [SRC/1_keras.cpp:258]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>

 <State 20> : 3.25ns
ST_20 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_49 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 6, i7 %tmp_s)" [SRC/1_keras.cpp:254]
ST_20 : Operation 162 [1/1] (0.00ns)   --->   "%saveValueLayer2_V_ad_18 = getelementptr [960 x i18]* %saveValueLayer2_V, i64 0, i64 %tmp_49" [SRC/1_keras.cpp:254]
ST_20 : Operation 163 [1/1] (3.25ns)   --->   "store i18 %tmp_V_17, i18* %saveValueLayer2_V_ad_18, align 4" [SRC/1_keras.cpp:254]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 960> <RAM>

 <State 21> : 7.42ns
ST_21 : Operation 164 [1/1] (1.93ns)   --->   "%tmp_41 = add i9 %tmp_cast120_cast, -160" [SRC/1_keras.cpp:253]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_49_cast1 = sext i9 %tmp_41 to i10" [SRC/1_keras.cpp:253]
ST_21 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_49_cast = zext i10 %tmp_49_cast1 to i64" [SRC/1_keras.cpp:253]
ST_21 : Operation 167 [1/1] (0.00ns)   --->   "%saveValueLayer2_V_ad_9 = getelementptr [960 x i18]* %saveValueLayer2_V, i64 0, i64 %tmp_49_cast" [SRC/1_keras.cpp:253]
ST_21 : Operation 168 [1/1] (3.25ns)   --->   "store i18 %tmp_V_18, i18* %saveValueLayer2_V_ad_9, align 4" [SRC/1_keras.cpp:253]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 960> <RAM>
ST_21 : Operation 169 [1/1] (2.43ns)   --->   "%tmp_74_9 = icmp sgt i18 %tmp_V_18, %tmp_V_19" [SRC/1_keras.cpp:257]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 170 [1/1] (1.37ns)   --->   "%storemerge_9 = select i1 %tmp_74_9, i18 %tmp_V_18, i18 %tmp_V_19" [SRC/1_keras.cpp:257]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 171 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %dst_V, i18 %storemerge_9)" [SRC/1_keras.cpp:258]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>

 <State 22> : 5.19ns
ST_22 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)"
ST_22 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str7) nounwind" [SRC/1_keras.cpp:246]
ST_22 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str7)" [SRC/1_keras.cpp:246]
ST_22 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [SRC/1_keras.cpp:247]
ST_22 : Operation 176 [1/1] (1.93ns)   --->   "%tmp_50 = add i9 %tmp_9_cast118_cast, -160" [SRC/1_keras.cpp:254]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_58_cast1 = sext i9 %tmp_50 to i10" [SRC/1_keras.cpp:254]
ST_22 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_58_cast = zext i10 %tmp_58_cast1 to i64" [SRC/1_keras.cpp:254]
ST_22 : Operation 179 [1/1] (0.00ns)   --->   "%saveValueLayer2_V_ad_19 = getelementptr [960 x i18]* %saveValueLayer2_V, i64 0, i64 %tmp_58_cast" [SRC/1_keras.cpp:254]
ST_22 : Operation 180 [1/1] (3.25ns)   --->   "store i18 %tmp_V_19, i18* %saveValueLayer2_V_ad_19, align 4" [SRC/1_keras.cpp:254]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 960> <RAM>
ST_22 : Operation 181 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str7, i32 %tmp_8)" [SRC/1_keras.cpp:264]
ST_22 : Operation 182 [1/1] (0.00ns)   --->   "br label %1" [SRC/1_keras.cpp:246]

 <State 23> : 0.00ns
ST_23 : Operation 183 [1/1] (0.00ns)   --->   "ret void" [SRC/1_keras.cpp:267]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('col') with incoming values : ('col', SRC/1_keras.cpp:246) [29]  (1.77 ns)

 <State 2>: 1.83ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col', SRC/1_keras.cpp:246) [29]  (0 ns)
	'add' operation ('col', SRC/1_keras.cpp:246) [31]  (1.83 ns)

 <State 3>: 6.87ns
The critical path consists of the following:
	fifo read on port 'src_0_V_V' (SRC/1_keras.cpp:250) [102]  (3.61 ns)
	'store' operation (SRC/1_keras.cpp:253) of variable 'tmp.V', SRC/1_keras.cpp:250 on array 'saveValueLayer2_V' [104]  (3.25 ns)

 <State 4>: 6.87ns
The critical path consists of the following:
	fifo read on port 'src_0_V_V' (SRC/1_keras.cpp:251) [103]  (3.61 ns)
	'store' operation (SRC/1_keras.cpp:254) of variable 'tmp.V', SRC/1_keras.cpp:251 on array 'saveValueLayer2_V' [105]  (3.25 ns)

 <State 5>: 7.42ns
The critical path consists of the following:
	'icmp' operation ('tmp_10', SRC/1_keras.cpp:257) [106]  (2.43 ns)
	'select' operation ('storemerge', SRC/1_keras.cpp:257) [107]  (1.37 ns)
	fifo write on port 'dst_V' (SRC/1_keras.cpp:258) [108]  (3.61 ns)

 <State 6>: 7.42ns
The critical path consists of the following:
	'icmp' operation ('tmp_74_1', SRC/1_keras.cpp:257) [113]  (2.43 ns)
	'select' operation ('storemerge_1', SRC/1_keras.cpp:257) [114]  (1.37 ns)
	fifo write on port 'dst_V' (SRC/1_keras.cpp:258) [115]  (3.61 ns)

 <State 7>: 7.42ns
The critical path consists of the following:
	'icmp' operation ('tmp_74_2', SRC/1_keras.cpp:257) [120]  (2.43 ns)
	'select' operation ('storemerge_2', SRC/1_keras.cpp:257) [121]  (1.37 ns)
	fifo write on port 'dst_V' (SRC/1_keras.cpp:258) [122]  (3.61 ns)

 <State 8>: 5.19ns
The critical path consists of the following:
	'add' operation ('tmp_43', SRC/1_keras.cpp:254) [79]  (1.94 ns)
	'getelementptr' operation ('saveValueLayer2_V_ad_12', SRC/1_keras.cpp:254) [81]  (0 ns)
	'store' operation (SRC/1_keras.cpp:254) of variable 'tmp.V', SRC/1_keras.cpp:251 on array 'saveValueLayer2_V' [119]  (3.25 ns)

 <State 9>: 7.42ns
The critical path consists of the following:
	'icmp' operation ('tmp_74_3', SRC/1_keras.cpp:257) [127]  (2.43 ns)
	'select' operation ('storemerge_3', SRC/1_keras.cpp:257) [128]  (1.37 ns)
	fifo write on port 'dst_V' (SRC/1_keras.cpp:258) [129]  (3.61 ns)

 <State 10>: 5.19ns
The critical path consists of the following:
	'add' operation ('tmp_44', SRC/1_keras.cpp:254) [82]  (1.94 ns)
	'getelementptr' operation ('saveValueLayer2_V_ad_13', SRC/1_keras.cpp:254) [84]  (0 ns)
	'store' operation (SRC/1_keras.cpp:254) of variable 'tmp.V', SRC/1_keras.cpp:251 on array 'saveValueLayer2_V' [126]  (3.25 ns)

 <State 11>: 7.42ns
The critical path consists of the following:
	'icmp' operation ('tmp_74_4', SRC/1_keras.cpp:257) [134]  (2.43 ns)
	'select' operation ('storemerge_4', SRC/1_keras.cpp:257) [135]  (1.37 ns)
	fifo write on port 'dst_V' (SRC/1_keras.cpp:258) [136]  (3.61 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('saveValueLayer2_V_ad_14', SRC/1_keras.cpp:254) [86]  (0 ns)
	'store' operation (SRC/1_keras.cpp:254) of variable 'tmp.V', SRC/1_keras.cpp:251 on array 'saveValueLayer2_V' [133]  (3.25 ns)

 <State 13>: 7.42ns
The critical path consists of the following:
	'icmp' operation ('tmp_74_5', SRC/1_keras.cpp:257) [141]  (2.43 ns)
	'select' operation ('storemerge_5', SRC/1_keras.cpp:257) [142]  (1.37 ns)
	fifo write on port 'dst_V' (SRC/1_keras.cpp:258) [143]  (3.61 ns)

 <State 14>: 5.21ns
The critical path consists of the following:
	'add' operation ('tmp_46', SRC/1_keras.cpp:254) [87]  (1.96 ns)
	'getelementptr' operation ('saveValueLayer2_V_ad_15', SRC/1_keras.cpp:254) [89]  (0 ns)
	'store' operation (SRC/1_keras.cpp:254) of variable 'tmp.V', SRC/1_keras.cpp:251 on array 'saveValueLayer2_V' [140]  (3.25 ns)

 <State 15>: 7.42ns
The critical path consists of the following:
	'icmp' operation ('tmp_74_6', SRC/1_keras.cpp:257) [148]  (2.43 ns)
	'select' operation ('storemerge_6', SRC/1_keras.cpp:257) [149]  (1.37 ns)
	fifo write on port 'dst_V' (SRC/1_keras.cpp:258) [150]  (3.61 ns)

 <State 16>: 5.21ns
The critical path consists of the following:
	'add' operation ('tmp_47', SRC/1_keras.cpp:254) [90]  (1.96 ns)
	'getelementptr' operation ('saveValueLayer2_V_ad_16', SRC/1_keras.cpp:254) [92]  (0 ns)
	'store' operation (SRC/1_keras.cpp:254) of variable 'tmp.V', SRC/1_keras.cpp:251 on array 'saveValueLayer2_V' [147]  (3.25 ns)

 <State 17>: 7.42ns
The critical path consists of the following:
	'icmp' operation ('tmp_74_7', SRC/1_keras.cpp:257) [155]  (2.43 ns)
	'select' operation ('storemerge_7', SRC/1_keras.cpp:257) [156]  (1.37 ns)
	fifo write on port 'dst_V' (SRC/1_keras.cpp:258) [157]  (3.61 ns)

 <State 18>: 5.21ns
The critical path consists of the following:
	'add' operation ('tmp_48', SRC/1_keras.cpp:254) [93]  (1.96 ns)
	'getelementptr' operation ('saveValueLayer2_V_ad_17', SRC/1_keras.cpp:254) [95]  (0 ns)
	'store' operation (SRC/1_keras.cpp:254) of variable 'tmp.V', SRC/1_keras.cpp:251 on array 'saveValueLayer2_V' [154]  (3.25 ns)

 <State 19>: 7.42ns
The critical path consists of the following:
	'icmp' operation ('tmp_74_8', SRC/1_keras.cpp:257) [162]  (2.43 ns)
	'select' operation ('storemerge_8', SRC/1_keras.cpp:257) [163]  (1.37 ns)
	fifo write on port 'dst_V' (SRC/1_keras.cpp:258) [164]  (3.61 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('saveValueLayer2_V_ad_18', SRC/1_keras.cpp:254) [97]  (0 ns)
	'store' operation (SRC/1_keras.cpp:254) of variable 'tmp.V', SRC/1_keras.cpp:251 on array 'saveValueLayer2_V' [161]  (3.25 ns)

 <State 21>: 7.42ns
The critical path consists of the following:
	'icmp' operation ('tmp_74_9', SRC/1_keras.cpp:257) [169]  (2.43 ns)
	'select' operation ('storemerge_9', SRC/1_keras.cpp:257) [170]  (1.37 ns)
	fifo write on port 'dst_V' (SRC/1_keras.cpp:258) [171]  (3.61 ns)

 <State 22>: 5.19ns
The critical path consists of the following:
	'add' operation ('tmp_50', SRC/1_keras.cpp:254) [98]  (1.94 ns)
	'getelementptr' operation ('saveValueLayer2_V_ad_19', SRC/1_keras.cpp:254) [101]  (0 ns)
	'store' operation (SRC/1_keras.cpp:254) of variable 'tmp.V', SRC/1_keras.cpp:251 on array 'saveValueLayer2_V' [168]  (3.25 ns)

 <State 23>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
