library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity decoder is 
	port( a : in std_logic_vector(1 downn 0);
			b : out std_logic_vector(3 downn 0)
		  );
end decoder;

architecture beh of decoder is 
begin
	process(a)
	begin
		if (a = "00") then
			b <= "0001";
		elsif (a = "01") then
			b <= "0010";
		elsif (a = "10") then
			b <= "0100";
		else
			b <= "1000";
		end if;
	end process;
end beh;