Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Dec 13 23:20:27 2020
| Host         : 51NH7Y2 running 64-bit major release  (build 9200)
| Command      : report_methodology -file WRAPPER_methodology_drc_routed.rpt -pb WRAPPER_methodology_drc_routed.pb -rpx WRAPPER_methodology_drc_routed.rpx
| Design       : WRAPPER
| Device       : xc7z010iclg225-1L
| Speed File   : -1L
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 49
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 24         |
| TIMING-18 | Warning  | Missing input or output delay | 17         |
| TIMING-20 | Warning  | Non-clocked latch             | 8          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell count_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) count_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell count_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) count_reg[0]_C/CLR, count_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell count_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) count_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell count_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) count_reg[1]_C/CLR, count_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell count_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) count_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell count_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) count_reg[2]_C/CLR, count_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell count_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) count_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell count_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) count_reg[3]_C/CLR, count_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell row_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell row_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_reg[0]_C/CLR, row_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell row_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell row_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_reg[1]_C/CLR, row_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell row_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell row_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_reg[2]_C/CLR, row_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell row_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell row_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_reg[3]_C/CLR, row_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell row_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell row_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_reg[4]_C/CLR, row_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell row_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell row_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_reg[5]_C/CLR, row_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell row_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell row_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_reg[6]_C/CLR, row_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell row_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell row_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_reg[7]_C/CLR, row_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on _rst relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on data0 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on data1 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on data2 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on data3 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on data4 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on data5 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on data6 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on data7 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on row0 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on row1 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on row2 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on row3 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on row4 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on row5 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on row6 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on row7 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch row_reg[0]_LDC cannot be properly analyzed as its control pin row_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch row_reg[1]_LDC cannot be properly analyzed as its control pin row_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch row_reg[2]_LDC cannot be properly analyzed as its control pin row_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch row_reg[3]_LDC cannot be properly analyzed as its control pin row_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch row_reg[4]_LDC cannot be properly analyzed as its control pin row_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch row_reg[5]_LDC cannot be properly analyzed as its control pin row_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch row_reg[6]_LDC cannot be properly analyzed as its control pin row_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch row_reg[7]_LDC cannot be properly analyzed as its control pin row_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>


