<!-- HTML header for doxygen 1.8.9-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<title>MKMxxZxxACxx5 Bare Metal Software Drivers: AIPS Peripheral Slots</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script src="http://www.mathjax.org/mathjax/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="drivers.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="nxp_logo.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">MKMxxZxxACxx5 Bare Metal Software Drivers
   &#160;<span id="projectnumber">R4.1.6</span>
   </div>
   <div id="projectbrief">Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Introduction</span></a></li>
      <li><a href="pages.html"><span>Pages</span></a></li>
      <li><a href="modules.html"><span>Reference</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__aips__slot.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">AIPS Peripheral Slots<div class="ingroups"><a class="el" href="group__aips__drv.html">AIPS Driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Overview</h2>
<p>List of peripheral slots. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gad3407dd2904fe7fd98d3fc75917e41b9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad3407dd2904fe7fd98d3fc75917e41b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#gad3407dd2904fe7fd98d3fc75917e41b9">AIPS_AIPS_SLOT</a></td></tr>
<tr class="memdesc:gad3407dd2904fe7fd98d3fc75917e41b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 0: Peripheral Bridge (AIPS Lite) <br /></td></tr>
<tr class="separator:gad3407dd2904fe7fd98d3fc75917e41b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79a792fd4231b335100fc7c9d1a96b18"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga79a792fd4231b335100fc7c9d1a96b18"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#ga79a792fd4231b335100fc7c9d1a96b18">AIPS_DMA_SLOT</a></td></tr>
<tr class="memdesc:ga79a792fd4231b335100fc7c9d1a96b18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 8: DMA Controller Module (DMA) <br /></td></tr>
<tr class="separator:ga79a792fd4231b335100fc7c9d1a96b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7529fbd03e3eef100f0b034ac471335e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7529fbd03e3eef100f0b034ac471335e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#ga7529fbd03e3eef100f0b034ac471335e">AIPS_MPU_SLOT</a></td></tr>
<tr class="memdesc:ga7529fbd03e3eef100f0b034ac471335e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 10: Memory Protection Unit (MPU) <br /></td></tr>
<tr class="separator:ga7529fbd03e3eef100f0b034ac471335e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga790f34b44627b448a09e992c2c5341a5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga790f34b44627b448a09e992c2c5341a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#ga790f34b44627b448a09e992c2c5341a5">AIPS_FLASH_SLOT</a></td></tr>
<tr class="memdesc:ga790f34b44627b448a09e992c2c5341a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 32: Flash Registers (FTFA) <br /></td></tr>
<tr class="separator:ga790f34b44627b448a09e992c2c5341a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9e6d965776a01e53a537edb59cba1b1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf9e6d965776a01e53a537edb59cba1b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#gaf9e6d965776a01e53a537edb59cba1b1">AIPS_DMUX0_SLOT</a></td></tr>
<tr class="memdesc:gaf9e6d965776a01e53a537edb59cba1b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 33: DMA Memory Access Multiplexer 0 (DMAMUX0) <br /></td></tr>
<tr class="separator:gaf9e6d965776a01e53a537edb59cba1b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b9fd339c44b22e3608d485ddcb3f77"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga77b9fd339c44b22e3608d485ddcb3f77"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#ga77b9fd339c44b22e3608d485ddcb3f77">AIPS_DMUX1_SLOT</a></td></tr>
<tr class="memdesc:ga77b9fd339c44b22e3608d485ddcb3f77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 34: DMA Memory Access Multiplexer 1 (DMAMUX1) <br /></td></tr>
<tr class="separator:ga77b9fd339c44b22e3608d485ddcb3f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa288fe62cd8532e997e02877db7308d4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa288fe62cd8532e997e02877db7308d4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#gaa288fe62cd8532e997e02877db7308d4">AIPS_DMUX2_SLOT</a></td></tr>
<tr class="memdesc:gaa288fe62cd8532e997e02877db7308d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 35: DMA Memory Access Multiplexer 2 (DMAMUX2) <br /></td></tr>
<tr class="separator:gaa288fe62cd8532e997e02877db7308d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0c4e821d51ff2d7ab9e281412493f05"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa0c4e821d51ff2d7ab9e281412493f05"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#gaa0c4e821d51ff2d7ab9e281412493f05">AIPS_DMUX3_SLOT</a></td></tr>
<tr class="memdesc:gaa0c4e821d51ff2d7ab9e281412493f05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 36: DMA Memory Access Multiplexer 3 (DMAMUX3) <br /></td></tr>
<tr class="separator:gaa0c4e821d51ff2d7ab9e281412493f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26d01176d4a7c579b495cf0ae55dec09"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga26d01176d4a7c579b495cf0ae55dec09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#ga26d01176d4a7c579b495cf0ae55dec09">AIPS_RNGA_SLOT</a></td></tr>
<tr class="memdesc:ga26d01176d4a7c579b495cf0ae55dec09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 41: Random Number Generator Accelerator (RNGA) <br /></td></tr>
<tr class="separator:ga26d01176d4a7c579b495cf0ae55dec09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6adfd522869505c2ceb73867939bedd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad6adfd522869505c2ceb73867939bedd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#gad6adfd522869505c2ceb73867939bedd">AIPS_ADC_SLOT</a></td></tr>
<tr class="memdesc:gad6adfd522869505c2ceb73867939bedd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 43: SAR Analog-to-Digital Converter (ADC) <br /></td></tr>
<tr class="separator:gad6adfd522869505c2ceb73867939bedd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga291a1abc114a36ef7eb9e7028b29309a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga291a1abc114a36ef7eb9e7028b29309a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#ga291a1abc114a36ef7eb9e7028b29309a">AIPS_PIT0_SLOT</a></td></tr>
<tr class="memdesc:ga291a1abc114a36ef7eb9e7028b29309a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 45: Periodic Interrupt Timer 0 (PIT0) <br /></td></tr>
<tr class="separator:ga291a1abc114a36ef7eb9e7028b29309a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59519322dc2c757a41a4f4733faa2cde"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga59519322dc2c757a41a4f4733faa2cde"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#ga59519322dc2c757a41a4f4733faa2cde">AIPS_PIT1_SLOT</a></td></tr>
<tr class="memdesc:ga59519322dc2c757a41a4f4733faa2cde"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 46: Periodic Interrupt Timer 1 (PIT1) <br /></td></tr>
<tr class="separator:ga59519322dc2c757a41a4f4733faa2cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f274595c670d1b0ab16f36ebde5331c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6f274595c670d1b0ab16f36ebde5331c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#ga6f274595c670d1b0ab16f36ebde5331c">AIPS_AFE_SLOT</a></td></tr>
<tr class="memdesc:ga6f274595c670d1b0ab16f36ebde5331c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 48: Analog Front End (AFE) <br /></td></tr>
<tr class="separator:ga6f274595c670d1b0ab16f36ebde5331c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aadbb6f7122ab1f5960e8b6f4123fee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4aadbb6f7122ab1f5960e8b6f4123fee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#ga4aadbb6f7122ab1f5960e8b6f4123fee">AIPS_CRC_SLOT</a></td></tr>
<tr class="memdesc:ga4aadbb6f7122ab1f5960e8b6f4123fee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 52: Programmable CRC (CRC) <br /></td></tr>
<tr class="separator:ga4aadbb6f7122ab1f5960e8b6f4123fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3fcac4c143078f88cf6e08561215df9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf3fcac4c143078f88cf6e08561215df9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#gaf3fcac4c143078f88cf6e08561215df9">AIPS_LPTMR_SLOT</a></td></tr>
<tr class="memdesc:gaf3fcac4c143078f88cf6e08561215df9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 60: Low Power Timer (LPTMR) <br /></td></tr>
<tr class="separator:gaf3fcac4c143078f88cf6e08561215df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f734b15ad4c6b9961678d37ac60e0ec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7f734b15ad4c6b9961678d37ac60e0ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#ga7f734b15ad4c6b9961678d37ac60e0ec">AIPS_SIMLP_SLOT</a></td></tr>
<tr class="memdesc:ga7f734b15ad4c6b9961678d37ac60e0ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 62: SIM Low Power Logic (SIMLP) <br /></td></tr>
<tr class="separator:ga7f734b15ad4c6b9961678d37ac60e0ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d5f937f1589022645f1f1bde49361ae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0d5f937f1589022645f1f1bde49361ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#ga0d5f937f1589022645f1f1bde49361ae">AIPS_SIMHP_SLOT</a></td></tr>
<tr class="memdesc:ga0d5f937f1589022645f1f1bde49361ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 63: SIM High Power Logic (SIMHP) <br /></td></tr>
<tr class="separator:ga0d5f937f1589022645f1f1bde49361ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc7032bbad97528acc58a9cd1e70042e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacc7032bbad97528acc58a9cd1e70042e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#gacc7032bbad97528acc58a9cd1e70042e">AIPS_SLCD_SLOT</a></td></tr>
<tr class="memdesc:gacc7032bbad97528acc58a9cd1e70042e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 67: Segment LCD (SLCD) <br /></td></tr>
<tr class="separator:gacc7032bbad97528acc58a9cd1e70042e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9756f6e0e20e017eec7e2d3ee02a1606"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9756f6e0e20e017eec7e2d3ee02a1606"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#ga9756f6e0e20e017eec7e2d3ee02a1606">AIPS_PORTA_SLOT</a></td></tr>
<tr class="memdesc:ga9756f6e0e20e017eec7e2d3ee02a1606"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 70: Port A Pin Mux Control (PORTA) <br /></td></tr>
<tr class="separator:ga9756f6e0e20e017eec7e2d3ee02a1606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad03b27ded23ecbf52d998fc08a5fe5d4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad03b27ded23ecbf52d998fc08a5fe5d4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#gad03b27ded23ecbf52d998fc08a5fe5d4">AIPS_PORTB_SLOT</a></td></tr>
<tr class="memdesc:gad03b27ded23ecbf52d998fc08a5fe5d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 71: Port B Pin Mux Control (PORTB) <br /></td></tr>
<tr class="separator:gad03b27ded23ecbf52d998fc08a5fe5d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d7059e2a0aa8b708301e22a5fcca837"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1d7059e2a0aa8b708301e22a5fcca837"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#ga1d7059e2a0aa8b708301e22a5fcca837">AIPS_PORTC_SLOT</a></td></tr>
<tr class="memdesc:ga1d7059e2a0aa8b708301e22a5fcca837"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 72: Port C Pin Mux Control (PORTC) <br /></td></tr>
<tr class="separator:ga1d7059e2a0aa8b708301e22a5fcca837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a9b07a46a93fb89244c9407958eb4df"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9a9b07a46a93fb89244c9407958eb4df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#ga9a9b07a46a93fb89244c9407958eb4df">AIPS_PORTD_SLOT</a></td></tr>
<tr class="memdesc:ga9a9b07a46a93fb89244c9407958eb4df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 73: Port D Pin Mux Control (PORTD) <br /></td></tr>
<tr class="separator:ga9a9b07a46a93fb89244c9407958eb4df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0461c0d3fc01f726789e695883c08bb5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0461c0d3fc01f726789e695883c08bb5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#ga0461c0d3fc01f726789e695883c08bb5">AIPS_PORTE_SLOT</a></td></tr>
<tr class="memdesc:ga0461c0d3fc01f726789e695883c08bb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 74: Port E Pin Mux Control (PORTE) <br /></td></tr>
<tr class="separator:ga0461c0d3fc01f726789e695883c08bb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a84aef2e9af87d7c953f513295e7dea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0a84aef2e9af87d7c953f513295e7dea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#ga0a84aef2e9af87d7c953f513295e7dea">AIPS_PORTF_SLOT</a></td></tr>
<tr class="memdesc:ga0a84aef2e9af87d7c953f513295e7dea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 75: Port F Pin Mux Control (PORTF) <br /></td></tr>
<tr class="separator:ga0a84aef2e9af87d7c953f513295e7dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f85a785945f54c6a0c02f3966ef2b9c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2f85a785945f54c6a0c02f3966ef2b9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#ga2f85a785945f54c6a0c02f3966ef2b9c">AIPS_PORTG_SLOT</a></td></tr>
<tr class="memdesc:ga2f85a785945f54c6a0c02f3966ef2b9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 76: Port G Pin Mux Control (PORTG) <br /></td></tr>
<tr class="separator:ga2f85a785945f54c6a0c02f3966ef2b9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga845e95cbc62349e5fa9516beb72e3e1e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga845e95cbc62349e5fa9516beb72e3e1e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#ga845e95cbc62349e5fa9516beb72e3e1e">AIPS_PORTH_SLOT</a></td></tr>
<tr class="memdesc:ga845e95cbc62349e5fa9516beb72e3e1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 77: Port H Pin Mux Control (PORTH) <br /></td></tr>
<tr class="separator:ga845e95cbc62349e5fa9516beb72e3e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aaf3f608ac2b6d8d872c8244f18faa4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8aaf3f608ac2b6d8d872c8244f18faa4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#ga8aaf3f608ac2b6d8d872c8244f18faa4">AIPS_PORTI_SLOT</a></td></tr>
<tr class="memdesc:ga8aaf3f608ac2b6d8d872c8244f18faa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 78: Port I Pin Mux Control (PORTI) <br /></td></tr>
<tr class="separator:ga8aaf3f608ac2b6d8d872c8244f18faa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f3cea511dc2a44867b692a79f57e941"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3f3cea511dc2a44867b692a79f57e941"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#ga3f3cea511dc2a44867b692a79f57e941">AIPS_IRTC_SLOT</a></td></tr>
<tr class="memdesc:ga3f3cea511dc2a44867b692a79f57e941"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 80: Independent Real Time Clock (IRTC) <br /></td></tr>
<tr class="separator:ga3f3cea511dc2a44867b692a79f57e941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd8602c3c88ef1d4477fd7dade67633b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd8602c3c88ef1d4477fd7dade67633b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#gafd8602c3c88ef1d4477fd7dade67633b">AIPS_IRTCRAM_SLOT</a></td></tr>
<tr class="memdesc:gafd8602c3c88ef1d4477fd7dade67633b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 81: IRTC's 32 Byte Standby RAM (IRTCRAM) <br /></td></tr>
<tr class="separator:gafd8602c3c88ef1d4477fd7dade67633b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe4868172df5b73f6cc0724f1b097bb9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafe4868172df5b73f6cc0724f1b097bb9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#gafe4868172df5b73f6cc0724f1b097bb9">AIPS_WDOG_SLOT</a></td></tr>
<tr class="memdesc:gafe4868172df5b73f6cc0724f1b097bb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 83: Watchdog Timer (WDOG) <br /></td></tr>
<tr class="separator:gafe4868172df5b73f6cc0724f1b097bb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga080d16aa40c87ce3895dd89bcaa5a9bd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga080d16aa40c87ce3895dd89bcaa5a9bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#ga080d16aa40c87ce3895dd89bcaa5a9bd">AIPS_XBAR_SLOT</a></td></tr>
<tr class="memdesc:ga080d16aa40c87ce3895dd89bcaa5a9bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 85: Peripheral Crossbar (XBAR) <br /></td></tr>
<tr class="separator:ga080d16aa40c87ce3895dd89bcaa5a9bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f4b907356fe5758e8d9700ffeca9785"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2f4b907356fe5758e8d9700ffeca9785"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#ga2f4b907356fe5758e8d9700ffeca9785">AIPS_TMR0_SLOT</a></td></tr>
<tr class="memdesc:ga2f4b907356fe5758e8d9700ffeca9785"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 87: Quad Timer Channel 0 (TMR0) <br /></td></tr>
<tr class="separator:ga2f4b907356fe5758e8d9700ffeca9785"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadedc08355a91f8d0c858c996d46aedc2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadedc08355a91f8d0c858c996d46aedc2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#gadedc08355a91f8d0c858c996d46aedc2">AIPS_TMR1_SLOT</a></td></tr>
<tr class="memdesc:gadedc08355a91f8d0c858c996d46aedc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 88: Quad Timer Channel 1 (TMR1) <br /></td></tr>
<tr class="separator:gadedc08355a91f8d0c858c996d46aedc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab528d09b65c1edab91cfbfa84edc61e3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab528d09b65c1edab91cfbfa84edc61e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#gab528d09b65c1edab91cfbfa84edc61e3">AIPS_TMR2_SLOT</a></td></tr>
<tr class="memdesc:gab528d09b65c1edab91cfbfa84edc61e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 89: Quad Timer Channel 2 (TMR2) <br /></td></tr>
<tr class="separator:gab528d09b65c1edab91cfbfa84edc61e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4becb91cda8e39fe233affb3afd7e75d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4becb91cda8e39fe233affb3afd7e75d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#ga4becb91cda8e39fe233affb3afd7e75d">AIPS_TMR3_SLOT</a></td></tr>
<tr class="memdesc:ga4becb91cda8e39fe233affb3afd7e75d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 90: Quad Timer Channel 3 (TMR3) <br /></td></tr>
<tr class="separator:ga4becb91cda8e39fe233affb3afd7e75d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99d6ca9ce0ab556feb092623f2aa96da"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga99d6ca9ce0ab556feb092623f2aa96da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#ga99d6ca9ce0ab556feb092623f2aa96da">AIPS_EWM_SLOT</a></td></tr>
<tr class="memdesc:ga99d6ca9ce0ab556feb092623f2aa96da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 97: External Watchdog Monitor (EWM) <br /></td></tr>
<tr class="separator:ga99d6ca9ce0ab556feb092623f2aa96da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc3a0360ae82f6de7744d3dbdd1347a3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacc3a0360ae82f6de7744d3dbdd1347a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#gacc3a0360ae82f6de7744d3dbdd1347a3">AIPS_MCG_SLOT</a></td></tr>
<tr class="memdesc:gacc3a0360ae82f6de7744d3dbdd1347a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 100: Multipurpose Clock Generator (MCG) <br /></td></tr>
<tr class="separator:gacc3a0360ae82f6de7744d3dbdd1347a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8544b36e32b2a2dee9daa5ccf3986078"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8544b36e32b2a2dee9daa5ccf3986078"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#ga8544b36e32b2a2dee9daa5ccf3986078">AIPS_OSC_SLOT</a></td></tr>
<tr class="memdesc:ga8544b36e32b2a2dee9daa5ccf3986078"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 102: Oscillator (OSC) <br /></td></tr>
<tr class="separator:ga8544b36e32b2a2dee9daa5ccf3986078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d42b2505b2a2ed9853cbb9d28f6937"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga79d42b2505b2a2ed9853cbb9d28f6937"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#ga79d42b2505b2a2ed9853cbb9d28f6937">AIPS_I2C0_SLOT</a></td></tr>
<tr class="memdesc:ga79d42b2505b2a2ed9853cbb9d28f6937"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 103: Inter-Integrated Circuit 0 (I2C0) <br /></td></tr>
<tr class="separator:ga79d42b2505b2a2ed9853cbb9d28f6937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01a96a782be8da0f993e3dadd48b3f5d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga01a96a782be8da0f993e3dadd48b3f5d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#ga01a96a782be8da0f993e3dadd48b3f5d">AIPS_I2C1_SLOT</a></td></tr>
<tr class="memdesc:ga01a96a782be8da0f993e3dadd48b3f5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 104: Inter-Integrated Circuit 1 (I2C1) <br /></td></tr>
<tr class="separator:ga01a96a782be8da0f993e3dadd48b3f5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09dd5cdfba0c63bff7c0c0b4ea5fc3a0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga09dd5cdfba0c63bff7c0c0b4ea5fc3a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#ga09dd5cdfba0c63bff7c0c0b4ea5fc3a0">AIPS_UART0_SLOT</a></td></tr>
<tr class="memdesc:ga09dd5cdfba0c63bff7c0c0b4ea5fc3a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 106: Universal Asynchronous Receiver/Transmitter 0 (UART0) <br /></td></tr>
<tr class="separator:ga09dd5cdfba0c63bff7c0c0b4ea5fc3a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab679afaf94b8fdb6b5a6c1bfbbb62f96"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab679afaf94b8fdb6b5a6c1bfbbb62f96"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#gab679afaf94b8fdb6b5a6c1bfbbb62f96">AIPS_UART1_SLOT</a></td></tr>
<tr class="memdesc:gab679afaf94b8fdb6b5a6c1bfbbb62f96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 107: Universal Asynchronous Receiver/Transmitter 1 (UART1) <br /></td></tr>
<tr class="separator:gab679afaf94b8fdb6b5a6c1bfbbb62f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5da83cc9eea2676762e52b658081503"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf5da83cc9eea2676762e52b658081503"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#gaf5da83cc9eea2676762e52b658081503">AIPS_UART2_SLOT</a></td></tr>
<tr class="memdesc:gaf5da83cc9eea2676762e52b658081503"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 108: Universal Asynchronous Receiver/Transmitter 2 (UART2) <br /></td></tr>
<tr class="separator:gaf5da83cc9eea2676762e52b658081503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4f6bbc40456c4dfaee4745ca1958552"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab4f6bbc40456c4dfaee4745ca1958552"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#gab4f6bbc40456c4dfaee4745ca1958552">AIPS_UART3_SLOT</a></td></tr>
<tr class="memdesc:gab4f6bbc40456c4dfaee4745ca1958552"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 109: Universal Asynchronous Receiver/Transmitter 3 (UART3) <br /></td></tr>
<tr class="separator:gab4f6bbc40456c4dfaee4745ca1958552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24aab7ff169b1965103f07f21daea2ba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga24aab7ff169b1965103f07f21daea2ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#ga24aab7ff169b1965103f07f21daea2ba">AIPS_VREF_SLOT</a></td></tr>
<tr class="memdesc:ga24aab7ff169b1965103f07f21daea2ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 111: Voltage Reference (VREF) <br /></td></tr>
<tr class="separator:ga24aab7ff169b1965103f07f21daea2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga453fc47b8c59b331cbaa69f0ef638592"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga453fc47b8c59b331cbaa69f0ef638592"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#ga453fc47b8c59b331cbaa69f0ef638592">AIPS_CMP_SLOT</a></td></tr>
<tr class="memdesc:ga453fc47b8c59b331cbaa69f0ef638592"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 114: Comparator (CMP) <br /></td></tr>
<tr class="separator:ga453fc47b8c59b331cbaa69f0ef638592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd2b281fccaa96d264ef7c1fb4b0973a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacd2b281fccaa96d264ef7c1fb4b0973a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#gacd2b281fccaa96d264ef7c1fb4b0973a">AIPS_SPI0_SLOT</a></td></tr>
<tr class="memdesc:gacd2b281fccaa96d264ef7c1fb4b0973a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 117: Serial Peripheral Interface 0 (SPI0) <br /></td></tr>
<tr class="separator:gacd2b281fccaa96d264ef7c1fb4b0973a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bacfdcbace019d0cc78ae3648c10405"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5bacfdcbace019d0cc78ae3648c10405"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#ga5bacfdcbace019d0cc78ae3648c10405">AIPS_SPI1_SLOT</a></td></tr>
<tr class="memdesc:ga5bacfdcbace019d0cc78ae3648c10405"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 118: Serial Peripheral Interface 1 (SPI1) <br /></td></tr>
<tr class="separator:ga5bacfdcbace019d0cc78ae3648c10405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf383a6e235aafaad18879e25994527da"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf383a6e235aafaad18879e25994527da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#gaf383a6e235aafaad18879e25994527da">AIPS_RCM_SLOT</a></td></tr>
<tr class="memdesc:gaf383a6e235aafaad18879e25994527da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 123: Reset Control Module (RCM) <br /></td></tr>
<tr class="separator:gaf383a6e235aafaad18879e25994527da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdbaf9de210a3606f746e06c05f5308f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabdbaf9de210a3606f746e06c05f5308f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#gabdbaf9de210a3606f746e06c05f5308f">AIPS_LLWU_SLOT</a></td></tr>
<tr class="memdesc:gabdbaf9de210a3606f746e06c05f5308f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 124: Low Leakage Wakeup Unit (LLWU) <br /></td></tr>
<tr class="separator:gabdbaf9de210a3606f746e06c05f5308f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7f3fa8f5e4266c1d9f58f81f0d6bb5f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae7f3fa8f5e4266c1d9f58f81f0d6bb5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#gae7f3fa8f5e4266c1d9f58f81f0d6bb5f">AIPS_PMC_SLOT</a></td></tr>
<tr class="memdesc:gae7f3fa8f5e4266c1d9f58f81f0d6bb5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 125: Power Management Controller (PMC) <br /></td></tr>
<tr class="separator:gae7f3fa8f5e4266c1d9f58f81f0d6bb5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga015a72039493fa4915406b9ea05512a1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga015a72039493fa4915406b9ea05512a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#ga015a72039493fa4915406b9ea05512a1">AIPS_SMC_SLOT</a></td></tr>
<tr class="memdesc:ga015a72039493fa4915406b9ea05512a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slot 126: System Mode Controller (SMC) <br /></td></tr>
<tr class="separator:ga015a72039493fa4915406b9ea05512a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bc453a110e93d82ae1b4c6225c76269"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9bc453a110e93d82ae1b4c6225c76269"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__aips__slot.html#ga9bc453a110e93d82ae1b4c6225c76269">AIPS_ALL_SLOTS</a></td></tr>
<tr class="memdesc:ga9bc453a110e93d82ae1b4c6225c76269"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects all slots. <br /></td></tr>
<tr class="separator:ga9bc453a110e93d82ae1b4c6225c76269"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.9-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul class="foot">
    <li class="footer">Tue Nov 22 2016 &copy; 2016 NXP Semiconductors, Inc. All rights reserved.
    </li>
  </ul>
</div>
</body>
</html>
