--------------------------------------------------------------------------------------------
COMMAND
--------------------------------------------------------------------------------------------

exec> report_checks \
        -path_delay max \
        -through _e0fa510400000000_p_Instance \
        -format full_clock_expanded \
        -fields {slew cap input_pins nets fanout} \
        -no_line_splits \
        -group_count 1000 \
        -slack_max 40 \
        -digits 2 \
        -unique_paths_to_endpoint \
        
design: caravel
time: Sun Dec 10 01:34:42 UTC 2023

--------------------------------------------------------------------------------------------
REPORT
--------------------------------------------------------------------------------------------

Startpoint: chip_core/_37874_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: chip_core/mprj/j1a/_51843_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
     1    3.12    3.50    0.00   15.00 v clock (in)
                                         clock (net)
                  3.50    0.00   15.00 v padframe/mgmt_clock_input_pad/PAD (gf180mcu_fd_io__in_c)
     1    0.05    0.24    2.72   17.72 v padframe/mgmt_clock_input_pad/Y (gf180mcu_fd_io__in_c)
                                         clock_core (net)
                  0.24    0.00   17.72 v chip_core/input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.07    0.15    0.38   18.10 v chip_core/input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net1 (net)
                  0.15    0.01   18.11 v chip_core/wire2130/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.13    0.19    0.38   18.49 v chip_core/wire2130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net2130 (net)
                  0.20    0.03   18.52 v chip_core/wire2129/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.12    0.18    0.39   18.91 v chip_core/wire2129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net2129 (net)
                  0.19    0.02   18.93 v chip_core/_21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03    0.82    0.56   19.50 ^ chip_core/_21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                         chip_core/_09463_ (net)
                  0.82    0.00   19.50 ^ chip_core/_21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.26    3.44    2.29   21.79 v chip_core/_21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         chip_core/clock_ctrl.core_clk (net)
                  3.44    0.07   21.86 v chip_core/clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04    0.27    1.11   22.97 v chip_core/clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_0_clock_ctrl.core_clk (net)
                  0.27    0.00   22.97 v chip_core/clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.25    0.52   23.49 v chip_core/clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.25    0.00   23.49 v chip_core/clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.25    0.51   24.00 v chip_core/clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.25    0.00   24.01 v chip_core/clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.25    0.52   24.52 v chip_core/clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.25    0.00   24.53 v chip_core/clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02    0.20    0.47   25.00 v chip_core/clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.20    0.00   25.00 v chip_core/clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07    0.36    0.59   25.58 v chip_core/clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.36    0.00   25.59 v chip_core/clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03    0.24    0.54   26.12 v chip_core/clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.24    0.00   26.13 v chip_core/clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06    0.32    0.57   26.69 v chip_core/clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.32    0.00   26.70 v chip_core/clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03    0.22    0.51   27.21 v chip_core/clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.22    0.00   27.21 v chip_core/clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02    0.19    0.45   27.66 v chip_core/clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.19    0.00   27.66 v chip_core/clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06    0.32    0.56   28.22 v chip_core/clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.32    0.00   28.22 v chip_core/clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06    0.34    0.61   28.83 v chip_core/clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.34    0.00   28.83 v chip_core/clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04    0.27    0.56   29.39 v chip_core/clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.27    0.00   29.39 v chip_core/clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04    0.27    0.54   29.93 v chip_core/clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.27    0.00   29.93 v chip_core/clkbuf_7_87_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.35    1.36    1.27   31.20 v chip_core/clkbuf_7_87_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_7_87_0_clock_ctrl.core_clk (net)
                  1.36    0.01   31.21 v chip_core/clkbuf_leaf_1161_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02    0.18    0.72   31.94 v chip_core/clkbuf_leaf_1161_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_leaf_1161_clock_ctrl.core_clk (net)
                  0.18    0.00   31.94 v chip_core/_37874_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4)
     3    0.08    0.58    1.95   33.88 v chip_core/_37874_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4)
                                         chip_core/clock_ctrl.reset_delay[0] (net)
                  0.58    0.00   33.88 v chip_core/max_length1744/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     1    0.09    0.41    0.69   34.58 v chip_core/max_length1744/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         chip_core/net1744 (net)
                  0.42    0.01   34.59 v chip_core/wire1743/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     6    0.05    0.20    0.48   35.06 v chip_core/wire1743/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         chip_core/net1743 (net)
                  0.20    0.00   35.06 v chip_core/wire1742/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     3    0.05    0.28    0.52   35.59 v chip_core/wire1742/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/net1742 (net)
                  0.28    0.00   35.59 v chip_core/wire1741/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     2    0.01    0.16    0.45   36.03 v chip_core/wire1741/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         chip_core/net1741 (net)
                  0.16    0.00   36.03 v chip_core/mprj/j1a/input11/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.08    0.64    0.78   36.81 v chip_core/mprj/j1a/input11/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         chip_core/mprj/j1a/net11 (net)
                  0.65    0.01   36.82 v chip_core/mprj/j1a/_38974_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.60    0.93   37.75 v chip_core/mprj/j1a/_38974_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         chip_core/mprj/j1a/_17776_ (net)
                  0.60    0.00   37.75 v chip_core/mprj/j1a/_40604_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.38    0.37   38.13 ^ chip_core/mprj/j1a/_40604_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         chip_core/mprj/j1a/_00060_ (net)
                  0.38    0.00   38.13 ^ chip_core/mprj/j1a/_51843_/SETN (gf180mcu_fd_sc_mcu7t5v0__dffsnq_1)
                                 38.13   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
     1    3.08    2.00    0.00   30.00 ^ clock (in)
                                         clock (net)
                  2.00    0.00   30.00 ^ padframe/mgmt_clock_input_pad/PAD (gf180mcu_fd_io__in_c)
     1    0.05    0.38    1.83   31.83 ^ padframe/mgmt_clock_input_pad/Y (gf180mcu_fd_io__in_c)
                                         clock_core (net)
                  0.38    0.00   31.83 ^ chip_core/input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.07    0.19    0.34   32.17 ^ chip_core/input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net1 (net)
                  0.19    0.01   32.17 ^ chip_core/wire2130/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.13    0.25    0.34   32.51 ^ chip_core/wire2130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net2130 (net)
                  0.25    0.02   32.54 ^ chip_core/wire2129/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.12    0.24    0.34   32.88 ^ chip_core/wire2129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net2129 (net)
                  0.24    0.02   32.90 ^ chip_core/_21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03    0.51    0.33   33.23 v chip_core/_21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                         chip_core/_09463_ (net)
                  0.51    0.00   33.23 v chip_core/_21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.26    3.93    2.32   35.55 ^ chip_core/_21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         chip_core/clock_ctrl.core_clk (net)
                  3.94    0.07   35.62 ^ chip_core/clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04    0.28    0.78   36.41 ^ chip_core/clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_0_clock_ctrl.core_clk (net)
                  0.28    0.00   36.41 ^ chip_core/clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.24    0.46   36.87 ^ chip_core/clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.24    0.00   36.87 ^ chip_core/clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03    0.22    0.44   37.30 ^ chip_core/clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.22    0.00   37.31 ^ chip_core/clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.25    0.46   37.76 ^ chip_core/clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.25    0.00   37.77 ^ chip_core/clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02    0.18    0.41   38.18 ^ chip_core/clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.18    0.00   38.18 ^ chip_core/clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08    0.36    0.52   38.70 ^ chip_core/clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.36    0.00   38.70 ^ chip_core/clkbuf_2_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03    0.23    0.47   39.17 ^ chip_core/clkbuf_2_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_2_1_0_clock_ctrl.core_clk (net)
                  0.23    0.00   39.17 ^ chip_core/clkbuf_2_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07    0.35    0.52   39.70 ^ chip_core/clkbuf_2_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_2_1_1_clock_ctrl.core_clk (net)
                  0.35    0.00   39.70 ^ chip_core/clkbuf_3_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.25    0.48   40.18 ^ chip_core/clkbuf_3_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_2_0_clock_ctrl.core_clk (net)
                  0.25    0.00   40.18 ^ chip_core/clkbuf_3_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02    0.19    0.41   40.60 ^ chip_core/clkbuf_3_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_2_1_clock_ctrl.core_clk (net)
                  0.19    0.00   40.60 ^ chip_core/clkbuf_3_2_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07    0.33    0.51   41.10 ^ chip_core/clkbuf_3_2_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_2_2_clock_ctrl.core_clk (net)
                  0.33    0.00   41.10 ^ chip_core/clkbuf_4_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07    0.34    0.54   41.65 ^ chip_core/clkbuf_4_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_4_5_0_clock_ctrl.core_clk (net)
                  0.34    0.00   41.65 ^ chip_core/clkbuf_5_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04    0.26    0.49   42.14 ^ chip_core/clkbuf_5_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_5_10_0_clock_ctrl.core_clk (net)
                  0.26    0.00   42.14 ^ chip_core/clkbuf_6_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04    0.25    0.47   42.61 ^ chip_core/clkbuf_6_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_6_21_0_clock_ctrl.core_clk (net)
                  0.25    0.00   42.61 ^ chip_core/clkbuf_7_42_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.24    0.88    0.85   43.45 ^ chip_core/clkbuf_7_42_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_7_42_0_clock_ctrl.core_clk (net)
                  0.88    0.00   43.46 ^ chip_core/clkbuf_opt_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     1    0.04    0.20    0.54   44.00 ^ chip_core/clkbuf_opt_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_opt_2_0_clock_ctrl.core_clk (net)
                  0.20    0.00   44.00 ^ chip_core/clkbuf_opt_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.02    0.16    0.39   44.39 ^ chip_core/clkbuf_opt_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_opt_2_1_clock_ctrl.core_clk (net)
                  0.16    0.00   44.39 ^ chip_core/mprj/j1a/clkbuf_0_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.21    0.45    0.58   44.97 ^ chip_core/mprj/j1a/clkbuf_0_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         chip_core/mprj/j1a/clknet_0_boardClk (net)
                  0.45    0.01   44.98 ^ chip_core/mprj/j1a/clkbuf_1_0_0_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.25    0.91    0.90   45.89 ^ chip_core/mprj/j1a/clkbuf_1_0_0_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/mprj/j1a/clknet_1_0_0_boardClk (net)
                  0.91    0.01   45.90 ^ chip_core/mprj/j1a/clkbuf_3_0_0_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    32    0.40    1.42    1.26   47.16 ^ chip_core/mprj/j1a/clkbuf_3_0_0_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/mprj/j1a/clknet_3_0_0_boardClk (net)
                  1.42    0.01   47.17 ^ chip_core/mprj/j1a/clkbuf_7_5_0_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.18    0.70    0.93   48.10 ^ chip_core/mprj/j1a/clkbuf_7_5_0_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/mprj/j1a/clknet_7_5_0_boardClk (net)
                  0.70    0.00   48.10 ^ chip_core/mprj/j1a/clkbuf_leaf_32_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.03    0.18    0.51   48.61 ^ chip_core/mprj/j1a/clkbuf_leaf_32_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         chip_core/mprj/j1a/clknet_leaf_32_boardClk (net)
                  0.18    0.00   48.61 ^ chip_core/mprj/j1a/_51843_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffsnq_1)
                         -0.10   48.51   clock uncertainty
                          0.61   49.11   clock reconvergence pessimism
                          0.02   49.14   library recovery time
                                 49.14   data required time
-----------------------------------------------------------------------------
                                 49.14   data required time
                                -38.13   data arrival time
-----------------------------------------------------------------------------
                                 11.01   slack (MET)


Startpoint: chip_core/_37874_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: chip_core/mprj/j1a/_51724_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
     1    3.12    3.50    0.00   15.00 v clock (in)
                                         clock (net)
                  3.50    0.00   15.00 v padframe/mgmt_clock_input_pad/PAD (gf180mcu_fd_io__in_c)
     1    0.05    0.24    2.72   17.72 v padframe/mgmt_clock_input_pad/Y (gf180mcu_fd_io__in_c)
                                         clock_core (net)
                  0.24    0.00   17.72 v chip_core/input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.07    0.15    0.38   18.10 v chip_core/input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net1 (net)
                  0.15    0.01   18.11 v chip_core/wire2130/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.13    0.19    0.38   18.49 v chip_core/wire2130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net2130 (net)
                  0.20    0.03   18.52 v chip_core/wire2129/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.12    0.18    0.39   18.91 v chip_core/wire2129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net2129 (net)
                  0.19    0.02   18.93 v chip_core/_21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03    0.82    0.56   19.50 ^ chip_core/_21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                         chip_core/_09463_ (net)
                  0.82    0.00   19.50 ^ chip_core/_21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.26    3.44    2.29   21.79 v chip_core/_21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         chip_core/clock_ctrl.core_clk (net)
                  3.44    0.07   21.86 v chip_core/clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04    0.27    1.11   22.97 v chip_core/clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_0_clock_ctrl.core_clk (net)
                  0.27    0.00   22.97 v chip_core/clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.25    0.52   23.49 v chip_core/clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.25    0.00   23.49 v chip_core/clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.25    0.51   24.00 v chip_core/clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.25    0.00   24.01 v chip_core/clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.25    0.52   24.52 v chip_core/clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.25    0.00   24.53 v chip_core/clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02    0.20    0.47   25.00 v chip_core/clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.20    0.00   25.00 v chip_core/clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07    0.36    0.59   25.58 v chip_core/clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.36    0.00   25.59 v chip_core/clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03    0.24    0.54   26.12 v chip_core/clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.24    0.00   26.13 v chip_core/clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06    0.32    0.57   26.69 v chip_core/clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.32    0.00   26.70 v chip_core/clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03    0.22    0.51   27.21 v chip_core/clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.22    0.00   27.21 v chip_core/clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02    0.19    0.45   27.66 v chip_core/clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.19    0.00   27.66 v chip_core/clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06    0.32    0.56   28.22 v chip_core/clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.32    0.00   28.22 v chip_core/clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06    0.34    0.61   28.83 v chip_core/clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.34    0.00   28.83 v chip_core/clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04    0.27    0.56   29.39 v chip_core/clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.27    0.00   29.39 v chip_core/clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04    0.27    0.54   29.93 v chip_core/clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.27    0.00   29.93 v chip_core/clkbuf_7_87_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.35    1.36    1.27   31.20 v chip_core/clkbuf_7_87_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_7_87_0_clock_ctrl.core_clk (net)
                  1.36    0.01   31.21 v chip_core/clkbuf_leaf_1161_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02    0.18    0.72   31.94 v chip_core/clkbuf_leaf_1161_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_leaf_1161_clock_ctrl.core_clk (net)
                  0.18    0.00   31.94 v chip_core/_37874_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4)
     3    0.08    0.58    1.95   33.88 v chip_core/_37874_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4)
                                         chip_core/clock_ctrl.reset_delay[0] (net)
                  0.58    0.00   33.88 v chip_core/max_length1744/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     1    0.09    0.41    0.69   34.58 v chip_core/max_length1744/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         chip_core/net1744 (net)
                  0.42    0.01   34.59 v chip_core/wire1743/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     6    0.05    0.20    0.48   35.06 v chip_core/wire1743/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         chip_core/net1743 (net)
                  0.20    0.00   35.06 v chip_core/wire1742/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     3    0.05    0.28    0.52   35.59 v chip_core/wire1742/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/net1742 (net)
                  0.28    0.00   35.59 v chip_core/wire1741/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     2    0.01    0.16    0.45   36.03 v chip_core/wire1741/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         chip_core/net1741 (net)
                  0.16    0.00   36.03 v chip_core/mprj/j1a/input11/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.08    0.64    0.78   36.81 v chip_core/mprj/j1a/input11/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         chip_core/mprj/j1a/net11 (net)
                  0.65    0.01   36.82 v chip_core/mprj/j1a/_38974_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.60    0.93   37.75 v chip_core/mprj/j1a/_38974_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         chip_core/mprj/j1a/_17776_ (net)
                  0.60    0.00   37.75 v chip_core/mprj/j1a/_40311_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.36    0.36   38.11 ^ chip_core/mprj/j1a/_40311_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         chip_core/mprj/j1a/_00059_ (net)
                  0.36    0.00   38.11 ^ chip_core/mprj/j1a/_51724_/SETN (gf180mcu_fd_sc_mcu7t5v0__dffsnq_1)
                                 38.11   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
     1    3.08    2.00    0.00   30.00 ^ clock (in)
                                         clock (net)
                  2.00    0.00   30.00 ^ padframe/mgmt_clock_input_pad/PAD (gf180mcu_fd_io__in_c)
     1    0.05    0.38    1.83   31.83 ^ padframe/mgmt_clock_input_pad/Y (gf180mcu_fd_io__in_c)
                                         clock_core (net)
                  0.38    0.00   31.83 ^ chip_core/input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.07    0.19    0.34   32.17 ^ chip_core/input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net1 (net)
                  0.19    0.01   32.17 ^ chip_core/wire2130/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.13    0.25    0.34   32.51 ^ chip_core/wire2130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net2130 (net)
                  0.25    0.02   32.54 ^ chip_core/wire2129/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.12    0.24    0.34   32.88 ^ chip_core/wire2129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net2129 (net)
                  0.24    0.02   32.90 ^ chip_core/_21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03    0.51    0.33   33.23 v chip_core/_21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                         chip_core/_09463_ (net)
                  0.51    0.00   33.23 v chip_core/_21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.26    3.93    2.32   35.55 ^ chip_core/_21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         chip_core/clock_ctrl.core_clk (net)
                  3.94    0.07   35.62 ^ chip_core/clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04    0.28    0.78   36.41 ^ chip_core/clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_0_clock_ctrl.core_clk (net)
                  0.28    0.00   36.41 ^ chip_core/clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.24    0.46   36.87 ^ chip_core/clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.24    0.00   36.87 ^ chip_core/clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03    0.22    0.44   37.30 ^ chip_core/clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.22    0.00   37.31 ^ chip_core/clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.25    0.46   37.76 ^ chip_core/clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.25    0.00   37.77 ^ chip_core/clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02    0.18    0.41   38.18 ^ chip_core/clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.18    0.00   38.18 ^ chip_core/clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08    0.36    0.52   38.70 ^ chip_core/clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.36    0.00   38.70 ^ chip_core/clkbuf_2_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03    0.23    0.47   39.17 ^ chip_core/clkbuf_2_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_2_1_0_clock_ctrl.core_clk (net)
                  0.23    0.00   39.17 ^ chip_core/clkbuf_2_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07    0.35    0.52   39.70 ^ chip_core/clkbuf_2_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_2_1_1_clock_ctrl.core_clk (net)
                  0.35    0.00   39.70 ^ chip_core/clkbuf_3_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.25    0.48   40.18 ^ chip_core/clkbuf_3_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_2_0_clock_ctrl.core_clk (net)
                  0.25    0.00   40.18 ^ chip_core/clkbuf_3_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02    0.19    0.41   40.60 ^ chip_core/clkbuf_3_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_2_1_clock_ctrl.core_clk (net)
                  0.19    0.00   40.60 ^ chip_core/clkbuf_3_2_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07    0.33    0.51   41.10 ^ chip_core/clkbuf_3_2_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_2_2_clock_ctrl.core_clk (net)
                  0.33    0.00   41.10 ^ chip_core/clkbuf_4_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07    0.34    0.54   41.65 ^ chip_core/clkbuf_4_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_4_5_0_clock_ctrl.core_clk (net)
                  0.34    0.00   41.65 ^ chip_core/clkbuf_5_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04    0.26    0.49   42.14 ^ chip_core/clkbuf_5_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_5_10_0_clock_ctrl.core_clk (net)
                  0.26    0.00   42.14 ^ chip_core/clkbuf_6_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04    0.25    0.47   42.61 ^ chip_core/clkbuf_6_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_6_21_0_clock_ctrl.core_clk (net)
                  0.25    0.00   42.61 ^ chip_core/clkbuf_7_42_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.24    0.88    0.85   43.45 ^ chip_core/clkbuf_7_42_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_7_42_0_clock_ctrl.core_clk (net)
                  0.88    0.00   43.46 ^ chip_core/clkbuf_opt_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     1    0.04    0.20    0.54   44.00 ^ chip_core/clkbuf_opt_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_opt_2_0_clock_ctrl.core_clk (net)
                  0.20    0.00   44.00 ^ chip_core/clkbuf_opt_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.02    0.16    0.39   44.39 ^ chip_core/clkbuf_opt_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_opt_2_1_clock_ctrl.core_clk (net)
                  0.16    0.00   44.39 ^ chip_core/mprj/j1a/clkbuf_0_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.21    0.45    0.58   44.97 ^ chip_core/mprj/j1a/clkbuf_0_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         chip_core/mprj/j1a/clknet_0_boardClk (net)
                  0.45    0.01   44.98 ^ chip_core/mprj/j1a/clkbuf_1_0_0_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.25    0.91    0.90   45.89 ^ chip_core/mprj/j1a/clkbuf_1_0_0_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/mprj/j1a/clknet_1_0_0_boardClk (net)
                  0.91    0.01   45.90 ^ chip_core/mprj/j1a/clkbuf_3_0_0_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    32    0.40    1.42    1.26   47.16 ^ chip_core/mprj/j1a/clkbuf_3_0_0_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/mprj/j1a/clknet_3_0_0_boardClk (net)
                  1.42    0.01   47.17 ^ chip_core/mprj/j1a/clkbuf_7_5_0_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.18    0.70    0.93   48.10 ^ chip_core/mprj/j1a/clkbuf_7_5_0_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/mprj/j1a/clknet_7_5_0_boardClk (net)
                  0.70    0.00   48.10 ^ chip_core/mprj/j1a/clkbuf_leaf_32_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.03    0.18    0.51   48.61 ^ chip_core/mprj/j1a/clkbuf_leaf_32_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         chip_core/mprj/j1a/clknet_leaf_32_boardClk (net)
                  0.18    0.00   48.61 ^ chip_core/mprj/j1a/_51724_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffsnq_1)
                         -0.10   48.51   clock uncertainty
                          0.61   49.11   clock reconvergence pessimism
                          0.03   49.14   library recovery time
                                 49.14   data required time
-----------------------------------------------------------------------------
                                 49.14   data required time
                                -38.11   data arrival time
-----------------------------------------------------------------------------
                                 11.03   slack (MET)


min:
reg-reg: 0/0
reg-output: 0/0
input-reg: 0/0
input-output: 0/0
max:
reg-reg: 0/2
reg-output: 0/0
input-reg: 0/0
input-output: 0/0
