# Reading D:/intelFPGA/18.1A/modelsim_ase/tcl/vsim/pref.tcl
# do beep_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA/18.1A/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/code/FPGACode/beep/rtl {E:/code/FPGACode/beep/rtl/beep.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:09 on Sep 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/code/FPGACode/beep/rtl" E:/code/FPGACode/beep/rtl/beep.v 
# -- Compiling module beep
# 
# Top level modules:
# 	beep
# End time: 15:35:09 on Sep 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/code/FPGACode/beep/prj/../tb {E:/code/FPGACode/beep/prj/../tb/tb_beep.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:09 on Sep 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/code/FPGACode/beep/prj/../tb" E:/code/FPGACode/beep/prj/../tb/tb_beep.v 
# -- Compiling module tb_beep
# 
# Top level modules:
# 	tb_beep
# End time: 15:35:09 on Sep 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_beep
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_beep 
# Start time: 15:35:09 on Sep 05,2023
# Loading work.tb_beep
# Loading work.beep
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : E:/code/FPGACode/beep/prj/../tb/tb_beep.v(47)
#    Time: 1440060 ns  Iteration: 0  Instance: /tb_beep
# Break in Module tb_beep at E:/code/FPGACode/beep/prj/../tb/tb_beep.v line 47
add wave -position insertpoint sim:/tb_beep/inst_beep/*
restart
run -all
# ** Note: $stop    : E:/code/FPGACode/beep/prj/../tb/tb_beep.v(47)
#    Time: 1440060 ns  Iteration: 0  Instance: /tb_beep
# Break in Module tb_beep at E:/code/FPGACode/beep/prj/../tb/tb_beep.v line 47
# End time: 15:59:47 on Sep 05,2023, Elapsed time: 0:24:38
# Errors: 0, Warnings: 0
