
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 8.22

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.41 source latency clk_div_counter[2]$_DFFE_PN0P_/CLK ^
  -0.42 target latency shift_reg[5]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.02 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFF_PN1_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.89    1.09 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net17 (net)
                  0.10    0.00    1.09 ^ input3/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.05    0.19    0.22    1.31 ^ input3/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net4 (net)
                  0.19    0.00    1.31 ^ state[0]$_DFF_PN1_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  1.31   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.03    0.09    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.09    0.00    0.13 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    16    0.13    0.32    0.29    0.42 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_1__leaf_clk (net)
                  0.32    0.00    0.42 ^ state[0]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00    0.42   clock reconvergence pessimism
                          0.12    0.54   library removal time
                                  0.54   data required time
-----------------------------------------------------------------------------
                                  0.54   data required time
                                 -1.31   data arrival time
-----------------------------------------------------------------------------
                                  0.76   slack (MET)


Startpoint: enable (input port clocked by core_clock)
Endpoint: state[2]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v enable (in)
                                         enable (net)
                  0.00    0.00    0.20 v input1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     5    0.09    0.21    0.21    0.41 v input1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         net2 (net)
                  0.21    0.00    0.42 v _097_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.04    0.21    0.20    0.62 ^ _097_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _059_ (net)
                  0.21    0.00    0.62 ^ _098_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.07    0.07    0.69 v _098_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _002_ (net)
                  0.07    0.00    0.69 v state[2]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.69   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.03    0.09    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.09    0.00    0.13 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    16    0.13    0.32    0.29    0.42 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_1__leaf_clk (net)
                  0.32    0.00    0.42 ^ state[2]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.42   clock reconvergence pessimism
                          0.09    0.51   library hold time
                                  0.51   data required time
-----------------------------------------------------------------------------
                                  0.51   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  0.18   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: parallel_out[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.89    1.09 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net17 (net)
                  0.10    0.00    1.09 ^ input3/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.05    0.19    0.22    1.31 ^ input3/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net4 (net)
                  0.19    0.00    1.31 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    27    0.35    0.23    0.25    1.56 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.23    0.00    1.56 ^ parallel_out[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.56   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.03    0.09    0.13   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.09    0.00   10.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    13    0.12    0.30    0.27   10.40 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_0__leaf_clk (net)
                  0.30    0.00   10.41 ^ parallel_out[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.41   clock reconvergence pessimism
                          0.14   10.55   library recovery time
                                 10.55   data required time
-----------------------------------------------------------------------------
                                 10.55   data required time
                                 -1.56   data arrival time
-----------------------------------------------------------------------------
                                  8.99   slack (MET)


Startpoint: rx_busy$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_busy (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.03    0.09    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.09    0.00    0.13 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    16    0.13    0.32    0.29    0.42 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_1__leaf_clk (net)
                  0.32    0.00    0.42 ^ rx_busy$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.03    0.10    0.45    0.87 v rx_busy$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net14 (net)
                  0.10    0.00    0.87 v output13/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.70    1.58 v output13/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         rx_busy (net)
                  0.15    0.00    1.58 v rx_busy (out)
                                  1.58   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -1.58   data arrival time
-----------------------------------------------------------------------------
                                  8.22   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: parallel_out[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.89    1.09 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net17 (net)
                  0.10    0.00    1.09 ^ input3/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.05    0.19    0.22    1.31 ^ input3/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net4 (net)
                  0.19    0.00    1.31 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    27    0.35    0.23    0.25    1.56 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.23    0.00    1.56 ^ parallel_out[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.56   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.03    0.09    0.13   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.09    0.00   10.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    13    0.12    0.30    0.27   10.40 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_0__leaf_clk (net)
                  0.30    0.00   10.41 ^ parallel_out[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.41   clock reconvergence pessimism
                          0.14   10.55   library recovery time
                                 10.55   data required time
-----------------------------------------------------------------------------
                                 10.55   data required time
                                 -1.56   data arrival time
-----------------------------------------------------------------------------
                                  8.99   slack (MET)


Startpoint: rx_busy$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_busy (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.03    0.09    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.09    0.00    0.13 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    16    0.13    0.32    0.29    0.42 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_1__leaf_clk (net)
                  0.32    0.00    0.42 ^ rx_busy$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.03    0.10    0.45    0.87 v rx_busy$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net14 (net)
                  0.10    0.00    0.87 v output13/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.70    1.58 v output13/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         rx_busy (net)
                  0.15    0.00    1.58 v rx_busy (out)
                                  1.58   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -1.58   data arrival time
-----------------------------------------------------------------------------
                                  8.22   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
2.4100303649902344

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8607

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.28398579359054565

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.2919999957084656

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9726

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: clk_div_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.27    0.40 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.41 ^ clk_div_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.55    0.95 ^ clk_div_counter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.09    1.04 v _099_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.24    1.28 v _156_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.27    1.55 ^ _101_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
   0.22    1.77 v _107_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
   0.22    2.00 ^ _140_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
   0.00    2.00 ^ shift_reg[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.00   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.13   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.27   10.40 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00   10.41 ^ shift_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.41   clock reconvergence pessimism
  -0.12   10.28   library setup time
          10.28   data required time
---------------------------------------------------------
          10.28   data required time
          -2.00   data arrival time
---------------------------------------------------------
           8.28   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rx_done$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_done$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.29    0.42 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.42 ^ rx_done$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.43    0.86 v rx_done$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.09    0.94 ^ _136_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.05    0.99 v _137_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.00    0.99 v rx_done$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.99   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.29    0.42 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.42 ^ rx_done$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.42   clock reconvergence pessimism
   0.09    0.51   library hold time
           0.51   data required time
---------------------------------------------------------
           0.51   data required time
          -0.99   data arrival time
---------------------------------------------------------
           0.48   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.4058

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.4224

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
1.5751

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
8.2249

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
522.182719

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.24e-03   1.11e-03   1.64e-08   7.35e-03  49.1%
Combinational          4.34e-03   2.00e-03   2.14e-08   6.34e-03  42.4%
Clock                  4.40e-04   8.24e-04   4.29e-09   1.26e-03   8.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.10e-02   3.93e-03   4.21e-08   1.49e-02 100.0%
                          73.7%      26.3%       0.0%
