INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/MonoCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MonoCycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
