

================================================================
== Vivado HLS Report for 'compress'
================================================================
* Date:           Sat Jul 27 13:52:51 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        accelerating_blake2s
* Solution:       solution1
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.696 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1416|     1416| 14.160 us | 14.160 us |  1416|  1416|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       16|       16|         2|          -|          -|     8|    no    |
        |- Loop 2  |     1380|     1380|       138|          -|          -|    10|    no    |
        |- Loop 3  |       16|       16|         2|          -|          -|     8|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 
5 --> 6 23 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 5 
23 --> 24 
24 --> 23 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%v_V = alloca [16 x i32], align 4" [blake2s.cpp:19]   --->   Operation 25 'alloca' 'v_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 26 [1/1] (0.75ns)   --->   "br label %.preheader74" [blake2s.cpp:20]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ %i, %0 ], [ 0, %.preheader74.preheader ]"   --->   Operation 27 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.88ns)   --->   "%icmp_ln20 = icmp eq i4 %i_0, -8" [blake2s.cpp:20]   --->   Operation 28 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.86ns)   --->   "%i = add i4 %i_0, 1" [blake2s.cpp:20]   --->   Operation 30 'add' 'i' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit, label %0" [blake2s.cpp:20]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i4 %i_0 to i64" [blake2s.cpp:21]   --->   Operation 32 'zext' 'zext_ln21' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%h_V_addr = getelementptr [8 x i32]* %h_V, i64 0, i64 %zext_ln21" [blake2s.cpp:21]   --->   Operation 33 'getelementptr' 'h_V_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (0.79ns)   --->   "%h_V_load = load i32* %h_V_addr, align 4" [blake2s.cpp:21]   --->   Operation 34 'load' 'h_V_load' <Predicate = (!icmp_ln20)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%IV_V_addr = getelementptr [8 x i32]* @IV_V, i64 0, i64 %zext_ln21" [blake2s.cpp:22]   --->   Operation 35 'getelementptr' 'IV_V_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (1.35ns)   --->   "%IV_V_load = load i32* %IV_V_addr, align 4" [blake2s.cpp:22]   --->   Operation 36 'load' 'IV_V_load' <Predicate = (!icmp_ln20)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%v_V_addr = getelementptr [16 x i32]* %v_V, i64 0, i64 12" [blake2s.cpp:24]   --->   Operation 37 'getelementptr' 'v_V_addr' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (0.79ns)   --->   "%v_V_load = load i32* %v_V_addr, align 16" [blake2s.cpp:24]   --->   Operation 38 'load' 'v_V_load' <Predicate = (icmp_ln20)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 2.14>
ST_3 : Operation 39 [1/2] (0.79ns)   --->   "%h_V_load = load i32* %h_V_addr, align 4" [blake2s.cpp:21]   --->   Operation 39 'load' 'h_V_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%v_V_addr_1 = getelementptr [16 x i32]* %v_V, i64 0, i64 %zext_ln21" [blake2s.cpp:21]   --->   Operation 40 'getelementptr' 'v_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.79ns)   --->   "store i32 %h_V_load, i32* %v_V_addr_1, align 4" [blake2s.cpp:21]   --->   Operation 41 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 42 [1/1] (0.40ns)   --->   "%xor_ln22 = xor i4 %i_0, -8" [blake2s.cpp:22]   --->   Operation 42 'xor' 'xor_ln22' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i4 %xor_ln22 to i64" [blake2s.cpp:22]   --->   Operation 43 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/2] (1.35ns)   --->   "%IV_V_load = load i32* %IV_V_addr, align 4" [blake2s.cpp:22]   --->   Operation 44 'load' 'IV_V_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%v_V_addr_2 = getelementptr [16 x i32]* %v_V, i64 0, i64 %zext_ln22" [blake2s.cpp:22]   --->   Operation 45 'getelementptr' 'v_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.79ns)   --->   "store i32 %IV_V_load, i32* %v_V_addr_2, align 4" [blake2s.cpp:22]   --->   Operation 46 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br label %.preheader74" [blake2s.cpp:20]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.98>
ST_4 : Operation 48 [1/2] (0.79ns)   --->   "%v_V_load = load i32* %v_V_addr, align 16" [blake2s.cpp:24]   --->   Operation 48 'load' 'v_V_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 49 [1/1] (0.40ns)   --->   "%xor_ln719 = xor i32 %v_V_load, 64" [blake2s.cpp:24]   --->   Operation 49 'xor' 'xor_ln719' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.79ns)   --->   "store i32 %xor_ln719, i32* %v_V_addr, align 16" [blake2s.cpp:24]   --->   Operation 50 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 51 [1/1] (0.75ns)   --->   "br label %1" [blake2s.cpp:28]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.75>

State 5 <SV = 3> <Delay = 1.35>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%i1_0 = phi i4 [ 0, %_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ %i_1, %2 ]"   --->   Operation 52 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.88ns)   --->   "%icmp_ln28 = icmp eq i4 %i1_0, -6" [blake2s.cpp:28]   --->   Operation 53 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 54 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.86ns)   --->   "%i_1 = add i4 %i1_0, 1" [blake2s.cpp:28]   --->   Operation 55 'add' 'i_1' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln28, label %.preheader.preheader, label %2" [blake2s.cpp:28]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i4 %i1_0 to i64" [blake2s.cpp:29]   --->   Operation 57 'zext' 'zext_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%SIGMA_V_0_addr = getelementptr [10 x i4]* @SIGMA_V_0, i64 0, i64 %zext_ln29" [blake2s.cpp:29]   --->   Operation 58 'getelementptr' 'SIGMA_V_0_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 59 [2/2] (1.35ns)   --->   "%SIGMA_V_0_load = load i4* %SIGMA_V_0_addr, align 1" [blake2s.cpp:29]   --->   Operation 59 'load' 'SIGMA_V_0_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%SIGMA_V_1_addr = getelementptr [10 x i4]* @SIGMA_V_1, i64 0, i64 %zext_ln29" [blake2s.cpp:29]   --->   Operation 60 'getelementptr' 'SIGMA_V_1_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 61 [2/2] (1.35ns)   --->   "%SIGMA_V_1_load = load i4* %SIGMA_V_1_addr, align 1" [blake2s.cpp:29]   --->   Operation 61 'load' 'SIGMA_V_1_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%SIGMA_V_2_addr = getelementptr [10 x i4]* @SIGMA_V_2, i64 0, i64 %zext_ln29" [blake2s.cpp:30]   --->   Operation 62 'getelementptr' 'SIGMA_V_2_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 63 [2/2] (1.35ns)   --->   "%SIGMA_V_2_load = load i4* %SIGMA_V_2_addr, align 1" [blake2s.cpp:30]   --->   Operation 63 'load' 'SIGMA_V_2_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%SIGMA_V_3_addr = getelementptr [10 x i4]* @SIGMA_V_3, i64 0, i64 %zext_ln29" [blake2s.cpp:30]   --->   Operation 64 'getelementptr' 'SIGMA_V_3_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 65 [2/2] (1.35ns)   --->   "%SIGMA_V_3_load = load i4* %SIGMA_V_3_addr, align 1" [blake2s.cpp:30]   --->   Operation 65 'load' 'SIGMA_V_3_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%SIGMA_V_4_addr = getelementptr [10 x i4]* @SIGMA_V_4, i64 0, i64 %zext_ln29" [blake2s.cpp:31]   --->   Operation 66 'getelementptr' 'SIGMA_V_4_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 67 [2/2] (1.35ns)   --->   "%SIGMA_V_4_load = load i4* %SIGMA_V_4_addr, align 1" [blake2s.cpp:31]   --->   Operation 67 'load' 'SIGMA_V_4_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%SIGMA_V_5_addr = getelementptr [10 x i4]* @SIGMA_V_5, i64 0, i64 %zext_ln29" [blake2s.cpp:31]   --->   Operation 68 'getelementptr' 'SIGMA_V_5_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 69 [2/2] (1.35ns)   --->   "%SIGMA_V_5_load = load i4* %SIGMA_V_5_addr, align 1" [blake2s.cpp:31]   --->   Operation 69 'load' 'SIGMA_V_5_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%SIGMA_V_6_addr = getelementptr [10 x i4]* @SIGMA_V_6, i64 0, i64 %zext_ln29" [blake2s.cpp:32]   --->   Operation 70 'getelementptr' 'SIGMA_V_6_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 71 [2/2] (1.35ns)   --->   "%SIGMA_V_6_load = load i4* %SIGMA_V_6_addr, align 1" [blake2s.cpp:32]   --->   Operation 71 'load' 'SIGMA_V_6_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%SIGMA_V_7_addr = getelementptr [10 x i4]* @SIGMA_V_7, i64 0, i64 %zext_ln29" [blake2s.cpp:32]   --->   Operation 72 'getelementptr' 'SIGMA_V_7_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 73 [2/2] (1.35ns)   --->   "%SIGMA_V_7_load = load i4* %SIGMA_V_7_addr, align 1" [blake2s.cpp:32]   --->   Operation 73 'load' 'SIGMA_V_7_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%SIGMA_V_8_addr = getelementptr [10 x i4]* @SIGMA_V_8, i64 0, i64 %zext_ln29" [blake2s.cpp:33]   --->   Operation 74 'getelementptr' 'SIGMA_V_8_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 75 [2/2] (1.35ns)   --->   "%SIGMA_V_8_load = load i4* %SIGMA_V_8_addr, align 1" [blake2s.cpp:33]   --->   Operation 75 'load' 'SIGMA_V_8_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%SIGMA_V_9_addr = getelementptr [10 x i4]* @SIGMA_V_9, i64 0, i64 %zext_ln29" [blake2s.cpp:33]   --->   Operation 76 'getelementptr' 'SIGMA_V_9_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 77 [2/2] (1.35ns)   --->   "%SIGMA_V_9_load = load i4* %SIGMA_V_9_addr, align 1" [blake2s.cpp:33]   --->   Operation 77 'load' 'SIGMA_V_9_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%SIGMA_V_10_addr = getelementptr [10 x i4]* @SIGMA_V_10, i64 0, i64 %zext_ln29" [blake2s.cpp:34]   --->   Operation 78 'getelementptr' 'SIGMA_V_10_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 79 [2/2] (1.35ns)   --->   "%SIGMA_V_10_load = load i4* %SIGMA_V_10_addr, align 1" [blake2s.cpp:34]   --->   Operation 79 'load' 'SIGMA_V_10_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%SIGMA_V_11_addr = getelementptr [10 x i4]* @SIGMA_V_11, i64 0, i64 %zext_ln29" [blake2s.cpp:34]   --->   Operation 80 'getelementptr' 'SIGMA_V_11_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 81 [2/2] (1.35ns)   --->   "%SIGMA_V_11_load = load i4* %SIGMA_V_11_addr, align 1" [blake2s.cpp:34]   --->   Operation 81 'load' 'SIGMA_V_11_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%SIGMA_V_12_addr = getelementptr [10 x i4]* @SIGMA_V_12, i64 0, i64 %zext_ln29" [blake2s.cpp:35]   --->   Operation 82 'getelementptr' 'SIGMA_V_12_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 83 [2/2] (1.35ns)   --->   "%SIGMA_V_12_load = load i4* %SIGMA_V_12_addr, align 1" [blake2s.cpp:35]   --->   Operation 83 'load' 'SIGMA_V_12_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%SIGMA_V_13_addr = getelementptr [10 x i4]* @SIGMA_V_13, i64 0, i64 %zext_ln29" [blake2s.cpp:35]   --->   Operation 84 'getelementptr' 'SIGMA_V_13_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 85 [2/2] (1.35ns)   --->   "%SIGMA_V_13_load = load i4* %SIGMA_V_13_addr, align 1" [blake2s.cpp:35]   --->   Operation 85 'load' 'SIGMA_V_13_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%SIGMA_V_14_addr = getelementptr [10 x i4]* @SIGMA_V_14, i64 0, i64 %zext_ln29" [blake2s.cpp:36]   --->   Operation 86 'getelementptr' 'SIGMA_V_14_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 87 [2/2] (1.35ns)   --->   "%SIGMA_V_14_load = load i4* %SIGMA_V_14_addr, align 1" [blake2s.cpp:36]   --->   Operation 87 'load' 'SIGMA_V_14_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%SIGMA_V_15_addr = getelementptr [10 x i4]* @SIGMA_V_15, i64 0, i64 %zext_ln29" [blake2s.cpp:36]   --->   Operation 88 'getelementptr' 'SIGMA_V_15_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 89 [2/2] (1.35ns)   --->   "%SIGMA_V_15_load = load i4* %SIGMA_V_15_addr, align 1" [blake2s.cpp:36]   --->   Operation 89 'load' 'SIGMA_V_15_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_5 : Operation 90 [1/1] (0.75ns)   --->   "br label %.preheader" [blake2s.cpp:39]   --->   Operation 90 'br' <Predicate = (icmp_ln28)> <Delay = 0.75>

State 6 <SV = 4> <Delay = 2.14>
ST_6 : Operation 91 [1/2] (1.35ns)   --->   "%SIGMA_V_0_load = load i4* %SIGMA_V_0_addr, align 1" [blake2s.cpp:29]   --->   Operation 91 'load' 'SIGMA_V_0_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i4 %SIGMA_V_0_load to i64" [blake2s.cpp:29]   --->   Operation 92 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%m_V_addr = getelementptr [16 x i32]* %m_V, i64 0, i64 %zext_ln544" [blake2s.cpp:29]   --->   Operation 93 'getelementptr' 'm_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [2/2] (0.79ns)   --->   "%m_V_load = load i32* %m_V_addr, align 4" [blake2s.cpp:29]   --->   Operation 94 'load' 'm_V_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 95 [1/2] (1.35ns)   --->   "%SIGMA_V_1_load = load i4* %SIGMA_V_1_addr, align 1" [blake2s.cpp:29]   --->   Operation 95 'load' 'SIGMA_V_1_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i4 %SIGMA_V_1_load to i64" [blake2s.cpp:29]   --->   Operation 96 'zext' 'zext_ln544_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%m_V_addr_1 = getelementptr [16 x i32]* %m_V, i64 0, i64 %zext_ln544_1" [blake2s.cpp:29]   --->   Operation 97 'getelementptr' 'm_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [2/2] (0.79ns)   --->   "%m_V_load_1 = load i32* %m_V_addr_1, align 4" [blake2s.cpp:29]   --->   Operation 98 'load' 'm_V_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 99 [1/2] (1.35ns)   --->   "%SIGMA_V_2_load = load i4* %SIGMA_V_2_addr, align 1" [blake2s.cpp:30]   --->   Operation 99 'load' 'SIGMA_V_2_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_6 : Operation 100 [1/2] (1.35ns)   --->   "%SIGMA_V_3_load = load i4* %SIGMA_V_3_addr, align 1" [blake2s.cpp:30]   --->   Operation 100 'load' 'SIGMA_V_3_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_6 : Operation 101 [1/2] (1.35ns)   --->   "%SIGMA_V_4_load = load i4* %SIGMA_V_4_addr, align 1" [blake2s.cpp:31]   --->   Operation 101 'load' 'SIGMA_V_4_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_6 : Operation 102 [1/2] (1.35ns)   --->   "%SIGMA_V_5_load = load i4* %SIGMA_V_5_addr, align 1" [blake2s.cpp:31]   --->   Operation 102 'load' 'SIGMA_V_5_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_6 : Operation 103 [1/2] (1.35ns)   --->   "%SIGMA_V_6_load = load i4* %SIGMA_V_6_addr, align 1" [blake2s.cpp:32]   --->   Operation 103 'load' 'SIGMA_V_6_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_6 : Operation 104 [1/2] (1.35ns)   --->   "%SIGMA_V_7_load = load i4* %SIGMA_V_7_addr, align 1" [blake2s.cpp:32]   --->   Operation 104 'load' 'SIGMA_V_7_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_6 : Operation 105 [1/2] (1.35ns)   --->   "%SIGMA_V_8_load = load i4* %SIGMA_V_8_addr, align 1" [blake2s.cpp:33]   --->   Operation 105 'load' 'SIGMA_V_8_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_6 : Operation 106 [1/2] (1.35ns)   --->   "%SIGMA_V_9_load = load i4* %SIGMA_V_9_addr, align 1" [blake2s.cpp:33]   --->   Operation 106 'load' 'SIGMA_V_9_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_6 : Operation 107 [1/2] (1.35ns)   --->   "%SIGMA_V_10_load = load i4* %SIGMA_V_10_addr, align 1" [blake2s.cpp:34]   --->   Operation 107 'load' 'SIGMA_V_10_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_6 : Operation 108 [1/2] (1.35ns)   --->   "%SIGMA_V_11_load = load i4* %SIGMA_V_11_addr, align 1" [blake2s.cpp:34]   --->   Operation 108 'load' 'SIGMA_V_11_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_6 : Operation 109 [1/2] (1.35ns)   --->   "%SIGMA_V_12_load = load i4* %SIGMA_V_12_addr, align 1" [blake2s.cpp:35]   --->   Operation 109 'load' 'SIGMA_V_12_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_6 : Operation 110 [1/2] (1.35ns)   --->   "%SIGMA_V_13_load = load i4* %SIGMA_V_13_addr, align 1" [blake2s.cpp:35]   --->   Operation 110 'load' 'SIGMA_V_13_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_6 : Operation 111 [1/2] (1.35ns)   --->   "%SIGMA_V_14_load = load i4* %SIGMA_V_14_addr, align 1" [blake2s.cpp:36]   --->   Operation 111 'load' 'SIGMA_V_14_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_6 : Operation 112 [1/2] (1.35ns)   --->   "%SIGMA_V_15_load = load i4* %SIGMA_V_15_addr, align 1" [blake2s.cpp:36]   --->   Operation 112 'load' 'SIGMA_V_15_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>

State 7 <SV = 5> <Delay = 4.69>
ST_7 : Operation 113 [1/2] (0.79ns)   --->   "%m_V_load = load i32* %m_V_addr, align 4" [blake2s.cpp:29]   --->   Operation 113 'load' 'm_V_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 114 [1/2] (0.79ns)   --->   "%m_V_load_1 = load i32* %m_V_addr_1, align 4" [blake2s.cpp:29]   --->   Operation 114 'load' 'm_V_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 115 [2/2] (3.90ns)   --->   "call fastcc void @G([16 x i32]* %v_V, i4 0, i4 4, i5 8, i5 12, i32 %m_V_load, i32 %m_V_load_1)" [blake2s.cpp:29]   --->   Operation 115 'call' <Predicate = true> <Delay = 3.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 0.79>
ST_8 : Operation 116 [1/2] (0.00ns)   --->   "call fastcc void @G([16 x i32]* %v_V, i4 0, i4 4, i5 8, i5 12, i32 %m_V_load, i32 %m_V_load_1)" [blake2s.cpp:29]   --->   Operation 116 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i4 %SIGMA_V_2_load to i64" [blake2s.cpp:30]   --->   Operation 117 'zext' 'zext_ln544_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%m_V_addr_2 = getelementptr [16 x i32]* %m_V, i64 0, i64 %zext_ln544_2" [blake2s.cpp:30]   --->   Operation 118 'getelementptr' 'm_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [2/2] (0.79ns)   --->   "%m_V_load_2 = load i32* %m_V_addr_2, align 4" [blake2s.cpp:30]   --->   Operation 119 'load' 'm_V_load_2' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln544_3 = zext i4 %SIGMA_V_3_load to i64" [blake2s.cpp:30]   --->   Operation 120 'zext' 'zext_ln544_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%m_V_addr_3 = getelementptr [16 x i32]* %m_V, i64 0, i64 %zext_ln544_3" [blake2s.cpp:30]   --->   Operation 121 'getelementptr' 'm_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [2/2] (0.79ns)   --->   "%m_V_load_3 = load i32* %m_V_addr_3, align 4" [blake2s.cpp:30]   --->   Operation 122 'load' 'm_V_load_3' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 9 <SV = 7> <Delay = 4.69>
ST_9 : Operation 123 [1/2] (0.79ns)   --->   "%m_V_load_2 = load i32* %m_V_addr_2, align 4" [blake2s.cpp:30]   --->   Operation 123 'load' 'm_V_load_2' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 124 [1/2] (0.79ns)   --->   "%m_V_load_3 = load i32* %m_V_addr_3, align 4" [blake2s.cpp:30]   --->   Operation 124 'load' 'm_V_load_3' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 125 [2/2] (3.90ns)   --->   "call fastcc void @G([16 x i32]* %v_V, i4 1, i4 5, i5 9, i5 13, i32 %m_V_load_2, i32 %m_V_load_3)" [blake2s.cpp:30]   --->   Operation 125 'call' <Predicate = true> <Delay = 3.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 8> <Delay = 0.79>
ST_10 : Operation 126 [1/2] (0.00ns)   --->   "call fastcc void @G([16 x i32]* %v_V, i4 1, i4 5, i5 9, i5 13, i32 %m_V_load_2, i32 %m_V_load_3)" [blake2s.cpp:30]   --->   Operation 126 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln544_4 = zext i4 %SIGMA_V_4_load to i64" [blake2s.cpp:31]   --->   Operation 127 'zext' 'zext_ln544_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%m_V_addr_4 = getelementptr [16 x i32]* %m_V, i64 0, i64 %zext_ln544_4" [blake2s.cpp:31]   --->   Operation 128 'getelementptr' 'm_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [2/2] (0.79ns)   --->   "%m_V_load_4 = load i32* %m_V_addr_4, align 4" [blake2s.cpp:31]   --->   Operation 129 'load' 'm_V_load_4' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln544_5 = zext i4 %SIGMA_V_5_load to i64" [blake2s.cpp:31]   --->   Operation 130 'zext' 'zext_ln544_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%m_V_addr_5 = getelementptr [16 x i32]* %m_V, i64 0, i64 %zext_ln544_5" [blake2s.cpp:31]   --->   Operation 131 'getelementptr' 'm_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [2/2] (0.79ns)   --->   "%m_V_load_5 = load i32* %m_V_addr_5, align 4" [blake2s.cpp:31]   --->   Operation 132 'load' 'm_V_load_5' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 11 <SV = 9> <Delay = 4.69>
ST_11 : Operation 133 [1/2] (0.79ns)   --->   "%m_V_load_4 = load i32* %m_V_addr_4, align 4" [blake2s.cpp:31]   --->   Operation 133 'load' 'm_V_load_4' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 134 [1/2] (0.79ns)   --->   "%m_V_load_5 = load i32* %m_V_addr_5, align 4" [blake2s.cpp:31]   --->   Operation 134 'load' 'm_V_load_5' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 135 [2/2] (3.90ns)   --->   "call fastcc void @G([16 x i32]* %v_V, i4 2, i4 6, i5 10, i5 14, i32 %m_V_load_4, i32 %m_V_load_5)" [blake2s.cpp:31]   --->   Operation 135 'call' <Predicate = true> <Delay = 3.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 10> <Delay = 0.79>
ST_12 : Operation 136 [1/2] (0.00ns)   --->   "call fastcc void @G([16 x i32]* %v_V, i4 2, i4 6, i5 10, i5 14, i32 %m_V_load_4, i32 %m_V_load_5)" [blake2s.cpp:31]   --->   Operation 136 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln544_6 = zext i4 %SIGMA_V_6_load to i64" [blake2s.cpp:32]   --->   Operation 137 'zext' 'zext_ln544_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%m_V_addr_6 = getelementptr [16 x i32]* %m_V, i64 0, i64 %zext_ln544_6" [blake2s.cpp:32]   --->   Operation 138 'getelementptr' 'm_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [2/2] (0.79ns)   --->   "%m_V_load_6 = load i32* %m_V_addr_6, align 4" [blake2s.cpp:32]   --->   Operation 139 'load' 'm_V_load_6' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln544_7 = zext i4 %SIGMA_V_7_load to i64" [blake2s.cpp:32]   --->   Operation 140 'zext' 'zext_ln544_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%m_V_addr_7 = getelementptr [16 x i32]* %m_V, i64 0, i64 %zext_ln544_7" [blake2s.cpp:32]   --->   Operation 141 'getelementptr' 'm_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [2/2] (0.79ns)   --->   "%m_V_load_7 = load i32* %m_V_addr_7, align 4" [blake2s.cpp:32]   --->   Operation 142 'load' 'm_V_load_7' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 13 <SV = 11> <Delay = 4.69>
ST_13 : Operation 143 [1/2] (0.79ns)   --->   "%m_V_load_6 = load i32* %m_V_addr_6, align 4" [blake2s.cpp:32]   --->   Operation 143 'load' 'm_V_load_6' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 144 [1/2] (0.79ns)   --->   "%m_V_load_7 = load i32* %m_V_addr_7, align 4" [blake2s.cpp:32]   --->   Operation 144 'load' 'm_V_load_7' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 145 [2/2] (3.90ns)   --->   "call fastcc void @G([16 x i32]* %v_V, i4 3, i4 7, i5 11, i5 15, i32 %m_V_load_6, i32 %m_V_load_7)" [blake2s.cpp:32]   --->   Operation 145 'call' <Predicate = true> <Delay = 3.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 12> <Delay = 0.79>
ST_14 : Operation 146 [1/2] (0.00ns)   --->   "call fastcc void @G([16 x i32]* %v_V, i4 3, i4 7, i5 11, i5 15, i32 %m_V_load_6, i32 %m_V_load_7)" [blake2s.cpp:32]   --->   Operation 146 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln544_8 = zext i4 %SIGMA_V_8_load to i64" [blake2s.cpp:33]   --->   Operation 147 'zext' 'zext_ln544_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%m_V_addr_8 = getelementptr [16 x i32]* %m_V, i64 0, i64 %zext_ln544_8" [blake2s.cpp:33]   --->   Operation 148 'getelementptr' 'm_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 149 [2/2] (0.79ns)   --->   "%m_V_load_8 = load i32* %m_V_addr_8, align 4" [blake2s.cpp:33]   --->   Operation 149 'load' 'm_V_load_8' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln544_9 = zext i4 %SIGMA_V_9_load to i64" [blake2s.cpp:33]   --->   Operation 150 'zext' 'zext_ln544_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%m_V_addr_9 = getelementptr [16 x i32]* %m_V, i64 0, i64 %zext_ln544_9" [blake2s.cpp:33]   --->   Operation 151 'getelementptr' 'm_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 152 [2/2] (0.79ns)   --->   "%m_V_load_9 = load i32* %m_V_addr_9, align 4" [blake2s.cpp:33]   --->   Operation 152 'load' 'm_V_load_9' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 15 <SV = 13> <Delay = 4.69>
ST_15 : Operation 153 [1/2] (0.79ns)   --->   "%m_V_load_8 = load i32* %m_V_addr_8, align 4" [blake2s.cpp:33]   --->   Operation 153 'load' 'm_V_load_8' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_15 : Operation 154 [1/2] (0.79ns)   --->   "%m_V_load_9 = load i32* %m_V_addr_9, align 4" [blake2s.cpp:33]   --->   Operation 154 'load' 'm_V_load_9' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_15 : Operation 155 [2/2] (3.90ns)   --->   "call fastcc void @G([16 x i32]* %v_V, i4 0, i4 5, i5 10, i5 15, i32 %m_V_load_8, i32 %m_V_load_9)" [blake2s.cpp:33]   --->   Operation 155 'call' <Predicate = true> <Delay = 3.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 14> <Delay = 0.79>
ST_16 : Operation 156 [1/2] (0.00ns)   --->   "call fastcc void @G([16 x i32]* %v_V, i4 0, i4 5, i5 10, i5 15, i32 %m_V_load_8, i32 %m_V_load_9)" [blake2s.cpp:33]   --->   Operation 156 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln544_10 = zext i4 %SIGMA_V_10_load to i64" [blake2s.cpp:34]   --->   Operation 157 'zext' 'zext_ln544_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "%m_V_addr_10 = getelementptr [16 x i32]* %m_V, i64 0, i64 %zext_ln544_10" [blake2s.cpp:34]   --->   Operation 158 'getelementptr' 'm_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 159 [2/2] (0.79ns)   --->   "%m_V_load_10 = load i32* %m_V_addr_10, align 4" [blake2s.cpp:34]   --->   Operation 159 'load' 'm_V_load_10' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln544_11 = zext i4 %SIGMA_V_11_load to i64" [blake2s.cpp:34]   --->   Operation 160 'zext' 'zext_ln544_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "%m_V_addr_11 = getelementptr [16 x i32]* %m_V, i64 0, i64 %zext_ln544_11" [blake2s.cpp:34]   --->   Operation 161 'getelementptr' 'm_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 162 [2/2] (0.79ns)   --->   "%m_V_load_11 = load i32* %m_V_addr_11, align 4" [blake2s.cpp:34]   --->   Operation 162 'load' 'm_V_load_11' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 17 <SV = 15> <Delay = 4.69>
ST_17 : Operation 163 [1/2] (0.79ns)   --->   "%m_V_load_10 = load i32* %m_V_addr_10, align 4" [blake2s.cpp:34]   --->   Operation 163 'load' 'm_V_load_10' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_17 : Operation 164 [1/2] (0.79ns)   --->   "%m_V_load_11 = load i32* %m_V_addr_11, align 4" [blake2s.cpp:34]   --->   Operation 164 'load' 'm_V_load_11' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_17 : Operation 165 [2/2] (3.90ns)   --->   "call fastcc void @G([16 x i32]* %v_V, i4 1, i4 6, i5 11, i5 12, i32 %m_V_load_10, i32 %m_V_load_11)" [blake2s.cpp:34]   --->   Operation 165 'call' <Predicate = true> <Delay = 3.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 16> <Delay = 0.79>
ST_18 : Operation 166 [1/2] (0.00ns)   --->   "call fastcc void @G([16 x i32]* %v_V, i4 1, i4 6, i5 11, i5 12, i32 %m_V_load_10, i32 %m_V_load_11)" [blake2s.cpp:34]   --->   Operation 166 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln544_12 = zext i4 %SIGMA_V_12_load to i64" [blake2s.cpp:35]   --->   Operation 167 'zext' 'zext_ln544_12' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 168 [1/1] (0.00ns)   --->   "%m_V_addr_12 = getelementptr [16 x i32]* %m_V, i64 0, i64 %zext_ln544_12" [blake2s.cpp:35]   --->   Operation 168 'getelementptr' 'm_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 169 [2/2] (0.79ns)   --->   "%m_V_load_12 = load i32* %m_V_addr_12, align 4" [blake2s.cpp:35]   --->   Operation 169 'load' 'm_V_load_12' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_18 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln544_13 = zext i4 %SIGMA_V_13_load to i64" [blake2s.cpp:35]   --->   Operation 170 'zext' 'zext_ln544_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 171 [1/1] (0.00ns)   --->   "%m_V_addr_13 = getelementptr [16 x i32]* %m_V, i64 0, i64 %zext_ln544_13" [blake2s.cpp:35]   --->   Operation 171 'getelementptr' 'm_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 172 [2/2] (0.79ns)   --->   "%m_V_load_13 = load i32* %m_V_addr_13, align 4" [blake2s.cpp:35]   --->   Operation 172 'load' 'm_V_load_13' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 19 <SV = 17> <Delay = 4.69>
ST_19 : Operation 173 [1/2] (0.79ns)   --->   "%m_V_load_12 = load i32* %m_V_addr_12, align 4" [blake2s.cpp:35]   --->   Operation 173 'load' 'm_V_load_12' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_19 : Operation 174 [1/2] (0.79ns)   --->   "%m_V_load_13 = load i32* %m_V_addr_13, align 4" [blake2s.cpp:35]   --->   Operation 174 'load' 'm_V_load_13' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_19 : Operation 175 [2/2] (3.90ns)   --->   "call fastcc void @G([16 x i32]* %v_V, i4 2, i4 7, i5 8, i5 13, i32 %m_V_load_12, i32 %m_V_load_13)" [blake2s.cpp:35]   --->   Operation 175 'call' <Predicate = true> <Delay = 3.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 18> <Delay = 0.79>
ST_20 : Operation 176 [1/2] (0.00ns)   --->   "call fastcc void @G([16 x i32]* %v_V, i4 2, i4 7, i5 8, i5 13, i32 %m_V_load_12, i32 %m_V_load_13)" [blake2s.cpp:35]   --->   Operation 176 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln544_14 = zext i4 %SIGMA_V_14_load to i64" [blake2s.cpp:36]   --->   Operation 177 'zext' 'zext_ln544_14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 178 [1/1] (0.00ns)   --->   "%m_V_addr_14 = getelementptr [16 x i32]* %m_V, i64 0, i64 %zext_ln544_14" [blake2s.cpp:36]   --->   Operation 178 'getelementptr' 'm_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 179 [2/2] (0.79ns)   --->   "%m_V_load_14 = load i32* %m_V_addr_14, align 4" [blake2s.cpp:36]   --->   Operation 179 'load' 'm_V_load_14' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_20 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln544_15 = zext i4 %SIGMA_V_15_load to i64" [blake2s.cpp:36]   --->   Operation 180 'zext' 'zext_ln544_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 181 [1/1] (0.00ns)   --->   "%m_V_addr_15 = getelementptr [16 x i32]* %m_V, i64 0, i64 %zext_ln544_15" [blake2s.cpp:36]   --->   Operation 181 'getelementptr' 'm_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 182 [2/2] (0.79ns)   --->   "%m_V_load_15 = load i32* %m_V_addr_15, align 4" [blake2s.cpp:36]   --->   Operation 182 'load' 'm_V_load_15' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 21 <SV = 19> <Delay = 4.69>
ST_21 : Operation 183 [1/2] (0.79ns)   --->   "%m_V_load_14 = load i32* %m_V_addr_14, align 4" [blake2s.cpp:36]   --->   Operation 183 'load' 'm_V_load_14' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_21 : Operation 184 [1/2] (0.79ns)   --->   "%m_V_load_15 = load i32* %m_V_addr_15, align 4" [blake2s.cpp:36]   --->   Operation 184 'load' 'm_V_load_15' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_21 : Operation 185 [2/2] (3.90ns)   --->   "call fastcc void @G([16 x i32]* %v_V, i4 3, i4 4, i5 9, i5 14, i32 %m_V_load_14, i32 %m_V_load_15)" [blake2s.cpp:36]   --->   Operation 185 'call' <Predicate = true> <Delay = 3.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 20> <Delay = 0.00>
ST_22 : Operation 186 [1/2] (0.00ns)   --->   "call fastcc void @G([16 x i32]* %v_V, i4 3, i4 4, i5 9, i5 14, i32 %m_V_load_14, i32 %m_V_load_15)" [blake2s.cpp:36]   --->   Operation 186 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 187 [1/1] (0.00ns)   --->   "br label %1" [blake2s.cpp:28]   --->   Operation 187 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 4> <Delay = 1.19>
ST_23 : Operation 188 [1/1] (0.00ns)   --->   "%i2_0 = phi i4 [ %i_2, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 188 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 189 [1/1] (0.88ns)   --->   "%icmp_ln39 = icmp eq i4 %i2_0, -8" [blake2s.cpp:39]   --->   Operation 189 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 190 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 190 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 191 [1/1] (0.86ns)   --->   "%i_2 = add i4 %i2_0, 1" [blake2s.cpp:39]   --->   Operation 191 'add' 'i_2' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 192 [1/1] (0.00ns)   --->   "br i1 %icmp_ln39, label %4, label %3" [blake2s.cpp:39]   --->   Operation 192 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i4 %i2_0 to i64" [blake2s.cpp:40]   --->   Operation 193 'zext' 'zext_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_23 : Operation 194 [1/1] (0.40ns)   --->   "%xor_ln40 = xor i4 %i2_0, -8" [blake2s.cpp:40]   --->   Operation 194 'xor' 'xor_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i4 %xor_ln40 to i64" [blake2s.cpp:40]   --->   Operation 195 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_23 : Operation 196 [1/1] (0.00ns)   --->   "%v_V_addr_3 = getelementptr [16 x i32]* %v_V, i64 0, i64 %zext_ln40" [blake2s.cpp:40]   --->   Operation 196 'getelementptr' 'v_V_addr_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_23 : Operation 197 [2/2] (0.79ns)   --->   "%lhs_V = load i32* %v_V_addr_3, align 4" [blake2s.cpp:40]   --->   Operation 197 'load' 'lhs_V' <Predicate = (!icmp_ln39)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_23 : Operation 198 [1/1] (0.00ns)   --->   "%v_V_addr_4 = getelementptr [16 x i32]* %v_V, i64 0, i64 %zext_ln40_1" [blake2s.cpp:40]   --->   Operation 198 'getelementptr' 'v_V_addr_4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_23 : Operation 199 [2/2] (0.79ns)   --->   "%rhs_V = load i32* %v_V_addr_4, align 4" [blake2s.cpp:40]   --->   Operation 199 'load' 'rhs_V' <Predicate = (!icmp_ln39)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_23 : Operation 200 [1/1] (0.00ns)   --->   "%h_V_addr_1 = getelementptr [8 x i32]* %h_V, i64 0, i64 %zext_ln40" [blake2s.cpp:40]   --->   Operation 200 'getelementptr' 'h_V_addr_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_23 : Operation 201 [2/2] (0.79ns)   --->   "%h_V_load_1 = load i32* %h_V_addr_1, align 4" [blake2s.cpp:40]   --->   Operation 201 'load' 'h_V_load_1' <Predicate = (!icmp_ln39)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_23 : Operation 202 [1/1] (0.00ns)   --->   "ret void" [blake2s.cpp:42]   --->   Operation 202 'ret' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 24 <SV = 5> <Delay = 1.98>
ST_24 : Operation 203 [1/2] (0.79ns)   --->   "%lhs_V = load i32* %v_V_addr_3, align 4" [blake2s.cpp:40]   --->   Operation 203 'load' 'lhs_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_24 : Operation 204 [1/2] (0.79ns)   --->   "%rhs_V = load i32* %v_V_addr_4, align 4" [blake2s.cpp:40]   --->   Operation 204 'load' 'rhs_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_24 : Operation 205 [1/2] (0.79ns)   --->   "%h_V_load_1 = load i32* %h_V_addr_1, align 4" [blake2s.cpp:40]   --->   Operation 205 'load' 'h_V_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_24 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719_1)   --->   "%xor_ln719_2 = xor i32 %lhs_V, %h_V_load_1" [blake2s.cpp:40]   --->   Operation 206 'xor' 'xor_ln719_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 207 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln719_1 = xor i32 %xor_ln719_2, %rhs_V" [blake2s.cpp:40]   --->   Operation 207 'xor' 'xor_ln719_1' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 208 [1/1] (0.79ns)   --->   "store i32 %xor_ln719_1, i32* %h_V_addr_1, align 4" [blake2s.cpp:40]   --->   Operation 208 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_24 : Operation 209 [1/1] (0.00ns)   --->   "br label %.preheader" [blake2s.cpp:39]   --->   Operation 209 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', blake2s.cpp:20) [40]  (0.755 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', blake2s.cpp:20) [40]  (0 ns)
	'getelementptr' operation ('IV_V_addr', blake2s.cpp:22) [53]  (0 ns)
	'load' operation ('IV_V_load', blake2s.cpp:22) on array 'IV_V' [54]  (1.35 ns)

 <State 3>: 2.14ns
The critical path consists of the following:
	'load' operation ('IV_V_load', blake2s.cpp:22) on array 'IV_V' [54]  (1.35 ns)
	'store' operation ('store_ln22', blake2s.cpp:22) of variable 'IV_V_load', blake2s.cpp:22 on array 'v.V', blake2s.cpp:19 [56]  (0.79 ns)

 <State 4>: 1.98ns
The critical path consists of the following:
	'load' operation ('v_V_load', blake2s.cpp:24) on array 'v.V', blake2s.cpp:19 [60]  (0.79 ns)
	'xor' operation ('xor_ln719', blake2s.cpp:24) [61]  (0.401 ns)
	'store' operation ('store_ln24', blake2s.cpp:24) of variable 'xor_ln719', blake2s.cpp:24 on array 'v.V', blake2s.cpp:19 [62]  (0.79 ns)

 <State 5>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', blake2s.cpp:28) [65]  (0 ns)
	'getelementptr' operation ('SIGMA_V_0_addr', blake2s.cpp:29) [72]  (0 ns)
	'load' operation ('SIGMA_V_0_load', blake2s.cpp:29) on array 'SIGMA_V_0' [73]  (1.35 ns)

 <State 6>: 2.14ns
The critical path consists of the following:
	'load' operation ('SIGMA_V_0_load', blake2s.cpp:29) on array 'SIGMA_V_0' [73]  (1.35 ns)
	'getelementptr' operation ('m_V_addr', blake2s.cpp:29) [75]  (0 ns)
	'load' operation ('m_V_load', blake2s.cpp:29) on array 'm_V' [76]  (0.79 ns)

 <State 7>: 4.7ns
The critical path consists of the following:
	'load' operation ('m_V_load', blake2s.cpp:29) on array 'm_V' [76]  (0.79 ns)
	'call' operation ('call_ln29', blake2s.cpp:29) to 'G' [82]  (3.91 ns)

 <State 8>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('m_V_addr_2', blake2s.cpp:30) [86]  (0 ns)
	'load' operation ('m_V_load_2', blake2s.cpp:30) on array 'm_V' [87]  (0.79 ns)

 <State 9>: 4.7ns
The critical path consists of the following:
	'load' operation ('m_V_load_2', blake2s.cpp:30) on array 'm_V' [87]  (0.79 ns)
	'call' operation ('call_ln30', blake2s.cpp:30) to 'G' [93]  (3.91 ns)

 <State 10>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('m_V_addr_4', blake2s.cpp:31) [97]  (0 ns)
	'load' operation ('m_V_load_4', blake2s.cpp:31) on array 'm_V' [98]  (0.79 ns)

 <State 11>: 4.7ns
The critical path consists of the following:
	'load' operation ('m_V_load_4', blake2s.cpp:31) on array 'm_V' [98]  (0.79 ns)
	'call' operation ('call_ln31', blake2s.cpp:31) to 'G' [104]  (3.91 ns)

 <State 12>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('m_V_addr_6', blake2s.cpp:32) [108]  (0 ns)
	'load' operation ('m_V_load_6', blake2s.cpp:32) on array 'm_V' [109]  (0.79 ns)

 <State 13>: 4.7ns
The critical path consists of the following:
	'load' operation ('m_V_load_6', blake2s.cpp:32) on array 'm_V' [109]  (0.79 ns)
	'call' operation ('call_ln32', blake2s.cpp:32) to 'G' [115]  (3.91 ns)

 <State 14>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('m_V_addr_8', blake2s.cpp:33) [119]  (0 ns)
	'load' operation ('m_V_load_8', blake2s.cpp:33) on array 'm_V' [120]  (0.79 ns)

 <State 15>: 4.7ns
The critical path consists of the following:
	'load' operation ('m_V_load_8', blake2s.cpp:33) on array 'm_V' [120]  (0.79 ns)
	'call' operation ('call_ln33', blake2s.cpp:33) to 'G' [126]  (3.91 ns)

 <State 16>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('m_V_addr_10', blake2s.cpp:34) [130]  (0 ns)
	'load' operation ('m_V_load_10', blake2s.cpp:34) on array 'm_V' [131]  (0.79 ns)

 <State 17>: 4.7ns
The critical path consists of the following:
	'load' operation ('m_V_load_10', blake2s.cpp:34) on array 'm_V' [131]  (0.79 ns)
	'call' operation ('call_ln34', blake2s.cpp:34) to 'G' [137]  (3.91 ns)

 <State 18>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('m_V_addr_12', blake2s.cpp:35) [141]  (0 ns)
	'load' operation ('m_V_load_12', blake2s.cpp:35) on array 'm_V' [142]  (0.79 ns)

 <State 19>: 4.7ns
The critical path consists of the following:
	'load' operation ('m_V_load_12', blake2s.cpp:35) on array 'm_V' [142]  (0.79 ns)
	'call' operation ('call_ln35', blake2s.cpp:35) to 'G' [148]  (3.91 ns)

 <State 20>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('m_V_addr_14', blake2s.cpp:36) [152]  (0 ns)
	'load' operation ('m_V_load_14', blake2s.cpp:36) on array 'm_V' [153]  (0.79 ns)

 <State 21>: 4.7ns
The critical path consists of the following:
	'load' operation ('m_V_load_14', blake2s.cpp:36) on array 'm_V' [153]  (0.79 ns)
	'call' operation ('call_ln36', blake2s.cpp:36) to 'G' [159]  (3.91 ns)

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 1.2ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', blake2s.cpp:39) [164]  (0 ns)
	'xor' operation ('xor_ln40', blake2s.cpp:40) [171]  (0.409 ns)
	'getelementptr' operation ('v_V_addr_4', blake2s.cpp:40) [175]  (0 ns)
	'load' operation ('rhs.V', blake2s.cpp:40) on array 'v.V', blake2s.cpp:19 [176]  (0.79 ns)

 <State 24>: 1.98ns
The critical path consists of the following:
	'load' operation ('lhs.V', blake2s.cpp:40) on array 'v.V', blake2s.cpp:19 [174]  (0.79 ns)
	'xor' operation ('xor_ln719_2', blake2s.cpp:40) [179]  (0 ns)
	'xor' operation ('xor_ln719_1', blake2s.cpp:40) [180]  (0.401 ns)
	'store' operation ('store_ln40', blake2s.cpp:40) of variable 'xor_ln719_1', blake2s.cpp:40 on array 'h_V' [181]  (0.79 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
