

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size a47054e39abaf9a3c9f0dae053e3bfa2  /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/12544_256_512/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/12544_256_512/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/12544_256_512/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/12544_256_512/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/12544_256_512/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/12544_256_512/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x56230fad549e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/12544_256_512/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/12544_256_512/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56230fadd270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56230fadd500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56230fadd790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56230fadda20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56230faddcb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56230faddf40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56230fade1d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56230fade460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56230fade6e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56230fade960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56230fadebe0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56230fadee60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56230fadf0e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56230fadf360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56230fadf5e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56230fadf860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56230fadfa80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56230fadfca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56230fadfec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56230fae00e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56230fae0300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56230fae0520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56230fae0740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56230fae0960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56230fae0b80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56230fae0da0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56230fae0fc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56230fae11e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56230fae1400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56230fae1620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56230fae1840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56230fae1a60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56230fd79100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56230fd79140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56230fd79180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56230fd791c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56230fd78380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56230fd790e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56230fae4900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56230fae4920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56230fd790e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56230fae4904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56230fd790f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7ffff0024d20..

GPGPU-Sim PTX: cudaLaunch for 0x0x56230fad549e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (98,2,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 157872
gpu_sim_insn = 151079936
gpu_ipc =     956.9774
gpu_tot_sim_cycle = 157872
gpu_tot_sim_insn = 151079936
gpu_tot_ipc =     956.9774
gpu_tot_issued_cta = 196
gpu_occupancy = 12.4514% 
gpu_tot_occupancy = 12.4514% 
max_total_param_size = 0
gpu_stall_dramfull = 692089
gpu_stall_icnt2sh    = 323
partiton_level_parallism =      12.7131
partiton_level_parallism_total  =      12.7131
partiton_level_parallism_util =      18.1473
partiton_level_parallism_util_total  =      18.1473
L2_BW  =     460.5188 GB/Sec
L2_BW_total  =     460.5188 GB/Sec
gpu_total_sim_rate=129460

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 30720, Miss = 30720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 171
	L1D_cache_core[1]: Access = 30720, Miss = 30720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 914
	L1D_cache_core[2]: Access = 30720, Miss = 30720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 810
	L1D_cache_core[3]: Access = 30720, Miss = 30720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 671
	L1D_cache_core[4]: Access = 30720, Miss = 30720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 419
	L1D_cache_core[5]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1281
	L1D_cache_core[6]: Access = 30720, Miss = 30720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 301
	L1D_cache_core[7]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[8]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 985
	L1D_cache_core[9]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1762
	L1D_cache_core[10]: Access = 30720, Miss = 30720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1157
	L1D_cache_core[11]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1761
	L1D_cache_core[12]: Access = 30720, Miss = 30720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1133
	L1D_cache_core[13]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1556
	L1D_cache_core[14]: Access = 30720, Miss = 30720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 780
	L1D_cache_core[15]: Access = 30720, Miss = 30720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47
	L1D_cache_core[16]: Access = 30720, Miss = 30720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 482
	L1D_cache_core[17]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1082
	L1D_cache_core[18]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1250
	L1D_cache_core[19]: Access = 30720, Miss = 30720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 350
	L1D_cache_core[20]: Access = 30720, Miss = 30720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 67
	L1D_cache_core[21]: Access = 30720, Miss = 30720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[22]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 904
	L1D_cache_core[23]: Access = 30720, Miss = 30720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 774
	L1D_cache_core[24]: Access = 30720, Miss = 30720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 30720, Miss = 30720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 233
	L1D_cache_core[26]: Access = 30720, Miss = 30720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 508
	L1D_cache_core[27]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1324
	L1D_cache_core[28]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1139
	L1D_cache_core[29]: Access = 30720, Miss = 30720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 94
	L1D_cache_core[30]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1510
	L1D_cache_core[31]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1205
	L1D_cache_core[32]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1103
	L1D_cache_core[33]: Access = 30720, Miss = 30720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 512
	L1D_cache_core[34]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 925
	L1D_cache_core[35]: Access = 30720, Miss = 30720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 928
	L1D_cache_core[36]: Access = 30720, Miss = 30720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 525
	L1D_cache_core[37]: Access = 30720, Miss = 30720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 464
	L1D_cache_core[38]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1412
	L1D_cache_core[39]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 688
	L1D_cache_core[40]: Access = 30720, Miss = 30720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1224
	L1D_cache_core[41]: Access = 30720, Miss = 30720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 785
	L1D_cache_core[42]: Access = 30720, Miss = 30720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 593
	L1D_cache_core[43]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1010
	L1D_cache_core[44]: Access = 30720, Miss = 30720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 857
	L1D_cache_core[45]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1145
	L1D_cache_core[46]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1287
	L1D_cache_core[47]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1599
	L1D_cache_core[48]: Access = 30720, Miss = 30720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 233
	L1D_cache_core[49]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 594
	L1D_cache_core[50]: Access = 30720, Miss = 30720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1215
	L1D_cache_core[51]: Access = 30720, Miss = 30720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 868
	L1D_cache_core[52]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1285
	L1D_cache_core[53]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1226
	L1D_cache_core[54]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1495
	L1D_cache_core[55]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1150
	L1D_cache_core[56]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1877
	L1D_cache_core[57]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1209
	L1D_cache_core[58]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1176
	L1D_cache_core[59]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1060
	L1D_cache_core[60]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1224
	L1D_cache_core[61]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1705
	L1D_cache_core[62]: Access = 30720, Miss = 30720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[63]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1290
	L1D_cache_core[64]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1357
	L1D_cache_core[65]: Access = 30720, Miss = 30720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 704
	L1D_cache_core[66]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1407
	L1D_cache_core[67]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1399
	L1D_cache_core[68]: Access = 30720, Miss = 30720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 374
	L1D_cache_core[69]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1052
	L1D_cache_core[70]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1935
	L1D_cache_core[71]: Access = 30720, Miss = 30720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1077
	L1D_cache_core[72]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1810
	L1D_cache_core[73]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1850
	L1D_cache_core[74]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1510
	L1D_cache_core[75]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1244
	L1D_cache_core[76]: Access = 30720, Miss = 30720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 598
	L1D_cache_core[77]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1145
	L1D_cache_core[78]: Access = 30720, Miss = 30720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1250
	L1D_cache_core[79]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1287
	L1D_total_cache_accesses = 2007040
	L1D_total_cache_misses = 2007040
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 79471
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.160
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1605632
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9447
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 401408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 70024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1605632
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 401408

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9447
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 70024
ctas_completed 196, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
9291, 9291, 9291, 9291, 9291, 9291, 9291, 9291, 
gpgpu_n_tot_thrd_icount = 155395072
gpgpu_n_tot_w_icount = 4856096
gpgpu_n_stall_shd_mem = 2668617
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1605632
gpgpu_n_mem_write_global = 401408
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3211264
gpgpu_n_store_insn = 802816
gpgpu_n_shmem_insn = 14049280
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1103872
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 715008
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1953609
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20722510	W0_Idle:2961052	W0_Scoreboard:11582378	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4856096
single_issue_nums: WS0:1214024	WS1:1214024	WS2:1214024	WS3:1214024	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12845056 {8:1605632,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16056320 {40:401408,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64225280 {40:1605632,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3211264 {8:401408,}
maxmflatency = 4148 
max_icnt2mem_latency = 3380 
maxmrqlatency = 1512 
max_icnt2sh_latency = 1190 
averagemflatency = 1009 
avg_icnt2mem_latency = 495 
avg_mrq_latency = 86 
avg_icnt2sh_latency = 173 
mrq_lat_table:85162 	49732 	24910 	23482 	53559 	269245 	196454 	138314 	53826 	6018 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	72397 	310728 	793169 	689077 	141665 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	180276 	223439 	255897 	256081 	295999 	532449 	221465 	41434 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	487708 	110016 	84715 	105854 	152435 	238536 	309182 	302969 	214889 	736 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	52 	102 	75 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[1]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[2]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[3]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[4]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[5]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[6]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[7]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[8]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[9]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[10]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[11]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[12]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[13]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[14]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[15]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[16]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[17]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[18]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         9 
dram[19]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[20]:         8         8         9         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[21]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[22]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[23]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[24]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[25]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[26]:         8         8         8         8        10         8         8         8         8         8         8         8         8         8         8         8 
dram[27]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[28]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[29]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[30]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[31]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
maximum service time to same row:
dram[0]:     12578     12421     12697     12550     12853     12733     13171     12997     13680     13280     13014     12916     13295     12885     13185     13064 
dram[1]:     12879     12978     12544     12971     12995     13157     13100     13124     13268     13652     13257     13323     12852     13340     13031     13278 
dram[2]:     12760     12589     12326     12464     12534     12954     12716     12706     13070     13322     12993     12963     12621     12887     12965     12833 
dram[3]:     12579     12571     12638     12556     12592     12444     13014     12645     13304     13070     12739     12728     12890     12645     12734     13150 
dram[4]:     12580     12425     12694     12552     12848     12730     13170     12998     13661     13295     13018     12904     13293     12873     13186     13050 
dram[5]:     12898     12986     12546     12961     12978     13157     13111     13123     13278     13661     13234     13311     12853     13356     13021     13276 
dram[6]:     12772     12579     12331     12464     12529     12963     12716     12694     13066     13329     12985     12969     12619     12887     12964     12840 
dram[7]:     12576     12564     12632     12560     12591     12444     13043     12640     13273     13074     12746     12724     12895     12645     12730     13135 
dram[8]:     12580     12424     12702     12525     12861     12720     13193     12994     13701     13324     13021     12899     13262     12890     13176     13106 
dram[9]:     12899     12983     12523     12945     12942     13122     13104     13132     13299     13664     13265     13293     12846     13314     13054     13259 
dram[10]:     12754     12574     12319     12464     12511     13007     12720     12708     13091     13343     12971     12942     12617     12865     12991     12837 
dram[11]:     12570     12556     12620     12529     12582     12425     13024     12640     13270     13099     12738     12720     12864     12644     12741     13161 
dram[12]:     12580     12433     12701     12520     12857     12725     13194     12991     13677     13336     13032     12902     13266     12888     13182     13087 
dram[13]:     12938     12976     12515     12945     12926     13146     13099     13084     13308     13663     13248     13316     12853     13319     13053     13256 
dram[14]:     12785     12565     12322     12463     12515     12956     12716     12694     13095     13327     12970     12938     12617     12865     12995     12837 
dram[15]:     12575     12548     12629     12532     12583     12443     13017     12644     13275     13098     12740     12716     12866     12642     12734     13155 
dram[16]:     12579     12790     12682     12923     13271     12801     13311     13114     13173     13185     12885     13218     12922     12855     13356     13384 
dram[17]:     13114     12581     13122     12684     12710     12909     13194     13302     13311     13720     13041     12987     13140     13235     12961     13020 
dram[18]:     12933     12613     12612     12309     12421     12484     12769     12848     12908     13344     12769     12864     12714     12776     12819     12798 
dram[19]:     12576     12697     12430     12592     13039     12814     12830     13074     13183     12970     12721     12760     12913     12869     12969     13145 
dram[20]:     12584     12785     12689     12919     13278     12809     13268     13103     13197     13194     12897     13211     12921     12861     13352     13422 
dram[21]:     13103     12588     13118     12680     12706     12910     13166     13287     13310     13744     13003     12987     13149     13231     12925     13018 
dram[22]:     12929     12619     12596     12311     12419     12489     12772     12834     12908     13405     12767     12873     12724     12777     12820     12799 
dram[23]:     12579     12707     12436     12580     13023     12813     12823     13127     13216     12970     12714     12761     12925     12865     12973     13124 
dram[24]:     12576     12805     12661     12919     13263     12789     13299     13138     13209     13216     12891     13214     12923     12852     13351     13388 
dram[25]:     13147     12598     13096     12660     12733     12880     13216     13339     13359     13696     13021     12987     13150     13224     12930     13043 
dram[26]:     12917     12618     12597     12304     12404     12460     12769     12841     12927     13421     12733     12842     12731     12782     12839     12792 
dram[27]:     12586     12696     12444     12590     13016     12810     12830     13106     13233     12990     12713     12760     12887     12870     12962     13167 
dram[28]:     12583     12819     12664     12918     13283     12797     13275     13139     13218     13223     12888     13207     12925     12851     13351     13408 
dram[29]:     13124     12601     13090     12660     12725     12886     13223     13327     13353     13745     13005     12990     13141     13218     12979     13032 
dram[30]:     12933     12614     12592     12304     12399     12456     12769     12843     12930     13380     12736     12843     12720     12778     12838     12789 
dram[31]:     12596     12731     12444     12580     13038     12809     12819     13125     13229     12991     12713     12761     12907     12870     12969     13149 
average row accesses per activate:
dram[0]:  3.763485  3.783333  3.741273  3.619048  3.783333  3.714286  3.624254  3.736625  3.650862  3.574737  3.694323  3.753333  3.623679  3.681720  3.626866  3.586498 
dram[1]:  3.771310  3.863830  3.651303  3.831933  3.807128  3.721881  3.716904  3.783333  3.772829  3.643777  3.615385  3.738938  3.709957  3.559252  3.652360  3.624733 
dram[2]:  3.740206  3.783333  3.741273  3.800000  3.639279  3.625498  3.807933  3.823158  3.731277  3.771111  3.845454  3.630108  3.693965  3.581590  3.683983  3.757174 
dram[3]:  3.843220  3.736625  3.680808  3.655311  3.698574  3.601980  3.692308  3.775468  3.666667  3.628205  3.702407  3.606838  3.646809  3.764835  3.708061  3.833333 
dram[4]:  3.618290  3.831579  3.656626  3.650000  3.600000  3.676113  3.733607  3.688259  3.747228  3.593220  3.673913  3.774049  3.634820  3.615222  3.689805  3.673866 
dram[5]:  3.582677  3.783784  3.658634  3.739754  3.717791  3.728953  3.813807  3.725971  3.650108  3.670996  3.689956  3.751111  3.746171  3.547718  3.628998  3.708061 
dram[6]:  3.676768  3.815514  3.651303  3.788382  3.636000  3.728953  3.703252  3.876596  3.763920  3.777283  3.647948  3.651515  3.746171  3.592437  3.676026  3.746696 
dram[7]:  3.691684  3.737166  3.658634  3.681452  3.695122  3.581854  3.764463  3.764463  3.595745  3.631692  3.603411  3.665217  3.665953  3.653846  3.662366  3.765487 
dram[8]:  3.772257  3.787500  3.718941  3.563601  3.721312  3.712245  3.710794  3.730061  3.649351  3.686956  3.628755  3.755011  3.588235  3.713666  3.714912  3.692641 
dram[9]:  3.710794  3.771784  3.674044  3.710794  3.791232  3.758265  3.725971  3.745380  3.625807  3.743929  3.584746  3.746667  3.673118  3.515400  3.772829  3.782705 
dram[10]:  3.741273  3.740741  3.662651  3.733607  3.694501  3.650602  3.658634  3.745380  3.829545  3.752212  3.726872  3.564482  3.693305  3.472617  3.750000  3.757709 
dram[11]:  3.795833  3.819328  3.747433  3.629482  3.732510  3.648594  3.629482  3.792100  3.758929  3.598726  3.584746  3.721854  3.584906  3.544513  3.639485  3.733042 
dram[12]:  3.860169  3.787056  3.776397  3.629482  3.740206  3.702648  3.712831  3.744856  3.565401  3.703057  3.653680  3.727876  3.569937  3.707792  3.687636  3.542619 
dram[13]:  3.780083  3.779167  3.707317  3.680808  3.787056  3.680162  3.730061  3.760331  3.552521  3.737885  3.693654  3.757238  3.638298  3.531959  3.687636  3.728665 
dram[14]:  3.725971  3.745868  3.766529  3.791667  3.672065  3.614314  3.831933  3.768116  3.763920  3.683297  3.740577  3.726269  3.709327  3.578288  3.671706  3.769912 
dram[15]:  3.868365  3.814737  3.707317  3.625498  3.827004  3.562745  3.640718  3.669355  3.706140  3.612766  3.657267  3.721854  3.597895  3.675966  3.713974  3.688312 
dram[16]:  3.710794  3.815514  3.666667  3.580392  3.669355  3.683570  3.828092  3.654619  3.654428  3.703057  3.717439  3.693654  3.688985  3.634820  3.678959  3.700000 
dram[17]:  3.710794  3.813417  3.637450  3.608696  3.768116  3.596040  3.741803  3.737166  3.768374  3.585624  3.775785  3.759465  3.649573  3.665953  3.665227  3.668103 
dram[18]:  3.843882  3.811321  3.718941  3.630219  3.691684  3.650602  3.784232  3.799582  3.751663  3.593220  3.567797  3.695843  3.704989  3.611814  3.643777  3.828829 
dram[19]:  3.827731  3.781705  3.718941  3.652000  3.603961  3.607143  3.770661  3.775934  3.630901  3.819820  3.684901  3.665944  3.626327  3.673820  3.740088  3.730263 
dram[20]:  3.767635  3.706721  3.760825  3.654619  3.695122  3.824894  3.784232  3.743802  3.665944  3.635974  3.698031  3.694323  3.556017  3.701299  3.578947  3.637527 
dram[21]:  3.736625  3.729508  3.753086  3.791667  3.748454  3.653226  3.815900  3.713115  3.789238  3.605096  3.706140  3.569620  3.623679  3.667382  3.722101  3.749450 
dram[22]:  3.872068  3.819706  3.707317  3.760331  3.600000  3.629259  3.766529  3.814737  3.867277  3.555556  3.580508  3.776786  3.734205  3.701299  3.697826  3.714597 
dram[23]:  3.863830  3.835789  3.753086  3.669355  3.614314  3.593254  3.753086  3.792887  3.821267  3.822072  3.618844  3.670282  3.775330  3.653846  3.719913  3.733042 
dram[24]:  3.699187  3.696538  3.662651  3.699187  3.690428  3.756701  3.775934  3.721881  3.776786  3.638710  3.630901  3.603411  3.646809  3.746171  3.781737  3.638889 
dram[25]:  3.775934  3.767635  3.670020  3.714286  3.705522  3.754639  3.654619  3.807531  3.802247  3.704595  3.646552  3.681917  3.570833  3.658120  3.740088  3.557411 
dram[26]:  3.714286  3.839324  3.780083  3.721881  3.675456  3.671371  3.644000  3.673387  3.785235  3.604255  3.644397  3.761693  3.646809  3.655983  3.815730  3.683983 
dram[27]:  3.744856  3.775468  3.837895  3.768116  3.697959  3.642000  3.579568  3.658634  3.686275  3.867580  3.710526  3.588110  3.686022  3.750000  3.635974  3.776053 
dram[28]:  3.692308  3.767635  3.757202  3.623016  3.650602  3.693712  3.836134  3.695740  3.658747  3.650862  3.747228  3.694505  3.778761  3.693965  3.719298  3.657328 
dram[29]:  3.714868  3.807128  3.703854  3.696356  3.657948  3.549708  3.666667  3.764463  3.841270  3.688453  3.728477  3.636364  3.657387  3.709957  3.686956  3.643777 
dram[30]:  3.753086  3.759834  3.659319  3.608696  3.717791  3.636727  3.720408  3.684211  3.858770  3.627409  3.626609  3.801354  3.713043  3.683871  3.798658  3.686956 
dram[31]:  3.823899  3.775468  3.703854  3.726531  3.665323  3.690283  3.679435  3.649299  3.698690  3.821671  3.642241  3.613734  3.681035  3.689655  3.740088  3.752212 
average row locality = 900791/243291 = 3.702525
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1664      1664      1664      1664      1664      1664      1664      1664      1536      1536      1536      1536      1536      1536      1536      1536 
dram[1]:      1664      1664      1664      1664      1664      1664      1664      1664      1536      1536      1536      1536      1536      1536      1536      1536 
dram[2]:      1664      1664      1664      1664      1664      1664      1664      1664      1536      1536      1536      1536      1536      1536      1536      1536 
dram[3]:      1664      1664      1664      1664      1664      1664      1664      1664      1536      1536      1536      1536      1536      1536      1536      1536 
dram[4]:      1664      1664      1664      1664      1664      1664      1664      1664      1536      1536      1536      1536      1536      1536      1536      1536 
dram[5]:      1664      1664      1664      1664      1664      1664      1664      1664      1536      1536      1536      1536      1536      1536      1536      1536 
dram[6]:      1664      1664      1664      1664      1664      1664      1664      1664      1536      1536      1536      1536      1536      1536      1536      1536 
dram[7]:      1664      1664      1664      1664      1664      1664      1664      1664      1536      1536      1536      1536      1536      1536      1536      1536 
dram[8]:      1664      1664      1664      1664      1664      1664      1664      1664      1536      1536      1536      1536      1536      1536      1536      1536 
dram[9]:      1664      1664      1664      1664      1664      1664      1664      1664      1536      1536      1536      1536      1536      1536      1536      1536 
dram[10]:      1664      1664      1664      1664      1664      1664      1664      1664      1536      1536      1536      1536      1536      1536      1536      1536 
dram[11]:      1664      1664      1664      1664      1664      1664      1664      1664      1536      1536      1536      1536      1536      1536      1536      1536 
dram[12]:      1664      1664      1664      1664      1664      1664      1664      1664      1536      1536      1536      1536      1536      1536      1536      1536 
dram[13]:      1664      1664      1664      1664      1664      1664      1664      1664      1536      1536      1536      1536      1536      1536      1536      1536 
dram[14]:      1664      1664      1664      1664      1664      1664      1664      1664      1536      1536      1536      1536      1536      1536      1536      1536 
dram[15]:      1664      1664      1664      1664      1664      1664      1664      1664      1536      1536      1536      1536      1536      1536      1536      1536 
dram[16]:      1664      1664      1664      1664      1664      1664      1664      1664      1536      1536      1536      1536      1536      1536      1536      1536 
dram[17]:      1664      1664      1664      1664      1664      1664      1664      1664      1536      1536      1536      1536      1536      1536      1536      1536 
dram[18]:      1664      1664      1664      1664      1664      1664      1664      1664      1536      1536      1536      1536      1536      1536      1536      1536 
dram[19]:      1664      1664      1664      1664      1664      1664      1664      1664      1536      1536      1536      1536      1536      1536      1536      1536 
dram[20]:      1664      1664      1664      1664      1664      1664      1664      1664      1536      1536      1536      1536      1536      1536      1536      1536 
dram[21]:      1664      1664      1664      1664      1664      1664      1664      1664      1536      1536      1536      1536      1536      1536      1536      1536 
dram[22]:      1664      1664      1664      1664      1664      1664      1664      1664      1536      1536      1536      1536      1536      1536      1536      1536 
dram[23]:      1664      1664      1664      1664      1664      1664      1664      1664      1536      1536      1536      1536      1536      1536      1536      1536 
dram[24]:      1664      1664      1664      1664      1664      1664      1664      1664      1536      1536      1536      1536      1536      1536      1536      1536 
dram[25]:      1664      1664      1664      1664      1664      1664      1664      1664      1536      1536      1536      1536      1536      1536      1536      1536 
dram[26]:      1664      1664      1664      1664      1664      1664      1664      1664      1536      1536      1536      1536      1536      1536      1536      1536 
dram[27]:      1664      1664      1664      1664      1664      1664      1664      1664      1536      1536      1536      1536      1536      1536      1536      1536 
dram[28]:      1664      1664      1664      1664      1664      1664      1664      1664      1536      1536      1536      1536      1536      1536      1536      1536 
dram[29]:      1664      1664      1664      1664      1664      1664      1664      1664      1536      1536      1536      1536      1536      1536      1536      1536 
dram[30]:      1664      1664      1664      1664      1664      1664      1664      1664      1536      1536      1536      1536      1536      1536      1536      1536 
dram[31]:      1664      1664      1664      1664      1664      1664      1664      1664      1536      1536      1536      1536      1536      1536      1536      1536 
total dram reads = 819200
bank skew: 1664/1536 = 1.08
chip skew: 25600/25600 = 1.00
number of total write accesses:
dram[0]:       600       608       632       640       608       624       636       608       632       648       624       612       712       704       660       656 
dram[1]:       600       608       632       640       608       624       644       608       632       648       624       616       712       704       664       656 
dram[2]:       600       608       632       640       608       624       640       608       632       644       624       608       712       704       664       664 
dram[3]:       600       608       632       640       608       620       640       608       632       648       624       608       712       708       664       664 
dram[4]:       624       624       628       644       616       608       632       632       616       640       616       604       704       696       660       660 
dram[5]:       624       624       632       644       616       608       636       632       616       640       616       608       704       696       664       664 
dram[6]:       624       624       632       648       616       608       632       632       616       640       612       604       704       696       664       660 
dram[7]:       624       624       632       648       616       608       632       632       616       640       616       600       704       696       668       664 
dram[8]:       632       616       648       628       608       620       632       640       600       640       620       600       688       704       632       680 
dram[9]:       632       616       648       632       608       620       632       640       600       640       624       600       688       704       632       680 
dram[10]:       632       616       640       632       600       616       632       640       596       640       624       600       696       704       636       680 
dram[11]:       632       616       644       632       600       612       632       640       592       636       624       600       696       704       640       680 
dram[12]:       632       600       640       632       600       616       636       624       616       640       608       596       696       708       656       672 
dram[13]:       632       600       640       632       600       616       640       624       620       644       608       604       696       708       656       672 
dram[14]:       632       596       636       624       600       616       640       624       616       648       604       608       696       712       656       672 
dram[15]:       632       592       640       624       600       612       640       624       616       648       600       600       692       708       660       672 
dram[16]:       632       624       648       648       624       608       648       624       624       640       592       608       688       704       640       664 
dram[17]:       632       620       648       648       624       608       648       624       624       640       592       608       688       704       644       664 
dram[18]:       632       616       648       648       624       616       640       624       624       640       592       612       688       704       648       656 
dram[19]:       632       620       648       648       624       616       644       624       624       640       592       616       688       704       648       660 
dram[20]:       608       624       640       624       616       596       640       592       616       648       616       624       712       696       656       680 
dram[21]:       608       624       640       624       616       592       640       592       616       648       616       624       712       692       660       680 
dram[22]:       608       632       640       624       616       588       636       592       616       640       616       624       712       696       660       676 
dram[23]:       608       632       640       624       616       588       640       596       612       644       616       624       712       696       656       680 
dram[24]:       624       604       640       624       592       632       624       624       624       624       624       616       712       704       648       668 
dram[25]:       624       608       640       624       592       628       624       624       624       628       624       616       712       704       648       672 
dram[26]:       624       608       632       624       592       628       632       632       624       632       620       612       712       700       648       664 
dram[27]:       624       608       636       624       592       628       632       632       624       632       624       616       712       696       648       668 
dram[28]:       640       608       648       648       616       628       648       632       632       632       616       580       688       712       640       644 
dram[29]:       640       608       648       648       616       628       648       632       632       628       612       576       688       712       640       648 
dram[30]:       640       608       648       648       616       632       636       624       632       632       616       592       688       708       648       640 
dram[31]:       640       608       648       648       616       636       644       628       632       628       616       592       688       704       648       640 
total dram writes = 326364
bank skew: 712/576 = 1.24
chip skew: 10228/10160 = 1.01
average mf latency per bank:
dram[0]:        908       902       963       941      3770      3748      4524      4588       952       931      1030      1023       933       930       909       909
dram[1]:        913       900       941       932      3753      3697      4410      4484       946       940      1027      1020       942       940       908       904
dram[2]:        889       883       921       935      3766      3724      4411      4508       911       928      1015      1027       916       916       893       894
dram[3]:        908       909       940       953      3901      3874      4516      4579       944       932      1012      1041       923       921       906       910
dram[4]:        907       916       943       957      3724      3738      4643      4642       967       936      1038      1055       934       947       923       902
dram[5]:        898       893       925       931      3676      3663      4466      4496       938       932      1027      1025       922       938       908       881
dram[6]:        899       899       925       942      3809      3782      4558      4585       938       924      1028      1032       923       939       924       905
dram[7]:        903       916       932       938      3832      3864      4579      4629       955       936      1031      1029       924       936       907       919
dram[8]:        924       908       957       952      3781      3750      4542      4510       945       942      1007      1016       937       922       922       907
dram[9]:        947       922       968       954      3853      3826      4597      4626       952       965      1032      1045       978       953       936       935
dram[10]:        908       904       946       948      3915      3881      4458      4466       936       942      1024      1027       933       926       910       904
dram[11]:        911       905       955       938      3839      3825      4583      4569       938       949      1011      1012       923       926       897       916
dram[12]:        934       927       970       979      3868      3848      4704      4727       961       959      1034      1057       947       947       928       925
dram[13]:        938       915       951       959      3769      3733      4495      4629       940       954      1025      1052       945       941       924       915
dram[14]:        898       891       945       952      3865      3818      4435      4476       909       914      1003      1025       927       919       898       903
dram[15]:        906       911       948       949      3891      3843      4450      4472       936       934      1009      1018       936       925       896       914
dram[16]:        903       907       921       923      3784      3767      4436      4532       914       926       999      1014       924       916       897       919
dram[17]:        896       895       927       918      3712      3730      4497      4502       924       924      1010      1013       925       927       898       906
dram[18]:        893       890       934       913      3743      3720      4513      4578       923       935      1005      1002       912       911       877       898
dram[19]:        902       892       918       923      3796      3791      4489      4577       911       935      1008      1010       912       923       894       904
dram[20]:        907       904       942       945      3811      3811      4504      4611       927       931       996      1016       917       931       916       904
dram[21]:        896       888       941       924      3658      3661      4514      4584       922       920       998      1003       900       919       890       893
dram[22]:        894       892       947       942      3801      3830      4627      4736       924       925      1003      1007       933       935       893       908
dram[23]:        928       928       961       968      3964      3998      4806      4932       950       968      1040      1040       957       963       931       927
dram[24]:        895       908       927       951      3891      3825      4462      4536       933       919      1002      1010       928       927       917       901
dram[25]:        902       898       945       950      3804      3779      4601      4596       949       933      1013      1021       935       944       915       909
dram[26]:        921       895       953       958      3867      3820      4714      4708       947       918      1050      1027       941       925       931       917
dram[27]:        884       902       925       952      3822      3743      4555      4598       927       916      1017      1009       927       931       921       901
dram[28]:        859       878       912       915      3854      3810      4316      4426       911       906       987       990       911       906       894       877
dram[29]:        906       909       956       955      3792      3717      4698      4747       962       956      1031      1026       941       943       933       916
dram[30]:        904       886       945       937      3812      3782      4534      4555       931       920      1015       994       933       908       913       902
dram[31]:        889       897       919       935      3844      3827      4434      4505       920       943      1010      1002       937       923       921       892
maximum mf latency per bank:
dram[0]:       3127      3172      3612      3070      3251      3122      3266      3152      3275      3129      3189      3506      2970      3218      3159      3236
dram[1]:       3311      3434      3490      3599      3472      3259      3400      3286      3396      3401      3507      3465      3353      3132      3300      3370
dram[2]:       3362      3113      2852      3144      2923      3110      2992      3093      2967      3331      3092      3351      3174      3139      2909      3251
dram[3]:       3465      3252      3193      3337      3228      3103      3188      3247      3142      3199      3716      3469      3362      3288      3512      3280
dram[4]:       2972      3539      3763      3411      2941      3434      3739      3549      3105      3652      3510      3750      3343      3693      3402      3230
dram[5]:       3156      3490      3385      3490      3540      3227      3512      3397      3107      3452      3591      3426      3329      2917      3160      3214
dram[6]:       3429      3397      3395      3370      3542      3290      3062      3198      3059      3384      3510      3506      3541      3574      3404      3251
dram[7]:       3103      3461      3179      2980      3332      3227      3003      3144      3119      3260      3308      3102      3306      3079      3313      2880
dram[8]:       3512      2924      3675      3474      3238      3467      3283      3509      2864      3293      3511      3408      3041      3044      3258      3041
dram[9]:       3406      3506      3261      3452      3079      3040      3490      3316      3123      3525      3344      3402      3144      3327      2996      3202
dram[10]:       3416      3298      3240      3818      3601      3292      4148      3551      3469      3639      3644      3596      3309      3718      3443      3266
dram[11]:       3244      3310      3698      3220      3601      3050      3495      3334      3178      3314      3296      3404      3270      3413      3185      2960
dram[12]:       3565      3578      3794      3602      3219      3446      3708      3464      3701      3577      3427      3668      3598      3691      3412      3114
dram[13]:       3637      3646      3378      3332      3195      3246      3295      3406      3323      3266      3339      3569      3428      3094      3248      3375
dram[14]:       3351      3263      2949      3394      3317      3227      3304      3388      3150      3354      3359      3190      3128      3155      3134      3730
dram[15]:       3246      3209      3205      3009      3237      3394      3569      3362      3098      3393      3433      3560      3165      3275      3250      3224
dram[16]:       3325      3285      3652      3142      3000      3198      3566      3468      3608      3015      3691      3482      3049      3535      3526      3104
dram[17]:       3077      3097      3097      2949      3145      2721      3271      3061      3019      3137      3493      3334      3061      2790      3017      3197
dram[18]:       3360      3398      3020      3123      3191      3255      3090      3828      3402      3646      3383      3565      3181      3154      3333      3584
dram[19]:       3483      3237      3250      3562      3280      3384      3517      3546      3070      3205      3159      3487      3289      3217      3305      3218
dram[20]:       3511      3503      3314      3293      3523      3093      3174      3337      2969      2952      3271      3338      3364      3150      3340      3120
dram[21]:       3322      3461      3375      3131      2880      3029      3309      3129      3075      3180      3350      3508      3171      3266      3075      3193
dram[22]:       4008      3073      3494      3183      3115      3016      3480      3709      3379      3440      3478      2907      2946      3067      3455      3176
dram[23]:       3371      3336      3407      3402      3376      3065      3524      3248      3188      3321      3519      3451      3315      3346      2969      3284
dram[24]:       3275      3652      3318      3699      3833      3364      3511      3589      3492      3392      3318      3357      3617      3279      3337      3604
dram[25]:       3432      3298      3805      2872      3197      2973      3303      3388      3600      3372      3575      3184      3395      3200      2877      3179
dram[26]:       3346      2946      3172      3069      3601      3268      3304      3548      3203      3138      3032      3117      3346      2953      3723      3802
dram[27]:       3152      3139      3495      3766      3375      3005      3195      3307      3175      2977      3380      3723      3335      3110      3504      2918
dram[28]:       3188      3621      3376      3399      3340      3244      3303      3401      3495      2853      3237      3354      3111      3423      3300      3202
dram[29]:       3748      3179      3300      3388      3191      3369      3302      3424      3382      3403      3653      3307      3549      3217      3378      3564
dram[30]:       3173      3094      3143      3235      3162      3327      3429      3671      3013      3146      3301      3333      3070      2939      3202      3490
dram[31]:       3409      3092      3435      3293      3174      3138      3269      3299      3377      2993      3390      3494      3703      3399      3442      3467
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=118543 n_nop=77702 n_act=7640 n_pre=7624 n_ref_event=0 n_req=28151 n_rd=25600 n_rd_L2_A=0 n_write=0 n_wr_bk=10204 bw_util=0.302
n_activity=63402 dram_eff=0.5647
bk0: 1664a 92258i bk1: 1664a 93969i bk2: 1664a 91787i bk3: 1664a 92492i bk4: 1664a 93431i bk5: 1664a 92893i bk6: 1664a 92141i bk7: 1664a 93431i bk8: 1536a 93055i bk9: 1536a 93930i bk10: 1536a 93241i bk11: 1536a 94112i bk12: 1536a 92491i bk13: 1536a 93693i bk14: 1536a 93317i bk15: 1536a 93564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.728606
Row_Buffer_Locality_read = 0.773945
Row_Buffer_Locality_write = 0.273618
Bank_Level_Parallism = 7.256735
Bank_Level_Parallism_Col = 5.116961
Bank_Level_Parallism_Ready = 2.406938
write_to_read_ratio_blp_rw_average = 0.372997
GrpLevelPara = 2.799341 

BW Util details:
bwutil = 0.302034 
total_CMD = 118543 
util_bw = 35804 
Wasted_Col = 20161 
Wasted_Row = 3984 
Idle = 58594 

BW Util Bottlenecks: 
RCDc_limit = 19534 
RCDWRc_limit = 7362 
WTRc_limit = 8364 
RTWc_limit = 34919 
CCDLc_limit = 14092 
rwq = 0 
CCDLc_limit_alone = 10516 
WTRc_limit_alone = 7564 
RTWc_limit_alone = 32143 

Commands details: 
total_CMD = 118543 
n_nop = 77702 
Read = 25600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10204 
n_act = 7640 
n_pre = 7624 
n_ref = 0 
n_req = 28151 
total_req = 35804 

Dual Bus Interface Util: 
issued_total_row = 15264 
issued_total_col = 35804 
Row_Bus_Util =  0.128763 
CoL_Bus_Util = 0.302034 
Either_Row_CoL_Bus_Util = 0.344525 
Issued_on_Two_Bus_Simul_Util = 0.086272 
issued_two_Eff = 0.250410 
queue_avg = 15.327012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.327
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=118543 n_nop=77736 n_act=7576 n_pre=7560 n_ref_event=0 n_req=28155 n_rd=25600 n_rd_L2_A=0 n_write=0 n_wr_bk=10220 bw_util=0.3022
n_activity=63574 dram_eff=0.5634
bk0: 1664a 92716i bk1: 1664a 93016i bk2: 1664a 92749i bk3: 1664a 93032i bk4: 1664a 93014i bk5: 1664a 92357i bk6: 1664a 92432i bk7: 1664a 93253i bk8: 1536a 93317i bk9: 1536a 93598i bk10: 1536a 93657i bk11: 1536a 93917i bk12: 1536a 92356i bk13: 1536a 92589i bk14: 1536a 94004i bk15: 1536a 94414i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.730918
Row_Buffer_Locality_read = 0.776016
Row_Buffer_Locality_write = 0.279061
Bank_Level_Parallism = 7.218111
Bank_Level_Parallism_Col = 5.107847
Bank_Level_Parallism_Ready = 2.414601
write_to_read_ratio_blp_rw_average = 0.368120
GrpLevelPara = 2.805729 

BW Util details:
bwutil = 0.302169 
total_CMD = 118543 
util_bw = 35820 
Wasted_Col = 20508 
Wasted_Row = 3857 
Idle = 58358 

BW Util Bottlenecks: 
RCDc_limit = 19697 
RCDWRc_limit = 7302 
WTRc_limit = 10149 
RTWc_limit = 34056 
CCDLc_limit = 14720 
rwq = 0 
CCDLc_limit_alone = 10831 
WTRc_limit_alone = 9099 
RTWc_limit_alone = 31217 

Commands details: 
total_CMD = 118543 
n_nop = 77736 
Read = 25600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10220 
n_act = 7576 
n_pre = 7560 
n_ref = 0 
n_req = 28155 
total_req = 35820 

Dual Bus Interface Util: 
issued_total_row = 15136 
issued_total_col = 35820 
Row_Bus_Util =  0.127684 
CoL_Bus_Util = 0.302169 
Either_Row_CoL_Bus_Util = 0.344238 
Issued_on_Two_Bus_Simul_Util = 0.085615 
issued_two_Eff = 0.248707 
queue_avg = 15.476351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.4764
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=118543 n_nop=77626 n_act=7553 n_pre=7537 n_ref_event=0 n_req=28153 n_rd=25600 n_rd_L2_A=0 n_write=0 n_wr_bk=10212 bw_util=0.3021
n_activity=63575 dram_eff=0.5633
bk0: 1664a 93013i bk1: 1664a 93184i bk2: 1664a 92312i bk3: 1664a 92551i bk4: 1664a 92935i bk5: 1664a 92038i bk6: 1664a 91933i bk7: 1664a 93807i bk8: 1536a 94849i bk9: 1536a 94209i bk10: 1536a 93330i bk11: 1536a 93322i bk12: 1536a 92751i bk13: 1536a 92747i bk14: 1536a 94218i bk15: 1536a 92896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.731716
Row_Buffer_Locality_read = 0.776602
Row_Buffer_Locality_write = 0.281629
Bank_Level_Parallism = 7.215821
Bank_Level_Parallism_Col = 5.103284
Bank_Level_Parallism_Ready = 2.421479
write_to_read_ratio_blp_rw_average = 0.369613
GrpLevelPara = 2.784441 

BW Util details:
bwutil = 0.302101 
total_CMD = 118543 
util_bw = 35812 
Wasted_Col = 20523 
Wasted_Row = 3914 
Idle = 58294 

BW Util Bottlenecks: 
RCDc_limit = 20036 
RCDWRc_limit = 7136 
WTRc_limit = 9314 
RTWc_limit = 34772 
CCDLc_limit = 14739 
rwq = 0 
CCDLc_limit_alone = 10769 
WTRc_limit_alone = 8319 
RTWc_limit_alone = 31797 

Commands details: 
total_CMD = 118543 
n_nop = 77626 
Read = 25600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10212 
n_act = 7553 
n_pre = 7537 
n_ref = 0 
n_req = 28153 
total_req = 35812 

Dual Bus Interface Util: 
issued_total_row = 15090 
issued_total_col = 35812 
Row_Bus_Util =  0.127296 
CoL_Bus_Util = 0.302101 
Either_Row_CoL_Bus_Util = 0.345166 
Issued_on_Two_Bus_Simul_Util = 0.084231 
issued_two_Eff = 0.244031 
queue_avg = 15.319117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.3191
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=118543 n_nop=77686 n_act=7606 n_pre=7590 n_ref_event=0 n_req=28154 n_rd=25600 n_rd_L2_A=0 n_write=0 n_wr_bk=10216 bw_util=0.3021
n_activity=63635 dram_eff=0.5628
bk0: 1664a 93033i bk1: 1664a 92953i bk2: 1664a 92014i bk3: 1664a 91314i bk4: 1664a 92196i bk5: 1664a 91832i bk6: 1664a 90623i bk7: 1664a 93061i bk8: 1536a 94022i bk9: 1536a 94206i bk10: 1536a 94070i bk11: 1536a 93359i bk12: 1536a 93418i bk13: 1536a 93573i bk14: 1536a 94048i bk15: 1536a 94365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729843
Row_Buffer_Locality_read = 0.774805
Row_Buffer_Locality_write = 0.279170
Bank_Level_Parallism = 7.248925
Bank_Level_Parallism_Col = 5.131852
Bank_Level_Parallism_Ready = 2.433214
write_to_read_ratio_blp_rw_average = 0.367728
GrpLevelPara = 2.789443 

BW Util details:
bwutil = 0.302135 
total_CMD = 118543 
util_bw = 35816 
Wasted_Col = 20228 
Wasted_Row = 4207 
Idle = 58292 

BW Util Bottlenecks: 
RCDc_limit = 19589 
RCDWRc_limit = 7292 
WTRc_limit = 9133 
RTWc_limit = 33964 
CCDLc_limit = 14169 
rwq = 0 
CCDLc_limit_alone = 10488 
WTRc_limit_alone = 8148 
RTWc_limit_alone = 31268 

Commands details: 
total_CMD = 118543 
n_nop = 77686 
Read = 25600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10216 
n_act = 7606 
n_pre = 7590 
n_ref = 0 
n_req = 28154 
total_req = 35816 

Dual Bus Interface Util: 
issued_total_row = 15196 
issued_total_col = 35816 
Row_Bus_Util =  0.128190 
CoL_Bus_Util = 0.302135 
Either_Row_CoL_Bus_Util = 0.344660 
Issued_on_Two_Bus_Simul_Util = 0.085665 
issued_two_Eff = 0.248550 
queue_avg = 15.180542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.1805
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=118543 n_nop=77702 n_act=7655 n_pre=7639 n_ref_event=0 n_req=28151 n_rd=25600 n_rd_L2_A=0 n_write=0 n_wr_bk=10204 bw_util=0.302
n_activity=62880 dram_eff=0.5694
bk0: 1664a 92483i bk1: 1664a 93215i bk2: 1664a 91833i bk3: 1664a 92079i bk4: 1664a 91932i bk5: 1664a 92127i bk6: 1664a 92536i bk7: 1664a 91934i bk8: 1536a 94404i bk9: 1536a 93104i bk10: 1536a 92808i bk11: 1536a 94384i bk12: 1536a 93250i bk13: 1536a 92077i bk14: 1536a 93078i bk15: 1536a 93508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.728074
Row_Buffer_Locality_read = 0.773516
Row_Buffer_Locality_write = 0.272050
Bank_Level_Parallism = 7.398410
Bank_Level_Parallism_Col = 5.205336
Bank_Level_Parallism_Ready = 2.448162
write_to_read_ratio_blp_rw_average = 0.362840
GrpLevelPara = 2.817766 

BW Util details:
bwutil = 0.302034 
total_CMD = 118543 
util_bw = 35804 
Wasted_Col = 19942 
Wasted_Row = 3738 
Idle = 59059 

BW Util Bottlenecks: 
RCDc_limit = 19574 
RCDWRc_limit = 7176 
WTRc_limit = 9598 
RTWc_limit = 34566 
CCDLc_limit = 14281 
rwq = 0 
CCDLc_limit_alone = 10456 
WTRc_limit_alone = 8568 
RTWc_limit_alone = 31771 

Commands details: 
total_CMD = 118543 
n_nop = 77702 
Read = 25600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10204 
n_act = 7655 
n_pre = 7639 
n_ref = 0 
n_req = 28151 
total_req = 35804 

Dual Bus Interface Util: 
issued_total_row = 15294 
issued_total_col = 35804 
Row_Bus_Util =  0.129016 
CoL_Bus_Util = 0.302034 
Either_Row_CoL_Bus_Util = 0.344525 
Issued_on_Two_Bus_Simul_Util = 0.086526 
issued_two_Eff = 0.251145 
queue_avg = 15.332520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.3325
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=118543 n_nop=77653 n_act=7618 n_pre=7602 n_ref_event=0 n_req=28156 n_rd=25600 n_rd_L2_A=0 n_write=0 n_wr_bk=10224 bw_util=0.3022
n_activity=63122 dram_eff=0.5675
bk0: 1664a 92404i bk1: 1664a 93542i bk2: 1664a 92056i bk3: 1664a 92865i bk4: 1664a 92539i bk5: 1664a 92468i bk6: 1664a 92397i bk7: 1664a 93169i bk8: 1536a 93933i bk9: 1536a 93864i bk10: 1536a 93702i bk11: 1536a 94361i bk12: 1536a 92994i bk13: 1536a 92340i bk14: 1536a 93580i bk15: 1536a 93594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729436
Row_Buffer_Locality_read = 0.774453
Row_Buffer_Locality_write = 0.278560
Bank_Level_Parallism = 7.289966
Bank_Level_Parallism_Col = 5.110488
Bank_Level_Parallism_Ready = 2.414945
write_to_read_ratio_blp_rw_average = 0.361487
GrpLevelPara = 2.798255 

BW Util details:
bwutil = 0.302203 
total_CMD = 118543 
util_bw = 35824 
Wasted_Col = 20062 
Wasted_Row = 3790 
Idle = 58867 

BW Util Bottlenecks: 
RCDc_limit = 19953 
RCDWRc_limit = 7070 
WTRc_limit = 9033 
RTWc_limit = 33073 
CCDLc_limit = 13890 
rwq = 0 
CCDLc_limit_alone = 10367 
WTRc_limit_alone = 8193 
RTWc_limit_alone = 30390 

Commands details: 
total_CMD = 118543 
n_nop = 77653 
Read = 25600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10224 
n_act = 7618 
n_pre = 7602 
n_ref = 0 
n_req = 28156 
total_req = 35824 

Dual Bus Interface Util: 
issued_total_row = 15220 
issued_total_col = 35824 
Row_Bus_Util =  0.128392 
CoL_Bus_Util = 0.302203 
Either_Row_CoL_Bus_Util = 0.344938 
Issued_on_Two_Bus_Simul_Util = 0.085657 
issued_two_Eff = 0.248325 
queue_avg = 15.105396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.1054
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=118543 n_nop=77704 n_act=7575 n_pre=7559 n_ref_event=0 n_req=28153 n_rd=25600 n_rd_L2_A=0 n_write=0 n_wr_bk=10212 bw_util=0.3021
n_activity=63277 dram_eff=0.566
bk0: 1664a 93398i bk1: 1664a 93278i bk2: 1664a 92241i bk3: 1664a 92664i bk4: 1664a 92445i bk5: 1664a 92839i bk6: 1664a 91780i bk7: 1664a 93018i bk8: 1536a 94340i bk9: 1536a 93891i bk10: 1536a 93358i bk11: 1536a 94150i bk12: 1536a 93249i bk13: 1536a 93350i bk14: 1536a 92968i bk15: 1536a 93231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.730935
Row_Buffer_Locality_read = 0.775820
Row_Buffer_Locality_write = 0.280846
Bank_Level_Parallism = 7.237262
Bank_Level_Parallism_Col = 5.116790
Bank_Level_Parallism_Ready = 2.406847
write_to_read_ratio_blp_rw_average = 0.363711
GrpLevelPara = 2.805619 

BW Util details:
bwutil = 0.302101 
total_CMD = 118543 
util_bw = 35812 
Wasted_Col = 20246 
Wasted_Row = 3998 
Idle = 58487 

BW Util Bottlenecks: 
RCDc_limit = 20052 
RCDWRc_limit = 6997 
WTRc_limit = 9693 
RTWc_limit = 34881 
CCDLc_limit = 14605 
rwq = 0 
CCDLc_limit_alone = 10751 
WTRc_limit_alone = 8679 
RTWc_limit_alone = 32041 

Commands details: 
total_CMD = 118543 
n_nop = 77704 
Read = 25600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10212 
n_act = 7575 
n_pre = 7559 
n_ref = 0 
n_req = 28153 
total_req = 35812 

Dual Bus Interface Util: 
issued_total_row = 15134 
issued_total_col = 35812 
Row_Bus_Util =  0.127667 
CoL_Bus_Util = 0.302101 
Either_Row_CoL_Bus_Util = 0.344508 
Issued_on_Two_Bus_Simul_Util = 0.085260 
issued_two_Eff = 0.247484 
queue_avg = 15.147567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.1476
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=118543 n_nop=77672 n_act=7659 n_pre=7643 n_ref_event=0 n_req=28155 n_rd=25600 n_rd_L2_A=0 n_write=0 n_wr_bk=10220 bw_util=0.3022
n_activity=63026 dram_eff=0.5683
bk0: 1664a 92741i bk1: 1664a 92195i bk2: 1664a 92049i bk3: 1664a 92944i bk4: 1664a 92488i bk5: 1664a 91976i bk6: 1664a 92627i bk7: 1664a 93270i bk8: 1536a 93237i bk9: 1536a 93378i bk10: 1536a 93287i bk11: 1536a 93942i bk12: 1536a 92928i bk13: 1536a 92517i bk14: 1536a 93578i bk15: 1536a 93231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727970
Row_Buffer_Locality_read = 0.774297
Row_Buffer_Locality_write = 0.263796
Bank_Level_Parallism = 7.329082
Bank_Level_Parallism_Col = 5.149707
Bank_Level_Parallism_Ready = 2.442658
write_to_read_ratio_blp_rw_average = 0.370376
GrpLevelPara = 2.811187 

BW Util details:
bwutil = 0.302169 
total_CMD = 118543 
util_bw = 35820 
Wasted_Col = 19959 
Wasted_Row = 4045 
Idle = 58719 

BW Util Bottlenecks: 
RCDc_limit = 19192 
RCDWRc_limit = 7534 
WTRc_limit = 9048 
RTWc_limit = 34374 
CCDLc_limit = 14222 
rwq = 0 
CCDLc_limit_alone = 10505 
WTRc_limit_alone = 8081 
RTWc_limit_alone = 31624 

Commands details: 
total_CMD = 118543 
n_nop = 77672 
Read = 25600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10220 
n_act = 7659 
n_pre = 7643 
n_ref = 0 
n_req = 28155 
total_req = 35820 

Dual Bus Interface Util: 
issued_total_row = 15302 
issued_total_col = 35820 
Row_Bus_Util =  0.129084 
CoL_Bus_Util = 0.302169 
Either_Row_CoL_Bus_Util = 0.344778 
Issued_on_Two_Bus_Simul_Util = 0.086475 
issued_two_Eff = 0.250814 
queue_avg = 15.162743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.1627
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=118543 n_nop=77740 n_act=7615 n_pre=7599 n_ref_event=0 n_req=28147 n_rd=25600 n_rd_L2_A=0 n_write=0 n_wr_bk=10188 bw_util=0.3019
n_activity=63143 dram_eff=0.5668
bk0: 1664a 92564i bk1: 1664a 92366i bk2: 1664a 92161i bk3: 1664a 91560i bk4: 1664a 93833i bk5: 1664a 93277i bk6: 1664a 92034i bk7: 1664a 92578i bk8: 1536a 94394i bk9: 1536a 93879i bk10: 1536a 94574i bk11: 1536a 94809i bk12: 1536a 93501i bk13: 1536a 93439i bk14: 1536a 94018i bk15: 1536a 93496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729456
Row_Buffer_Locality_read = 0.774766
Row_Buffer_Locality_write = 0.274048
Bank_Level_Parallism = 7.225979
Bank_Level_Parallism_Col = 5.073630
Bank_Level_Parallism_Ready = 2.429641
write_to_read_ratio_blp_rw_average = 0.366857
GrpLevelPara = 2.794378 

BW Util details:
bwutil = 0.301899 
total_CMD = 118543 
util_bw = 35788 
Wasted_Col = 20221 
Wasted_Row = 3824 
Idle = 58710 

BW Util Bottlenecks: 
RCDc_limit = 19449 
RCDWRc_limit = 7527 
WTRc_limit = 8952 
RTWc_limit = 33411 
CCDLc_limit = 14022 
rwq = 0 
CCDLc_limit_alone = 10366 
WTRc_limit_alone = 8006 
RTWc_limit_alone = 30701 

Commands details: 
total_CMD = 118543 
n_nop = 77740 
Read = 25600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10188 
n_act = 7615 
n_pre = 7599 
n_ref = 0 
n_req = 28147 
total_req = 35788 

Dual Bus Interface Util: 
issued_total_row = 15214 
issued_total_col = 35788 
Row_Bus_Util =  0.128342 
CoL_Bus_Util = 0.301899 
Either_Row_CoL_Bus_Util = 0.344204 
Issued_on_Two_Bus_Simul_Util = 0.086036 
issued_two_Eff = 0.249957 
queue_avg = 15.192732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.1927
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=118543 n_nop=77698 n_act=7592 n_pre=7576 n_ref_event=0 n_req=28149 n_rd=25600 n_rd_L2_A=0 n_write=0 n_wr_bk=10196 bw_util=0.302
n_activity=62797 dram_eff=0.57
bk0: 1664a 91923i bk1: 1664a 92547i bk2: 1664a 91911i bk3: 1664a 92199i bk4: 1664a 91918i bk5: 1664a 93326i bk6: 1664a 92665i bk7: 1664a 92498i bk8: 1536a 93860i bk9: 1536a 94379i bk10: 1536a 93479i bk11: 1536a 94301i bk12: 1536a 92368i bk13: 1536a 92518i bk14: 1536a 94520i bk15: 1536a 93653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.730292
Row_Buffer_Locality_read = 0.776367
Row_Buffer_Locality_write = 0.267556
Bank_Level_Parallism = 7.324211
Bank_Level_Parallism_Col = 5.147141
Bank_Level_Parallism_Ready = 2.410186
write_to_read_ratio_blp_rw_average = 0.373179
GrpLevelPara = 2.816501 

BW Util details:
bwutil = 0.301966 
total_CMD = 118543 
util_bw = 35796 
Wasted_Col = 20146 
Wasted_Row = 3692 
Idle = 58909 

BW Util Bottlenecks: 
RCDc_limit = 19888 
RCDWRc_limit = 7433 
WTRc_limit = 9224 
RTWc_limit = 36417 
CCDLc_limit = 14617 
rwq = 0 
CCDLc_limit_alone = 10757 
WTRc_limit_alone = 8311 
RTWc_limit_alone = 33470 

Commands details: 
total_CMD = 118543 
n_nop = 77698 
Read = 25600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10196 
n_act = 7592 
n_pre = 7576 
n_ref = 0 
n_req = 28149 
total_req = 35796 

Dual Bus Interface Util: 
issued_total_row = 15168 
issued_total_col = 35796 
Row_Bus_Util =  0.127954 
CoL_Bus_Util = 0.301966 
Either_Row_CoL_Bus_Util = 0.344559 
Issued_on_Two_Bus_Simul_Util = 0.085361 
issued_two_Eff = 0.247741 
queue_avg = 15.399855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.3999
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=118543 n_nop=77664 n_act=7614 n_pre=7598 n_ref_event=0 n_req=28146 n_rd=25600 n_rd_L2_A=0 n_write=0 n_wr_bk=10184 bw_util=0.3019
n_activity=63039 dram_eff=0.5676
bk0: 1664a 92734i bk1: 1664a 92687i bk2: 1664a 91659i bk3: 1664a 91384i bk4: 1664a 93401i bk5: 1664a 92130i bk6: 1664a 91886i bk7: 1664a 91848i bk8: 1536a 93432i bk9: 1536a 94135i bk10: 1536a 93276i bk11: 1536a 93186i bk12: 1536a 92793i bk13: 1536a 91535i bk14: 1536a 93639i bk15: 1536a 93463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729482
Row_Buffer_Locality_read = 0.775391
Row_Buffer_Locality_write = 0.267871
Bank_Level_Parallism = 7.368995
Bank_Level_Parallism_Col = 5.217519
Bank_Level_Parallism_Ready = 2.440225
write_to_read_ratio_blp_rw_average = 0.375003
GrpLevelPara = 2.813242 

BW Util details:
bwutil = 0.301865 
total_CMD = 118543 
util_bw = 35784 
Wasted_Col = 20294 
Wasted_Row = 3855 
Idle = 58610 

BW Util Bottlenecks: 
RCDc_limit = 20096 
RCDWRc_limit = 7259 
WTRc_limit = 9811 
RTWc_limit = 37079 
CCDLc_limit = 14865 
rwq = 0 
CCDLc_limit_alone = 10776 
WTRc_limit_alone = 8705 
RTWc_limit_alone = 34096 

Commands details: 
total_CMD = 118543 
n_nop = 77664 
Read = 25600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10184 
n_act = 7614 
n_pre = 7598 
n_ref = 0 
n_req = 28146 
total_req = 35784 

Dual Bus Interface Util: 
issued_total_row = 15212 
issued_total_col = 35784 
Row_Bus_Util =  0.128325 
CoL_Bus_Util = 0.301865 
Either_Row_CoL_Bus_Util = 0.344845 
Issued_on_Two_Bus_Simul_Util = 0.085345 
issued_two_Eff = 0.247486 
queue_avg = 15.478324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.4783
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=118543 n_nop=77693 n_act=7639 n_pre=7623 n_ref_event=0 n_req=28145 n_rd=25600 n_rd_L2_A=0 n_write=0 n_wr_bk=10180 bw_util=0.3018
n_activity=62907 dram_eff=0.5688
bk0: 1664a 91536i bk1: 1664a 93721i bk2: 1664a 91434i bk3: 1664a 91549i bk4: 1664a 91914i bk5: 1664a 92009i bk6: 1664a 90944i bk7: 1664a 92611i bk8: 1536a 94123i bk9: 1536a 93208i bk10: 1536a 93661i bk11: 1536a 94523i bk12: 1536a 94022i bk13: 1536a 91939i bk14: 1536a 94011i bk15: 1536a 92820i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.728584
Row_Buffer_Locality_read = 0.774453
Row_Buffer_Locality_write = 0.267191
Bank_Level_Parallism = 7.404929
Bank_Level_Parallism_Col = 5.208878
Bank_Level_Parallism_Ready = 2.445305
write_to_read_ratio_blp_rw_average = 0.371070
GrpLevelPara = 2.812394 

BW Util details:
bwutil = 0.301831 
total_CMD = 118543 
util_bw = 35780 
Wasted_Col = 19839 
Wasted_Row = 3910 
Idle = 59014 

BW Util Bottlenecks: 
RCDc_limit = 19517 
RCDWRc_limit = 7135 
WTRc_limit = 8759 
RTWc_limit = 35451 
CCDLc_limit = 14260 
rwq = 0 
CCDLc_limit_alone = 10411 
WTRc_limit_alone = 7891 
RTWc_limit_alone = 32470 

Commands details: 
total_CMD = 118543 
n_nop = 77693 
Read = 25600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10180 
n_act = 7639 
n_pre = 7623 
n_ref = 0 
n_req = 28145 
total_req = 35780 

Dual Bus Interface Util: 
issued_total_row = 15262 
issued_total_col = 35780 
Row_Bus_Util =  0.128747 
CoL_Bus_Util = 0.301831 
Either_Row_CoL_Bus_Util = 0.344601 
Issued_on_Two_Bus_Simul_Util = 0.085977 
issued_two_Eff = 0.249498 
queue_avg = 15.295421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.2954
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=118543 n_nop=77744 n_act=7618 n_pre=7602 n_ref_event=0 n_req=28143 n_rd=25600 n_rd_L2_A=0 n_write=0 n_wr_bk=10172 bw_util=0.3018
n_activity=63226 dram_eff=0.5658
bk0: 1664a 93494i bk1: 1664a 92968i bk2: 1664a 91555i bk3: 1664a 91220i bk4: 1664a 93184i bk5: 1664a 92062i bk6: 1664a 91822i bk7: 1664a 92483i bk8: 1536a 91936i bk9: 1536a 94234i bk10: 1536a 93730i bk11: 1536a 94609i bk12: 1536a 91442i bk13: 1536a 93358i bk14: 1536a 94012i bk15: 1536a 92526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729311
Row_Buffer_Locality_read = 0.774414
Row_Buffer_Locality_write = 0.275265
Bank_Level_Parallism = 7.342842
Bank_Level_Parallism_Col = 5.197230
Bank_Level_Parallism_Ready = 2.479146
write_to_read_ratio_blp_rw_average = 0.372265
GrpLevelPara = 2.820628 

BW Util details:
bwutil = 0.301764 
total_CMD = 118543 
util_bw = 35772 
Wasted_Col = 20291 
Wasted_Row = 3886 
Idle = 58594 

BW Util Bottlenecks: 
RCDc_limit = 19530 
RCDWRc_limit = 7431 
WTRc_limit = 9419 
RTWc_limit = 36148 
CCDLc_limit = 14503 
rwq = 0 
CCDLc_limit_alone = 10459 
WTRc_limit_alone = 8379 
RTWc_limit_alone = 33144 

Commands details: 
total_CMD = 118543 
n_nop = 77744 
Read = 25600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10172 
n_act = 7618 
n_pre = 7602 
n_ref = 0 
n_req = 28143 
total_req = 35772 

Dual Bus Interface Util: 
issued_total_row = 15220 
issued_total_col = 35772 
Row_Bus_Util =  0.128392 
CoL_Bus_Util = 0.301764 
Either_Row_CoL_Bus_Util = 0.344170 
Issued_on_Two_Bus_Simul_Util = 0.085986 
issued_two_Eff = 0.249835 
queue_avg = 15.567499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.5675
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=118543 n_nop=77781 n_act=7604 n_pre=7588 n_ref_event=0 n_req=28148 n_rd=25600 n_rd_L2_A=0 n_write=0 n_wr_bk=10192 bw_util=0.3019
n_activity=63298 dram_eff=0.5655
bk0: 1664a 92455i bk1: 1664a 93248i bk2: 1664a 91865i bk3: 1664a 91731i bk4: 1664a 92762i bk5: 1664a 91819i bk6: 1664a 91657i bk7: 1664a 92498i bk8: 1536a 91944i bk9: 1536a 93845i bk10: 1536a 93989i bk11: 1536a 94568i bk12: 1536a 92615i bk13: 1536a 92111i bk14: 1536a 93918i bk15: 1536a 94012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729856
Row_Buffer_Locality_read = 0.775547
Row_Buffer_Locality_write = 0.270801
Bank_Level_Parallism = 7.329494
Bank_Level_Parallism_Col = 5.186710
Bank_Level_Parallism_Ready = 2.498799
write_to_read_ratio_blp_rw_average = 0.369217
GrpLevelPara = 2.802009 

BW Util details:
bwutil = 0.301933 
total_CMD = 118543 
util_bw = 35792 
Wasted_Col = 20364 
Wasted_Row = 3848 
Idle = 58539 

BW Util Bottlenecks: 
RCDc_limit = 19634 
RCDWRc_limit = 7399 
WTRc_limit = 9179 
RTWc_limit = 35545 
CCDLc_limit = 14369 
rwq = 0 
CCDLc_limit_alone = 10573 
WTRc_limit_alone = 8146 
RTWc_limit_alone = 32782 

Commands details: 
total_CMD = 118543 
n_nop = 77781 
Read = 25600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10192 
n_act = 7604 
n_pre = 7588 
n_ref = 0 
n_req = 28148 
total_req = 35792 

Dual Bus Interface Util: 
issued_total_row = 15192 
issued_total_col = 35792 
Row_Bus_Util =  0.128156 
CoL_Bus_Util = 0.301933 
Either_Row_CoL_Bus_Util = 0.343858 
Issued_on_Two_Bus_Simul_Util = 0.086230 
issued_two_Eff = 0.250773 
queue_avg = 15.243329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.2433
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=118543 n_nop=77638 n_act=7562 n_pre=7546 n_ref_event=0 n_req=28145 n_rd=25600 n_rd_L2_A=0 n_write=0 n_wr_bk=10180 bw_util=0.3018
n_activity=62861 dram_eff=0.5692
bk0: 1664a 91779i bk1: 1664a 92884i bk2: 1664a 91715i bk3: 1664a 91335i bk4: 1664a 93165i bk5: 1664a 91552i bk6: 1664a 92111i bk7: 1664a 92194i bk8: 1536a 94064i bk9: 1536a 94056i bk10: 1536a 93999i bk11: 1536a 94235i bk12: 1536a 93140i bk13: 1536a 92979i bk14: 1536a 93531i bk15: 1536a 93351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.731320
Row_Buffer_Locality_read = 0.776680
Row_Buffer_Locality_write = 0.275049
Bank_Level_Parallism = 7.365662
Bank_Level_Parallism_Col = 5.194878
Bank_Level_Parallism_Ready = 2.455199
write_to_read_ratio_blp_rw_average = 0.371243
GrpLevelPara = 2.808692 

BW Util details:
bwutil = 0.301831 
total_CMD = 118543 
util_bw = 35780 
Wasted_Col = 20062 
Wasted_Row = 3724 
Idle = 58977 

BW Util Bottlenecks: 
RCDc_limit = 19714 
RCDWRc_limit = 7150 
WTRc_limit = 8626 
RTWc_limit = 36077 
CCDLc_limit = 14437 
rwq = 0 
CCDLc_limit_alone = 10726 
WTRc_limit_alone = 7848 
RTWc_limit_alone = 33144 

Commands details: 
total_CMD = 118543 
n_nop = 77638 
Read = 25600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10180 
n_act = 7562 
n_pre = 7546 
n_ref = 0 
n_req = 28145 
total_req = 35780 

Dual Bus Interface Util: 
issued_total_row = 15108 
issued_total_col = 35780 
Row_Bus_Util =  0.127447 
CoL_Bus_Util = 0.301831 
Either_Row_CoL_Bus_Util = 0.345065 
Issued_on_Two_Bus_Simul_Util = 0.084214 
issued_two_Eff = 0.244053 
queue_avg = 15.122849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.1228
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=118543 n_nop=77678 n_act=7622 n_pre=7606 n_ref_event=0 n_req=28140 n_rd=25600 n_rd_L2_A=0 n_write=0 n_wr_bk=10160 bw_util=0.3017
n_activity=62739 dram_eff=0.57
bk0: 1664a 92657i bk1: 1664a 93696i bk2: 1664a 91889i bk3: 1664a 92432i bk4: 1664a 94012i bk5: 1664a 90898i bk6: 1664a 92062i bk7: 1664a 91920i bk8: 1536a 94448i bk9: 1536a 94068i bk10: 1536a 93704i bk11: 1536a 94606i bk12: 1536a 93758i bk13: 1536a 92753i bk14: 1536a 93307i bk15: 1536a 93926i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729140
Row_Buffer_Locality_read = 0.773672
Row_Buffer_Locality_write = 0.280315
Bank_Level_Parallism = 7.297898
Bank_Level_Parallism_Col = 5.111852
Bank_Level_Parallism_Ready = 2.425811
write_to_read_ratio_blp_rw_average = 0.365359
GrpLevelPara = 2.797068 

BW Util details:
bwutil = 0.301663 
total_CMD = 118543 
util_bw = 35760 
Wasted_Col = 19932 
Wasted_Row = 3872 
Idle = 58979 

BW Util Bottlenecks: 
RCDc_limit = 19619 
RCDWRc_limit = 7371 
WTRc_limit = 9063 
RTWc_limit = 32895 
CCDLc_limit = 13677 
rwq = 0 
CCDLc_limit_alone = 10267 
WTRc_limit_alone = 8120 
RTWc_limit_alone = 30428 

Commands details: 
total_CMD = 118543 
n_nop = 77678 
Read = 25600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10160 
n_act = 7622 
n_pre = 7606 
n_ref = 0 
n_req = 28140 
total_req = 35760 

Dual Bus Interface Util: 
issued_total_row = 15228 
issued_total_col = 35760 
Row_Bus_Util =  0.128460 
CoL_Bus_Util = 0.301663 
Either_Row_CoL_Bus_Util = 0.344727 
Issued_on_Two_Bus_Simul_Util = 0.085395 
issued_two_Eff = 0.247718 
queue_avg = 15.156096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.1561
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=118543 n_nop=77592 n_act=7626 n_pre=7610 n_ref_event=0 n_req=28154 n_rd=25600 n_rd_L2_A=0 n_write=0 n_wr_bk=10216 bw_util=0.3021
n_activity=63458 dram_eff=0.5644
bk0: 1664a 91763i bk1: 1664a 92043i bk2: 1664a 92298i bk3: 1664a 91011i bk4: 1664a 92701i bk5: 1664a 92319i bk6: 1664a 93220i bk7: 1664a 92278i bk8: 1536a 92711i bk9: 1536a 93867i bk10: 1536a 95023i bk11: 1536a 93016i bk12: 1536a 91810i bk13: 1536a 93470i bk14: 1536a 93371i bk15: 1536a 92780i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729133
Row_Buffer_Locality_read = 0.774141
Row_Buffer_Locality_write = 0.277995
Bank_Level_Parallism = 7.348274
Bank_Level_Parallism_Col = 5.181012
Bank_Level_Parallism_Ready = 2.420175
write_to_read_ratio_blp_rw_average = 0.369195
GrpLevelPara = 2.821000 

BW Util details:
bwutil = 0.302135 
total_CMD = 118543 
util_bw = 35816 
Wasted_Col = 20262 
Wasted_Row = 3958 
Idle = 58507 

BW Util Bottlenecks: 
RCDc_limit = 19995 
RCDWRc_limit = 7212 
WTRc_limit = 9433 
RTWc_limit = 36288 
CCDLc_limit = 14725 
rwq = 0 
CCDLc_limit_alone = 10935 
WTRc_limit_alone = 8525 
RTWc_limit_alone = 33406 

Commands details: 
total_CMD = 118543 
n_nop = 77592 
Read = 25600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10216 
n_act = 7626 
n_pre = 7610 
n_ref = 0 
n_req = 28154 
total_req = 35816 

Dual Bus Interface Util: 
issued_total_row = 15236 
issued_total_col = 35816 
Row_Bus_Util =  0.128527 
CoL_Bus_Util = 0.302135 
Either_Row_CoL_Bus_Util = 0.345453 
Issued_on_Two_Bus_Simul_Util = 0.085210 
issued_two_Eff = 0.246661 
queue_avg = 15.470867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.4709
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=118543 n_nop=77636 n_act=7618 n_pre=7602 n_ref_event=0 n_req=28154 n_rd=25600 n_rd_L2_A=0 n_write=0 n_wr_bk=10216 bw_util=0.3021
n_activity=63161 dram_eff=0.5671
bk0: 1664a 92298i bk1: 1664a 92553i bk2: 1664a 92401i bk3: 1664a 91807i bk4: 1664a 93128i bk5: 1664a 91567i bk6: 1664a 93204i bk7: 1664a 92332i bk8: 1536a 94442i bk9: 1536a 93456i bk10: 1536a 94964i bk11: 1536a 93883i bk12: 1536a 92363i bk13: 1536a 93977i bk14: 1536a 93041i bk15: 1536a 94585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729417
Row_Buffer_Locality_read = 0.775430
Row_Buffer_Locality_write = 0.268207
Bank_Level_Parallism = 7.276700
Bank_Level_Parallism_Col = 5.112922
Bank_Level_Parallism_Ready = 2.421153
write_to_read_ratio_blp_rw_average = 0.361296
GrpLevelPara = 2.789479 

BW Util details:
bwutil = 0.302135 
total_CMD = 118543 
util_bw = 35816 
Wasted_Col = 19986 
Wasted_Row = 3956 
Idle = 58785 

BW Util Bottlenecks: 
RCDc_limit = 19751 
RCDWRc_limit = 7447 
WTRc_limit = 8967 
RTWc_limit = 32941 
CCDLc_limit = 13896 
rwq = 0 
CCDLc_limit_alone = 10401 
WTRc_limit_alone = 8104 
RTWc_limit_alone = 30309 

Commands details: 
total_CMD = 118543 
n_nop = 77636 
Read = 25600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10216 
n_act = 7618 
n_pre = 7602 
n_ref = 0 
n_req = 28154 
total_req = 35816 

Dual Bus Interface Util: 
issued_total_row = 15220 
issued_total_col = 35816 
Row_Bus_Util =  0.128392 
CoL_Bus_Util = 0.302135 
Either_Row_CoL_Bus_Util = 0.345082 
Issued_on_Two_Bus_Simul_Util = 0.085446 
issued_two_Eff = 0.247610 
queue_avg = 14.990644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.9906
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=118543 n_nop=77647 n_act=7594 n_pre=7578 n_ref_event=0 n_req=28153 n_rd=25600 n_rd_L2_A=0 n_write=0 n_wr_bk=10212 bw_util=0.3021
n_activity=63440 dram_eff=0.5645
bk0: 1664a 93126i bk1: 1664a 92512i bk2: 1664a 92800i bk3: 1664a 91553i bk4: 1664a 92231i bk5: 1664a 92830i bk6: 1664a 93440i bk7: 1664a 92735i bk8: 1536a 93422i bk9: 1536a 93262i bk10: 1536a 93733i bk11: 1536a 94302i bk12: 1536a 92604i bk13: 1536a 93576i bk14: 1536a 94038i bk15: 1536a 94202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.730260
Row_Buffer_Locality_read = 0.775352
Row_Buffer_Locality_write = 0.278104
Bank_Level_Parallism = 7.201880
Bank_Level_Parallism_Col = 5.100179
Bank_Level_Parallism_Ready = 2.390539
write_to_read_ratio_blp_rw_average = 0.372577
GrpLevelPara = 2.778744 

BW Util details:
bwutil = 0.302101 
total_CMD = 118543 
util_bw = 35812 
Wasted_Col = 20480 
Wasted_Row = 4036 
Idle = 58215 

BW Util Bottlenecks: 
RCDc_limit = 19884 
RCDWRc_limit = 7428 
WTRc_limit = 8690 
RTWc_limit = 36041 
CCDLc_limit = 14878 
rwq = 0 
CCDLc_limit_alone = 11029 
WTRc_limit_alone = 7763 
RTWc_limit_alone = 33119 

Commands details: 
total_CMD = 118543 
n_nop = 77647 
Read = 25600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10212 
n_act = 7594 
n_pre = 7578 
n_ref = 0 
n_req = 28153 
total_req = 35812 

Dual Bus Interface Util: 
issued_total_row = 15172 
issued_total_col = 35812 
Row_Bus_Util =  0.127987 
CoL_Bus_Util = 0.302101 
Either_Row_CoL_Bus_Util = 0.344989 
Issued_on_Two_Bus_Simul_Util = 0.085100 
issued_two_Eff = 0.246674 
queue_avg = 15.016416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0164
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=118543 n_nop=77713 n_act=7598 n_pre=7582 n_ref_event=0 n_req=28157 n_rd=25600 n_rd_L2_A=0 n_write=0 n_wr_bk=10228 bw_util=0.3022
n_activity=63718 dram_eff=0.5623
bk0: 1664a 91342i bk1: 1664a 93163i bk2: 1664a 92210i bk3: 1664a 92130i bk4: 1664a 92147i bk5: 1664a 92650i bk6: 1664a 93671i bk7: 1664a 92467i bk8: 1536a 94452i bk9: 1536a 94311i bk10: 1536a 94418i bk11: 1536a 94216i bk12: 1536a 93277i bk13: 1536a 93291i bk14: 1536a 93587i bk15: 1536a 93281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.730156
Row_Buffer_Locality_read = 0.776172
Row_Buffer_Locality_write = 0.269456
Bank_Level_Parallism = 7.207649
Bank_Level_Parallism_Col = 5.107521
Bank_Level_Parallism_Ready = 2.440131
write_to_read_ratio_blp_rw_average = 0.360240
GrpLevelPara = 2.790965 

BW Util details:
bwutil = 0.302236 
total_CMD = 118543 
util_bw = 35828 
Wasted_Col = 20202 
Wasted_Row = 4216 
Idle = 58297 

BW Util Bottlenecks: 
RCDc_limit = 19476 
RCDWRc_limit = 7186 
WTRc_limit = 9771 
RTWc_limit = 33227 
CCDLc_limit = 13858 
rwq = 0 
CCDLc_limit_alone = 10150 
WTRc_limit_alone = 8712 
RTWc_limit_alone = 30578 

Commands details: 
total_CMD = 118543 
n_nop = 77713 
Read = 25600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10228 
n_act = 7598 
n_pre = 7582 
n_ref = 0 
n_req = 28157 
total_req = 35828 

Dual Bus Interface Util: 
issued_total_row = 15180 
issued_total_col = 35828 
Row_Bus_Util =  0.128055 
CoL_Bus_Util = 0.302236 
Either_Row_CoL_Bus_Util = 0.344432 
Issued_on_Two_Bus_Simul_Util = 0.085859 
issued_two_Eff = 0.249277 
queue_avg = 15.321875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.3219
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=118543 n_nop=77685 n_act=7619 n_pre=7603 n_ref_event=0 n_req=28147 n_rd=25600 n_rd_L2_A=0 n_write=0 n_wr_bk=10188 bw_util=0.3019
n_activity=63430 dram_eff=0.5642
bk0: 1664a 93110i bk1: 1664a 92858i bk2: 1664a 92264i bk3: 1664a 92005i bk4: 1664a 93139i bk5: 1664a 92538i bk6: 1664a 93297i bk7: 1664a 93147i bk8: 1536a 93286i bk9: 1536a 93577i bk10: 1536a 94176i bk11: 1536a 93658i bk12: 1536a 93072i bk13: 1536a 93766i bk14: 1536a 93041i bk15: 1536a 93180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729314
Row_Buffer_Locality_read = 0.774961
Row_Buffer_Locality_write = 0.270514
Bank_Level_Parallism = 7.246195
Bank_Level_Parallism_Col = 5.089359
Bank_Level_Parallism_Ready = 2.409802
write_to_read_ratio_blp_rw_average = 0.356939
GrpLevelPara = 2.780200 

BW Util details:
bwutil = 0.301899 
total_CMD = 118543 
util_bw = 35788 
Wasted_Col = 20221 
Wasted_Row = 3984 
Idle = 58550 

BW Util Bottlenecks: 
RCDc_limit = 19782 
RCDWRc_limit = 7477 
WTRc_limit = 9783 
RTWc_limit = 32453 
CCDLc_limit = 14200 
rwq = 0 
CCDLc_limit_alone = 10674 
WTRc_limit_alone = 8762 
RTWc_limit_alone = 29948 

Commands details: 
total_CMD = 118543 
n_nop = 77685 
Read = 25600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10188 
n_act = 7619 
n_pre = 7603 
n_ref = 0 
n_req = 28147 
total_req = 35788 

Dual Bus Interface Util: 
issued_total_row = 15222 
issued_total_col = 35788 
Row_Bus_Util =  0.128409 
CoL_Bus_Util = 0.301899 
Either_Row_CoL_Bus_Util = 0.344668 
Issued_on_Two_Bus_Simul_Util = 0.085640 
issued_two_Eff = 0.248470 
queue_avg = 15.305889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.3059
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=118543 n_nop=77627 n_act=7585 n_pre=7569 n_ref_event=0 n_req=28146 n_rd=25600 n_rd_L2_A=0 n_write=0 n_wr_bk=10184 bw_util=0.3019
n_activity=63564 dram_eff=0.563
bk0: 1664a 93633i bk1: 1664a 92728i bk2: 1664a 92029i bk3: 1664a 93289i bk4: 1664a 92549i bk5: 1664a 92672i bk6: 1664a 93673i bk7: 1664a 93268i bk8: 1536a 94747i bk9: 1536a 93385i bk10: 1536a 93900i bk11: 1536a 93520i bk12: 1536a 93315i bk13: 1536a 93507i bk14: 1536a 93954i bk15: 1536a 93581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.730512
Row_Buffer_Locality_read = 0.775703
Row_Buffer_Locality_write = 0.276119
Bank_Level_Parallism = 7.157059
Bank_Level_Parallism_Col = 5.045509
Bank_Level_Parallism_Ready = 2.361558
write_to_read_ratio_blp_rw_average = 0.363922
GrpLevelPara = 2.779250 

BW Util details:
bwutil = 0.301865 
total_CMD = 118543 
util_bw = 35784 
Wasted_Col = 20405 
Wasted_Row = 4043 
Idle = 58311 

BW Util Bottlenecks: 
RCDc_limit = 19746 
RCDWRc_limit = 7329 
WTRc_limit = 9417 
RTWc_limit = 33380 
CCDLc_limit = 14495 
rwq = 0 
CCDLc_limit_alone = 10850 
WTRc_limit_alone = 8437 
RTWc_limit_alone = 30715 

Commands details: 
total_CMD = 118543 
n_nop = 77627 
Read = 25600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10184 
n_act = 7585 
n_pre = 7569 
n_ref = 0 
n_req = 28146 
total_req = 35784 

Dual Bus Interface Util: 
issued_total_row = 15154 
issued_total_col = 35784 
Row_Bus_Util =  0.127835 
CoL_Bus_Util = 0.301865 
Either_Row_CoL_Bus_Util = 0.345157 
Issued_on_Two_Bus_Simul_Util = 0.084543 
issued_two_Eff = 0.244941 
queue_avg = 15.134052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.1341
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=118543 n_nop=77648 n_act=7559 n_pre=7543 n_ref_event=0 n_req=28144 n_rd=25600 n_rd_L2_A=0 n_write=0 n_wr_bk=10176 bw_util=0.3018
n_activity=63508 dram_eff=0.5633
bk0: 1664a 93102i bk1: 1664a 92747i bk2: 1664a 92477i bk3: 1664a 91816i bk4: 1664a 92774i bk5: 1664a 91701i bk6: 1664a 92414i bk7: 1664a 92725i bk8: 1536a 94573i bk9: 1536a 94350i bk10: 1536a 92882i bk11: 1536a 94137i bk12: 1536a 92687i bk13: 1536a 93323i bk14: 1536a 93132i bk15: 1536a 93414i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.731417
Row_Buffer_Locality_read = 0.776016
Row_Buffer_Locality_write = 0.282626
Bank_Level_Parallism = 7.242141
Bank_Level_Parallism_Col = 5.143103
Bank_Level_Parallism_Ready = 2.401275
write_to_read_ratio_blp_rw_average = 0.368895
GrpLevelPara = 2.790039 

BW Util details:
bwutil = 0.301798 
total_CMD = 118543 
util_bw = 35776 
Wasted_Col = 20362 
Wasted_Row = 4145 
Idle = 58260 

BW Util Bottlenecks: 
RCDc_limit = 19677 
RCDWRc_limit = 7220 
WTRc_limit = 9184 
RTWc_limit = 36431 
CCDLc_limit = 14812 
rwq = 0 
CCDLc_limit_alone = 10889 
WTRc_limit_alone = 8280 
RTWc_limit_alone = 33412 

Commands details: 
total_CMD = 118543 
n_nop = 77648 
Read = 25600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10176 
n_act = 7559 
n_pre = 7543 
n_ref = 0 
n_req = 28144 
total_req = 35776 

Dual Bus Interface Util: 
issued_total_row = 15102 
issued_total_col = 35776 
Row_Bus_Util =  0.127397 
CoL_Bus_Util = 0.301798 
Either_Row_CoL_Bus_Util = 0.344980 
Issued_on_Two_Bus_Simul_Util = 0.084214 
issued_two_Eff = 0.244113 
queue_avg = 15.085386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0854
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=118543 n_nop=77926 n_act=7548 n_pre=7532 n_ref_event=0 n_req=28146 n_rd=25600 n_rd_L2_A=0 n_write=0 n_wr_bk=10184 bw_util=0.3019
n_activity=63279 dram_eff=0.5655
bk0: 1664a 93424i bk1: 1664a 92594i bk2: 1664a 93171i bk3: 1664a 92616i bk4: 1664a 93042i bk5: 1664a 92953i bk6: 1664a 93103i bk7: 1664a 92955i bk8: 1536a 94251i bk9: 1536a 95245i bk10: 1536a 93496i bk11: 1536a 94137i bk12: 1536a 94072i bk13: 1536a 93607i bk14: 1536a 93439i bk15: 1536a 93627i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.731827
Row_Buffer_Locality_read = 0.776797
Row_Buffer_Locality_write = 0.279654
Bank_Level_Parallism = 7.159456
Bank_Level_Parallism_Col = 5.070426
Bank_Level_Parallism_Ready = 2.399816
write_to_read_ratio_blp_rw_average = 0.358278
GrpLevelPara = 2.781533 

BW Util details:
bwutil = 0.301865 
total_CMD = 118543 
util_bw = 35784 
Wasted_Col = 19993 
Wasted_Row = 4158 
Idle = 58608 

BW Util Bottlenecks: 
RCDc_limit = 18998 
RCDWRc_limit = 7305 
WTRc_limit = 9732 
RTWc_limit = 31353 
CCDLc_limit = 14038 
rwq = 0 
CCDLc_limit_alone = 10364 
WTRc_limit_alone = 8715 
RTWc_limit_alone = 28696 

Commands details: 
total_CMD = 118543 
n_nop = 77926 
Read = 25600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10184 
n_act = 7548 
n_pre = 7532 
n_ref = 0 
n_req = 28146 
total_req = 35784 

Dual Bus Interface Util: 
issued_total_row = 15080 
issued_total_col = 35784 
Row_Bus_Util =  0.127211 
CoL_Bus_Util = 0.301865 
Either_Row_CoL_Bus_Util = 0.342635 
Issued_on_Two_Bus_Simul_Util = 0.086441 
issued_two_Eff = 0.252284 
queue_avg = 14.888589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8886
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=118543 n_nop=77696 n_act=7612 n_pre=7596 n_ref_event=0 n_req=28146 n_rd=25600 n_rd_L2_A=0 n_write=0 n_wr_bk=10184 bw_util=0.3019
n_activity=62995 dram_eff=0.568
bk0: 1664a 92351i bk1: 1664a 92367i bk2: 1664a 91748i bk3: 1664a 93161i bk4: 1664a 92609i bk5: 1664a 91983i bk6: 1664a 92512i bk7: 1664a 91741i bk8: 1536a 93302i bk9: 1536a 93761i bk10: 1536a 93355i bk11: 1536a 92956i bk12: 1536a 92395i bk13: 1536a 93516i bk14: 1536a 94044i bk15: 1536a 92536i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729553
Row_Buffer_Locality_read = 0.773750
Row_Buffer_Locality_write = 0.285153
Bank_Level_Parallism = 7.385066
Bank_Level_Parallism_Col = 5.204844
Bank_Level_Parallism_Ready = 2.438073
write_to_read_ratio_blp_rw_average = 0.369639
GrpLevelPara = 2.821627 

BW Util details:
bwutil = 0.301865 
total_CMD = 118543 
util_bw = 35784 
Wasted_Col = 20084 
Wasted_Row = 3779 
Idle = 58896 

BW Util Bottlenecks: 
RCDc_limit = 20114 
RCDWRc_limit = 7138 
WTRc_limit = 9404 
RTWc_limit = 36590 
CCDLc_limit = 14827 
rwq = 0 
CCDLc_limit_alone = 10770 
WTRc_limit_alone = 8444 
RTWc_limit_alone = 33493 

Commands details: 
total_CMD = 118543 
n_nop = 77696 
Read = 25600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10184 
n_act = 7612 
n_pre = 7596 
n_ref = 0 
n_req = 28146 
total_req = 35784 

Dual Bus Interface Util: 
issued_total_row = 15208 
issued_total_col = 35784 
Row_Bus_Util =  0.128291 
CoL_Bus_Util = 0.301865 
Either_Row_CoL_Bus_Util = 0.344575 
Issued_on_Two_Bus_Simul_Util = 0.085581 
issued_two_Eff = 0.248366 
queue_avg = 15.512531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.5125
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=118543 n_nop=77707 n_act=7607 n_pre=7591 n_ref_event=0 n_req=28148 n_rd=25600 n_rd_L2_A=0 n_write=0 n_wr_bk=10192 bw_util=0.3019
n_activity=63061 dram_eff=0.5676
bk0: 1664a 93675i bk1: 1664a 93394i bk2: 1664a 92503i bk3: 1664a 93222i bk4: 1664a 93754i bk5: 1664a 92017i bk6: 1664a 92754i bk7: 1664a 93623i bk8: 1536a 93950i bk9: 1536a 95077i bk10: 1536a 94287i bk11: 1536a 93704i bk12: 1536a 92436i bk13: 1536a 92958i bk14: 1536a 94050i bk15: 1536a 93220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729750
Row_Buffer_Locality_read = 0.774766
Row_Buffer_Locality_write = 0.277473
Bank_Level_Parallism = 7.196347
Bank_Level_Parallism_Col = 5.038909
Bank_Level_Parallism_Ready = 2.396318
write_to_read_ratio_blp_rw_average = 0.360668
GrpLevelPara = 2.777760 

BW Util details:
bwutil = 0.301933 
total_CMD = 118543 
util_bw = 35792 
Wasted_Col = 20142 
Wasted_Row = 3848 
Idle = 58761 

BW Util Bottlenecks: 
RCDc_limit = 20012 
RCDWRc_limit = 7119 
WTRc_limit = 9447 
RTWc_limit = 33356 
CCDLc_limit = 14072 
rwq = 0 
CCDLc_limit_alone = 10561 
WTRc_limit_alone = 8502 
RTWc_limit_alone = 30790 

Commands details: 
total_CMD = 118543 
n_nop = 77707 
Read = 25600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10192 
n_act = 7607 
n_pre = 7591 
n_ref = 0 
n_req = 28148 
total_req = 35792 

Dual Bus Interface Util: 
issued_total_row = 15198 
issued_total_col = 35792 
Row_Bus_Util =  0.128207 
CoL_Bus_Util = 0.301933 
Either_Row_CoL_Bus_Util = 0.344483 
Issued_on_Two_Bus_Simul_Util = 0.085657 
issued_two_Eff = 0.248653 
queue_avg = 14.852576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8526
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=118543 n_nop=77659 n_act=7594 n_pre=7578 n_ref_event=0 n_req=28146 n_rd=25600 n_rd_L2_A=0 n_write=0 n_wr_bk=10184 bw_util=0.3019
n_activity=63105 dram_eff=0.5671
bk0: 1664a 92129i bk1: 1664a 93703i bk2: 1664a 92529i bk3: 1664a 92402i bk4: 1664a 91456i bk5: 1664a 92537i bk6: 1664a 91766i bk7: 1664a 91728i bk8: 1536a 94434i bk9: 1536a 94263i bk10: 1536a 93593i bk11: 1536a 94245i bk12: 1536a 92881i bk13: 1536a 94704i bk14: 1536a 92792i bk15: 1536a 94117i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.730193
Row_Buffer_Locality_read = 0.775703
Row_Buffer_Locality_write = 0.272584
Bank_Level_Parallism = 7.229609
Bank_Level_Parallism_Col = 5.072515
Bank_Level_Parallism_Ready = 2.383048
write_to_read_ratio_blp_rw_average = 0.375536
GrpLevelPara = 2.782293 

BW Util details:
bwutil = 0.301865 
total_CMD = 118543 
util_bw = 35784 
Wasted_Col = 20729 
Wasted_Row = 3733 
Idle = 58297 

BW Util Bottlenecks: 
RCDc_limit = 19984 
RCDWRc_limit = 7132 
WTRc_limit = 9076 
RTWc_limit = 34722 
CCDLc_limit = 14596 
rwq = 0 
CCDLc_limit_alone = 10895 
WTRc_limit_alone = 8146 
RTWc_limit_alone = 31951 

Commands details: 
total_CMD = 118543 
n_nop = 77659 
Read = 25600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10184 
n_act = 7594 
n_pre = 7578 
n_ref = 0 
n_req = 28146 
total_req = 35784 

Dual Bus Interface Util: 
issued_total_row = 15172 
issued_total_col = 35784 
Row_Bus_Util =  0.127987 
CoL_Bus_Util = 0.301865 
Either_Row_CoL_Bus_Util = 0.344887 
Issued_on_Two_Bus_Simul_Util = 0.084965 
issued_two_Eff = 0.246356 
queue_avg = 15.284876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.2849
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=118543 n_nop=77778 n_act=7585 n_pre=7569 n_ref_event=0 n_req=28149 n_rd=25600 n_rd_L2_A=0 n_write=0 n_wr_bk=10196 bw_util=0.302
n_activity=63301 dram_eff=0.5655
bk0: 1664a 93031i bk1: 1664a 92508i bk2: 1664a 92296i bk3: 1664a 92116i bk4: 1664a 92691i bk5: 1664a 92209i bk6: 1664a 91319i bk7: 1664a 91946i bk8: 1536a 94112i bk9: 1536a 95690i bk10: 1536a 94067i bk11: 1536a 93580i bk12: 1536a 92845i bk13: 1536a 92937i bk14: 1536a 92837i bk15: 1536a 93460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.730541
Row_Buffer_Locality_read = 0.776094
Row_Buffer_Locality_write = 0.273048
Bank_Level_Parallism = 7.263428
Bank_Level_Parallism_Col = 5.157938
Bank_Level_Parallism_Ready = 2.455470
write_to_read_ratio_blp_rw_average = 0.362595
GrpLevelPara = 2.797511 

BW Util details:
bwutil = 0.301966 
total_CMD = 118543 
util_bw = 35796 
Wasted_Col = 20217 
Wasted_Row = 4178 
Idle = 58352 

BW Util Bottlenecks: 
RCDc_limit = 19399 
RCDWRc_limit = 7278 
WTRc_limit = 9985 
RTWc_limit = 33470 
CCDLc_limit = 14064 
rwq = 0 
CCDLc_limit_alone = 10408 
WTRc_limit_alone = 9032 
RTWc_limit_alone = 30767 

Commands details: 
total_CMD = 118543 
n_nop = 77778 
Read = 25600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10196 
n_act = 7585 
n_pre = 7569 
n_ref = 0 
n_req = 28149 
total_req = 35796 

Dual Bus Interface Util: 
issued_total_row = 15154 
issued_total_col = 35796 
Row_Bus_Util =  0.127835 
CoL_Bus_Util = 0.301966 
Either_Row_CoL_Bus_Util = 0.343884 
Issued_on_Two_Bus_Simul_Util = 0.085918 
issued_two_Eff = 0.249847 
queue_avg = 15.233890 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.2339
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=118543 n_nop=77720 n_act=7595 n_pre=7579 n_ref_event=0 n_req=28153 n_rd=25600 n_rd_L2_A=0 n_write=0 n_wr_bk=10212 bw_util=0.3021
n_activity=62984 dram_eff=0.5686
bk0: 1664a 92523i bk1: 1664a 93201i bk2: 1664a 93092i bk3: 1664a 92630i bk4: 1664a 92113i bk5: 1664a 92343i bk6: 1664a 92447i bk7: 1664a 91473i bk8: 1536a 94311i bk9: 1536a 94531i bk10: 1536a 94845i bk11: 1536a 94197i bk12: 1536a 93560i bk13: 1536a 93539i bk14: 1536a 93888i bk15: 1536a 93237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.730224
Row_Buffer_Locality_read = 0.775664
Row_Buffer_Locality_write = 0.274579
Bank_Level_Parallism = 7.221081
Bank_Level_Parallism_Col = 5.062071
Bank_Level_Parallism_Ready = 2.409248
write_to_read_ratio_blp_rw_average = 0.368291
GrpLevelPara = 2.782957 

BW Util details:
bwutil = 0.302101 
total_CMD = 118543 
util_bw = 35812 
Wasted_Col = 20399 
Wasted_Row = 3740 
Idle = 58592 

BW Util Bottlenecks: 
RCDc_limit = 19418 
RCDWRc_limit = 7339 
WTRc_limit = 9008 
RTWc_limit = 34220 
CCDLc_limit = 14233 
rwq = 0 
CCDLc_limit_alone = 10676 
WTRc_limit_alone = 8123 
RTWc_limit_alone = 31548 

Commands details: 
total_CMD = 118543 
n_nop = 77720 
Read = 25600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10212 
n_act = 7595 
n_pre = 7579 
n_ref = 0 
n_req = 28153 
total_req = 35812 

Dual Bus Interface Util: 
issued_total_row = 15174 
issued_total_col = 35812 
Row_Bus_Util =  0.128004 
CoL_Bus_Util = 0.302101 
Either_Row_CoL_Bus_Util = 0.344373 
Issued_on_Two_Bus_Simul_Util = 0.085733 
issued_two_Eff = 0.248953 
queue_avg = 15.055701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0557
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=118543 n_nop=77636 n_act=7617 n_pre=7601 n_ref_event=0 n_req=28151 n_rd=25600 n_rd_L2_A=0 n_write=0 n_wr_bk=10204 bw_util=0.302
n_activity=63175 dram_eff=0.5667
bk0: 1664a 92111i bk1: 1664a 93046i bk2: 1664a 92325i bk3: 1664a 92158i bk4: 1664a 92090i bk5: 1664a 91332i bk6: 1664a 91842i bk7: 1664a 92323i bk8: 1536a 94406i bk9: 1536a 93541i bk10: 1536a 94711i bk11: 1536a 93042i bk12: 1536a 93163i bk13: 1536a 93529i bk14: 1536a 93922i bk15: 1536a 93570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729423
Row_Buffer_Locality_read = 0.774805
Row_Buffer_Locality_write = 0.274010
Bank_Level_Parallism = 7.300090
Bank_Level_Parallism_Col = 5.127717
Bank_Level_Parallism_Ready = 2.449615
write_to_read_ratio_blp_rw_average = 0.366816
GrpLevelPara = 2.796912 

BW Util details:
bwutil = 0.302034 
total_CMD = 118543 
util_bw = 35804 
Wasted_Col = 20482 
Wasted_Row = 3676 
Idle = 58581 

BW Util Bottlenecks: 
RCDc_limit = 19952 
RCDWRc_limit = 7354 
WTRc_limit = 9997 
RTWc_limit = 34749 
CCDLc_limit = 14354 
rwq = 0 
CCDLc_limit_alone = 10595 
WTRc_limit_alone = 9032 
RTWc_limit_alone = 31955 

Commands details: 
total_CMD = 118543 
n_nop = 77636 
Read = 25600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10204 
n_act = 7617 
n_pre = 7601 
n_ref = 0 
n_req = 28151 
total_req = 35804 

Dual Bus Interface Util: 
issued_total_row = 15218 
issued_total_col = 35804 
Row_Bus_Util =  0.128375 
CoL_Bus_Util = 0.302034 
Either_Row_CoL_Bus_Util = 0.345082 
Issued_on_Two_Bus_Simul_Util = 0.085328 
issued_two_Eff = 0.247268 
queue_avg = 15.108762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.1088
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=118543 n_nop=77739 n_act=7595 n_pre=7579 n_ref_event=0 n_req=28152 n_rd=25600 n_rd_L2_A=0 n_write=0 n_wr_bk=10208 bw_util=0.3021
n_activity=63252 dram_eff=0.5661
bk0: 1664a 91106i bk1: 1664a 92926i bk2: 1664a 90732i bk3: 1664a 91871i bk4: 1664a 93139i bk5: 1664a 92266i bk6: 1664a 93252i bk7: 1664a 91964i bk8: 1536a 94062i bk9: 1536a 94431i bk10: 1536a 94068i bk11: 1536a 95067i bk12: 1536a 92829i bk13: 1536a 94178i bk14: 1536a 94315i bk15: 1536a 94149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.730215
Row_Buffer_Locality_read = 0.775898
Row_Buffer_Locality_write = 0.271944
Bank_Level_Parallism = 7.227804
Bank_Level_Parallism_Col = 5.108638
Bank_Level_Parallism_Ready = 2.399548
write_to_read_ratio_blp_rw_average = 0.368000
GrpLevelPara = 2.791470 

BW Util details:
bwutil = 0.302068 
total_CMD = 118543 
util_bw = 35808 
Wasted_Col = 20394 
Wasted_Row = 3911 
Idle = 58430 

BW Util Bottlenecks: 
RCDc_limit = 19713 
RCDWRc_limit = 7448 
WTRc_limit = 9150 
RTWc_limit = 35421 
CCDLc_limit = 14672 
rwq = 0 
CCDLc_limit_alone = 10789 
WTRc_limit_alone = 8175 
RTWc_limit_alone = 32513 

Commands details: 
total_CMD = 118543 
n_nop = 77739 
Read = 25600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10208 
n_act = 7595 
n_pre = 7579 
n_ref = 0 
n_req = 28152 
total_req = 35808 

Dual Bus Interface Util: 
issued_total_row = 15174 
issued_total_col = 35808 
Row_Bus_Util =  0.128004 
CoL_Bus_Util = 0.302068 
Either_Row_CoL_Bus_Util = 0.344213 
Issued_on_Two_Bus_Simul_Util = 0.085859 
issued_two_Eff = 0.249436 
queue_avg = 14.960183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.9602
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=118543 n_nop=77791 n_act=7591 n_pre=7575 n_ref_event=0 n_req=28154 n_rd=25600 n_rd_L2_A=0 n_write=0 n_wr_bk=10216 bw_util=0.3021
n_activity=63289 dram_eff=0.5659
bk0: 1664a 93109i bk1: 1664a 92715i bk2: 1664a 92436i bk3: 1664a 92085i bk4: 1664a 93417i bk5: 1664a 92723i bk6: 1664a 92453i bk7: 1664a 92048i bk8: 1536a 93958i bk9: 1536a 93350i bk10: 1536a 94266i bk11: 1536a 93907i bk12: 1536a 93035i bk13: 1536a 93106i bk14: 1536a 93854i bk15: 1536a 94472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.730376
Row_Buffer_Locality_read = 0.776133
Row_Buffer_Locality_write = 0.271731
Bank_Level_Parallism = 7.230715
Bank_Level_Parallism_Col = 5.108132
Bank_Level_Parallism_Ready = 2.448152
write_to_read_ratio_blp_rw_average = 0.368547
GrpLevelPara = 2.785826 

BW Util details:
bwutil = 0.302135 
total_CMD = 118543 
util_bw = 35816 
Wasted_Col = 20116 
Wasted_Row = 4077 
Idle = 58534 

BW Util Bottlenecks: 
RCDc_limit = 19456 
RCDWRc_limit = 7108 
WTRc_limit = 9599 
RTWc_limit = 32172 
CCDLc_limit = 13830 
rwq = 0 
CCDLc_limit_alone = 10234 
WTRc_limit_alone = 8673 
RTWc_limit_alone = 29502 

Commands details: 
total_CMD = 118543 
n_nop = 77791 
Read = 25600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10216 
n_act = 7591 
n_pre = 7575 
n_ref = 0 
n_req = 28154 
total_req = 35816 

Dual Bus Interface Util: 
issued_total_row = 15166 
issued_total_col = 35816 
Row_Bus_Util =  0.127937 
CoL_Bus_Util = 0.302135 
Either_Row_CoL_Bus_Util = 0.343774 
Issued_on_Two_Bus_Simul_Util = 0.086298 
issued_two_Eff = 0.251031 
queue_avg = 15.298347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.2983

========= L2 cache stats =========
L2_cache_bank[0]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 395, Reservation_fails = 4643
L2_cache_bank[1]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 410, Reservation_fails = 4576
L2_cache_bank[2]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 457, Reservation_fails = 5989
L2_cache_bank[3]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 440, Reservation_fails = 4805
L2_cache_bank[4]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 448, Reservation_fails = 4438
L2_cache_bank[5]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 441, Reservation_fails = 3324
L2_cache_bank[6]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 435, Reservation_fails = 4531
L2_cache_bank[7]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 420, Reservation_fails = 3871
L2_cache_bank[8]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 412, Reservation_fails = 4740
L2_cache_bank[9]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 396, Reservation_fails = 4176
L2_cache_bank[10]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 444, Reservation_fails = 5996
L2_cache_bank[11]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 465, Reservation_fails = 5657
L2_cache_bank[12]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 436, Reservation_fails = 5010
L2_cache_bank[13]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 433, Reservation_fails = 3315
L2_cache_bank[14]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 433, Reservation_fails = 4549
L2_cache_bank[15]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 415, Reservation_fails = 4605
L2_cache_bank[16]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 400, Reservation_fails = 4131
L2_cache_bank[17]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 417, Reservation_fails = 4815
L2_cache_bank[18]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 434, Reservation_fails = 5410
L2_cache_bank[19]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 473, Reservation_fails = 5226
L2_cache_bank[20]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 433, Reservation_fails = 4566
L2_cache_bank[21]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 437, Reservation_fails = 3783
L2_cache_bank[22]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 434, Reservation_fails = 3589
L2_cache_bank[23]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 405, Reservation_fails = 4365
L2_cache_bank[24]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 419, Reservation_fails = 4564
L2_cache_bank[25]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 417, Reservation_fails = 4821
L2_cache_bank[26]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 424, Reservation_fails = 5697
L2_cache_bank[27]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 440, Reservation_fails = 4856
L2_cache_bank[28]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 452, Reservation_fails = 4706
L2_cache_bank[29]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 406, Reservation_fails = 4149
L2_cache_bank[30]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 431, Reservation_fails = 3735
L2_cache_bank[31]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 392, Reservation_fails = 4143
L2_cache_bank[32]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 471, Reservation_fails = 6098
L2_cache_bank[33]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 479, Reservation_fails = 6087
L2_cache_bank[34]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 471, Reservation_fails = 5579
L2_cache_bank[35]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 476, Reservation_fails = 5842
L2_cache_bank[36]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 450, Reservation_fails = 5487
L2_cache_bank[37]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 431, Reservation_fails = 5186
L2_cache_bank[38]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 456, Reservation_fails = 4489
L2_cache_bank[39]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 478, Reservation_fails = 5743
L2_cache_bank[40]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 464, Reservation_fails = 6368
L2_cache_bank[41]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 487, Reservation_fails = 6043
L2_cache_bank[42]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 478, Reservation_fails = 5512
L2_cache_bank[43]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 476, Reservation_fails = 5422
L2_cache_bank[44]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 475, Reservation_fails = 4904
L2_cache_bank[45]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 449, Reservation_fails = 5562
L2_cache_bank[46]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 442, Reservation_fails = 5765
L2_cache_bank[47]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 470, Reservation_fails = 5612
L2_cache_bank[48]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 468, Reservation_fails = 6863
L2_cache_bank[49]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 477, Reservation_fails = 5861
L2_cache_bank[50]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 450, Reservation_fails = 5825
L2_cache_bank[51]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 473, Reservation_fails = 5632
L2_cache_bank[52]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 431, Reservation_fails = 5172
L2_cache_bank[53]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 459, Reservation_fails = 5559
L2_cache_bank[54]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 437, Reservation_fails = 5160
L2_cache_bank[55]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 465, Reservation_fails = 4651
L2_cache_bank[56]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 471, Reservation_fails = 6339
L2_cache_bank[57]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 485, Reservation_fails = 6087
L2_cache_bank[58]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 462, Reservation_fails = 4940
L2_cache_bank[59]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 483, Reservation_fails = 6713
L2_cache_bank[60]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 439, Reservation_fails = 5530
L2_cache_bank[61]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 452, Reservation_fails = 4705
L2_cache_bank[62]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 448, Reservation_fails = 5393
L2_cache_bank[63]: Access = 31360, Miss = 19072, Miss_rate = 0.608, Pending_hits = 470, Reservation_fails = 5195
L2_total_cache_accesses = 2007040
L2_total_cache_misses = 1220608
L2_total_cache_miss_rate = 0.6082
L2_total_cache_pending_hits = 28517
L2_total_cache_reservation_fails = 326105
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 757915
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28517
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 204800
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 326105
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 614400
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 100352
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 301056
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1605632
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 401408
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 326105
L2_cache_data_port_util = 0.080
L2_cache_fill_port_util = 0.081
average_pipeline_duty_cycle=7587.706543
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=75144
	Total FP Deocded Instructions=13056
	Total INT Deocded Instructions=58080
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=42246144
	Total FP Acesses=197376
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=221184
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3231744
	Total MEM Acesses=293376
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=9168
	Total REG Reads=7466496
	Total REG Writes=5409984
	Total NON REG=762624
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=75144
	Total FP Deocded Instructions=13056
	Total INT Deocded Instructions=58080
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=42246144
	Total FP Acesses=197376
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=221184
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3231744
	Total MEM Acesses=293376
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=9168
	Total REG Reads=7466496
	Total REG Writes=5428000
	Total NON REG=762624
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=75144
	Total FP Deocded Instructions=13056
	Total INT Deocded Instructions=58080
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=42246144
	Total FP Acesses=197376
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=221184
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3231744
	Total MEM Acesses=293376
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=9168
	Total REG Reads=7466496
	Total REG Writes=5426272
	Total NON REG=762624
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=75144
	Total FP Deocded Instructions=13056
	Total INT Deocded Instructions=58080
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=42246144
	Total FP Acesses=197376
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=221184
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3231744
	Total MEM Acesses=293376
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=9168
	Total REG Reads=7466496
	Total REG Writes=5429024
	Total NON REG=762624
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=75144
	Total FP Deocded Instructions=13056
	Total INT Deocded Instructions=58080
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=42246144
	Total FP Acesses=197376
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=221184
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3231744
	Total MEM Acesses=293376
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=9168
	Total REG Reads=7466496
	Total REG Writes=5420864
	Total NON REG=762624
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3624640
	Total NON REG=508416
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=75144
	Total FP Deocded Instructions=13056
	Total INT Deocded Instructions=58080
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=42246144
	Total FP Acesses=197376
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=221184
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3231744
	Total MEM Acesses=293376
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=9168
	Total REG Reads=7466496
	Total REG Writes=5409856
	Total NON REG=762624
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3615168
	Total NON REG=508416
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3619328
	Total NON REG=508416
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3630240
	Total NON REG=508416
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=75144
	Total FP Deocded Instructions=13056
	Total INT Deocded Instructions=58080
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=42246144
	Total FP Acesses=197376
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=221184
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3231744
	Total MEM Acesses=293376
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=9168
	Total REG Reads=7466496
	Total REG Writes=5428736
	Total NON REG=762624
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3626880
	Total NON REG=508416
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=75144
	Total FP Deocded Instructions=13056
	Total INT Deocded Instructions=58080
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=42246144
	Total FP Acesses=197376
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=221184
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3231744
	Total MEM Acesses=293376
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=9168
	Total REG Reads=7466496
	Total REG Writes=5429504
	Total NON REG=762624
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3627840
	Total NON REG=508416
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=75144
	Total FP Deocded Instructions=13056
	Total INT Deocded Instructions=58080
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=42246144
	Total FP Acesses=197376
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=221184
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3231744
	Total MEM Acesses=293376
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=9168
	Total REG Reads=7466496
	Total REG Writes=5421664
	Total NON REG=762624
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=75144
	Total FP Deocded Instructions=13056
	Total INT Deocded Instructions=58080
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=42246144
	Total FP Acesses=197376
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=221184
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3231744
	Total MEM Acesses=293376
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=9168
	Total REG Reads=7466496
	Total REG Writes=5411008
	Total NON REG=762624
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=75144
	Total FP Deocded Instructions=13056
	Total INT Deocded Instructions=58080
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=42246144
	Total FP Acesses=197376
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=221184
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3231744
	Total MEM Acesses=293376
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=9168
	Total REG Reads=7466496
	Total REG Writes=5413792
	Total NON REG=762624
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3630304
	Total NON REG=508416
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3628928
	Total NON REG=508416
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=75144
	Total FP Deocded Instructions=13056
	Total INT Deocded Instructions=58080
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=42246144
	Total FP Acesses=197376
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=221184
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3231744
	Total MEM Acesses=293376
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=9168
	Total REG Reads=7466496
	Total REG Writes=5412480
	Total NON REG=762624
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=75144
	Total FP Deocded Instructions=13056
	Total INT Deocded Instructions=58080
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=42246144
	Total FP Acesses=197376
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=221184
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3231744
	Total MEM Acesses=293376
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=9168
	Total REG Reads=7466496
	Total REG Writes=5413824
	Total NON REG=762624
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=75144
	Total FP Deocded Instructions=13056
	Total INT Deocded Instructions=58080
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=42246144
	Total FP Acesses=197376
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=221184
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3231744
	Total MEM Acesses=293376
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=9168
	Total REG Reads=7466496
	Total REG Writes=5420416
	Total NON REG=762624
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3619968
	Total NON REG=508416
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=75144
	Total FP Deocded Instructions=13056
	Total INT Deocded Instructions=58080
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=42246144
	Total FP Acesses=197376
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=221184
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3231744
	Total MEM Acesses=293376
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=9168
	Total REG Reads=7466496
	Total REG Writes=5427040
	Total NON REG=762624
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=75144
	Total FP Deocded Instructions=13056
	Total INT Deocded Instructions=58080
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=42246144
	Total FP Acesses=197376
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=221184
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3231744
	Total MEM Acesses=293376
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=9168
	Total REG Reads=7466496
	Total REG Writes=5411808
	Total NON REG=762624
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=75144
	Total FP Deocded Instructions=13056
	Total INT Deocded Instructions=58080
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=42246144
	Total FP Acesses=197376
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=221184
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3231744
	Total MEM Acesses=293376
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=9168
	Total REG Reads=7466496
	Total REG Writes=5415808
	Total NON REG=762624
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=75144
	Total FP Deocded Instructions=13056
	Total INT Deocded Instructions=58080
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=42246144
	Total FP Acesses=197376
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=221184
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3231744
	Total MEM Acesses=293376
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=9168
	Total REG Reads=7466496
	Total REG Writes=5422976
	Total NON REG=762624
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3618624
	Total NON REG=508416
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3615328
	Total NON REG=508416
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=75144
	Total FP Deocded Instructions=13056
	Total INT Deocded Instructions=58080
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=42246144
	Total FP Acesses=197376
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=221184
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3231744
	Total MEM Acesses=293376
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=9168
	Total REG Reads=7466496
	Total REG Writes=5419104
	Total NON REG=762624
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3626016
	Total NON REG=508416
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3626048
	Total NON REG=508416
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3618400
	Total NON REG=508416
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=75144
	Total FP Deocded Instructions=13056
	Total INT Deocded Instructions=58080
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=42246144
	Total FP Acesses=197376
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=221184
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3231744
	Total MEM Acesses=293376
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=9168
	Total REG Reads=7466496
	Total REG Writes=5428032
	Total NON REG=762624
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3623584
	Total NON REG=508416
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=75144
	Total FP Deocded Instructions=13056
	Total INT Deocded Instructions=58080
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=42246144
	Total FP Acesses=197376
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=221184
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3231744
	Total MEM Acesses=293376
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=9168
	Total REG Reads=7466496
	Total REG Writes=5428448
	Total NON REG=762624
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=75144
	Total FP Deocded Instructions=13056
	Total INT Deocded Instructions=58080
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=42246144
	Total FP Acesses=197376
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=221184
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3231744
	Total MEM Acesses=293376
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=9168
	Total REG Reads=7466496
	Total REG Writes=5420928
	Total NON REG=762624
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=75144
	Total FP Deocded Instructions=13056
	Total INT Deocded Instructions=58080
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=42246144
	Total FP Acesses=197376
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=221184
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3231744
	Total MEM Acesses=293376
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=9168
	Total REG Reads=7466496
	Total REG Writes=5416352
	Total NON REG=762624
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3621760
	Total NON REG=508416
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3622080
	Total NON REG=508416
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=75144
	Total FP Deocded Instructions=13056
	Total INT Deocded Instructions=58080
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=42246144
	Total FP Acesses=197376
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=221184
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3231744
	Total MEM Acesses=293376
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=9168
	Total REG Reads=7466496
	Total REG Writes=5430976
	Total NON REG=762624
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=75144
	Total FP Deocded Instructions=13056
	Total INT Deocded Instructions=58080
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=42246144
	Total FP Acesses=197376
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=221184
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3231744
	Total MEM Acesses=293376
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=9168
	Total REG Reads=7466496
	Total REG Writes=5420832
	Total NON REG=762624
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=75144
	Total FP Deocded Instructions=13056
	Total INT Deocded Instructions=58080
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=42246144
	Total FP Acesses=197376
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=221184
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3231744
	Total MEM Acesses=293376
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=9168
	Total REG Reads=7466496
	Total REG Writes=5425088
	Total NON REG=762624
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3619296
	Total NON REG=508416
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=75144
	Total FP Deocded Instructions=13056
	Total INT Deocded Instructions=58080
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=42246144
	Total FP Acesses=197376
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=221184
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3231744
	Total MEM Acesses=293376
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=9168
	Total REG Reads=7466496
	Total REG Writes=5427072
	Total NON REG=762624
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3618752
	Total NON REG=508416
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3623296
	Total NON REG=508416
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3624608
	Total NON REG=508416
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=75144
	Total FP Deocded Instructions=13056
	Total INT Deocded Instructions=58080
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=42246144
	Total FP Acesses=197376
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=221184
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3231744
	Total MEM Acesses=293376
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=9168
	Total REG Reads=7466496
	Total REG Writes=5414720
	Total NON REG=762624
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3623520
	Total NON REG=508416
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=75144
	Total FP Deocded Instructions=13056
	Total INT Deocded Instructions=58080
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=42246144
	Total FP Acesses=197376
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=221184
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3231744
	Total MEM Acesses=293376
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=9168
	Total REG Reads=7466496
	Total REG Writes=5430816
	Total NON REG=762624
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=75144
	Total FP Deocded Instructions=13056
	Total INT Deocded Instructions=58080
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=42246144
	Total FP Acesses=197376
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=221184
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3231744
	Total MEM Acesses=293376
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=9168
	Total REG Reads=7466496
	Total REG Writes=5424064
	Total NON REG=762624
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3625440
	Total NON REG=508416
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3624672
	Total NON REG=508416
core 54:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3626080
	Total NON REG=508416
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3629728
	Total NON REG=508416
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3626656
	Total NON REG=508416
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3622688
	Total NON REG=508416
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3625600
	Total NON REG=508416
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3623584
	Total NON REG=508416
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3613504
	Total NON REG=508416
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3626336
	Total NON REG=508416
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=75144
	Total FP Deocded Instructions=13056
	Total INT Deocded Instructions=58080
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=42246144
	Total FP Acesses=197376
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=221184
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3231744
	Total MEM Acesses=293376
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=9168
	Total REG Reads=7466496
	Total REG Writes=5432672
	Total NON REG=762624
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3620896
	Total NON REG=508416
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3625120
	Total NON REG=508416
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=75144
	Total FP Deocded Instructions=13056
	Total INT Deocded Instructions=58080
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=42246144
	Total FP Acesses=197376
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=221184
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3231744
	Total MEM Acesses=293376
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=9168
	Total REG Reads=7466496
	Total REG Writes=5420128
	Total NON REG=762624
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3624096
	Total NON REG=508416
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3624256
	Total NON REG=508416
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=75144
	Total FP Deocded Instructions=13056
	Total INT Deocded Instructions=58080
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=42246144
	Total FP Acesses=197376
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=221184
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3231744
	Total MEM Acesses=293376
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=9168
	Total REG Reads=7466496
	Total REG Writes=5418592
	Total NON REG=762624
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3625024
	Total NON REG=508416
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3629376
	Total NON REG=508416
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=75144
	Total FP Deocded Instructions=13056
	Total INT Deocded Instructions=58080
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=42246144
	Total FP Acesses=197376
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=221184
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3231744
	Total MEM Acesses=293376
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=9168
	Total REG Reads=7466496
	Total REG Writes=5426368
	Total NON REG=762624
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3627520
	Total NON REG=508416
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3630976
	Total NON REG=508416
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3634336
	Total NON REG=508416
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3622144
	Total NON REG=508416
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=75144
	Total FP Deocded Instructions=13056
	Total INT Deocded Instructions=58080
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=42246144
	Total FP Acesses=197376
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=221184
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3231744
	Total MEM Acesses=293376
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=9168
	Total REG Reads=7466496
	Total REG Writes=5423584
	Total NON REG=762624
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3628896
	Total NON REG=508416
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=75144
	Total FP Deocded Instructions=13056
	Total INT Deocded Instructions=58080
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=42246144
	Total FP Acesses=197376
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=221184
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3231744
	Total MEM Acesses=293376
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=9168
	Total REG Reads=7466496
	Total REG Writes=5424832
	Total NON REG=762624
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3626048
	Total NON REG=508416


==========Power Metrics -- Memory==========
Total memory controller accesses: 819200
Total memory controller reads: 819200
Total memory controller writes: 0
!!!Total Shared memory access: 488704
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 0
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 1605632
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 9447
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 401408
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 70024
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 1605632
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 401408
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 757915
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 28517
	Cache_stats[GLOBAL_ACC_R][MISS] = 204800
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 326105
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 614400
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 100352
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 301056
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 1605632
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 401408

icnt_total_pkts_mem_to_simt=2007040
icnt_total_pkts_simt_to_mem=2007040
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2007040
Req_Network_cycles = 157872
Req_Network_injected_packets_per_cycle =      12.7131 
Req_Network_conflicts_per_cycle =       9.4413
Req_Network_conflicts_per_cycle_util =      13.5228
Req_Bank_Level_Parallism =      18.2091
Req_Network_in_buffer_full_per_cycle =       0.5769
Req_Network_in_buffer_avg_util =      57.4491
Req_Network_out_buffer_full_per_cycle =       0.0480
Req_Network_out_buffer_avg_util =      21.7220

Reply_Network_injected_packets_num = 2007040
Reply_Network_cycles = 157872
Reply_Network_injected_packets_per_cycle =       12.7131
Reply_Network_conflicts_per_cycle =       24.4763
Reply_Network_conflicts_per_cycle_util =      32.9142
Reply_Bank_Level_Parallism =      17.0957
Reply_Network_in_buffer_full_per_cycle =       0.0020
Reply_Network_in_buffer_avg_util =      33.9420
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1589
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 19 min, 27 sec (1167 sec)
gpgpu_simulation_rate = 129460 (inst/sec)
gpgpu_simulation_rate = 135 (cycle/sec)
gpgpu_silicon_slowdown = 8385185x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
