<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::SIInstrInfo Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="classllvm_1_1SIInstrInfo-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::SIInstrInfo Class Reference<span class="mlabels"><span class="mlabel">final</span></span></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="SIInstrInfo_8h_source.html">Target/AMDGPU/SIInstrInfo.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::SIInstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1SIInstrInfo__inherit__graph.png" border="0" usemap="#llvm_1_1SIInstrInfo_inherit__map" alt="Inheritance graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::SIInstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1SIInstrInfo__coll__graph.png" border="0" usemap="#llvm_1_1SIInstrInfo_coll__map" alt="Collaboration graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:ade90146180a53b9d9edc077b933e70bb"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bb">TargetOperandFlags</a> { <br />
&#160;&#160;<a class="el" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba31e6af0765d85a29b3539b4b14a42998">MO_MASK</a> = 0xf, 
<a class="el" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbab9b475527cd46e49f6208722a1034e92">MO_NONE</a> = 0, 
<a class="el" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbae1cf0b40cb6ab32eca2bb094dbf01c87">MO_GOTPCREL</a> = 1, 
<a class="el" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbaf8bf104f053c930813dce1aa8b9f9f7c">MO_GOTPCREL32</a> = 2, 
<br />
&#160;&#160;<a class="el" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba2a19cea491a8770e242de4561299ee96">MO_GOTPCREL32_LO</a> = 2, 
<a class="el" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbad2a7a2d26258b290db9b195d021623a2">MO_GOTPCREL32_HI</a> = 3, 
<a class="el" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba563c4436cfc2d24b41acd1cfd4357977">MO_REL32</a> = 4, 
<a class="el" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba878d31fbae9344bcf4e0b9a8928f4107">MO_REL32_LO</a> = 4, 
<br />
&#160;&#160;<a class="el" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba5330b2c3f2242c9c700f91ae1372500e">MO_REL32_HI</a> = 5, 
<a class="el" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba4d206cbdcdd039cb05719c60fc873c89">MO_FAR_BRANCH_OFFSET</a> = 6, 
<a class="el" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbafe82a0bc03151bffd10d66929b1ed545">MO_ABS32_LO</a> = 8, 
<a class="el" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba3e9ced1912f545db50d64c7932e9ae72">MO_ABS32_HI</a> = 9
<br />
 }</td></tr>
<tr class="separator:ade90146180a53b9d9edc077b933e70bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a3fb468e3875bfa4c3c69d57a6eebbe17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a3fb468e3875bfa4c3c69d57a6eebbe17">buildExtractSubReg</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;SuperReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SuperRC, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SubIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SubRC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3fb468e3875bfa4c3c69d57a6eebbe17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac00c84cfc6dac484e038a2d4258933ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ac00c84cfc6dac484e038a2d4258933ef">buildExtractSubRegOrImm</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;SuperReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SuperRC, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SubIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SubRC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac00c84cfc6dac484e038a2d4258933ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe40d3ac1550829e52891bb120130ef5"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#afe40d3ac1550829e52891bb120130ef5">SIInstrInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST)</td></tr>
<tr class="separator:afe40d3ac1550829e52891bb120130ef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a362490a43ee948c5614e3b8385384257"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a362490a43ee948c5614e3b8385384257">getRegisterInfo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a362490a43ee948c5614e3b8385384257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec38ce9c3f2c358a93023edb399855d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#aec38ce9c3f2c358a93023edb399855d5">getSubtarget</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aec38ce9c3f2c358a93023edb399855d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64e3c3928f613445e6a6c1f3b1073744"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a64e3c3928f613445e6a6c1f3b1073744">isReallyTriviallyReMaterializable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a64e3c3928f613445e6a6c1f3b1073744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a857ec99c61bfc201bb60525234551102"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a857ec99c61bfc201bb60525234551102">isIgnorableUse</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a857ec99c61bfc201bb60525234551102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09ed4b8df3900d37518583f29bbb0144"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a09ed4b8df3900d37518583f29bbb0144">areLoadsFromSameBasePtr</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load0, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, int64_t &amp;Offset0, int64_t &amp;Offset1) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a09ed4b8df3900d37518583f29bbb0144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28183beb0c1d8ce3fcdbb11b26467b0d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a28183beb0c1d8ce3fcdbb11b26467b0d">getMemOperandsWithOffsetWidth</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LdSt, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt; &amp;BaseOps, int64_t &amp;<a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, bool &amp;OffsetIsScalable, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;Width, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> final</td></tr>
<tr class="separator:a28183beb0c1d8ce3fcdbb11b26467b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad34047d7a876baee37d1e4271f936e74"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ad34047d7a876baee37d1e4271f936e74">shouldClusterMemOps</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt; BaseOps1, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt; BaseOps2, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumLoads, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumBytes) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ad34047d7a876baee37d1e4271f936e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a185895a367f8cba1b465d6fd2a660fe7"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a185895a367f8cba1b465d6fd2a660fe7">shouldScheduleLoadsNear</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load0, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, int64_t Offset0, int64_t Offset1, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumLoads) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a185895a367f8cba1b465d6fd2a660fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3468d2a2ca1c2b1602a8088b314a40a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ac3468d2a2ca1c2b1602a8088b314a40a">copyPhysReg</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, bool KillSrc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ac3468d2a2ca1c2b1602a8088b314a40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fac55ed154a25a20608a5f71dc833c0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a9fac55ed154a25a20608a5f71dc833c0">materializeImmediate</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DestReg, int64_t <a class="el" href="classllvm_1_1Value.html">Value</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9fac55ed154a25a20608a5f71dc833c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6409b94615d6f974f7cea22ee2814862"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a6409b94615d6f974f7cea22ee2814862">getPreferredSelectRegClass</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Size) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6409b94615d6f974f7cea22ee2814862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acae141c2c150567424d8cc080976608e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#acae141c2c150567424d8cc080976608e">insertNE</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> <a class="el" href="classllvm_1_1Value.html">Value</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:acae141c2c150567424d8cc080976608e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad94f2f559486e50040a794798454f67f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ad94f2f559486e50040a794798454f67f">insertEQ</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> <a class="el" href="classllvm_1_1Value.html">Value</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad94f2f559486e50040a794798454f67f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1b876e5ef51615ffe027d180ea6c07f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ad1b876e5ef51615ffe027d180ea6c07f">storeRegToStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg, bool isKill, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ad1b876e5ef51615ffe027d180ea6c07f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a829e9621ba24a27ddaaccfb4b0f58308"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a829e9621ba24a27ddaaccfb4b0f58308">loadRegFromStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DestReg, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a829e9621ba24a27ddaaccfb4b0f58308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a864a107b54979b53706e9d88f51c07e3"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a864a107b54979b53706e9d88f51c07e3">expandPostRAPseudo</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a864a107b54979b53706e9d88f51c07e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8e9b54f022eddc33ee49305e85d6b7f"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ad8e9b54f022eddc33ee49305e85d6b7f">expandMovDPP64</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad8e9b54f022eddc33ee49305e85d6b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75ab509751b75f67128683efcbef3e71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a75ab509751b75f67128683efcbef3e71">getMovOpcode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a75ab509751b75f67128683efcbef3e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14d33066a44cffac139a9ab987c34c6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a14d33066a44cffac139a9ab987c34c6d">getIndirectRegWriteMovRelPseudo</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> VecSize, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> EltSize, bool IsSGPR) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a14d33066a44cffac139a9ab987c34c6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c6c099091f6e286415971cc7979316a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a2c6c099091f6e286415971cc7979316a">getIndirectGPRIDXPseudo</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> VecSize, bool IsIndirectSrc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a2c6c099091f6e286415971cc7979316a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee81828a7ba7ae3e86ed968067d671b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#aee81828a7ba7ae3e86ed968067d671b4">commuteOpcode</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aee81828a7ba7ae3e86ed968067d671b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfa6d240b967c15d0c6d925b87499b05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#abfa6d240b967c15d0c6d925b87499b05">commuteOpcode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abfa6d240b967c15d0c6d925b87499b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d85a4b5e2ddc4731835d9e0c55d4ae8"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a6d85a4b5e2ddc4731835d9e0c55d4ae8">findCommutedOpIndices</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;SrcOpIdx0, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;SrcOpIdx1) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a6d85a4b5e2ddc4731835d9e0c55d4ae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfadbbb64a5f40343313285156b65dc2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#acfadbbb64a5f40343313285156b65dc2">findCommutedOpIndices</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;SrcOpIdx0, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;SrcOpIdx1) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:acfadbbb64a5f40343313285156b65dc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6c11ec8de146c5e79bfd5dea3cfab01"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ad6c11ec8de146c5e79bfd5dea3cfab01">isBranchOffsetInRange</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> BranchOpc, int64_t BrOffset) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ad6c11ec8de146c5e79bfd5dea3cfab01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb4b6b90314d09d2b71e77d7127607c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#acb4b6b90314d09d2b71e77d7127607c9">getBranchDestBlock</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:acb4b6b90314d09d2b71e77d7127607c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5ef91f370e4eb770203cf33a176616a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ac5ef91f370e4eb770203cf33a176616a">hasDivergentBranch</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac5ef91f370e4eb770203cf33a176616a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return whether the block terminate with divergent branch.  <a href="classllvm_1_1SIInstrInfo.html#ac5ef91f370e4eb770203cf33a176616a">More...</a><br /></td></tr>
<tr class="separator:ac5ef91f370e4eb770203cf33a176616a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff3eb40a3be5c2fb6f804f1e5649fd57"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#aff3eb40a3be5c2fb6f804f1e5649fd57">insertIndirectBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;NewDestBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;RestoreBB, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, int64_t BrOffset, <a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aff3eb40a3be5c2fb6f804f1e5649fd57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96da06741a80bacedc0da0469394eff3"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a96da06741a80bacedc0da0469394eff3">analyzeBranchImpl</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, bool AllowModify) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a96da06741a80bacedc0da0469394eff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a324a232b4fdfd0993af2c0de8ab5a374"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a324a232b4fdfd0993af2c0de8ab5a374">analyzeBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, bool AllowModify=<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a324a232b4fdfd0993af2c0de8ab5a374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6a93ad1fcae43e09eb8a6d4c55d79ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ac6a93ad1fcae43e09eb8a6d4c55d79ca">removeBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> *BytesRemoved=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ac6a93ad1fcae43e09eb8a6d4c55d79ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad73e9b3e610bd8cac60e740a61fcf5bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ad73e9b3e610bd8cac60e740a61fcf5bf">insertBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> *BytesAdded=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ad73e9b3e610bd8cac60e740a61fcf5bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d8d351faef4293dcc8a164ce2f87d5c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a4d8d351faef4293dcc8a164ce2f87d5c">reverseBranchCondition</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a4d8d351faef4293dcc8a164ce2f87d5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf5805a583f1403b04347f8c0f5df005"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#acf5805a583f1403b04347f8c0f5df005">canInsertSelect</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="el" href="classllvm_1_1Register.html">Register</a> TrueReg, <a class="el" href="classllvm_1_1Register.html">Register</a> FalseReg, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;CondCycles, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;TrueCycles, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FalseCycles) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:acf5805a583f1403b04347f8c0f5df005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a953f3ddec823a0c7db75e73dbf550632"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a953f3ddec823a0c7db75e73dbf550632">insertSelect</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> TrueReg, <a class="el" href="classllvm_1_1Register.html">Register</a> FalseReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a953f3ddec823a0c7db75e73dbf550632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad88bfb92ca2f7d419adc7e6645406a7c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ad88bfb92ca2f7d419adc7e6645406a7c">insertVectorSelect</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> TrueReg, <a class="el" href="classllvm_1_1Register.html">Register</a> FalseReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad88bfb92ca2f7d419adc7e6645406a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86c872d6942793868e63eea201d0d8af"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a86c872d6942793868e63eea201d0d8af">analyzeCompare</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg2, int64_t &amp;CmpMask, int64_t &amp;CmpValue) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a86c872d6942793868e63eea201d0d8af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a241b0b6bb1961190125114fb88db4a27"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a241b0b6bb1961190125114fb88db4a27">optimizeCompareInstr</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;CmpInstr, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg2, int64_t CmpMask, int64_t CmpValue, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a241b0b6bb1961190125114fb88db4a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af724c54b41bc0a366bf3197f2855ce83"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#af724c54b41bc0a366bf3197f2855ce83">areMemAccessesTriviallyDisjoint</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIa, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIb) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:af724c54b41bc0a366bf3197f2855ce83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fe4716676c6cd66f5db59639fc63bc8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a4fe4716676c6cd66f5db59639fc63bc8">removeModOperands</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a4fe4716676c6cd66f5db59639fc63bc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23e6a2bae144c329c1291fce64db62af"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a23e6a2bae144c329c1291fce64db62af">FoldImmediate</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> final</td></tr>
<tr class="separator:a23e6a2bae144c329c1291fce64db62af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a671450d13848a2a6b079f214174efee0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a671450d13848a2a6b079f214174efee0">getMachineCSELookAheadLimit</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a671450d13848a2a6b079f214174efee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4445a2ce5876c120e2a6e6796edaf5c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ad4445a2ce5876c120e2a6e6796edaf5c">convertToThreeAddress</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ad4445a2ce5876c120e2a6e6796edaf5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe3f4df7c81b52adcd9a67f4c0937634"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#abe3f4df7c81b52adcd9a67f4c0937634">isSchedulingBoundary</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:abe3f4df7c81b52adcd9a67f4c0937634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87226bc5abee70cba380c80a150917e1"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a87226bc5abee70cba380c80a150917e1">isSALU</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a87226bc5abee70cba380c80a150917e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2cd816c352a41376b0e659e485e9ab0"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#aa2cd816c352a41376b0e659e485e9ab0">isVALU</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa2cd816c352a41376b0e659e485e9ab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba5b6e8b61c6dea0c9a2b710bc387464"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#aba5b6e8b61c6dea0c9a2b710bc387464">isVMEM</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aba5b6e8b61c6dea0c9a2b710bc387464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32ebd70b2428374bec760033a071ed77"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a32ebd70b2428374bec760033a071ed77">isSOP1</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a32ebd70b2428374bec760033a071ed77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1fc08ee7f9afef760e977c0d05ec1ad"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#aa1fc08ee7f9afef760e977c0d05ec1ad">isSOP2</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa1fc08ee7f9afef760e977c0d05ec1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3da5f49658f691382c762e246c183d09"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a3da5f49658f691382c762e246c183d09">isSOPC</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3da5f49658f691382c762e246c183d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a942451ddbfccce7cef5bd4ad5789f564"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a942451ddbfccce7cef5bd4ad5789f564">isSOPK</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a942451ddbfccce7cef5bd4ad5789f564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6b4c62a3fb13c8ee7c8fd227b004aa4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ae6b4c62a3fb13c8ee7c8fd227b004aa4">isSOPP</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae6b4c62a3fb13c8ee7c8fd227b004aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b5d90dd54abf16e6fc7dd6d229a89a2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a2b5d90dd54abf16e6fc7dd6d229a89a2">isPacked</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a2b5d90dd54abf16e6fc7dd6d229a89a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2d1485717248598c2a6ae6ca262e94e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#aa2d1485717248598c2a6ae6ca262e94e">isVOP1</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa2d1485717248598c2a6ae6ca262e94e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88be1c1d521b53193aeb82aac36b2342"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a88be1c1d521b53193aeb82aac36b2342">isVOP2</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a88be1c1d521b53193aeb82aac36b2342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47bb27735aca2ff82019bf9ed21632c9"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a47bb27735aca2ff82019bf9ed21632c9">isVOP3</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a47bb27735aca2ff82019bf9ed21632c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91182af2c28f7c3e0654a2c7d33150f4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a91182af2c28f7c3e0654a2c7d33150f4">isSDWA</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a91182af2c28f7c3e0654a2c7d33150f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60186bc8b94ad7c8cd4eb4d253ca906f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a60186bc8b94ad7c8cd4eb4d253ca906f">isVOPC</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a60186bc8b94ad7c8cd4eb4d253ca906f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa73d2c1e9830ef93cfc4355a334a3f49"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#aa73d2c1e9830ef93cfc4355a334a3f49">isMUBUF</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa73d2c1e9830ef93cfc4355a334a3f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4099cb524aff500420cd554be72e16d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ab4099cb524aff500420cd554be72e16d">isMTBUF</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab4099cb524aff500420cd554be72e16d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c774e0a392ba6bd21225cb9439d15eb"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a0c774e0a392ba6bd21225cb9439d15eb">isSMRD</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0c774e0a392ba6bd21225cb9439d15eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c6831e85182fd706818bd9196f8604a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a6c6831e85182fd706818bd9196f8604a">isBufferSMRD</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6c6831e85182fd706818bd9196f8604a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e53bd5414e49ae1835daca35246337e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a6e53bd5414e49ae1835daca35246337e">isDS</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6e53bd5414e49ae1835daca35246337e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4b208f7f6a759e6572b26d8b9ebb435"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#aa4b208f7f6a759e6572b26d8b9ebb435">isAlwaysGDS</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa4b208f7f6a759e6572b26d8b9ebb435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae972e1a9bfca78b705492eca0fa93c21"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ae972e1a9bfca78b705492eca0fa93c21">isMIMG</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae972e1a9bfca78b705492eca0fa93c21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5224ad33a1e97bad70c72d6fd61728a9"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a5224ad33a1e97bad70c72d6fd61728a9">isGather4</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a5224ad33a1e97bad70c72d6fd61728a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a248ac957da40daa5249681573066b693"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a248ac957da40daa5249681573066b693">isSegmentSpecificFLAT</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a248ac957da40daa5249681573066b693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0213035c0c8aafb9c83ccab262d2e84f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a0213035c0c8aafb9c83ccab262d2e84f">isFLATGlobal</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0213035c0c8aafb9c83ccab262d2e84f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a106115f2e43839ccbb8304f38cc33ef6"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a106115f2e43839ccbb8304f38cc33ef6">isFLATScratch</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a106115f2e43839ccbb8304f38cc33ef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a585c7de40f618667f419b94928255632"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a585c7de40f618667f419b94928255632">isFLAT</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a585c7de40f618667f419b94928255632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca118bcab72fa2bdc9d3f21c5f0892ba"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#aca118bcab72fa2bdc9d3f21c5f0892ba">isEXP</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aca118bcab72fa2bdc9d3f21c5f0892ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74a57155f2a7f277616abc8e72a26d4e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a74a57155f2a7f277616abc8e72a26d4e">isAtomicNoRet</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a74a57155f2a7f277616abc8e72a26d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a398ffd28d7b40e800b2b394a332e8f1b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a398ffd28d7b40e800b2b394a332e8f1b">isAtomicRet</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a398ffd28d7b40e800b2b394a332e8f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e3240800d3a7421ad0a66117d1427e5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a0e3240800d3a7421ad0a66117d1427e5">isAtomic</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0e3240800d3a7421ad0a66117d1427e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac480fbed83b389892dac3700ebc2a228"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ac480fbed83b389892dac3700ebc2a228">isWQM</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac480fbed83b389892dac3700ebc2a228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab50cfc49b7fd5dcd5797fd5c2e528092"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ab50cfc49b7fd5dcd5797fd5c2e528092">isDisableWQM</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab50cfc49b7fd5dcd5797fd5c2e528092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e525d2b10c6f432c4ee58dcba3a95c5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a1e525d2b10c6f432c4ee58dcba3a95c5">isVGPRSpill</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1e525d2b10c6f432c4ee58dcba3a95c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96ee73177af6a48c7ce8c098c6a9cb19"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a96ee73177af6a48c7ce8c098c6a9cb19">isSGPRSpill</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a96ee73177af6a48c7ce8c098c6a9cb19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7b97d5468dc585811f9ee483258e74b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ad7b97d5468dc585811f9ee483258e74b">isDPP</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad7b97d5468dc585811f9ee483258e74b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e42e66a4042bf3ca2b5feccc17a9f0f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a9e42e66a4042bf3ca2b5feccc17a9f0f">isTRANS</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9e42e66a4042bf3ca2b5feccc17a9f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8a4ed2583bd6448a049175c27b0f6c4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ac8a4ed2583bd6448a049175c27b0f6c4">isVOP3P</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac8a4ed2583bd6448a049175c27b0f6c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbb482928f89d29ad3f81f61cc6631e6"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#abbb482928f89d29ad3f81f61cc6631e6">isVINTRP</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abbb482928f89d29ad3f81f61cc6631e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a657f9370200aef683a600a5050624e6b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a657f9370200aef683a600a5050624e6b">isMAI</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a657f9370200aef683a600a5050624e6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4066528dcb90837f8f1c5c69ce14a6f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ab4066528dcb90837f8f1c5c69ce14a6f">isWMMA</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab4066528dcb90837f8f1c5c69ce14a6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4af1ed9673e6fd142b364ce35a925e03"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a4af1ed9673e6fd142b364ce35a925e03">isDOT</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a4af1ed9673e6fd142b364ce35a925e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a102a3360ca127a95fa27ce5bd43b2089"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a102a3360ca127a95fa27ce5bd43b2089">isLDSDIR</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a102a3360ca127a95fa27ce5bd43b2089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2ff9e192390622fadf2d0a9e5ef0326"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ad2ff9e192390622fadf2d0a9e5ef0326">isVINTERP</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad2ff9e192390622fadf2d0a9e5ef0326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a312ac0ddaff5ba3b2b36278f1cf224e0"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a312ac0ddaff5ba3b2b36278f1cf224e0">sopkIsZext</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a312ac0ddaff5ba3b2b36278f1cf224e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc3c9e158c4e62a5330d07d74b49570d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#abc3c9e158c4e62a5330d07d74b49570d">isScalarStore</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abc3c9e158c4e62a5330d07d74b49570d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4415862e701263a670bb75582cd42764"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a4415862e701263a670bb75582cd42764">isFixedSize</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a4415862e701263a670bb75582cd42764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9b02e48dc93169ab00bccabbc6b4b72"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ae9b02e48dc93169ab00bccabbc6b4b72">hasFPClamp</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae9b02e48dc93169ab00bccabbc6b4b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12dd3d67cb6eaad5443d1d2bf367e8f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a12dd3d67cb6eaad5443d1d2bf367e8f0">getClampMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a12dd3d67cb6eaad5443d1d2bf367e8f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea2f43a12c41999677d0c4091c34d317"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#aea2f43a12c41999677d0c4091c34d317">usesFPDPRounding</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aea2f43a12c41999677d0c4091c34d317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7146fde75e8d02adcab5d5dc553ee954"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a7146fde75e8d02adcab5d5dc553ee954">isFPAtomic</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a7146fde75e8d02adcab5d5dc553ee954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6ea5d87214dc42f15929ac6d1283d8c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ad6ea5d87214dc42f15929ac6d1283d8c">doesNotReadTiedSource</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad6ea5d87214dc42f15929ac6d1283d8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbf7fd6ca838658494b35472858597c9"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#abbf7fd6ca838658494b35472858597c9">isVGPRCopy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abbf7fd6ca838658494b35472858597c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12bfd4ca919a2fdb6f1c03d5c2859e54"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a12bfd4ca919a2fdb6f1c03d5c2859e54">hasVGPRUses</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a12bfd4ca919a2fdb6f1c03d5c2859e54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd85372be31eb6cd26e75c961e2ca5fa"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#acd85372be31eb6cd26e75c961e2ca5fa">hasUnwantedEffectsWhenEXECEmpty</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acd85372be31eb6cd26e75c961e2ca5fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether we must prevent this instruction from executing with EXEC = 0.  <a href="classllvm_1_1SIInstrInfo.html#acd85372be31eb6cd26e75c961e2ca5fa">More...</a><br /></td></tr>
<tr class="separator:acd85372be31eb6cd26e75c961e2ca5fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4705aea7dab2a011b09f6036a49087c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ad4705aea7dab2a011b09f6036a49087c">mayReadEXEC</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad4705aea7dab2a011b09f6036a49087c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the instruction could potentially depend on the value of exec.  <a href="classllvm_1_1SIInstrInfo.html#ad4705aea7dab2a011b09f6036a49087c">More...</a><br /></td></tr>
<tr class="separator:ad4705aea7dab2a011b09f6036a49087c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0480d6290cd95e40641f2af7a18fb764"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Imm) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0480d6290cd95e40641f2af7a18fb764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a336018566d16df6c9592feb6e4e40e0b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a336018566d16df6c9592feb6e4e40e0b">isInlineConstant</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APFloat.html">APFloat</a> &amp;Imm) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a336018566d16df6c9592feb6e4e40e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10caa873ff6bab070fa0217d5402267b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a10caa873ff6bab070fa0217d5402267b">isInlineConstant</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO, uint8_t OperandType) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a10caa873ff6bab070fa0217d5402267b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a937968cca64524eb49e6b3ae31398da7"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a937968cca64524eb49e6b3ae31398da7">isInlineConstant</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;OpInfo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a937968cca64524eb49e6b3ae31398da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a601c42a582df16aaa8a045ec741ebe4a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a601c42a582df16aaa8a045ec741ebe4a">isInlineConstant</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;UseMO, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;DefMO) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a601c42a582df16aaa8a045ec741ebe4a"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code>returns</code> true if <code>UseMO</code> is substituted with <code>DefMO</code> in <code>MI</code> it would be an inline immediate.  <a href="classllvm_1_1SIInstrInfo.html#a601c42a582df16aaa8a045ec741ebe4a">More...</a><br /></td></tr>
<tr class="separator:a601c42a582df16aaa8a045ec741ebe4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8199afaa2a1a1d226a09ad721ed956c1"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a8199afaa2a1a1d226a09ad721ed956c1">isInlineConstant</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OpIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8199afaa2a1a1d226a09ad721ed956c1"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code>returns</code> true if the operand <code>OpIdx</code> in <code>MI</code> is a valid inline immediate.  <a href="classllvm_1_1SIInstrInfo.html#a8199afaa2a1a1d226a09ad721ed956c1">More...</a><br /></td></tr>
<tr class="separator:a8199afaa2a1a1d226a09ad721ed956c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4e476239af2c0fd428aa3daec3b3672"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ae4e476239af2c0fd428aa3daec3b3672">isInlineConstant</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OpIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae4e476239af2c0fd428aa3daec3b3672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47667f6ac9bbf55b4aa5442354af468d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a47667f6ac9bbf55b4aa5442354af468d">isInlineConstant</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a47667f6ac9bbf55b4aa5442354af468d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a835ce544e7ae111f1889501136ea6b3d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a835ce544e7ae111f1889501136ea6b3d">isImmOperandLegal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OpNo, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a835ce544e7ae111f1889501136ea6b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71b55958d73cd9fa8c5a32f5a6ac5a4c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a71b55958d73cd9fa8c5a32f5a6ac5a4c">hasVALU32BitEncoding</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a71b55958d73cd9fa8c5a32f5a6ac5a4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this 64-bit VALU instruction has a 32-bit encoding.  <a href="classllvm_1_1SIInstrInfo.html#a71b55958d73cd9fa8c5a32f5a6ac5a4c">More...</a><br /></td></tr>
<tr class="separator:a71b55958d73cd9fa8c5a32f5a6ac5a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f6067626e3318b8569835d83acbd92e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a1f6067626e3318b8569835d83acbd92e">usesConstantBus</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;OpInfo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1f6067626e3318b8569835d83acbd92e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if this operand uses the constant bus.  <a href="classllvm_1_1SIInstrInfo.html#a1f6067626e3318b8569835d83acbd92e">More...</a><br /></td></tr>
<tr class="separator:a1f6067626e3318b8569835d83acbd92e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a479dd1c44dc19d46f04837f4da7ce325"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a479dd1c44dc19d46f04837f4da7ce325">hasModifiers</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a479dd1c44dc19d46f04837f4da7ce325"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this instruction has any modifiers.  <a href="classllvm_1_1SIInstrInfo.html#a479dd1c44dc19d46f04837f4da7ce325">More...</a><br /></td></tr>
<tr class="separator:a479dd1c44dc19d46f04837f4da7ce325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea349efd44508e36429de592f1437b14"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#aea349efd44508e36429de592f1437b14">hasModifiersSet</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OpName) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aea349efd44508e36429de592f1437b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afff49d92e227fa12fc068d203a22bd15"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#afff49d92e227fa12fc068d203a22bd15">hasAnyModifiersSet</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:afff49d92e227fa12fc068d203a22bd15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae844768b9501609ab55c31b3c4f6ea5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#aae844768b9501609ab55c31b3c4f6ea5">canShrink</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aae844768b9501609ab55c31b3c4f6ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31aa4c781d7a65b275b3de1882180675"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a31aa4c781d7a65b275b3de1882180675">buildShrunkInst</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NewOpcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a31aa4c781d7a65b275b3de1882180675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab92b353cd5e64914fd35af38bb31e61b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ab92b353cd5e64914fd35af38bb31e61b">verifyInstruction</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &amp;ErrInfo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ab92b353cd5e64914fd35af38bb31e61b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac498c193dd1d1e364aa8e9b640f72826"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ac498c193dd1d1e364aa8e9b640f72826">getVALUOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac498c193dd1d1e364aa8e9b640f72826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d38ae4f1dfa5ec71b0f78fab996425b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a7d38ae4f1dfa5ec71b0f78fab996425b">getOpRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OpNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7d38ae4f1dfa5ec71b0f78fab996425b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the correct register class for <code>OpNo</code>.  <a href="classllvm_1_1SIInstrInfo.html#a7d38ae4f1dfa5ec71b0f78fab996425b">More...</a><br /></td></tr>
<tr class="separator:a7d38ae4f1dfa5ec71b0f78fab996425b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0df02605d5e00cad00c3b7f4aef3aa14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a0df02605d5e00cad00c3b7f4aef3aa14">getOpSize</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OpNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0df02605d5e00cad00c3b7f4aef3aa14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the size in bytes of the operand OpNo on the given.  <a href="classllvm_1_1SIInstrInfo.html#a0df02605d5e00cad00c3b7f4aef3aa14">More...</a><br /></td></tr>
<tr class="separator:a0df02605d5e00cad00c3b7f4aef3aa14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9190a9fa370b0c81005613f21afed7d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a9190a9fa370b0c81005613f21afed7d7">getOpSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OpNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9190a9fa370b0c81005613f21afed7d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">This form should usually be preferred since it handles operands with unknown register classes.  <a href="classllvm_1_1SIInstrInfo.html#a9190a9fa370b0c81005613f21afed7d7">More...</a><br /></td></tr>
<tr class="separator:a9190a9fa370b0c81005613f21afed7d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cb529d6108d5dfdf8479ac3b03c9812"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a4cb529d6108d5dfdf8479ac3b03c9812">legalizeOpWithMove</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OpIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4cb529d6108d5dfdf8479ac3b03c9812"><td class="mdescLeft">&#160;</td><td class="mdescRight">Legalize the <code>OpIndex</code> operand of this instruction by inserting a MOV.  <a href="classllvm_1_1SIInstrInfo.html#a4cb529d6108d5dfdf8479ac3b03c9812">More...</a><br /></td></tr>
<tr class="separator:a4cb529d6108d5dfdf8479ac3b03c9812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7ee4c22ed353efa8afd9ea35e4af06f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#af7ee4c22ed353efa8afd9ea35e4af06f">isOperandLegal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OpIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af7ee4c22ed353efa8afd9ea35e4af06f"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> if <code>MO</code> is a legal operand if it was the <code>OpIdx</code> Operand for <code>MI</code>.  <a href="classllvm_1_1SIInstrInfo.html#af7ee4c22ed353efa8afd9ea35e4af06f">More...</a><br /></td></tr>
<tr class="separator:af7ee4c22ed353efa8afd9ea35e4af06f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d9b286b0c8c32ae52faedcc2a6130a7"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a3d9b286b0c8c32ae52faedcc2a6130a7">isLegalVSrcOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;OpInfo, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3d9b286b0c8c32ae52faedcc2a6130a7"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> if <code>MO</code> would be a valid operand for the given operand definition <code>OpInfo</code>.  <a href="classllvm_1_1SIInstrInfo.html#a3d9b286b0c8c32ae52faedcc2a6130a7">More...</a><br /></td></tr>
<tr class="separator:a3d9b286b0c8c32ae52faedcc2a6130a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abecccbf97c3a9d0be384e6c639fcf2dc"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#abecccbf97c3a9d0be384e6c639fcf2dc">isLegalRegOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;OpInfo, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:abecccbf97c3a9d0be384e6c639fcf2dc"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> if <code>MO</code> (a register operand) is a legal register for the given operand description.  <a href="classllvm_1_1SIInstrInfo.html#abecccbf97c3a9d0be384e6c639fcf2dc">More...</a><br /></td></tr>
<tr class="separator:abecccbf97c3a9d0be384e6c639fcf2dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76f877e67f5943b857f8976d4a289848"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a76f877e67f5943b857f8976d4a289848">legalizeOperandsVOP2</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a76f877e67f5943b857f8976d4a289848"><td class="mdescLeft">&#160;</td><td class="mdescRight">Legalize operands in <code>MI</code> by either commuting it or inserting a copy of src1.  <a href="classllvm_1_1SIInstrInfo.html#a76f877e67f5943b857f8976d4a289848">More...</a><br /></td></tr>
<tr class="separator:a76f877e67f5943b857f8976d4a289848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0673c8aeb9b580e1be469133adba37e5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a0673c8aeb9b580e1be469133adba37e5">legalizeOperandsVOP3</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0673c8aeb9b580e1be469133adba37e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fix operands in <code>MI</code> to satisfy constant bus requirements.  <a href="classllvm_1_1SIInstrInfo.html#a0673c8aeb9b580e1be469133adba37e5">More...</a><br /></td></tr>
<tr class="separator:a0673c8aeb9b580e1be469133adba37e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46f8aeadd124344d2708f5941a62e1b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a46f8aeadd124344d2708f5941a62e1b1">readlaneVGPRToSGPR</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a46f8aeadd124344d2708f5941a62e1b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copy a value from a VGPR (<code>SrcReg</code>) to SGPR.  <a href="classllvm_1_1SIInstrInfo.html#a46f8aeadd124344d2708f5941a62e1b1">More...</a><br /></td></tr>
<tr class="separator:a46f8aeadd124344d2708f5941a62e1b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5c2911f44ee301ccf57ae61b7915b5a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ad5c2911f44ee301ccf57ae61b7915b5a">legalizeOperandsSMRD</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad5c2911f44ee301ccf57ae61b7915b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23855b574f5790880e0cdfc2b6b39aad"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a23855b574f5790880e0cdfc2b6b39aad">legalizeOperandsFLAT</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a23855b574f5790880e0cdfc2b6b39aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31612a0bf935add36f82065133267d4a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a31612a0bf935add36f82065133267d4a">legalizeGenericOperand</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;InsertMBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC, <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Op, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a31612a0bf935add36f82065133267d4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09787033a63326e79a0d1445d3e0de13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a09787033a63326e79a0d1445d3e0de13">legalizeOperands</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *MDT=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a09787033a63326e79a0d1445d3e0de13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Legalize all operands in this instruction.  <a href="classllvm_1_1SIInstrInfo.html#a09787033a63326e79a0d1445d3e0de13">More...</a><br /></td></tr>
<tr class="separator:a09787033a63326e79a0d1445d3e0de13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac786791624fc85886f2db5c5e0601f1b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ac786791624fc85886f2db5c5e0601f1b">moveFlatAddrToVGPR</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac786791624fc85886f2db5c5e0601f1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Change SADDR form of a FLAT <code>Inst</code> to its VADDR form if saddr operand was moved to VGPR.  <a href="classllvm_1_1SIInstrInfo.html#ac786791624fc85886f2db5c5e0601f1b">More...</a><br /></td></tr>
<tr class="separator:ac786791624fc85886f2db5c5e0601f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c55e5649ff9412a08e823c28ee00b37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a2c55e5649ff9412a08e823c28ee00b37">moveToVALU</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *MDT=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2c55e5649ff9412a08e823c28ee00b37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Replace this instruction's opcode with the equivalent VALU opcode.  <a href="classllvm_1_1SIInstrInfo.html#a2c55e5649ff9412a08e823c28ee00b37">More...</a><br /></td></tr>
<tr class="separator:a2c55e5649ff9412a08e823c28ee00b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8e550107fa28c8e3869a5b28dad59b9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ad8e550107fa28c8e3869a5b28dad59b9">insertNoop</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ad8e550107fa28c8e3869a5b28dad59b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35a34ad93d12d742710032a33f3ecb57"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a35a34ad93d12d742710032a33f3ecb57">insertNoops</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Quantity) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a35a34ad93d12d742710032a33f3ecb57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d04c20f5631c0950af280cb294db89d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a2d04c20f5631c0950af280cb294db89d">insertReturn</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a2d04c20f5631c0950af280cb294db89d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61297a04e9cd91c9658b9affecdd9797"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OperandName) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a61297a04e9cd91c9658b9affecdd9797"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the operand named <code>Op</code>.  <a href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">More...</a><br /></td></tr>
<tr class="separator:a61297a04e9cd91c9658b9affecdd9797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46dc81bfb344b8a33cf8a3eb0da9cd55"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a46dc81bfb344b8a33cf8a3eb0da9cd55">getNamedOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OpName) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a46dc81bfb344b8a33cf8a3eb0da9cd55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2594ff53aaaa639014fafa681a4046ba"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a2594ff53aaaa639014fafa681a4046ba">getNamedImmOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OpName) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2594ff53aaaa639014fafa681a4046ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get required immediate operand.  <a href="classllvm_1_1SIInstrInfo.html#a2594ff53aaaa639014fafa681a4046ba">More...</a><br /></td></tr>
<tr class="separator:a2594ff53aaaa639014fafa681a4046ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10a8333f33c54fcb73d4f41ee264ce8e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a10a8333f33c54fcb73d4f41ee264ce8e">getDefaultRsrcDataFormat</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a10a8333f33c54fcb73d4f41ee264ce8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0c31a9fd43cc1a320582913a2f27ece"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#af0c31a9fd43cc1a320582913a2f27ece">getScratchRsrcWords23</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af0c31a9fd43cc1a320582913a2f27ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a975ccb82baef08d83e403c8818c52db8"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a975ccb82baef08d83e403c8818c52db8">isLowLatencyInstruction</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a975ccb82baef08d83e403c8818c52db8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c2569a20f3cd4919625f6409b53d657"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a4c2569a20f3cd4919625f6409b53d657">isHighLatencyDef</a> (<a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Opc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a4c2569a20f3cd4919625f6409b53d657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab15461b62340553d2246296826167082"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ab15461b62340553d2246296826167082">getMCOpcodeFromPseudo</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab15461b62340553d2246296826167082"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the descriptor of the target-specific machine instruction that corresponds to the specified pseudo or native opcode.  <a href="classllvm_1_1SIInstrInfo.html#ab15461b62340553d2246296826167082">More...</a><br /></td></tr>
<tr class="separator:ab15461b62340553d2246296826167082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb5a8099c7351303ef337ec57d5e8e24"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#afb5a8099c7351303ef337ec57d5e8e24">isStackAccess</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:afb5a8099c7351303ef337ec57d5e8e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75d714113557721ffd5bd3d06dc79642"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a75d714113557721ffd5bd3d06dc79642">isSGPRStackAccess</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a75d714113557721ffd5bd3d06dc79642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab92f90456dfda18d91d3531204e5cc33"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ab92f90456dfda18d91d3531204e5cc33">isLoadFromStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ab92f90456dfda18d91d3531204e5cc33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a819579880816f46644139609f4de8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a1a819579880816f46644139609f4de8c">isStoreToStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a1a819579880816f46644139609f4de8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31d7b26c45988dda37e32395313029eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a31d7b26c45988dda37e32395313029eb">getInstBundleSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a31d7b26c45988dda37e32395313029eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ced2d6b15f87f297ec231c753e624e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a0ced2d6b15f87f297ec231c753e624e6">getInstSizeInBytes</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a0ced2d6b15f87f297ec231c753e624e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16c0128051315d3d5cc1f32047c7449c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a16c0128051315d3d5cc1f32047c7449c">mayAccessFlatAddressSpace</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a16c0128051315d3d5cc1f32047c7449c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a7deb17cce3406bd32958ed7b234d89"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a0a7deb17cce3406bd32958ed7b234d89">isNonUniformBranchInstr</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Instr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0a7deb17cce3406bd32958ed7b234d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac52fb1cbf5beca84fddfdfe48e7e3133"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ac52fb1cbf5beca84fddfdfe48e7e3133">convertNonUniformIfRegion</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *IfEntry, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *IfEnd) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac52fb1cbf5beca84fddfdfe48e7e3133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8762c11a12f1ce6910169c87c7ffbc06"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a8762c11a12f1ce6910169c87c7ffbc06">convertNonUniformLoopRegion</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *LoopEntry, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *LoopEnd) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a8762c11a12f1ce6910169c87c7ffbc06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af346776aba97ebc30be21629ac0eadb9"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#af346776aba97ebc30be21629ac0eadb9">decomposeMachineOperandsTargetFlags</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> TF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:af346776aba97ebc30be21629ac0eadb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb7d43f6cef90b6a7954a38c64fd31d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char * &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#abb7d43f6cef90b6a7954a38c64fd31d6">getSerializableTargetIndices</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:abb7d43f6cef90b6a7954a38c64fd31d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bb14a9b3b3a3886cead6fd320980b3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char * &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a1bb14a9b3b3a3886cead6fd320980b3a">getSerializableDirectMachineOperandTargetFlags</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a1bb14a9b3b3a3886cead6fd320980b3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2a37b361832888b7decb77cfdf3d465"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char * &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ad2a37b361832888b7decb77cfdf3d465">getSerializableMachineMemOperandTargetFlags</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ad2a37b361832888b7decb77cfdf3d465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab56dfc46c9da130d7a7e06d7d6588164"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ab56dfc46c9da130d7a7e06d7d6588164">CreateTargetPostRAHazardRecognizer</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *II, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ab56dfc46c9da130d7a7e06d7d6588164"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is used by the post-RA scheduler (SchedulePostRAList.cpp).  <a href="classllvm_1_1SIInstrInfo.html#ab56dfc46c9da130d7a7e06d7d6588164">More...</a><br /></td></tr>
<tr class="separator:ab56dfc46c9da130d7a7e06d7d6588164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec04a6eb6586a960ecd2e9210cac2952"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#aec04a6eb6586a960ecd2e9210cac2952">CreateTargetPostRAHazardRecognizer</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:aec04a6eb6586a960ecd2e9210cac2952"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is the hazard recognizer used at -O0 by the PostRAHazardRecognizer pass.  <a href="classllvm_1_1SIInstrInfo.html#aec04a6eb6586a960ecd2e9210cac2952">More...</a><br /></td></tr>
<tr class="separator:aec04a6eb6586a960ecd2e9210cac2952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ab6232188433548694ea1a9a98d542f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a4ab6232188433548694ea1a9a98d542f">CreateTargetMIHazardRecognizer</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *II, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a4ab6232188433548694ea1a9a98d542f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4caa6a9d1e0cbdab6787bf09d96bc082"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a4caa6a9d1e0cbdab6787bf09d96bc082">isBasicBlockPrologue</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a4caa6a9d1e0cbdab6787bf09d96bc082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea3489e1fa192776df90b3f6b8e66511"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#aea3489e1fa192776df90b3f6b8e66511">createPHIDestinationCopy</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> InsPt, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> Src, <a class="el" href="classllvm_1_1Register.html">Register</a> Dst) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aea3489e1fa192776df90b3f6b8e66511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a454f04c1cce23ff2b87305df8909ab33"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a454f04c1cce23ff2b87305df8909ab33">createPHISourceCopy</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> InsPt, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> Src, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SrcSubReg, <a class="el" href="classllvm_1_1Register.html">Register</a> Dst) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a454f04c1cce23ff2b87305df8909ab33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b7d2799877b8bf1ebd139ef268ee7d6"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a4b7d2799877b8bf1ebd139ef268ee7d6">isWave32</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a4b7d2799877b8bf1ebd139ef268ee7d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15fe0ce54453ae7355ee50ef1beb52a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a15fe0ce54453ae7355ee50ef1beb52a0">getAddNoCarry</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DestReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a15fe0ce54453ae7355ee50ef1beb52a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a partially built integer add instruction without carry.  <a href="classllvm_1_1SIInstrInfo.html#a15fe0ce54453ae7355ee50ef1beb52a0">More...</a><br /></td></tr>
<tr class="separator:a15fe0ce54453ae7355ee50ef1beb52a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed0535a6ce0e4e5969a60a1635d0b18a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#aed0535a6ce0e4e5969a60a1635d0b18a">getAddNoCarry</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DestReg, <a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> &amp;RS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aed0535a6ce0e4e5969a60a1635d0b18a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a339cb5c023edce57dbe8c60c466b0f68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a339cb5c023edce57dbe8c60c466b0f68">getKillTerminatorFromPseudo</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a339cb5c023edce57dbe8c60c466b0f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab97de5c81e48922426466768a69b38bf"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ab97de5c81e48922426466768a69b38bf">isLegalFLATOffset</a> (int64_t <a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> AddrSpace, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> FlatVariant) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab97de5c81e48922426466768a69b38bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns if <code>Offset</code> is legal for the subtarget as the offset to a FLAT encoded instruction.  <a href="classllvm_1_1SIInstrInfo.html#ab97de5c81e48922426466768a69b38bf">More...</a><br /></td></tr>
<tr class="separator:ab97de5c81e48922426466768a69b38bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51b89f22fd1adb2250ed1a38ed01ff5a"><td class="memItemLeft" align="right" valign="top">std::pair&lt; int64_t, int64_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a51b89f22fd1adb2250ed1a38ed01ff5a">splitFlatOffset</a> (int64_t COffsetVal, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> AddrSpace, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> FlatVariant) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a51b89f22fd1adb2250ed1a38ed01ff5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Split <code>COffsetVal</code> into {immediate offset field, remainder offset} values.  <a href="classllvm_1_1SIInstrInfo.html#a51b89f22fd1adb2250ed1a38ed01ff5a">More...</a><br /></td></tr>
<tr class="separator:a51b89f22fd1adb2250ed1a38ed01ff5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae25e963e7382528026a78b5c2e31c435"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ae25e963e7382528026a78b5c2e31c435">pseudoToMCOpcode</a> (<a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae25e963e7382528026a78b5c2e31c435"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a target-specific opcode if Opcode is a pseudo instruction.  <a href="classllvm_1_1SIInstrInfo.html#ae25e963e7382528026a78b5c2e31c435">More...</a><br /></td></tr>
<tr class="separator:ae25e963e7382528026a78b5c2e31c435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab02ccaad1b78c3ebc1d06867f9c3e3b6"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ab02ccaad1b78c3ebc1d06867f9c3e3b6">isAsmOnlyOpcode</a> (<a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> MCOp) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab02ccaad1b78c3ebc1d06867f9c3e3b6"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> if this instruction should only be used by assembler.  <a href="classllvm_1_1SIInstrInfo.html#ab02ccaad1b78c3ebc1d06867f9c3e3b6">More...</a><br /></td></tr>
<tr class="separator:ab02ccaad1b78c3ebc1d06867f9c3e3b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac18c5827c119a73ea6f07b4ef4649654"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ac18c5827c119a73ea6f07b4ef4649654">getRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;TID, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OpNum, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ac18c5827c119a73ea6f07b4ef4649654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac76905a82cf568afc14dd95691c867f0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ac76905a82cf568afc14dd95691c867f0">fixImplicitOperands</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac76905a82cf568afc14dd95691c867f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba962e46a3ab42206182058420cb876f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#aba962e46a3ab42206182058420cb876f">foldMemoryOperandImpl</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt; Ops, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> InsertPt, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FrameIndex, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS=nullptr, <a class="el" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aba962e46a3ab42206182058420cb876f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9c89059d817934a6c4432b698ba8171"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ab9c89059d817934a6c4432b698ba8171">getInstrLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> *PredCost=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ab9c89059d817934a6c4432b698ba8171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e8f884db0a3faadefc981023902a1ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25f">InstructionUniformity</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a8e8f884db0a3faadefc981023902a1ec">getInstructionUniformity</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override final</td></tr>
<tr class="separator:a8e8f884db0a3faadefc981023902a1ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a125b690ac5caa9383822f14c597e792b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25f">InstructionUniformity</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a125b690ac5caa9383822f14c597e792b">getGenericInstructionUniformity</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a125b690ac5caa9383822f14c597e792b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bdb84393d9857645ae424328b9b1087"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MIRFormatter.html">MIRFormatter</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a9bdb84393d9857645ae424328b9b1087">getMIRFormatter</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a9bdb84393d9857645ae424328b9b1087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73c5c62286bf6da4e995283f012602fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a73c5c62286bf6da4e995283f012602fc">getSchedModel</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a73c5c62286bf6da4e995283f012602fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0196eca3002f5fd8c339ea859ddd12f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ae0196eca3002f5fd8c339ea859ddd12f">enforceOperandRCAlignment</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OpName) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae0196eca3002f5fd8c339ea859ddd12f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a826c5f2bb260d27a430d48225e03383e"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a826c5f2bb260d27a430d48225e03383e">isFoldableCopy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a826c5f2bb260d27a430d48225e03383e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d7ac7b1dd9a9e4ae81fb54010f324f9"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a2d7ac7b1dd9a9e4ae81fb54010f324f9">isSALU</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a2d7ac7b1dd9a9e4ae81fb54010f324f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade8d533000b775c514d9ac189b66c3a5"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ade8d533000b775c514d9ac189b66c3a5">isVALU</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:ade8d533000b775c514d9ac189b66c3a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08b830059090a1bb27b14e1e524fdb46"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a08b830059090a1bb27b14e1e524fdb46">isVMEM</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a08b830059090a1bb27b14e1e524fdb46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adacd3cb5a6ca5003891b6d0032b9ade5"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#adacd3cb5a6ca5003891b6d0032b9ade5">isSOP1</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:adacd3cb5a6ca5003891b6d0032b9ade5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c4551760d712abe6c1234a4997e22de"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a5c4551760d712abe6c1234a4997e22de">isSOP2</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a5c4551760d712abe6c1234a4997e22de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbbf88b03dcc6927f63b144f40bbc54c"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#adbbf88b03dcc6927f63b144f40bbc54c">isSOPC</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:adbbf88b03dcc6927f63b144f40bbc54c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d0fced78b683ae1e38051a1313615d2"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a7d0fced78b683ae1e38051a1313615d2">isSOPK</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a7d0fced78b683ae1e38051a1313615d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1152df63da5e2f53576d9922fa408625"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a1152df63da5e2f53576d9922fa408625">isSOPP</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a1152df63da5e2f53576d9922fa408625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae4c830b57693cee2adf434f4b9c394f"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#aae4c830b57693cee2adf434f4b9c394f">isPacked</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:aae4c830b57693cee2adf434f4b9c394f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe1b887d2fad2d25f93580c261fea3a9"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#afe1b887d2fad2d25f93580c261fea3a9">isVOP1</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:afe1b887d2fad2d25f93580c261fea3a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a323a96a23d09892cc1b252bf1cba2732"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a323a96a23d09892cc1b252bf1cba2732">isVOP2</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a323a96a23d09892cc1b252bf1cba2732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aab14aaa9761a9af59b094090851ca3"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a0aab14aaa9761a9af59b094090851ca3">isVOP3</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a0aab14aaa9761a9af59b094090851ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3295a9f4a742f69dfa4d7bb91cced3a9"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a3295a9f4a742f69dfa4d7bb91cced3a9">isSDWA</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a3295a9f4a742f69dfa4d7bb91cced3a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e8b8e35244538ba4a04d756420454ba"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a4e8b8e35244538ba4a04d756420454ba">isVOPC</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a4e8b8e35244538ba4a04d756420454ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8616d2d8f4c04005569e89bcfe67e421"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">isMUBUF</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a8616d2d8f4c04005569e89bcfe67e421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c6289dfab83449b3f69792b35277cac"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a2c6289dfab83449b3f69792b35277cac">isMTBUF</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a2c6289dfab83449b3f69792b35277cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c990a34866f377751f50f112cef61bc"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a1c990a34866f377751f50f112cef61bc">isSMRD</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a1c990a34866f377751f50f112cef61bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08b60e6be6801b1f90d723990ef68009"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a08b60e6be6801b1f90d723990ef68009">isDS</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a08b60e6be6801b1f90d723990ef68009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdcf600002fd489c76924f2ec4f4fc0f"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#abdcf600002fd489c76924f2ec4f4fc0f">isMIMG</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:abdcf600002fd489c76924f2ec4f4fc0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39d7080130a2d44447525617ead75825"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a39d7080130a2d44447525617ead75825">isGather4</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a39d7080130a2d44447525617ead75825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc3333d2d5974f4068df84f8706fc7d2"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#adc3333d2d5974f4068df84f8706fc7d2">isFLAT</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:adc3333d2d5974f4068df84f8706fc7d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ed947ddafde5421d3f771f43f9c04d1"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a8ed947ddafde5421d3f771f43f9c04d1">isSegmentSpecificFLAT</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a8ed947ddafde5421d3f771f43f9c04d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65dcf8264f3f411eed5734a4b1ad7efa"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a65dcf8264f3f411eed5734a4b1ad7efa">isFLATGlobal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a65dcf8264f3f411eed5734a4b1ad7efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13fdc38a01504ed9a44abd1c9018737d"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a13fdc38a01504ed9a44abd1c9018737d">isFLATScratch</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a13fdc38a01504ed9a44abd1c9018737d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d40ab246e329190bbf36cd93fd88e83"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a2d40ab246e329190bbf36cd93fd88e83">isEXP</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a2d40ab246e329190bbf36cd93fd88e83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb7c4c826cd2ba559b369d732208fc07"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#acb7c4c826cd2ba559b369d732208fc07">isDualSourceBlendEXP</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:acb7c4c826cd2ba559b369d732208fc07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbb07a5c117ab74c3cd893b82560bb82"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#afbb07a5c117ab74c3cd893b82560bb82">isAtomicNoRet</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:afbb07a5c117ab74c3cd893b82560bb82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c4c2a9d09070e2709f9725a915575e4"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a6c4c2a9d09070e2709f9725a915575e4">isAtomicRet</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a6c4c2a9d09070e2709f9725a915575e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf2a604407f622a88ca631dfa50dd3b0"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#acf2a604407f622a88ca631dfa50dd3b0">isAtomic</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:acf2a604407f622a88ca631dfa50dd3b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d133265b86c18fe71284768fa495726"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a3d133265b86c18fe71284768fa495726">isWQM</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a3d133265b86c18fe71284768fa495726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72af200d9640277de56f3c208181a9fb"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a72af200d9640277de56f3c208181a9fb">isDisableWQM</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a72af200d9640277de56f3c208181a9fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab54d6d16078e78dfe594321574f39223"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ab54d6d16078e78dfe594321574f39223">isVGPRSpill</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:ab54d6d16078e78dfe594321574f39223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1f10f87fb228c645dab08a31a02d0a6"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ad1f10f87fb228c645dab08a31a02d0a6">isSGPRSpill</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:ad1f10f87fb228c645dab08a31a02d0a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a960996ed89167b7ad321c647644d8dfb"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a960996ed89167b7ad321c647644d8dfb">isDPP</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a960996ed89167b7ad321c647644d8dfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c01b647a2569809ece29a7ce35e5102"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a7c01b647a2569809ece29a7ce35e5102">isTRANS</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a7c01b647a2569809ece29a7ce35e5102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1b8098108d7629973d94015838b8904"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ac1b8098108d7629973d94015838b8904">isVOP3P</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:ac1b8098108d7629973d94015838b8904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a367f8f335f81011958967cd6fb98e9db"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a367f8f335f81011958967cd6fb98e9db">isVINTRP</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a367f8f335f81011958967cd6fb98e9db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0605f773275c0461756eae0fb2321fa0"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a0605f773275c0461756eae0fb2321fa0">isMAI</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a0605f773275c0461756eae0fb2321fa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96ebcd476b7e0bf9c549c423546b18dc"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a96ebcd476b7e0bf9c549c423546b18dc">isMFMA</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a96ebcd476b7e0bf9c549c423546b18dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3def5eabd8d8f1c67948c9626bf2be74"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a3def5eabd8d8f1c67948c9626bf2be74">isDOT</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a3def5eabd8d8f1c67948c9626bf2be74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad20315758fcf345ce175df966fae0c82"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ad20315758fcf345ce175df966fae0c82">isWMMA</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:ad20315758fcf345ce175df966fae0c82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c8354f891fe3cb5f3df8d1d867b6780"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a3c8354f891fe3cb5f3df8d1d867b6780">isMFMAorWMMA</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a3c8354f891fe3cb5f3df8d1d867b6780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b2aaf80981b29494436f2b18a604e1c"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a5b2aaf80981b29494436f2b18a604e1c">isLDSDIR</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a5b2aaf80981b29494436f2b18a604e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85e762ca75d1db9247a7d659fbf77d2a"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a85e762ca75d1db9247a7d659fbf77d2a">isVINTERP</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a85e762ca75d1db9247a7d659fbf77d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae57ec0924f807505d7b9a64e30b1dc49"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ae57ec0924f807505d7b9a64e30b1dc49">isScalarUnit</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:ae57ec0924f807505d7b9a64e30b1dc49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea20d1c20096fa82081f0b56e083dd32"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#aea20d1c20096fa82081f0b56e083dd32">usesVM_CNT</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:aea20d1c20096fa82081f0b56e083dd32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabb9a8e62924675b70fc1f53021735f4"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#aabb9a8e62924675b70fc1f53021735f4">usesLGKM_CNT</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:aabb9a8e62924675b70fc1f53021735f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ca2446049aa20c79381f60ef473763b"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a9ca2446049aa20c79381f60ef473763b">sopkIsZext</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a9ca2446049aa20c79381f60ef473763b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a8fba38c0c431dd917ceff91ccdbd73"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a9a8fba38c0c431dd917ceff91ccdbd73">isScalarStore</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a9a8fba38c0c431dd917ceff91ccdbd73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedb55bd2a3f524ae536b9c0ef17e41c0"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#aedb55bd2a3f524ae536b9c0ef17e41c0">isFixedSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:aedb55bd2a3f524ae536b9c0ef17e41c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88cd70c26e65e8c622336b8d1b5ecc1e"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a88cd70c26e65e8c622336b8d1b5ecc1e">hasFPClamp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a88cd70c26e65e8c622336b8d1b5ecc1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae181c0f85f73d387339267a62642b7ab"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ae181c0f85f73d387339267a62642b7ab">hasIntClamp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:ae181c0f85f73d387339267a62642b7ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4216fe6040d5c549d7ea1f997f3fb53b"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a4216fe6040d5c549d7ea1f997f3fb53b">usesFPDPRounding</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a4216fe6040d5c549d7ea1f997f3fb53b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaa31803a8b78287f011850b909536ae"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#aaaa31803a8b78287f011850b909536ae">isFPAtomic</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:aaaa31803a8b78287f011850b909536ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d8a3508b676977a0396a0bb055c0a03"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a0d8a3508b676977a0396a0bb055c0a03">isNeverUniform</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a0d8a3508b676977a0396a0bb055c0a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d948b7e2917067bdbab9e5ca0fff861"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a3d948b7e2917067bdbab9e5ca0fff861">doesNotReadTiedSource</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a3d948b7e2917067bdbab9e5ca0fff861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac49e04076b2aaf96a7497774136482f3"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ac49e04076b2aaf96a7497774136482f3">modifiesModeRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:ac49e04076b2aaf96a7497774136482f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the instruction modifies the mode register.q.  <a href="classllvm_1_1SIInstrInfo.html#ac49e04076b2aaf96a7497774136482f3">More...</a><br /></td></tr>
<tr class="separator:ac49e04076b2aaf96a7497774136482f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1656e5749e564620d30b6c2bd704f11"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ac1656e5749e564620d30b6c2bd704f11">getNumWaitStates</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:ac1656e5749e564620d30b6c2bd704f11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of wait states that result from executing this instruction.  <a href="classllvm_1_1SIInstrInfo.html#ac1656e5749e564620d30b6c2bd704f11">More...</a><br /></td></tr>
<tr class="separator:ac1656e5749e564620d30b6c2bd704f11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ca25d96b652c00368600bd3845f5591"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a6ca25d96b652c00368600bd3845f5591">isKillTerminator</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode)</td></tr>
<tr class="separator:a6ca25d96b652c00368600bd3845f5591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f42f246e7fe1f60196d02fd63890a13"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a6f42f246e7fe1f60196d02fd63890a13">isLegalMUBUFImmOffset</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Imm)</td></tr>
<tr class="separator:a6f42f246e7fe1f60196d02fd63890a13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8221c74806acd5e0e133095c1bd6a3ce"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a8221c74806acd5e0e133095c1bd6a3ce">getDSShaderTypeValue</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)</td></tr>
<tr class="separator:a8221c74806acd5e0e133095c1bd6a3ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a64f165f45ca62b4d27bde48f484897da"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a64f165f45ca62b4d27bde48f484897da">swapSourceModifiers</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Src0OpName, <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Src1OpName) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a64f165f45ca62b4d27bde48f484897da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf5d3b4379e4e570f14f6700d6e87467"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#adf5d3b4379e4e570f14f6700d6e87467">commuteInstructionImpl</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, bool NewMI, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OpIdx0, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OpIdx1) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:adf5d3b4379e4e570f14f6700d6e87467"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00044">44</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>
</div><h2 class="groupheader">Member Enumeration Documentation</h2>
<a id="ade90146180a53b9d9edc077b933e70bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade90146180a53b9d9edc077b933e70bb">&#9670;&nbsp;</a></span>TargetOperandFlags</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bb">llvm::SIInstrInfo::TargetOperandFlags</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ade90146180a53b9d9edc077b933e70bba31e6af0765d85a29b3539b4b14a42998"></a>MO_MASK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ade90146180a53b9d9edc077b933e70bbab9b475527cd46e49f6208722a1034e92"></a>MO_NONE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ade90146180a53b9d9edc077b933e70bbae1cf0b40cb6ab32eca2bb094dbf01c87"></a>MO_GOTPCREL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ade90146180a53b9d9edc077b933e70bbaf8bf104f053c930813dce1aa8b9f9f7c"></a>MO_GOTPCREL32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ade90146180a53b9d9edc077b933e70bba2a19cea491a8770e242de4561299ee96"></a>MO_GOTPCREL32_LO&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ade90146180a53b9d9edc077b933e70bbad2a7a2d26258b290db9b195d021623a2"></a>MO_GOTPCREL32_HI&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ade90146180a53b9d9edc077b933e70bba563c4436cfc2d24b41acd1cfd4357977"></a>MO_REL32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ade90146180a53b9d9edc077b933e70bba878d31fbae9344bcf4e0b9a8928f4107"></a>MO_REL32_LO&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ade90146180a53b9d9edc077b933e70bba5330b2c3f2242c9c700f91ae1372500e"></a>MO_REL32_HI&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ade90146180a53b9d9edc077b933e70bba4d206cbdcdd039cb05719c60fc873c89"></a>MO_FAR_BRANCH_OFFSET&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ade90146180a53b9d9edc077b933e70bbafe82a0bc03151bffd10d66929b1ed545"></a>MO_ABS32_LO&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ade90146180a53b9d9edc077b933e70bba3e9ced1912f545db50d64c7932e9ae72"></a>MO_ABS32_HI&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00154">154</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="afe40d3ac1550829e52891bb120130ef5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe40d3ac1550829e52891bb120130ef5">&#9670;&nbsp;</a></span>SIInstrInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">SIInstrInfo::SIInstrInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>ST</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">explicit</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00064">64</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetSchedule_8cpp_source.html#l00047">llvm::TargetSchedModel::init()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a324a232b4fdfd0993af2c0de8ab5a374"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a324a232b4fdfd0993af2c0de8ab5a374">&#9670;&nbsp;</a></span>analyzeBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::analyzeBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>TBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>FBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AllowModify</em> = <code><a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l02705">2705</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIInstrInfo_8cpp_source.html#l02662">analyzeBranchImpl()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00240">llvm::MachineBasicBlock::getFirstTerminator()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00076">TBB</a>.</p>

</div>
</div>
<a id="a96da06741a80bacedc0da0469394eff3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96da06741a80bacedc0da0469394eff3">&#9670;&nbsp;</a></span>analyzeBranchImpl()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::analyzeBranchImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>TBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>FBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AllowModify</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l02662">2662</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="MachineOperand_8h_source.html#l00815">llvm::MachineOperand::CreateImm()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00076">TBB</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l02705">analyzeBranch()</a>.</p>

</div>
</div>
<a id="a86c872d6942793868e63eea201d0d8af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86c872d6942793868e63eea201d0d8af">&#9670;&nbsp;</a></span>analyzeCompare()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::analyzeCompare </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcReg2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>CmpMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>CmpValue</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l08520">8520</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a09ed4b8df3900d37518583f29bbb0144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09ed4b8df3900d37518583f29bbb0144">&#9670;&nbsp;</a></span>areLoadsFromSameBasePtr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::areLoadsFromSameBasePtr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Offset0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Offset1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00172">172</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00704">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00074">getNumOperandsNoGlue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01601">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00336">llvm::AMDGPU::hasNamedOperand()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00492">isDS()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00699">llvm::SDNode::isMachineOpcode()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00474">isMTBUF()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00466">isMUBUF()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00482">isSMRD()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l00083">nodesHaveSameOperandValue()</a>.</p>

</div>
</div>
<a id="af724c54b41bc0a366bf3197f2855ce83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af724c54b41bc0a366bf3197f2855ce83">&#9670;&nbsp;</a></span>areMemAccessesTriviallyDisjoint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::areMemAccessesTriviallyDisjoint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MIa</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MIb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l03295">3295</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01384">llvm::MachineInstr::hasOrderedMemoryRef()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01458">llvm::MachineInstr::hasUnmodeledSideEffects()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00492">isDS()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00518">isFLAT()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00474">isMTBUF()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00466">isMUBUF()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00524">isSegmentSpecificFLAT()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00482">isSMRD()</a>, and <a class="el" href="MachineInstr_8h_source.html#l01079">llvm::MachineInstr::mayLoadOrStore()</a>.</p>

</div>
</div>
<a id="a3fb468e3875bfa4c3c69d57a6eebbe17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fb468e3875bfa4c3c69d57a6eebbe17">&#9670;&nbsp;</a></span>buildExtractSubReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SIInstrInfo::buildExtractSubReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>SuperReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>SuperRC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>SubRC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l04994">4994</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00374">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l05026">buildExtractSubRegOrImm()</a>.</p>

</div>
</div>
<a id="ac00c84cfc6dac484e038a2d4258933ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac00c84cfc6dac484e038a2d4258933ef">&#9670;&nbsp;</a></span>buildExtractSubRegOrImm()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> SIInstrInfo::buildExtractSubRegOrImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>SuperReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>SuperRC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>SubRC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l05026">5026</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIInstrInfo_8cpp_source.html#l04994">buildExtractSubReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00815">llvm::MachineOperand::CreateImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00833">llvm::MachineOperand::CreateReg()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>.</p>

</div>
</div>
<a id="a31aa4c781d7a65b275b3de1882180675"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31aa4c781d7a65b275b3de1882180675">&#9670;&nbsp;</a></span>buildShrunkInst()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * SIInstrInfo::buildShrunkInst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NewOpcode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l03976">3976</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00224">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03963">copyFlagsToImplicitVCC()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07877">fixImplicitOperands()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07466">getNamedOperand()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00336">llvm::AMDGPU::hasNamedOperand()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="MachineInstrBuilder_8h_source.html#l00273">llvm::MachineInstrBuilder::setMIFlags()</a>.</p>

</div>
</div>
<a id="acf5805a583f1403b04347f8c0f5df005"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf5805a583f1403b04347f8c0f5df005">&#9670;&nbsp;</a></span>canInsertSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::canInsertSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>TrueReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>FalseReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>CondCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>TrueCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FalseCycles</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l02848">2848</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00074">llvm::TargetRegisterClass::getID()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02214">llvm::AMDGPU::getRegBitWidth()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00661">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00218">llvm::SIRegisterInfo::hasVGPRs()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00186">llvm::SIRegisterInfo::isSGPRClass()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="aae844768b9501609ab55c31b3c4f6ea5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae844768b9501609ab55c31b3c4f6ea5">&#9670;&nbsp;</a></span>canShrink()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::canShrink </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l03906">3906</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIInstrInfo_8cpp_source.html#l07466">getNamedOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03895">hasModifiersSet()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03876">hasVALU32BitEncoding()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02912">llvm::SIRegisterInfo::isVGPR()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="adf5d3b4379e4e570f14f6700d6e87467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf5d3b4379e4e570f14f6700d6e87467">&#9670;&nbsp;</a></span>commuteInstructionImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * SIInstrInfo::commuteInstructionImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>NewMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpIdx0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpIdx1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l02398">2398</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00166">llvm::TargetInstrInfo::commuteInstructionImpl()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01050">commuteOpcode()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05093">isOperandLegal()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="MachineInstr_8h_source.html#l01771">llvm::MachineInstr::setDesc()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02369">swapRegAndNonRegOperand()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l02348">swapSourceModifiers()</a>.</p>

</div>
</div>
<a id="abfa6d240b967c15d0c6d925b87499b05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfa6d240b967c15d0c6d925b87499b05">&#9670;&nbsp;</a></span>commuteOpcode() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::SIInstrInfo::commuteOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00264">264</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIInstrInfo_8cpp_source.html#l01050">commuteOpcode()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="aee81828a7ba7ae3e86ed968067d671b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee81828a7ba7ae3e86ed968067d671b4">&#9670;&nbsp;</a></span>commuteOpcode() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> SIInstrInfo::commuteOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01050">1050</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm_1_1AMDGPU.html#ac4c95246ad0278e01cc6e03560005f0b">llvm::AMDGPU::getCommuteOrig()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a96286d8f7d90ece30046d826bbb71422">llvm::AMDGPU::getCommuteRev()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l08044">pseudoToMCOpcode()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l02398">commuteInstructionImpl()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00264">commuteOpcode()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l05188">legalizeOperandsVOP2()</a>.</p>

</div>
</div>
<a id="ac52fb1cbf5beca84fddfdfe48e7e3133"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac52fb1cbf5beca84fddfdfe48e7e3133">&#9670;&nbsp;</a></span>convertNonUniformIfRegion()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::convertNonUniformIfRegion </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>IfEntry</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>IfEnd</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l07675">7675</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00224">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00159">llvm::MCID::Branch</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01323">llvm::MachineBasicBlock::erase()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00326">llvm::SIRegisterInfo::getBoolRC()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00198">llvm::MachineBasicBlock::getFirstNonPHI()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00240">llvm::MachineBasicBlock::getFirstTerminator()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01336">llvm::MachineBasicBlock::insert()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a8762c11a12f1ce6910169c87c7ffbc06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8762c11a12f1ce6910169c87c7ffbc06">&#9670;&nbsp;</a></span>convertNonUniformLoopRegion()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::convertNonUniformLoopRegion </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>LoopEntry</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>LoopEnd</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l07700">7700</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00224">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00146">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00309">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00159">llvm::MCID::Branch</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01323">llvm::MachineBasicBlock::erase()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00326">llvm::SIRegisterInfo::getBoolRC()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00240">llvm::MachineBasicBlock::getFirstTerminator()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01336">llvm::MachineBasicBlock::insert()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01068">materializeImmediate()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="AMDGPURewriteUndefForPHI_8cpp_source.html#l00101">PHI</a>, and <a class="el" href="MachineBasicBlock_8h_source.html#l00390">llvm::MachineBasicBlock::predecessors()</a>.</p>

</div>
</div>
<a id="ad4445a2ce5876c120e2a6e6796edaf5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4445a2ce5876c120e2a6e6796edaf5c">&#9670;&nbsp;</a></span>convertToThreeAddress()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * SIInstrInfo::convertToThreeAddress </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *&#160;</td>
          <td class="paramname"><em>LV</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td>
          <td class="paramname"><em>LIS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l03380">3380</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00224">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00187">llvm::MachineInstr::addOperand()</a>, <a class="el" href="LiveVariables_8h_source.html#l00085">llvm::LiveVariables::VarInfo::AliveBlocks</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="SparseBitVector_8h_source.html#l00452">llvm::SparseBitVector&lt; ElementSize &gt;::clear()</a>, <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00108">DefMI</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00191">llvm::GCNSubtarget::getConstantBusLimit()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03345">getFoldableImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a5ff7467be99b93194854ce84b534f711">llvm::AMDGPU::getMFMAEarlyClobberOp()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07466">getNamedOperand()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="MachineInstr_8h_source.html#l00519">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00084">llvm::LiveVariables::getVarInfo()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00336">llvm::AMDGPU::hasNamedOperand()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00417">llvm::MachineRegisterInfo::hasOneNonDBGUse()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00152">llvm::AMDGPUSubtarget::hasTrue16BitInsts()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00792">llvm::GCNSubtarget::hasVOP3Literal()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03726">isInlineConstant()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05093">isOperandLegal()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02779">llvm::SIRegisterInfo::isSGPRReg()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00678">isWMMA()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00500">llvm::AMDGPU::mapWMMA2AddrTo3AddrOpcode()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08044">pseudoToMCOpcode()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00279">llvm::MachineInstr::removeOperand()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00274">llvm::LiveIntervals::ReplaceMachineInstrInMaps()</a>, <a class="el" href="MachineInstr_8h_source.html#l01771">llvm::MachineInstr::setDesc()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00273">llvm::MachineInstrBuilder::setMIFlags()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03368">updateLiveVariables()</a>.</p>

</div>
</div>
<a id="ac3468d2a2ca1c2b1602a8088b314a40a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3468d2a2ca1c2b1602a8088b314a40a">&#9670;&nbsp;</a></span>copyPhysReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::copyPhysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>KillSrc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00716">716</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AssumeBundleBuilder_8cpp_source.html#l00651">Builder</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00044">llvm::RegState::Define</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00668">expandSGPRCopy()</a>, <a class="el" href="SIInstrInfo_8cpp.html#aa00f1c78a13c5a7a93b0dbc0e3031476">Fix16BitCopies</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03111">llvm::SIRegisterInfo::get32BitRegister()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00168">llvm::SIRegisterInfo::getHWRegIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00531">llvm::getKillRegState()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02884">llvm::SIRegisterInfo::getRegSplitParts()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03035">llvm::SIRegisterInfo::getVGPR64Class()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l01064">llvm::GCNSubtarget::hasGFX90AInsts()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00950">llvm::GCNSubtarget::hasMovB64()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00898">llvm::GCNSubtarget::hasPackedFP32Ops()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00858">llvm::GCNSubtarget::hasScalarCompareEq64()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00686">llvm::GCNSubtarget::hasSDWAScalar()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00218">llvm::SIRegisterInfo::hasVGPRs()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Implicit</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00553">indirectCopyToAGPR()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00203">llvm::SIRegisterInfo::isAGPRClass()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03128">llvm::SIRegisterInfo::isProperlyAlignedRC()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00186">llvm::SIRegisterInfo::isSGPRClass()</a>, <a class="el" href="lib_2Target_2PowerPC_2README_8txt.html#a6e62594a2cbf6b18a9e518f38637efa3">lo16()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="SIDefines_8h_source.html#l00232">llvm::SISrcMods::OP_SEL_0</a>, <a class="el" href="SIDefines_8h_source.html#l00233">llvm::SISrcMods::OP_SEL_1</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00536">reportIllegalCopy()</a>, <a class="el" href="SIDefines_8h_source.html#l00316">llvm::AMDGPU::CPol::SCC</a>, <a class="el" href="ArrayRef_8h_source.html#l00163">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01107">llvm::MachineInstr::tieOperands()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00052">llvm::RegState::Undef</a>, <a class="el" href="SIDefines_8h_source.html#l00788">llvm::AMDGPU::SDWA::UNUSED_PRESERVE</a>, <a class="el" href="SIDefines_8h_source.html#l00780">llvm::AMDGPU::SDWA::WORD_0</a>, and <a class="el" href="SIDefines_8h_source.html#l00781">llvm::AMDGPU::SDWA::WORD_1</a>.</p>

</div>
</div>
<a id="aea3489e1fa192776df90b3f6b8e66511"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea3489e1fa192776df90b3f6b8e66511">&#9670;&nbsp;</a></span>createPHIDestinationCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * SIInstrInfo::createPHIDestinationCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>InsPt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Dst</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l08275">8275</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00309">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l01945">llvm::TargetInstrInfo::createPHIDestinationCopy()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>.</p>

</div>
</div>
<a id="a454f04c1cce23ff2b87305df8909ab33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a454f04c1cce23ff2b87305df8909ab33">&#9670;&nbsp;</a></span>createPHISourceCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * SIInstrInfo::createPHISourceCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>InsPt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcSubReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Dst</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l08290">8290</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l01955">llvm::TargetInstrInfo::createPHISourceCopy()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Implicit</a>, <a class="el" href="GCNSubtarget_8h_source.html#l01285">llvm::GCNSubtarget::isWave32()</a>, and <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>.</p>

</div>
</div>
<a id="a4ab6232188433548694ea1a9a98d542f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ab6232188433548694ea1a9a98d542f">&#9670;&nbsp;</a></span>CreateTargetMIHazardRecognizer()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> * SIInstrInfo::CreateTargetMIHazardRecognizer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>II</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l07773">7773</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8cpp_source.html#l01191">llvm::TargetInstrInfo::CreateTargetMIHazardRecognizer()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00318">llvm::ScheduleDAGMI::hasVRegLiveness()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00559">llvm::ScheduleDAG::MF</a>.</p>

</div>
</div>
<a id="ab56dfc46c9da130d7a7e06d7d6588164"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab56dfc46c9da130d7a7e06d7d6588164">&#9670;&nbsp;</a></span>CreateTargetPostRAHazardRecognizer() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> * SIInstrInfo::CreateTargetPostRAHazardRecognizer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>II</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This is used by the post-RA scheduler (SchedulePostRAList.cpp). </p>
<p>The post-RA version of misched uses CreateTargetMIHazardRecognizer. </p>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l07758">7758</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00559">llvm::ScheduleDAG::MF</a>.</p>

</div>
</div>
<a id="aec04a6eb6586a960ecd2e9210cac2952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec04a6eb6586a960ecd2e9210cac2952">&#9670;&nbsp;</a></span>CreateTargetPostRAHazardRecognizer() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> * SIInstrInfo::CreateTargetPostRAHazardRecognizer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This is the hazard recognizer used at -O0 by the PostRAHazardRecognizer pass. </p>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l07766">7766</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

</div>
</div>
<a id="af346776aba97ebc30be21629ac0eadb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af346776aba97ebc30be21629ac0eadb9">&#9670;&nbsp;</a></span>decomposeMachineOperandsTargetFlags()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt; SIInstrInfo::decomposeMachineOperandsTargetFlags </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>TF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l07785">7785</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIInstrInfo_8h_source.html#l00155">MO_MASK</a>.</p>

</div>
</div>
<a id="a3d948b7e2917067bdbab9e5ca0fff861"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d948b7e2917067bdbab9e5ca0fff861">&#9670;&nbsp;</a></span>doesNotReadTiedSource() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::doesNotReadTiedSource </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00788">788</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="SIDefines_8h_source.html#l00135">llvm::SIInstrFlags::TiedSourceNotRead</a>.</p>

</div>
</div>
<a id="ad6ea5d87214dc42f15929ac6d1283d8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6ea5d87214dc42f15929ac6d1283d8c">&#9670;&nbsp;</a></span>doesNotReadTiedSource() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::doesNotReadTiedSource </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00792">792</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="SIDefines_8h_source.html#l00135">llvm::SIInstrFlags::TiedSourceNotRead</a>.</p>

</div>
</div>
<a id="ae0196eca3002f5fd8c339ea859ddd12f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0196eca3002f5fd8c339ea859ddd12f">&#9670;&nbsp;</a></span>enforceOperandRCAlignment()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::enforceOperandRCAlignment </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpName</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l08726">8726</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="lib_2CodeGen_2README_8txt_source.html#l00039">BB</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="MachineOperand_8h_source.html#l00833">llvm::MachineOperand::CreateReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00924">getOpSize()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02919">llvm::SIRegisterInfo::isAGPR()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="GCNSubtarget_8h_source.html#l01083">llvm::GCNSubtarget::needsAlignedVGPRs()</a>, and <a class="el" href="MachineInstrBuilder_8h_source.html#l00052">llvm::RegState::Undef</a>.</p>

</div>
</div>
<a id="ad8e9b54f022eddc33ee49305e85d6b7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8e9b54f022eddc33ee49305e85d6b7f">&#9670;&nbsp;</a></span>expandMovDPP64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; SIInstrInfo::expandMovDPP64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l02285">2285</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="STLExtras_8h_source.html#l00386">llvm::drop_begin()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01397">llvm::MachineBasicBlock::findDebugLoc()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00202">llvm::SrcOp::getImm()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07466">getNamedOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00180">llvm::SrcOp::getReg()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00521">getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00950">llvm::GCNSubtarget::hasMovB64()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l01309">llvm::AMDGPU::isLegal64BitDPPControl()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00197">llvm::MachineRegisterInfo::isSSA()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MachineInstrBuilder_8h_source.html#l00052">llvm::RegState::Undef</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01880">expandPostRAPseudo()</a>.</p>

</div>
</div>
<a id="a864a107b54979b53706e9d88f51c07e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a864a107b54979b53706e9d88f51c07e3">&#9670;&nbsp;</a></span>expandPostRAPseudo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::expandPostRAPseudo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01880">1880</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ARMAddressingModes_8h_source.html#l00039">llvm::ARM_AM::add</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00224">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00116">llvm::MachineInstrBuilder::addDef()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01969">llvm::MachineInstr::addRegisterDead()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00640">llvm::MIBundleBuilder::append()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00605">llvm::MIBundleBuilder::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00321">llvm::MachineInstrBuilder::copyImplicitOps()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00044">llvm::RegState::Define</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SIDefines_8h_source.html#l00265">llvm::AMDGPU::VGPRIndexMode::DST_ENABLE</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02285">expandMovDPP64()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l01103">llvm::TargetInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="MachineInstrBundle_8cpp_source.html#l00124">llvm::finalizeBundle()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01397">llvm::MachineBasicBlock::findDebugLoc()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00202">llvm::SrcOp::getImm()</a>, <a class="el" href="ilist__node_8h_source.html#l00082">llvm::ilist_node_impl&lt; OptionsT &gt;::getIterator()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00237">llvm::MCInstrDesc::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04950">getOpRegClass()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00180">llvm::SrcOp::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00234">llvm::GCNSubtarget::getRegisterInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00950">llvm::GCNSubtarget::hasMovB64()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00898">llvm::GCNSubtarget::hasPackedFP32Ops()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00218">llvm::SIRegisterInfo::hasVGPRs()</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Implicit</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00565">llvm::MCInstrDesc::implicit_uses()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00063">llvm::RegState::ImplicitDefine</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02919">llvm::SIRegisterInfo::isAGPR()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03726">isInlineConstant()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l01285">llvm::GCNSubtarget::isWave32()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="SIDefines_8h_source.html#l00232">llvm::SISrcMods::OP_SEL_0</a>, <a class="el" href="SIDefines_8h_source.html#l00233">llvm::SISrcMods::OP_SEL_1</a>, <a class="el" href="SIDefines_8h_source.html#l00316">llvm::AMDGPU::CPol::SCC</a>, <a class="el" href="MachineOperand_8h_source.html#l00530">llvm::MachineOperand::setIsUndef()</a>, <a class="el" href="SIDefines_8h_source.html#l00262">llvm::AMDGPU::VGPRIndexMode::SRC0_ENABLE</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01107">llvm::MachineInstr::tieOperands()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00052">llvm::RegState::Undef</a>, and <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00619">llvm::GCNSubtarget::useVGPRIndexMode()</a>.</p>

</div>
</div>
<a id="a6d85a4b5e2ddc4731835d9e0c55d4ae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d85a4b5e2ddc4731835d9e0c55d4ae8">&#9670;&nbsp;</a></span>findCommutedOpIndices() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::findCommutedOpIndices </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcOpIdx0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcOpIdx1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l02450">2450</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="acfadbbb64a5f40343313285156b65dc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfadbbb64a5f40343313285156b65dc2">&#9670;&nbsp;</a></span>findCommutedOpIndices() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::findCommutedOpIndices </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;&#160;</td>
          <td class="paramname"><em>Desc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcOpIdx0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcOpIdx1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l02456">2456</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00230">llvm::MCInstrDesc::getOpcode()</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00480">llvm::MCInstrDesc::isCommutable()</a>.</p>

</div>
</div>
<a id="ac76905a82cf568afc14dd95691c867f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac76905a82cf568afc14dd95691c867f0">&#9670;&nbsp;</a></span>fixImplicitOperands()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::fixImplicitOperands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l07877">7877</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="GCNSubtarget_8h_source.html#l01285">llvm::GCNSubtarget::isWave32()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03976">buildShrunkInst()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02774">insertBranch()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02890">insertSelect()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05188">legalizeOperandsVOP2()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l06155">moveToVALU()</a>.</p>

</div>
</div>
<a id="a23e6a2bae144c329c1291fce64db62af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23e6a2bae144c329c1291fce64db62af">&#9670;&nbsp;</a></span>FoldImmediate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::FoldImmediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>UseMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>DefMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">final</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l03030">3030</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00162">llvm::MachineOperand::ChangeToImmediate()</a>, <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Def</a>, <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00108">DefMI</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03111">llvm::SIRegisterInfo::get32BitRegister()</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00191">llvm::GCNSubtarget::getConstantBusLimit()</a>, <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07466">getNamedOperand()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00924">getOpSize()</a>, <a class="el" href="MachineInstr_8h_source.html#l00313">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00094">llvm::MachineInstrBuilder::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00661">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="MachineOperand_8h_source.html#l00374">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00409">llvm::MachineRegisterInfo::getUniqueVRegDef()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03901">hasAnyModifiersSet()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00417">llvm::MachineRegisterInfo::hasOneNonDBGUse()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00532">llvm::MachineRegisterInfo::hasOneUse()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00152">llvm::AMDGPUSubtarget::hasTrue16BitInsts()</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02919">llvm::SIRegisterInfo::isAGPR()</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03726">isInlineConstant()</a>, <a class="el" href="MachineOperand_8h_source.html#l00399">llvm::MachineOperand::isKill()</a>, <a class="el" href="Register_8h_source.html#l00097">llvm::Register::isPhysical()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00186">llvm::SIRegisterInfo::isSGPRClass()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02912">llvm::SIRegisterInfo::isVGPR()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00796">isVGPRCopy()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05829">legalizeOperands()</a>, <a class="el" href="lib_2Target_2PowerPC_2README_8txt.html#a6e62594a2cbf6b18a9e518f38637efa3">lo16()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08044">pseudoToMCOpcode()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03021">removeModOperands()</a>, <a class="el" href="MachineOperand_8h_source.html#l00519">llvm::MachineOperand::setIsKill()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00061">llvm::MachineOperand::setReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00490">llvm::MachineOperand::setSubReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00588">llvm::MachineRegisterInfo::use_nodbg_empty()</a>, and <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00107">UseMI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l05545">legalizeGenericOperand()</a>.</p>

</div>
</div>
<a id="aba962e46a3ab42206182058420cb876f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba962e46a3ab42206182058420cb876f">&#9670;&nbsp;</a></span>foldMemoryOperandImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * SIInstrInfo::foldMemoryOperandImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>InsertPt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td>
          <td class="paramname"><em>LIS</em> = <code>nullptr</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *&#160;</td>
          <td class="paramname"><em>VRM</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l08312">8312</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00083">llvm::MachineRegisterInfo::constrainRegClass()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00661">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00141">llvm::TargetRegisterClass::hasSuperClassEq()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a15fe0ce54453ae7355ee50ef1beb52a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15fe0ce54453ae7355ee50ef1beb52a0">&#9670;&nbsp;</a></span>getAddNoCarry() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> SIInstrInfo::getAddNoCarry </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return a partially built integer add instruction without carry. </p>
<p>Caller must add source operands. For pre-GFX9 it will generate unused carry destination operand. TODO: After GFX9 it should return a no-carry operation. </p>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l07820">7820</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00050">llvm::RegState::Dead</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00044">llvm::RegState::Define</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00326">llvm::SIRegisterInfo::getBoolRC()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03027">llvm::SIRegisterInfo::getVCC()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00665">llvm::GCNSubtarget::hasAddNoCarry()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00792">llvm::MachineRegisterInfo::setRegAllocationHint()</a>.</p>

</div>
</div>
<a id="aed0535a6ce0e4e5969a60a1635d0b18a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed0535a6ce0e4e5969a60a1635d0b18a">&#9670;&nbsp;</a></span>getAddNoCarry() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> SIInstrInfo::getAddNoCarry </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> &amp;&#160;</td>
          <td class="paramname"><em>RS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l07835">7835</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00050">llvm::RegState::Dead</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00044">llvm::RegState::Define</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00326">llvm::SIRegisterInfo::getBoolRC()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03027">llvm::SIRegisterInfo::getVCC()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00665">llvm::GCNSubtarget::hasAddNoCarry()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00260">llvm::RegScavenger::isRegUsed()</a>, <a class="el" href="Register_8h_source.html#l00126">llvm::Register::isValid()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="RegisterScavenging_8cpp_source.html#l00525">llvm::RegScavenger::scavengeRegister()</a>.</p>

</div>
</div>
<a id="acb4b6b90314d09d2b71e77d7127607c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb4b6b90314d09d2b71e77d7127607c9">&#9670;&nbsp;</a></span>getBranchDestBlock()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * SIInstrInfo::getBranchDestBlock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l02490">2490</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a12dd3d67cb6eaad5443d1d2bf367e8f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12dd3d67cb6eaad5443d1d2bf367e8f0">&#9670;&nbsp;</a></span>getClampMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> llvm::SIInstrInfo::getClampMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00760">760</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00099">llvm::SIInstrFlags::ClampHi</a>, <a class="el" href="SIDefines_8h_source.html#l00095">llvm::SIInstrFlags::ClampLo</a>, <a class="el" href="SIDefines_8h_source.html#l00089">llvm::SIInstrFlags::FPClamp</a>, <a class="el" href="SIDefines_8h_source.html#l00092">llvm::SIInstrFlags::IntClamp</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

</div>
</div>
<a id="a10a8333f33c54fcb73d4f41ee264ce8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10a8333f33c54fcb73d4f41ee264ce8e">&#9670;&nbsp;</a></span>getDefaultRsrcDataFormat()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> SIInstrInfo::getDefaultRsrcDataFormat </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l07475">7475</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="GCNSubtarget_8h_source.html#l00273">llvm::GCNSubtarget::getGeneration()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00041">llvm::AMDGPUSubtarget::GFX10</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00042">llvm::AMDGPUSubtarget::GFX11</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00122">llvm::AMDGPUSubtarget::isAmdHsaOS()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01324">llvm::AMDGPU::RSRC_DATA_FORMAT</a>, <a class="el" href="SIDefines_8h_source.html#l00575">llvm::AMDGPU::UfmtGFX10::UFMT_32_FLOAT</a>, <a class="el" href="SIDefines_8h_source.html#l00675">llvm::AMDGPU::UfmtGFX11::UFMT_32_FLOAT</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, and <a class="el" href="AMDGPUSubtarget_8h_source.html#l00039">llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l07500">getScratchRsrcWords23()</a>.</p>

</div>
</div>
<a id="a8221c74806acd5e0e133095c1bd6a3ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8221c74806acd5e0e133095c1bd6a3ce">&#9670;&nbsp;</a></span>getDSShaderTypeValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SIInstrInfo::getDSShaderTypeValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l08498">8498</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00194">llvm::CallingConv::AMDGPU_CS</a>, <a class="el" href="CallingConv_8h_source.html#l00215">llvm::CallingConv::AMDGPU_ES</a>, <a class="el" href="CallingConv_8h_source.html#l00188">llvm::CallingConv::AMDGPU_GS</a>, <a class="el" href="CallingConv_8h_source.html#l00203">llvm::CallingConv::AMDGPU_HS</a>, <a class="el" href="CallingConv_8h_source.html#l00197">llvm::CallingConv::AMDGPU_KERNEL</a>, <a class="el" href="CallingConv_8h_source.html#l00210">llvm::CallingConv::AMDGPU_LS</a>, <a class="el" href="CallingConv_8h_source.html#l00191">llvm::CallingConv::AMDGPU_PS</a>, <a class="el" href="CallingConv_8h_source.html#l00185">llvm::CallingConv::AMDGPU_VS</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="CallingConv_8h_source.html#l00041">llvm::CallingConv::Fast</a>, <a class="el" href="Function_8h_source.html#l00237">llvm::Function::getCallingConv()</a>, <a class="el" href="MachineFunction_8h_source.html#l00638">llvm::MachineFunction::getFunction()</a>, and <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00145">llvm::report_fatal_error()</a>.</p>

</div>
</div>
<a id="a125b690ac5caa9383822f14c597e792b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a125b690ac5caa9383822f14c597e792b">&#9670;&nbsp;</a></span>getGenericInstructionUniformity()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25f">InstructionUniformity</a> SIInstrInfo::getGenericInstructionUniformity </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l08367">8367</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25fa32c426b55435c648a805b1103c96dcdf">llvm::AlwaysUniform</a>, <a class="el" href="STLExtras_8h_source.html#l01742">llvm::any_of()</a>, <a class="el" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25fa7a1920d61156abc05a60135aefe8bc67">llvm::Default</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02686">llvm::AMDGPU::isIntrinsicAlwaysUniform()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02682">llvm::AMDGPU::isIntrinsicSourceOfDivergence()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25fa45ca4337861caa0e5a6723c79b31e191">llvm::NeverUniform</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l08416">getInstructionUniformity()</a>.</p>

</div>
</div>
<a id="a2c6c099091f6e286415971cc7979316a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c6c099091f6e286415971cc7979316a">&#9670;&nbsp;</a></span>getIndirectGPRIDXPseudo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp; SIInstrInfo::getIndirectGPRIDXPseudo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>VecSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsIndirectSrc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01296">1296</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, and <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00421">llvm::ARMII::VecSize</a>.</p>

</div>
</div>
<a id="a14d33066a44cffac139a9ab987c34c6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14d33066a44cffac139a9ab987c34c6d">&#9670;&nbsp;</a></span>getIndirectRegWriteMovRelPseudo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp; SIInstrInfo::getIndirectRegWriteMovRelPseudo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>VecSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>EltSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsSGPR</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01421">1421</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01384">getIndirectSGPRWriteMovRelPseudo32()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01405">getIndirectSGPRWriteMovRelPseudo64()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01355">getIndirectVGPRWriteMovRelPseudoOpc()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, and <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00421">llvm::ARMII::VecSize</a>.</p>

</div>
</div>
<a id="a31d7b26c45988dda37e32395313029eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31d7b26c45988dda37e32395313029eb">&#9670;&nbsp;</a></span>getInstBundleSize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SIInstrInfo::getInstBundleSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l07584">7584</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07596">getInstSizeInBytes()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l07596">getInstSizeInBytes()</a>.</p>

</div>
</div>
<a id="ab9c89059d817934a6c4432b698ba8171"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9c89059d817934a6c4432b698ba8171">&#9670;&nbsp;</a></span>getInstrLatency()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SIInstrInfo::getInstrLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> *&#160;</td>
          <td class="paramname"><em>PredCost</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l08349">8349</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="FileCheck_8cpp_source.html#l00337">llvm::max()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00820">llvm::GCNSubtarget::adjustSchedDependency()</a>.</p>

</div>
</div>
<a id="a8e8f884db0a3faadefc981023902a1ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e8f884db0a3faadefc981023902a1ec">&#9670;&nbsp;</a></span>getInstructionUniformity()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25f">InstructionUniformity</a> SIInstrInfo::getInstructionUniformity </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">final</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l08416">8416</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25fa32c426b55435c648a805b1103c96dcdf">llvm::AlwaysUniform</a>, <a class="el" href="STLExtras_8h_source.html#l01742">llvm::any_of()</a>, <a class="el" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25fa7a1920d61156abc05a60135aefe8bc67">llvm::Default</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08367">getGenericInstructionUniformity()</a>, <a class="el" href="RegisterBank_8h_source.html#l00047">llvm::RegisterBank::getID()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00180">llvm::SrcOp::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00254">llvm::GCNSubtarget::getRegBankInfo()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00587">isAtomic()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00518">isFLAT()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00784">isNeverUniform()</a>, <a class="el" href="Register_8h_source.html#l00097">llvm::Register::isPhysical()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00186">llvm::SIRegisterInfo::isSGPRClass()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25fa45ca4337861caa0e5a6723c79b31e191">llvm::NeverUniform</a>.</p>

</div>
</div>
<a id="a0ced2d6b15f87f297ec231c753e624e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ced2d6b15f87f297ec231c753e624e6">&#9670;&nbsp;</a></span>getInstSizeInBytes()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SIInstrInfo::getInstSizeInBytes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l07596">7596</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07584">getInstBundleSize()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00213">llvm::TargetMachine::getMCAsmInfo()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01053">getMCOpcodeFromPseudo()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00600">llvm::MCInstrDesc::getSize()</a>, <a class="el" href="MachineFunction_8h_source.html#l00668">llvm::MachineFunction::getTarget()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00922">llvm::GCNSubtarget::hasOffset3fBug()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01024">llvm::ISD::INLINEASM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01027">llvm::ISD::INLINEASM_BR</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00629">isDPP()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00740">isFixedSize()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03726">isInlineConstant()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00502">isMIMG()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00354">isSALU()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00362">isVALU()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00239">llvm::MCInstrDesc::operands()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l07584">getInstBundleSize()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l02748">removeBranch()</a>.</p>

</div>
</div>
<a id="a339cb5c023edce57dbe8c60c466b0f68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a339cb5c023edce57dbe8c60c466b0f68">&#9670;&nbsp;</a></span>getKillTerminatorFromPseudo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp; SIInstrInfo::getKillTerminatorFromPseudo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l07866">7866</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="a671450d13848a2a6b079f214174efee0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a671450d13848a2a6b079f214174efee0">&#9670;&nbsp;</a></span>getMachineCSELookAheadLimit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::SIInstrInfo::getMachineCSELookAheadLimit </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00345">345</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

</div>
</div>
<a id="ab15461b62340553d2246296826167082"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab15461b62340553d2246296826167082">&#9670;&nbsp;</a></span>getMCOpcodeFromPseudo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a>&amp; llvm::SIInstrInfo::getMCOpcodeFromPseudo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the descriptor of the target-specific machine instruction that corresponds to the specified pseudo or native opcode. </p>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l01053">1053</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l08044">pseudoToMCOpcode()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l07596">getInstSizeInBytes()</a>.</p>

</div>
</div>
<a id="a28183beb0c1d8ce3fcdbb11b26467b0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28183beb0c1d8ce3fcdbb11b26467b0d">&#9670;&nbsp;</a></span>getMemOperandsWithOffsetWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::getMemOperandsWithOffsetWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>LdSt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>BaseOps</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>OffsetIsScalable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">final</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00294">294</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07466">getNamedOperand()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="MachineInstr_8h_source.html#l00516">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04950">getOpRegClass()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00924">getOpSize()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00279">llvm::TargetRegisterInfo::getRegSizeInBits()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00492">isDS()</a>, <a class="el" href="MachineOperand_8h_source.html#l00339">llvm::MachineOperand::isFI()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00518">isFLAT()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00502">isMIMG()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00474">isMTBUF()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00466">isMUBUF()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00482">isSMRD()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00282">isStride64()</a>, <a class="el" href="MachineInstr_8h_source.html#l01056">llvm::MachineInstr::mayLoad()</a>, <a class="el" href="MachineInstr_8h_source.html#l01079">llvm::MachineInstr::mayLoadOrStore()</a>, <a class="el" href="MachineInstr_8h_source.html#l01069">llvm::MachineInstr::mayStore()</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

</div>
</div>
<a id="a9bdb84393d9857645ae424328b9b1087"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bdb84393d9857645ae424328b9b1087">&#9670;&nbsp;</a></span>getMIRFormatter()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MIRFormatter.html">MIRFormatter</a>* llvm::SIInstrInfo::getMIRFormatter </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l01183">1183</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

</div>
</div>
<a id="a75ab509751b75f67128683efcbef3e71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75ab509751b75f67128683efcbef3e71">&#9670;&nbsp;</a></span>getMovOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SIInstrInfo::getMovOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>DstRC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01281">1281</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8h_source.html#l00203">llvm::SIRegisterInfo::isAGPRClass()</a>, and <a class="el" href="SIRegisterInfo_8h_source.html#l00186">llvm::SIRegisterInfo::isSGPRClass()</a>.</p>

</div>
</div>
<a id="a2594ff53aaaa639014fafa681a4046ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2594ff53aaaa639014fafa681a4046ba">&#9670;&nbsp;</a></span>getNamedImmOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int64_t llvm::SIInstrInfo::getNamedImmOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpName</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get required immediate operand. </p>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l01040">1040</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a46dc81bfb344b8a33cf8a3eb0da9cd55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46dc81bfb344b8a33cf8a3eb0da9cd55">&#9670;&nbsp;</a></span>getNamedOperand() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a>* llvm::SIInstrInfo::getNamedOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpName</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l01034">1034</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIInstrInfo_8cpp_source.html#l07466">getNamedOperand()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a61297a04e9cd91c9658b9affecdd9797"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61297a04e9cd91c9658b9affecdd9797">&#9670;&nbsp;</a></span>getNamedOperand() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * SIInstrInfo::getNamedOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>OperandName</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the operand named <code>Op</code>. </p>
<p>If <code>MI</code> does not have an operand named <code>Op</code>, this function returns nullptr. </p>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l07466">7466</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03976">buildShrunkInst()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03906">canShrink()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03380">convertToThreeAddress()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02285">expandMovDPP64()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03030">FoldImmediate()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00294">getMemOperandsWithOffsetWidth()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01034">getNamedOperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03895">hasModifiersSet()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07548">isSGPRStackAccess()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07535">isStackAccess()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05829">legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05527">legalizeOperandsFLAT()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05427">legalizeOperandsSMRD()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02348">swapSourceModifiers()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04102">verifyInstruction()</a>.</p>

</div>
</div>
<a id="ac1656e5749e564620d30b6c2bd704f11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1656e5749e564620d30b6c2bd704f11">&#9670;&nbsp;</a></span>getNumWaitStates()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SIInstrInfo::getNumWaitStates </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the number of wait states that result from executing this instruction. </p>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01866">1866</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00399">llvm::GCNHazardRecognizer::AdvanceCycle()</a>.</p>

</div>
</div>
<a id="a7d38ae4f1dfa5ec71b0f78fab996425b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d38ae4f1dfa5ec71b0f78fab996425b">&#9670;&nbsp;</a></span>getOpRegClass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIInstrInfo::getOpRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpNo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the correct register class for <code>OpNo</code>. </p>
<p>For target-specific instructions, this will return the register class that has been defined in tablegen. For generic instructions, like REG_SEQUENCE it will return the register class of its machine operand. to infer the correct register class base on the other operands. </p>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l04950">4950</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIInstrInfo_8cpp_source.html#l04885">adjustAllocatableRegClass()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00237">llvm::MCInstrDesc::getNumOperands()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00661">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00239">llvm::MCInstrDesc::operands()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01880">expandPostRAPseudo()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00294">getMemOperandsWithOffsetWidth()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00938">getOpSize()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05829">legalizeOperands()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04102">verifyInstruction()</a>.</p>

</div>
</div>
<a id="a9190a9fa370b0c81005613f21afed7d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9190a9fa370b0c81005613f21afed7d7">&#9670;&nbsp;</a></span>getOpSize() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::SIInstrInfo::getOpSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpNo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This form should usually be preferred since it handles operands with unknown register classes. </p>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00938">938</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIInstrInfo_8cpp_source.html#l04950">getOpRegClass()</a>, <a class="el" href="MachineOperand_8h_source.html#l00374">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>.</p>

</div>
</div>
<a id="a0df02605d5e00cad00c3b7f4aef3aa14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0df02605d5e00cad00c3b7f4aef3aa14">&#9670;&nbsp;</a></span>getOpSize() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::SIInstrInfo::getOpSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpNo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the size in bytes of the operand OpNo on the given. </p>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00924">924</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03042">llvm::SIRegisterInfo::getRegClass()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00060">llvm::MCOI::OPERAND_IMMEDIATE</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00097">llvm::MCOperandInfo::OperandType</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00091">llvm::MCOperandInfo::RegClass</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l08726">enforceOperandRCAlignment()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03030">FoldImmediate()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00294">getMemOperandsWithOffsetWidth()</a>, and <a class="el" href="SIInstrInfo_8h_source.html#l00862">isInlineConstant()</a>.</p>

</div>
</div>
<a id="a6409b94615d6f974f7cea22ee2814862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6409b94615d6f974f7cea22ee2814862">&#9670;&nbsp;</a></span>getPreferredSelectRegClass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIInstrInfo::getPreferredSelectRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01125">1125</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

</div>
</div>
<a id="ac18c5827c119a73ea6f07b4ef4649654"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac18c5827c119a73ea6f07b4ef4649654">&#9670;&nbsp;</a></span>getRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIInstrInfo::getRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;&#160;</td>
          <td class="paramname"><em>TID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l04920">4920</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIInstrInfo_8cpp_source.html#l04885">adjustAllocatableRegClass()</a>, <a class="el" href="SIDefines_8h_source.html#l00060">llvm::SIInstrFlags::DS</a>, <a class="el" href="SIDefines_8h_source.html#l00059">llvm::SIInstrFlags::FLAT</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00237">llvm::MCInstrDesc::getNumOperands()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00336">llvm::AMDGPU::hasNamedOperand()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00205">llvm::MCInstrDesc::Opcode</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00239">llvm::MCInstrDesc::operands()</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00213">llvm::MCInstrDesc::TSFlags</a>.</p>

</div>
</div>
<a id="a362490a43ee948c5614e3b8385384257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a362490a43ee948c5614e3b8385384257">&#9670;&nbsp;</a></span>getRegisterInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a>&amp; llvm::SIInstrInfo::getRegisterInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00179">179</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

</div>
</div>
<a id="a73c5c62286bf6da4e995283f012602fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73c5c62286bf6da4e995283f012602fc">&#9670;&nbsp;</a></span>getSchedModel()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a>&amp; llvm::SIInstrInfo::getSchedModel </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l01191">1191</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00820">llvm::GCNSubtarget::adjustSchedDependency()</a>, and <a class="el" href="GCNSchedStrategy_8cpp_source.html#l01005">llvm::GCNSchedStage::getScheduleMetrics()</a>.</p>

</div>
</div>
<a id="af0c31a9fd43cc1a320582913a2f27ece"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0c31a9fd43cc1a320582913a2f27ece">&#9670;&nbsp;</a></span>getScratchRsrcWords23()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> SIInstrInfo::getScratchRsrcWords23 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l07500">7500</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIInstrInfo_8cpp_source.html#l07475">getDefaultRsrcDataFormat()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00273">llvm::GCNSubtarget::getGeneration()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00296">llvm::GCNSubtarget::getMaxPrivateElementSize()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00202">llvm::AMDGPUSubtarget::getWavefrontSize()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00040">llvm::AMDGPUSubtarget::GFX9</a>, <a class="el" href="MathExtras_8h_source.html#l00382">llvm::Log2_32()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01324">llvm::AMDGPU::RSRC_DATA_FORMAT</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01325">llvm::AMDGPU::RSRC_ELEMENT_SIZE_SHIFT</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01326">llvm::AMDGPU::RSRC_INDEX_STRIDE_SHIFT</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01327">llvm::AMDGPU::RSRC_TID_ENABLE</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, and <a class="el" href="AMDGPUSubtarget_8h_source.html#l00039">llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS</a>.</p>

</div>
</div>
<a id="a1bb14a9b3b3a3886cead6fd320980b3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bb14a9b3b3a3886cead6fd320980b3a">&#9670;&nbsp;</a></span>getSerializableDirectMachineOperandTargetFlags()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char * &gt; &gt; SIInstrInfo::getSerializableDirectMachineOperandTargetFlags </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l07790">7790</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#ab9c6b351507d3c0730f4290919d43a12">llvm::ArrayRef()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00174">MO_ABS32_HI</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00173">MO_ABS32_LO</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00159">MO_GOTPCREL</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00164">MO_GOTPCREL32_HI</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00162">MO_GOTPCREL32_LO</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00169">MO_REL32_HI</a>, and <a class="el" href="SIInstrInfo_8h_source.html#l00167">MO_REL32_LO</a>.</p>

</div>
</div>
<a id="ad2a37b361832888b7decb77cfdf3d465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2a37b361832888b7decb77cfdf3d465">&#9670;&nbsp;</a></span>getSerializableMachineMemOperandTargetFlags()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char * &gt; &gt; SIInstrInfo::getSerializableMachineMemOperandTargetFlags </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l07805">7805</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#ab9c6b351507d3c0730f4290919d43a12">llvm::ArrayRef()</a>, and <a class="el" href="SIInstrInfo_8h_source.html#l00041">llvm::MONoClobber</a>.</p>

</div>
</div>
<a id="abb7d43f6cef90b6a7954a38c64fd31d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb7d43f6cef90b6a7954a38c64fd31d6">&#9670;&nbsp;</a></span>getSerializableTargetIndices()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char * &gt; &gt; SIInstrInfo::getSerializableTargetIndices </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l07745">7745</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#ab9c6b351507d3c0730f4290919d43a12">llvm::ArrayRef()</a>, <a class="el" href="AMDGPU_8h_source.html#l00353">llvm::AMDGPU::TI_CONSTDATA_START</a>, <a class="el" href="AMDGPU_8h_source.html#l00354">llvm::AMDGPU::TI_SCRATCH_RSRC_DWORD0</a>, <a class="el" href="AMDGPU_8h_source.html#l00355">llvm::AMDGPU::TI_SCRATCH_RSRC_DWORD1</a>, <a class="el" href="AMDGPU_8h_source.html#l00356">llvm::AMDGPU::TI_SCRATCH_RSRC_DWORD2</a>, and <a class="el" href="AMDGPU_8h_source.html#l00357">llvm::AMDGPU::TI_SCRATCH_RSRC_DWORD3</a>.</p>

</div>
</div>
<a id="aec38ce9c3f2c358a93023edb399855d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec38ce9c3f2c358a93023edb399855d5">&#9670;&nbsp;</a></span>getSubtarget()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&amp; llvm::SIInstrInfo::getSubtarget </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00183">183</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

</div>
</div>
<a id="ac498c193dd1d1e364aa8e9b640f72826"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac498c193dd1d1e364aa8e9b640f72826">&#9670;&nbsp;</a></span>getVALUOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SIInstrInfo::getVALUOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l04803">4803</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="GCNSubtarget_8h_source.html#l00665">llvm::GCNSubtarget::hasAddNoCarry()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00702">llvm::GCNSubtarget::hasDLInsts()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02919">llvm::SIRegisterInfo::isAGPR()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="AMDGPURewriteUndefForPHI_8cpp_source.html#l00101">PHI</a>, and <a class="el" href="SIDefines_8h_source.html#l00077">llvm::SIInstrFlags::WQM</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l06155">moveToVALU()</a>.</p>

</div>
</div>
<a id="afff49d92e227fa12fc068d203a22bd15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afff49d92e227fa12fc068d203a22bd15">&#9670;&nbsp;</a></span>hasAnyModifiersSet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::hasAnyModifiersSet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l03901">3901</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01742">llvm::any_of()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03895">hasModifiersSet()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03016">ModifierOpNames</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03030">FoldImmediate()</a>.</p>

</div>
</div>
<a id="ac5ef91f370e4eb770203cf33a176616a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5ef91f370e4eb770203cf33a176616a">&#9670;&nbsp;</a></span>hasDivergentBranch()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::hasDivergentBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return whether the block terminate with divergent branch. </p>
<p>Note this only work before lowering the pseudo control flow instructions. </p>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l02501">2501</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="MachineBasicBlock_8h_source.html#l00329">llvm::MachineBasicBlock::terminators()</a>.</p>

</div>
</div>
<a id="a88cd70c26e65e8c622336b8d1b5ecc1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88cd70c26e65e8c622336b8d1b5ecc1e">&#9670;&nbsp;</a></span>hasFPClamp() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::hasFPClamp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00748">748</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00089">llvm::SIInstrFlags::FPClamp</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="ae9b02e48dc93169ab00bccabbc6b4b72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9b02e48dc93169ab00bccabbc6b4b72">&#9670;&nbsp;</a></span>hasFPClamp() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::hasFPClamp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00752">752</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00089">llvm::SIInstrFlags::FPClamp</a>, and <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>.</p>

</div>
</div>
<a id="ae181c0f85f73d387339267a62642b7ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae181c0f85f73d387339267a62642b7ab">&#9670;&nbsp;</a></span>hasIntClamp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::hasIntClamp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00756">756</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00092">llvm::SIInstrFlags::IntClamp</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a479dd1c44dc19d46f04837f4da7ce325"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a479dd1c44dc19d46f04837f4da7ce325">&#9670;&nbsp;</a></span>hasModifiers()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::hasModifiers </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true if this instruction has any modifiers. </p>
<p>e.g. src[012]_mod, omod, clamp. </p>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l03888">3888</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00336">llvm::AMDGPU::hasNamedOperand()</a>.</p>

</div>
</div>
<a id="aea349efd44508e36429de592f1437b14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea349efd44508e36429de592f1437b14">&#9670;&nbsp;</a></span>hasModifiersSet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::hasModifiersSet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpName</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l03895">3895</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07466">getNamedOperand()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03906">canShrink()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03901">hasAnyModifiersSet()</a>.</p>

</div>
</div>
<a id="acd85372be31eb6cd26e75c961e2ca5fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd85372be31eb6cd26e75c961e2ca5fa">&#9670;&nbsp;</a></span>hasUnwantedEffectsWhenEXECEmpty()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::hasUnwantedEffectsWhenEXECEmpty </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Whether we must prevent this instruction from executing with EXEC = 0. </p>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l03660">3660</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUISelLowering_8h_source.html#l00514">llvm::AMDGPUISD::DS_ORDERED_COUNT</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00555">isEXP()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00482">isSMRD()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03653">modifiesModeRegister()</a>.</p>

</div>
</div>
<a id="a71b55958d73cd9fa8c5a32f5a6ac5a4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71b55958d73cd9fa8c5a32f5a6ac5a4c">&#9670;&nbsp;</a></span>hasVALU32BitEncoding()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::hasVALU32BitEncoding </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true if this 64-bit VALU instruction has a 32-bit encoding. </p>
<p>This function will return false if you pass it a 32-bit instruction. </p>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l03876">3876</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm_1_1AMDGPU.html#a17fda9e2f2cb60c24bfdec02d7793b86">llvm::AMDGPU::getVOPe32()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l01064">llvm::GCNSubtarget::hasGFX90AInsts()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l08044">pseudoToMCOpcode()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03906">canShrink()</a>.</p>

</div>
</div>
<a id="a12bfd4ca919a2fdb6f1c03d5c2859e54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12bfd4ca919a2fdb6f1c03d5c2859e54">&#9670;&nbsp;</a></span>hasVGPRUses()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::hasVGPRUses </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00804">804</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01742">llvm::any_of()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="ad73e9b3e610bd8cac60e740a61fcf5bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad73e9b3e610bd8cac60e740a61fcf5bf">&#9670;&nbsp;</a></span>insertBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SIInstrInfo::insertBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>TBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>FBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> *&#160;</td>
          <td class="paramname"><em>BytesAdded</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l02774">2774</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00224">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00146">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07877">fixImplicitOperands()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00922">llvm::GCNSubtarget::hasOffset3fBug()</a>, <a class="el" href="SPIRVInstructionSelector_8cpp_source.html#l01218">isImm()</a>, <a class="el" href="HexagonISelDAGToDAGHVX_8cpp_source.html#l01032">isUndef()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02768">preserveCondRegFlags()</a>, <a class="el" href="MachineOperand_8h_source.html#l00519">llvm::MachineOperand::setIsKill()</a>, <a class="el" href="MachineOperand_8h_source.html#l00530">llvm::MachineOperand::setIsUndef()</a>, and <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00076">TBB</a>.</p>

</div>
</div>
<a id="ad94f2f559486e50040a794798454f67f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad94f2f559486e50040a794798454f67f">&#9670;&nbsp;</a></span>insertEQ()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> SIInstrInfo::insertEQ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01255">1255</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00326">llvm::SIRegisterInfo::getBoolRC()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="aff3eb40a3be5c2fb6f804f1e5649fd57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff3eb40a3be5c2fb6f804f1e5649fd57">&#9670;&nbsp;</a></span>insertIndirectBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::insertIndirectBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>NewDestBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>RestoreBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>BrOffset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *&#160;</td>
          <td class="paramname"><em>RS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l02511">2511</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00267">llvm::MachineInstrBuilder::addSym()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00198">llvm::MachineRegisterInfo::clearVirtRegs()</a>, <a class="el" href="MCExpr_8cpp_source.html#l00194">llvm::MCConstantExpr::create()</a>, <a class="el" href="MCExpr_8h_source.html#l00386">llvm::MCSymbolRefExpr::create()</a>, <a class="el" href="MCExpr_8h_source.html#l00530">llvm::MCBinaryExpr::createAnd()</a>, <a class="el" href="MCExpr_8h_source.html#l00600">llvm::MCBinaryExpr::createAShr()</a>, <a class="el" href="MCExpr_8h_source.html#l00610">llvm::MCBinaryExpr::createSub()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00044">llvm::RegState::Define</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00281">llvm::MachineBasicBlock::empty()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00087">llvm::RegScavenger::enterBasicBlockEnd()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MachineFunction_8h_source.html#l00624">llvm::MachineFunction::getContext()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00059">llvm::MachineBasicBlock::getSymbol()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00171">MO_FAR_BRANCH_OFFSET</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00369">llvm::MachineBasicBlock::pred_size()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00380">llvm::MachineRegisterInfo::replaceRegWith()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00592">llvm::RegScavenger::scavengeRegisterBackwards()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00472">llvm::MachineInstr::setPostInstrSymbol()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00051">llvm::RegScavenger::setRegUsed()</a>, <a class="el" href="MCSymbol_8cpp_source.html#l00047">llvm::MCSymbol::setVariableValue()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

</div>
</div>
<a id="acae141c2c150567424d8cc080976608e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acae141c2c150567424d8cc080976608e">&#9670;&nbsp;</a></span>insertNE()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> SIInstrInfo::insertNE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01268">1268</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00326">llvm::SIRegisterInfo::getBoolRC()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="ad8e550107fa28c8e3869a5b28dad59b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8e550107fa28c8e3869a5b28dad59b9">&#9670;&nbsp;</a></span>insertNoop()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::insertNoop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01832">1832</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIInstrInfo_8cpp_source.html#l01837">insertNoops()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a35a34ad93d12d742710032a33f3ecb57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35a34ad93d12d742710032a33f3ecb57">&#9670;&nbsp;</a></span>insertNoops()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::insertNoops </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Quantity</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01837">1837</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00187">Arg</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01397">llvm::MachineBasicBlock::findDebugLoc()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="FileCheck_8cpp_source.html#l00357">llvm::min()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01832">insertNoop()</a>.</p>

</div>
</div>
<a id="a2d04c20f5631c0950af280cb294db89d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d04c20f5631c0950af280cb294db89d">&#9670;&nbsp;</a></span>insertReturn()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::insertReturn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01848">1848</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00240">llvm::MachineBasicBlock::getFirstTerminator()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="CSEInfo_8cpp_source.html#l00027">Info</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="MachineBasicBlock_8h_source.html#l00388">llvm::MachineBasicBlock::succ_empty()</a>.</p>

</div>
</div>
<a id="a953f3ddec823a0c7db75e73dbf550632"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a953f3ddec823a0c7db75e73dbf550632">&#9670;&nbsp;</a></span>insertSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::insertSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>TrueReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>FalseReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l02890">2890</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07877">fixImplicitOperands()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="ilist__node_8h_source.html#l00082">llvm::ilist_node_impl&lt; OptionsT &gt;::getIterator()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00661">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02768">preserveCondRegFlags()</a>, <a class="el" href="AMDGPURegBankSelect_8cpp_source.html#l00045">Select</a>, and <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>.</p>

</div>
</div>
<a id="ad88bfb92ca2f7d419adc7e6645406a7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad88bfb92ca2f7d419adc7e6645406a7c">&#9670;&nbsp;</a></span>insertVectorSelect()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::insertVectorSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>TrueReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>FalseReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01129">1129</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00224">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00326">llvm::SIRegisterInfo::getBoolRC()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03042">llvm::SIRegisterInfo::getRegClass()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00661">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="SPIRVInstructionSelector_8cpp_source.html#l01218">isImm()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l01285">llvm::GCNSubtarget::isWave32()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MachineOperand_8h_source.html#l00514">llvm::MachineOperand::setImplicit()</a>.</p>

</div>
</div>
<a id="aa4b208f7f6a759e6572b26d8b9ebb435"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4b208f7f6a759e6572b26d8b9ebb435">&#9670;&nbsp;</a></span>isAlwaysGDS()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isAlwaysGDS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l03643">3643</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUISelLowering_8h_source.html#l00514">llvm::AMDGPUISD::DS_ORDERED_COUNT</a>.</p>

</div>
</div>
<a id="ab02ccaad1b78c3ebc1d06867f9c3e3b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab02ccaad1b78c3ebc1d06867f9c3e3b6">&#9670;&nbsp;</a></span>isAsmOnlyOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isAsmOnlyOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>MCOp</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="namespacellvm_1_1Check.html">Check</a> if this instruction should only be used by assembler. </p>
<p>Return true if this opcode should not be used by codegen. </p>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l08024">8024</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l08044">pseudoToMCOpcode()</a>.</p>

</div>
</div>
<a id="acf2a604407f622a88ca631dfa50dd3b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf2a604407f622a88ca631dfa50dd3b0">&#9670;&nbsp;</a></span>isAtomic() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isAtomic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00587">587</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00126">llvm::SIInstrFlags::IsAtomicNoRet</a>, <a class="el" href="SIDefines_8h_source.html#l00129">llvm::SIInstrFlags::IsAtomicRet</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l08416">getInstructionUniformity()</a>, and <a class="el" href="SIFormMemoryClauses_8cpp_source.html#l00107">isValidClauseInst()</a>.</p>

</div>
</div>
<a id="a0e3240800d3a7421ad0a66117d1427e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e3240800d3a7421ad0a66117d1427e5">&#9670;&nbsp;</a></span>isAtomic() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isAtomic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00592">592</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="SIDefines_8h_source.html#l00126">llvm::SIInstrFlags::IsAtomicNoRet</a>, and <a class="el" href="SIDefines_8h_source.html#l00129">llvm::SIInstrFlags::IsAtomicRet</a>.</p>

</div>
</div>
<a id="afbb07a5c117ab74c3cd893b82560bb82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbb07a5c117ab74c3cd893b82560bb82">&#9670;&nbsp;</a></span>isAtomicNoRet() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isAtomicNoRet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00571">571</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00126">llvm::SIInstrFlags::IsAtomicNoRet</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a74a57155f2a7f277616abc8e72a26d4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74a57155f2a7f277616abc8e72a26d4e">&#9670;&nbsp;</a></span>isAtomicNoRet() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isAtomicNoRet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00575">575</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="SIDefines_8h_source.html#l00126">llvm::SIInstrFlags::IsAtomicNoRet</a>.</p>

</div>
</div>
<a id="a6c4c2a9d09070e2709f9725a915575e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c4c2a9d09070e2709f9725a915575e4">&#9670;&nbsp;</a></span>isAtomicRet() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isAtomicRet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00579">579</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00129">llvm::SIInstrFlags::IsAtomicRet</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a398ffd28d7b40e800b2b394a332e8f1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a398ffd28d7b40e800b2b394a332e8f1b">&#9670;&nbsp;</a></span>isAtomicRet() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isAtomicRet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00583">583</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="SIDefines_8h_source.html#l00129">llvm::SIInstrFlags::IsAtomicRet</a>.</p>

</div>
</div>
<a id="a4caa6a9d1e0cbdab6787bf09d96bc082"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4caa6a9d1e0cbdab6787bf09d96bc082">&#9670;&nbsp;</a></span>isBasicBlockPrologue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isBasicBlockPrologue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l07814">7814</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="ad6c11ec8de146c5e79bfd5dea3cfab01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6c11ec8de146c5e79bfd5dea3cfab01">&#9670;&nbsp;</a></span>isBranchOffsetInRange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isBranchOffsetInRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>BranchOpc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>BrOffset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l02474">2474</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SIInstrInfo_8cpp.html#a1b973951954bbceebb9d37dfe591c22d">BranchOffsetBits</a>, and <a class="el" href="MathExtras_8h_source.html#l00261">llvm::isIntN()</a>.</p>

</div>
</div>
<a id="a6c6831e85182fd706818bd9196f8604a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c6831e85182fd706818bd9196f8604a">&#9670;&nbsp;</a></span>isBufferSMRD()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isBufferSMRD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l07887">7887</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03042">llvm::SIRegisterInfo::getRegClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00129">llvm::TargetRegisterClass::hasSubClassEq()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00482">isSMRD()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a72af200d9640277de56f3c208181a9fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72af200d9640277de56f3c208181a9fb">&#9670;&nbsp;</a></span>isDisableWQM() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isDisableWQM </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00605">605</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00078">llvm::SIInstrFlags::DisableWQM</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="ab50cfc49b7fd5dcd5797fd5c2e528092"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab50cfc49b7fd5dcd5797fd5c2e528092">&#9670;&nbsp;</a></span>isDisableWQM() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isDisableWQM </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00609">609</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00078">llvm::SIInstrFlags::DisableWQM</a>, and <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>.</p>

</div>
</div>
<a id="a3def5eabd8d8f1c67948c9626bf2be74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3def5eabd8d8f1c67948c9626bf2be74">&#9670;&nbsp;</a></span>isDOT() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isDOT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00674">674</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00120">llvm::SIInstrFlags::IsDOT</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a4af1ed9673e6fd142b364ce35a925e03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4af1ed9673e6fd142b364ce35a925e03">&#9670;&nbsp;</a></span>isDOT() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isDOT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00690">690</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="SIDefines_8h_source.html#l00120">llvm::SIInstrFlags::IsDOT</a>.</p>

</div>
</div>
<a id="a960996ed89167b7ad321c647644d8dfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a960996ed89167b7ad321c647644d8dfb">&#9670;&nbsp;</a></span>isDPP() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isDPP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00629">629</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00050">llvm::SIInstrFlags::DPP</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00181">llvm::GCNHazardRecognizer::getHazardType()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07596">getInstSizeInBytes()</a>, and <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00326">llvm::GCNHazardRecognizer::PreEmitNoopsCommon()</a>.</p>

</div>
</div>
<a id="ad7b97d5468dc585811f9ee483258e74b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7b97d5468dc585811f9ee483258e74b">&#9670;&nbsp;</a></span>isDPP() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isDPP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00633">633</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00050">llvm::SIInstrFlags::DPP</a>, and <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>.</p>

</div>
</div>
<a id="a08b60e6be6801b1f90d723990ef68009"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08b60e6be6801b1f90d723990ef68009">&#9670;&nbsp;</a></span>isDS() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isDS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00492">492</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00060">llvm::SIInstrFlags::DS</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00172">areLoadsFromSameBasePtr()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03295">areMemAccessesTriviallyDisjoint()</a>, <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00181">llvm::GCNHazardRecognizer::getHazardType()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00294">getMemOperandsWithOffsetWidth()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05093">isOperandLegal()</a>, <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00326">llvm::GCNHazardRecognizer::PreEmitNoopsCommon()</a>, <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l01313">shouldRunLdsBranchVmemWARHazardFixup()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04102">verifyInstruction()</a>.</p>

</div>
</div>
<a id="a6e53bd5414e49ae1835daca35246337e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e53bd5414e49ae1835daca35246337e">&#9670;&nbsp;</a></span>isDS() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isDS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00496">496</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00060">llvm::SIInstrFlags::DS</a>, and <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>.</p>

</div>
</div>
<a id="acb7c4c826cd2ba559b369d732208fc07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb7c4c826cd2ba559b369d732208fc07">&#9670;&nbsp;</a></span>isDualSourceBlendEXP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isDualSourceBlendEXP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00559">559</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00878">llvm::AMDGPU::Exp::ET_DUAL_SRC_BLEND0</a>, <a class="el" href="SIDefines_8h_source.html#l00879">llvm::AMDGPU::Exp::ET_DUAL_SRC_BLEND1</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00555">isEXP()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a2d40ab246e329190bbf36cd93fd88e83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d40ab246e329190bbf36cd93fd88e83">&#9670;&nbsp;</a></span>isEXP() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isEXP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00555">555</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00058">llvm::SIInstrFlags::EXP</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00181">llvm::GCNHazardRecognizer::getHazardType()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03660">hasUnwantedEffectsWhenEXECEmpty()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00559">isDualSourceBlendEXP()</a>, and <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00326">llvm::GCNHazardRecognizer::PreEmitNoopsCommon()</a>.</p>

</div>
</div>
<a id="aca118bcab72fa2bdc9d3f21c5f0892ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca118bcab72fa2bdc9d3f21c5f0892ba">&#9670;&nbsp;</a></span>isEXP() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isEXP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00567">567</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00058">llvm::SIInstrFlags::EXP</a>, and <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>.</p>

</div>
</div>
<a id="aedb55bd2a3f524ae536b9c0ef17e41c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedb55bd2a3f524ae536b9c0ef17e41c0">&#9670;&nbsp;</a></span>isFixedSize() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isFixedSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00740">740</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00082">llvm::SIInstrFlags::FIXED_SIZE</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l07596">getInstSizeInBytes()</a>.</p>

</div>
</div>
<a id="a4415862e701263a670bb75582cd42764"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4415862e701263a670bb75582cd42764">&#9670;&nbsp;</a></span>isFixedSize() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isFixedSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00744">744</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00082">llvm::SIInstrFlags::FIXED_SIZE</a>, and <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>.</p>

</div>
</div>
<a id="adc3333d2d5974f4068df84f8706fc7d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc3333d2d5974f4068df84f8706fc7d2">&#9670;&nbsp;</a></span>isFLAT() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isFLAT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00518">518</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00059">llvm::SIInstrFlags::FLAT</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03295">areMemAccessesTriviallyDisjoint()</a>, <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00614">breaksVMEMSoftClause()</a>, <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00181">llvm::GCNHazardRecognizer::getHazardType()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08416">getInstructionUniformity()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00294">getMemOperandsWithOffsetWidth()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07530">isHighLatencyDef()</a>, <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00169">isLdsDma()</a>, <a class="el" href="SIFormMemoryClauses_8cpp_source.html#l00097">isVMEMClauseInst()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05829">legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07657">mayAccessFlatAddressSpace()</a>, <a class="el" href="SIInsertWaitcnts_8cpp_source.html#l00543">mayWriteLDSThroughDMA()</a>, <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00326">llvm::GCNHazardRecognizer::PreEmitNoopsCommon()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04102">verifyInstruction()</a>.</p>

</div>
</div>
<a id="a585c7de40f618667f419b94928255632"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a585c7de40f618667f419b94928255632">&#9670;&nbsp;</a></span>isFLAT() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isFLAT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00551">551</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00059">llvm::SIInstrFlags::FLAT</a>, and <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>.</p>

</div>
</div>
<a id="a65dcf8264f3f411eed5734a4b1ad7efa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65dcf8264f3f411eed5734a4b1ad7efa">&#9670;&nbsp;</a></span>isFLATGlobal() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isFLATGlobal </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00534">534</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00108">llvm::SIInstrFlags::FlatGlobal</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a0213035c0c8aafb9c83ccab262d2e84f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0213035c0c8aafb9c83ccab262d2e84f">&#9670;&nbsp;</a></span>isFLATGlobal() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isFLATGlobal </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00538">538</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00108">llvm::SIInstrFlags::FlatGlobal</a>, and <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>.</p>

</div>
</div>
<a id="a13fdc38a01504ed9a44abd1c9018737d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13fdc38a01504ed9a44abd1c9018737d">&#9670;&nbsp;</a></span>isFLATScratch() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isFLATScratch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00542">542</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00123">llvm::SIInstrFlags::FlatScratch</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00778">llvm::SIRegisterInfo::getFrameIndexInstrOffset()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00770">llvm::SIRegisterInfo::getScratchInstrOffset()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00906">llvm::SIRegisterInfo::isFrameOffsetLegal()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00792">llvm::SIRegisterInfo::needsFrameBaseReg()</a>.</p>

</div>
</div>
<a id="a106115f2e43839ccbb8304f38cc33ef6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a106115f2e43839ccbb8304f38cc33ef6">&#9670;&nbsp;</a></span>isFLATScratch() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isFLATScratch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00546">546</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00123">llvm::SIInstrFlags::FlatScratch</a>, and <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>.</p>

</div>
</div>
<a id="a826c5f2bb260d27a430d48225e03383e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a826c5f2bb260d27a430d48225e03383e">&#9670;&nbsp;</a></span>isFoldableCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isFoldableCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l02997">2997</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03345">getFoldableImm()</a>.</p>

</div>
</div>
<a id="aaaa31803a8b78287f011850b909536ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaa31803a8b78287f011850b909536ae">&#9670;&nbsp;</a></span>isFPAtomic() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isFPAtomic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00776">776</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00114">llvm::SIInstrFlags::FPAtomic</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a7146fde75e8d02adcab5d5dc553ee954"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7146fde75e8d02adcab5d5dc553ee954">&#9670;&nbsp;</a></span>isFPAtomic() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isFPAtomic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00780">780</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00114">llvm::SIInstrFlags::FPAtomic</a>, and <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>.</p>

</div>
</div>
<a id="a39d7080130a2d44447525617ead75825"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39d7080130a2d44447525617ead75825">&#9670;&nbsp;</a></span>isGather4() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isGather4 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00510">510</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00079">llvm::SIInstrFlags::Gather4</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l04102">verifyInstruction()</a>.</p>

</div>
</div>
<a id="a5224ad33a1e97bad70c72d6fd61728a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5224ad33a1e97bad70c72d6fd61728a9">&#9670;&nbsp;</a></span>isGather4() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isGather4 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00514">514</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00079">llvm::SIInstrFlags::Gather4</a>, and <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>.</p>

</div>
</div>
<a id="a4c2569a20f3cd4919625f6409b53d657"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c2569a20f3cd4919625f6409b53d657">&#9670;&nbsp;</a></span>isHighLatencyDef()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isHighLatencyDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l07530">7530</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00518">isFLAT()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00502">isMIMG()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00474">isMTBUF()</a>, and <a class="el" href="SIInstrInfo_8h_source.html#l00466">isMUBUF()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIMachineScheduler_8cpp_source.html#l01879">llvm::SIScheduleDAGMI::schedule()</a>.</p>

</div>
</div>
<a id="a857ec99c61bfc201bb60525234551102"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a857ec99c61bfc201bb60525234551102">&#9670;&nbsp;</a></span>isIgnorableUse()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isIgnorableUse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MO</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00166">166</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00243">llvm::MachineOperand::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00389">llvm::MachineOperand::isImplicit()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00362">isVALU()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l00131">resultDependsOnExec()</a>.</p>

</div>
</div>
<a id="a835ce544e7ae111f1889501136ea6b3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a835ce544e7ae111f1889501136ea6b3d">&#9670;&nbsp;</a></span>isImmOperandLegal()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isImmOperandLegal </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpNo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MO</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l03846">3846</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00976">llvm::GCNSubtarget::hasMFMAInlineLiteralBug()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00792">llvm::GCNSubtarget::hasVOP3Literal()</a>, <a class="el" href="MachineOperand_8h_source.html#l00339">llvm::MachineOperand::isFI()</a>, <a class="el" href="MachineOperand_8h_source.html#l00347">llvm::MachineOperand::isGlobal()</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03726">isInlineConstant()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00661">isMAI()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02162">llvm::AMDGPU::isSISrcOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00343">llvm::MachineOperand::isTargetIndex()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00442">isVOP3()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02825">llvm::SIRegisterInfo::opCanUseInlineConstant()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02858">llvm::SIRegisterInfo::opCanUseLiteralConstant()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00060">llvm::MCOI::OPERAND_IMMEDIATE</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00239">llvm::MCInstrDesc::operands()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00097">llvm::MCOperandInfo::OperandType</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00091">llvm::MCOperandInfo::RegClass</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l05093">isOperandLegal()</a>.</p>

</div>
</div>
<a id="a336018566d16df6c9592feb6e4e40e0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a336018566d16df6c9592feb6e4e40e0b">&#9670;&nbsp;</a></span>isInlineConstant() <span class="overload">[1/8]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isInlineConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APFloat.html">APFloat</a> &amp;&#160;</td>
          <td class="paramname"><em>Imm</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00824">824</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03726">isInlineConstant()</a>.</p>

</div>
</div>
<a id="a0480d6290cd95e40641f2af7a18fb764"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0480d6290cd95e40641f2af7a18fb764">&#9670;&nbsp;</a></span>isInlineConstant() <span class="overload">[2/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isInlineConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Imm</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l03726">3726</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUSubtarget_8h_source.html#l00148">llvm::AMDGPUSubtarget::has16BitInsts()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00186">llvm::AMDGPUSubtarget::hasInv2PiInlineImm()</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02409">llvm::AMDGPU::isInlinableLiteral16()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02383">llvm::AMDGPU::isInlinableLiteral32()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02366">llvm::AMDGPU::isInlinableLiteral64()</a>, and <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03380">convertToThreeAddress()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01880">expandPostRAPseudo()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03030">FoldImmediate()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07596">getInstSizeInBytes()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03846">isImmOperandLegal()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00824">isInlineConstant()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05093">isOperandLegal()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05299">legalizeOperandsVOP3()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04022">usesConstantBus()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04102">verifyInstruction()</a>.</p>

</div>
</div>
<a id="a601c42a582df16aaa8a045ec741ebe4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a601c42a582df16aaa8a045ec741ebe4a">&#9670;&nbsp;</a></span>isInlineConstant() <span class="overload">[3/8]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isInlineConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>UseMO</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>DefMO</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><code>returns</code> true if <code>UseMO</code> is substituted with <code>DefMO</code> in <code>MI</code> it would be an inline immediate. </p>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00844">844</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00056">llvm::MachineOperand::getOperandNo()</a>, <a class="el" href="MachineOperand_8h_source.html#l00243">llvm::MachineOperand::getParent()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03726">isInlineConstant()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a8199afaa2a1a1d226a09ad721ed956c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8199afaa2a1a1d226a09ad721ed956c1">&#9670;&nbsp;</a></span>isInlineConstant() <span class="overload">[4/8]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isInlineConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><code>returns</code> true if the operand <code>OpIdx</code> in <code>MI</code> is a valid inline immediate. </p>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00857">857</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIInstrInfo_8cpp_source.html#l03726">isInlineConstant()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="ae4e476239af2c0fd428aa3daec3b3672"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4e476239af2c0fd428aa3daec3b3672">&#9670;&nbsp;</a></span>isInlineConstant() <span class="overload">[5/8]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isInlineConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MO</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00862">862</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00924">getOpSize()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03726">isInlineConstant()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="SIDefines_8h_source.html#l00160">llvm::AMDGPU::OPERAND_REG_IMM_INT32</a>, and <a class="el" href="SIDefines_8h_source.html#l00161">llvm::AMDGPU::OPERAND_REG_IMM_INT64</a>.</p>

</div>
</div>
<a id="a47667f6ac9bbf55b4aa5442354af468d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47667f6ac9bbf55b4aa5442354af468d">&#9670;&nbsp;</a></span>isInlineConstant() <span class="overload">[6/8]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isInlineConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MO</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00879">879</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8cpp_source.html#l00056">llvm::MachineOperand::getOperandNo()</a>, <a class="el" href="MachineOperand_8h_source.html#l00243">llvm::MachineOperand::getParent()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03726">isInlineConstant()</a>.</p>

</div>
</div>
<a id="a937968cca64524eb49e6b3ae31398da7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a937968cca64524eb49e6b3ae31398da7">&#9670;&nbsp;</a></span>isInlineConstant() <span class="overload">[7/8]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isInlineConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MO</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>OpInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00837">837</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIInstrInfo_8cpp_source.html#l03726">isInlineConstant()</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00097">llvm::MCOperandInfo::OperandType</a>.</p>

</div>
</div>
<a id="a10caa873ff6bab070fa0217d5402267b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10caa873ff6bab070fa0217d5402267b">&#9670;&nbsp;</a></span>isInlineConstant() <span class="overload">[8/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isInlineConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MO</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>OperandType</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l03746">3746</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00148">llvm::AMDGPUSubtarget::has16BitInsts()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00186">llvm::AMDGPUSubtarget::hasInv2PiInlineImm()</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l01239">llvm::AMDGPU::isInlinableIntLiteral()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02443">llvm::AMDGPU::isInlinableIntLiteralV216()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02409">llvm::AMDGPU::isInlinableLiteral16()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02383">llvm::AMDGPU::isInlinableLiteral32()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02366">llvm::AMDGPU::isInlinableLiteral64()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02428">llvm::AMDGPU::isInlinableLiteralV216()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="SIDefines_8h_source.html#l00187">llvm::AMDGPU::OPERAND_KIMM16</a>, <a class="el" href="SIDefines_8h_source.html#l00186">llvm::AMDGPU::OPERAND_KIMM32</a>, <a class="el" href="SIDefines_8h_source.html#l00165">llvm::AMDGPU::OPERAND_REG_IMM_FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00166">llvm::AMDGPU::OPERAND_REG_IMM_FP16_DEFERRED</a>, <a class="el" href="SIDefines_8h_source.html#l00163">llvm::AMDGPU::OPERAND_REG_IMM_FP32</a>, <a class="el" href="SIDefines_8h_source.html#l00167">llvm::AMDGPU::OPERAND_REG_IMM_FP32_DEFERRED</a>, <a class="el" href="SIDefines_8h_source.html#l00164">llvm::AMDGPU::OPERAND_REG_IMM_FP64</a>, <a class="el" href="SIDefines_8h_source.html#l00162">llvm::AMDGPU::OPERAND_REG_IMM_INT16</a>, <a class="el" href="SIDefines_8h_source.html#l00160">llvm::AMDGPU::OPERAND_REG_IMM_INT32</a>, <a class="el" href="SIDefines_8h_source.html#l00161">llvm::AMDGPU::OPERAND_REG_IMM_INT64</a>, <a class="el" href="SIDefines_8h_source.html#l00168">llvm::AMDGPU::OPERAND_REG_IMM_V2FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00171">llvm::AMDGPU::OPERAND_REG_IMM_V2FP32</a>, <a class="el" href="SIDefines_8h_source.html#l00169">llvm::AMDGPU::OPERAND_REG_IMM_V2INT16</a>, <a class="el" href="SIDefines_8h_source.html#l00170">llvm::AMDGPU::OPERAND_REG_IMM_V2INT32</a>, <a class="el" href="SIDefines_8h_source.html#l00192">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00193">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP32</a>, <a class="el" href="SIDefines_8h_source.html#l00194">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP64</a>, <a class="el" href="SIDefines_8h_source.html#l00190">llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT16</a>, <a class="el" href="SIDefines_8h_source.html#l00191">llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT32</a>, <a class="el" href="SIDefines_8h_source.html#l00196">llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00195">llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2INT16</a>, <a class="el" href="SIDefines_8h_source.html#l00177">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00178">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP32</a>, <a class="el" href="SIDefines_8h_source.html#l00179">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP64</a>, <a class="el" href="SIDefines_8h_source.html#l00174">llvm::AMDGPU::OPERAND_REG_INLINE_C_INT16</a>, <a class="el" href="SIDefines_8h_source.html#l00175">llvm::AMDGPU::OPERAND_REG_INLINE_C_INT32</a>, <a class="el" href="SIDefines_8h_source.html#l00176">llvm::AMDGPU::OPERAND_REG_INLINE_C_INT64</a>, <a class="el" href="SIDefines_8h_source.html#l00181">llvm::AMDGPU::OPERAND_REG_INLINE_C_V2FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00183">llvm::AMDGPU::OPERAND_REG_INLINE_C_V2FP32</a>, <a class="el" href="SIDefines_8h_source.html#l00180">llvm::AMDGPU::OPERAND_REG_INLINE_C_V2INT16</a>, <a class="el" href="SIDefines_8h_source.html#l00182">llvm::AMDGPU::OPERAND_REG_INLINE_C_V2INT32</a>, <a class="el" href="SIDefines_8h_source.html#l00215">llvm::AMDGPU::OPERAND_SRC_FIRST</a>, and <a class="el" href="SIDefines_8h_source.html#l00216">llvm::AMDGPU::OPERAND_SRC_LAST</a>.</p>

</div>
</div>
<a id="a6ca25d96b652c00368600bd3845f5591"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ca25d96b652c00368600bd3845f5591">&#9670;&nbsp;</a></span>isKillTerminator()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isKillTerminator </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l07856">7856</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

</div>
</div>
<a id="a5b2aaf80981b29494436f2b18a604e1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b2aaf80981b29494436f2b18a604e1c">&#9670;&nbsp;</a></span>isLDSDIR() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isLDSDIR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00694">694</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00067">llvm::SIInstrFlags::LDSDIR</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a102a3360ca127a95fa27ce5bd43b2089"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a102a3360ca127a95fa27ce5bd43b2089">&#9670;&nbsp;</a></span>isLDSDIR() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isLDSDIR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00698">698</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="SIDefines_8h_source.html#l00067">llvm::SIInstrFlags::LDSDIR</a>.</p>

</div>
</div>
<a id="ab97de5c81e48922426466768a69b38bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab97de5c81e48922426466768a69b38bf">&#9670;&nbsp;</a></span>isLegalFLATOffset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isLegalFLATOffset </td>
          <td>(</td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>AddrSpace</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&#160;</td>
          <td class="paramname"><em>FlatVariant</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns if <code>Offset</code> is legal for the subtarget as the offset to a FLAT encoded instruction. </p>
<p>If <code>Signed</code>, this is for an instruction that interprets the offset as signed. </p>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l07930">7930</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00059">llvm::SIInstrFlags::FLAT</a>, <a class="el" href="AMDGPU_8h_source.html#l00372">llvm::AMDGPUAS::FLAT_ADDRESS</a>, <a class="el" href="SIDefines_8h_source.html#l00123">llvm::SIInstrFlags::FlatScratch</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02582">llvm::AMDGPU::getNumFlatOffsetBits()</a>, <a class="el" href="AMDGPU_8h_source.html#l00373">llvm::AMDGPUAS::GLOBAL_ADDRESS</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00579">llvm::GCNSubtarget::hasFlatInstOffsets()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00621">llvm::GCNSubtarget::hasFlatSegmentOffsetBug()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00970">llvm::GCNSubtarget::hasNegativeScratchOffsetBug()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00972">llvm::GCNSubtarget::hasNegativeUnalignedScratchOffsetBug()</a>, <a class="el" href="MathExtras_8h_source.html#l00261">llvm::isIntN()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l01248">llvm::SITargetLowering::isLegalGlobalAddressingMode()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l07957">splitFlatOffset()</a>.</p>

</div>
</div>
<a id="a6f42f246e7fe1f60196d02fd63890a13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f42f246e7fe1f60196d02fd63890a13">&#9670;&nbsp;</a></span>isLegalMUBUFImmOffset()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isLegalMUBUFImmOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Imm</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l01134">1134</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIFrameLowering_8cpp_source.html#l01632">llvm::SIFrameLowering::allocateScavengingFrameIndexesNearIncomingSP()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01306">llvm::SIRegisterInfo::buildSpillLoadStore()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02014">llvm::SIRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00906">llvm::SIRegisterInfo::isFrameOffsetLegal()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00792">llvm::SIRegisterInfo::needsFrameBaseReg()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00857">llvm::SIRegisterInfo::resolveFrameIndex()</a>.</p>

</div>
</div>
<a id="abecccbf97c3a9d0be384e6c639fcf2dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abecccbf97c3a9d0be384e6c639fcf2dc">&#9670;&nbsp;</a></span>isLegalRegOperand()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isLegalRegOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>OpInfo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MO</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="namespacellvm_1_1Check.html">Check</a> if <code>MO</code> (a register operand) is a legal register for the given operand description. </p>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l05055">5055</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00096">llvm::TargetRegisterClass::contains()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00436">llvm::SIRegisterInfo::getLargestLegalSuperClass()</a>, <a class="el" href="MachineOperand_8h_source.html#l00243">llvm::MachineOperand::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00313">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03042">llvm::SIRegisterInfo::getRegClass()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00661">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="MachineOperand_8h_source.html#l00374">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00141">llvm::TargetRegisterClass::hasSuperClassEq()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00091">llvm::MCOperandInfo::RegClass</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l05082">isLegalVSrcOperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05093">isOperandLegal()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l05188">legalizeOperandsVOP2()</a>.</p>

</div>
</div>
<a id="a3d9b286b0c8c32ae52faedcc2a6130a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d9b286b0c8c32ae52faedcc2a6130a7">&#9670;&nbsp;</a></span>isLegalVSrcOperand()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isLegalVSrcOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>OpInfo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MO</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="namespacellvm_1_1Check.html">Check</a> if <code>MO</code> would be a valid operand for the given operand definition <code>OpInfo</code>. </p>
<p>Note this does not attempt to validate constant bus restrictions (e.g. literal constant usage). </p>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l05082">5082</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00339">llvm::MachineOperand::isFI()</a>, <a class="el" href="MachineOperand_8h_source.html#l00347">llvm::MachineOperand::isGlobal()</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05055">isLegalRegOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00343">llvm::MachineOperand::isTargetIndex()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="ab92f90456dfda18d91d3531204e5cc33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab92f90456dfda18d91d3531204e5cc33">&#9670;&nbsp;</a></span>isLoadFromStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SIInstrInfo::isLoadFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l07556">7556</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00080">llvm::ISD::FrameIndex</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00466">isMUBUF()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00621">isSGPRSpill()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07548">isSGPRStackAccess()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07535">isStackAccess()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00613">isVGPRSpill()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a975ccb82baef08d83e403c8818c52db8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a975ccb82baef08d83e403c8818c52db8">&#9670;&nbsp;</a></span>isLowLatencyInstruction()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isLowLatencyInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l07524">7524</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIInstrInfo_8h_source.html#l00482">isSMRD()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIMachineScheduler_8cpp_source.html#l01879">llvm::SIScheduleDAGMI::schedule()</a>.</p>

</div>
</div>
<a id="a0605f773275c0461756eae0fb2321fa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0605f773275c0461756eae0fb2321fa0">&#9670;&nbsp;</a></span>isMAI() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isMAI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00661">661</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00117">llvm::SIInstrFlags::IsMAI</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00181">llvm::GCNHazardRecognizer::getHazardType()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03846">isImmOperandLegal()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00669">isMFMA()</a>, <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00122">isXDL()</a>, <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00326">llvm::GCNHazardRecognizer::PreEmitNoopsCommon()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l08044">pseudoToMCOpcode()</a>.</p>

</div>
</div>
<a id="a657f9370200aef683a600a5050624e6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a657f9370200aef683a600a5050624e6b">&#9670;&nbsp;</a></span>isMAI() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isMAI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00665">665</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="SIDefines_8h_source.html#l00117">llvm::SIInstrFlags::IsMAI</a>.</p>

</div>
</div>
<a id="a96ebcd476b7e0bf9c549c423546b18dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96ebcd476b7e0bf9c549c423546b18dc">&#9670;&nbsp;</a></span>isMFMA()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isMFMA </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00669">669</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIInstrInfo_8h_source.html#l00661">isMAI()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8h_source.html#l00686">isMFMAorWMMA()</a>, and <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l02692">llvm::GCNHazardRecognizer::ShouldPreferAnother()</a>.</p>

</div>
</div>
<a id="a3c8354f891fe3cb5f3df8d1d867b6780"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c8354f891fe3cb5f3df8d1d867b6780">&#9670;&nbsp;</a></span>isMFMAorWMMA()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isMFMAorWMMA </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00686">686</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIInstrInfo_8h_source.html#l00669">isMFMA()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00678">isWMMA()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="abdcf600002fd489c76924f2ec4f4fc0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdcf600002fd489c76924f2ec4f4fc0f">&#9670;&nbsp;</a></span>isMIMG() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isMIMG </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00502">502</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="SIDefines_8h_source.html#l00057">llvm::SIInstrFlags::MIMG</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l07596">getInstSizeInBytes()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00294">getMemOperandsWithOffsetWidth()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07530">isHighLatencyDef()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05093">isOperandLegal()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00370">isVMEM()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05829">legalizeOperands()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04102">verifyInstruction()</a>.</p>

</div>
</div>
<a id="ae972e1a9bfca78b705492eca0fa93c21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae972e1a9bfca78b705492eca0fa93c21">&#9670;&nbsp;</a></span>isMIMG() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isMIMG </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00506">506</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="SIDefines_8h_source.html#l00057">llvm::SIInstrFlags::MIMG</a>.</p>

</div>
</div>
<a id="a2c6289dfab83449b3f69792b35277cac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c6289dfab83449b3f69792b35277cac">&#9670;&nbsp;</a></span>isMTBUF() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isMTBUF </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00474">474</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="SIDefines_8h_source.html#l00055">llvm::SIInstrFlags::MTBUF</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00172">areLoadsFromSameBasePtr()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03295">areMemAccessesTriviallyDisjoint()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00294">getMemOperandsWithOffsetWidth()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07530">isHighLatencyDef()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00370">isVMEM()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l05829">legalizeOperands()</a>.</p>

</div>
</div>
<a id="ab4099cb524aff500420cd554be72e16d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4099cb524aff500420cd554be72e16d">&#9670;&nbsp;</a></span>isMTBUF() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isMTBUF </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00478">478</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="SIDefines_8h_source.html#l00055">llvm::SIInstrFlags::MTBUF</a>.</p>

</div>
</div>
<a id="a8616d2d8f4c04005569e89bcfe67e421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8616d2d8f4c04005569e89bcfe67e421">&#9670;&nbsp;</a></span>isMUBUF() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isMUBUF </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00466">466</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="SIDefines_8h_source.html#l00054">llvm::SIInstrFlags::MUBUF</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00172">areLoadsFromSameBasePtr()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03295">areMemAccessesTriviallyDisjoint()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00778">llvm::SIRegisterInfo::getFrameIndexInstrOffset()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00294">getMemOperandsWithOffsetWidth()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00770">llvm::SIRegisterInfo::getScratchInstrOffset()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00906">llvm::SIRegisterInfo::isFrameOffsetLegal()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07530">isHighLatencyDef()</a>, <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00169">isLdsDma()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07556">isLoadFromStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07570">isStoreToStackSlot()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00370">isVMEM()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05829">legalizeOperands()</a>, <a class="el" href="SIInsertWaitcnts_8cpp_source.html#l00543">mayWriteLDSThroughDMA()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00792">llvm::SIRegisterInfo::needsFrameBaseReg()</a>.</p>

</div>
</div>
<a id="aa73d2c1e9830ef93cfc4355a334a3f49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa73d2c1e9830ef93cfc4355a334a3f49">&#9670;&nbsp;</a></span>isMUBUF() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isMUBUF </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00470">470</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="SIDefines_8h_source.html#l00054">llvm::SIInstrFlags::MUBUF</a>.</p>

</div>
</div>
<a id="a0d8a3508b676977a0396a0bb055c0a03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d8a3508b676977a0396a0bb055c0a03">&#9670;&nbsp;</a></span>isNeverUniform()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isNeverUniform </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00784">784</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00138">llvm::SIInstrFlags::IsNeverUniform</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l08416">getInstructionUniformity()</a>.</p>

</div>
</div>
<a id="a0a7deb17cce3406bd32958ed7b234d89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a7deb17cce3406bd32958ed7b234d89">&#9670;&nbsp;</a></span>isNonUniformBranchInstr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isNonUniformBranchInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Instr</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l07671">7671</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCInstrDesc_8h_source.html#l00159">llvm::MCID::Branch</a>.</p>

</div>
</div>
<a id="af7ee4c22ed353efa8afd9ea35e4af06f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7ee4c22ed353efa8afd9ea35e4af06f">&#9670;&nbsp;</a></span>isOperandLegal()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isOperandLegal </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td>
          <td class="paramname"><em>MO</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="namespacellvm_1_1Check.html">Check</a> if <code>MO</code> is a legal operand if it was the <code>OpIdx</code> Operand for <code>MI</code>. </p>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l05093">5093</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="DenseSet_8h_source.html#l00097">llvm::detail::DenseSetImpl&lt; ValueT, SmallDenseMap&lt; ValueT, detail::DenseSetEmpty, 4, DenseMapInfo&lt; ValueT &gt;, detail::DenseSetPair&lt; ValueT &gt; &gt;, DenseMapInfo&lt; ValueT &gt; &gt;::count()</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00191">llvm::GCNSubtarget::getConstantBusLimit()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03042">llvm::SIRegisterInfo::getRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineOperand_8h_source.html#l00374">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l01064">llvm::GCNSubtarget::hasGFX90AInsts()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00748">llvm::GCNSubtarget::hasMAIInsts()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00792">llvm::GCNSubtarget::hasVOP3Literal()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="DenseSet_8h_source.html#l00206">llvm::detail::DenseSetImpl&lt; ValueT, SmallDenseMap&lt; ValueT, detail::DenseSetEmpty, 4, DenseMapInfo&lt; ValueT &gt;, detail::DenseSetPair&lt; ValueT &gt; &gt;, DenseMapInfo&lt; ValueT &gt; &gt;::insert()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02919">llvm::SIRegisterInfo::isAGPR()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00492">isDS()</a>, <a class="el" href="MachineOperand_8h_source.html#l00339">llvm::MachineOperand::isFI()</a>, <a class="el" href="MachineOperand_8h_source.html#l00347">llvm::MachineOperand::isGlobal()</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03846">isImmOperandLegal()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03726">isInlineConstant()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05055">isLegalRegOperand()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00502">isMIMG()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02779">llvm::SIRegisterInfo::isSGPRReg()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02162">llvm::AMDGPU::isSISrcOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00343">llvm::MachineOperand::isTargetIndex()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00362">isVALU()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00442">isVOP3()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="SIDefines_8h_source.html#l00186">llvm::AMDGPU::OPERAND_KIMM32</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00059">llvm::MCOI::OPERAND_UNKNOWN</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00239">llvm::MCInstrDesc::operands()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00097">llvm::MCOperandInfo::OperandType</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00091">llvm::MCOperandInfo::RegClass</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00931">llvm::MachineRegisterInfo::reservedRegsFrozen()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04022">usesConstantBus()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l02398">commuteInstructionImpl()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03380">convertToThreeAddress()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l05299">legalizeOperandsVOP3()</a>.</p>

</div>
</div>
<a id="aae4c830b57693cee2adf434f4b9c394f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae4c830b57693cee2adf434f4b9c394f">&#9670;&nbsp;</a></span>isPacked() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isPacked </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00418">418</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00102">llvm::SIInstrFlags::IsPacked</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a2b5d90dd54abf16e6fc7dd6d229a89a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b5d90dd54abf16e6fc7dd6d229a89a2">&#9670;&nbsp;</a></span>isPacked() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isPacked </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00422">422</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="SIDefines_8h_source.html#l00102">llvm::SIInstrFlags::IsPacked</a>.</p>

</div>
</div>
<a id="a64e3c3928f613445e6a6c1f3b1073744"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64e3c3928f613445e6a6c1f3b1073744">&#9670;&nbsp;</a></span>isReallyTriviallyReMaterializable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isReallyTriviallyReMaterializable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00108">108</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIInstrInfo_8h_source.html#l00354">isSALU()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00450">isSDWA()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00426">isVOP1()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00434">isVOP2()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00442">isVOP3()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a2d7ac7b1dd9a9e4ae81fb54010f324f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d7ac7b1dd9a9e4ae81fb54010f324f9">&#9670;&nbsp;</a></span>isSALU() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isSALU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00354">354</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="SIDefines_8h_source.html#l00029">llvm::SIInstrFlags::SALU</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l07596">getInstSizeInBytes()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00108">isReallyTriviallyReMaterializable()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03701">mayReadEXEC()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04072">shouldReadExec()</a>.</p>

</div>
</div>
<a id="a87226bc5abee70cba380c80a150917e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87226bc5abee70cba380c80a150917e1">&#9670;&nbsp;</a></span>isSALU() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isSALU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00358">358</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="SIDefines_8h_source.html#l00029">llvm::SIInstrFlags::SALU</a>.</p>

</div>
</div>
<a id="a9a8fba38c0c431dd917ceff91ccdbd73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a8fba38c0c431dd917ceff91ccdbd73">&#9670;&nbsp;</a></span>isScalarStore() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isScalarStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this is an s_store_dword* instruction. This is more specific than isSMEM &amp;&amp; mayStore. </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00732">732</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="SIDefines_8h_source.html#l00081">llvm::SIInstrFlags::SCALAR_STORE</a>.</p>

</div>
</div>
<a id="abc3c9e158c4e62a5330d07d74b49570d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc3c9e158c4e62a5330d07d74b49570d">&#9670;&nbsp;</a></span>isScalarStore() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isScalarStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00736">736</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="SIDefines_8h_source.html#l00081">llvm::SIInstrFlags::SCALAR_STORE</a>.</p>

</div>
</div>
<a id="ae57ec0924f807505d7b9a64e30b1dc49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae57ec0924f807505d7b9a64e30b1dc49">&#9670;&nbsp;</a></span>isScalarUnit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isScalarUnit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00710">710</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="SIDefines_8h_source.html#l00029">llvm::SIInstrFlags::SALU</a>, and <a class="el" href="SIDefines_8h_source.html#l00056">llvm::SIInstrFlags::SMRD</a>.</p>

</div>
</div>
<a id="abe3f4df7c81b52adcd9a67f4c0937634"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe3f4df7c81b52adcd9a67f4c0937634">&#9670;&nbsp;</a></span>isSchedulingBoundary()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isSchedulingBoundary </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l03612">3612</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIInstrInfo_8cpp_source.html#l03601">changesVGPRIndexingMode()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01027">llvm::ISD::INLINEASM_BR</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a3295a9f4a742f69dfa4d7bb91cced3a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3295a9f4a742f69dfa4d7bb91cced3a9">&#9670;&nbsp;</a></span>isSDWA() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isSDWA </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00450">450</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="SIDefines_8h_source.html#l00049">llvm::SIInstrFlags::SDWA</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00108">isReallyTriviallyReMaterializable()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04102">verifyInstruction()</a>.</p>

</div>
</div>
<a id="a91182af2c28f7c3e0654a2c7d33150f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91182af2c28f7c3e0654a2c7d33150f4">&#9670;&nbsp;</a></span>isSDWA() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isSDWA </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00454">454</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="SIDefines_8h_source.html#l00049">llvm::SIInstrFlags::SDWA</a>.</p>

</div>
</div>
<a id="a8ed947ddafde5421d3f771f43f9c04d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ed947ddafde5421d3f771f43f9c04d1">&#9670;&nbsp;</a></span>isSegmentSpecificFLAT() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isSegmentSpecificFLAT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00524">524</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00108">llvm::SIInstrFlags::FlatGlobal</a>, <a class="el" href="SIDefines_8h_source.html#l00123">llvm::SIInstrFlags::FlatScratch</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03295">areMemAccessesTriviallyDisjoint()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05527">legalizeOperandsFLAT()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05446">moveFlatAddrToVGPR()</a>, and <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l01313">shouldRunLdsBranchVmemWARHazardFixup()</a>.</p>

</div>
</div>
<a id="a248ac957da40daa5249681573066b693"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a248ac957da40daa5249681573066b693">&#9670;&nbsp;</a></span>isSegmentSpecificFLAT() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isSegmentSpecificFLAT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00529">529</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00108">llvm::SIInstrFlags::FlatGlobal</a>, <a class="el" href="SIDefines_8h_source.html#l00123">llvm::SIInstrFlags::FlatScratch</a>, and <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>.</p>

</div>
</div>
<a id="ad1f10f87fb228c645dab08a31a02d0a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1f10f87fb228c645dab08a31a02d0a6">&#9670;&nbsp;</a></span>isSGPRSpill() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isSGPRSpill </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00621">621</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="SIDefines_8h_source.html#l00064">llvm::SIInstrFlags::SGPRSpill</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l07556">isLoadFromStackSlot()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l07570">isStoreToStackSlot()</a>.</p>

</div>
</div>
<a id="a96ee73177af6a48c7ce8c098c6a9cb19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96ee73177af6a48c7ce8c098c6a9cb19">&#9670;&nbsp;</a></span>isSGPRSpill() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isSGPRSpill </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00625">625</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="SIDefines_8h_source.html#l00064">llvm::SIInstrFlags::SGPRSpill</a>.</p>

</div>
</div>
<a id="a75d714113557721ffd5bd3d06dc79642"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75d714113557721ffd5bd3d06dc79642">&#9670;&nbsp;</a></span>isSGPRStackAccess()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SIInstrInfo::isSGPRStackAccess </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l07548">7548</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Addr</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00080">llvm::ISD::FrameIndex</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07466">getNamedOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l07556">isLoadFromStackSlot()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l07570">isStoreToStackSlot()</a>.</p>

</div>
</div>
<a id="a1c990a34866f377751f50f112cef61bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c990a34866f377751f50f112cef61bc">&#9670;&nbsp;</a></span>isSMRD() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isSMRD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00482">482</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="SIDefines_8h_source.html#l00056">llvm::SIInstrFlags::SMRD</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00172">areLoadsFromSameBasePtr()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03295">areMemAccessesTriviallyDisjoint()</a>, <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00610">breaksSMEMSoftClause()</a>, <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00181">llvm::GCNHazardRecognizer::getHazardType()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00294">getMemOperandsWithOffsetWidth()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03660">hasUnwantedEffectsWhenEXECEmpty()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07887">isBufferSMRD()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07524">isLowLatencyInstruction()</a>, <a class="el" href="SIFormMemoryClauses_8cpp_source.html#l00101">isSMEMClauseInst()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05829">legalizeOperands()</a>, <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00326">llvm::GCNHazardRecognizer::PreEmitNoopsCommon()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04072">shouldReadExec()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04102">verifyInstruction()</a>.</p>

</div>
</div>
<a id="a0c774e0a392ba6bd21225cb9439d15eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c774e0a392ba6bd21225cb9439d15eb">&#9670;&nbsp;</a></span>isSMRD() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isSMRD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00486">486</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="SIDefines_8h_source.html#l00056">llvm::SIInstrFlags::SMRD</a>.</p>

</div>
</div>
<a id="adacd3cb5a6ca5003891b6d0032b9ade5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adacd3cb5a6ca5003891b6d0032b9ade5">&#9670;&nbsp;</a></span>isSOP1() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isSOP1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00378">378</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="SIDefines_8h_source.html#l00033">llvm::SIInstrFlags::SOP1</a>.</p>

</div>
</div>
<a id="a32ebd70b2428374bec760033a071ed77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32ebd70b2428374bec760033a071ed77">&#9670;&nbsp;</a></span>isSOP1() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isSOP1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00382">382</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="SIDefines_8h_source.html#l00033">llvm::SIInstrFlags::SOP1</a>.</p>

</div>
</div>
<a id="a5c4551760d712abe6c1234a4997e22de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c4551760d712abe6c1234a4997e22de">&#9670;&nbsp;</a></span>isSOP2() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isSOP2 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00386">386</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="SIDefines_8h_source.html#l00034">llvm::SIInstrFlags::SOP2</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l04102">verifyInstruction()</a>.</p>

</div>
</div>
<a id="aa1fc08ee7f9afef760e977c0d05ec1ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1fc08ee7f9afef760e977c0d05ec1ad">&#9670;&nbsp;</a></span>isSOP2() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isSOP2 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00390">390</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="SIDefines_8h_source.html#l00034">llvm::SIInstrFlags::SOP2</a>.</p>

</div>
</div>
<a id="adbbf88b03dcc6927f63b144f40bbc54c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbbf88b03dcc6927f63b144f40bbc54c">&#9670;&nbsp;</a></span>isSOPC() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isSOPC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00394">394</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="SIDefines_8h_source.html#l00035">llvm::SIInstrFlags::SOPC</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l04102">verifyInstruction()</a>.</p>

</div>
</div>
<a id="a3da5f49658f691382c762e246c183d09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3da5f49658f691382c762e246c183d09">&#9670;&nbsp;</a></span>isSOPC() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isSOPC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00398">398</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="SIDefines_8h_source.html#l00035">llvm::SIInstrFlags::SOPC</a>.</p>

</div>
</div>
<a id="a7d0fced78b683ae1e38051a1313615d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d0fced78b683ae1e38051a1313615d2">&#9670;&nbsp;</a></span>isSOPK() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isSOPK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00402">402</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="SIDefines_8h_source.html#l00036">llvm::SIInstrFlags::SOPK</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l04102">verifyInstruction()</a>.</p>

</div>
</div>
<a id="a942451ddbfccce7cef5bd4ad5789f564"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a942451ddbfccce7cef5bd4ad5789f564">&#9670;&nbsp;</a></span>isSOPK() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isSOPK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00406">406</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="SIDefines_8h_source.html#l00036">llvm::SIInstrFlags::SOPK</a>.</p>

</div>
</div>
<a id="a1152df63da5e2f53576d9922fa408625"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1152df63da5e2f53576d9922fa408625">&#9670;&nbsp;</a></span>isSOPP() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isSOPP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00410">410</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="SIDefines_8h_source.html#l00037">llvm::SIInstrFlags::SOPP</a>.</p>

</div>
</div>
<a id="ae6b4c62a3fb13c8ee7c8fd227b004aa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6b4c62a3fb13c8ee7c8fd227b004aa4">&#9670;&nbsp;</a></span>isSOPP() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isSOPP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00414">414</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="SIDefines_8h_source.html#l00037">llvm::SIInstrFlags::SOPP</a>.</p>

</div>
</div>
<a id="afb5a8099c7351303ef337ec57d5e8e24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb5a8099c7351303ef337ec57d5e8e24">&#9670;&nbsp;</a></span>isStackAccess()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SIInstrInfo::isStackAccess </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l07535">7535</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Addr</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00080">llvm::ISD::FrameIndex</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07466">getNamedOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="AMDGPU_8h_source.html#l00378">llvm::AMDGPUAS::PRIVATE_ADDRESS</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l07556">isLoadFromStackSlot()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l07570">isStoreToStackSlot()</a>.</p>

</div>
</div>
<a id="a1a819579880816f46644139609f4de8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a819579880816f46644139609f4de8c">&#9670;&nbsp;</a></span>isStoreToStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SIInstrInfo::isStoreToStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l07570">7570</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00080">llvm::ISD::FrameIndex</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00466">isMUBUF()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00621">isSGPRSpill()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07548">isSGPRStackAccess()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07535">isStackAccess()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00613">isVGPRSpill()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a7c01b647a2569809ece29a7ce35e5102"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c01b647a2569809ece29a7ce35e5102">&#9670;&nbsp;</a></span>isTRANS() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isTRANS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00637">637</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="SIDefines_8h_source.html#l00051">llvm::SIInstrFlags::TRANS</a>.</p>

</div>
</div>
<a id="a9e42e66a4042bf3ca2b5feccc17a9f0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e42e66a4042bf3ca2b5feccc17a9f0f">&#9670;&nbsp;</a></span>isTRANS() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isTRANS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00641">641</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="SIDefines_8h_source.html#l00051">llvm::SIInstrFlags::TRANS</a>.</p>

</div>
</div>
<a id="ade8d533000b775c514d9ac189b66c3a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade8d533000b775c514d9ac189b66c3a5">&#9670;&nbsp;</a></span>isVALU() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isVALU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00362">362</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="SIDefines_8h_source.html#l00030">llvm::SIInstrFlags::VALU</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00181">llvm::GCNHazardRecognizer::getHazardType()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07596">getInstSizeInBytes()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00166">isIgnorableUse()</a>, <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00169">isLdsDma()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05093">isOperandLegal()</a>, <a class="el" href="SIInsertWaitcnts_8cpp_source.html#l00543">mayWriteLDSThroughDMA()</a>, <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00326">llvm::GCNHazardRecognizer::PreEmitNoopsCommon()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04072">shouldReadExec()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04102">verifyInstruction()</a>.</p>

</div>
</div>
<a id="aa2cd816c352a41376b0e659e485e9ab0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2cd816c352a41376b0e659e485e9ab0">&#9670;&nbsp;</a></span>isVALU() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isVALU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00366">366</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="SIDefines_8h_source.html#l00030">llvm::SIInstrFlags::VALU</a>.</p>

</div>
</div>
<a id="abbf7fd6ca838658494b35472858597c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbf7fd6ca838658494b35472858597c9">&#9670;&nbsp;</a></span>isVGPRCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isVGPRCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00796">796</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02779">llvm::SIRegisterInfo::isSGPRReg()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03030">FoldImmediate()</a>.</p>

</div>
</div>
<a id="ab54d6d16078e78dfe594321574f39223"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab54d6d16078e78dfe594321574f39223">&#9670;&nbsp;</a></span>isVGPRSpill() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isVGPRSpill </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00613">613</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="SIDefines_8h_source.html#l00063">llvm::SIInstrFlags::VGPRSpill</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l07556">isLoadFromStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07570">isStoreToStackSlot()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04102">verifyInstruction()</a>.</p>

</div>
</div>
<a id="a1e525d2b10c6f432c4ee58dcba3a95c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e525d2b10c6f432c4ee58dcba3a95c5">&#9670;&nbsp;</a></span>isVGPRSpill() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isVGPRSpill </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00617">617</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="SIDefines_8h_source.html#l00063">llvm::SIInstrFlags::VGPRSpill</a>.</p>

</div>
</div>
<a id="a85e762ca75d1db9247a7d659fbf77d2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85e762ca75d1db9247a7d659fbf77d2a">&#9670;&nbsp;</a></span>isVINTERP() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isVINTERP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00702">702</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="SIDefines_8h_source.html#l00070">llvm::SIInstrFlags::VINTERP</a>.</p>

</div>
</div>
<a id="ad2ff9e192390622fadf2d0a9e5ef0326"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2ff9e192390622fadf2d0a9e5ef0326">&#9670;&nbsp;</a></span>isVINTERP() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isVINTERP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00706">706</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="SIDefines_8h_source.html#l00070">llvm::SIInstrFlags::VINTERP</a>.</p>

</div>
</div>
<a id="a367f8f335f81011958967cd6fb98e9db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a367f8f335f81011958967cd6fb98e9db">&#9670;&nbsp;</a></span>isVINTRP() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isVINTRP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00653">653</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="SIDefines_8h_source.html#l00048">llvm::SIInstrFlags::VINTRP</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00181">llvm::GCNHazardRecognizer::getHazardType()</a>, and <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00326">llvm::GCNHazardRecognizer::PreEmitNoopsCommon()</a>.</p>

</div>
</div>
<a id="abbb482928f89d29ad3f81f61cc6631e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbb482928f89d29ad3f81f61cc6631e6">&#9670;&nbsp;</a></span>isVINTRP() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isVINTRP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00657">657</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="SIDefines_8h_source.html#l00048">llvm::SIInstrFlags::VINTRP</a>.</p>

</div>
</div>
<a id="a08b830059090a1bb27b14e1e524fdb46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08b830059090a1bb27b14e1e524fdb46">&#9670;&nbsp;</a></span>isVMEM() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isVMEM </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00370">370</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIInstrInfo_8h_source.html#l00502">isMIMG()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00474">isMTBUF()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00466">isMUBUF()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00614">breaksVMEMSoftClause()</a>, <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00181">llvm::GCNHazardRecognizer::getHazardType()</a>, <a class="el" href="SIFormMemoryClauses_8cpp_source.html#l00097">isVMEMClauseInst()</a>, <a class="el" href="AMDGPUSetWavePriority_8cpp_source.html#l00097">isVMEMLoad()</a>, <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00326">llvm::GCNHazardRecognizer::PreEmitNoopsCommon()</a>, and <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l01313">shouldRunLdsBranchVmemWARHazardFixup()</a>.</p>

</div>
</div>
<a id="aba5b6e8b61c6dea0c9a2b710bc387464"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba5b6e8b61c6dea0c9a2b710bc387464">&#9670;&nbsp;</a></span>isVMEM() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isVMEM </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00374">374</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIInstrInfo_8h_source.html#l00502">isMIMG()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00474">isMTBUF()</a>, and <a class="el" href="SIInstrInfo_8h_source.html#l00466">isMUBUF()</a>.</p>

</div>
</div>
<a id="afe1b887d2fad2d25f93580c261fea3a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe1b887d2fad2d25f93580c261fea3a9">&#9670;&nbsp;</a></span>isVOP1() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isVOP1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00426">426</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="SIDefines_8h_source.html#l00040">llvm::SIInstrFlags::VOP1</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00108">isReallyTriviallyReMaterializable()</a>.</p>

</div>
</div>
<a id="aa2d1485717248598c2a6ae6ca262e94e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2d1485717248598c2a6ae6ca262e94e">&#9670;&nbsp;</a></span>isVOP1() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isVOP1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00430">430</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="SIDefines_8h_source.html#l00040">llvm::SIInstrFlags::VOP1</a>.</p>

</div>
</div>
<a id="a323a96a23d09892cc1b252bf1cba2732"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a323a96a23d09892cc1b252bf1cba2732">&#9670;&nbsp;</a></span>isVOP2() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isVOP2 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00434">434</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="SIDefines_8h_source.html#l00041">llvm::SIInstrFlags::VOP2</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00108">isReallyTriviallyReMaterializable()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05829">legalizeOperands()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04102">verifyInstruction()</a>.</p>

</div>
</div>
<a id="a88be1c1d521b53193aeb82aac36b2342"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88be1c1d521b53193aeb82aac36b2342">&#9670;&nbsp;</a></span>isVOP2() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isVOP2 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00438">438</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="SIDefines_8h_source.html#l00041">llvm::SIInstrFlags::VOP2</a>.</p>

</div>
</div>
<a id="a0aab14aaa9761a9af59b094090851ca3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0aab14aaa9761a9af59b094090851ca3">&#9670;&nbsp;</a></span>isVOP3() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isVOP3 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00442">442</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="SIDefines_8h_source.html#l00045">llvm::SIInstrFlags::VOP3</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03846">isImmOperandLegal()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05093">isOperandLegal()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00108">isReallyTriviallyReMaterializable()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05829">legalizeOperands()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04102">verifyInstruction()</a>.</p>

</div>
</div>
<a id="a47bb27735aca2ff82019bf9ed21632c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47bb27735aca2ff82019bf9ed21632c9">&#9670;&nbsp;</a></span>isVOP3() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isVOP3 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00446">446</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="SIDefines_8h_source.html#l00045">llvm::SIInstrFlags::VOP3</a>.</p>

</div>
</div>
<a id="ac1b8098108d7629973d94015838b8904"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1b8098108d7629973d94015838b8904">&#9670;&nbsp;</a></span>isVOP3P() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isVOP3P </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00645">645</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="SIDefines_8h_source.html#l00046">llvm::SIInstrFlags::VOP3P</a>.</p>

</div>
</div>
<a id="ac8a4ed2583bd6448a049175c27b0f6c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8a4ed2583bd6448a049175c27b0f6c4">&#9670;&nbsp;</a></span>isVOP3P() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isVOP3P </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00649">649</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="SIDefines_8h_source.html#l00046">llvm::SIInstrFlags::VOP3P</a>.</p>

</div>
</div>
<a id="a4e8b8e35244538ba4a04d756420454ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e8b8e35244538ba4a04d756420454ba">&#9670;&nbsp;</a></span>isVOPC() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isVOPC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00458">458</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="SIDefines_8h_source.html#l00042">llvm::SIInstrFlags::VOPC</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l05829">legalizeOperands()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04102">verifyInstruction()</a>.</p>

</div>
</div>
<a id="a60186bc8b94ad7c8cd4eb4d253ca906f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60186bc8b94ad7c8cd4eb4d253ca906f">&#9670;&nbsp;</a></span>isVOPC() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isVOPC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00462">462</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="SIDefines_8h_source.html#l00042">llvm::SIInstrFlags::VOPC</a>.</p>

</div>
</div>
<a id="a4b7d2799877b8bf1ebd139ef268ee7d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b7d2799877b8bf1ebd139ef268ee7d6">&#9670;&nbsp;</a></span>isWave32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isWave32 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l08310">8310</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="GCNSubtarget_8h_source.html#l01285">llvm::GCNSubtarget::isWave32()</a>.</p>

</div>
</div>
<a id="ad20315758fcf345ce175df966fae0c82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad20315758fcf345ce175df966fae0c82">&#9670;&nbsp;</a></span>isWMMA() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isWMMA </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00678">678</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00132">llvm::SIInstrFlags::IsWMMA</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03380">convertToThreeAddress()</a>, and <a class="el" href="SIInstrInfo_8h_source.html#l00686">isMFMAorWMMA()</a>.</p>

</div>
</div>
<a id="ab4066528dcb90837f8f1c5c69ce14a6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4066528dcb90837f8f1c5c69ce14a6f">&#9670;&nbsp;</a></span>isWMMA() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isWMMA </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00682">682</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="SIDefines_8h_source.html#l00132">llvm::SIInstrFlags::IsWMMA</a>.</p>

</div>
</div>
<a id="a3d133265b86c18fe71284768fa495726"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d133265b86c18fe71284768fa495726">&#9670;&nbsp;</a></span>isWQM() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::isWQM </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00597">597</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="SIDefines_8h_source.html#l00077">llvm::SIInstrFlags::WQM</a>.</p>

</div>
</div>
<a id="ac480fbed83b389892dac3700ebc2a228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac480fbed83b389892dac3700ebc2a228">&#9670;&nbsp;</a></span>isWQM() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::isWQM </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00601">601</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="SIDefines_8h_source.html#l00077">llvm::SIInstrFlags::WQM</a>.</p>

</div>
</div>
<a id="a31612a0bf935add36f82065133267d4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31612a0bf935add36f82065133267d4a">&#9670;&nbsp;</a></span>legalizeGenericOperand()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::legalizeGenericOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>InsertMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>DstRC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l05545">5545</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00224">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Def</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03030">FoldImmediate()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02900">llvm::SIRegisterInfo::getRegClassForReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00409">llvm::MachineRegisterInfo::getUniqueVRegDef()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00398">llvm::MachineRegisterInfo::getVRegDef()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Implicit</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00186">llvm::SIRegisterInfo::isSGPRClass()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l05829">legalizeOperands()</a>.</p>

</div>
</div>
<a id="a09787033a63326e79a0d1445d3e0de13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09787033a63326e79a0d1445d3e0de13">&#9670;&nbsp;</a></span>legalizeOperands()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * SIInstrInfo::legalizeOperands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *&#160;</td>
          <td class="paramname"><em>MDT</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Legalize all operands in this instruction. </p>
<p>This function may create new instructions and control-flow around <code>MI</code>. If present, <code>MDT</code> is updated. </p><dl class="section return"><dt>Returns</dt><dd>A new basic block that contains <code>MI</code> if new blocks were created. </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l05829">5829</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="Function_8h_source.html#l00237">llvm::Function::getCallingConv()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02798">llvm::SIRegisterInfo::getEquivalentAGPRClass()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02790">llvm::SIRegisterInfo::getEquivalentVGPRClass()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00240">llvm::MachineBasicBlock::getFirstTerminator()</a>, <a class="el" href="MachineFunction_8h_source.html#l00638">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07466">getNamedOperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04950">getOpRegClass()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00661">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00233">llvm::SIRegisterInfo::hasVectorRegisters()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00218">llvm::SIRegisterInfo::hasVGPRs()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="README__P9_8txt_source.html#l00112">Insert</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00203">llvm::SIRegisterInfo::isAGPRClass()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00518">isFLAT()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01883">llvm::AMDGPU::isGraphics()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00502">isMIMG()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00474">isMTBUF()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00466">isMUBUF()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00186">llvm::SIRegisterInfo::isSGPRClass()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00482">isSMRD()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00434">isVOP2()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00442">isVOP3()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00458">isVOPC()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05545">legalizeGenericOperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05527">legalizeOperandsFLAT()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05427">legalizeOperandsSMRD()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05188">legalizeOperandsVOP2()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05299">legalizeOperandsVOP3()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05701">loadSRsrcFromVGPR()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="AMDGPURewriteUndefForPHI_8cpp_source.html#l00101">PHI</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l05385">readlaneVGPRToSGPR()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03030">FoldImmediate()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l06155">moveToVALU()</a>.</p>

</div>
</div>
<a id="a23855b574f5790880e0cdfc2b6b39aad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23855b574f5790880e0cdfc2b6b39aad">&#9670;&nbsp;</a></span>legalizeOperandsFLAT()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::legalizeOperandsFLAT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l05527">5527</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIInstrInfo_8cpp_source.html#l07466">getNamedOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00661">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00524">isSegmentSpecificFLAT()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00186">llvm::SIRegisterInfo::isSGPRClass()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05446">moveFlatAddrToVGPR()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05385">readlaneVGPRToSGPR()</a>, and <a class="el" href="MachineOperand_8cpp_source.html#l00061">llvm::MachineOperand::setReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l05829">legalizeOperands()</a>.</p>

</div>
</div>
<a id="ad5c2911f44ee301ccf57ae61b7915b5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5c2911f44ee301ccf57ae61b7915b5a">&#9670;&nbsp;</a></span>legalizeOperandsSMRD()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::legalizeOperandsSMRD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l05427">5427</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIInstrInfo_8cpp_source.html#l07466">getNamedOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00661">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00186">llvm::SIRegisterInfo::isSGPRClass()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05385">readlaneVGPRToSGPR()</a>, <a class="el" href="UnicodeNameToCodepoint_8cpp_source.html#l00256">llvm::sys::unicode::SBase</a>, and <a class="el" href="MachineOperand_8cpp_source.html#l00061">llvm::MachineOperand::setReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l05829">legalizeOperands()</a>.</p>

</div>
</div>
<a id="a76f877e67f5943b857f8976d4a289848"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76f877e67f5943b857f8976d4a289848">&#9670;&nbsp;</a></span>legalizeOperandsVOP2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::legalizeOperandsVOP2 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Legalize operands in <code>MI</code> by either commuting it or inserting a copy of src1. </p>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l05188">5188</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00224">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00162">llvm::MachineOperand::ChangeToImmediate()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00260">llvm::MachineOperand::ChangeToRegister()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01050">commuteOpcode()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04050">findImplicitSGPRRead()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07877">fixImplicitOperands()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00191">llvm::GCNSubtarget::getConstantBusLimit()</a>, <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00374">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02919">llvm::SIRegisterInfo::isAGPR()</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00399">llvm::MachineOperand::isKill()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05055">isLegalRegOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02779">llvm::SIRegisterInfo::isSGPRReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02912">llvm::SIRegisterInfo::isVGPR()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04967">legalizeOpWithMove()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00239">llvm::MCInstrDesc::operands()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00490">llvm::MachineOperand::setSubReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l05829">legalizeOperands()</a>.</p>

</div>
</div>
<a id="a0673c8aeb9b580e1be469133adba37e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0673c8aeb9b580e1be469133adba37e5">&#9670;&nbsp;</a></span>legalizeOperandsVOP3()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::legalizeOperandsVOP3 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fix operands in <code>MI</code> to satisfy constant bus requirements. </p>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l05299">5299</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00224">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00260">llvm::MachineOperand::ChangeToRegister()</a>, <a class="el" href="DenseSet_8h_source.html#l00097">llvm::detail::DenseSetImpl&lt; ValueT, SmallDenseMap&lt; ValueT, detail::DenseSetEmpty, 4, DenseMapInfo&lt; ValueT &gt;, detail::DenseSetPair&lt; ValueT &gt; &gt;, DenseMapInfo&lt; ValueT &gt; &gt;::count()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00191">llvm::GCNSubtarget::getConstantBusLimit()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00661">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02900">llvm::SIRegisterInfo::getRegClassForReg()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00223">llvm::SIRegisterInfo::hasAGPRs()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00792">llvm::GCNSubtarget::hasVOP3Literal()</a>, <a class="el" href="DenseSet_8h_source.html#l00206">llvm::detail::DenseSetImpl&lt; ValueT, SmallDenseMap&lt; ValueT, detail::DenseSetEmpty, 4, DenseMapInfo&lt; ValueT &gt;, detail::DenseSetPair&lt; ValueT &gt; &gt;, DenseMapInfo&lt; ValueT &gt; &gt;::insert()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03726">isInlineConstant()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05093">isOperandLegal()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00186">llvm::SIRegisterInfo::isSGPRClass()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04967">legalizeOpWithMove()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l05829">legalizeOperands()</a>.</p>

</div>
</div>
<a id="a4cb529d6108d5dfdf8479ac3b03c9812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cb529d6108d5dfdf8479ac3b03c9812">&#9670;&nbsp;</a></span>legalizeOpWithMove()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::legalizeOpWithMove </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Legalize the <code>OpIndex</code> operand of this instruction by inserting a MOV. </p>
<p>For example: ADD_I32_e32 VGPR0, 15 to MOV VGPR1, 15 ADD_I32_e32 VGPR0, VGPR1</p>
<p>If the operand being legalized is a register, then a COPY will be used instead of MOV. </p>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l04967">4967</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00224">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00260">llvm::MachineOperand::ChangeToRegister()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01397">llvm::MachineBasicBlock::findDebugLoc()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02790">llvm::SIRegisterInfo::getEquivalentVGPRClass()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03042">llvm::SIRegisterInfo::getRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03035">llvm::SIRegisterInfo::getVGPR64Class()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00186">llvm::SIRegisterInfo::isSGPRClass()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l05188">legalizeOperandsVOP2()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l05299">legalizeOperandsVOP3()</a>.</p>

</div>
</div>
<a id="a829e9621ba24a27ddaaccfb4b0f58308"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a829e9621ba24a27ddaaccfb4b0f58308">&#9670;&nbsp;</a></span>loadRegFromStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::loadRegFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01777">1777</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00152">llvm::MachineInstrBuilder::addFrameIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00202">llvm::MachineInstrBuilder::addMemOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00083">llvm::MachineRegisterInfo::constrainRegClass()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01397">llvm::MachineBasicBlock::findDebugLoc()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00080">llvm::ISD::FrameIndex</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01707">getAGPRSpillRestoreOpcode()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01742">getAVSpillRestoreOpcode()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l01049">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="MachineFunction_8h_source.html#l00688">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00770">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00469">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01637">getSGPRSpillRestoreOpcode()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00285">llvm::TargetRegisterInfo::getSpillSize()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00890">llvm::SIMachineFunctionInfo::getStackPtrOffsetReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01672">getVGPRSpillRestoreOpcode()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Implicit</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00203">llvm::SIRegisterInfo::isAGPRClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00186">llvm::SIRegisterInfo::isSGPRClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00208">llvm::SIRegisterInfo::isVectorSuperClass()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, <a class="el" href="VE_8h_source.html#l00467">llvm::M0()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00134">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00906">llvm::SIMachineFunctionInfo::setHasSpilledSGPRs()</a>, <a class="el" href="TargetFrameLowering_8h_source.html#l00029">llvm::TargetStackID::SGPRSpill</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00069">llvm::SIRegisterInfo::spillSGPRToVGPR()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

</div>
</div>
<a id="a9fac55ed154a25a20608a5f71dc833c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fac55ed154a25a20608a5f71dc833c0">&#9670;&nbsp;</a></span>materializeImmediate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::materializeImmediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01068">1068</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="AssumeBundleBuilder_8cpp_source.html#l00651">Builder</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00661">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02884">llvm::SIRegisterInfo::getRegSplitParts()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00141">llvm::TargetRegisterClass::hasSuperClassEq()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00186">llvm::SIRegisterInfo::isSGPRClass()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="ArrayRef_8h_source.html#l00163">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l07700">convertNonUniformLoopRegion()</a>.</p>

</div>
</div>
<a id="a16c0128051315d3d5cc1f32047c7449c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16c0128051315d3d5cc1f32047c7449c">&#9670;&nbsp;</a></span>mayAccessFlatAddressSpace()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::mayAccessFlatAddressSpace </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l07657">7657</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPU_8h_source.html#l00372">llvm::AMDGPUAS::FLAT_ADDRESS</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00518">isFLAT()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="ad4705aea7dab2a011b09f6036a49087c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4705aea7dab2a011b09f6036a49087c">&#9670;&nbsp;</a></span>mayReadEXEC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::mayReadEXEC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if the instruction could potentially depend on the value of exec. </p>
<p>If false, exec dependencies may safely be ignored. </p>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l03701">3701</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIInstrInfo_8h_source.html#l00354">isSALU()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02779">llvm::SIRegisterInfo::isSGPRReg()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00036">llvm::isTargetSpecificOpcode()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="ac49e04076b2aaf96a7497774136482f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac49e04076b2aaf96a7497774136482f3">&#9670;&nbsp;</a></span>modifiesModeRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::modifiesModeRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the instruction modifies the mode register.q. </p>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l03653">3653</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01869">llvm::is_contained()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03660">hasUnwantedEffectsWhenEXECEmpty()</a>.</p>

</div>
</div>
<a id="ac786791624fc85886f2db5c5e0601f1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac786791624fc85886f2db5c5e0601f1b">&#9670;&nbsp;</a></span>moveFlatAddrToVGPR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::moveFlatAddrToVGPR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Change SADDR form of a FLAT <code>Inst</code> to its VADDR form if saddr operand was moved to VGPR. </p>
<dl class="section return"><dt>Returns</dt><dd>true if succeeded. </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l05446">5446</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00265">llvm::MachineRegisterInfo::addRegOperandToUseList()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00705">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a2c49a690cf18ca46eda313ffdfe93ac5">llvm::AMDGPU::getFlatScratchInstSVfromSS()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a42e6f807e1852ff50f30ed48bce3abea">llvm::AMDGPU::getGlobalVaddrOp()</a>, <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00691">llvm::MachineInstr::getMF()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="MachineInstr_8h_source.html#l00516">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00409">llvm::MachineRegisterInfo::getUniqueVRegDef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00524">isSegmentSpecificFLAT()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02779">llvm::SIRegisterInfo::isSGPRReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00333">llvm::MachineRegisterInfo::moveOperands()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00279">llvm::MachineInstr::removeOperand()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00304">llvm::MachineRegisterInfo::removeRegOperandFromUseList()</a>, <a class="el" href="MachineInstr_8h_source.html#l01771">llvm::MachineInstr::setDesc()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01107">llvm::MachineInstr::tieOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l01862">llvm::MachineInstr::untieRegOperand()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00588">llvm::MachineRegisterInfo::use_nodbg_empty()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l05527">legalizeOperandsFLAT()</a>.</p>

</div>
</div>
<a id="a2c55e5649ff9412a08e823c28ee00b37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c55e5649ff9412a08e823c28ee00b37">&#9670;&nbsp;</a></span>moveToVALU()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * SIInstrInfo::moveToVALU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *&#160;</td>
          <td class="paramname"><em>MDT</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Replace this instruction's opcode with the equivalent VALU opcode. </p>
<p>This function will also move the users of <code>MI</code> to the VALU if necessary. If present, <code>MDT</code> is updated. </p>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l06155">6155</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00224">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00187">llvm::MachineInstr::addOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00147">llvm::BitWidth</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00435">llvm::MachineRegisterInfo::clearKillFlags()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00083">llvm::MachineRegisterInfo::constrainRegClass()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00044">llvm::RegState::Define</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SetVector_8h_source.html#l00072">llvm::SetVector&lt; T, Vector, Set &gt;::empty()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00705">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00647">llvm::MachineInstr::explicit_operands()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01049">llvm::MachineInstr::findRegisterDefOperandIdx()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07877">fixImplicitOperands()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MachineInstr_8h_source.html#l00445">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02790">llvm::SIRegisterInfo::getEquivalentVGPRClass()</a>, <a class="el" href="MachineInstr_8h_source.html#l00352">llvm::MachineInstr::getFlags()</a>, <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00519">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00516">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00313">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03042">llvm::SIRegisterInfo::getRegClass()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00661">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02900">llvm::SIRegisterInfo::getRegClassForReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04803">getVALUOp()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03027">llvm::SIRegisterInfo::getVCC()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00331">llvm::SIRegisterInfo::getWaveMaskRegClass()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00702">llvm::GCNSubtarget::hasDLInsts()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00347">llvm::GCNSubtarget::hasOnlyRevVALUShifts()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="MachineInstr_8h_source.html#l00655">llvm::MachineInstr::implicit_operands()</a>, <a class="el" href="SetVector_8h_source.html#l00141">llvm::SetVector&lt; T, Vector, Set &gt;::insert()</a>, <a class="el" href="MachineInstr_8h_source.html#l01344">llvm::MachineInstr::isCopy()</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l01285">llvm::GCNSubtarget::isWave32()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05829">legalizeOperands()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="SetVector_8h_source.html#l00225">llvm::SetVector&lt; T, Vector, Set &gt;::pop_back_val()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00279">llvm::MachineInstr::removeOperand()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00380">llvm::MachineRegisterInfo::replaceRegWith()</a>, <a class="el" href="SIDefines_8h_source.html#l00316">llvm::AMDGPU::CPol::SCC</a>, <a class="el" href="MachineInstr_8h_source.html#l01771">llvm::MachineInstr::setDesc()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00273">llvm::MachineInstrBuilder::setMIFlags()</a>, and <a class="el" href="MachineOperand_8cpp_source.html#l00061">llvm::MachineOperand::setReg()</a>.</p>

</div>
</div>
<a id="a241b0b6bb1961190125114fb88db4a27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a241b0b6bb1961190125114fb88db4a27">&#9670;&nbsp;</a></span>optimizeCompareInstr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::optimizeCompareInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>CmpInstr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>SrcReg2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>CmpMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>CmpValue</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l08579">8579</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00224">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="bit_8h_source.html#l00179">llvm::countr_zero()</a>, <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Def</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00705">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03345">getFoldableImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="ilist__node_8h_source.html#l00082">llvm::ilist_node_impl&lt; OptionsT &gt;::getIterator()</a>, <a class="el" href="MachineInstr_8h_source.html#l00516">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00313">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00409">llvm::MachineRegisterInfo::getUniqueVRegDef()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00417">llvm::MachineRegisterInfo::hasOneNonDBGUse()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>, <a class="el" href="Register_8h_source.html#l00097">llvm::Register::isPhysical()</a>, <a class="el" href="MathExtras_8h_source.html#l00297">llvm::isPowerOf2_64()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="MathExtras_8h_source.html#l00229">llvm::maxUIntN()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="SIDefines_8h_source.html#l00316">llvm::AMDGPU::CPol::SCC</a>, <a class="el" href="MachineOperand_8h_source.html#l00525">llvm::MachineOperand::setIsDead()</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00588">llvm::MachineRegisterInfo::use_nodbg_empty()</a>.</p>

</div>
</div>
<a id="ae25e963e7382528026a78b5c2e31c435"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae25e963e7382528026a78b5c2e31c435">&#9670;&nbsp;</a></span>pseudoToMCOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> SIInstrInfo::pseudoToMCOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return a target-specific opcode if Opcode is a pseudo instruction. </p>
<p>Return -1 if the target-specific opcode for the pseudo instruction does not exist. If Opcode is not a pseudo instruction, this is identity. </p>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l08044">8044</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00105">llvm::SIInstrFlags::D16Buf</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00273">llvm::GCNSubtarget::getGeneration()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00513">llvm::AMDGPU::getMCOpcode()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a5ff7467be99b93194854ce84b534f711">llvm::AMDGPU::getMFMAEarlyClobberOp()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00041">llvm::AMDGPUSubtarget::GFX10</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07997">GFX80</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00040">llvm::AMDGPUSubtarget::GFX9</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07998">GFX9</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08001">GFX90A</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08002">GFX940</a>, <a class="el" href="GCNSubtarget_8h_source.html#l01064">llvm::GCNSubtarget::hasGFX90AInsts()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l01109">llvm::GCNSubtarget::hasGFX940Insts()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00669">llvm::GCNSubtarget::hasUnpackedD16VMem()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08024">isAsmOnlyOpcode()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00661">isMAI()</a>, <a class="el" href="SIDefines_8h_source.html#l00086">llvm::SIInstrFlags::renamedInGFX9</a>, <a class="el" href="SIDefines_8h_source.html#l00049">llvm::SIInstrFlags::SDWA</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07995">SDWA</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08000">SDWA10</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07996">SDWA9</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08006">subtargetEncodingFamily()</a>, and <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00635">TSFlags</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01050">commuteOpcode()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03380">convertToThreeAddress()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03030">FoldImmediate()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01053">getMCOpcodeFromPseudo()</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00615">llvm::GCNSubtarget::hasMadF16()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03876">hasVALU32BitEncoding()</a>.</p>

</div>
</div>
<a id="a46f8aeadd124344d2708f5941a62e1b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46f8aeadd124344d2708f5941a62e1b1">&#9670;&nbsp;</a></span>readlaneVGPRToSGPR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> SIInstrInfo::readlaneVGPRToSGPR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>UseMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Copy a value from a VGPR (<code>SrcReg</code>) to SGPR. </p>
<p>This function can only be used when it is know that the value in SrcReg is same across all threads in the wave. </p><dl class="section return"><dt>Returns</dt><dd>The SGPR register that <code>SrcReg</code> was copied to. </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l05385">5385</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02806">llvm::SIRegisterInfo::getEquivalentSGPRClass()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02790">llvm::SIRegisterInfo::getEquivalentVGPRClass()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00661">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00529">llvm::SIRegisterInfo::getSubRegFromChannel()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00223">llvm::SIRegisterInfo::hasAGPRs()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00107">UseMI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l05829">legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05527">legalizeOperandsFLAT()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l05427">legalizeOperandsSMRD()</a>.</p>

</div>
</div>
<a id="ac6a93ad1fcae43e09eb8a6d4c55d79ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6a93ad1fcae43e09eb8a6d4c55d79ca">&#9670;&nbsp;</a></span>removeBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SIInstrInfo::removeBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> *&#160;</td>
          <td class="paramname"><em>BytesRemoved</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l02748">2748</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIInstrInfo_8cpp_source.html#l07596">getInstSizeInBytes()</a>, <a class="el" href="STLExtras_8h_source.html#l00721">llvm::make_early_inc_range()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="MachineBasicBlock_8h_source.html#l00329">llvm::MachineBasicBlock::terminators()</a>.</p>

</div>
</div>
<a id="a4fe4716676c6cd66f5db59639fc63bc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fe4716676c6cd66f5db59639fc63bc8">&#9670;&nbsp;</a></span>removeModOperands()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::removeModOperands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l03021">3021</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03016">ModifierOpNames</a>, and <a class="el" href="STLExtras_8h_source.html#l00484">llvm::reverse()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03030">FoldImmediate()</a>.</p>

</div>
</div>
<a id="a4d8d351faef4293dcc8a164ce2f87d5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d8d351faef4293dcc8a164ce2f87d5c">&#9670;&nbsp;</a></span>reverseBranchCondition()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::reverseBranchCondition </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l02834">2834</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, and <a class="el" href="SPIRVInstructionSelector_8cpp_source.html#l01218">isImm()</a>.</p>

</div>
</div>
<a id="ad34047d7a876baee37d1e4271f936e74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad34047d7a876baee37d1e4271f936e74">&#9670;&nbsp;</a></span>shouldClusterMemOps()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::shouldClusterMemOps </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt;&#160;</td>
          <td class="paramname"><em>BaseOps1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt;&#160;</td>
          <td class="paramname"><em>BaseOps2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumLoads</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumBytes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00481">481</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::empty()</a>, <a class="el" href="ArrayRef_8h_source.html#l00166">llvm::ArrayRef&lt; T &gt;::front()</a>, <a class="el" href="MachineOperand_8h_source.html#l00243">llvm::MachineOperand::getParent()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l00450">memOpsHaveSameBasePtr()</a>.</p>

</div>
</div>
<a id="a185895a367f8cba1b465d6fd2a660fe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a185895a367f8cba1b465d6fd2a660fe7">&#9670;&nbsp;</a></span>shouldScheduleLoadsNear()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::shouldScheduleLoadsNear </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumLoads</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00524">524</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>.</p>

</div>
</div>
<a id="a9ca2446049aa20c79381f60ef473763b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ca2446049aa20c79381f60ef473763b">&#9670;&nbsp;</a></span>sopkIsZext() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::sopkIsZext </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00722">722</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="SIDefines_8h_source.html#l00080">llvm::SIInstrFlags::SOPK_ZEXT</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l04102">verifyInstruction()</a>.</p>

</div>
</div>
<a id="a312ac0ddaff5ba3b2b36278f1cf224e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a312ac0ddaff5ba3b2b36278f1cf224e0">&#9670;&nbsp;</a></span>sopkIsZext() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::sopkIsZext </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00726">726</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="SIDefines_8h_source.html#l00080">llvm::SIInstrFlags::SOPK_ZEXT</a>.</p>

</div>
</div>
<a id="a51b89f22fd1adb2250ed1a38ed01ff5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51b89f22fd1adb2250ed1a38ed01ff5a">&#9670;&nbsp;</a></span>splitFlatOffset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; int64_t, int64_t &gt; SIInstrInfo::splitFlatOffset </td>
          <td>(</td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>COffsetVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>AddrSpace</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&#160;</td>
          <td class="paramname"><em>FlatVariant</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Split <code>COffsetVal</code> into {immediate offset field, remainder offset} values. </p>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l07957">7957</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a>, <a class="el" href="SIDefines_8h_source.html#l00059">llvm::SIInstrFlags::FLAT</a>, <a class="el" href="SIDefines_8h_source.html#l00123">llvm::SIInstrFlags::FlatScratch</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02582">llvm::AMDGPU::getNumFlatOffsetBits()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00970">llvm::GCNSubtarget::hasNegativeScratchOffsetBug()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00972">llvm::GCNSubtarget::hasNegativeUnalignedScratchOffsetBug()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l07930">isLegalFLATOffset()</a>.</p>

</div>
</div>
<a id="ad1b876e5ef51615ffe027d180ea6c07f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1b876e5ef51615ffe027d180ea6c07f">&#9670;&nbsp;</a></span>storeRegToStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::storeRegToStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isKill</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01578">1578</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00152">llvm::MachineInstrBuilder::addFrameIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00202">llvm::MachineInstrBuilder::addMemOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00083">llvm::MachineRegisterInfo::constrainRegClass()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01397">llvm::MachineBasicBlock::findDebugLoc()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00080">llvm::ISD::FrameIndex</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01508">getAGPRSpillSaveOpcode()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01543">getAVSpillSaveOpcode()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l01049">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="MachineFunction_8h_source.html#l00688">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00770">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00531">llvm::getKillRegState()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00469">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01438">getSGPRSpillSaveOpcode()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00285">llvm::TargetRegisterInfo::getSpillSize()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00890">llvm::SIMachineFunctionInfo::getStackPtrOffsetReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01473">getVGPRSpillSaveOpcode()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Implicit</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00203">llvm::SIRegisterInfo::isAGPRClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00186">llvm::SIRegisterInfo::isSGPRClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00208">llvm::SIRegisterInfo::isVectorSuperClass()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, <a class="el" href="VE_8h_source.html#l00467">llvm::M0()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00136">llvm::MachineMemOperand::MOStore</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00906">llvm::SIMachineFunctionInfo::setHasSpilledSGPRs()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00914">llvm::SIMachineFunctionInfo::setHasSpilledVGPRs()</a>, <a class="el" href="TargetFrameLowering_8h_source.html#l00029">llvm::TargetStackID::SGPRSpill</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00069">llvm::SIRegisterInfo::spillSGPRToVGPR()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

</div>
</div>
<a id="a64f165f45ca62b4d27bde48f484897da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64f165f45ca62b4d27bde48f484897da">&#9670;&nbsp;</a></span>swapSourceModifiers()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::swapSourceModifiers </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>Src0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Src0OpName</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>Src1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Src1OpName</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l02348">2348</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07466">getNamedOperand()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="MachineOperand_8h_source.html#l00684">llvm::MachineOperand::setImm()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l02398">commuteInstructionImpl()</a>.</p>

</div>
</div>
<a id="a1f6067626e3318b8569835d83acbd92e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f6067626e3318b8569835d83acbd92e">&#9670;&nbsp;</a></span>usesConstantBus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::usesConstantBus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MO</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>OpInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if this operand uses the constant bus. </p>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l04022">4022</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00661">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="MachineOperand_8h_source.html#l00389">llvm::MachineOperand::isImplicit()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03726">isInlineConstant()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00186">llvm::SIRegisterInfo::isSGPRClass()</a>, <a class="el" href="MachineOperand_8h_source.html#l00379">llvm::MachineOperand::isUse()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, <a class="el" href="VE_8h_source.html#l00467">llvm::M0()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l05093">isOperandLegal()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04102">verifyInstruction()</a>.</p>

</div>
</div>
<a id="a4216fe6040d5c549d7ea1f997f3fb53b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4216fe6040d5c549d7ea1f997f3fb53b">&#9670;&nbsp;</a></span>usesFPDPRounding() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::usesFPDPRounding </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00768">768</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00111">llvm::SIInstrFlags::FPDPRounding</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="aea2f43a12c41999677d0c4091c34d317"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea2f43a12c41999677d0c4091c34d317">&#9670;&nbsp;</a></span>usesFPDPRounding() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SIInstrInfo::usesFPDPRounding </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00772">772</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00111">llvm::SIInstrFlags::FPDPRounding</a>, and <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>.</p>

</div>
</div>
<a id="aabb9a8e62924675b70fc1f53021735f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabb9a8e62924675b70fc1f53021735f4">&#9670;&nbsp;</a></span>usesLGKM_CNT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::usesLGKM_CNT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00718">718</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00075">llvm::SIInstrFlags::LGKM_CNT</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="aea20d1c20096fa82081f0b56e083dd32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea20d1c20096fa82081f0b56e083dd32">&#9670;&nbsp;</a></span>usesVM_CNT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::SIInstrInfo::usesVM_CNT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00714">714</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="SIDefines_8h_source.html#l00073">llvm::SIInstrFlags::VM_CNT</a>.</p>

</div>
</div>
<a id="ab92b353cd5e64914fd35af38bb31e61b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab92b353cd5e64914fd35af38bb31e61b">&#9670;&nbsp;</a></span>verifyInstruction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::verifyInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &amp;&#160;</td>
          <td class="paramname"><em>ErrInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l04102">4102</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00229">llvm::SISrcMods::ABS</a>, <a class="el" href="STLExtras_8h_source.html#l01735">llvm::all_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SIDefines_8h_source.html#l00841">llvm::AMDGPU::DPP::BCAST15</a>, <a class="el" href="SIDefines_8h_source.html#l00842">llvm::AMDGPU::DPP::BCAST31</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03831">compareMachineOp()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00096">llvm::TargetRegisterClass::contains()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00055">llvm::Data</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="SIDefines_8h_source.html#l00050">llvm::SIInstrFlags::DPP</a>, <a class="el" href="SIDefines_8h_source.html#l00853">llvm::AMDGPU::DPP::DPP_LAST</a>, <a class="el" href="SIDefines_8h_source.html#l00815">llvm::AMDGPU::DPP::DPP_UNUSED1</a>, <a class="el" href="SIDefines_8h_source.html#l00819">llvm::AMDGPU::DPP::DPP_UNUSED2</a>, <a class="el" href="SIDefines_8h_source.html#l00823">llvm::AMDGPU::DPP::DPP_UNUSED3</a>, <a class="el" href="SIDefines_8h_source.html#l00828">llvm::AMDGPU::DPP::DPP_UNUSED4_FIRST</a>, <a class="el" href="SIDefines_8h_source.html#l00829">llvm::AMDGPU::DPP::DPP_UNUSED4_LAST</a>, <a class="el" href="SIDefines_8h_source.html#l00831">llvm::AMDGPU::DPP::DPP_UNUSED5_FIRST</a>, <a class="el" href="SIDefines_8h_source.html#l00832">llvm::AMDGPU::DPP::DPP_UNUSED5_LAST</a>, <a class="el" href="SIDefines_8h_source.html#l00834">llvm::AMDGPU::DPP::DPP_UNUSED6_FIRST</a>, <a class="el" href="SIDefines_8h_source.html#l00835">llvm::AMDGPU::DPP::DPP_UNUSED6_LAST</a>, <a class="el" href="SIDefines_8h_source.html#l00837">llvm::AMDGPU::DPP::DPP_UNUSED7_FIRST</a>, <a class="el" href="SIDefines_8h_source.html#l00838">llvm::AMDGPU::DPP::DPP_UNUSED7_LAST</a>, <a class="el" href="SIDefines_8h_source.html#l00843">llvm::AMDGPU::DPP::DPP_UNUSED8_FIRST</a>, <a class="el" href="SIDefines_8h_source.html#l00844">llvm::AMDGPU::DPP::DPP_UNUSED8_LAST</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04050">findImplicitSGPRRead()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00245">llvm::AMDGPU::getAddrSizeMIMGOp()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a08b135e0f9484354a83410d97d698b22">llvm::AMDGPU::getBasicFromSDWAOp()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00369">llvm::SIRegisterInfo::getChannelFromSubReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02816">llvm::SIRegisterInfo::getCompatibleSubRegClass()</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00191">llvm::GCNSubtarget::getConstantBusLimit()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00273">llvm::GCNSubtarget::getGeneration()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00168">llvm::SIRegisterInfo::getHWRegIndex()</a>, <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a8adcca4377f5dfb320d2f81a84a9998e">llvm::AMDGPU::getMIMGBaseOpcodeInfo()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a7813b0527d58492d1dcaab3d457a0c81">llvm::AMDGPU::getMIMGDimInfoByEncoding()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a2fa58f3e19c6038d01bd699308237c14">llvm::AMDGPU::getMIMGInfo()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07466">getNamedOperand()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00237">llvm::MCInstrDesc::getNumOperands()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00230">llvm::MCInstrDesc::getOpcode()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04950">getOpRegClass()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00180">llvm::SrcOp::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03042">llvm::SIRegisterInfo::getRegClass()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00661">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02900">llvm::SIRegisterInfo::getRegClassForReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00279">llvm::TargetRegisterInfo::getRegSizeInBits()</a>, <a class="el" href="MachineOperand_8h_source.html#l00374">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00156">llvm::MachineRegisterInfo::getTargetRegisterInfo()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00041">llvm::AMDGPUSubtarget::GFX10</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00918">llvm::GCNSubtarget::hasA16()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00579">llvm::GCNSubtarget::hasFlatInstOffsets()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00920">llvm::GCNSubtarget::hasG16()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l01064">llvm::GCNSubtarget::hasGFX90AInsts()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00914">llvm::GCNSubtarget::hasR128A16()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00166">llvm::AMDGPUSubtarget::hasSDWA()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00682">llvm::GCNSubtarget::hasSDWAOmod()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00698">llvm::GCNSubtarget::hasSDWAOutModsVOPC()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00686">llvm::GCNSubtarget::hasSDWAScalar()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00690">llvm::GCNSubtarget::hasSDWASdst()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00669">llvm::GCNSubtarget::hasUnpackedD16VMem()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00233">llvm::SIRegisterInfo::hasVectorRegisters()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00218">llvm::SIRegisterInfo::hasVGPRs()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00792">llvm::GCNSubtarget::hasVOP3Literal()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00565">llvm::MCInstrDesc::implicit_uses()</a>, <a class="el" href="CSEInfo_8cpp_source.html#l00027">Info</a>, <a class="el" href="STLExtras_8h_source.html#l01869">llvm::is_contained()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02919">llvm::SIRegisterInfo::isAGPR()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00306">llvm::MCInstrDesc::isBranch()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00492">isDS()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00518">isFLAT()</a>, <a class="el" href="MachineOperand_8h_source.html#l00335">llvm::MachineOperand::isFPImm()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00510">isGather4()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00306">llvm::MachineOperand::isIdenticalTo()</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00389">llvm::MachineOperand::isImplicit()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03726">isInlineConstant()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l01309">llvm::AMDGPU::isLegal64BitDPPControl()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00502">isMIMG()</a>, <a class="el" href="Register_8h_source.html#l00097">llvm::Register::isPhysical()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03128">llvm::SIRegisterInfo::isProperlyAlignedRC()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00450">isSDWA()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02779">llvm::SIRegisterInfo::isSGPRReg()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00482">isSMRD()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00386">isSOP2()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00394">isSOPC()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00402">isSOPK()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04092">isSubRegOf()</a>, <a class="el" href="MachineOperand_8h_source.html#l00379">llvm::MachineOperand::isUse()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00362">isVALU()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00260">llvm::MCInstrDesc::isVariadic()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00613">isVGPRSpill()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00434">isVOP2()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00442">isVOP3()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00458">isVOPC()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="VE_8h_source.html#l00467">llvm::M0()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="InlineAsm_8h_source.html#l00227">llvm::InlineAsm::MIOp_FirstOperand</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="GCNSubtarget_8h_source.html#l01083">llvm::GCNSubtarget::needsAlignedVGPRs()</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00060">llvm::MCOI::OPERAND_IMMEDIATE</a>, <a class="el" href="SIDefines_8h_source.html#l00186">llvm::AMDGPU::OPERAND_KIMM32</a>, <a class="el" href="SIDefines_8h_source.html#l00163">llvm::AMDGPU::OPERAND_REG_IMM_FP32</a>, <a class="el" href="SIDefines_8h_source.html#l00167">llvm::AMDGPU::OPERAND_REG_IMM_FP32_DEFERRED</a>, <a class="el" href="SIDefines_8h_source.html#l00160">llvm::AMDGPU::OPERAND_REG_IMM_INT32</a>, <a class="el" href="SIDefines_8h_source.html#l00171">llvm::AMDGPU::OPERAND_REG_IMM_V2FP32</a>, <a class="el" href="SIDefines_8h_source.html#l00192">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00193">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP32</a>, <a class="el" href="SIDefines_8h_source.html#l00194">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP64</a>, <a class="el" href="SIDefines_8h_source.html#l00190">llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT16</a>, <a class="el" href="SIDefines_8h_source.html#l00191">llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT32</a>, <a class="el" href="SIDefines_8h_source.html#l00177">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00178">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP32</a>, <a class="el" href="SIDefines_8h_source.html#l00179">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP64</a>, <a class="el" href="SIDefines_8h_source.html#l00174">llvm::AMDGPU::OPERAND_REG_INLINE_C_INT16</a>, <a class="el" href="SIDefines_8h_source.html#l00175">llvm::AMDGPU::OPERAND_REG_INLINE_C_INT32</a>, <a class="el" href="SIDefines_8h_source.html#l00176">llvm::AMDGPU::OPERAND_REG_INLINE_C_INT64</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00061">llvm::MCOI::OPERAND_REGISTER</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00239">llvm::MCInstrDesc::operands()</a>, <a class="el" href="bit_8h_source.html#l00349">llvm::popcount()</a>, <a class="el" href="SIDefines_8h_source.html#l00845">llvm::AMDGPU::DPP::ROW_NEWBCAST_FIRST</a>, <a class="el" href="SIDefines_8h_source.html#l00846">llvm::AMDGPU::DPP::ROW_NEWBCAST_LAST</a>, <a class="el" href="SIDefines_8h_source.html#l00848">llvm::AMDGPU::DPP::ROW_SHARE_FIRST</a>, <a class="el" href="SIDefines_8h_source.html#l00852">llvm::AMDGPU::DPP::ROW_XMASK_LAST</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04072">shouldReadExec()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00722">sopkIsZext()</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, <a class="el" href="SIDefines_8h_source.html#l00788">llvm::AMDGPU::SDWA::UNUSED_PRESERVE</a>, <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00640">UseOpIdx</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04022">usesConstantBus()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00039">llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS</a>, <a class="el" href="SIDefines_8h_source.html#l00836">llvm::AMDGPU::DPP::WAVE_ROR1</a>, and <a class="el" href="SIDefines_8h_source.html#l00827">llvm::AMDGPU::DPP::WAVE_SHL1</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>lib/Target/AMDGPU/<a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a></li>
<li>lib/Target/AMDGPU/<a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 11:45:07 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
