Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date              : Mon Dec 16 18:17:52 2024
| Host              : UOS4CD717A76674 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu48dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.32 01-31-2021
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                                Violations  
--------  --------  -----------------------------------------  ----------  
ULMTCS-2  Warning   Control Sets use limits require reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.186        0.000                      0              1633591        0.005        0.000                      0              1633591        3.656        0.000                       0                513719  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.156}      10.312          96.974          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            1.186        0.000                      0              1633591        0.005        0.000                      0              1633591        3.656        0.000                       0                513719  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        1.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.656ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_ier_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.832ns  (logic 0.078ns (0.883%)  route 8.754ns (99.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 12.672 - 10.312 ) 
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.309ns (routing 0.676ns, distribution 1.633ns)
  Clock Net Delay (Destination): 2.178ns (routing 0.611ns, distribution 1.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.309     2.535    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X1Y227         FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y227         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.613 f  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25459, routed)       8.754    11.367    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_ap_ready_reg_0
    SLICE_X117Y96        FDRE                                         r  design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_ier_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.469    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.494 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.178    12.672    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X117Y96        FDRE                                         r  design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_ier_reg[0]/C
                         clock pessimism              0.113    12.785    
                         clock uncertainty           -0.159    12.626    
    SLICE_X117Y96        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074    12.552    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_ier_reg[0]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_ier_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.832ns  (logic 0.078ns (0.883%)  route 8.754ns (99.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 12.672 - 10.312 ) 
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.309ns (routing 0.676ns, distribution 1.633ns)
  Clock Net Delay (Destination): 2.178ns (routing 0.611ns, distribution 1.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.309     2.535    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X1Y227         FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y227         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.613 f  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25459, routed)       8.754    11.367    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_ap_ready_reg_0
    SLICE_X117Y96        FDRE                                         r  design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_ier_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.469    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.494 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.178    12.672    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X117Y96        FDRE                                         r  design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_ier_reg[1]/C
                         clock pessimism              0.113    12.785    
                         clock uncertainty           -0.159    12.626    
    SLICE_X117Y96        FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.074    12.552    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_ier_reg[1]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_interrupt_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.832ns  (logic 0.078ns (0.883%)  route 8.754ns (99.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 12.672 - 10.312 ) 
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.309ns (routing 0.676ns, distribution 1.633ns)
  Clock Net Delay (Destination): 2.178ns (routing 0.611ns, distribution 1.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.309     2.535    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X1Y227         FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y227         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.613 f  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25459, routed)       8.754    11.367    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_ap_ready_reg_0
    SLICE_X117Y96        FDRE                                         r  design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_interrupt_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.469    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.494 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.178    12.672    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X117Y96        FDRE                                         r  design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_interrupt_reg/C
                         clock pessimism              0.113    12.785    
                         clock uncertainty           -0.159    12.626    
    SLICE_X117Y96        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    12.552    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_interrupt_reg
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_isr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.832ns  (logic 0.078ns (0.883%)  route 8.754ns (99.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 12.672 - 10.312 ) 
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.309ns (routing 0.676ns, distribution 1.633ns)
  Clock Net Delay (Destination): 2.178ns (routing 0.611ns, distribution 1.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.309     2.535    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X1Y227         FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y227         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.613 f  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25459, routed)       8.754    11.367    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_ap_ready_reg_0
    SLICE_X117Y96        FDRE                                         r  design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_isr_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.469    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.494 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.178    12.672    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X117Y96        FDRE                                         r  design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_isr_reg[0]/C
                         clock pessimism              0.113    12.785    
                         clock uncertainty           -0.159    12.626    
    SLICE_X117Y96        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074    12.552    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_isr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_isr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.832ns  (logic 0.078ns (0.883%)  route 8.754ns (99.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 12.672 - 10.312 ) 
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.309ns (routing 0.676ns, distribution 1.633ns)
  Clock Net Delay (Destination): 2.178ns (routing 0.611ns, distribution 1.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.309     2.535    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X1Y227         FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y227         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.613 f  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25459, routed)       8.754    11.367    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_ap_ready_reg_0
    SLICE_X117Y96        FDRE                                         r  design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_isr_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.469    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.494 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.178    12.672    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X117Y96        FDRE                                         r  design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_isr_reg[1]/C
                         clock pessimism              0.113    12.785    
                         clock uncertainty           -0.159    12.626    
    SLICE_X117Y96        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074    12.552    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_isr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.832ns  (logic 0.078ns (0.883%)  route 8.754ns (99.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 12.672 - 10.312 ) 
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.309ns (routing 0.676ns, distribution 1.633ns)
  Clock Net Delay (Destination): 2.178ns (routing 0.611ns, distribution 1.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.309     2.535    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X1Y227         FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y227         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.613 f  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25459, routed)       8.754    11.367    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/result_Rst_A
    SLICE_X117Y96        FDSE                                         r  design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/ap_CS_fsm_reg[0]/S  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.469    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.494 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.178    12.672    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/ap_clk
    SLICE_X117Y96        FDSE                                         r  design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/ap_CS_fsm_reg[0]/C
                         clock pessimism              0.113    12.785    
                         clock uncertainty           -0.159    12.626    
    SLICE_X117Y96        FDSE (Setup_AFF_SLICEL_C_S)
                                                     -0.074    12.552    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_Sample_no_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.786ns  (logic 0.078ns (0.888%)  route 8.708ns (99.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.366ns = ( 12.678 - 10.312 ) 
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.309ns (routing 0.676ns, distribution 1.633ns)
  Clock Net Delay (Destination): 2.184ns (routing 0.611ns, distribution 1.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.309     2.535    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X1Y227         FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y227         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.613 f  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25459, routed)       8.708    11.321    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_ap_ready_reg_0
    SLICE_X117Y104       FDRE                                         r  design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_Sample_no_reg[10]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.469    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.494 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.184    12.678    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X117Y104       FDRE                                         r  design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_Sample_no_reg[10]/C
                         clock pessimism              0.113    12.791    
                         clock uncertainty           -0.159    12.632    
    SLICE_X117Y104       FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.074    12.558    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_Sample_no_reg[10]
  -------------------------------------------------------------------
                         required time                         12.558    
                         arrival time                         -11.321    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_Sample_no_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.786ns  (logic 0.078ns (0.888%)  route 8.708ns (99.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.366ns = ( 12.678 - 10.312 ) 
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.309ns (routing 0.676ns, distribution 1.633ns)
  Clock Net Delay (Destination): 2.184ns (routing 0.611ns, distribution 1.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.309     2.535    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X1Y227         FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y227         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.613 f  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25459, routed)       8.708    11.321    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_ap_ready_reg_0
    SLICE_X117Y104       FDRE                                         r  design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_Sample_no_reg[11]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.469    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.494 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.184    12.678    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X117Y104       FDRE                                         r  design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_Sample_no_reg[11]/C
                         clock pessimism              0.113    12.791    
                         clock uncertainty           -0.159    12.632    
    SLICE_X117Y104       FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.074    12.558    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_Sample_no_reg[11]
  -------------------------------------------------------------------
                         required time                         12.558    
                         arrival time                         -11.321    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_Sample_no_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.786ns  (logic 0.078ns (0.888%)  route 8.708ns (99.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.366ns = ( 12.678 - 10.312 ) 
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.309ns (routing 0.676ns, distribution 1.633ns)
  Clock Net Delay (Destination): 2.184ns (routing 0.611ns, distribution 1.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.309     2.535    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X1Y227         FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y227         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.613 f  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25459, routed)       8.708    11.321    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_ap_ready_reg_0
    SLICE_X117Y104       FDRE                                         r  design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_Sample_no_reg[12]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.469    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.494 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.184    12.678    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X117Y104       FDRE                                         r  design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_Sample_no_reg[12]/C
                         clock pessimism              0.113    12.791    
                         clock uncertainty           -0.159    12.632    
    SLICE_X117Y104       FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.074    12.558    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_Sample_no_reg[12]
  -------------------------------------------------------------------
                         required time                         12.558    
                         arrival time                         -11.321    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_Sample_no_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.786ns  (logic 0.078ns (0.888%)  route 8.708ns (99.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.366ns = ( 12.678 - 10.312 ) 
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.309ns (routing 0.676ns, distribution 1.633ns)
  Clock Net Delay (Destination): 2.184ns (routing 0.611ns, distribution 1.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.309     2.535    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X1Y227         FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y227         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.613 f  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25459, routed)       8.708    11.321    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_ap_ready_reg_0
    SLICE_X117Y104       FDRE                                         r  design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_Sample_no_reg[13]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.469    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.494 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.184    12.678    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X117Y104       FDRE                                         r  design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_Sample_no_reg[13]/C
                         clock pessimism              0.113    12.791    
                         clock uncertainty           -0.159    12.632    
    SLICE_X117Y104       FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.074    12.558    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/CTRL_s_axi_U/int_Sample_no_reg[13]
  -------------------------------------------------------------------
                         required time                         12.558    
                         arrival time                         -11.321    
  -------------------------------------------------------------------
                         slack                                  1.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 design_1_i/hp_sec8/One_port8/CAMC_with2/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/hp_sec8/One_port8/CAMC_with2/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.058ns (23.858%)  route 0.185ns (76.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.875ns (routing 0.611ns, distribution 1.264ns)
  Clock Net Delay (Destination): 2.143ns (routing 0.676ns, distribution 1.467ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      1.875     2.057    design_1_i/hp_sec8/One_port8/CAMC_with2/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X50Y359        FDRE                                         r  design_1_i/hp_sec8/One_port8/CAMC_with2/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y359        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.115 r  design_1_i/hp_sec8/One_port8/CAMC_with2/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[0]/Q
                         net (fo=21, routed)          0.185     2.300    design_1_i/hp_sec8/One_port8/CAMC_with2/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mbaa_addr_cntr_slice_im0[0]
    SLICE_X51Y360        FDRE                                         r  design_1_i/hp_sec8/One_port8/CAMC_with2/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.143     2.369    design_1_i/hp_sec8/One_port8/CAMC_with2/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X51Y360        FDRE                                         r  design_1_i/hp_sec8/One_port8/CAMC_with2/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_reg[0]/C
                         clock pessimism             -0.136     2.233    
    SLICE_X51Y360        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     2.295    design_1_i/hp_sec8/One_port8/CAMC_with2/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/hp_sec7/smartconnect_0/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][10][userdata][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/hp_sec7/smartconnect_0/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.059ns (30.102%)  route 0.137ns (69.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.289ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Net Delay (Source):      2.107ns (routing 0.611ns, distribution 1.496ns)
  Clock Net Delay (Destination): 2.397ns (routing 0.676ns, distribution 1.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.107     2.289    design_1_i/hp_sec7/smartconnect_0/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X85Y453        FDRE                                         r  design_1_i/hp_sec7/smartconnect_0/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][10][userdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y453        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.348 r  design_1_i/hp_sec7/smartconnect_0/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][10][userdata][0]/Q
                         net (fo=1, routed)           0.137     2.485    design_1_i/hp_sec7/smartconnect_0/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/DIC0
    SLICE_X86Y453        RAMD32                                       r  design_1_i/hp_sec7/smartconnect_0/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.397     2.623    design_1_i/hp_sec7/smartconnect_0/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/WCLK
    SLICE_X86Y453        RAMD32                                       r  design_1_i/hp_sec7/smartconnect_0/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMC/CLK
                         clock pessimism             -0.225     2.398    
    SLICE_X86Y453        RAMD32 (Hold_C5LUT_SLICEM_CLK_I)
                                                      0.078     2.476    design_1_i/hp_sec7/smartconnect_0/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMC
  -------------------------------------------------------------------
                         required time                         -2.476    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/hp_sec3/One_port8/CAMC_with3/CAMC_0/inst/regslice_both_input_X_V_data_V_U/data_p1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/hp_sec3/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/input_X_T_data_reg_450_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.058ns (34.319%)  route 0.111ns (65.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    2.423ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      2.241ns (routing 0.611ns, distribution 1.630ns)
  Clock Net Delay (Destination): 2.523ns (routing 0.676ns, distribution 1.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.241     2.423    design_1_i/hp_sec3/One_port8/CAMC_with3/CAMC_0/inst/regslice_both_input_X_V_data_V_U/ap_clk
    SLICE_X115Y409       FDRE                                         r  design_1_i/hp_sec3/One_port8/CAMC_with3/CAMC_0/inst/regslice_both_input_X_V_data_V_U/data_p1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y409       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.481 r  design_1_i/hp_sec3/One_port8/CAMC_with3/CAMC_0/inst/regslice_both_input_X_V_data_V_U/data_p1_reg[22]/Q
                         net (fo=1, routed)           0.111     2.592    design_1_i/hp_sec3/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/input_X_T_data_reg_450_reg[31]_0[22]
    SLICE_X113Y408       FDRE                                         r  design_1_i/hp_sec3/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/input_X_T_data_reg_450_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.523     2.749    design_1_i/hp_sec3/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_clk
    SLICE_X113Y408       FDRE                                         r  design_1_i/hp_sec3/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/input_X_T_data_reg_450_reg[22]/C
                         clock pessimism             -0.229     2.520    
    SLICE_X113Y408       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.582    design_1_i/hp_sec3/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/input_X_T_data_reg_450_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.582    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/hp_sec4/One_port8/CAMC_with1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/hp_sec4/One_port8/CAMC_with1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.058ns (33.526%)  route 0.115ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      1.964ns (routing 0.611ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.218ns (routing 0.676ns, distribution 1.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      1.964     2.146    design_1_i/hp_sec4/One_port8/CAMC_with1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/m_axi_s2mm_aclk
    SLICE_X69Y246        FDRE                                         r  design_1_i/hp_sec4/One_port8/CAMC_with1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y246        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.204 r  design_1_i/hp_sec4/One_port8/CAMC_with1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[7]/Q
                         net (fo=1, routed)           0.115     2.319    design_1_i/hp_sec4/One_port8/CAMC_with1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/D[11]
    SLICE_X67Y246        FDRE                                         r  design_1_i/hp_sec4/One_port8/CAMC_with1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.218     2.444    design_1_i/hp_sec4/One_port8/CAMC_with1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/m_axi_s2mm_aclk
    SLICE_X67Y246        FDRE                                         r  design_1_i/hp_sec4/One_port8/CAMC_with1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]/C
                         clock pessimism             -0.197     2.247    
    SLICE_X67Y246        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     2.309    design_1_i/hp_sec4/One_port8/CAMC_with1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/hp_sec4/smartconnect_0/inst/m09_exit_pipeline/m09_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/hp_sec4/smartconnect_0/inst/m09_nodes/m09_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[id][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.060ns (35.928%)  route 0.107ns (64.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Net Delay (Source):      2.180ns (routing 0.611ns, distribution 1.569ns)
  Clock Net Delay (Destination): 2.451ns (routing 0.676ns, distribution 1.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.180     2.362    design_1_i/hp_sec4/smartconnect_0/inst/m09_exit_pipeline/m09_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aclk
    SLICE_X116Y170       FDRE                                         r  design_1_i/hp_sec4/smartconnect_0/inst/m09_exit_pipeline/m09_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y170       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.422 r  design_1_i/hp_sec4/smartconnect_0/inst/m09_exit_pipeline/m09_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i_reg[1]/Q
                         net (fo=1, routed)           0.107     2.529    design_1_i/hp_sec4/smartconnect_0/inst/m09_nodes/m09_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_payld[15]
    SLICE_X114Y171       FDRE                                         r  design_1_i/hp_sec4/smartconnect_0/inst/m09_nodes/m09_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[id][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.451     2.677    design_1_i/hp_sec4/smartconnect_0/inst/m09_nodes/m09_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X114Y171       FDRE                                         r  design_1_i/hp_sec4/smartconnect_0/inst/m09_nodes/m09_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[id][1]/C
                         clock pessimism             -0.218     2.459    
    SLICE_X114Y171       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.519    design_1_i/hp_sec4/smartconnect_0/inst/m09_nodes/m09_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[id][1]
  -------------------------------------------------------------------
                         required time                         -2.519    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/hp_sec2/One_port8/CAMC_with1/CAMC_0/inst/grp_ArrayProduct_fu_429/grp_ArrayProduct_Pipeline_VITIS_LOOP_235_8_fu_235/Lite_8PSK_45m_weight_10_load_reg_253_pp0_iter2_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/hp_sec2/One_port8/CAMC_with1/CAMC_0/inst/grp_ArrayProduct_fu_429/grp_ArrayProduct_Pipeline_VITIS_LOOP_235_8_fu_235/Lite_8PSK_45m_weight_10_load_reg_253_pp0_iter3_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.061ns (37.654%)  route 0.101ns (62.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Net Delay (Source):      2.075ns (routing 0.611ns, distribution 1.464ns)
  Clock Net Delay (Destination): 2.337ns (routing 0.676ns, distribution 1.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.075     2.257    design_1_i/hp_sec2/One_port8/CAMC_with1/CAMC_0/inst/grp_ArrayProduct_fu_429/grp_ArrayProduct_Pipeline_VITIS_LOOP_235_8_fu_235/ap_clk
    SLICE_X92Y114        FDRE                                         r  design_1_i/hp_sec2/One_port8/CAMC_with1/CAMC_0/inst/grp_ArrayProduct_fu_429/grp_ArrayProduct_Pipeline_VITIS_LOOP_235_8_fu_235/Lite_8PSK_45m_weight_10_load_reg_253_pp0_iter2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y114        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.318 r  design_1_i/hp_sec2/One_port8/CAMC_with1/CAMC_0/inst/grp_ArrayProduct_fu_429/grp_ArrayProduct_Pipeline_VITIS_LOOP_235_8_fu_235/Lite_8PSK_45m_weight_10_load_reg_253_pp0_iter2_reg_reg[3]/Q
                         net (fo=1, routed)           0.101     2.419    design_1_i/hp_sec2/One_port8/CAMC_with1/CAMC_0/inst/grp_ArrayProduct_fu_429/grp_ArrayProduct_Pipeline_VITIS_LOOP_235_8_fu_235/Lite_8PSK_45m_weight_10_load_reg_253_pp0_iter2_reg[3]
    SLICE_X93Y114        FDRE                                         r  design_1_i/hp_sec2/One_port8/CAMC_with1/CAMC_0/inst/grp_ArrayProduct_fu_429/grp_ArrayProduct_Pipeline_VITIS_LOOP_235_8_fu_235/Lite_8PSK_45m_weight_10_load_reg_253_pp0_iter3_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.337     2.563    design_1_i/hp_sec2/One_port8/CAMC_with1/CAMC_0/inst/grp_ArrayProduct_fu_429/grp_ArrayProduct_Pipeline_VITIS_LOOP_235_8_fu_235/ap_clk
    SLICE_X93Y114        FDRE                                         r  design_1_i/hp_sec2/One_port8/CAMC_with1/CAMC_0/inst/grp_ArrayProduct_fu_429/grp_ArrayProduct_Pipeline_VITIS_LOOP_235_8_fu_235/Lite_8PSK_45m_weight_10_load_reg_253_pp0_iter3_reg_reg[3]/C
                         clock pessimism             -0.216     2.347    
    SLICE_X93Y114        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     2.409    design_1_i/hp_sec2/One_port8/CAMC_with1/CAMC_0/inst/grp_ArrayProduct_fu_429/grp_ArrayProduct_Pipeline_VITIS_LOOP_235_8_fu_235/Lite_8PSK_45m_weight_10_load_reg_253_pp0_iter3_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.409    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/hp_sec1/One_port8/CAMC_with1/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/hp_sec1/One_port8/axi_interconnect_0/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.058ns (36.250%)  route 0.102ns (63.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.511ns
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Net Delay (Source):      2.041ns (routing 0.611ns, distribution 1.430ns)
  Clock Net Delay (Destination): 2.285ns (routing 0.676ns, distribution 1.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.041     2.223    design_1_i/hp_sec1/One_port8/CAMC_with1/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_s2mm_aclk
    SLICE_X11Y196        FDRE                                         r  design_1_i/hp_sec1/One_port8/CAMC_with1/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y196        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.281 r  design_1_i/hp_sec1/One_port8/CAMC_with1/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[4]/Q
                         net (fo=1, routed)           0.102     2.383    design_1_i/hp_sec1/One_port8/axi_interconnect_0/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/D[4]
    SLICE_X10Y196        FDRE                                         r  design_1_i/hp_sec1/One_port8/axi_interconnect_0/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.285     2.511    design_1_i/hp_sec1/One_port8/axi_interconnect_0/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[61]_0
    SLICE_X10Y196        FDRE                                         r  design_1_i/hp_sec1/One_port8/axi_interconnect_0/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[4]/C
                         clock pessimism             -0.200     2.311    
    SLICE_X10Y196        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     2.373    design_1_i/hp_sec1/One_port8/axi_interconnect_0/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/hp_sec6/One_port8/CAMC_with2/CAMC_0/inst/grp_ArrayProduct_fu_429/grp_ArrayProduct_Pipeline_VITIS_LOOP_187_2_fu_157/Lite_2PSK_45m_weight_Y_10_U/q0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/hp_sec6/One_port8/CAMC_with2/CAMC_0/inst/grp_ArrayProduct_fu_429/grp_ArrayProduct_Pipeline_VITIS_LOOP_187_2_fu_157/Lite_2PSK_45m_weight_Y_10_load_reg_248_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.058ns (31.868%)  route 0.124ns (68.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      1.973ns (routing 0.611ns, distribution 1.362ns)
  Clock Net Delay (Destination): 2.237ns (routing 0.676ns, distribution 1.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      1.973     2.155    design_1_i/hp_sec6/One_port8/CAMC_with2/CAMC_0/inst/grp_ArrayProduct_fu_429/grp_ArrayProduct_Pipeline_VITIS_LOOP_187_2_fu_157/Lite_2PSK_45m_weight_Y_10_U/ap_clk
    SLICE_X78Y264        FDRE                                         r  design_1_i/hp_sec6/One_port8/CAMC_with2/CAMC_0/inst/grp_ArrayProduct_fu_429/grp_ArrayProduct_Pipeline_VITIS_LOOP_187_2_fu_157/Lite_2PSK_45m_weight_Y_10_U/q0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y264        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.213 r  design_1_i/hp_sec6/One_port8/CAMC_with2/CAMC_0/inst/grp_ArrayProduct_fu_429/grp_ArrayProduct_Pipeline_VITIS_LOOP_187_2_fu_157/Lite_2PSK_45m_weight_Y_10_U/q0_reg[2]/Q
                         net (fo=1, routed)           0.124     2.337    design_1_i/hp_sec6/One_port8/CAMC_with2/CAMC_0/inst/grp_ArrayProduct_fu_429/grp_ArrayProduct_Pipeline_VITIS_LOOP_187_2_fu_157/Lite_2PSK_45m_weight_Y_10_U_n_9
    SLICE_X76Y263        FDRE                                         r  design_1_i/hp_sec6/One_port8/CAMC_with2/CAMC_0/inst/grp_ArrayProduct_fu_429/grp_ArrayProduct_Pipeline_VITIS_LOOP_187_2_fu_157/Lite_2PSK_45m_weight_Y_10_load_reg_248_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.237     2.463    design_1_i/hp_sec6/One_port8/CAMC_with2/CAMC_0/inst/grp_ArrayProduct_fu_429/grp_ArrayProduct_Pipeline_VITIS_LOOP_187_2_fu_157/ap_clk
    SLICE_X76Y263        FDRE                                         r  design_1_i/hp_sec6/One_port8/CAMC_with2/CAMC_0/inst/grp_ArrayProduct_fu_429/grp_ArrayProduct_Pipeline_VITIS_LOOP_187_2_fu_157/Lite_2PSK_45m_weight_Y_10_load_reg_248_reg[2]/C
                         clock pessimism             -0.197     2.266    
    SLICE_X76Y263        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.327    design_1_i/hp_sec6/One_port8/CAMC_with2/CAMC_0/inst/grp_ArrayProduct_fu_429/grp_ArrayProduct_Pipeline_VITIS_LOOP_187_2_fu_157/Lite_2PSK_45m_weight_Y_10_load_reg_248_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/hp_sec6/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][1][userdata][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/hp_sec6/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.059ns (25.764%)  route 0.170ns (74.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Net Delay (Source):      1.873ns (routing 0.611ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.181ns (routing 0.676ns, distribution 1.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      1.873     2.055    design_1_i/hp_sec6/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X52Y307        FDRE                                         r  design_1_i/hp_sec6/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][1][userdata][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y307        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.114 r  design_1_i/hp_sec6/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][1][userdata][3]/Q
                         net (fo=1, routed)           0.170     2.284    design_1_i/hp_sec6/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/DIC1
    SLICE_X54Y309        RAMD32                                       r  design_1_i/hp_sec6/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.181     2.407    design_1_i/hp_sec6/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/WCLK
    SLICE_X54Y309        RAMD32                                       r  design_1_i/hp_sec6/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMC_D1/CLK
                         clock pessimism             -0.193     2.214    
    SLICE_X54Y309        RAMD32 (Hold_C6LUT_SLICEM_CLK_I)
                                                      0.060     2.274    design_1_i/hp_sec6/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/hp_sec7/smartconnect_0/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][8][userdata][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/hp_sec7/smartconnect_0/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.060ns (26.549%)  route 0.166ns (73.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.747ns
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      2.191ns (routing 0.611ns, distribution 1.580ns)
  Clock Net Delay (Destination): 2.521ns (routing 0.676ns, distribution 1.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.191     2.373    design_1_i/hp_sec7/smartconnect_0/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X102Y443       FDRE                                         r  design_1_i/hp_sec7/smartconnect_0/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][8][userdata][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y443       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     2.433 r  design_1_i/hp_sec7/smartconnect_0/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][8][userdata][6]/Q
                         net (fo=1, routed)           0.166     2.599    design_1_i/hp_sec7/smartconnect_0/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/DIE0
    SLICE_X103Y443       RAMD32                                       r  design_1_i/hp_sec7/smartconnect_0/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.521     2.747    design_1_i/hp_sec7/smartconnect_0/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/WCLK
    SLICE_X103Y443       RAMD32                                       r  design_1_i/hp_sec7/smartconnect_0/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAME/CLK
                         clock pessimism             -0.234     2.513    
    SLICE_X103Y443       RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.077     2.590    design_1_i/hp_sec7/smartconnect_0/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAME
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.156 }
Period(ns):         10.312
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.000         10.312      7.312      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK  n/a            3.000         10.312      7.312      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         10.312      7.312      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIACPACLK  n/a            3.000         10.312      7.312      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIACPACLK
Min Period        n/a     PS8/SAXIGP0RCLK  n/a            3.000         10.312      7.312      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK  n/a            3.000         10.312      7.312      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     PS8/SAXIGP1RCLK  n/a            3.000         10.312      7.312      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1RCLK
Min Period        n/a     PS8/SAXIGP1WCLK  n/a            3.000         10.312      7.312      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1WCLK
Min Period        n/a     PS8/SAXIGP2RCLK  n/a            3.000         10.312      7.312      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK  n/a            3.000         10.312      7.312      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.156       3.656      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.156       3.656      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK  n/a            1.500         5.156       3.656      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK  n/a            1.500         5.156       3.656      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.156       3.656      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.156       3.656      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIACPACLK  n/a            1.500         5.156       3.656      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIACPACLK
Low Pulse Width   Fast    PS8/SAXIACPACLK  n/a            1.500         5.156       3.656      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIACPACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK  n/a            1.500         5.156       3.656      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK  n/a            1.500         5.156       3.656      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.156       3.656      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.156       3.656      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK  n/a            1.500         5.156       3.656      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK  n/a            1.500         5.156       3.656      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.156       3.656      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.156       3.656      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIACPACLK  n/a            1.500         5.156       3.656      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIACPACLK
High Pulse Width  Fast    PS8/SAXIACPACLK  n/a            1.500         5.156       3.656      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIACPACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK  n/a            1.500         5.156       3.656      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK  n/a            1.500         5.156       3.656      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.111ns  (logic 0.090ns (4.263%)  route 2.021ns (95.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.053ns (routing 0.611ns, distribution 1.442ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.277     1.277    design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X10Y232        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     1.367 r  design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.744     2.111    design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X2Y233         FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.053     2.235    design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X2Y233         FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.054ns  (logic 0.036ns (3.416%)  route 1.018ns (96.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.415ns (routing 0.411ns, distribution 1.004ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.660     0.660    design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X10Y232        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     0.696 r  design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.358     1.054    design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X2Y233         FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      1.415     1.562    design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X2Y233         FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay          2816 Endpoints
Min Delay          2816 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/hp_sec2/One_port8/CAMC_with1/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.786ns  (logic 0.078ns (0.888%)  route 8.708ns (99.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.309ns (routing 0.676ns, distribution 1.633ns)
  Clock Net Delay (Destination): 2.185ns (routing 0.611ns, distribution 1.574ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.309     2.535    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X1Y227         FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y227         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.613 r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25459, routed)       8.708    11.321    design_1_i/hp_sec2/One_port8/CAMC_with1/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X118Y104       FDRE                                         r  design_1_i/hp_sec2/One_port8/CAMC_with1/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.185     2.367    design_1_i/hp_sec2/One_port8/CAMC_with1/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X118Y104       FDRE                                         r  design_1_i/hp_sec2/One_port8/CAMC_with1/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/hp_sec2/One_port8/CAMC_with2/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.486ns  (logic 0.078ns (0.919%)  route 8.408ns (99.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.309ns (routing 0.676ns, distribution 1.633ns)
  Clock Net Delay (Destination): 2.086ns (routing 0.611ns, distribution 1.475ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.309     2.535    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X1Y227         FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y227         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.613 r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25459, routed)       8.408    11.021    design_1_i/hp_sec2/One_port8/CAMC_with2/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X95Y115        FDRE                                         r  design_1_i/hp_sec2/One_port8/CAMC_with2/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.086     2.268    design_1_i/hp_sec2/One_port8/CAMC_with2/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X95Y115        FDRE                                         r  design_1_i/hp_sec2/One_port8/CAMC_with2/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/hp_sec2/One_port8/CAMC_with3/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.320ns  (logic 0.078ns (0.937%)  route 8.242ns (99.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.309ns (routing 0.676ns, distribution 1.633ns)
  Clock Net Delay (Destination): 2.159ns (routing 0.611ns, distribution 1.548ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.309     2.535    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X1Y227         FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y227         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.613 r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25459, routed)       8.242    10.855    design_1_i/hp_sec2/One_port8/CAMC_with3/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X107Y111       FDRE                                         r  design_1_i/hp_sec2/One_port8/CAMC_with3/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.159     2.341    design_1_i/hp_sec2/One_port8/CAMC_with3/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X107Y111       FDRE                                         r  design_1_i/hp_sec2/One_port8/CAMC_with3/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/hp_sec2/One_port8/CAMC_with3/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.938ns  (logic 0.078ns (0.983%)  route 7.860ns (99.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.309ns (routing 0.676ns, distribution 1.633ns)
  Clock Net Delay (Destination): 2.083ns (routing 0.611ns, distribution 1.472ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.309     2.535    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X1Y227         FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y227         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.613 r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25459, routed)       7.860    10.473    design_1_i/hp_sec2/One_port8/CAMC_with3/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X91Y68         FDRE                                         r  design_1_i/hp_sec2/One_port8/CAMC_with3/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.083     2.265    design_1_i/hp_sec2/One_port8/CAMC_with3/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X91Y68         FDRE                                         r  design_1_i/hp_sec2/One_port8/CAMC_with3/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/hp_sec7/One_port8/CAMC_with3/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.600ns  (logic 0.078ns (1.026%)  route 7.522ns (98.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.309ns (routing 0.676ns, distribution 1.633ns)
  Clock Net Delay (Destination): 1.905ns (routing 0.611ns, distribution 1.294ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.309     2.535    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X1Y227         FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y227         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.613 r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25459, routed)       7.522    10.135    design_1_i/hp_sec7/One_port8/CAMC_with3/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X50Y479        FDRE                                         r  design_1_i/hp_sec7/One_port8/CAMC_with3/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      1.905     2.087    design_1_i/hp_sec7/One_port8/CAMC_with3/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X50Y479        FDRE                                         r  design_1_i/hp_sec7/One_port8/CAMC_with3/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/hp_sec7/One_port8/CAMC_with3/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.543ns  (logic 0.078ns (1.034%)  route 7.465ns (98.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.309ns (routing 0.676ns, distribution 1.633ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.611ns, distribution 1.292ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.309     2.535    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X1Y227         FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y227         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.613 r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25459, routed)       7.465    10.078    design_1_i/hp_sec7/One_port8/CAMC_with3/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X51Y478        FDRE                                         r  design_1_i/hp_sec7/One_port8/CAMC_with3/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      1.903     2.085    design_1_i/hp_sec7/One_port8/CAMC_with3/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X51Y478        FDRE                                         r  design_1_i/hp_sec7/One_port8/CAMC_with3/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/hp_sec2/One_port8/CAMC_with1/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.477ns  (logic 0.078ns (1.043%)  route 7.399ns (98.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.309ns (routing 0.676ns, distribution 1.633ns)
  Clock Net Delay (Destination): 2.204ns (routing 0.611ns, distribution 1.593ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.309     2.535    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X1Y227         FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y227         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.613 r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25459, routed)       7.399    10.012    design_1_i/hp_sec2/One_port8/CAMC_with1/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X118Y23        FDRE                                         r  design_1_i/hp_sec2/One_port8/CAMC_with1/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.204     2.386    design_1_i/hp_sec2/One_port8/CAMC_with1/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X118Y23        FDRE                                         r  design_1_i/hp_sec2/One_port8/CAMC_with1/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/hp_sec2/One_port8/CAMC_with1/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.239ns  (logic 0.078ns (1.078%)  route 7.161ns (98.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.309ns (routing 0.676ns, distribution 1.633ns)
  Clock Net Delay (Destination): 2.192ns (routing 0.611ns, distribution 1.581ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.309     2.535    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X1Y227         FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y227         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.613 r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25459, routed)       7.161     9.774    design_1_i/hp_sec2/One_port8/CAMC_with1/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X111Y32        FDRE                                         r  design_1_i/hp_sec2/One_port8/CAMC_with1/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.192     2.374    design_1_i/hp_sec2/One_port8/CAMC_with1/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X111Y32        FDRE                                         r  design_1_i/hp_sec2/One_port8/CAMC_with1/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/hp_sec7/One_port8/CAMC_with2/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.224ns  (logic 0.078ns (1.080%)  route 7.146ns (98.920%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.309ns (routing 0.676ns, distribution 1.633ns)
  Clock Net Delay (Destination): 2.129ns (routing 0.611ns, distribution 1.518ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.309     2.535    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X1Y227         FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y227         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.613 r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25459, routed)       7.146     9.759    design_1_i/hp_sec7/One_port8/CAMC_with2/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X86Y471        FDRE                                         r  design_1_i/hp_sec7/One_port8/CAMC_with2/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.129     2.311    design_1_i/hp_sec7/One_port8/CAMC_with2/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X86Y471        FDRE                                         r  design_1_i/hp_sec7/One_port8/CAMC_with2/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/hp_sec3/One_port8/CAMC_with3/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.189ns  (logic 0.078ns (1.085%)  route 7.111ns (98.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.309ns (routing 0.676ns, distribution 1.633ns)
  Clock Net Delay (Destination): 2.202ns (routing 0.611ns, distribution 1.591ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.309     2.535    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X1Y227         FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y227         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.613 r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25459, routed)       7.111     9.724    design_1_i/hp_sec3/One_port8/CAMC_with3/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X116Y280       FDRE                                         r  design_1_i/hp_sec3/One_port8/CAMC_with3/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.202     2.384    design_1_i/hp_sec3/One_port8/CAMC_with3/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X116Y280       FDRE                                         r  design_1_i/hp_sec3/One_port8/CAMC_with3/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/hp_sec1/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/hp_sec1/smartconnect_0/inst/m12_exit_pipeline/m12_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.039ns (14.630%)  route 0.228ns (85.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.433ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.136ns (routing 0.366ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.411ns, distribution 0.875ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      1.136     1.256    design_1_i/hp_sec1/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X50Y266        FDRE                                         r  design_1_i/hp_sec1/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y266        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.295 r  design_1_i/hp_sec1/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=309, routed)         0.228     1.522    design_1_i/hp_sec1/smartconnect_0/inst/m12_exit_pipeline/m12_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X54Y262        FDCE                                         f  design_1_i/hp_sec1/smartconnect_0/inst/m12_exit_pipeline/m12_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      1.286     1.433    design_1_i/hp_sec1/smartconnect_0/inst/m12_exit_pipeline/m12_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X54Y262        FDCE                                         r  design_1_i/hp_sec1/smartconnect_0/inst/m12_exit_pipeline/m12_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/hp_sec1/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/hp_sec1/smartconnect_0/inst/m12_exit_pipeline/m12_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.039ns (14.630%)  route 0.228ns (85.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.433ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.136ns (routing 0.366ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.411ns, distribution 0.875ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      1.136     1.256    design_1_i/hp_sec1/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X50Y266        FDRE                                         r  design_1_i/hp_sec1/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y266        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.295 r  design_1_i/hp_sec1/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=309, routed)         0.228     1.522    design_1_i/hp_sec1/smartconnect_0/inst/m12_exit_pipeline/m12_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X54Y262        FDCE                                         f  design_1_i/hp_sec1/smartconnect_0/inst/m12_exit_pipeline/m12_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      1.286     1.433    design_1_i/hp_sec1/smartconnect_0/inst/m12_exit_pipeline/m12_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X54Y262        FDCE                                         r  design_1_i/hp_sec1/smartconnect_0/inst/m12_exit_pipeline/m12_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/hp_sec1/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/hp_sec1/smartconnect_0/inst/m12_exit_pipeline/m12_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.039ns (14.630%)  route 0.228ns (85.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.433ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.136ns (routing 0.366ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.411ns, distribution 0.875ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      1.136     1.256    design_1_i/hp_sec1/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X50Y266        FDRE                                         r  design_1_i/hp_sec1/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y266        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.295 r  design_1_i/hp_sec1/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=309, routed)         0.228     1.522    design_1_i/hp_sec1/smartconnect_0/inst/m12_exit_pipeline/m12_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X54Y262        FDCE                                         f  design_1_i/hp_sec1/smartconnect_0/inst/m12_exit_pipeline/m12_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      1.286     1.433    design_1_i/hp_sec1/smartconnect_0/inst/m12_exit_pipeline/m12_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X54Y262        FDCE                                         r  design_1_i/hp_sec1/smartconnect_0/inst/m12_exit_pipeline/m12_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/hp_sec1/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/hp_sec1/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.039ns (12.723%)  route 0.268ns (87.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.407ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.136ns (routing 0.366ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.260ns (routing 0.411ns, distribution 0.849ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      1.136     1.256    design_1_i/hp_sec1/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X50Y266        FDRE                                         r  design_1_i/hp_sec1/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y266        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.295 r  design_1_i/hp_sec1/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=309, routed)         0.268     1.562    design_1_i/hp_sec1/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y226        FDCE                                         f  design_1_i/hp_sec1/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      1.260     1.407    design_1_i/hp_sec1/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X51Y226        FDCE                                         r  design_1_i/hp_sec1/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/hp_sec1/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/hp_sec1/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.039ns (12.723%)  route 0.268ns (87.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.407ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.136ns (routing 0.366ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.260ns (routing 0.411ns, distribution 0.849ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      1.136     1.256    design_1_i/hp_sec1/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X50Y266        FDRE                                         r  design_1_i/hp_sec1/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y266        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.295 r  design_1_i/hp_sec1/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=309, routed)         0.268     1.562    design_1_i/hp_sec1/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y226        FDCE                                         f  design_1_i/hp_sec1/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      1.260     1.407    design_1_i/hp_sec1/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X51Y226        FDCE                                         r  design_1_i/hp_sec1/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/hp_sec1/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/hp_sec1/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.039ns (12.723%)  route 0.268ns (87.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.407ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.136ns (routing 0.366ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.260ns (routing 0.411ns, distribution 0.849ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      1.136     1.256    design_1_i/hp_sec1/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X50Y266        FDRE                                         r  design_1_i/hp_sec1/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y266        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.295 r  design_1_i/hp_sec1/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=309, routed)         0.268     1.562    design_1_i/hp_sec1/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y226        FDCE                                         f  design_1_i/hp_sec1/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      1.260     1.407    design_1_i/hp_sec1/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X51Y226        FDCE                                         r  design_1_i/hp_sec1/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/hp_sec6/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/hp_sec6/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.039ns (14.043%)  route 0.239ns (85.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.210ns (routing 0.366ns, distribution 0.844ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.411ns, distribution 0.937ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      1.210     1.330    design_1_i/hp_sec6/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X70Y333        FDRE                                         r  design_1_i/hp_sec6/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y333        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.369 r  design_1_i/hp_sec6/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=309, routed)         0.239     1.607    design_1_i/hp_sec6/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X65Y319        FDCE                                         f  design_1_i/hp_sec6/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      1.348     1.495    design_1_i/hp_sec6/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X65Y319        FDCE                                         r  design_1_i/hp_sec6/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/hp_sec6/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/hp_sec6/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.039ns (14.043%)  route 0.239ns (85.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.210ns (routing 0.366ns, distribution 0.844ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.411ns, distribution 0.937ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      1.210     1.330    design_1_i/hp_sec6/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X70Y333        FDRE                                         r  design_1_i/hp_sec6/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y333        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.369 r  design_1_i/hp_sec6/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=309, routed)         0.239     1.607    design_1_i/hp_sec6/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X65Y319        FDCE                                         f  design_1_i/hp_sec6/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      1.348     1.495    design_1_i/hp_sec6/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X65Y319        FDCE                                         r  design_1_i/hp_sec6/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/hp_sec6/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/hp_sec6/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.039ns (14.043%)  route 0.239ns (85.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.210ns (routing 0.366ns, distribution 0.844ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.411ns, distribution 0.937ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      1.210     1.330    design_1_i/hp_sec6/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X70Y333        FDRE                                         r  design_1_i/hp_sec6/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y333        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.369 r  design_1_i/hp_sec6/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=309, routed)         0.239     1.607    design_1_i/hp_sec6/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X65Y319        FDCE                                         f  design_1_i/hp_sec6/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      1.348     1.495    design_1_i/hp_sec6/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X65Y319        FDCE                                         r  design_1_i/hp_sec6/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/hp_sec6/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/hp_sec6/smartconnect_0/inst/m15_nodes/m15_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.039ns (13.363%)  route 0.253ns (86.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.210ns (routing 0.366ns, distribution 0.844ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.411ns, distribution 0.948ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      1.210     1.330    design_1_i/hp_sec6/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X70Y333        FDRE                                         r  design_1_i/hp_sec6/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y333        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.369 r  design_1_i/hp_sec6/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=309, routed)         0.253     1.621    design_1_i/hp_sec6/smartconnect_0/inst/m15_nodes/m15_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X73Y331        FDCE                                         f  design_1_i/hp_sec6/smartconnect_0/inst/m15_nodes/m15_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      1.359     1.506    design_1_i/hp_sec6/smartconnect_0/inst/m15_nodes/m15_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X73Y331        FDCE                                         r  design_1_i/hp_sec6/smartconnect_0/inst/m15_nodes/m15_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay          2656 Endpoints
Min Delay          2656 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/hp_sec3/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/hp_sec3/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.592ns  (logic 2.076ns (57.795%)  route 1.516ns (42.205%))
  Logic Levels:           7  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.195ns (routing 0.611ns, distribution 1.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X19Y183      DSP_A_B_DATA                 0.000     0.000 r  design_1_i/hp_sec3/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/hp_sec3/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X19Y183      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  design_1_i/hp_sec3/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    design_1_i/hp_sec3/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X19Y183      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  design_1_i/hp_sec3/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    design_1_i/hp_sec3/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER.V<43>
    DSP48E2_X19Y183      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  design_1_i/hp_sec3/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    design_1_i/hp_sec3/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA.V_DATA<43>
    DSP48E2_X19Y183      DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  design_1_i/hp_sec3/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    design_1_i/hp_sec3/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X19Y183      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  design_1_i/hp_sec3/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.459    design_1_i/hp_sec3/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PCIN[47]
    DSP48E2_X19Y184      DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[9])
                                                      0.546     2.005 f  design_1_i/hp_sec3/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     2.005    design_1_i/hp_sec3/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU.ALU_OUT<9>
    DSP48E2_X19Y184      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.109     2.114 r  design_1_i/hp_sec3/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_OUTPUT_INST/P[9]
                         net (fo=1, routed)           1.478     3.592    design_1_i/hp_sec3/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/D[0]
    SLICE_X104Y461       FDRE                                         r  design_1_i/hp_sec3/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.195     2.377    design_1_i/hp_sec3/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/aclk
    SLICE_X104Y461       FDRE                                         r  design_1_i/hp_sec3/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.207ns  (logic 2.431ns (75.803%)  route 0.776ns (24.197%))
  Logic Levels:           8  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.157ns (routing 0.611ns, distribution 1.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X19Y5        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X19Y5        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X19Y5        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER.V<43>
    DSP48E2_X19Y5        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA.V_DATA<43>
    DSP48E2_X19Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X19Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.459    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PCIN[47]
    DSP48E2_X19Y6        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.005 r  design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.005    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X19Y6        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.363     2.368 r  design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=1, routed)           0.680     3.048    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/PATTERNDETECT
    SLICE_X97Y17         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.149 r  design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/opt_has_pipe.first_q[0]_i_1__3/O
                         net (fo=1, routed)           0.058     3.207    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/zd2_p4
    SLICE_X97Y17         FDRE                                         r  design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.157     2.339    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/aclk
    SLICE_X97Y17         FDRE                                         r  design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/hp_sec8/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/hp_sec8/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.204ns  (logic 2.076ns (64.794%)  route 1.128ns (35.206%))
  Logic Levels:           7  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.102ns (routing 0.611ns, distribution 1.491ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y160       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/hp_sec8/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/hp_sec8/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y160       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  design_1_i/hp_sec8/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    design_1_i/hp_sec8/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y160       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  design_1_i/hp_sec8/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    design_1_i/hp_sec8/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER.V<43>
    DSP48E2_X0Y160       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  design_1_i/hp_sec8/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    design_1_i/hp_sec8/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA.V_DATA<43>
    DSP48E2_X0Y160       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  design_1_i/hp_sec8/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    design_1_i/hp_sec8/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y160       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  design_1_i/hp_sec8/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.435    design_1_i/hp_sec8/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PCIN[47]
    DSP48E2_X0Y161       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[9])
                                                      0.546     1.981 f  design_1_i/hp_sec8/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     1.981    design_1_i/hp_sec8/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU.ALU_OUT<9>
    DSP48E2_X0Y161       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.109     2.090 r  design_1_i/hp_sec8/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_OUTPUT_INST/P[9]
                         net (fo=1, routed)           1.114     3.204    design_1_i/hp_sec8/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/D[0]
    SLICE_X5Y402         FDRE                                         r  design_1_i/hp_sec8/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.102     2.284    design_1_i/hp_sec8/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/aclk
    SLICE_X5Y402         FDRE                                         r  design_1_i/hp_sec8/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/hp_sec/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/hp_sec/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.136ns  (logic 2.076ns (66.199%)  route 1.060ns (33.801%))
  Logic Levels:           7  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.986ns (routing 0.611ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X14Y25       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/hp_sec/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/hp_sec/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X14Y25       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  design_1_i/hp_sec/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    design_1_i/hp_sec/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X14Y25       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  design_1_i/hp_sec/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    design_1_i/hp_sec/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER.V<43>
    DSP48E2_X14Y25       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  design_1_i/hp_sec/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    design_1_i/hp_sec/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA.V_DATA<43>
    DSP48E2_X14Y25       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  design_1_i/hp_sec/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    design_1_i/hp_sec/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X14Y25       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  design_1_i/hp_sec/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.459    design_1_i/hp_sec/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PCIN[47]
    DSP48E2_X14Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[10])
                                                      0.546     2.005 f  design_1_i/hp_sec/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     2.005    design_1_i/hp_sec/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU.ALU_OUT<10>
    DSP48E2_X14Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.109     2.114 r  design_1_i/hp_sec/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           1.022     3.136    design_1_i/hp_sec/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/D[1]
    SLICE_X79Y64         FDRE                                         r  design_1_i/hp_sec/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      1.986     2.168    design_1_i/hp_sec/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/aclk
    SLICE_X79Y64         FDRE                                         r  design_1_i/hp_sec/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/hp_sec1/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/hp_sec1/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.023ns  (logic 2.076ns (68.673%)  route 0.947ns (31.326%))
  Logic Levels:           7  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.182ns (routing 0.611ns, distribution 1.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X22Y48       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/hp_sec1/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/hp_sec1/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X22Y48       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  design_1_i/hp_sec1/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    design_1_i/hp_sec1/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X22Y48       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  design_1_i/hp_sec1/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    design_1_i/hp_sec1/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER.V<43>
    DSP48E2_X22Y48       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  design_1_i/hp_sec1/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    design_1_i/hp_sec1/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA.V_DATA<43>
    DSP48E2_X22Y48       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  design_1_i/hp_sec1/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    design_1_i/hp_sec1/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X22Y48       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  design_1_i/hp_sec1/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.435    design_1_i/hp_sec1/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PCIN[47]
    DSP48E2_X22Y49       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[9])
                                                      0.546     1.981 f  design_1_i/hp_sec1/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     1.981    design_1_i/hp_sec1/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU.ALU_OUT<9>
    DSP48E2_X22Y49       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.109     2.090 r  design_1_i/hp_sec1/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_OUTPUT_INST/P[9]
                         net (fo=1, routed)           0.933     3.023    design_1_i/hp_sec1/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/D[0]
    SLICE_X109Y121       FDRE                                         r  design_1_i/hp_sec1/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.182     2.364    design_1_i/hp_sec1/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/aclk
    SLICE_X109Y121       FDRE                                         r  design_1_i/hp_sec1/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/hp_sec1/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/hp_sec1/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.930ns  (logic 2.076ns (70.853%)  route 0.854ns (29.147%))
  Logic Levels:           7  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.898ns (routing 0.611ns, distribution 1.287ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y89        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/hp_sec1/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/hp_sec1/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X4Y89        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  design_1_i/hp_sec1/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    design_1_i/hp_sec1/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X4Y89        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  design_1_i/hp_sec1/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    design_1_i/hp_sec1/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER.V<43>
    DSP48E2_X4Y89        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  design_1_i/hp_sec1/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    design_1_i/hp_sec1/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA.V_DATA<43>
    DSP48E2_X4Y89        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  design_1_i/hp_sec1/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    design_1_i/hp_sec1/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y89        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  design_1_i/hp_sec1/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.459    design_1_i/hp_sec1/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PCIN[47]
    DSP48E2_X4Y90        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[11])
                                                      0.546     2.005 f  design_1_i/hp_sec1/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     2.005    design_1_i/hp_sec1/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU.ALU_OUT<11>
    DSP48E2_X4Y90        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     2.114 r  design_1_i/hp_sec1/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.816     2.930    design_1_i/hp_sec1/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/D[2]
    SLICE_X30Y229        FDRE                                         r  design_1_i/hp_sec1/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      1.898     2.080    design_1_i/hp_sec1/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/aclk
    SLICE_X30Y229        FDRE                                         r  design_1_i/hp_sec1/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/opt_has_pipe.first_q_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/hp_sec/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/hp_sec/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/opt_has_pipe.first_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.929ns  (logic 2.076ns (70.877%)  route 0.853ns (29.123%))
  Logic Levels:           7  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.926ns (routing 0.611ns, distribution 1.315ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y49        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/hp_sec/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/hp_sec/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X4Y49        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  design_1_i/hp_sec/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    design_1_i/hp_sec/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X4Y49        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  design_1_i/hp_sec/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    design_1_i/hp_sec/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER.V<43>
    DSP48E2_X4Y49        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  design_1_i/hp_sec/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    design_1_i/hp_sec/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA.V_DATA<43>
    DSP48E2_X4Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  design_1_i/hp_sec/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    design_1_i/hp_sec/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  design_1_i/hp_sec/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.459    design_1_i/hp_sec/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PCIN[47]
    DSP48E2_X4Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[14])
                                                      0.546     2.005 f  design_1_i/hp_sec/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     2.005    design_1_i/hp_sec/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU.ALU_OUT<14>
    DSP48E2_X4Y50        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     2.114 r  design_1_i/hp_sec/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.815     2.929    design_1_i/hp_sec/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/D[5]
    SLICE_X28Y122        FDRE                                         r  design_1_i/hp_sec/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/opt_has_pipe.first_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      1.926     2.108    design_1_i/hp_sec/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/aclk
    SLICE_X28Y122        FDRE                                         r  design_1_i/hp_sec/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/opt_has_pipe.first_q_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/hp_sec3/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/hp_sec3/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.925ns  (logic 2.076ns (70.974%)  route 0.849ns (29.026%))
  Logic Levels:           7  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.221ns (routing 0.611ns, distribution 1.610ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X21Y178      DSP_A_B_DATA                 0.000     0.000 r  design_1_i/hp_sec3/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/hp_sec3/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X21Y178      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  design_1_i/hp_sec3/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    design_1_i/hp_sec3/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X21Y178      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  design_1_i/hp_sec3/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    design_1_i/hp_sec3/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER.V<43>
    DSP48E2_X21Y178      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  design_1_i/hp_sec3/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    design_1_i/hp_sec3/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA.V_DATA<43>
    DSP48E2_X21Y178      DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  design_1_i/hp_sec3/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    design_1_i/hp_sec3/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X21Y178      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  design_1_i/hp_sec3/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.435    design_1_i/hp_sec3/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PCIN[47]
    DSP48E2_X21Y179      DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[16])
                                                      0.546     1.981 f  design_1_i/hp_sec3/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     1.981    design_1_i/hp_sec3/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU.ALU_OUT<16>
    DSP48E2_X21Y179      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[16]_P[16])
                                                      0.109     2.090 r  design_1_i/hp_sec3/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_OUTPUT_INST/P[16]
                         net (fo=1, routed)           0.835     2.925    design_1_i/hp_sec3/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/D[7]
    SLICE_X108Y449       FDRE                                         r  design_1_i/hp_sec3/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.221     2.403    design_1_i/hp_sec3/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/aclk
    SLICE_X108Y449       FDRE                                         r  design_1_i/hp_sec3/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/C

Slack:                    inf
  Source:                 design_1_i/hp_sec3/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/hp_sec3/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.876ns  (logic 2.076ns (72.184%)  route 0.800ns (27.816%))
  Logic Levels:           7  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.212ns (routing 0.611ns, distribution 1.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X20Y171      DSP_A_B_DATA                 0.000     0.000 r  design_1_i/hp_sec3/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/hp_sec3/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X20Y171      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  design_1_i/hp_sec3/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    design_1_i/hp_sec3/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X20Y171      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  design_1_i/hp_sec3/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    design_1_i/hp_sec3/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER.V<43>
    DSP48E2_X20Y171      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  design_1_i/hp_sec3/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    design_1_i/hp_sec3/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA.V_DATA<43>
    DSP48E2_X20Y171      DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  design_1_i/hp_sec3/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    design_1_i/hp_sec3/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X20Y171      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  design_1_i/hp_sec3/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.459    design_1_i/hp_sec3/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PCIN[47]
    DSP48E2_X20Y172      DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[9])
                                                      0.546     2.005 f  design_1_i/hp_sec3/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     2.005    design_1_i/hp_sec3/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU.ALU_OUT<9>
    DSP48E2_X20Y172      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.109     2.114 r  design_1_i/hp_sec3/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_OUTPUT_INST/P[9]
                         net (fo=1, routed)           0.762     2.876    design_1_i/hp_sec3/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/D[0]
    SLICE_X104Y436       FDRE                                         r  design_1_i/hp_sec3/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.212     2.394    design_1_i/hp_sec3/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/aclk
    SLICE_X104Y436       FDRE                                         r  design_1_i/hp_sec3/One_port8/CAMC_with3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/hp_sec8/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/hp_sec8/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.851ns  (logic 2.076ns (72.817%)  route 0.775ns (27.183%))
  Logic Levels:           7  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.130ns (routing 0.611ns, distribution 1.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X18Y147      DSP_A_B_DATA                 0.000     0.000 r  design_1_i/hp_sec8/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/hp_sec8/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X18Y147      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  design_1_i/hp_sec8/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    design_1_i/hp_sec8/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X18Y147      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  design_1_i/hp_sec8/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    design_1_i/hp_sec8/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER.V<43>
    DSP48E2_X18Y147      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  design_1_i/hp_sec8/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    design_1_i/hp_sec8/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA.V_DATA<43>
    DSP48E2_X18Y147      DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  design_1_i/hp_sec8/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    design_1_i/hp_sec8/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y147      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  design_1_i/hp_sec8/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.459    design_1_i/hp_sec8/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PCIN[47]
    DSP48E2_X18Y148      DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[16])
                                                      0.546     2.005 f  design_1_i/hp_sec8/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     2.005    design_1_i/hp_sec8/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU.ALU_OUT<16>
    DSP48E2_X18Y148      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[16]_P[16])
                                                      0.109     2.114 r  design_1_i/hp_sec8/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_OUTPUT_INST/P[16]
                         net (fo=1, routed)           0.737     2.851    design_1_i/hp_sec8/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/D[7]
    SLICE_X93Y368        FDRE                                         r  design_1_i/hp_sec8/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      2.130     2.312    design_1_i/hp_sec8/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/aclk
    SLICE_X93Y368        FDRE                                         r  design_1_i/hp_sec8/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/hp_sec/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[17]
                            (internal pin)
  Destination:            design_1_i/hp_sec/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.142ns (66.667%)  route 0.071ns (33.333%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.319ns (routing 0.411ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y65        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/hp_sec/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/hp_sec/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<17>
    DSP48E2_X4Y65        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[17]_ALU_OUT[38])
                                                      0.112     0.112 f  design_1_i/hp_sec/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[38]
                         net (fo=1, routed)           0.000     0.112    design_1_i/hp_sec/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<38>
    DSP48E2_X4Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[38]_P[38])
                                                      0.030     0.142 r  design_1_i/hp_sec/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[38]
                         net (fo=1, routed)           0.071     0.213    design_1_i/hp_sec/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/P[37]
    SLICE_X30Y164        FDRE                                         r  design_1_i/hp_sec/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      1.319     1.466    design_1_i/hp_sec/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X30Y164        FDRE                                         r  design_1_i/hp_sec/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[37]/C

Slack:                    inf
  Source:                 design_1_i/hp_sec3/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[17]
                            (internal pin)
  Destination:            design_1_i/hp_sec3/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.142ns (66.667%)  route 0.071ns (33.333%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.503ns (routing 0.411ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X22Y107      DSP_A_B_DATA                 0.000     0.000 r  design_1_i/hp_sec3/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/hp_sec3/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<17>
    DSP48E2_X22Y107      DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[17]_ALU_OUT[34])
                                                      0.112     0.112 f  design_1_i/hp_sec3/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[34]
                         net (fo=1, routed)           0.000     0.112    design_1_i/hp_sec3/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<34>
    DSP48E2_X22Y107      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[34]_P[34])
                                                      0.030     0.142 r  design_1_i/hp_sec3/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[34]
                         net (fo=1, routed)           0.071     0.213    design_1_i/hp_sec3/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/P[33]
    SLICE_X111Y269       FDRE                                         r  design_1_i/hp_sec3/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      1.503     1.650    design_1_i/hp_sec3/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X111Y269       FDRE                                         r  design_1_i/hp_sec3/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[33]/C

Slack:                    inf
  Source:                 design_1_i/hp_sec7/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[17]
                            (internal pin)
  Destination:            design_1_i/hp_sec7/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.142ns (66.667%)  route 0.071ns (33.333%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.554ns (routing 0.411ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X22Y191      DSP_A_B_DATA                 0.000     0.000 r  design_1_i/hp_sec7/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/hp_sec7/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<17>
    DSP48E2_X22Y191      DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[17]_ALU_OUT[23])
                                                      0.112     0.112 f  design_1_i/hp_sec7/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     0.112    design_1_i/hp_sec7/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<23>
    DSP48E2_X22Y191      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.030     0.142 r  design_1_i/hp_sec7/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[23]
                         net (fo=1, routed)           0.071     0.213    design_1_i/hp_sec7/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/P[22]
    SLICE_X112Y477       FDRE                                         r  design_1_i/hp_sec7/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      1.554     1.701    design_1_i/hp_sec7/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X112Y477       FDRE                                         r  design_1_i/hp_sec7/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/C

Slack:                    inf
  Source:                 design_1_i/hp_sec8/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[6]
                            (internal pin)
  Destination:            design_1_i/hp_sec8/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.142ns (66.667%)  route 0.071ns (33.333%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.461ns (routing 0.411ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y166       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/hp_sec8/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[6]
                         net (fo=1, routed)           0.000     0.000    design_1_i/hp_sec8/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<6>
    DSP48E2_X0Y166       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[6]_ALU_OUT[6])
                                                      0.112     0.112 f  design_1_i/hp_sec8/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     0.112    design_1_i/hp_sec8/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<6>
    DSP48E2_X0Y166       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.030     0.142 r  design_1_i/hp_sec8/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.071     0.213    design_1_i/hp_sec8/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/P[5]
    SLICE_X5Y415         FDRE                                         r  design_1_i/hp_sec8/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      1.461     1.608    design_1_i/hp_sec8/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X5Y415         FDRE                                         r  design_1_i/hp_sec8/One_port8/CAMC_with1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/hp_sec/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[3]
                            (internal pin)
  Destination:            design_1_i/hp_sec/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.142ns (66.355%)  route 0.072ns (33.645%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.373ns (routing 0.411ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X13Y0        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/hp_sec/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[3]
                         net (fo=1, routed)           0.000     0.000    design_1_i/hp_sec/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<3>
    DSP48E2_X13Y0        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[3]_ALU_OUT[3])
                                                      0.112     0.112 f  design_1_i/hp_sec/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     0.112    design_1_i/hp_sec/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<3>
    DSP48E2_X13Y0        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.030     0.142 r  design_1_i/hp_sec/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.072     0.214    design_1_i/hp_sec/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/P[2]
    SLICE_X74Y0          FDRE                                         r  design_1_i/hp_sec/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      1.373     1.520    design_1_i/hp_sec/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X74Y0          FDRE                                         r  design_1_i/hp_sec/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[2]
                            (internal pin)
  Destination:            design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.142ns (66.355%)  route 0.072ns (33.645%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.450ns (routing 0.411ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X18Y8        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[2]
                         net (fo=1, routed)           0.000     0.000    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<2>
    DSP48E2_X18Y8        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[2]_ALU_OUT[2])
                                                      0.112     0.112 f  design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     0.112    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<2>
    DSP48E2_X18Y8        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.030     0.142 r  design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[2]
                         net (fo=1, routed)           0.072     0.214    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/P[1]
    SLICE_X92Y20         FDRE                                         r  design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      1.450     1.597    design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X92Y20         FDRE                                         r  design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/hp_sec3/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[17]
                            (internal pin)
  Destination:            design_1_i/hp_sec3/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.142ns (66.355%)  route 0.072ns (33.645%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.498ns (routing 0.411ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X22Y107      DSP_A_B_DATA                 0.000     0.000 r  design_1_i/hp_sec3/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/hp_sec3/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<17>
    DSP48E2_X22Y107      DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[17]_ALU_OUT[37])
                                                      0.112     0.112 f  design_1_i/hp_sec3/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[37]
                         net (fo=1, routed)           0.000     0.112    design_1_i/hp_sec3/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<37>
    DSP48E2_X22Y107      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[37]_P[37])
                                                      0.030     0.142 r  design_1_i/hp_sec3/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[37]
                         net (fo=1, routed)           0.072     0.214    design_1_i/hp_sec3/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/P[36]
    SLICE_X112Y269       FDRE                                         r  design_1_i/hp_sec3/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      1.498     1.645    design_1_i/hp_sec3/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X112Y269       FDRE                                         r  design_1_i/hp_sec3/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[36]/C

Slack:                    inf
  Source:                 design_1_i/hp_sec3/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[0]
                            (internal pin)
  Destination:            design_1_i/hp_sec3/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.142ns (66.355%)  route 0.072ns (33.645%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.555ns (routing 0.411ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X21Y186      DSP_A_B_DATA                 0.000     0.000 r  design_1_i/hp_sec3/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/hp_sec3/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<0>
    DSP48E2_X21Y186      DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[0]_ALU_OUT[1])
                                                      0.112     0.112 f  design_1_i/hp_sec3/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     0.112    design_1_i/hp_sec3/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<1>
    DSP48E2_X21Y186      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.030     0.142 r  design_1_i/hp_sec3/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.072     0.214    design_1_i/hp_sec3/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/P[0]
    SLICE_X109Y465       FDRE                                         r  design_1_i/hp_sec3/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      1.555     1.702    design_1_i/hp_sec3/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X109Y465       FDRE                                         r  design_1_i/hp_sec3/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/hp_sec/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[17]
                            (internal pin)
  Destination:            design_1_i/hp_sec/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.142ns (66.047%)  route 0.073ns (33.953%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.381ns (routing 0.411ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X13Y0        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/hp_sec/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/hp_sec/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<17>
    DSP48E2_X13Y0        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[17]_ALU_OUT[28])
                                                      0.112     0.112 f  design_1_i/hp_sec/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[28]
                         net (fo=1, routed)           0.000     0.112    design_1_i/hp_sec/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<28>
    DSP48E2_X13Y0        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[28]_P[28])
                                                      0.030     0.142 r  design_1_i/hp_sec/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[28]
                         net (fo=1, routed)           0.073     0.215    design_1_i/hp_sec/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/P[27]
    SLICE_X74Y3          FDRE                                         r  design_1_i/hp_sec/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      1.381     1.528    design_1_i/hp_sec/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X74Y3          FDRE                                         r  design_1_i/hp_sec/One_port8/CAMC_with2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[27]/C

Slack:                    inf
  Source:                 design_1_i/hp_sec6/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[13]
                            (internal pin)
  Destination:            design_1_i/hp_sec6/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.142ns (66.047%)  route 0.073ns (33.953%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.438ns (routing 0.411ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y100       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/hp_sec6/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[13]
                         net (fo=1, routed)           0.000     0.000    design_1_i/hp_sec6/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<13>
    DSP48E2_X0Y100       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[13]_ALU_OUT[13])
                                                      0.112     0.112 f  design_1_i/hp_sec6/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     0.112    design_1_i/hp_sec6/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<13>
    DSP48E2_X0Y100       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.030     0.142 r  design_1_i/hp_sec6/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.073     0.215    design_1_i/hp_sec6/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/P[12]
    SLICE_X5Y251         FDRE                                         r  design_1_i/hp_sec6/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=518391, routed)      1.438     1.585    design_1_i/hp_sec6/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X5Y251         FDRE                                         r  design_1_i/hp_sec6/One_port8/CAMC_with/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[12]/C





