INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/riosi/Desktop/Lab07_BCD/Lab07_BCD.srcs/sources_1/new/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/riosi/Desktop/Lab07_BCD/Lab07_BCD.srcs/sources_1/new/add3_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/riosi/Desktop/Lab07_BCD/Lab07_BCD.srcs/sim_1/new/add3_4_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3_4_test
