{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1496656937220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1496656937222 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  5 11:02:17 2017 " "Processing started: Mon Jun  5 11:02:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1496656937222 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1496656937222 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Proyecto_libre -c caminocompleto " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Proyecto_libre -c caminocompleto" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1496656937222 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1496656937792 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "caminocompleto EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"caminocompleto\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1496656937836 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1496656937858 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1496656937858 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Aud_PLL:pll\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"Aud_PLL:pll\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Aud_PLL:pll\|altpll:altpll_component\|_clk0 9 25 0 0 " "Implementing clock multiplication of 9, clock division of 25, and phase shift of 0 degrees (0 ps) for Aud_PLL:pll\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 639 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1496656937889 ""}  } { { "altpll.tdf" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 639 8336 9085 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1496656937889 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1496656938256 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1496656938267 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1496656938692 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1496656938692 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1496656938692 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1496656938692 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 12011 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1496656938708 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 12012 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1496656938708 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 12013 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1496656938708 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1496656938708 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1496656938737 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "64 128 " "No exact pin location assignment(s) for 64 pins of 128 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I2C_SDAT " "Pin I2C_SDAT not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { I2C_SDAT } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 253 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I2C_SCLK " "Pin I2C_SCLK not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { I2C_SCLK } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_SCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 261 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EntS2\[4\] " "Pin EntS2\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EntS2[4] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EntS2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 146 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EntS2\[5\] " "Pin EntS2\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EntS2[5] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EntS2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 147 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EntS2\[6\] " "Pin EntS2\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EntS2[6] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EntS2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 148 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EntS2\[7\] " "Pin EntS2\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EntS2[7] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EntS2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 149 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal1\[0\] " "Pin ESal1\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal1[0] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 166 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal1\[1\] " "Pin ESal1\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal1[1] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 167 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal1\[2\] " "Pin ESal1\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal1[2] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 168 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal1\[3\] " "Pin ESal1\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal1[3] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 169 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal1\[4\] " "Pin ESal1\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal1[4] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 170 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal1\[5\] " "Pin ESal1\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal1[5] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 171 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal1\[6\] " "Pin ESal1\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal1[6] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 172 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal1\[7\] " "Pin ESal1\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal1[7] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 173 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal2\[0\] " "Pin ESal2\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal2[0] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 174 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal2\[1\] " "Pin ESal2\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal2[1] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 175 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal2\[2\] " "Pin ESal2\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal2[2] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 176 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal2\[3\] " "Pin ESal2\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal2[3] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 177 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal2\[4\] " "Pin ESal2\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal2[4] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 178 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal2\[5\] " "Pin ESal2\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal2[5] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 179 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal2\[6\] " "Pin ESal2\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal2[6] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 180 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal2\[7\] " "Pin ESal2\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal2[7] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 181 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal3\[0\] " "Pin ESal3\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal3[0] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 182 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal3\[1\] " "Pin ESal3\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal3[1] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 183 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal3\[2\] " "Pin ESal3\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal3[2] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 184 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal3\[3\] " "Pin ESal3\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal3[3] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 185 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal3\[4\] " "Pin ESal3\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal3[4] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 186 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal3\[5\] " "Pin ESal3\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal3[5] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 187 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal3\[6\] " "Pin ESal3\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal3[6] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 188 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal3\[7\] " "Pin ESal3\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal3[7] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 189 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal4\[0\] " "Pin ESal4\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal4[0] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 190 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal4\[1\] " "Pin ESal4\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal4[1] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 191 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal4\[2\] " "Pin ESal4\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal4[2] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 192 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal4\[3\] " "Pin ESal4\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal4[3] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 193 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal4\[4\] " "Pin ESal4\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal4[4] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 194 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal4\[5\] " "Pin ESal4\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal4[5] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 195 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal4\[6\] " "Pin ESal4\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal4[6] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 196 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESal4\[7\] " "Pin ESal4\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ESal4[7] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ESal4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 197 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SalPC\[0\] " "Pin SalPC\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SalPC[0] } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SalPC\[0\]" } } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SalPC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 198 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SalPC\[1\] " "Pin SalPC\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SalPC[1] } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SalPC\[1\]" } } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SalPC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 199 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SalPC\[2\] " "Pin SalPC\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SalPC[2] } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SalPC\[2\]" } } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SalPC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 200 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SalPC\[3\] " "Pin SalPC\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SalPC[3] } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SalPC\[3\]" } } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SalPC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 201 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SalPC\[4\] " "Pin SalPC\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SalPC[4] } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SalPC\[4\]" } } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SalPC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 202 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SalPC\[5\] " "Pin SalPC\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SalPC[5] } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SalPC\[5\]" } } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SalPC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 203 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SalPC\[6\] " "Pin SalPC\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SalPC[6] } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SalPC\[6\]" } } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SalPC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 204 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SalPC\[7\] " "Pin SalPC\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SalPC[7] } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SalPC\[7\]" } } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SalPC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 205 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SalPC\[8\] " "Pin SalPC\[8\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SalPC[8] } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SalPC\[8\]" } } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SalPC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 206 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SalPC\[9\] " "Pin SalPC\[9\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SalPC[9] } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SalPC\[9\]" } } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SalPC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 207 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EntS3\[0\] " "Pin EntS3\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EntS3[0] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EntS3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 150 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EntS4\[0\] " "Pin EntS4\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EntS4[0] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EntS4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 158 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EntS3\[1\] " "Pin EntS3\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EntS3[1] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EntS3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 151 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EntS4\[1\] " "Pin EntS4\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EntS4[1] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EntS4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 159 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EntS3\[2\] " "Pin EntS3\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EntS3[2] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EntS3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 152 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EntS4\[2\] " "Pin EntS4\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EntS4[2] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EntS4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 160 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EntS3\[3\] " "Pin EntS3\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EntS3[3] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EntS3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 153 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EntS4\[3\] " "Pin EntS4\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EntS4[3] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EntS4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 161 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EntS3\[4\] " "Pin EntS3\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EntS3[4] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EntS3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 154 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EntS4\[4\] " "Pin EntS4\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EntS4[4] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EntS4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 162 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EntS3\[5\] " "Pin EntS3\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EntS3[5] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EntS3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 155 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EntS4\[5\] " "Pin EntS4\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EntS4[5] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EntS4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 163 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EntS3\[6\] " "Pin EntS3\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EntS3[6] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EntS3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 156 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EntS4\[6\] " "Pin EntS4\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EntS4[6] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EntS4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 164 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EntS3\[7\] " "Pin EntS3\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EntS3[7] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EntS3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 157 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EntS4\[7\] " "Pin EntS4\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { EntS4[7] } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { EntS4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 165 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1496656938918 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1496656938918 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "43 " "TimeQuest Timing Analyzer is analyzing 43 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1496656939410 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1496656939419 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1496656939419 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1496656939419 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1496656939419 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "caminocompleto.sdc " "Synopsys Design Constraints File file not found: 'caminocompleto.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1496656939493 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1496656939511 "|caminocompleto|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:AV_Config\|mI2C_CTRL_CLK " "Node: I2C_AV_Config:AV_Config\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1496656939511 "|caminocompleto|I2C_AV_Config:AV_Config|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "microc:micro1\|registro:pc\|q\[0\] " "Node: microc:micro1\|registro:pc\|q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1496656939511 "|caminocompleto|microc:micro1|registro:pc|q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_codec:AC\|oAUD_BCK " "Node: audio_codec:AC\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1496656939511 "|caminocompleto|audio_codec:AC|oAUD_BCK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1496656939580 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1496656939580 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1496656939581 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1496656939581 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1496656939581 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1496656939581 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1496656939581 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Aud_PLL:pll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node Aud_PLL:pll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1496656939907 ""}  } { { "altpll.tdf" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Aud_PLL:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 639 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1496656939907 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1496656939908 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microc:micro1\|registroCE:sal1\|always0~0 " "Destination node microc:micro1\|registroCE:sal1\|always0~0" {  } { { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { microc:micro1|registroCE:sal1|always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 3153 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656939908 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microc:micro1\|registroCE:sal2\|always0~0 " "Destination node microc:micro1\|registroCE:sal2\|always0~0" {  } { { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { microc:micro1|registroCE:sal2|always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 3154 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656939908 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microc:micro1\|registroCE:sal3\|always0~0 " "Destination node microc:micro1\|registroCE:sal3\|always0~0" {  } { { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { microc:micro1|registroCE:sal3|always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 3155 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656939908 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microc:micro1\|registroCE:sal4\|always0~0 " "Destination node microc:micro1\|registroCE:sal4\|always0~0" {  } { { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { microc:micro1|registroCE:sal4|always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 3156 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656939908 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1496656939908 ""}  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { clk } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 254 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1496656939908 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1496656939908 ""}  } { { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 3580 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1496656939908 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_AV_Config:AV_Config\|mI2C_CTRL_CLK  " "Automatically promoted node I2C_AV_Config:AV_Config\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1496656939908 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:AV_Config\|I2C_Controller:u0\|I2C_SCLK~2 " "Destination node I2C_AV_Config:AV_Config\|I2C_Controller:u0\|I2C_SCLK~2" {  } { { "I2C_Controller.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/I2C_Controller.v" 62 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:AV_Config|I2C_Controller:u0|I2C_SCLK~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 1541 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656939908 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:AV_Config\|mI2C_CTRL_CLK~0 " "Destination node I2C_AV_Config:AV_Config\|mI2C_CTRL_CLK~0" {  } { { "I2C_AV_Config.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/I2C_AV_Config.v" 18 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:AV_Config|mI2C_CTRL_CLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 3147 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656939908 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1496656939908 ""}  } { { "I2C_AV_Config.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/I2C_AV_Config.v" 18 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:AV_Config|mI2C_CTRL_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 617 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1496656939908 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uc:uc1\|c_jr~2  " "Automatically promoted node uc:uc1\|c_jr~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1496656939909 ""}  } { { "uc.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/uc.v" 1 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { uc:uc1|c_jr~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 3539 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1496656939909 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "microc:micro1\|registroCE:sal1\|always0~0  " "Automatically promoted node microc:micro1\|registroCE:sal1\|always0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1496656939909 ""}  } { { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { microc:micro1|registroCE:sal1|always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 3153 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1496656939909 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "microc:micro1\|registroCE:sal2\|always0~0  " "Automatically promoted node microc:micro1\|registroCE:sal2\|always0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1496656939909 ""}  } { { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { microc:micro1|registroCE:sal2|always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 3154 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1496656939909 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "microc:micro1\|registroCE:sal3\|always0~0  " "Automatically promoted node microc:micro1\|registroCE:sal3\|always0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1496656939909 ""}  } { { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { microc:micro1|registroCE:sal3|always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 3155 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1496656939909 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "microc:micro1\|registroCE:sal4\|always0~0  " "Automatically promoted node microc:micro1\|registroCE:sal4\|always0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1496656939909 ""}  } { { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { microc:micro1|registroCE:sal4|always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 3156 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1496656939909 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "audio_codec:AC\|oAUD_BCK  " "Automatically promoted node audio_codec:AC\|oAUD_BCK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1496656939909 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_BCLK " "Destination node AUD_BCLK" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { AUD_BCLK } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 258 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656939909 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec:AC\|oAUD_BCK~0 " "Destination node audio_codec:AC\|oAUD_BCK~0" {  } { { "audio_codec.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 4 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { audio_codec:AC|oAUD_BCK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 3261 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656939909 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1496656939909 ""}  } { { "audio_codec.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 4 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { audio_codec:AC|oAUD_BCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 549 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1496656939909 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN L2 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node reset (placed in PIN L2 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1496656939910 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec:AC\|Add6~14 " "Destination node audio_codec:AC\|Add6~14" {  } { { "audio_codec.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/audio_codec.v" 149 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { audio_codec:AC|Add6~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 1911 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656939910 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec:AC\|lpm_divide:Div0\|lpm_divide_0gm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_m5f:divider\|add_sub_8_result_int\[7\]~0 " "Destination node audio_codec:AC\|lpm_divide:Div0\|lpm_divide_0gm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_m5f:divider\|add_sub_8_result_int\[7\]~0" {  } { { "db/alt_u_div_m5f.tdf" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/db/alt_u_div_m5f.tdf" 141 22 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { audio_codec:AC|lpm_divide:Div0|lpm_divide_0gm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_m5f:divider|add_sub_8_result_int[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 2579 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656939910 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch:sw\|WideOr2~1 " "Destination node switch:sw\|WideOr2~1" {  } { { "switch.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/switch.v" 12 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { switch:sw|WideOr2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 1543 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656939910 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch:sw\|WideOr0~1 " "Destination node switch:sw\|WideOr0~1" {  } { { "switch.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/switch.v" 12 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { switch:sw|WideOr0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 1545 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656939910 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch:sw\|WideOr1~1 " "Destination node switch:sw\|WideOr1~1" {  } { { "switch.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/switch.v" 12 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { switch:sw|WideOr1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 1547 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656939910 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch:sw\|sample_rate~1 " "Destination node switch:sw\|sample_rate~1" {  } { { "switch.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/switch.v" 1 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { switch:sw|sample_rate~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 1549 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656939910 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch:sw\|sample_rate\[7\]~2 " "Destination node switch:sw\|sample_rate\[7\]~2" {  } { { "switch.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/switch.v" 1 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { switch:sw|sample_rate[7]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 1550 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656939910 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch:sw\|arm_Rate~1 " "Destination node switch:sw\|arm_Rate~1" {  } { { "switch.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/switch.v" 1 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { switch:sw|arm_Rate~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 1891 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656939910 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch:sw\|arm_Rate\[8\]~2 " "Destination node switch:sw\|arm_Rate\[8\]~2" {  } { { "switch.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/switch.v" 1 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { switch:sw|arm_Rate[8]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 1892 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656939910 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch:sw\|WideOr3~1 " "Destination node switch:sw\|WideOr3~1" {  } { { "switch.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/switch.v" 12 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { switch:sw|WideOr3~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 1894 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656939910 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1496656939910 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1496656939910 ""}  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { reset } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 255 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1496656939910 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1496656939911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 7527 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656939911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 4270 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656939911 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1496656939911 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 821 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 5875 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1496656939911 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1496656939912 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 335 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 3931 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656939912 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 821 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 7338 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656939912 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1496656939912 ""}  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 335 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 3705 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1496656939912 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1496656939913 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1076 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 3818 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656939913 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1076 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 3819 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656939913 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1090 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 3932 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1496656939913 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1496656939913 ""}  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1090 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 3604 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1496656939913 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1496656940590 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1496656940604 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1496656940605 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1496656940621 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1496656940642 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1496656940656 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1496656940656 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1496656940669 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1496656940733 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1496656940748 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1496656940748 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "64 unused 3.3V 20 43 1 " "Number of I/O pins in group: 64 (unused VREF, 3.3V VCCIO, 20 input, 43 output, 1 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1496656940760 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1496656940760 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1496656940760 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1496656940763 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 36 1 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 36 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1496656940763 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 6 37 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1496656940763 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1496656940763 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1496656940763 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 22 14 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1496656940763 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 38 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1496656940763 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 41 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1496656940763 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1496656940763 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1496656940763 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Aud_PLL:pll\|altpll:altpll_component\|pll clk\[0\] AUD_XCK " "PLL \"Aud_PLL:pll\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"AUD_XCK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "Aud_PLL.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/Aud_PLL.v" 103 0 0 } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 24 0 0 } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1496656940827 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1496656940925 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1496656941993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1496656943321 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1496656943367 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1496656944627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1496656944627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1496656945657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1496656948070 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1496656948070 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1496656948738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1496656948743 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1496656948743 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1496656948743 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1496656948917 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "93 " "Found 93 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal1\[0\] 0 " "Pin \"ESal1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal1\[1\] 0 " "Pin \"ESal1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal1\[2\] 0 " "Pin \"ESal1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal1\[3\] 0 " "Pin \"ESal1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal1\[4\] 0 " "Pin \"ESal1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal1\[5\] 0 " "Pin \"ESal1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal1\[6\] 0 " "Pin \"ESal1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal1\[7\] 0 " "Pin \"ESal1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal2\[0\] 0 " "Pin \"ESal2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal2\[1\] 0 " "Pin \"ESal2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal2\[2\] 0 " "Pin \"ESal2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal2\[3\] 0 " "Pin \"ESal2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal2\[4\] 0 " "Pin \"ESal2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal2\[5\] 0 " "Pin \"ESal2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal2\[6\] 0 " "Pin \"ESal2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal2\[7\] 0 " "Pin \"ESal2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal3\[0\] 0 " "Pin \"ESal3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal3\[1\] 0 " "Pin \"ESal3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal3\[2\] 0 " "Pin \"ESal3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal3\[3\] 0 " "Pin \"ESal3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal3\[4\] 0 " "Pin \"ESal3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal3\[5\] 0 " "Pin \"ESal3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal3\[6\] 0 " "Pin \"ESal3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal3\[7\] 0 " "Pin \"ESal3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal4\[0\] 0 " "Pin \"ESal4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal4\[1\] 0 " "Pin \"ESal4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal4\[2\] 0 " "Pin \"ESal4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal4\[3\] 0 " "Pin \"ESal4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal4\[4\] 0 " "Pin \"ESal4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal4\[5\] 0 " "Pin \"ESal4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal4\[6\] 0 " "Pin \"ESal4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESal4\[7\] 0 " "Pin \"ESal4\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SalPC\[0\] 0 " "Pin \"SalPC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SalPC\[1\] 0 " "Pin \"SalPC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SalPC\[2\] 0 " "Pin \"SalPC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SalPC\[3\] 0 " "Pin \"SalPC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SalPC\[4\] 0 " "Pin \"SalPC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SalPC\[5\] 0 " "Pin \"SalPC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SalPC\[6\] 0 " "Pin \"SalPC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SalPC\[7\] 0 " "Pin \"SalPC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SalPC\[8\] 0 " "Pin \"SalPC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SalPC\[9\] 0 " "Pin \"SalPC\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sample_rate\[0\] 0 " "Pin \"sample_rate\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sample_rate\[1\] 0 " "Pin \"sample_rate\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sample_rate\[2\] 0 " "Pin \"sample_rate\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sample_rate\[3\] 0 " "Pin \"sample_rate\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sample_rate\[4\] 0 " "Pin \"sample_rate\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sample_rate\[5\] 0 " "Pin \"sample_rate\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sample_rate\[6\] 0 " "Pin \"sample_rate\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sample_rate\[7\] 0 " "Pin \"sample_rate\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sample_rate\[8\] 0 " "Pin \"sample_rate\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sample_rate\[9\] 0 " "Pin \"sample_rate\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sample_rate\[10\] 0 " "Pin \"sample_rate\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sample_rate\[11\] 0 " "Pin \"sample_rate\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sample_rate\[12\] 0 " "Pin \"sample_rate\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sample_rate\[13\] 0 " "Pin \"sample_rate\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sample_rate\[14\] 0 " "Pin \"sample_rate\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sample_rate\[15\] 0 " "Pin \"sample_rate\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1496656949066 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1496656949066 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1496656949846 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1496656950269 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1496656951173 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1496656951703 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1496656951781 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "3 " "Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently enabled " "Pin AUD_ADCLRCK has a permanently enabled output enable" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { AUD_ADCLRCK } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 252 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1496656951902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { AUD_DACLRCK } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 257 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1496656951902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Pin AUD_BCLK has a permanently enabled output enable" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { AUD_BCLK } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "caminocompleto.v" "" { Text "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/caminocompleto.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/" { { 0 { 0 ""} 0 258 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1496656951902 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1496656951902 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1496656951902 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/output_files/caminocompleto.fit.smsg " "Generated suppressed messages file /media/alumno/UBUNTU 15_1/Proyecto_libre_Casa_Mejora/output_files/caminocompleto.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1496656952601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "485 " "Peak virtual memory: 485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1496656954052 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  5 11:02:34 2017 " "Processing ended: Mon Jun  5 11:02:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1496656954052 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1496656954052 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1496656954052 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1496656954052 ""}
