$date
	Sat Nov  4 18:10:41 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module state2_tb $end
$var wire 2 ! state [1:0] $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ rst $end
$var wire 2 % state [1:0] $end
$var wire 1 & b $end
$var wire 1 ' a $end
$scope module ta $end
$var wire 1 " clk $end
$var wire 1 $ rst $end
$var wire 1 ( t $end
$var reg 1 ) q $end
$upscope $end
$scope module tb $end
$var wire 1 " clk $end
$var wire 1 $ rst $end
$var wire 1 * t $end
$var reg 1 + q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0+
1*
0)
0(
0'
0&
b0 %
1$
0#
0"
b0 !
$end
#20
1(
1&
b1 !
b1 %
1+
1*
1#
0$
1"
#40
0*
0#
0"
#60
0(
1'
b11 !
b11 %
1)
0*
1#
1"
#80
1*
1(
0#
0"
#100
1*
0(
0&
0'
0+
b0 !
b0 %
0)
1"
#120
0*
1#
0"
#140
1*
0#
1"
#160
0"
