Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Sep 29 11:39:36 2025
| Host         : 25STC151L19 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file adder8_timing_summary_routed.rpt -pb adder8_timing_summary_routed.pb -rpx adder8_timing_summary_routed.rpx -warn_on_violation
| Design       : adder8
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.038ns  (logic 5.331ns (40.884%)  route 7.708ns (59.116%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=2, routed)           3.991     5.449    sw_IBUF[10]
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.124     5.573 r  led_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.986     6.559    w_2
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.124     6.683 r  led_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.797     7.480    w_4
    SLICE_X0Y9           LUT6 (Prop_lut6_I4_O)        0.124     7.604 r  led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.934     9.537    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    13.038 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.038    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.023ns  (logic 5.540ns (42.542%)  route 7.483ns (57.458%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=2, routed)           3.991     5.449    sw_IBUF[10]
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.124     5.573 r  led_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.986     6.559    w_2
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.124     6.683 r  led_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.634     7.317    w_4
    SLICE_X0Y9           LUT3 (Prop_lut3_I0_O)        0.118     7.435 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.872     9.307    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.716    13.023 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.023    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.862ns  (logic 5.336ns (41.486%)  route 7.526ns (58.514%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=2, routed)           3.991     5.449    sw_IBUF[10]
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.124     5.573 r  led_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.986     6.559    w_2
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.124     6.683 r  led_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.634     7.317    w_4
    SLICE_X0Y9           LUT5 (Prop_lut5_I2_O)        0.124     7.441 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.915     9.356    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.862 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.862    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.827ns  (logic 5.334ns (41.584%)  route 7.493ns (58.416%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=2, routed)           3.991     5.449    sw_IBUF[10]
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.124     5.573 r  led_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.979     6.552    w_2
    SLICE_X0Y16          LUT6 (Prop_lut6_I5_O)        0.124     6.676 r  led_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.507     7.183    w3__3
    SLICE_X0Y9           LUT6 (Prop_lut6_I1_O)        0.124     7.307 r  led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.016     9.323    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    12.827 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.827    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.235ns  (logic 5.444ns (44.500%)  route 6.790ns (55.500%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=2, routed)           3.991     5.449    sw_IBUF[10]
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.124     5.573 r  led_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.986     6.559    w_2
    SLICE_X0Y16          LUT5 (Prop_lut5_I2_O)        0.152     6.711 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.813     8.524    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.711    12.235 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.235    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.438ns  (logic 5.108ns (44.660%)  route 6.330ns (55.340%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=4, routed)           3.834     5.288    sw_IBUF[8]
    SLICE_X0Y19          LUT4 (Prop_lut4_I0_O)        0.124     5.412 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.496     7.908    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.438 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.438    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.322ns  (logic 5.215ns (46.060%)  route 6.107ns (53.940%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=2, routed)           3.991     5.449    sw_IBUF[10]
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.124     5.573 r  led_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.446     6.018    w_2
    SLICE_X0Y19          LUT3 (Prop_lut3_I0_O)        0.124     6.142 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.671     7.813    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.322 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.322    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.275ns  (logic 5.313ns (47.124%)  route 5.962ns (52.876%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=4, routed)           3.834     5.288    sw_IBUF[8]
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.152     5.440 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.128     7.568    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707    11.275 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.275    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.135ns  (logic 5.083ns (45.648%)  route 6.052ns (54.352%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=2, routed)           4.378     5.836    sw_IBUF[10]
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.124     5.960 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.674     7.634    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.135 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.135    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.301ns  (logic 1.476ns (64.174%)  route 0.824ns (35.826%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           0.499     0.729    sw_IBUF[1]
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.045     0.774 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.325     1.099    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.301 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.301    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.406ns  (logic 1.486ns (61.787%)  route 0.919ns (38.213%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=5, routed)           0.481     0.715    sw_IBUF[5]
    SLICE_X0Y9           LUT5 (Prop_lut5_I0_O)        0.045     0.760 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.438     1.198    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     2.406 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.406    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.435ns  (logic 1.539ns (63.199%)  route 0.896ns (36.801%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=3, routed)           0.502     0.721    sw_IBUF[4]
    SLICE_X0Y16          LUT5 (Prop_lut5_I3_O)        0.048     0.769 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.394     1.163    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.272     2.435 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.435    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.450ns  (logic 1.477ns (60.287%)  route 0.973ns (39.713%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=2, routed)           0.494     0.721    sw_IBUF[7]
    SLICE_X0Y9           LUT6 (Prop_lut6_I5_O)        0.045     0.766 r  led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.479     1.245    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     2.450 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.450    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.457ns  (logic 1.554ns (63.243%)  route 0.903ns (36.757%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=5, routed)           0.481     0.715    sw_IBUF[5]
    SLICE_X0Y9           LUT3 (Prop_lut3_I1_O)        0.042     0.757 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.422     1.179    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.278     2.457 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.457    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.460ns  (logic 1.481ns (60.210%)  route 0.979ns (39.790%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=5, routed)           0.538     0.772    sw_IBUF[5]
    SLICE_X0Y9           LUT6 (Prop_lut6_I2_O)        0.045     0.817 r  led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.441     1.258    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     2.460 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.460    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.544ns  (logic 1.472ns (57.849%)  route 1.072ns (42.151%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=4, routed)           0.734     0.950    sw_IBUF[3]
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.045     0.995 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.339     1.334    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.544 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.544    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.570ns  (logic 1.537ns (59.799%)  route 1.033ns (40.201%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           0.501     0.722    sw_IBUF[0]
    SLICE_X0Y19          LUT2 (Prop_lut2_I1_O)        0.048     0.770 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.532     1.302    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.268     2.570 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.570    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.715ns  (logic 1.497ns (55.131%)  route 1.218ns (44.869%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           0.501     0.722    sw_IBUF[0]
    SLICE_X0Y19          LUT4 (Prop_lut4_I1_O)        0.045     0.767 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.717     1.484    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.715 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.715    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





