// Seed: 1612920569
module module_0 #(
    parameter id_1 = 32'd56
) ();
  parameter id_1 = -1;
  assign module_1._id_1 = 0;
  wire [id_1 : -1  |  -1] id_2;
  wire id_3;
  parameter id_4 = id_1 == id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd40
) (
    input  tri1 id_0,
    input  wor  _id_1,
    output tri1 id_2,
    input  tri  id_3
);
  wire [id_1 : 1  -  1] id_5;
  logic id_6;
  logic [7:0] id_7;
  logic [7:0] id_8;
  assign id_8 = id_7[-1];
  assign id_8[-1] = "";
  module_0 modCall_1 ();
endmodule
