// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _tancalc_dataflow_parent_loop_proc_HH_
#define _tancalc_dataflow_parent_loop_proc_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "tancalc_dataflow_in_loop_calculation_loop.h"

namespace ap_rtl {

struct tancalc_dataflow_parent_loop_proc : public sc_module {
    // Port declarations 314
    sc_out< sc_logic > m_axi_input_V_AWVALID;
    sc_in< sc_logic > m_axi_input_V_AWREADY;
    sc_out< sc_lv<64> > m_axi_input_V_AWADDR;
    sc_out< sc_lv<1> > m_axi_input_V_AWID;
    sc_out< sc_lv<32> > m_axi_input_V_AWLEN;
    sc_out< sc_lv<3> > m_axi_input_V_AWSIZE;
    sc_out< sc_lv<2> > m_axi_input_V_AWBURST;
    sc_out< sc_lv<2> > m_axi_input_V_AWLOCK;
    sc_out< sc_lv<4> > m_axi_input_V_AWCACHE;
    sc_out< sc_lv<3> > m_axi_input_V_AWPROT;
    sc_out< sc_lv<4> > m_axi_input_V_AWQOS;
    sc_out< sc_lv<4> > m_axi_input_V_AWREGION;
    sc_out< sc_lv<1> > m_axi_input_V_AWUSER;
    sc_out< sc_logic > m_axi_input_V_WVALID;
    sc_in< sc_logic > m_axi_input_V_WREADY;
    sc_out< sc_lv<512> > m_axi_input_V_WDATA;
    sc_out< sc_lv<64> > m_axi_input_V_WSTRB;
    sc_out< sc_logic > m_axi_input_V_WLAST;
    sc_out< sc_lv<1> > m_axi_input_V_WID;
    sc_out< sc_lv<1> > m_axi_input_V_WUSER;
    sc_out< sc_logic > m_axi_input_V_ARVALID;
    sc_in< sc_logic > m_axi_input_V_ARREADY;
    sc_out< sc_lv<64> > m_axi_input_V_ARADDR;
    sc_out< sc_lv<1> > m_axi_input_V_ARID;
    sc_out< sc_lv<32> > m_axi_input_V_ARLEN;
    sc_out< sc_lv<3> > m_axi_input_V_ARSIZE;
    sc_out< sc_lv<2> > m_axi_input_V_ARBURST;
    sc_out< sc_lv<2> > m_axi_input_V_ARLOCK;
    sc_out< sc_lv<4> > m_axi_input_V_ARCACHE;
    sc_out< sc_lv<3> > m_axi_input_V_ARPROT;
    sc_out< sc_lv<4> > m_axi_input_V_ARQOS;
    sc_out< sc_lv<4> > m_axi_input_V_ARREGION;
    sc_out< sc_lv<1> > m_axi_input_V_ARUSER;
    sc_in< sc_logic > m_axi_input_V_RVALID;
    sc_out< sc_logic > m_axi_input_V_RREADY;
    sc_in< sc_lv<512> > m_axi_input_V_RDATA;
    sc_in< sc_logic > m_axi_input_V_RLAST;
    sc_in< sc_lv<1> > m_axi_input_V_RID;
    sc_in< sc_lv<1> > m_axi_input_V_RUSER;
    sc_in< sc_lv<2> > m_axi_input_V_RRESP;
    sc_in< sc_logic > m_axi_input_V_BVALID;
    sc_out< sc_logic > m_axi_input_V_BREADY;
    sc_in< sc_lv<2> > m_axi_input_V_BRESP;
    sc_in< sc_lv<1> > m_axi_input_V_BID;
    sc_in< sc_lv<1> > m_axi_input_V_BUSER;
    sc_in< sc_lv<58> > input_V_offset;
    sc_in< sc_lv<1024> > p_read;
    sc_in< sc_lv<1024> > p_read1;
    sc_in< sc_lv<1024> > p_read2;
    sc_in< sc_lv<1024> > p_read3;
    sc_in< sc_lv<1024> > p_read4;
    sc_in< sc_lv<1024> > p_read5;
    sc_in< sc_lv<1024> > p_read6;
    sc_in< sc_lv<1024> > p_read7;
    sc_in< sc_lv<1024> > p_read8;
    sc_in< sc_lv<1024> > p_read9;
    sc_in< sc_lv<1024> > p_read10;
    sc_in< sc_lv<1024> > p_read11;
    sc_in< sc_lv<1024> > p_read12;
    sc_in< sc_lv<1024> > p_read13;
    sc_in< sc_lv<1024> > p_read14;
    sc_in< sc_lv<1024> > p_read15;
    sc_in< sc_lv<1024> > p_read16;
    sc_in< sc_lv<1024> > p_read17;
    sc_in< sc_lv<1024> > p_read18;
    sc_in< sc_lv<1024> > p_read19;
    sc_in< sc_lv<1024> > p_read20;
    sc_in< sc_lv<1024> > p_read21;
    sc_in< sc_lv<1024> > p_read22;
    sc_in< sc_lv<1024> > p_read23;
    sc_in< sc_lv<1024> > p_read24;
    sc_in< sc_lv<1024> > p_read25;
    sc_in< sc_lv<1024> > p_read26;
    sc_in< sc_lv<1024> > p_read27;
    sc_in< sc_lv<1024> > p_read28;
    sc_in< sc_lv<1024> > p_read29;
    sc_in< sc_lv<1024> > p_read30;
    sc_in< sc_lv<1024> > p_read31;
    sc_in< sc_lv<1024> > p_read32;
    sc_in< sc_lv<1024> > p_read33;
    sc_in< sc_lv<1024> > p_read34;
    sc_in< sc_lv<1024> > p_read35;
    sc_in< sc_lv<1024> > p_read36;
    sc_in< sc_lv<1024> > p_read37;
    sc_in< sc_lv<1024> > p_read38;
    sc_in< sc_lv<1024> > p_read39;
    sc_in< sc_lv<1024> > p_read40;
    sc_in< sc_lv<1024> > p_read41;
    sc_in< sc_lv<1024> > p_read42;
    sc_in< sc_lv<1024> > p_read43;
    sc_in< sc_lv<1024> > p_read44;
    sc_in< sc_lv<1024> > p_read45;
    sc_in< sc_lv<1024> > p_read46;
    sc_in< sc_lv<1024> > p_read47;
    sc_in< sc_lv<1024> > p_read48;
    sc_in< sc_lv<1024> > p_read49;
    sc_in< sc_lv<1024> > p_read50;
    sc_in< sc_lv<1024> > p_read51;
    sc_in< sc_lv<1024> > p_read52;
    sc_in< sc_lv<1024> > p_read53;
    sc_in< sc_lv<1024> > p_read54;
    sc_in< sc_lv<1024> > p_read55;
    sc_in< sc_lv<1024> > p_read56;
    sc_in< sc_lv<1024> > p_read57;
    sc_in< sc_lv<1024> > p_read58;
    sc_in< sc_lv<1024> > p_read59;
    sc_in< sc_lv<1024> > p_read60;
    sc_in< sc_lv<1024> > p_read61;
    sc_in< sc_lv<1024> > p_read62;
    sc_in< sc_lv<1024> > p_read63;
    sc_in< sc_lv<11> > p_read64;
    sc_in< sc_lv<11> > p_read65;
    sc_in< sc_lv<11> > p_read66;
    sc_in< sc_lv<11> > p_read67;
    sc_in< sc_lv<11> > p_read68;
    sc_in< sc_lv<11> > p_read69;
    sc_in< sc_lv<11> > p_read70;
    sc_in< sc_lv<11> > p_read71;
    sc_in< sc_lv<11> > p_read72;
    sc_in< sc_lv<11> > p_read73;
    sc_in< sc_lv<11> > p_read74;
    sc_in< sc_lv<11> > p_read75;
    sc_in< sc_lv<11> > p_read76;
    sc_in< sc_lv<11> > p_read77;
    sc_in< sc_lv<11> > p_read78;
    sc_in< sc_lv<11> > p_read79;
    sc_in< sc_lv<11> > p_read80;
    sc_in< sc_lv<11> > p_read81;
    sc_in< sc_lv<11> > p_read82;
    sc_in< sc_lv<11> > p_read83;
    sc_in< sc_lv<11> > p_read84;
    sc_in< sc_lv<11> > p_read85;
    sc_in< sc_lv<11> > p_read86;
    sc_in< sc_lv<11> > p_read87;
    sc_in< sc_lv<11> > p_read88;
    sc_in< sc_lv<11> > p_read89;
    sc_in< sc_lv<11> > p_read90;
    sc_in< sc_lv<11> > p_read91;
    sc_in< sc_lv<11> > p_read92;
    sc_in< sc_lv<11> > p_read93;
    sc_in< sc_lv<11> > p_read94;
    sc_in< sc_lv<11> > p_read95;
    sc_in< sc_lv<11> > p_read96;
    sc_in< sc_lv<11> > p_read97;
    sc_in< sc_lv<11> > p_read98;
    sc_in< sc_lv<11> > p_read99;
    sc_in< sc_lv<11> > p_read100;
    sc_in< sc_lv<11> > p_read101;
    sc_in< sc_lv<11> > p_read102;
    sc_in< sc_lv<11> > p_read103;
    sc_in< sc_lv<11> > p_read104;
    sc_in< sc_lv<11> > p_read105;
    sc_in< sc_lv<11> > p_read106;
    sc_in< sc_lv<11> > p_read107;
    sc_in< sc_lv<11> > p_read108;
    sc_in< sc_lv<11> > p_read109;
    sc_in< sc_lv<11> > p_read110;
    sc_in< sc_lv<11> > p_read111;
    sc_in< sc_lv<11> > p_read112;
    sc_in< sc_lv<11> > p_read113;
    sc_in< sc_lv<11> > p_read114;
    sc_in< sc_lv<11> > p_read115;
    sc_in< sc_lv<11> > p_read116;
    sc_in< sc_lv<11> > p_read117;
    sc_in< sc_lv<11> > p_read118;
    sc_in< sc_lv<11> > p_read119;
    sc_in< sc_lv<11> > p_read120;
    sc_in< sc_lv<11> > p_read121;
    sc_in< sc_lv<11> > p_read122;
    sc_in< sc_lv<11> > p_read123;
    sc_in< sc_lv<11> > p_read124;
    sc_in< sc_lv<11> > p_read125;
    sc_in< sc_lv<11> > p_read126;
    sc_in< sc_lv<11> > p_read127;
    sc_in< sc_lv<32> > result_i;
    sc_out< sc_lv<32> > result_o;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > input_V_offset_ap_vld;
    sc_in< sc_logic > p_read_ap_vld;
    sc_in< sc_logic > p_read1_ap_vld;
    sc_in< sc_logic > p_read2_ap_vld;
    sc_in< sc_logic > p_read3_ap_vld;
    sc_in< sc_logic > p_read4_ap_vld;
    sc_in< sc_logic > p_read5_ap_vld;
    sc_in< sc_logic > p_read6_ap_vld;
    sc_in< sc_logic > p_read7_ap_vld;
    sc_in< sc_logic > p_read8_ap_vld;
    sc_in< sc_logic > p_read9_ap_vld;
    sc_in< sc_logic > p_read10_ap_vld;
    sc_in< sc_logic > p_read11_ap_vld;
    sc_in< sc_logic > p_read12_ap_vld;
    sc_in< sc_logic > p_read13_ap_vld;
    sc_in< sc_logic > p_read14_ap_vld;
    sc_in< sc_logic > p_read15_ap_vld;
    sc_in< sc_logic > p_read16_ap_vld;
    sc_in< sc_logic > p_read17_ap_vld;
    sc_in< sc_logic > p_read18_ap_vld;
    sc_in< sc_logic > p_read19_ap_vld;
    sc_in< sc_logic > p_read20_ap_vld;
    sc_in< sc_logic > p_read21_ap_vld;
    sc_in< sc_logic > p_read22_ap_vld;
    sc_in< sc_logic > p_read23_ap_vld;
    sc_in< sc_logic > p_read24_ap_vld;
    sc_in< sc_logic > p_read25_ap_vld;
    sc_in< sc_logic > p_read26_ap_vld;
    sc_in< sc_logic > p_read27_ap_vld;
    sc_in< sc_logic > p_read28_ap_vld;
    sc_in< sc_logic > p_read29_ap_vld;
    sc_in< sc_logic > p_read30_ap_vld;
    sc_in< sc_logic > p_read31_ap_vld;
    sc_in< sc_logic > p_read32_ap_vld;
    sc_in< sc_logic > p_read33_ap_vld;
    sc_in< sc_logic > p_read34_ap_vld;
    sc_in< sc_logic > p_read35_ap_vld;
    sc_in< sc_logic > p_read36_ap_vld;
    sc_in< sc_logic > p_read37_ap_vld;
    sc_in< sc_logic > p_read38_ap_vld;
    sc_in< sc_logic > p_read39_ap_vld;
    sc_in< sc_logic > p_read40_ap_vld;
    sc_in< sc_logic > p_read41_ap_vld;
    sc_in< sc_logic > p_read42_ap_vld;
    sc_in< sc_logic > p_read43_ap_vld;
    sc_in< sc_logic > p_read44_ap_vld;
    sc_in< sc_logic > p_read45_ap_vld;
    sc_in< sc_logic > p_read46_ap_vld;
    sc_in< sc_logic > p_read47_ap_vld;
    sc_in< sc_logic > p_read48_ap_vld;
    sc_in< sc_logic > p_read49_ap_vld;
    sc_in< sc_logic > p_read50_ap_vld;
    sc_in< sc_logic > p_read51_ap_vld;
    sc_in< sc_logic > p_read52_ap_vld;
    sc_in< sc_logic > p_read53_ap_vld;
    sc_in< sc_logic > p_read54_ap_vld;
    sc_in< sc_logic > p_read55_ap_vld;
    sc_in< sc_logic > p_read56_ap_vld;
    sc_in< sc_logic > p_read57_ap_vld;
    sc_in< sc_logic > p_read58_ap_vld;
    sc_in< sc_logic > p_read59_ap_vld;
    sc_in< sc_logic > p_read60_ap_vld;
    sc_in< sc_logic > p_read61_ap_vld;
    sc_in< sc_logic > p_read62_ap_vld;
    sc_in< sc_logic > p_read63_ap_vld;
    sc_in< sc_logic > p_read64_ap_vld;
    sc_in< sc_logic > p_read65_ap_vld;
    sc_in< sc_logic > p_read66_ap_vld;
    sc_in< sc_logic > p_read67_ap_vld;
    sc_in< sc_logic > p_read68_ap_vld;
    sc_in< sc_logic > p_read69_ap_vld;
    sc_in< sc_logic > p_read70_ap_vld;
    sc_in< sc_logic > p_read71_ap_vld;
    sc_in< sc_logic > p_read72_ap_vld;
    sc_in< sc_logic > p_read73_ap_vld;
    sc_in< sc_logic > p_read74_ap_vld;
    sc_in< sc_logic > p_read75_ap_vld;
    sc_in< sc_logic > p_read76_ap_vld;
    sc_in< sc_logic > p_read77_ap_vld;
    sc_in< sc_logic > p_read78_ap_vld;
    sc_in< sc_logic > p_read79_ap_vld;
    sc_in< sc_logic > p_read80_ap_vld;
    sc_in< sc_logic > p_read81_ap_vld;
    sc_in< sc_logic > p_read82_ap_vld;
    sc_in< sc_logic > p_read83_ap_vld;
    sc_in< sc_logic > p_read84_ap_vld;
    sc_in< sc_logic > p_read85_ap_vld;
    sc_in< sc_logic > p_read86_ap_vld;
    sc_in< sc_logic > p_read87_ap_vld;
    sc_in< sc_logic > p_read88_ap_vld;
    sc_in< sc_logic > p_read89_ap_vld;
    sc_in< sc_logic > p_read90_ap_vld;
    sc_in< sc_logic > p_read91_ap_vld;
    sc_in< sc_logic > p_read92_ap_vld;
    sc_in< sc_logic > p_read93_ap_vld;
    sc_in< sc_logic > p_read94_ap_vld;
    sc_in< sc_logic > p_read95_ap_vld;
    sc_in< sc_logic > p_read96_ap_vld;
    sc_in< sc_logic > p_read97_ap_vld;
    sc_in< sc_logic > p_read98_ap_vld;
    sc_in< sc_logic > p_read99_ap_vld;
    sc_in< sc_logic > p_read100_ap_vld;
    sc_in< sc_logic > p_read101_ap_vld;
    sc_in< sc_logic > p_read102_ap_vld;
    sc_in< sc_logic > p_read103_ap_vld;
    sc_in< sc_logic > p_read104_ap_vld;
    sc_in< sc_logic > p_read105_ap_vld;
    sc_in< sc_logic > p_read106_ap_vld;
    sc_in< sc_logic > p_read107_ap_vld;
    sc_in< sc_logic > p_read108_ap_vld;
    sc_in< sc_logic > p_read109_ap_vld;
    sc_in< sc_logic > p_read110_ap_vld;
    sc_in< sc_logic > p_read111_ap_vld;
    sc_in< sc_logic > p_read112_ap_vld;
    sc_in< sc_logic > p_read113_ap_vld;
    sc_in< sc_logic > p_read114_ap_vld;
    sc_in< sc_logic > p_read115_ap_vld;
    sc_in< sc_logic > p_read116_ap_vld;
    sc_in< sc_logic > p_read117_ap_vld;
    sc_in< sc_logic > p_read118_ap_vld;
    sc_in< sc_logic > p_read119_ap_vld;
    sc_in< sc_logic > p_read120_ap_vld;
    sc_in< sc_logic > p_read121_ap_vld;
    sc_in< sc_logic > p_read122_ap_vld;
    sc_in< sc_logic > p_read123_ap_vld;
    sc_in< sc_logic > p_read124_ap_vld;
    sc_in< sc_logic > p_read125_ap_vld;
    sc_in< sc_logic > p_read126_ap_vld;
    sc_in< sc_logic > p_read127_ap_vld;
    sc_in< sc_logic > result_i_ap_vld;
    sc_out< sc_logic > result_o_ap_vld;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<2> > ap_var_for_const1;
    sc_signal< sc_lv<1> > ap_var_for_const2;


    // Module declarations
    tancalc_dataflow_parent_loop_proc(sc_module_name name);
    SC_HAS_PROCESS(tancalc_dataflow_parent_loop_proc);

    ~tancalc_dataflow_parent_loop_proc();

    sc_trace_file* mVcdFile;

    tancalc_dataflow_in_loop_calculation_loop* dataflow_in_loop_calculation_loop_U0;
    sc_signal< sc_logic > dataflow_in_loop_calculation_loop_U0_m_axi_input_V_AWVALID;
    sc_signal< sc_lv<64> > dataflow_in_loop_calculation_loop_U0_m_axi_input_V_AWADDR;
    sc_signal< sc_lv<1> > dataflow_in_loop_calculation_loop_U0_m_axi_input_V_AWID;
    sc_signal< sc_lv<32> > dataflow_in_loop_calculation_loop_U0_m_axi_input_V_AWLEN;
    sc_signal< sc_lv<3> > dataflow_in_loop_calculation_loop_U0_m_axi_input_V_AWSIZE;
    sc_signal< sc_lv<2> > dataflow_in_loop_calculation_loop_U0_m_axi_input_V_AWBURST;
    sc_signal< sc_lv<2> > dataflow_in_loop_calculation_loop_U0_m_axi_input_V_AWLOCK;
    sc_signal< sc_lv<4> > dataflow_in_loop_calculation_loop_U0_m_axi_input_V_AWCACHE;
    sc_signal< sc_lv<3> > dataflow_in_loop_calculation_loop_U0_m_axi_input_V_AWPROT;
    sc_signal< sc_lv<4> > dataflow_in_loop_calculation_loop_U0_m_axi_input_V_AWQOS;
    sc_signal< sc_lv<4> > dataflow_in_loop_calculation_loop_U0_m_axi_input_V_AWREGION;
    sc_signal< sc_lv<1> > dataflow_in_loop_calculation_loop_U0_m_axi_input_V_AWUSER;
    sc_signal< sc_logic > dataflow_in_loop_calculation_loop_U0_m_axi_input_V_WVALID;
    sc_signal< sc_lv<512> > dataflow_in_loop_calculation_loop_U0_m_axi_input_V_WDATA;
    sc_signal< sc_lv<64> > dataflow_in_loop_calculation_loop_U0_m_axi_input_V_WSTRB;
    sc_signal< sc_logic > dataflow_in_loop_calculation_loop_U0_m_axi_input_V_WLAST;
    sc_signal< sc_lv<1> > dataflow_in_loop_calculation_loop_U0_m_axi_input_V_WID;
    sc_signal< sc_lv<1> > dataflow_in_loop_calculation_loop_U0_m_axi_input_V_WUSER;
    sc_signal< sc_logic > dataflow_in_loop_calculation_loop_U0_m_axi_input_V_ARVALID;
    sc_signal< sc_lv<64> > dataflow_in_loop_calculation_loop_U0_m_axi_input_V_ARADDR;
    sc_signal< sc_lv<1> > dataflow_in_loop_calculation_loop_U0_m_axi_input_V_ARID;
    sc_signal< sc_lv<32> > dataflow_in_loop_calculation_loop_U0_m_axi_input_V_ARLEN;
    sc_signal< sc_lv<3> > dataflow_in_loop_calculation_loop_U0_m_axi_input_V_ARSIZE;
    sc_signal< sc_lv<2> > dataflow_in_loop_calculation_loop_U0_m_axi_input_V_ARBURST;
    sc_signal< sc_lv<2> > dataflow_in_loop_calculation_loop_U0_m_axi_input_V_ARLOCK;
    sc_signal< sc_lv<4> > dataflow_in_loop_calculation_loop_U0_m_axi_input_V_ARCACHE;
    sc_signal< sc_lv<3> > dataflow_in_loop_calculation_loop_U0_m_axi_input_V_ARPROT;
    sc_signal< sc_lv<4> > dataflow_in_loop_calculation_loop_U0_m_axi_input_V_ARQOS;
    sc_signal< sc_lv<4> > dataflow_in_loop_calculation_loop_U0_m_axi_input_V_ARREGION;
    sc_signal< sc_lv<1> > dataflow_in_loop_calculation_loop_U0_m_axi_input_V_ARUSER;
    sc_signal< sc_logic > dataflow_in_loop_calculation_loop_U0_m_axi_input_V_RREADY;
    sc_signal< sc_logic > dataflow_in_loop_calculation_loop_U0_m_axi_input_V_BREADY;
    sc_signal< sc_lv<32> > dataflow_in_loop_calculation_loop_U0_result_o;
    sc_signal< sc_logic > dataflow_in_loop_calculation_loop_U0_ap_start;
    sc_signal< sc_logic > dataflow_in_loop_calculation_loop_U0_result_o_ap_vld;
    sc_signal< sc_logic > dataflow_in_loop_calculation_loop_U0_ap_done;
    sc_signal< sc_logic > dataflow_in_loop_calculation_loop_U0_ap_ready;
    sc_signal< sc_logic > dataflow_in_loop_calculation_loop_U0_ap_idle;
    sc_signal< sc_logic > dataflow_in_loop_calculation_loop_U0_ap_continue;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_lv<17> > loop_dataflow_input_count;
    sc_signal< sc_lv<17> > loop_dataflow_output_count;
    sc_signal< sc_lv<17> > bound_minus_1;
    sc_signal< sc_logic > dataflow_in_loop_calculation_loop_U0_start_full_n;
    sc_signal< sc_logic > dataflow_in_loop_calculation_loop_U0_start_write;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_logic ap_const_logic_0;
    static const sc_logic ap_const_logic_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<17> ap_const_lv17_10000;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<17> ap_const_lv17_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<512> ap_const_lv512_lc_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_bound_minus_1();
    void thread_dataflow_in_loop_calculation_loop_U0_ap_continue();
    void thread_dataflow_in_loop_calculation_loop_U0_ap_start();
    void thread_dataflow_in_loop_calculation_loop_U0_start_full_n();
    void thread_dataflow_in_loop_calculation_loop_U0_start_write();
    void thread_m_axi_input_V_ARADDR();
    void thread_m_axi_input_V_ARBURST();
    void thread_m_axi_input_V_ARCACHE();
    void thread_m_axi_input_V_ARID();
    void thread_m_axi_input_V_ARLEN();
    void thread_m_axi_input_V_ARLOCK();
    void thread_m_axi_input_V_ARPROT();
    void thread_m_axi_input_V_ARQOS();
    void thread_m_axi_input_V_ARREGION();
    void thread_m_axi_input_V_ARSIZE();
    void thread_m_axi_input_V_ARUSER();
    void thread_m_axi_input_V_ARVALID();
    void thread_m_axi_input_V_AWADDR();
    void thread_m_axi_input_V_AWBURST();
    void thread_m_axi_input_V_AWCACHE();
    void thread_m_axi_input_V_AWID();
    void thread_m_axi_input_V_AWLEN();
    void thread_m_axi_input_V_AWLOCK();
    void thread_m_axi_input_V_AWPROT();
    void thread_m_axi_input_V_AWQOS();
    void thread_m_axi_input_V_AWREGION();
    void thread_m_axi_input_V_AWSIZE();
    void thread_m_axi_input_V_AWUSER();
    void thread_m_axi_input_V_AWVALID();
    void thread_m_axi_input_V_BREADY();
    void thread_m_axi_input_V_RREADY();
    void thread_m_axi_input_V_WDATA();
    void thread_m_axi_input_V_WID();
    void thread_m_axi_input_V_WLAST();
    void thread_m_axi_input_V_WSTRB();
    void thread_m_axi_input_V_WUSER();
    void thread_m_axi_input_V_WVALID();
    void thread_result_o();
    void thread_result_o_ap_vld();
};

}

using namespace ap_rtl;

#endif
