# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 430 0.000128 512 0.05 570 98304 14.1346 4.28122 45.0354 129.341 193.012 193.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 430 0.000128 512 0.05 570 101376 14.0618 4.31696 54.5102 130.141 203.251 203.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 430 0.000128 512 0.05 570 102400 14.059 4.3319 56.7489 130.831 206.194 206.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 430 0.000128 512 0.05 570 98304 13.8353 4.22707 50.2788 128.085 196.639 196.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 430 0.000128 512 0.05 570 96000 14.2496 4.28682 50.9175 129.025 198.705 198.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 430 0.000128 512 0.05 570 100352 14.0945 4.31104 54.0928 130.078 202.798 202.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 430 0.000128 512 0.05 570 99840 13.9772 4.28646 55.4417 129.16 203.093 203.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 430 0.000128 512 0.05 570 90112 14.3044 4.17386 50.993 126.761 196.455 196.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 430 0.000128 512 0.05 570 86016 14.1323 4.07571 48.3977 123.935 190.758 190.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 430 0.000128 512 0.05 570 89600 14.7683 4.28915 51.5097 129.195 199.99 200.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 430 0.000128 512 0.05 570 81920 13.948 3.97939 56.5095 121.329 195.988 196.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 430 0.000128 512 0.05 570 102400 14.0243 4.32874 45.2503 130.789 194.616 194.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 430 0.000128 512 0.05 570 102400 14.0836 4.33971 47.8286 130.693 197.165 197.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 430 0.000128 512 0.05 570 101376 14.0112 4.31222 48.0919 130.144 196.786 196.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 430 0.000128 512 0.05 570 100352 14.1251 4.3127 47.2124 130.03 195.9 196.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 430 0.000128 512 0.05 570 98304 14.1331 4.28029 46.9776 129.334 194.943 195.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 430 0.000128 512 0.05 570 101376 14.0298 4.31514 54.5316 130.003 203.103 203.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 430 0.000128 512 0.05 570 102400 14.0449 4.32925 54.3414 130.746 203.684 203.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 430 0.000128 512 0.05 570 98304 13.8479 4.22336 55.8588 128.108 202.262 202.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 430 0.000128 512 0.05 570 96000 14.2756 4.29056 55.2208 129.04 203.047 203.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 430 0.000128 512 0.05 570 100352 14.107 4.30963 57.1027 130.17 205.91 206.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 430 0.000128 512 0.05 570 99840 13.949 4.2833 55.8506 129.158 203.468 203.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 430 0.000128 512 0.05 570 90112 14.2984 4.17824 50.6207 126.744 196.069 196.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 430 0.000128 512 0.05 570 86016 14.1427 4.07725 53.8857 123.952 196.294 196.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 430 0.000128 512 0.05 570 89600 14.767 4.28646 57.2255 129.2 205.698 205.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 430 0.000128 512 0.05 570 81920 14.0444 3.97926 51.4097 121.251 190.918 191.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 430 0.000128 512 0.05 580 102400 14.0092 4.32739 43.7083 130.715 192.979 193.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 430 0.000128 512 0.05 580 102400 14.0784 4.33981 50.4264 130.689 199.759 199.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 430 0.000128 512 0.05 580 101376 13.9993 4.30954 47.0593 130.126 195.714 195.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 430 0.000128 512 0.05 580 100352 14.1156 4.31555 46.6378 130.15 195.434 195.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 430 0.000128 512 0.05 580 98304 14.1501 4.28205 47.124 129.465 195.237 195.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 430 0.000128 512 0.05 580 101376 14.046 4.31923 58.9269 130.143 207.657 207.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 430 0.000128 512 0.05 580 101376 14.0137 4.3143 42.9484 130.202 191.698 191.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 430 0.000128 512 0.05 580 102400 14.0295 4.33453 56.4631 130.732 205.777 205.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 430 0.000128 512 0.05 580 102400 14.0316 4.33174 42.4781 130.873 191.933 192.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 430 0.000128 512 0.05 580 98304 13.8322 4.22326 52.9195 128.107 199.303 199.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 430 0.000128 512 0.05 580 86016 14.3311 4.07658 36.1184 123.959 178.715 178.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 430 0.000128 512 0.05 580 96000 14.2642 4.28621 53.5721 129.127 201.471 201.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 430 0.000128 512 0.05 580 89600 14.7732 4.28646 37.719 129.213 186.211 186.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 430 0.000128 512 0.05 580 100352 14.0917 4.30774 68.0873 130.185 216.891 217.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 430 0.000128 512 0.05 580 86016 14.3598 4.11856 42.3764 125.424 186.496 186.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 430 0.000128 512 0.05 580 99840 13.956 4.28195 65.8237 129.03 213.318 213.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 430 0.000128 512 0.05 580 92160 13.6477 4.08045 44.601 124.048 186.604 186.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 430 0.000128 512 0.05 580 90112 14.2883 4.17437 59.1952 126.744 204.625 204.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 430 0.000128 512 0.05 580 81920 14.1487 3.97926 40.517 121.23 180.1 180.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 430 0.000128 512 0.05 580 86016 14.1303 4.07587 50.9641 123.911 193.31 193.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 430 0.000128 512 0.05 580 73728 14.0835 3.82842 35.1681 115.831 169.136 169.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 430 0.000128 512 0.05 580 89600 14.769 4.28733 54.6948 129.182 203.151 203.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 430 0.000128 512 0.05 580 76800 14.4585 3.96144 38.5366 120.729 177.902 178.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 430 0.000128 512 0.05 576 102400 14.0014 4.32701 44.7393 130.805 194.088 194.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 430 0.000128 512 0.05 576 102400 14.0456 4.34176 46.3433 130.698 195.652 195.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 430 0.000128 512 0.05 576 101376 14.0053 4.30774 46.4828 130.128 195.141 195.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 430 0.000128 512 0.05 576 98304 14.0326 4.22582 31.9576 128.099 178.536 178.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 430 0.000128 512 0.05 576 100352 14.125 4.31517 51.7825 130.146 200.585 200.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 430 0.000128 512 0.05 576 100352 14.1129 4.3111 36.5159 130.172 185.332 185.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 430 0.000128 512 0.05 576 98304 14.1381 4.28442 50.1326 129.361 198.134 198.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 430 0.000128 512 0.05 576 90112 14.4887 4.18061 32.4143 126.638 177.947 178.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 430 0.000128 512 0.05 576 101376 14.0372 4.32045 56.4337 130.003 205.017 205.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 430 0.000128 512 0.05 576 101376 14.015 4.31408 41.6765 130.19 190.416 190.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 430 0.000128 512 0.05 576 102400 14.0397 4.33034 53.4452 130.832 202.871 203.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 430 0.000128 512 0.05 576 102400 14.0386 4.33331 39.9852 130.78 189.366 189.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 430 0.000128 512 0.05 576 98304 13.8438 4.22899 64.3558 127.994 210.644 210.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 430 0.000128 512 0.05 576 86016 14.3237 4.07757 40.7098 123.911 183.25 183.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 430 0.000128 512 0.05 576 96000 14.2521 4.28861 62.6525 128.991 210.404 210.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 430 0.000128 512 0.05 576 89600 14.7777 4.28646 42.2568 129.215 190.758 190.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 430 0.000128 512 0.05 576 100352 14.1032 4.31104 63.5372 130.171 212.339 212.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 430 0.000128 512 0.05 576 86016 14.3434 4.11853 40.2459 125.335 184.262 184.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 430 0.000128 512 0.05 576 99840 13.9632 4.28442 61.5215 129.053 209.04 209.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 430 0.000128 512 0.05 576 92160 13.6459 4.0815 41.7163 123.97 183.631 183.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 430 0.000128 512 0.05 576 90112 14.2868 4.17706 54.3416 126.634 199.666 199.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 430 0.000128 512 0.05 576 81920 14.1402 3.97898 38.1936 121.231 177.767 177.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 430 0.000128 512 0.05 575 100352 14.1505 4.32746 49.3707 130.836 198.903 199.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 430 0.000128 512 0.05 575 99840 14.2494 4.34195 44.8698 130.825 194.511 194.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 430 0.000128 512 0.05 575 97280 14.6414 4.33386 30.4074 130.728 180.331 180.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 430 0.000128 512 0.05 575 98304 14.2243 4.30931 47.9355 130.044 196.736 196.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 430 0.000128 512 0.05 575 92160 14.5275 4.22707 31.9074 127.987 178.875 179.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 430 0.000128 512 0.05 575 100352 14.1202 4.31104 50.8615 130.121 199.631 199.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 430 0.000128 512 0.05 575 100352 14.1693 4.30992 35.5305 130.078 184.31 184.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 430 0.000128 512 0.05 575 98304 14.1372 4.28278 50.5015 129.44 198.583 198.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 430 0.000128 512 0.05 575 90112 14.5066 4.17558 33.7519 126.64 179.299 179.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 430 0.000128 512 0.05 575 96768 14.3727 4.31923 54.9428 130.131 203.981 204.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 430 0.000128 512 0.05 575 92160 14.733 4.31341 40.0462 130.085 189.397 189.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 430 0.000128 512 0.05 575 97280 14.4426 4.33776 53.1821 130.744 202.931 203.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 430 0.000128 512 0.05 575 92160 14.8436 4.3319 38.2185 130.778 188.387 188.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 430 0.000128 512 0.05 575 92160 14.3235 4.22534 60.3747 127.992 207.144 207.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 430 0.000128 512 0.05 575 86016 14.2874 4.07363 40.5087 123.956 183.043 183.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 430 0.000128 512 0.05 575 96000 14.2543 4.29014 61.8711 129.104 209.742 209.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 430 0.000128 512 0.05 575 89600 14.7743 4.28944 42.1297 129.094 190.511 190.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 430 0.000128 512 0.05 575 100352 14.0975 4.30877 62.6184 130.061 211.306 211.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 430 0.000128 512 0.05 575 86016 14.3527 4.11715 39.0974 125.409 183.2 183.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 430 0.000128 512 0.05 575 92160 14.5635 4.28634 56.0212 129.134 204.225 204.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 430 0.000128 512 0.05 575 76800 15.0453 4.0816 36.5004 124.062 179.917 180.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 430 0.000128 512 0.05 575 90112 14.2922 4.17466 54.4243 126.747 199.863 200.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 430 0.000128 512 0.05 575 81920 14.1443 3.97776 38.5396 121.248 178.135 178.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 430 0.000128 512 0.05 576 100352 14.1692 4.32883 44.4083 130.791 193.909 194.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 430 0.000128 512 0.05 576 98304 14.3103 4.28019 29.6925 129.36 177.87 178.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 430 0.000128 512 0.05 576 99840 14.2366 4.34051 43.5634 130.811 193.171 193.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 430 0.000128 512 0.05 576 97280 14.6498 4.33619 30.683 130.73 180.621 180.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 430 0.000128 512 0.05 576 98304 14.2268 4.31104 48.394 130.132 197.284 197.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 430 0.000128 512 0.05 576 92160 14.5143 4.22586 31.0647 127.997 178.025 178.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 430 0.000128 512 0.05 576 96768 14.3933 4.31514 45.6054 130.147 194.683 194.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 430 0.000128 512 0.05 576 93184 14.8031 4.31078 30.4664 130.326 180.123 180.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 430 0.000128 512 0.05 576 96768 14.5971 4.3153 27.8828 130.069 177.09 177.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 430 0.000128 512 0.05 576 98304 14.1454 4.28016 47.2298 129.346 195.225 195.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 430 0.000128 512 0.05 576 90112 14.5 4.17421 31.1493 126.617 176.662 176.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 430 0.000128 512 0.05 576 86016 14.4882 4.07552 26.3439 123.962 169.095 169.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 430 0.000128 512 0.05 576 96768 14.3707 4.31603 63.312 130.035 212.249 212.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 430 0.000128 512 0.05 576 92160 14.7386 4.31098 41.7318 130.188 191.19 191.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 430 0.000128 512 0.05 576 96768 14.3946 4.32307 37.9094 130.223 187.067 187.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 430 0.000128 512 0.05 576 97280 14.4463 4.33117 60.6446 130.836 210.483 210.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 430 0.000128 512 0.05 576 92160 14.8353 4.32986 41.9829 130.902 192.267 192.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 430 0.000128 512 0.05 576 76800 15.1835 4.07552 30.9286 124.088 174.503 174.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 430 0.000128 512 0.05 576 92160 14.3243 4.22646 54.6413 128.088 201.495 201.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 430 0.000128 512 0.05 576 86016 14.3201 4.0807 37.5809 124.042 180.248 180.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 430 0.000128 512 0.05 576 73728 15.2449 4.07706 29.317 124.093 172.955 173.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 430 0.000128 512 0.05 576 96000 14.2541 4.29213 55.6118 129.009 203.386 203.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 430 0.000128 512 0.05 576 89600 14.7778 4.28998 39.5058 129.065 187.856 188.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 430 0.000128 512 0.05 576 96000 14.2871 4.29626 36.9608 129.155 184.925 185.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 430 0.000128 512 0.05 576 93184 14.6828 4.31293 52.8698 130.063 202.144 202.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 430 0.000128 512 0.05 576 86016 14.5594 4.11238 38.3713 125.353 182.622 182.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 430 0.000128 512 0.05 576 86016 15.3228 4.31718 32.1639 130.208 182.238 182.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 430 0.000128 512 0.05 576 92160 14.5695 4.28557 52.8212 129.058 200.951 201.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 430 0.000128 512 0.05 576 76800 15.0383 4.08166 34.882 123.974 178.198 178.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 430 0.000128 512 0.05 576 69120 15.8032 4.09002 27.1577 124.02 171.301 171.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 430 0.000128 512 0.05 576 90112 14.2861 4.17811 52.1935 126.758 197.638 197.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 430 0.000128 512 0.05 576 81920 14.207 3.97926 37.9475 121.251 177.604 177.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 430 0.000128 512 0.05 576 73728 14.1797 3.82976 31.0824 115.829 165.147 165.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 430 0.000128 512 0.05 600 102400 14.0106 4.33187 46.0561 130.718 195.34 195.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 430 0.000128 512 0.05 600 98304 14.201 4.28246 31.8555 129.364 179.927 180.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 430 0.000128 512 0.05 600 102400 14.0519 4.34054 51.737 130.706 201.056 201.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 430 0.000128 512 0.05 600 102400 14.0426 4.33846 35.0968 130.835 184.537 184.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 430 0.000128 512 0.05 600 99840 13.9582 4.28032 30.1982 129.038 177.694 177.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 430 0.000128 512 0.05 600 101376 14.022 4.3127 49.0652 130.143 197.765 197.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 430 0.000128 512 0.05 600 98304 14.0322 4.22707 33.4436 127.99 179.915 180.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 430 0.000128 512 0.05 600 101376 14.1471 4.31069 28.9064 130.182 177.766 177.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 430 0.000128 512 0.05 600 100352 14.127 4.3169 64.6357 130.153 213.459 213.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 430 0.000128 512 0.05 600 100352 14.1039 4.30909 43.5884 130.059 192.282 192.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 430 0.000128 512 0.05 600 96768 14.3828 4.31718 37.4102 130.122 186.453 186.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 430 0.000128 512 0.05 600 98304 14.1308 4.28394 60.1955 129.343 208.171 208.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 430 0.000128 512 0.05 600 90112 14.2855 4.17587 33.342 126.607 178.631 178.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 430 0.000128 512 0.05 600 86016 14.5068 4.0759 32.1525 124.055 175.013 175.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 430 0.000128 512 0.05 600 101376 14.0407 4.31779 62.6583 130.145 211.378 211.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 430 0.000128 512 0.05 600 101376 14.018 4.31155 45.3773 130.205 194.133 194.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 430 0.000128 512 0.05 600 96768 14.4018 4.31616 39.49 130.257 188.684 188.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 430 0.000128 512 0.05 600 92160 13.8148 4.07856 34.5932 124.085 176.797 176.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 430 0.000128 512 0.05 600 102400 14.0438 4.33523 61.433 130.749 210.777 210.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 430 0.000128 512 0.05 600 102400 14.0304 4.32627 44.5462 130.778 193.9 194.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 430 0.000128 512 0.05 600 92160 13.834 4.08138 38.0011 124.076 180.213 180.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 430 0.000128 512 0.05 600 81920 14.6414 4.07974 31.4987 124.14 174.578 174.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 430 0.000128 512 0.05 600 98304 13.8413 4.22707 55.9561 127.991 202.238 202.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 430 0.000128 512 0.05 600 86016 14.3505 4.07408 39.298 123.952 181.894 182.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 430 0.000128 512 0.05 600 92160 13.8247 4.07984 36.4473 123.982 178.555 178.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 430 0.000128 512 0.05 600 73728 14.337 3.8288 29.6917 115.828 163.918 164.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 430 0.000128 512 0.05 600 96000 14.251 4.29011 57.7323 129.044 205.541 205.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 430 0.000128 512 0.05 600 89600 14.7735 4.28739 40.4385 129.091 188.819 188.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 430 0.000128 512 0.05 600 96000 14.2832 4.2952 38.1635 129.127 186.089 186.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 430 0.000128 512 0.05 600 76800 14.6307 3.9593 31.7265 120.765 171.304 171.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 430 0.000128 512 0.05 576 100352 14.1589 4.32742 48.9605 130.692 198.358 198.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 430 0.000128 512 0.05 576 98304 14.3022 4.28259 33.0353 129.35 181.187 181.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 430 0.000128 512 0.05 576 92160 14.58 4.22611 27.0737 128.019 174.12 174.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 430 0.000128 512 0.05 576 99840 14.2512 4.34378 46.8386 130.722 196.374 196.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 430 0.000128 512 0.05 576 97280 14.4635 4.3319 32.2954 130.744 182.057 182.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 430 0.000128 512 0.05 576 92160 14.7628 4.28237 25.6244 129.039 173.927 174.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 430 0.000128 512 0.05 576 98304 14.2196 4.31098 61.2409 130.143 210.14 210.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 430 0.000128 512 0.05 576 92160 14.3428 4.22816 40.2495 128.112 187.158 187.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 430 0.000128 512 0.05 576 92160 14.9219 4.31264 33.8795 130.207 183.54 183.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 430 0.000128 512 0.05 576 86016 14.4798 4.07514 28.2013 123.933 170.915 171.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 430 0.000128 512 0.05 576 100352 14.1273 4.31379 59.3196 130.134 208.117 208.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 430 0.000128 512 0.05 576 100352 14.101 4.31072 41.1043 130.186 189.924 190.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 430 0.000128 512 0.05 576 96768 14.3941 4.32182 32.7723 130.203 181.913 182.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 430 0.000128 512 0.05 576 86016 14.6877 4.11853 28.1748 125.615 172.819 172.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 430 0.000128 512 0.05 576 98304 14.1408 4.28237 56.0024 129.34 203.988 204.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 430 0.000128 512 0.05 576 90112 14.4854 4.17667 36.9697 126.758 182.62 182.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 430 0.000128 512 0.05 576 86016 14.4044 4.08118 30.5684 124.04 173.313 173.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 430 0.000128 512 0.05 576 81920 14.4506 3.97901 28.0555 121.307 168.018 168.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 430 0.000128 512 0.05 576 96768 14.3694 4.32333 56.2413 129.999 205.156 205.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 430 0.000128 512 0.05 576 92160 14.738 4.31251 40.1098 130.088 189.47 189.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 430 0.000128 512 0.05 576 96768 14.4166 4.32013 33.9583 131.381 184.305 184.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 430 0.000128 512 0.05 576 73728 15.3886 4.0776 28.5678 124.002 172.263 172.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 430 0.000128 512 0.05 576 97280 14.4503 4.33357 55.4318 130.726 205.162 205.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 430 0.000128 512 0.05 576 92160 14.8405 4.33152 39.721 130.783 189.896 190.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 430 0.000128 512 0.05 576 76800 15.1726 4.0791 30.5666 123.97 174.014 174.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 430 0.000128 512 0.05 576 81920 14.7886 4.07962 30.5833 124.021 173.697 173.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 430 0.000128 512 0.05 600 98304 14.3341 4.33078 51.1137 130.693 200.693 200.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 430 0.000128 512 0.05 600 94208 14.4785 4.27997 34.417 129.433 182.835 182.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 430 0.000128 512 0.05 600 92160 14.5146 4.22666 28.5564 128.114 175.635 175.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 430 0.000128 512 0.05 600 97280 14.4616 4.34122 46.6234 130.803 196.456 196.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 430 0.000128 512 0.05 600 97280 14.4527 4.33357 33.2577 130.751 183.014 183.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 430 0.000128 512 0.05 600 92160 14.7802 4.28026 27.4346 129.158 175.879 176.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 430 0.000128 512 0.05 600 92160 15.0475 4.32982 24.4416 130.889 174.937 175.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 430 0.000128 512 0.05 600 98304 14.2206 4.31104 61.5709 129.986 210.31 210.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 430 0.000128 512 0.05 600 92160 14.3204 4.22707 40.3985 128.098 187.265 187.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 430 0.000128 512 0.05 600 92160 14.7377 4.31555 33.4289 130.194 182.898 183.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 430 0.000128 512 0.05 600 86016 14.5073 4.07206 29.5539 124.031 172.388 172.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 430 0.000128 512 0.05 600 96768 14.3737 4.31558 56.9986 130.281 206.193 206.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 430 0.000128 512 0.05 600 93184 14.6778 4.30928 38.9746 130.19 188.371 188.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 430 0.000128 512 0.05 600 96768 14.3852 4.31907 34.2117 130.1 183.241 183.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 430 0.000128 512 0.05 600 86016 14.7302 4.11702 28.9906 125.439 173.502 173.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 430 0.000128 512 0.05 600 94208 14.4601 4.27827 55.5984 129.442 203.991 204.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 430 0.000128 512 0.05 600 90112 14.2997 4.17811 37.9387 126.641 183.272 183.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 430 0.000128 512 0.05 600 86016 14.7883 4.07594 32.785 124.184 176.062 176.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 430 0.000128 512 0.05 600 81920 14.3346 3.97866 28.6902 121.258 168.485 168.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 430 0.000128 512 0.05 600 96768 14.3606 4.31923 59.2137 130.034 208.15 208.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 430 0.000128 512 0.05 600 92160 14.7314 4.31088 42.1851 130.181 191.635 191.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 430 0.000128 512 0.05 600 96768 14.4122 4.31936 38.5795 130.132 187.666 187.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 430 0.000128 512 0.05 600 73728 15.3862 4.0783 29.6784 123.999 173.37 173.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 430 0.000128 512 0.05 600 69120 15.8463 4.08883 28.1915 124.054 172.406 172.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 430 0.000128 512 0.05 600 97280 14.4465 4.33357 57.5764 130.713 207.289 207.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 430 0.000128 512 0.05 600 92160 14.8533 4.32986 39.3029 130.876 189.582 189.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 430 0.000128 512 0.05 600 76800 15.0929 4.08176 31.409 124.088 174.899 175.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 430 0.000128 512 0.05 600 81920 14.8086 4.07965 32.0772 124.128 175.314 175.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 430 0.000128 512 0.05 600 76800 14.6029 3.96285 30.3336 120.641 169.766 169.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 430 0.000128 512 0.05 600 100352 14.161 4.32989 47.8591 130.677 197.246 197.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 430 0.000128 512 0.05 600 98304 14.1463 4.28323 33.2455 129.345 181.245 181.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 430 0.000128 512 0.05 600 92160 14.5687 4.22502 27.0391 127.992 174.052 174.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 430 0.000128 512 0.05 600 90112 14.6662 4.17942 23.3625 126.763 169.197 169.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 430 0.000128 512 0.05 600 99840 14.2286 4.34163 61.4119 130.826 211.022 211.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 430 0.000128 512 0.05 600 97280 14.4484 4.33562 41.3702 130.746 191.127 191.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 430 0.000128 512 0.05 600 92160 14.5739 4.2863 33.5839 129.055 181.728 181.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 430 0.000128 512 0.05 600 92160 15.0496 4.32947 29.3116 130.787 179.703 179.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 430 0.000128 512 0.05 600 98304 14.2248 4.3089 55.3482 130.129 204.227 204.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 430 0.000128 512 0.05 600 92160 14.3301 4.22499 38.7987 127.956 185.535 185.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 430 0.000128 512 0.05 600 92160 14.7387 4.31178 31.1396 130.177 180.586 180.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 430 0.000128 512 0.05 600 86016 14.5131 4.07347 28.6313 123.955 171.399 171.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 430 0.000128 512 0.05 600 76800 15.3464 4.0761 23.8448 123.948 167.446 167.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 430 0.000128 512 0.05 600 96768 14.3822 4.31514 53.6995 130.046 202.659 202.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 430 0.000128 512 0.05 600 93184 14.6874 4.3105 37.2188 130.166 186.612 186.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 430 0.000128 512 0.05 600 96768 14.4668 4.3184 33.0428 130.225 182.276 182.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 430 0.000128 512 0.05 600 86016 14.6519 4.11853 27.0476 125.333 171.377 171.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 430 0.000128 512 0.05 600 71680 15.4251 3.96858 22.1252 121.723 163.471 163.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 430 0.000128 512 0.05 600 98304 14.1383 4.2793 52.2251 129.309 200.172 200.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 430 0.000128 512 0.05 600 90112 14.2992 4.17398 36.3388 126.754 181.793 181.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 430 0.000128 512 0.05 600 86016 14.5189 4.07347 31.7542 123.911 174.476 174.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 430 0.000128 512 0.05 600 81920 14.4448 3.98304 28.1649 121.255 168.072 168.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 430 0.000128 512 0.05 600 81920 14.7843 4.07744 24.8763 124.126 168.089 168.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 430 0.000128 512 0.05 576 98304 14.3265 4.32947 45.1173 130.816 194.806 194.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 430 0.000128 512 0.05 576 94208 14.6802 4.28077 31.4061 129.347 179.936 180.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 430 0.000128 512 0.05 576 92160 14.6164 4.22877 26.3183 127.991 173.38 173.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 430 0.000128 512 0.05 576 90112 14.6821 4.17587 23.8442 126.764 169.685 169.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 430 0.000128 512 0.05 576 97280 14.4654 4.34586 57.6349 130.798 207.467 207.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 430 0.000128 512 0.05 576 97280 14.4543 4.33539 39.2006 130.732 188.941 189.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 430 0.000128 512 0.05 576 92160 14.7776 4.28602 31.9268 129.166 180.374 180.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 430 0.000128 512 0.05 576 92160 14.9764 4.32838 28.055 130.786 178.365 178.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 430 0.000128 512 0.05 576 89600 15.0492 4.29059 25.7359 129.216 174.522 174.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 430 0.000128 512 0.05 576 95232 14.5152 4.31245 53.4408 130.126 202.615 202.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 430 0.000128 512 0.05 576 92160 14.328 4.22298 37.108 128.016 183.891 184.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 430 0.000128 512 0.05 576 92160 14.9323 4.31325 30.3574 130.209 180.035 180.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 430 0.000128 512 0.05 576 86016 14.4898 4.07347 27.6354 124.042 170.465 170.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 430 0.000128 512 0.05 576 76800 15.2521 4.07757 21.8888 123.972 165.417 165.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 430 0.000128 512 0.05 576 96768 14.3907 4.31142 50.9273 130.116 199.964 200.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 430 0.000128 512 0.05 576 93184 14.6801 4.31104 35.4711 130.229 185.361 185.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 430 0.000128 512 0.05 576 96768 14.6092 4.31712 31.3001 130.219 180.664 180.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 430 0.000128 512 0.05 576 86016 14.7229 4.11968 26.6457 125.333 171.05 171.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 430 0.000128 512 0.05 576 71680 15.1816 3.96896 20.7827 120.65 160.807 160.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 430 0.000128 512 0.05 576 94208 14.4681 4.28006 51.5544 129.364 199.887 200.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 430 0.000128 512 0.05 576 90112 14.5142 4.17722 36.4465 126.746 182.104 182.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 430 0.000128 512 0.05 576 86016 14.4469 4.07894 29.7405 124.038 172.533 172.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 430 0.000128 512 0.05 576 81920 14.4588 3.97546 27.1463 121.254 167.065 167.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 430 0.000128 512 0.05 576 81920 14.8102 4.07712 24.4614 124.125 167.697 167.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 430 0.000128 512 0.05 576 73728 14.526 3.83107 22.2318 115.913 156.735 156.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 430 0.000128 512 0.05 640 92160 14.8562 4.32954 46.5246 130.701 196.635 196.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 430 0.000128 512 0.05 640 92160 14.8139 4.32947 49.0539 130.67 199.087 199.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 430 0.000128 512 0.05 640 90112 14.7551 4.28109 36.7828 129.466 185.503 185.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 430 0.000128 512 0.05 640 86016 14.9954 4.23117 30.3683 128.015 177.831 177.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 430 0.000128 512 0.05 640 81920 15.2906 4.17792 26.592 126.97 173.26 173.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 430 0.000128 512 0.05 640 92160 15.0589 4.33142 27.0411 130.782 177.438 177.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 430 0.000128 512 0.05 640 73728 15.6413 4.07603 22.4715 124.058 166.473 166.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 430 0.000128 512 0.05 640 71680 15.9382 4.11494 19.6229 125.318 165.224 165.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 430 0.000128 512 0.05 640 65536 16.0167 3.97869 17.8549 121.219 159.297 159.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 430 0.000128 512 0.05 600 86016 14.8329 4.11501 20.1027 125.315 164.597 164.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 430 0.000128 512 0.05 576 86016 14.7171 4.11277 19.386 125.34 163.78 163.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 430 0.000128 512 0.05 600 71680 14.8647 3.9679 16.4935 120.563 156.112 156.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 430 0.000128 512 0.05 576 71680 15.5492 3.96698 17.2889 120.571 157.602 157.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 430 0.000128 512 0.05 576 90112 14.8376 4.1761 22.4707 126.746 168.459 168.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 430 0.000128 512 0.05 576 61440 16.5995 4.07878 22.864 124.242 168.014 168.184
