
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.100339                       # Number of seconds simulated
sim_ticks                                100339255989                       # Number of ticks simulated
final_tick                               627333153267                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 203021                       # Simulator instruction rate (inst/s)
host_op_rate                                   263107                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6392536                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907512                       # Number of bytes of host memory used
host_seconds                                 15696.32                       # Real time elapsed on the host
sim_insts                                  3186683234                       # Number of instructions simulated
sim_ops                                    4129814147                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2138624                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1892480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1467904                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5503744                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1228672                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1228672                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16708                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        14785                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        11468                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 42998                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9599                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9599                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16584                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     21313931                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        12757                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18860814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        17859                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     14629409                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                54851353                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16584                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        12757                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        17859                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              47200                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12245178                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12245178                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12245178                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16584                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     21313931                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        12757                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18860814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        17859                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     14629409                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               67096531                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               240621718                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21940727                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17774803                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2012131                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8990502                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8281529                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2465574                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91317                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185595730                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121926014                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21940727                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10747103                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26710810                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6163176                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4064746                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11616493                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2012602                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    220476757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.679580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.052027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       193765947     87.88%     87.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2482975      1.13%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1959758      0.89%     89.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4590299      2.08%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          996619      0.45%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1554094      0.70%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1186484      0.54%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          742263      0.34%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13198318      5.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    220476757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.091183                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.506712                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183528532                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6191574                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26606454                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        86440                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4063751                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3782324                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42306                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149538631                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        77951                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4063751                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184032952                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1600030                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3189076                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26157916                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1433026                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149401889                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        17568                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        274909                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       539583                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       178261                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210161639                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697134145                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697134145                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695498                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39466121                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37817                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        21277                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4725322                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14528431                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7218992                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       133947                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1601799                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148336081                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37805                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139345796                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       142723                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24756436                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51470661                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4737                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    220476757                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.632020                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.303086                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160413205     72.76%     72.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25737549     11.67%     84.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12483882      5.66%     90.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8334020      3.78%     93.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7726488      3.50%     97.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2595121      1.18%     98.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2677705      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       379660      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129127      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    220476757                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400343     59.02%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        138821     20.47%     79.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       139141     20.51%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117034196     83.99%     83.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2112807      1.52%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13021297      9.34%     94.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7160962      5.14%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139345796                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.579107                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             678305                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004868                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    499989377                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173130800                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135777441                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140024101                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       349654                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3294494                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1017                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          478                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       193266                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4063751                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1048936                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        96172                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148373886                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         9843                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14528431                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7218992                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        21271                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         81574                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          478                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1096698                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1138601                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2235299                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136809707                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12571552                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2536089                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19731226                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19396033                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7159674                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.568568                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135778234                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135777441                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80411451                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221957860                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.564278                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362283                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809385                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25565714                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2015665                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216413006                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.567477                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.371880                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    164832438     76.17%     76.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24276430     11.22%     87.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10605475      4.90%     92.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6016568      2.78%     95.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4361380      2.02%     97.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1712288      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1323824      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954427      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2330176      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216413006                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809385                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655561                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2330176                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           362457929                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300814029                       # The number of ROB writes
system.switch_cpus0.timesIdled                3008395                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               20144961                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809385                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.406217                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.406217                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.415590                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.415590                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616242172                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189095840                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138100791                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               240621718                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20758058                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16906009                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1854854                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8388495                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7879816                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2167971                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        84170                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    187640029                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             116813367                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20758058                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10047787                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24693418                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5538654                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7554017                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11476475                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1853709                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    223541826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.631947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.001661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       198848408     88.95%     88.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2643488      1.18%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2078580      0.93%     91.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2239996      1.00%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1893223      0.85%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1065232      0.48%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          732176      0.33%     93.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1871907      0.84%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12168816      5.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    223541826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.086268                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.485465                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       185405543                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      9826076                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24554550                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       107623                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3648026                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3537231                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6336                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     140996145                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        50156                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3648026                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       185653532                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        6447555                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2280475                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24416818                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1095413                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     140788466                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1066                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        411063                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       543384                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents        21382                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    197045817                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    656155712                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    656155712                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163473136                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33572677                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        32732                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17123                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3475673                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13538361                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7607064                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       286379                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1659150                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         140292479                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        32729                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        133208236                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        79838                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     19508889                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     40072349                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1513                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    223541826                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.595898                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.300852                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    167317145     74.85%     74.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23707021     10.61%     85.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11995221      5.37%     90.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7743275      3.46%     94.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6373968      2.85%     97.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2504431      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3093525      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       756149      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        51091      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    223541826                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         933619     75.37%     75.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        141613     11.43%     86.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       163431     13.19%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    110456196     82.92%     82.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1952793      1.47%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15609      0.01%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13219137      9.92%     94.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7564501      5.68%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     133208236                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.553600                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1238663                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009299                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    491276799                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    159834764                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    129513279                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     134446899                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       148538                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      1759065                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           48                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          669                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       134522                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          532                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3648026                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        5750128                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       277451                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    140325208                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         3783                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13538361                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7607064                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17121                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        215855                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        12043                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          669                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1108311                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1032517                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2140828                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    130704369                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13092764                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2503867                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20656814                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18656778                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7564050                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.543194                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             129515848                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            129513279                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         76947338                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        207214112                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.538244                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371342                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97027553                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    118830582                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     21503531                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31216                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1877420                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    219893800                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.540400                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.393642                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    171583856     78.03%     78.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22637669     10.29%     88.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10509638      4.78%     93.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4678092      2.13%     95.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3549731      1.61%     96.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1499017      0.68%     97.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1488047      0.68%     98.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1064930      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2882820      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    219893800                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97027553                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     118830582                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19251837                       # Number of memory references committed
system.switch_cpus1.commit.loads             11779295                       # Number of loads committed
system.switch_cpus1.commit.membars              15608                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17051898                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106936850                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2349798                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2882820                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           357345093                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          284316313                       # The number of ROB writes
system.switch_cpus1.timesIdled                2767831                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               17079892                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97027553                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            118830582                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97027553                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.479932                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.479932                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.403237                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.403237                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       590917008                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      178482586                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      133897673                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31216                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               240621718                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        18134581                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16095762                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1567966                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9534435                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9272045                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1157997                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        45477                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    195280141                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             102620384                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           18134581                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10430042                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             20772168                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        4784241                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       1907574                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         11947328                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1562878                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    221167952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.523175                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.773718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       200395784     90.61%     90.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          946766      0.43%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1761657      0.80%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1531151      0.69%     92.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3059998      1.38%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3700467      1.67%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          893366      0.40%     95.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          486645      0.22%     96.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         8392118      3.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    221167952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.075366                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.426480                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       193840637                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      3362055                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         20739778                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        21633                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3203844                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1783157                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4215                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     115642672                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1317                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3203844                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       194075192                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1568057                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1088965                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         20517431                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       714458                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     115545519                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         75382                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       439637                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    152679367                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    522572985                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    522572985                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    126308325                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        26371017                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        15997                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         8005                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2226408                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     20028421                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      3577195                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        64465                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       800859                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         115109870                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        15997                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        109341648                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        68998                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     17305847                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     36359993                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    221167952                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.494383                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.177415                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    174362768     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     19637495      8.88%     87.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10062931      4.55%     92.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      5785698      2.62%     94.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6446126      2.91%     97.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3217609      1.45%     99.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1296317      0.59%     99.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       301318      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        57690      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    221167952                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         203216     48.13%     48.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        154045     36.49%     84.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        64939     15.38%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     85901504     78.56%     78.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       871463      0.80%     79.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         7992      0.01%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     19001554     17.38%     96.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      3559135      3.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     109341648                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.454413                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             422200                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003861                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    440342445                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    132431984                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    106817701                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     109763848                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       194194                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3323596                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          266                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          270                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        89881                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3203844                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1061954                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        56130                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    115125869                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         5003                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     20028421                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      3577195                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         8005                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         32204                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          490                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          270                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       710437                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       940438                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1650875                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    108372918                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     18763483                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       968729                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22322569                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        16738359                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           3559086                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.450387                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             106845541                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            106817701                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         61111821                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        141348376                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.443924                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.432349                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     85935413                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     96900167                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     18228001                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        15984                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1571758                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    217964108                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.444569                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.294371                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    181611573     83.32%     83.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     13808007      6.33%     89.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10744931      4.93%     94.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2129894      0.98%     95.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2698409      1.24%     96.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       914132      0.42%     97.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3873240      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       862496      0.40%     99.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1321426      0.61%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    217964108                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     85935413                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      96900167                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              20192134                       # Number of memory references committed
system.switch_cpus2.commit.loads             16704820                       # Number of loads committed
system.switch_cpus2.commit.membars               7992                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          15275022                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         84316399                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1230902                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1321426                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           331770850                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          233460261                       # The number of ROB writes
system.switch_cpus2.timesIdled                5148760                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               19453766                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           85935413                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             96900167                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     85935413                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.800030                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.800030                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.357139                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.357139                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       501704684                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      139446913                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      122168960                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         15984                       # number of misc regfile writes
system.l2.replacements                          43000                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1262192                       # Total number of references to valid blocks.
system.l2.sampled_refs                          75768                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.658642                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           585.885894                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.546551                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5307.525348                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      6.807801                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6146.129454                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.217279                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   4658.103158                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4648.012114                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6239.338058                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5158.434342                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.017880                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000261                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.161973                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000208                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.187565                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000281                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.142154                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.141846                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.190409                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.157423                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        56733                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        78332                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        32436                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  167501                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            45403                       # number of Writeback hits
system.l2.Writeback_hits::total                 45403                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        56733                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        78332                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        32436                       # number of demand (read+write) hits
system.l2.demand_hits::total                   167501                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        56733                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        78332                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        32436                       # number of overall hits
system.l2.overall_hits::total                  167501                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        16708                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        14785                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        11468                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 42998                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        16708                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        14785                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        11468                       # number of demand (read+write) misses
system.l2.demand_misses::total                  42998                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        16708                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        14785                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        11468                       # number of overall misses
system.l2.overall_misses::total                 42998                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1922893                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2731465360                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1444193                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2438221032                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2070977                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1875516140                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      7050640595                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1922893                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2731465360                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1444193                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2438221032                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2070977                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1875516140                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7050640595                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1922893                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2731465360                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1444193                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2438221032                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2070977                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1875516140                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7050640595                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        73441                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        93117                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        43904                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              210499                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        45403                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             45403                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        73441                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        93117                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        43904                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               210499                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        73441                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        93117                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        43904                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              210499                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.227502                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.158779                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.261206                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.204267                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.227502                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.158779                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.261206                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.204267                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.227502                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.158779                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.261206                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.204267                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 147914.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 163482.485037                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 144419.300000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 164911.804667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 147926.928571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 163543.437391                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 163976.012722                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 147914.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 163482.485037                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 144419.300000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 164911.804667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 147926.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 163543.437391                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 163976.012722                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 147914.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 163482.485037                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 144419.300000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 164911.804667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 147926.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 163543.437391                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 163976.012722                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9599                       # number of writebacks
system.l2.writebacks::total                      9599                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        16708                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        14785                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        11468                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            42998                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        16708                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        14785                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        11468                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             42998                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        16708                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        14785                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        11468                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            42998                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1164437                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1757970060                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       860019                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1577317137                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1255407                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1207279447                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4545846507                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1164437                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1757970060                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       860019                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1577317137                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1255407                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1207279447                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4545846507                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1164437                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1757970060                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       860019                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1577317137                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1255407                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1207279447                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4545846507                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.227502                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.158779                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.261206                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.204267                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.227502                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.158779                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.261206                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.204267                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.227502                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.158779                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.261206                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.204267                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 89572.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 105217.264783                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 86001.900000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106683.607508                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 89671.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 105273.757150                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 105722.277943                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 89572.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 105217.264783                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 86001.900000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 106683.607508                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 89671.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 105273.757150                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105722.277943                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 89572.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 105217.264783                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 86001.900000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 106683.607508                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 89671.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 105273.757150                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105722.277943                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996640                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011624102                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060334.219959                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996640                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11616478                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11616478                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11616478                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11616478                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11616478                       # number of overall hits
system.cpu0.icache.overall_hits::total       11616478                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2422257                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2422257                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2422257                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2422257                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2422257                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2422257                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11616493                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11616493                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11616493                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11616493                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11616493                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11616493                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 161483.800000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 161483.800000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 161483.800000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 161483.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 161483.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 161483.800000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2030793                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2030793                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2030793                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2030793                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2030793                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2030793                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 156214.846154                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 156214.846154                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 156214.846154                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 156214.846154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 156214.846154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 156214.846154                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73441                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179479643                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73697                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2435.372444                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.008960                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.991040                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902379                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097621                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9414102                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9414102                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20948                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20948                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16406760                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16406760                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16406760                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16406760                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       180880                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       180880                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       180880                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        180880                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       180880                       # number of overall misses
system.cpu0.dcache.overall_misses::total       180880                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  18764155631                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  18764155631                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  18764155631                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  18764155631                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  18764155631                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  18764155631                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9594982                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9594982                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20948                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20948                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16587640                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16587640                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16587640                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16587640                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018852                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018852                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010905                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010905                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010905                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010905                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 103738.144798                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 103738.144798                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 103738.144798                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 103738.144798                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 103738.144798                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 103738.144798                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        20029                       # number of writebacks
system.cpu0.dcache.writebacks::total            20029                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107439                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107439                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107439                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107439                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107439                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107439                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73441                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73441                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73441                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73441                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73441                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73441                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6614940971                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6614940971                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6614940971                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6614940971                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6614940971                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6614940971                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007654                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007654                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004427                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004427                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004427                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004427                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 90071.499176                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90071.499176                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 90071.499176                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90071.499176                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 90071.499176                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90071.499176                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               546.654528                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006307061                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1839683.840951                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.654528                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          537                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.015472                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.860577                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.876049                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11476464                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11476464                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11476464                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11476464                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11476464                       # number of overall hits
system.cpu1.icache.overall_hits::total       11476464                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.cpu1.icache.overall_misses::total           11                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1749192                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1749192                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1749192                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1749192                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1749192                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1749192                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11476475                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11476475                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11476475                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11476475                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11476475                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11476475                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 159017.454545                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 159017.454545                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 159017.454545                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 159017.454545                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 159017.454545                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 159017.454545                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1544226                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1544226                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1544226                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1544226                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1544226                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1544226                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 154422.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 154422.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 154422.600000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 154422.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 154422.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 154422.600000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 93117                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               189607802                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 93373                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2030.649138                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.617612                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.382388                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.916475                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.083525                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10080944                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10080944                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7441186                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7441186                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16685                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16685                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15608                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15608                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17522130                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17522130                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17522130                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17522130                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       385562                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       385562                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           54                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           54                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       385616                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        385616                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       385616                       # number of overall misses
system.cpu1.dcache.overall_misses::total       385616                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  35694132823                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  35694132823                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      4216712                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      4216712                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  35698349535                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  35698349535                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  35698349535                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  35698349535                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10466506                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10466506                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7441240                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7441240                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16685                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16685                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15608                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15608                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17907746                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17907746                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17907746                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17907746                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.036838                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.036838                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000007                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000007                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.021533                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021533                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.021533                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021533                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 92576.895086                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 92576.895086                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 78087.259259                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 78087.259259                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 92574.866020                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 92574.866020                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 92574.866020                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 92574.866020                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        16708                       # number of writebacks
system.cpu1.dcache.writebacks::total            16708                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       292445                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       292445                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           54                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           54                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       292499                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       292499                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       292499                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       292499                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        93117                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        93117                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        93117                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        93117                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        93117                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        93117                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   7813815099                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7813815099                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   7813815099                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7813815099                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   7813815099                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7813815099                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008897                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008897                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.005200                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005200                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.005200                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005200                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 83913.948033                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 83913.948033                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 83913.948033                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 83913.948033                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 83913.948033                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 83913.948033                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               540.990111                       # Cycle average of tags in use
system.cpu2.icache.total_refs               920876740                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1702175.120148                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.990111                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022420                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.866971                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11947312                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11947312                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11947312                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11947312                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11947312                       # number of overall hits
system.cpu2.icache.overall_hits::total       11947312                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2584314                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2584314                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2584314                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2584314                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2584314                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2584314                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11947328                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11947328                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11947328                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11947328                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11947328                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11947328                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 161519.625000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 161519.625000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 161519.625000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 161519.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 161519.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 161519.625000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2196914                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2196914                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2196914                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2196914                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2196914                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2196914                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 156922.428571                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 156922.428571                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 156922.428571                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 156922.428571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 156922.428571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 156922.428571                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 43904                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               225858830                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 44160                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5114.556839                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   208.758151                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    47.241849                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.815462                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.184538                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     17114912                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       17114912                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3471285                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3471285                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         8005                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         8005                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         7992                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         7992                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     20586197                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        20586197                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     20586197                       # number of overall hits
system.cpu2.dcache.overall_hits::total       20586197                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       159820                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       159820                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       159820                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        159820                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       159820                       # number of overall misses
system.cpu2.dcache.overall_misses::total       159820                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  16558778423                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  16558778423                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  16558778423                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  16558778423                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  16558778423                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  16558778423                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     17274732                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17274732                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3471285                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3471285                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         8005                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         8005                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         7992                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         7992                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     20746017                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     20746017                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     20746017                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     20746017                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009252                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009252                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007704                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007704                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007704                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007704                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 103608.925185                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 103608.925185                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 103608.925185                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 103608.925185                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 103608.925185                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 103608.925185                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8666                       # number of writebacks
system.cpu2.dcache.writebacks::total             8666                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       115916                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       115916                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       115916                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       115916                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       115916                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       115916                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        43904                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        43904                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        43904                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        43904                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        43904                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        43904                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4099792345                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4099792345                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4099792345                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4099792345                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4099792345                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4099792345                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002116                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002116                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002116                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002116                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93380.838762                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 93380.838762                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 93380.838762                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 93380.838762                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 93380.838762                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 93380.838762                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
