

================================================================
== Vivado HLS Report for 'bit_reverse'
================================================================
* Date:           Thu Jul 13 03:10:17 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        fft_sw.proj
* Solution:       solution2
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.704 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    13313|    14337| 0.133 ms | 0.143 ms |  13313|  14337|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- bit_reverse_loop    |    13312|    14336|  13 ~ 14 |          -|          -|  1024|    no    |
        | + reverse_bits_loop  |       10|       10|         1|          -|          -|    10|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      72|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     111|    -|
|Register         |        -|      -|     105|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     105|     183|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_4_fu_141_p2        |     +    |      0|  0|  18|           1|          11|
    |i_fu_153_p2          |     +    |      0|  0|  12|           4|           1|
    |icmp_ln21_fu_135_p2  |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln23_fu_189_p2  |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln8_fu_147_p2   |   icmp   |      0|  0|   9|           4|           4|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  72|          52|          60|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |X_I_address0         |  21|          4|   10|         40|
    |X_R_address0         |  21|          4|   10|         40|
    |ap_NS_fsm            |  33|          6|    1|          6|
    |i_0_i_reg_107        |   9|          2|    4|          8|
    |input_assign_reg_84  |   9|          2|   11|         22|
    |p_0_i_reg_118        |   9|          2|   10|         20|
    |reversed_reg_96      |   9|          2|   32|         64|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 111|         22|   78|        200|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |X_I_addr_2_reg_251   |  10|   0|   10|          0|
    |X_R_addr_2_reg_246   |  10|   0|   10|          0|
    |ap_CS_fsm            |   5|   0|    5|          0|
    |i_0_i_reg_107        |   4|   0|    4|          0|
    |i_4_reg_219          |  11|   0|   11|          0|
    |icmp_ln23_reg_242    |   1|   0|    1|          0|
    |input_assign_reg_84  |  11|   0|   11|          0|
    |p_0_i_reg_118        |  10|   0|   10|          0|
    |reversed_reg_96      |  32|   0|   32|          0|
    |zext_ln21_reg_211    |  11|   0|   32|         21|
    +---------------------+----+----+-----+-----------+
    |Total                | 105|   0|  126|         21|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |  bit_reverse | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |  bit_reverse | return value |
|ap_start      |  in |    1| ap_ctrl_hs |  bit_reverse | return value |
|ap_done       | out |    1| ap_ctrl_hs |  bit_reverse | return value |
|ap_idle       | out |    1| ap_ctrl_hs |  bit_reverse | return value |
|ap_ready      | out |    1| ap_ctrl_hs |  bit_reverse | return value |
|X_R_address0  | out |   10|  ap_memory |      X_R     |     array    |
|X_R_ce0       | out |    1|  ap_memory |      X_R     |     array    |
|X_R_we0       | out |    1|  ap_memory |      X_R     |     array    |
|X_R_d0        | out |   32|  ap_memory |      X_R     |     array    |
|X_R_q0        |  in |   32|  ap_memory |      X_R     |     array    |
|X_I_address0  | out |   10|  ap_memory |      X_I     |     array    |
|X_I_ce0       | out |    1|  ap_memory |      X_I     |     array    |
|X_I_we0       | out |    1|  ap_memory |      X_I     |     array    |
|X_I_d0        | out |   32|  ap_memory |      X_I     |     array    |
|X_I_q0        |  in |   32|  ap_memory |      X_I     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 3 4 5 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 6 [1/1] (0.75ns)   --->   "br label %1" [fft_sw.cpp:21]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 0.94>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%input_assign = phi i11 [ 0, %0 ], [ %i_4, %._crit_edge ]"   --->   Operation 7 'phi' 'input_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i11 %input_assign to i10" [fft_sw.cpp:21]   --->   Operation 8 'trunc' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i11 %input_assign to i32" [fft_sw.cpp:21]   --->   Operation 9 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.85ns)   --->   "%icmp_ln21 = icmp eq i11 %input_assign, -1024" [fft_sw.cpp:21]   --->   Operation 10 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 11 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.94ns)   --->   "%i_4 = add i11 1, %input_assign" [fft_sw.cpp:21]   --->   Operation 12 'add' 'i_4' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %6, label %2" [fft_sw.cpp:21]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str1) nounwind" [fft_sw.cpp:21]   --->   Operation 14 'specloopname' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.75ns)   --->   "br label %3" [fft_sw.cpp:8->fft_sw.cpp:22]   --->   Operation 15 'br' <Predicate = (!icmp_ln21)> <Delay = 0.75>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "ret void" [fft_sw.cpp:35]   --->   Operation 16 'ret' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%reversed = phi i32 [ 0, %2 ], [ %rev, %4 ]"   --->   Operation 17 'phi' 'reversed' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%i_0_i = phi i4 [ 0, %2 ], [ %i, %4 ]"   --->   Operation 18 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%p_0_i = phi i10 [ %trunc_ln21, %2 ], [ %zext_ln10, %4 ]" [fft_sw.cpp:21]   --->   Operation 19 'phi' 'p_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.88ns)   --->   "%icmp_ln8 = icmp eq i4 %i_0_i, -6" [fft_sw.cpp:8->fft_sw.cpp:22]   --->   Operation 20 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 21 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.86ns)   --->   "%i = add i4 %i_0_i, 1" [fft_sw.cpp:8->fft_sw.cpp:22]   --->   Operation 22 'add' 'i' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %reverse_bits.exit, label %4" [fft_sw.cpp:8->fft_sw.cpp:22]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str) nounwind" [fft_sw.cpp:8->fft_sw.cpp:22]   --->   Operation 24 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i32 %reversed to i31" [fft_sw.cpp:9->fft_sw.cpp:22]   --->   Operation 25 'trunc' 'trunc_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i10 %p_0_i to i1" [fft_sw.cpp:8->fft_sw.cpp:22]   --->   Operation 26 'trunc' 'trunc_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%rev = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %trunc_ln9, i1 %trunc_ln8)" [fft_sw.cpp:9->fft_sw.cpp:22]   --->   Operation 27 'bitconcatenate' 'rev' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%input_assign_1 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %p_0_i, i32 1, i32 9)" [fft_sw.cpp:10->fft_sw.cpp:22]   --->   Operation 28 'partselect' 'input_assign_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i9 %input_assign_1 to i10" [fft_sw.cpp:10->fft_sw.cpp:22]   --->   Operation 29 'zext' 'zext_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br label %3" [fft_sw.cpp:8->fft_sw.cpp:22]   --->   Operation 30 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.11ns)   --->   "%icmp_ln23 = icmp ugt i32 %zext_ln21, %reversed" [fft_sw.cpp:23]   --->   Operation 31 'icmp' 'icmp_ln23' <Predicate = (icmp_ln8)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %._crit_edge, label %5" [fft_sw.cpp:23]   --->   Operation 32 'br' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i32 %reversed to i64" [fft_sw.cpp:26]   --->   Operation 33 'zext' 'zext_ln26' <Predicate = (icmp_ln8 & !icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%X_R_addr_2 = getelementptr [1024 x float]* %X_R, i64 0, i64 %zext_ln26" [fft_sw.cpp:26]   --->   Operation 34 'getelementptr' 'X_R_addr_2' <Predicate = (icmp_ln8 & !icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (1.35ns)   --->   "%X_R_load = load float* %X_R_addr_2, align 4" [fft_sw.cpp:26]   --->   Operation 35 'load' 'X_R_load' <Predicate = (icmp_ln8 & !icmp_ln23)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%X_I_addr_2 = getelementptr [1024 x float]* %X_I, i64 0, i64 %zext_ln26" [fft_sw.cpp:31]   --->   Operation 36 'getelementptr' 'X_I_addr_2' <Predicate = (icmp_ln8 & !icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (1.35ns)   --->   "%X_I_load = load float* %X_I_addr_2, align 4" [fft_sw.cpp:31]   --->   Operation 37 'load' 'X_I_load' <Predicate = (icmp_ln8 & !icmp_ln23)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 2.70>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i11 %input_assign to i64" [fft_sw.cpp:25]   --->   Operation 38 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%X_R_addr = getelementptr [1024 x float]* %X_R, i64 0, i64 %zext_ln25" [fft_sw.cpp:25]   --->   Operation 39 'getelementptr' 'X_R_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [2/2] (1.35ns)   --->   "%temp = load float* %X_R_addr, align 4" [fft_sw.cpp:25]   --->   Operation 40 'load' 'temp' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 41 [1/2] (1.35ns)   --->   "%X_R_load = load float* %X_R_addr_2, align 4" [fft_sw.cpp:26]   --->   Operation 41 'load' 'X_R_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 42 [1/1] (1.35ns)   --->   "store float %X_R_load, float* %X_R_addr, align 4" [fft_sw.cpp:26]   --->   Operation 42 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%X_I_addr = getelementptr [1024 x float]* %X_I, i64 0, i64 %zext_ln25" [fft_sw.cpp:30]   --->   Operation 43 'getelementptr' 'X_I_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [2/2] (1.35ns)   --->   "%temp_1 = load float* %X_I_addr, align 4" [fft_sw.cpp:30]   --->   Operation 44 'load' 'temp_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 45 [1/2] (1.35ns)   --->   "%X_I_load = load float* %X_I_addr_2, align 4" [fft_sw.cpp:31]   --->   Operation 45 'load' 'X_I_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 46 [1/1] (1.35ns)   --->   "store float %X_I_load, float* %X_I_addr, align 4" [fft_sw.cpp:31]   --->   Operation 46 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 2.70>
ST_5 : Operation 47 [1/2] (1.35ns)   --->   "%temp = load float* %X_R_addr, align 4" [fft_sw.cpp:25]   --->   Operation 47 'load' 'temp' <Predicate = (!icmp_ln23)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 48 [1/1] (1.35ns)   --->   "store float %temp, float* %X_R_addr_2, align 4" [fft_sw.cpp:27]   --->   Operation 48 'store' <Predicate = (!icmp_ln23)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 49 [1/2] (1.35ns)   --->   "%temp_1 = load float* %X_I_addr, align 4" [fft_sw.cpp:30]   --->   Operation 49 'load' 'temp_1' <Predicate = (!icmp_ln23)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 50 [1/1] (1.35ns)   --->   "store float %temp_1, float* %X_I_addr_2, align 4" [fft_sw.cpp:32]   --->   Operation 50 'store' <Predicate = (!icmp_ln23)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "br label %._crit_edge" [fft_sw.cpp:33]   --->   Operation 51 'br' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "br label %1" [fft_sw.cpp:21]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ X_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln21               (br               ) [ 011111]
input_assign          (phi              ) [ 001110]
trunc_ln21            (trunc            ) [ 001111]
zext_ln21             (zext             ) [ 000100]
icmp_ln21             (icmp             ) [ 001111]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
i_4                   (add              ) [ 011111]
br_ln21               (br               ) [ 000000]
specloopname_ln21     (specloopname     ) [ 000000]
br_ln8                (br               ) [ 001111]
ret_ln35              (ret              ) [ 000000]
reversed              (phi              ) [ 000100]
i_0_i                 (phi              ) [ 000100]
p_0_i                 (phi              ) [ 000100]
icmp_ln8              (icmp             ) [ 001111]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
i                     (add              ) [ 001111]
br_ln8                (br               ) [ 000000]
specloopname_ln8      (specloopname     ) [ 000000]
trunc_ln9             (trunc            ) [ 000000]
trunc_ln8             (trunc            ) [ 000000]
rev                   (bitconcatenate   ) [ 001111]
input_assign_1        (partselect       ) [ 000000]
zext_ln10             (zext             ) [ 001111]
br_ln8                (br               ) [ 001111]
icmp_ln23             (icmp             ) [ 001111]
br_ln23               (br               ) [ 000000]
zext_ln26             (zext             ) [ 000000]
X_R_addr_2            (getelementptr    ) [ 000011]
X_I_addr_2            (getelementptr    ) [ 000011]
zext_ln25             (zext             ) [ 000000]
X_R_addr              (getelementptr    ) [ 001101]
X_R_load              (load             ) [ 000000]
store_ln26            (store            ) [ 000000]
X_I_addr              (getelementptr    ) [ 001101]
X_I_load              (load             ) [ 000000]
store_ln31            (store            ) [ 000000]
temp                  (load             ) [ 000000]
store_ln27            (store            ) [ 000000]
temp_1                (load             ) [ 000000]
store_ln32            (store            ) [ 000000]
br_ln33               (br               ) [ 000000]
br_ln21               (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="X_R_addr_2_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="32" slack="0"/>
<pin id="44" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr_2/3 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="10" slack="0"/>
<pin id="49" dir="0" index="1" bw="32" slack="0"/>
<pin id="50" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="51" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="X_R_load/3 temp/4 store_ln26/4 store_ln27/5 "/>
</bind>
</comp>

<comp id="53" class="1004" name="X_I_addr_2_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="32" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="32" slack="0"/>
<pin id="57" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr_2/3 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_access_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="10" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="X_I_load/3 temp_1/4 store_ln31/4 store_ln32/5 "/>
</bind>
</comp>

<comp id="66" class="1004" name="X_R_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="11" slack="0"/>
<pin id="70" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr/4 "/>
</bind>
</comp>

<comp id="75" class="1004" name="X_I_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="11" slack="0"/>
<pin id="79" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr/4 "/>
</bind>
</comp>

<comp id="84" class="1005" name="input_assign_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="11" slack="1"/>
<pin id="86" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_assign (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="input_assign_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="1"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="11" slack="0"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_assign/2 "/>
</bind>
</comp>

<comp id="96" class="1005" name="reversed_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="1"/>
<pin id="98" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="reversed (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="reversed_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="1"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="32" slack="0"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="reversed/3 "/>
</bind>
</comp>

<comp id="107" class="1005" name="i_0_i_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="1"/>
<pin id="109" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="i_0_i_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="4" slack="0"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/3 "/>
</bind>
</comp>

<comp id="118" class="1005" name="p_0_i_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="120" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_i (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="p_0_i_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="10" slack="1"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="9" slack="0"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_i/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="trunc_ln21_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="11" slack="0"/>
<pin id="129" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="zext_ln21_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="11" slack="0"/>
<pin id="133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln21_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="11" slack="0"/>
<pin id="137" dir="0" index="1" bw="11" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="i_4_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="11" slack="0"/>
<pin id="144" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln8_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="0"/>
<pin id="149" dir="0" index="1" bw="4" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="i_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="trunc_ln9_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="trunc_ln8_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="0"/>
<pin id="165" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln8/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="rev_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="31" slack="0"/>
<pin id="170" dir="0" index="2" bw="1" slack="0"/>
<pin id="171" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rev/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="input_assign_1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="9" slack="0"/>
<pin id="177" dir="0" index="1" bw="10" slack="0"/>
<pin id="178" dir="0" index="2" bw="1" slack="0"/>
<pin id="179" dir="0" index="3" bw="5" slack="0"/>
<pin id="180" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input_assign_1/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln10_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="9" slack="0"/>
<pin id="187" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln23_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln26_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln25_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="11" slack="2"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/4 "/>
</bind>
</comp>

<comp id="206" class="1005" name="trunc_ln21_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="10" slack="1"/>
<pin id="208" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln21 "/>
</bind>
</comp>

<comp id="211" class="1005" name="zext_ln21_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln21 "/>
</bind>
</comp>

<comp id="219" class="1005" name="i_4_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="11" slack="0"/>
<pin id="221" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="227" class="1005" name="i_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="232" class="1005" name="rev_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rev "/>
</bind>
</comp>

<comp id="237" class="1005" name="zext_ln10_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="10" slack="0"/>
<pin id="239" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="zext_ln10 "/>
</bind>
</comp>

<comp id="242" class="1005" name="icmp_ln23_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="2"/>
<pin id="244" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="246" class="1005" name="X_R_addr_2_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="10" slack="1"/>
<pin id="248" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr_2 "/>
</bind>
</comp>

<comp id="251" class="1005" name="X_I_addr_2_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="10" slack="1"/>
<pin id="253" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr_2 "/>
</bind>
</comp>

<comp id="256" class="1005" name="X_R_addr_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="10" slack="1"/>
<pin id="258" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr "/>
</bind>
</comp>

<comp id="261" class="1005" name="X_I_addr_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="10" slack="1"/>
<pin id="263" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="38" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="40" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="38" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="65"><net_src comp="53" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="38" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="66" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="74"><net_src comp="47" pin="3"/><net_sink comp="47" pin=1"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="38" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="82"><net_src comp="75" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="83"><net_src comp="60" pin="3"/><net_sink comp="60" pin=1"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="88" pin="4"/><net_sink comp="84" pin=0"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="130"><net_src comp="88" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="88" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="139"><net_src comp="88" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="88" pin="4"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="111" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="22" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="111" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="26" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="162"><net_src comp="100" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="121" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="30" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="159" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="163" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="181"><net_src comp="32" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="121" pin="4"/><net_sink comp="175" pin=1"/></net>

<net id="183"><net_src comp="34" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="184"><net_src comp="36" pin="0"/><net_sink comp="175" pin=3"/></net>

<net id="188"><net_src comp="175" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="100" pin="4"/><net_sink comp="189" pin=1"/></net>

<net id="197"><net_src comp="100" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="203"><net_src comp="84" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="209"><net_src comp="127" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="214"><net_src comp="131" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="222"><net_src comp="141" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="230"><net_src comp="153" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="235"><net_src comp="167" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="240"><net_src comp="185" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="245"><net_src comp="189" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="40" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="254"><net_src comp="53" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="259"><net_src comp="66" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="264"><net_src comp="75" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="60" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X_R | {4 5 }
	Port: X_I | {4 5 }
 - Input state : 
	Port: bit_reverse : X_R | {3 4 5 }
	Port: bit_reverse : X_I | {3 4 5 }
  - Chain level:
	State 1
	State 2
		trunc_ln21 : 1
		zext_ln21 : 1
		icmp_ln21 : 1
		i_4 : 1
		br_ln21 : 2
	State 3
		icmp_ln8 : 1
		i : 1
		br_ln8 : 2
		trunc_ln9 : 1
		trunc_ln8 : 1
		rev : 2
		input_assign_1 : 1
		zext_ln10 : 2
		icmp_ln23 : 1
		br_ln23 : 2
		zext_ln26 : 1
		X_R_addr_2 : 2
		X_R_load : 3
		X_I_addr_2 : 2
		X_I_load : 3
	State 4
		X_R_addr : 1
		temp : 2
		store_ln26 : 2
		X_I_addr : 1
		temp_1 : 2
		store_ln31 : 2
	State 5
		store_ln27 : 1
		store_ln32 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    icmp_ln21_fu_135   |    0    |    13   |
|   icmp   |    icmp_ln8_fu_147    |    0    |    9    |
|          |    icmp_ln23_fu_189   |    0    |    20   |
|----------|-----------------------|---------|---------|
|    add   |       i_4_fu_141      |    0    |    18   |
|          |        i_fu_153       |    0    |    12   |
|----------|-----------------------|---------|---------|
|          |   trunc_ln21_fu_127   |    0    |    0    |
|   trunc  |    trunc_ln9_fu_159   |    0    |    0    |
|          |    trunc_ln8_fu_163   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    zext_ln21_fu_131   |    0    |    0    |
|   zext   |    zext_ln10_fu_185   |    0    |    0    |
|          |    zext_ln26_fu_194   |    0    |    0    |
|          |    zext_ln25_fu_200   |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|       rev_fu_167      |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect| input_assign_1_fu_175 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    72   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| X_I_addr_2_reg_251|   10   |
|  X_I_addr_reg_261 |   10   |
| X_R_addr_2_reg_246|   10   |
|  X_R_addr_reg_256 |   10   |
|   i_0_i_reg_107   |    4   |
|    i_4_reg_219    |   11   |
|     i_reg_227     |    4   |
| icmp_ln23_reg_242 |    1   |
|input_assign_reg_84|   11   |
|   p_0_i_reg_118   |   10   |
|    rev_reg_232    |   32   |
|  reversed_reg_96  |   32   |
| trunc_ln21_reg_206|   10   |
| zext_ln10_reg_237 |   10   |
| zext_ln21_reg_211 |   32   |
+-------------------+--------+
|       Total       |   197  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_47  |  p0  |   4  |  10  |   40   ||    21   |
|   grp_access_fu_60  |  p0  |   4  |  10  |   40   ||    21   |
| input_assign_reg_84 |  p0  |   2  |  11  |   22   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   102  ||  3.984  ||    51   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   72   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   51   |
|  Register |    -   |   197  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   197  |   123  |
+-----------+--------+--------+--------+
