
*** Running vivado
    with args -log disp32bits_xlslice_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source disp32bits_xlslice_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source disp32bits_xlslice_0_0.tcl -notrace
Starting Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 290.516 ; gain = 80.516
INFO: [Synth 8-638] synthesizing module 'disp32bits_xlslice_0_0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.srcs/sources_1/bd/disp32bits/ip/disp32bits_xlslice_0_0/synth/disp32bits_xlslice_0_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'xlslice' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.srcs/sources_1/bd/disp32bits/ipshared/c49f/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'xlslice' (1#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.srcs/sources_1/bd/disp32bits/ipshared/c49f/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'disp32bits_xlslice_0_0' (2#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.srcs/sources_1/bd/disp32bits/ip/disp32bits_xlslice_0_0/synth/disp32bits_xlslice_0_0.vhd:66]
Finished Synthesize : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 328.039 ; gain = 118.039
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 328.039 ; gain = 118.039
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 328.039 ; gain = 118.039
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 328.039 ; gain = 118.039
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 423.250 ; gain = 213.250
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 423.250 ; gain = 213.250
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 423.859 ; gain = 213.859
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 423.859 ; gain = 213.859
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 423.859 ; gain = 213.859
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 423.859 ; gain = 213.859
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 423.859 ; gain = 213.859
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 423.859 ; gain = 213.859
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 423.859 ; gain = 213.859

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 423.859 ; gain = 213.859
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:48 . Memory (MB): peak = 521.078 ; gain = 305.785
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 907.094 ; gain = 386.016
