<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_2" LaunchPart="xc7a35tcpg236-1" LaunchTime="1686234039">
  <File Type="BITSTR-BMM" Name="Nanoprocessor_Design_bd.bmm"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="Nanoprocessor_Design_methodology_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="Nanoprocessor_Design_timing_summary_init.rpt"/>
  <File Type="ROUTE-PWR" Name="Nanoprocessor_Design_power_routed.rpt"/>
  <File Type="PA-TCL" Name="Nanoprocessor_Design.tcl"/>
  <File Type="OPT-TIMING" Name="Nanoprocessor_Design_timing_summary_opted.rpt"/>
  <File Type="OPT-DCP" Name="Nanoprocessor_Design_opt.dcp"/>
  <File Type="ROUTE-PWR-SUM" Name="Nanoprocessor_Design_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="Nanoprocessor_Design_reports.tcl"/>
  <File Type="OPT-DRC" Name="Nanoprocessor_Design_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="Nanoprocessor_Design.hwdef"/>
  <File Type="PWROPT-DCP" Name="Nanoprocessor_Design_pwropt.dcp"/>
  <File Type="PWROPT-DRC" Name="Nanoprocessor_Design_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="Nanoprocessor_Design_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="Nanoprocessor_Design_placed.dcp"/>
  <File Type="PLACE-IO" Name="Nanoprocessor_Design_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="Nanoprocessor_Design_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="Nanoprocessor_Design_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="Nanoprocessor_Design_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="Nanoprocessor_Design_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="Nanoprocessor_Design_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="Nanoprocessor_Design_incremental_reuse_pre_placed.rpt"/>
  <File Type="BG-BGN" Name="Nanoprocessor_Design.bgn"/>
  <File Type="PLACE-TIMING" Name="Nanoprocessor_Design_timing_summary_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="Nanoprocessor_Design_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="Nanoprocessor_Design.bin"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="Nanoprocessor_Design_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="Nanoprocessor_Design_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="Nanoprocessor_Design_drc_physopted.rpt"/>
  <File Type="BITSTR-MSK" Name="Nanoprocessor_Design.msk"/>
  <File Type="PHYSOPT-TIMING" Name="Nanoprocessor_Design_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="Nanoprocessor_Design_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="Nanoprocessor_Design_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="Nanoprocessor_Design_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="Nanoprocessor_Design_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="Nanoprocessor_Design_drc_routed.pb"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="Nanoprocessor_Design.ltx"/>
  <File Type="ROUTE-DRC-RPX" Name="Nanoprocessor_Design_drc_routed.rpx"/>
  <File Type="BITSTR-MMI" Name="Nanoprocessor_Design.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="Nanoprocessor_Design_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="Nanoprocessor_Design_methodology_drc_routed.rpx"/>
  <File Type="BITSTR-SYSDEF" Name="Nanoprocessor_Design.sysdef"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="Nanoprocessor_Design_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="Nanoprocessor_Design_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="Nanoprocessor_Design_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="Nanoprocessor_Design_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="Nanoprocessor_Design_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="Nanoprocessor_Design_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="Nanoprocessor_Design_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="Nanoprocessor_Design_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="Nanoprocessor_Design_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="Nanoprocessor_Design_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="Nanoprocessor_Design_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="Nanoprocessor_Design_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="Nanoprocessor_Design_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="Nanoprocessor_Design_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="Nanoprocessor_Design_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="Nanoprocessor_Design_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="Nanoprocessor_Design_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="Nanoprocessor_Design_bus_skew_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="Nanoprocessor_Design_bus_skew_postroute_physopted.pb"/>
  <File Type="BG-BIT" Name="Nanoprocessor_Design.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="Nanoprocessor_Design_bus_skew_postroute_physopted.rpx"/>
  <File Type="BITSTR-RBT" Name="Nanoprocessor_Design.rbt"/>
  <File Type="BITSTR-NKY" Name="Nanoprocessor_Design.nky"/>
  <File Type="BG-DRC" Name="Nanoprocessor_Design.drc"/>
  <File Type="RDI-RDI" Name="Nanoprocessor_Design.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/Add_Sub_Unit.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Adder_3_Bit.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Clock.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/Decoder_2_to_4.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lab_4/Lab_4.srcs/sources_1/new/Decoder_2_to_4.vhd"/>
        <Attr Name="ImportTime" Val="1679390147"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/Decoder_3_to_8.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lab_4/Lab_4.srcs/sources_1/new/Decoder_3_to_8.vhd"/>
        <Attr Name="ImportTime" Val="1679400143"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/FA.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lab3/Lab3.srcs/sources_1/new/FA.vhd"/>
        <Attr Name="ImportTime" Val="1679023649"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/HA.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lab3/Lab3.srcs/sources_1/new/HA.vhd"/>
        <Attr Name="ImportTime" Val="1678989247"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Instruction_Decoder.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/LUT_16_7.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lab7/Lab7.srcs/sources_1/new/LUT_16_7.vhd"/>
        <Attr Name="ImportTime" Val="1683126378"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Mux_2_way_3_bit.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Mux_8_way_4_bit.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Program_Counter_3_bits.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Program_ROM.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/RCA_4.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lab3/Lab3.srcs/sources_1/new/RCA_4.vhd"/>
        <Attr Name="ImportTime" Val="1679053302"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/Reg.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lab6/Lab6.srcs/sources_1/new/Reg.vhd"/>
        <Attr Name="ImportTime" Val="1682413441"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/mux_2_way_4_bit.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/register_bank.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Nanoprocessor_Design.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="Nanoprocessor_Design"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
