***************************************************************************************
*                      PROJECT ARCHIVE SUMMARY REPORT
*
*                      (archive_project_summary.txt)
*
*  PLEASE READ THIS REPORT TO GET THE DETAILED INFORMATION ABOUT THE PROJECT DATA THAT
*  WAS ARCHIVED FOR THE CURRENT PROJECT
*
* The report is divided into following five sections:-
*
* Section (1) - PROJECT INFORMATION
*  This section provides the details of the current project that was archived
*
* Section (2) - INCLUDED/EXCLUDED RUNS
*  This section summarizes the list of design runs for which the results were included
*  or excluded from the archive
*
* Section (3) - ARCHIVED SOURCES
*  This section summarizes the list of files that were added to the archive
*
* Section (3.1) - INCLUDE FILES
*  This section summarizes the list of 'include' files that were added to the archive
*
* Section (3.1.1) - INCLUDE_DIRS SETTINGS
*  This section summarizes the 'verilog include directory' path settings, if any
*
* Section (3.2) - REMOTE SOURCES
*  This section summarizes the list of referenced 'remote' files that were 'imported'
*  into the archived project
*
* Section (3.3) - SOURCES SUMMARY
*  This section summarizes the list of all the files present in the archive
*
* Section (3.4) - REMOTE IP DEFINITIONS
*  This section summarizes the list of all the remote IP's present in the archive
*
* Section (4) - JOURNAL/LOG FILES
*  This section summarizes the list of journal/log files that were added to the archive
*
* Section (5) - CONFIGURATION SETTINGS/FILES
*  This section summarizes the configuration settings/files that were added to the archive
*
***************************************************************************************

Section (1) - PROJECT INFORMATION
---------------------------------
Name      = lab_3_hw
Directory = C:/Users/ecetech/Desktop/lab_3_final.xpr/lab_3_hw

WARNING: Please verify the compiled library directory path for the following property in the
         current project. The path may point to an invalid location after opening this project.
         This could happen if the project was unarchived in a location where this path is not
         accessible. To resolve this issue, please set this property with the desired path
         before launching simulation:-

Property = compxlib.xsim_compiled_library_dir
Path     = 

Section (2) - INCLUDED RUNS
---------------------------
The run results were included for the following runs in the archived project:-

<synth_1>
<design_test_xbar_0_synth_1>
<design_test_rst_ps7_0_50M_0_synth_1>
<design_test_processing_system7_0_0_synth_1>
<design_test_PmodOLED_0_0_synth_1>
<design_test_axi_gpio_0_1_synth_1>
<design_test_axi_gpio_0_2_synth_1>
<impl_1>

Section (3) - ARCHIVED SOURCES
------------------------------
The following sub-sections describes the list of sources that were archived for the current project:-

Section (3.1) - INCLUDE FILES
-----------------------------
List of referenced 'RTL Include' files that were 'imported' into the archived project:-

None

Section (3.1.1) - INCLUDE_DIRS SETTINGS
---------------------------------------
List of the "INCLUDE_DIRS" fileset property settings that may or may not be applicable in the archived
project, since most the 'RTL Include' files referenced in the original project were 'imported' into the
archived project.

<sources_1> fileset RTL include directory paths (INCLUDE_DIRS):-
None

<sim_1> fileset RTL include directory paths (INCLUDE_DIRS):-
None

Section (3.2) - REMOTE SOURCES
------------------------------
List of referenced 'remote' design files that were 'imported' into the archived project:-

<design_test_PmodOLED_0_0>
None

<design_test_axi_gpio_0_1>
None

<design_test_axi_gpio_0_2>
None

<design_test_processing_system7_0_0>
None

<design_test_rst_ps7_0_50M_0>
None

<design_test_xbar_0>
None

<constrs_1>
None

<sim_1>
None

<sources_1>
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/d4a8/hdl/axi_vip_v1_1_vl_rfs.sv
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_local_params.v
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/8c62/hdl/processing_system7_vip_v1_0_vl_rfs.sv
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_reg_params.v
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_reg_init.v
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_apis.v
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_unused_ports.v
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_axi_gp.v
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_axi_acp.v
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_axi_hp.v
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_aw_atc.v
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_b_atc.v
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_w_atc.v
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_atc.v
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_trace_buffer.v
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/1f5a/simulation/fifo_generator_vlog_beh.v
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/1f5a/hdl/fifo_generator_v13_2_rfs.vhd
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/1f5a/hdl/fifo_generator_v13_2_rfs.v
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/c001/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/1f5a/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/c48e/src/PmodOLED.v
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/1f5a/simulation/fifo_generator_vlog_beh.v
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/1f5a/hdl/fifo_generator_v13_2_rfs.vhd
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/1f5a/hdl/fifo_generator_v13_2_rfs.v
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/c001/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd
c:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/.Xil/Vivado-16224-TECH-C98I8JRGUQ/PrjAr/_X_/lab_3_hw.srcs/sources_1/bd/design_test/ipshared/1f5a/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd
C:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/archive_project_summary.txt

<utils_1>
None

Section (3.3) - SOURCES SUMMARY
-------------------------------
List of all the source files present in the archived project:-

<sources_1>
./lab_3_hw.srcs/sources_1/bd/design_test/design_test.bd
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_processing_system7_0_0/design_test_processing_system7_0_0.xci
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/d4a8/hdl/axi_vip_v1_1_vl_rfs.sv
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_local_params.v
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/8c62/hdl/processing_system7_vip_v1_0_vl_rfs.sv
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_reg_params.v
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_reg_init.v
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_apis.v
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_unused_ports.v
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_axi_gp.v
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_axi_acp.v
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_axi_hp.v
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_processing_system7_0_0/sim/design_test_processing_system7_0_0.v
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_processing_system7_0_0/design_test_processing_system7_0_0.dcp
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_processing_system7_0_0/design_test_processing_system7_0_0_stub.v
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_processing_system7_0_0/design_test_processing_system7_0_0_stub.vhdl
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_processing_system7_0_0/design_test_processing_system7_0_0_sim_netlist.v
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_processing_system7_0_0/design_test_processing_system7_0_0_sim_netlist.vhdl
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_processing_system7_0_0/design_test_processing_system7_0_0.xdc
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_processing_system7_0_0/hdl/verilog/design_test_processing_system7_0_0.hwdef
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_processing_system7_0_0/ps7_init.c
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_processing_system7_0_0/ps7_init.h
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_processing_system7_0_0/ps7_init_gpl.c
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_processing_system7_0_0/ps7_init_gpl.h
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_processing_system7_0_0/ps7_init.tcl
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_processing_system7_0_0/ps7_init.html
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_aw_atc.v
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_b_atc.v
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_w_atc.v
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_atc.v
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_trace_buffer.v
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_processing_system7_0_0/synth/design_test_processing_system7_0_0.v
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_processing_system7_0_0/design_test_processing_system7_0_0.xml
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_ps7_0_axi_periph_0/design_test_ps7_0_axi_periph_0.xci
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_ps7_0_axi_periph_0/design_test_ps7_0_axi_periph_0.xml
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_rst_ps7_0_50M_0/design_test_rst_ps7_0_50M_0.xci
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_rst_ps7_0_50M_0/design_test_rst_ps7_0_50M_0_board.xdc
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_rst_ps7_0_50M_0/sim/design_test_rst_ps7_0_50M_0.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_rst_ps7_0_50M_0/design_test_rst_ps7_0_50M_0.dcp
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_rst_ps7_0_50M_0/design_test_rst_ps7_0_50M_0_stub.v
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_rst_ps7_0_50M_0/design_test_rst_ps7_0_50M_0_stub.vhdl
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_rst_ps7_0_50M_0/design_test_rst_ps7_0_50M_0_sim_netlist.v
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_rst_ps7_0_50M_0/design_test_rst_ps7_0_50M_0_sim_netlist.vhdl
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_rst_ps7_0_50M_0/design_test_rst_ps7_0_50M_0.xdc
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_rst_ps7_0_50M_0/synth/design_test_rst_ps7_0_50M_0.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_rst_ps7_0_50M_0/design_test_rst_ps7_0_50M_0_ooc.xdc
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_rst_ps7_0_50M_0/design_test_rst_ps7_0_50M_0.xml
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_xbar_0/design_test_xbar_0.xci
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/1f5a/simulation/fifo_generator_vlog_beh.v
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/1f5a/hdl/fifo_generator_v13_2_rfs.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/1f5a/hdl/fifo_generator_v13_2_rfs.v
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_xbar_0/sim/design_test_xbar_0.v
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_xbar_0/design_test_xbar_0.dcp
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_xbar_0/design_test_xbar_0_stub.v
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_xbar_0/design_test_xbar_0_stub.vhdl
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_xbar_0/design_test_xbar_0_sim_netlist.v
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_xbar_0/design_test_xbar_0_sim_netlist.vhdl
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/c001/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/1f5a/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_xbar_0/synth/design_test_xbar_0.v
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_xbar_0/design_test_xbar_0_ooc.xdc
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_xbar_0/design_test_xbar_0.xml
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/design_test_PmodOLED_0_0.xci
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/design_test_PmodOLED_0_0_board.xdc
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/c48e/src/PmodOLED.v
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/sim/design_test_PmodOLED_0_0.v
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/design_test_PmodOLED_0_0.dcp
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/design_test_PmodOLED_0_0_stub.v
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/design_test_PmodOLED_0_0_stub.vhdl
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/design_test_PmodOLED_0_0_sim_netlist.v
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/design_test_PmodOLED_0_0_sim_netlist.vhdl
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_ooc.xdc
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/synth/design_test_PmodOLED_0_0.v
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_pmod_bridge_0_0/PmodOLED_pmod_bridge_0_0.xci
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_pmod_bridge_0_0/PmodOLED_pmod_bridge_0_0_board.xdc
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_pmod_bridge_0_0/src/pmod_concat.hwdef
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_pmod_bridge_0_0/src/pmod_concat.v
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_pmod_bridge_0_0/sim/PmodOLED_pmod_bridge_0_0.v
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_pmod_bridge_0_0/src/pmod_concat_ooc.xdc
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_pmod_bridge_0_0/synth/PmodOLED_pmod_bridge_0_0.v
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_pmod_bridge_0_0/PmodOLED_pmod_bridge_0_0.xml
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/PmodOLED_axi_quad_spi_0_0.xci
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/PmodOLED_axi_quad_spi_0_0_board.xdc
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/simulation/dist_mem_gen_v8_0.v
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/hdl/lib_pkg_v1_0_rfs.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/hdl/lib_cdc_v1_0_rfs.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/simulation/fifo_generator_vlog_beh.v
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/hdl/fifo_generator_v13_2_rfs.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/hdl/fifo_generator_v13_2_rfs.v
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/hdl/lib_fifo_v1_0_rfs.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/hdl/interrupt_control_v3_1_vh_rfs.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/netlist/mode_1_memory_0_mixed.mif
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/netlist/mode_1_memory_1_wb.mif
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/netlist/mode_1_memory_2_nm.mif
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/netlist/mode_1_memory_4_mx.mif
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/netlist/mode_2_memory_0_mixed.mif
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/netlist/mode_2_memory_1_wb.mif
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/netlist/mode_2_memory_2_nm.mif
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/netlist/mode_2_memory_4_mx.mif
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/netlist/mode_2_memory_3_sp.mif
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/netlist/mode_1_memory_3_sp.mif
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/netlist/mode_1_memory_0_mixed.mem
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/netlist/mode_1_memory_1_wb.mem
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/netlist/mode_1_memory_2_nm.mem
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/netlist/mode_1_memory_4_mx.mem
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/netlist/mode_2_memory_0_mixed.mem
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/netlist/mode_2_memory_1_wb.mem
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/netlist/mode_2_memory_2_nm.mem
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/netlist/mode_2_memory_4_mx.mem
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/netlist/mode_2_memory_3_sp.mem
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/netlist/mode_1_memory_3_sp.mem
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/sim/PmodOLED_axi_quad_spi_0_0.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/PmodOLED_axi_quad_spi_0_0.xdc
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/PmodOLED_axi_quad_spi_0_0_ooc.xdc
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/PmodOLED_axi_quad_spi_0_0_clocks.xdc
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/synth/PmodOLED_axi_quad_spi_0_0.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/PmodOLED_axi_quad_spi_0_0.xml
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_gpio_0_0/PmodOLED_axi_gpio_0_0.xci
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_gpio_0_0/PmodOLED_axi_gpio_0_0_board.xdc
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_gpio_0_0/hdl/interrupt_control_v3_1_vh_rfs.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_gpio_0_0/sim/PmodOLED_axi_gpio_0_0.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_gpio_0_0/PmodOLED_axi_gpio_0_0_ooc.xdc
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_gpio_0_0/PmodOLED_axi_gpio_0_0.xdc
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_gpio_0_0/synth/PmodOLED_axi_gpio_0_0.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/src/PmodOLED_axi_gpio_0_0/PmodOLED_axi_gpio_0_0.xml
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_PmodOLED_0_0/design_test_PmodOLED_0_0.xml
./lab_3_hw.srcs/sources_1/bd/design_test/synth/design_test.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/sim/design_test.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_axi_gpio_0_1/design_test_axi_gpio_0_1.xci
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_axi_gpio_0_1/design_test_axi_gpio_0_1_board.xdc
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_axi_gpio_0_1/sim/design_test_axi_gpio_0_1.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_axi_gpio_0_1/design_test_axi_gpio_0_1.dcp
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_axi_gpio_0_1/design_test_axi_gpio_0_1_stub.v
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_axi_gpio_0_1/design_test_axi_gpio_0_1_stub.vhdl
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_axi_gpio_0_1/design_test_axi_gpio_0_1_sim_netlist.v
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_axi_gpio_0_1/design_test_axi_gpio_0_1_sim_netlist.vhdl
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_axi_gpio_0_1/design_test_axi_gpio_0_1_ooc.xdc
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_axi_gpio_0_1/design_test_axi_gpio_0_1.xdc
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_axi_gpio_0_1/synth/design_test_axi_gpio_0_1.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_axi_gpio_0_1/design_test_axi_gpio_0_1.xml
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_axi_gpio_0_2/design_test_axi_gpio_0_2.xci
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_axi_gpio_0_2/design_test_axi_gpio_0_2_board.xdc
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_axi_gpio_0_2/sim/design_test_axi_gpio_0_2.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_axi_gpio_0_2/design_test_axi_gpio_0_2.dcp
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_axi_gpio_0_2/design_test_axi_gpio_0_2_stub.v
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_axi_gpio_0_2/design_test_axi_gpio_0_2_stub.vhdl
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_axi_gpio_0_2/design_test_axi_gpio_0_2_sim_netlist.v
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_axi_gpio_0_2/design_test_axi_gpio_0_2_sim_netlist.vhdl
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_axi_gpio_0_2/design_test_axi_gpio_0_2_ooc.xdc
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_axi_gpio_0_2/design_test_axi_gpio_0_2.xdc
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_axi_gpio_0_2/synth/design_test_axi_gpio_0_2.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_axi_gpio_0_2/design_test_axi_gpio_0_2.xml
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_auto_pc_0/design_test_auto_pc_0.xci
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/1f5a/simulation/fifo_generator_vlog_beh.v
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/1f5a/hdl/fifo_generator_v13_2_rfs.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/1f5a/hdl/fifo_generator_v13_2_rfs.v
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_auto_pc_0/sim/design_test_auto_pc_0.v
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_auto_pc_0/design_test_auto_pc_0.dcp
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_auto_pc_0/design_test_auto_pc_0_sim_netlist.v
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_auto_pc_0/design_test_auto_pc_0_sim_netlist.vhdl
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_auto_pc_0/design_test_auto_pc_0_stub.v
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_auto_pc_0/design_test_auto_pc_0_stub.vhdl
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/c001/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ipshared/1f5a/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_auto_pc_0/design_test_auto_pc_0_ooc.xdc
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_auto_pc_0/synth/design_test_auto_pc_0.v
./lab_3_hw.srcs/sources_1/bd/design_test/ip/design_test_auto_pc_0/design_test_auto_pc_0.xml
./lab_3_hw.srcs/sources_1/bd/design_test/design_test_ooc.xdc
./lab_3_hw.srcs/sources_1/bd/design_test/hw_handoff/design_test.hwh
./lab_3_hw.srcs/sources_1/bd/design_test/hw_handoff/design_test_bd.tcl
./lab_3_hw.srcs/sources_1/bd/design_test/synth/design_test.hwdef
./lab_3_hw.srcs/sources_1/bd/design_test/sim/design_test.protoinst
./lab_3_hw.srcs/sources_1/bd/design_test/hdl/design_test_wrapper.vhd
./lab_3_hw.srcs/sources_1/imports/lab3/archive_project_summary.txt
./lab_3_hw.srcs/sources_1/imports/pmod_oled/archive_project_summary.txt

<constrs_1>
./lab_3_hw.srcs/constrs_1/new/lab_3_const.xdc

<sim_1>
None

<utils_1>
None

<design_test_xbar_0>
None

<design_test_rst_ps7_0_50M_0>
None

<design_test_processing_system7_0_0>
None

<design_test_PmodOLED_0_0>
None

<design_test_axi_gpio_0_1>
None

<design_test_axi_gpio_0_2>
None

Section (3.4) - REMOTE IP DEFINITIONS
-------------------------------------
List of all the remote IP's present in the archived project:-

<sources_1>
./lab_3_hw.ipdefs/vivado-library-v2019.1-1_0_0_0_0_0_0/ip/Pmods/PmodOLED_v1_0
./lab_3_hw.ipdefs/vivado-library-v2019.1-1_0_0_0_0_0_0/ip/Pmods/Pmod_Bridge_v1_0
./lab_3_hw.ipdefs/vivado-library-v2019.1-1_0_0_0_0_0_0/if/pmod_v1_0

<design_test_xbar_0>
None

<design_test_rst_ps7_0_50M_0>
None

<design_test_processing_system7_0_0>
None

<design_test_PmodOLED_0_0>
None

<design_test_axi_gpio_0_1>
None

<design_test_axi_gpio_0_2>
None

./lab_3_hw.board/zybo-z7-10

Section (4) - JOURNAL/LOG FILES
-------------------------------
List of Journal/Log files that were added to the archived project:-

Source File = C:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/vivado.jou
Archived Location = ./lab_3_hw/vivado.jou

Source File = C:/Users/ecetech/Desktop/lab_3_final.xpr/pmod_oled/vivado.log
Archived Location = ./lab_3_hw/vivado.log

Section (5) - CONFIGURATION SETTINGS/FILES
------------------------------------------
List of configuration settings/files that were added to the archived project:-


