Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Mar 25 18:35:42 2024
| Host         : LAPTOP-4C320F96 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCCPUSOC_Top_timing_summary_routed.rpt -rpx MCCPUSOC_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : MCCPUSOC_Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1385 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_7SEG/cnt_reg[14]/Q (HIGH)

 There are 1385 register/latch pins with no clock driven by root clock pin: U_CLKDIV/clkdiv_reg[25]/Q (HIGH)

 There are 1385 register/latch pins with no clock driven by root clock pin: U_CLKDIV/clkdiv_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4734 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.443        0.000                      0                   80        0.252        0.000                      0                   80       49.500        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        96.443        0.000                      0                   80        0.252        0.000                      0                   80       49.500        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       96.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.443ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 1.116ns (31.775%)  route 2.396ns (68.225%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 104.932 - 100.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.628     5.231    U_7SEG/clk_IBUF_BUFG
    SLICE_X43Y65         FDCE                                         r  U_7SEG/i_data_store_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  U_7SEG/i_data_store_reg[8]/Q
                         net (fo=1, routed)           1.231     6.917    U_7SEG/i_data_store[8]
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.124     7.041 r  U_7SEG/o_seg_r[6]_i_8/O
                         net (fo=1, routed)           0.000     7.041    U_7SEG/o_seg_r[6]_i_8_n_0
    SLICE_X40Y68         MUXF7 (Prop_muxf7_I0_O)      0.238     7.279 r  U_7SEG/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           1.166     8.445    U_7SEG/sel0[0]
    SLICE_X35Y68         LUT4 (Prop_lut4_I3_O)        0.298     8.743 r  U_7SEG/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     8.743    U_7SEG/o_seg_r[1]_i_1_n_0
    SLICE_X35Y68         FDPE                                         r  U_7SEG/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.509   104.932    U_7SEG/clk_IBUF_BUFG
    SLICE_X35Y68         FDPE                                         r  U_7SEG/o_seg_r_reg[1]/C
                         clock pessimism              0.259   105.191    
                         clock uncertainty           -0.035   105.155    
    SLICE_X35Y68         FDPE (Setup_fdpe_C_D)        0.031   105.186    U_7SEG/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.186    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                 96.443    

Slack (MET) :             96.459ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 1.144ns (32.315%)  route 2.396ns (67.685%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 104.932 - 100.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.628     5.231    U_7SEG/clk_IBUF_BUFG
    SLICE_X43Y65         FDCE                                         r  U_7SEG/i_data_store_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  U_7SEG/i_data_store_reg[8]/Q
                         net (fo=1, routed)           1.231     6.917    U_7SEG/i_data_store[8]
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.124     7.041 r  U_7SEG/o_seg_r[6]_i_8/O
                         net (fo=1, routed)           0.000     7.041    U_7SEG/o_seg_r[6]_i_8_n_0
    SLICE_X40Y68         MUXF7 (Prop_muxf7_I0_O)      0.238     7.279 r  U_7SEG/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           1.166     8.445    U_7SEG/sel0[0]
    SLICE_X35Y68         LUT4 (Prop_lut4_I2_O)        0.326     8.771 r  U_7SEG/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.771    U_7SEG/o_seg_r[3]_i_1_n_0
    SLICE_X35Y68         FDPE                                         r  U_7SEG/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.509   104.932    U_7SEG/clk_IBUF_BUFG
    SLICE_X35Y68         FDPE                                         r  U_7SEG/o_seg_r_reg[3]/C
                         clock pessimism              0.259   105.191    
                         clock uncertainty           -0.035   105.155    
    SLICE_X35Y68         FDPE (Setup_fdpe_C_D)        0.075   105.230    U_7SEG/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.230    
                         arrival time                          -8.771    
  -------------------------------------------------------------------
                         slack                                 96.459    

Slack (MET) :             96.557ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 1.254ns (36.931%)  route 2.142ns (63.069%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 104.930 - 100.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.629     5.232    U_Multi/CLK
    SLICE_X47Y64         FDCE                                         r  U_Multi/disp_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDCE (Prop_fdce_C_Q)         0.419     5.651 r  U_Multi/disp_data_reg[24]/Q
                         net (fo=1, routed)           1.153     6.804    U_Multi/disp_data[24]
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.299     7.103 r  U_Multi/i_data_store[24]_i_8/O
                         net (fo=1, routed)           0.000     7.103    U_Multi/i_data_store[24]_i_8_n_0
    SLICE_X48Y70         MUXF7 (Prop_muxf7_I0_O)      0.238     7.341 r  U_Multi/i_data_store_reg[24]_i_3/O
                         net (fo=1, routed)           0.988     8.329    U_Multi/i_data_store_reg[24]_i_3_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I5_O)        0.298     8.627 r  U_Multi/i_data_store[24]_i_1/O
                         net (fo=1, routed)           0.000     8.627    U_7SEG/D[24]
    SLICE_X40Y70         FDCE                                         r  U_7SEG/i_data_store_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.507   104.930    U_7SEG/clk_IBUF_BUFG
    SLICE_X40Y70         FDCE                                         r  U_7SEG/i_data_store_reg[24]/C
                         clock pessimism              0.259   105.189    
                         clock uncertainty           -0.035   105.153    
    SLICE_X40Y70         FDCE (Setup_fdce_C_D)        0.031   105.184    U_7SEG/i_data_store_reg[24]
  -------------------------------------------------------------------
                         required time                        105.184    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                 96.557    

Slack (MET) :             96.642ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.314ns  (logic 1.116ns (33.673%)  route 2.198ns (66.327%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 104.932 - 100.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.628     5.231    U_7SEG/clk_IBUF_BUFG
    SLICE_X43Y65         FDCE                                         r  U_7SEG/i_data_store_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  U_7SEG/i_data_store_reg[8]/Q
                         net (fo=1, routed)           1.231     6.917    U_7SEG/i_data_store[8]
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.124     7.041 r  U_7SEG/o_seg_r[6]_i_8/O
                         net (fo=1, routed)           0.000     7.041    U_7SEG/o_seg_r[6]_i_8_n_0
    SLICE_X40Y68         MUXF7 (Prop_muxf7_I0_O)      0.238     7.279 r  U_7SEG/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           0.968     8.247    U_7SEG/sel0[0]
    SLICE_X35Y68         LUT4 (Prop_lut4_I3_O)        0.298     8.545 r  U_7SEG/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000     8.545    U_7SEG/o_seg_r[4]_i_1_n_0
    SLICE_X35Y68         FDPE                                         r  U_7SEG/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.509   104.932    U_7SEG/clk_IBUF_BUFG
    SLICE_X35Y68         FDPE                                         r  U_7SEG/o_seg_r_reg[4]/C
                         clock pessimism              0.259   105.191    
                         clock uncertainty           -0.035   105.155    
    SLICE_X35Y68         FDPE (Setup_fdpe_C_D)        0.032   105.187    U_7SEG/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.187    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                                 96.642    

Slack (MET) :             96.651ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 1.116ns (33.838%)  route 2.182ns (66.162%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 104.932 - 100.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.635     5.238    U_7SEG/clk_IBUF_BUFG
    SLICE_X41Y62         FDCE                                         r  U_7SEG/i_data_store_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  U_7SEG/i_data_store_reg[5]/Q
                         net (fo=1, routed)           1.152     6.845    U_7SEG/i_data_store[5]
    SLICE_X41Y68         LUT6 (Prop_lut6_I3_O)        0.124     6.969 r  U_7SEG/o_seg_r[6]_i_12/O
                         net (fo=1, routed)           0.000     6.969    U_7SEG/o_seg_r[6]_i_12_n_0
    SLICE_X41Y68         MUXF7 (Prop_muxf7_I0_O)      0.238     7.207 r  U_7SEG/o_seg_r_reg[6]_i_5/O
                         net (fo=7, routed)           1.031     8.238    U_7SEG/sel0[1]
    SLICE_X35Y68         LUT4 (Prop_lut4_I2_O)        0.298     8.536 r  U_7SEG/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000     8.536    U_7SEG/o_seg_r[2]_i_1_n_0
    SLICE_X35Y68         FDPE                                         r  U_7SEG/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.509   104.932    U_7SEG/clk_IBUF_BUFG
    SLICE_X35Y68         FDPE                                         r  U_7SEG/o_seg_r_reg[2]/C
                         clock pessimism              0.259   105.191    
                         clock uncertainty           -0.035   105.155    
    SLICE_X35Y68         FDPE (Setup_fdpe_C_D)        0.031   105.186    U_7SEG/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.186    
                         arrival time                          -8.536    
  -------------------------------------------------------------------
                         slack                                 96.651    

Slack (MET) :             96.665ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 1.146ns (34.434%)  route 2.182ns (65.566%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 104.932 - 100.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.635     5.238    U_7SEG/clk_IBUF_BUFG
    SLICE_X41Y62         FDCE                                         r  U_7SEG/i_data_store_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  U_7SEG/i_data_store_reg[5]/Q
                         net (fo=1, routed)           1.152     6.845    U_7SEG/i_data_store[5]
    SLICE_X41Y68         LUT6 (Prop_lut6_I3_O)        0.124     6.969 r  U_7SEG/o_seg_r[6]_i_12/O
                         net (fo=1, routed)           0.000     6.969    U_7SEG/o_seg_r[6]_i_12_n_0
    SLICE_X41Y68         MUXF7 (Prop_muxf7_I0_O)      0.238     7.207 r  U_7SEG/o_seg_r_reg[6]_i_5/O
                         net (fo=7, routed)           1.031     8.238    U_7SEG/sel0[1]
    SLICE_X35Y68         LUT4 (Prop_lut4_I3_O)        0.328     8.566 r  U_7SEG/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000     8.566    U_7SEG/o_seg_r[6]_i_1_n_0
    SLICE_X35Y68         FDPE                                         r  U_7SEG/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.509   104.932    U_7SEG/clk_IBUF_BUFG
    SLICE_X35Y68         FDPE                                         r  U_7SEG/o_seg_r_reg[6]/C
                         clock pessimism              0.259   105.191    
                         clock uncertainty           -0.035   105.155    
    SLICE_X35Y68         FDPE (Setup_fdpe_C_D)        0.075   105.230    U_7SEG/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.230    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                 96.665    

Slack (MET) :             96.766ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 1.096ns (34.387%)  route 2.091ns (65.613%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 104.932 - 100.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.628     5.231    U_7SEG/clk_IBUF_BUFG
    SLICE_X39Y68         FDCE                                         r  U_7SEG/i_data_store_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  U_7SEG/i_data_store_reg[27]/Q
                         net (fo=1, routed)           1.108     6.794    U_7SEG/i_data_store[27]
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.918 r  U_7SEG/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     6.918    U_7SEG/o_seg_r[6]_i_7_n_0
    SLICE_X40Y68         MUXF7 (Prop_muxf7_I1_O)      0.217     7.135 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           0.984     8.119    U_7SEG/sel0[3]
    SLICE_X35Y68         LUT4 (Prop_lut4_I0_O)        0.299     8.418 r  U_7SEG/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     8.418    U_7SEG/o_seg_r[0]_i_1_n_0
    SLICE_X35Y68         FDPE                                         r  U_7SEG/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.509   104.932    U_7SEG/clk_IBUF_BUFG
    SLICE_X35Y68         FDPE                                         r  U_7SEG/o_seg_r_reg[0]/C
                         clock pessimism              0.259   105.191    
                         clock uncertainty           -0.035   105.155    
    SLICE_X35Y68         FDPE (Setup_fdpe_C_D)        0.029   105.184    U_7SEG/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.184    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                 96.766    

Slack (MET) :             96.784ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.215ns  (logic 1.124ns (34.958%)  route 2.091ns (65.042%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 104.932 - 100.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.628     5.231    U_7SEG/clk_IBUF_BUFG
    SLICE_X39Y68         FDCE                                         r  U_7SEG/i_data_store_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  U_7SEG/i_data_store_reg[27]/Q
                         net (fo=1, routed)           1.108     6.794    U_7SEG/i_data_store[27]
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.918 r  U_7SEG/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     6.918    U_7SEG/o_seg_r[6]_i_7_n_0
    SLICE_X40Y68         MUXF7 (Prop_muxf7_I1_O)      0.217     7.135 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           0.984     8.119    U_7SEG/sel0[3]
    SLICE_X35Y68         LUT4 (Prop_lut4_I0_O)        0.327     8.446 r  U_7SEG/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000     8.446    U_7SEG/o_seg_r[5]_i_1_n_0
    SLICE_X35Y68         FDPE                                         r  U_7SEG/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.509   104.932    U_7SEG/clk_IBUF_BUFG
    SLICE_X35Y68         FDPE                                         r  U_7SEG/o_seg_r_reg[5]/C
                         clock pessimism              0.259   105.191    
                         clock uncertainty           -0.035   105.155    
    SLICE_X35Y68         FDPE (Setup_fdpe_C_D)        0.075   105.230    U_7SEG/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.230    
                         arrival time                          -8.446    
  -------------------------------------------------------------------
                         slack                                 96.784    

Slack (MET) :             96.793ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.165ns  (logic 1.229ns (38.826%)  route 1.936ns (61.174%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 104.930 - 100.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.621     5.224    U_Multi/CLK
    SLICE_X47Y70         FDCE                                         r  U_Multi/disp_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDCE (Prop_fdce_C_Q)         0.419     5.643 r  U_Multi/disp_data_reg[26]/Q
                         net (fo=1, routed)           0.811     6.453    U_Multi/disp_data[26]
    SLICE_X48Y69         LUT6 (Prop_lut6_I5_O)        0.299     6.752 r  U_Multi/i_data_store[26]_i_8/O
                         net (fo=1, routed)           0.000     6.752    U_Multi/i_data_store[26]_i_8_n_0
    SLICE_X48Y69         MUXF7 (Prop_muxf7_I0_O)      0.212     6.964 r  U_Multi/i_data_store_reg[26]_i_3/O
                         net (fo=1, routed)           1.126     8.090    U_Multi/i_data_store_reg[26]_i_3_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.299     8.389 r  U_Multi/i_data_store[26]_i_1/O
                         net (fo=1, routed)           0.000     8.389    U_7SEG/D[26]
    SLICE_X41Y69         FDCE                                         r  U_7SEG/i_data_store_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.507   104.930    U_7SEG/clk_IBUF_BUFG
    SLICE_X41Y69         FDCE                                         r  U_7SEG/i_data_store_reg[26]/C
                         clock pessimism              0.259   105.189    
                         clock uncertainty           -0.035   105.153    
    SLICE_X41Y69         FDCE (Setup_fdce_C_D)        0.029   105.182    U_7SEG/i_data_store_reg[26]
  -------------------------------------------------------------------
                         required time                        105.182    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                 96.793    

Slack (MET) :             96.828ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.128ns  (logic 1.224ns (39.133%)  route 1.904ns (60.867%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 104.933 - 100.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.627     5.230    U_Multi/CLK
    SLICE_X47Y65         FDCE                                         r  U_Multi/disp_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDCE (Prop_fdce_C_Q)         0.419     5.649 r  U_Multi/disp_data_reg[13]/Q
                         net (fo=1, routed)           0.797     6.445    U_Multi/disp_data[13]
    SLICE_X46Y66         LUT6 (Prop_lut6_I5_O)        0.299     6.744 r  U_Multi/i_data_store[13]_i_8/O
                         net (fo=1, routed)           0.000     6.744    U_Multi/i_data_store[13]_i_8_n_0
    SLICE_X46Y66         MUXF7 (Prop_muxf7_I0_O)      0.209     6.953 r  U_Multi/i_data_store_reg[13]_i_3/O
                         net (fo=1, routed)           1.107     8.061    U_Multi/i_data_store_reg[13]_i_3_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.297     8.358 r  U_Multi/i_data_store[13]_i_1/O
                         net (fo=1, routed)           0.000     8.358    U_7SEG/D[13]
    SLICE_X41Y67         FDCE                                         r  U_7SEG/i_data_store_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.510   104.933    U_7SEG/clk_IBUF_BUFG
    SLICE_X41Y67         FDCE                                         r  U_7SEG/i_data_store_reg[13]/C
                         clock pessimism              0.259   105.192    
                         clock uncertainty           -0.035   105.156    
    SLICE_X41Y67         FDCE (Setup_fdce_C_D)        0.029   105.185    U_7SEG/i_data_store_reg[13]
  -------------------------------------------------------------------
                         required time                        105.185    
                         arrival time                          -8.358    
  -------------------------------------------------------------------
                         slack                                 96.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.567     1.486    U_7SEG/clk_IBUF_BUFG
    SLICE_X29Y66         FDCE                                         r  U_7SEG/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U_7SEG/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.736    U_7SEG/cnt_reg_n_0_[11]
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  U_7SEG/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    U_7SEG/cnt_reg[8]_i_1_n_4
    SLICE_X29Y66         FDCE                                         r  U_7SEG/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.835     2.000    U_7SEG/clk_IBUF_BUFG
    SLICE_X29Y66         FDCE                                         r  U_7SEG/cnt_reg[11]/C
                         clock pessimism             -0.513     1.486    
    SLICE_X29Y66         FDCE (Hold_fdce_C_D)         0.105     1.591    U_7SEG/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.568     1.487    U_7SEG/clk_IBUF_BUFG
    SLICE_X29Y65         FDCE                                         r  U_7SEG/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  U_7SEG/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.737    U_7SEG/cnt_reg_n_0_[7]
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  U_7SEG/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    U_7SEG/cnt_reg[4]_i_1_n_4
    SLICE_X29Y65         FDCE                                         r  U_7SEG/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.836     2.001    U_7SEG/clk_IBUF_BUFG
    SLICE_X29Y65         FDCE                                         r  U_7SEG/cnt_reg[7]/C
                         clock pessimism             -0.513     1.487    
    SLICE_X29Y65         FDCE (Hold_fdce_C_D)         0.105     1.592    U_7SEG/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.568     1.487    U_7SEG/clk_IBUF_BUFG
    SLICE_X29Y64         FDCE                                         r  U_7SEG/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  U_7SEG/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.737    U_7SEG/cnt_reg_n_0_[3]
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  U_7SEG/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    U_7SEG/cnt_reg[0]_i_1_n_4
    SLICE_X29Y64         FDCE                                         r  U_7SEG/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.837     2.002    U_7SEG/clk_IBUF_BUFG
    SLICE_X29Y64         FDCE                                         r  U_7SEG/cnt_reg[3]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X29Y64         FDCE (Hold_fdce_C_D)         0.105     1.592    U_7SEG/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.566     1.485    U_7SEG/clk_IBUF_BUFG
    SLICE_X29Y67         FDCE                                         r  U_7SEG/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  U_7SEG/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105     1.732    U_7SEG/cnt_reg_n_0_[12]
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.847 r  U_7SEG/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    U_7SEG/cnt_reg[12]_i_1_n_7
    SLICE_X29Y67         FDCE                                         r  U_7SEG/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.834     1.999    U_7SEG/clk_IBUF_BUFG
    SLICE_X29Y67         FDCE                                         r  U_7SEG/cnt_reg[12]/C
                         clock pessimism             -0.513     1.485    
    SLICE_X29Y67         FDCE (Hold_fdce_C_D)         0.105     1.590    U_7SEG/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.567     1.486    U_7SEG/clk_IBUF_BUFG
    SLICE_X29Y66         FDCE                                         r  U_7SEG/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U_7SEG/cnt_reg[8]/Q
                         net (fo=1, routed)           0.105     1.733    U_7SEG/cnt_reg_n_0_[8]
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.848 r  U_7SEG/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.848    U_7SEG/cnt_reg[8]_i_1_n_7
    SLICE_X29Y66         FDCE                                         r  U_7SEG/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.835     2.000    U_7SEG/clk_IBUF_BUFG
    SLICE_X29Y66         FDCE                                         r  U_7SEG/cnt_reg[8]/C
                         clock pessimism             -0.513     1.486    
    SLICE_X29Y66         FDCE (Hold_fdce_C_D)         0.105     1.591    U_7SEG/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.568     1.487    U_7SEG/clk_IBUF_BUFG
    SLICE_X29Y65         FDCE                                         r  U_7SEG/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  U_7SEG/cnt_reg[4]/Q
                         net (fo=1, routed)           0.105     1.734    U_7SEG/cnt_reg_n_0_[4]
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.849 r  U_7SEG/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.849    U_7SEG/cnt_reg[4]_i_1_n_7
    SLICE_X29Y65         FDCE                                         r  U_7SEG/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.836     2.001    U_7SEG/clk_IBUF_BUFG
    SLICE_X29Y65         FDCE                                         r  U_7SEG/cnt_reg[4]/C
                         clock pessimism             -0.513     1.487    
    SLICE_X29Y65         FDCE (Hold_fdce_C_D)         0.105     1.592    U_7SEG/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.554     1.473    U_CLKDIV/CLK
    SLICE_X52Y78         FDCE                                         r  U_CLKDIV/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y78         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_CLKDIV/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.121     1.736    U_CLKDIV/clkdiv_reg_n_0_[10]
    SLICE_X52Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.847 r  U_CLKDIV/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    U_CLKDIV/clkdiv_reg[8]_i_1_n_5
    SLICE_X52Y78         FDCE                                         r  U_CLKDIV/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.822     1.987    U_CLKDIV/CLK
    SLICE_X52Y78         FDCE                                         r  U_CLKDIV/clkdiv_reg[10]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X52Y78         FDCE (Hold_fdce_C_D)         0.105     1.578    U_CLKDIV/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.556     1.475    U_CLKDIV/CLK
    SLICE_X52Y80         FDCE                                         r  U_CLKDIV/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_CLKDIV/clkdiv_reg[18]/Q
                         net (fo=1, routed)           0.121     1.738    U_CLKDIV/clkdiv_reg_n_0_[18]
    SLICE_X52Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.849 r  U_CLKDIV/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.849    U_CLKDIV/clkdiv_reg[16]_i_1_n_5
    SLICE_X52Y80         FDCE                                         r  U_CLKDIV/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.824     1.989    U_CLKDIV/CLK
    SLICE_X52Y80         FDCE                                         r  U_CLKDIV/clkdiv_reg[18]/C
                         clock pessimism             -0.513     1.475    
    SLICE_X52Y80         FDCE (Hold_fdce_C_D)         0.105     1.580    U_CLKDIV/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.557     1.476    U_CLKDIV/CLK
    SLICE_X52Y81         FDCE                                         r  U_CLKDIV/clkdiv_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_CLKDIV/clkdiv_reg[22]/Q
                         net (fo=1, routed)           0.121     1.739    U_CLKDIV/clkdiv_reg_n_0_[22]
    SLICE_X52Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.850 r  U_CLKDIV/clkdiv_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.850    U_CLKDIV/clkdiv_reg[20]_i_1_n_5
    SLICE_X52Y81         FDCE                                         r  U_CLKDIV/clkdiv_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.825     1.990    U_CLKDIV/CLK
    SLICE_X52Y81         FDCE                                         r  U_CLKDIV/clkdiv_reg[22]/C
                         clock pessimism             -0.513     1.476    
    SLICE_X52Y81         FDCE (Hold_fdce_C_D)         0.105     1.581    U_CLKDIV/clkdiv_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.554     1.473    U_CLKDIV/CLK
    SLICE_X52Y77         FDCE                                         r  U_CLKDIV/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_CLKDIV/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.121     1.736    U_CLKDIV/clkdiv_reg_n_0_[6]
    SLICE_X52Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.847 r  U_CLKDIV/clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    U_CLKDIV/clkdiv_reg[4]_i_1_n_5
    SLICE_X52Y77         FDCE                                         r  U_CLKDIV/clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.821     1.986    U_CLKDIV/CLK
    SLICE_X52Y77         FDCE                                         r  U_CLKDIV/clkdiv_reg[6]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X52Y77         FDCE (Hold_fdce_C_D)         0.105     1.578    U_CLKDIV/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X29Y64    U_7SEG/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X29Y66    U_7SEG/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X29Y66    U_7SEG/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X29Y67    U_7SEG/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X29Y67    U_7SEG/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X29Y67    U_7SEG/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X29Y64    U_7SEG/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X29Y64    U_7SEG/cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X29Y64    U_7SEG/cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X29Y67    U_7SEG/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X29Y67    U_7SEG/cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X29Y67    U_7SEG/cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X41Y67    U_7SEG/i_data_store_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X41Y67    U_7SEG/i_data_store_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X41Y67    U_7SEG/i_data_store_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y78    U_CLKDIV/clkdiv_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y78    U_CLKDIV/clkdiv_reg[11]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X47Y63    U_Multi/disp_data_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X47Y63    U_Multi/disp_data_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X44Y69    U_7SEG/i_data_store_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X44Y69    U_7SEG/i_data_store_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X41Y69    U_7SEG/i_data_store_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X44Y69    U_7SEG/i_data_store_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X43Y66    U_7SEG/i_data_store_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X43Y66    U_7SEG/i_data_store_reg[7]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X35Y68    U_7SEG/o_seg_r_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X35Y68    U_7SEG/o_seg_r_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X35Y68    U_7SEG/o_seg_r_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X35Y68    U_7SEG/o_seg_r_reg[3]/C



