{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1685442321212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685442321212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 30 15:55:21 2023 " "Processing started: Tue May 30 15:55:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685442321212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1685442321212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Full_Adder2 -c Full_Adder2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Full_Adder2 -c Full_Adder2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1685442321212 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1685442321436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder2-Behavioral " "Found design unit 1: Full_Adder2-Behavioral" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685442321825 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder2 " "Found entity 1: Full_Adder2" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685442321825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685442321825 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Full_Adder2 " "Elaborating entity \"Full_Adder2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1685442321845 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SUM Full_Adder2.vhd(7) " "VHDL Signal Declaration warning at Full_Adder2.vhd(7): used implicit default value for signal \"SUM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1685442321845 "|Full_Adder2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CARRY Full_Adder2.vhd(7) " "VHDL Signal Declaration warning at Full_Adder2.vhd(7): used implicit default value for signal \"CARRY\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1685442321845 "|Full_Adder2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S Full_Adder2.vhd(39) " "VHDL Process Statement warning at Full_Adder2.vhd(39): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1685442321845 "|Full_Adder2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S Full_Adder2.vhd(50) " "VHDL Process Statement warning at Full_Adder2.vhd(50): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1685442321845 "|Full_Adder2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R Full_Adder2.vhd(61) " "VHDL Process Statement warning at Full_Adder2.vhd(61): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1685442321845 "|Full_Adder2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R Full_Adder2.vhd(72) " "VHDL Process Statement warning at Full_Adder2.vhd(72): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1685442321845 "|Full_Adder2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A2 Full_Adder2.vhd(37) " "VHDL Process Statement warning at Full_Adder2.vhd(37): inferring latch(es) for signal or variable \"A2\", which holds its previous value in one or more paths through the process" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1685442321845 "|Full_Adder2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B2 Full_Adder2.vhd(37) " "VHDL Process Statement warning at Full_Adder2.vhd(37): inferring latch(es) for signal or variable \"B2\", which holds its previous value in one or more paths through the process" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1685442321845 "|Full_Adder2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C2 Full_Adder2.vhd(37) " "VHDL Process Statement warning at Full_Adder2.vhd(37): inferring latch(es) for signal or variable \"C2\", which holds its previous value in one or more paths through the process" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1685442321845 "|Full_Adder2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D2 Full_Adder2.vhd(37) " "VHDL Process Statement warning at Full_Adder2.vhd(37): inferring latch(es) for signal or variable \"D2\", which holds its previous value in one or more paths through the process" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1685442321855 "|Full_Adder2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E2 Full_Adder2.vhd(37) " "VHDL Process Statement warning at Full_Adder2.vhd(37): inferring latch(es) for signal or variable \"E2\", which holds its previous value in one or more paths through the process" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1685442321855 "|Full_Adder2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "F2 Full_Adder2.vhd(37) " "VHDL Process Statement warning at Full_Adder2.vhd(37): inferring latch(es) for signal or variable \"F2\", which holds its previous value in one or more paths through the process" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1685442321855 "|Full_Adder2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G2 Full_Adder2.vhd(37) " "VHDL Process Statement warning at Full_Adder2.vhd(37): inferring latch(es) for signal or variable \"G2\", which holds its previous value in one or more paths through the process" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1685442321855 "|Full_Adder2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A1 Full_Adder2.vhd(37) " "VHDL Process Statement warning at Full_Adder2.vhd(37): inferring latch(es) for signal or variable \"A1\", which holds its previous value in one or more paths through the process" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1685442321855 "|Full_Adder2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B1 Full_Adder2.vhd(37) " "VHDL Process Statement warning at Full_Adder2.vhd(37): inferring latch(es) for signal or variable \"B1\", which holds its previous value in one or more paths through the process" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1685442321855 "|Full_Adder2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C1 Full_Adder2.vhd(37) " "VHDL Process Statement warning at Full_Adder2.vhd(37): inferring latch(es) for signal or variable \"C1\", which holds its previous value in one or more paths through the process" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1685442321855 "|Full_Adder2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D1 Full_Adder2.vhd(37) " "VHDL Process Statement warning at Full_Adder2.vhd(37): inferring latch(es) for signal or variable \"D1\", which holds its previous value in one or more paths through the process" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1685442321855 "|Full_Adder2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E1 Full_Adder2.vhd(37) " "VHDL Process Statement warning at Full_Adder2.vhd(37): inferring latch(es) for signal or variable \"E1\", which holds its previous value in one or more paths through the process" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1685442321855 "|Full_Adder2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "F1 Full_Adder2.vhd(37) " "VHDL Process Statement warning at Full_Adder2.vhd(37): inferring latch(es) for signal or variable \"F1\", which holds its previous value in one or more paths through the process" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1685442321855 "|Full_Adder2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G1 Full_Adder2.vhd(37) " "VHDL Process Statement warning at Full_Adder2.vhd(37): inferring latch(es) for signal or variable \"G1\", which holds its previous value in one or more paths through the process" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1685442321855 "|Full_Adder2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G1 Full_Adder2.vhd(37) " "Inferred latch for \"G1\" at Full_Adder2.vhd(37)" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685442321855 "|Full_Adder2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F1 Full_Adder2.vhd(37) " "Inferred latch for \"F1\" at Full_Adder2.vhd(37)" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685442321855 "|Full_Adder2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E1 Full_Adder2.vhd(37) " "Inferred latch for \"E1\" at Full_Adder2.vhd(37)" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685442321855 "|Full_Adder2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1 Full_Adder2.vhd(37) " "Inferred latch for \"D1\" at Full_Adder2.vhd(37)" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685442321855 "|Full_Adder2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C1 Full_Adder2.vhd(37) " "Inferred latch for \"C1\" at Full_Adder2.vhd(37)" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685442321855 "|Full_Adder2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1 Full_Adder2.vhd(37) " "Inferred latch for \"B1\" at Full_Adder2.vhd(37)" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685442321855 "|Full_Adder2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1 Full_Adder2.vhd(37) " "Inferred latch for \"A1\" at Full_Adder2.vhd(37)" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685442321855 "|Full_Adder2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G2 Full_Adder2.vhd(37) " "Inferred latch for \"G2\" at Full_Adder2.vhd(37)" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685442321855 "|Full_Adder2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F2 Full_Adder2.vhd(37) " "Inferred latch for \"F2\" at Full_Adder2.vhd(37)" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685442321855 "|Full_Adder2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E2 Full_Adder2.vhd(37) " "Inferred latch for \"E2\" at Full_Adder2.vhd(37)" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685442321855 "|Full_Adder2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2 Full_Adder2.vhd(37) " "Inferred latch for \"D2\" at Full_Adder2.vhd(37)" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685442321855 "|Full_Adder2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C2 Full_Adder2.vhd(37) " "Inferred latch for \"C2\" at Full_Adder2.vhd(37)" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685442321855 "|Full_Adder2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B2 Full_Adder2.vhd(37) " "Inferred latch for \"B2\" at Full_Adder2.vhd(37)" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685442321855 "|Full_Adder2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A2 Full_Adder2.vhd(37) " "Inferred latch for \"A2\" at Full_Adder2.vhd(37)" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685442321855 "|Full_Adder2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SUM GND " "Pin \"SUM\" is stuck at GND" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685442322178 "|Full_Adder2|SUM"} { "Warning" "WMLS_MLS_STUCK_PIN" "CARRY GND " "Pin \"CARRY\" is stuck at GND" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685442322178 "|Full_Adder2|CARRY"} { "Warning" "WMLS_MLS_STUCK_PIN" "A1 GND " "Pin \"A1\" is stuck at GND" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685442322178 "|Full_Adder2|A1"} { "Warning" "WMLS_MLS_STUCK_PIN" "D1 GND " "Pin \"D1\" is stuck at GND" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685442322178 "|Full_Adder2|D1"} { "Warning" "WMLS_MLS_STUCK_PIN" "E1 GND " "Pin \"E1\" is stuck at GND" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685442322178 "|Full_Adder2|E1"} { "Warning" "WMLS_MLS_STUCK_PIN" "F1 GND " "Pin \"F1\" is stuck at GND" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685442322178 "|Full_Adder2|F1"} { "Warning" "WMLS_MLS_STUCK_PIN" "G1 VCC " "Pin \"G1\" is stuck at VCC" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685442322178 "|Full_Adder2|G1"} { "Warning" "WMLS_MLS_STUCK_PIN" "A2 GND " "Pin \"A2\" is stuck at GND" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685442322178 "|Full_Adder2|A2"} { "Warning" "WMLS_MLS_STUCK_PIN" "C2 GND " "Pin \"C2\" is stuck at GND" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685442322178 "|Full_Adder2|C2"} { "Warning" "WMLS_MLS_STUCK_PIN" "D2 GND " "Pin \"D2\" is stuck at GND" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685442322178 "|Full_Adder2|D2"} { "Warning" "WMLS_MLS_STUCK_PIN" "F2 GND " "Pin \"F2\" is stuck at GND" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685442322178 "|Full_Adder2|F2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1685442322178 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1685442322248 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1685442322460 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685442322460 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "Full_Adder2.vhd" "" { Text "F:/Exam/Full ADDER/Full Adder 2/Full_Adder2.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685442322491 "|Full_Adder2|CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1685442322491 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1685442322491 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1685442322491 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1685442322491 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1685442322491 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685442322511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 30 15:55:22 2023 " "Processing ended: Tue May 30 15:55:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685442322511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685442322511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685442322511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1685442322511 ""}
