;  Generated by PSoC Designer 5.4.2946
;
; AnalogColumn_InputMUX_1 address and mask equates
AnalogColumn_InputMUX_1_Data_ADDR:	equ	0h
AnalogColumn_InputMUX_1_DriveMode_0_ADDR:	equ	100h
AnalogColumn_InputMUX_1_DriveMode_1_ADDR:	equ	101h
AnalogColumn_InputMUX_1_DriveMode_2_ADDR:	equ	3h
AnalogColumn_InputMUX_1_GlobalSelect_ADDR:	equ	2h
AnalogColumn_InputMUX_1_IntCtrl_0_ADDR:	equ	102h
AnalogColumn_InputMUX_1_IntCtrl_1_ADDR:	equ	103h
AnalogColumn_InputMUX_1_IntEn_ADDR:	equ	1h
AnalogColumn_InputMUX_1_MASK:	equ	1h
AnalogColumn_InputMUX_1_MUXBusCtrl_ADDR:	equ	1d8h
; AnalogColumn_InputMUX_1_Data access macros
;   GetAnalogColumn_InputMUX_1_Data macro, return in a
macro GetAnalogColumn_InputMUX_1_Data
	mov		a,[Port_0_Data_SHADE]
	and		a, 1h
endm
;   SetAnalogColumn_InputMUX_1_Data macro
macro SetAnalogColumn_InputMUX_1_Data
	or		[Port_0_Data_SHADE], 1h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[AnalogColumn_InputMUX_1_Data_ADDR], a
endm
;   ClearAnalogColumn_InputMUX_1_Data macro
macro ClearAnalogColumn_InputMUX_1_Data
	and		[Port_0_Data_SHADE], ~1h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[AnalogColumn_InputMUX_1_Data_ADDR], a
endm

; GREENPin address and mask equates
GREENPin_Data_ADDR:	equ	8h
GREENPin_DriveMode_0_ADDR:	equ	108h
GREENPin_DriveMode_1_ADDR:	equ	109h
GREENPin_DriveMode_2_ADDR:	equ	bh
GREENPin_GlobalSelect_ADDR:	equ	ah
GREENPin_IntCtrl_0_ADDR:	equ	10ah
GREENPin_IntCtrl_1_ADDR:	equ	10bh
GREENPin_IntEn_ADDR:	equ	9h
GREENPin_MASK:	equ	4h
GREENPin_MUXBusCtrl_ADDR:	equ	1dah
; GREENPin_Data access macros
;   GetGREENPin_Data macro, return in a
macro GetGREENPin_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 4h
endm
;   SetGREENPin_Data macro
macro SetGREENPin_Data
	or		[Port_2_Data_SHADE], 4h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[GREENPin_Data_ADDR], a
endm
;   ClearGREENPin_Data macro
macro ClearGREENPin_Data
	and		[Port_2_Data_SHADE], ~4h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[GREENPin_Data_ADDR], a
endm

; PWM address and mask equates
PWM_Data_ADDR:	equ	8h
PWM_DriveMode_0_ADDR:	equ	108h
PWM_DriveMode_1_ADDR:	equ	109h
PWM_DriveMode_2_ADDR:	equ	bh
PWM_GlobalSelect_ADDR:	equ	ah
PWM_IntCtrl_0_ADDR:	equ	10ah
PWM_IntCtrl_1_ADDR:	equ	10bh
PWM_IntEn_ADDR:	equ	9h
PWM_MASK:	equ	10h
PWM_MUXBusCtrl_ADDR:	equ	1dah
; PWM_Data access macros
;   GetPWM_Data macro, return in a
macro GetPWM_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 10h
endm
;   SetPWM_Data macro
macro SetPWM_Data
	or		[Port_2_Data_SHADE], 10h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[PWM_Data_ADDR], a
endm
;   ClearPWM_Data macro
macro ClearPWM_Data
	and		[Port_2_Data_SHADE], ~10h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[PWM_Data_ADDR], a
endm

; PWR_BTN address and mask equates
PWR_BTN_Data_ADDR:	equ	ch
PWR_BTN_DriveMode_0_ADDR:	equ	10ch
PWR_BTN_DriveMode_1_ADDR:	equ	10dh
PWR_BTN_DriveMode_2_ADDR:	equ	fh
PWR_BTN_GlobalSelect_ADDR:	equ	eh
PWR_BTN_IntCtrl_0_ADDR:	equ	10eh
PWR_BTN_IntCtrl_1_ADDR:	equ	10fh
PWR_BTN_IntEn_ADDR:	equ	dh
PWR_BTN_MASK:	equ	20h
PWR_BTN_MUXBusCtrl_ADDR:	equ	1dbh
; PWR_BTN_Data access macros
;   GetPWR_BTN_Data macro, return in a
macro GetPWR_BTN_Data
	mov		a,[Port_3_Data_SHADE]
	and		a, 20h
endm
;   SetPWR_BTN_Data macro
macro SetPWR_BTN_Data
	or		[Port_3_Data_SHADE], 20h
	mov		a, [Port_3_Data_SHADE]
	mov		reg[PWR_BTN_Data_ADDR], a
endm
;   ClearPWR_BTN_Data macro
macro ClearPWR_BTN_Data
	and		[Port_3_Data_SHADE], ~20h
	mov		a, [Port_3_Data_SHADE]
	mov		reg[PWR_BTN_Data_ADDR], a
endm

; REDPin address and mask equates
REDPin_Data_ADDR:	equ	10h
REDPin_DriveMode_0_ADDR:	equ	110h
REDPin_DriveMode_1_ADDR:	equ	111h
REDPin_DriveMode_2_ADDR:	equ	13h
REDPin_GlobalSelect_ADDR:	equ	12h
REDPin_IntCtrl_0_ADDR:	equ	112h
REDPin_IntCtrl_1_ADDR:	equ	113h
REDPin_IntEn_ADDR:	equ	11h
REDPin_MASK:	equ	4h
REDPin_MUXBusCtrl_ADDR:	equ	1ech
; REDPin_Data access macros
;   GetREDPin_Data macro, return in a
macro GetREDPin_Data
	mov		a,[Port_4_Data_SHADE]
	and		a, 4h
endm
;   SetREDPin_Data macro
macro SetREDPin_Data
	or		[Port_4_Data_SHADE], 4h
	mov		a, [Port_4_Data_SHADE]
	mov		reg[REDPin_Data_ADDR], a
endm
;   ClearREDPin_Data macro
macro ClearREDPin_Data
	and		[Port_4_Data_SHADE], ~4h
	mov		a, [Port_4_Data_SHADE]
	mov		reg[REDPin_Data_ADDR], a
endm

; BLUEPin address and mask equates
BLUEPin_Data_ADDR:	equ	10h
BLUEPin_DriveMode_0_ADDR:	equ	110h
BLUEPin_DriveMode_1_ADDR:	equ	111h
BLUEPin_DriveMode_2_ADDR:	equ	13h
BLUEPin_GlobalSelect_ADDR:	equ	12h
BLUEPin_IntCtrl_0_ADDR:	equ	112h
BLUEPin_IntCtrl_1_ADDR:	equ	113h
BLUEPin_IntEn_ADDR:	equ	11h
BLUEPin_MASK:	equ	40h
BLUEPin_MUXBusCtrl_ADDR:	equ	1ech
; BLUEPin_Data access macros
;   GetBLUEPin_Data macro, return in a
macro GetBLUEPin_Data
	mov		a,[Port_4_Data_SHADE]
	and		a, 40h
endm
;   SetBLUEPin_Data macro
macro SetBLUEPin_Data
	or		[Port_4_Data_SHADE], 40h
	mov		a, [Port_4_Data_SHADE]
	mov		reg[BLUEPin_Data_ADDR], a
endm
;   ClearBLUEPin_Data macro
macro ClearBLUEPin_Data
	and		[Port_4_Data_SHADE], ~40h
	mov		a, [Port_4_Data_SHADE]
	mov		reg[BLUEPin_Data_ADDR], a
endm

