{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628018133918 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628018133919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 03 14:15:33 2021 " "Processing started: Tue Aug 03 14:15:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628018133919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628018133919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pwm_basico -c pwm_basico " "Command: quartus_map --read_settings_files=on --write_settings_files=off pwm_basico -c pwm_basico" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628018133919 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1628018134594 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1628018134595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/timer.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628018146854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628018146854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_basico_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_basico_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_basico_tb " "Found entity 1: pwm_basico_tb" {  } { { "pwm_basico_tb.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628018146857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628018146857 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "N n pwm_basico.v(4) " "Verilog HDL Declaration information at pwm_basico.v(4): object \"N\" differs only in case from object \"n\" in the same scope" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628018146861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_basico.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_basico.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_basico " "Found entity 1: pwm_basico" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628018146862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628018146862 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pwm_basico " "Elaborating entity \"pwm_basico\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1628018146929 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pwm_basico.v(19) " "Verilog HDL assignment warning at pwm_basico.v(19): truncated value with size 32 to match size of target (6)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628018146948 "|pwm_basico"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pwm_basico.v(25) " "Verilog HDL assignment warning at pwm_basico.v(25): truncated value with size 32 to match size of target (16)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628018146948 "|pwm_basico"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pwm_basico.v(30) " "Verilog HDL assignment warning at pwm_basico.v(30): truncated value with size 32 to match size of target (6)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628018146948 "|pwm_basico"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pwm_basico.v(42) " "Verilog HDL assignment warning at pwm_basico.v(42): truncated value with size 32 to match size of target (6)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628018146949 "|pwm_basico"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pwm_basico.v(43) " "Verilog HDL assignment warning at pwm_basico.v(43): truncated value with size 32 to match size of target (6)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628018146949 "|pwm_basico"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pwm_basico.v(44) " "Verilog HDL assignment warning at pwm_basico.v(44): truncated value with size 32 to match size of target (6)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628018146949 "|pwm_basico"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pwm_basico.v(70) " "Verilog HDL assignment warning at pwm_basico.v(70): truncated value with size 32 to match size of target (6)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628018146949 "|pwm_basico"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n pwm_basico.v(24) " "Verilog HDL Always Construct warning at pwm_basico.v(24): inferring latch(es) for variable \"n\", which holds its previous value in one or more paths through the always construct" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1628018146949 "|pwm_basico"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "caso pwm_basico.v(24) " "Verilog HDL Always Construct warning at pwm_basico.v(24): inferring latch(es) for variable \"caso\", which holds its previous value in one or more paths through the always construct" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1628018146949 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[0\] pwm_basico.v(28) " "Inferred latch for \"n\[0\]\" at pwm_basico.v(28)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628018146949 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[1\] pwm_basico.v(28) " "Inferred latch for \"n\[1\]\" at pwm_basico.v(28)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628018146949 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[2\] pwm_basico.v(28) " "Inferred latch for \"n\[2\]\" at pwm_basico.v(28)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628018146949 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[3\] pwm_basico.v(28) " "Inferred latch for \"n\[3\]\" at pwm_basico.v(28)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628018146949 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[4\] pwm_basico.v(28) " "Inferred latch for \"n\[4\]\" at pwm_basico.v(28)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628018146949 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[5\] pwm_basico.v(28) " "Inferred latch for \"n\[5\]\" at pwm_basico.v(28)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628018146949 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[6\] pwm_basico.v(28) " "Inferred latch for \"n\[6\]\" at pwm_basico.v(28)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628018146949 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[7\] pwm_basico.v(28) " "Inferred latch for \"n\[7\]\" at pwm_basico.v(28)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628018146949 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[8\] pwm_basico.v(28) " "Inferred latch for \"n\[8\]\" at pwm_basico.v(28)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628018146949 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[9\] pwm_basico.v(28) " "Inferred latch for \"n\[9\]\" at pwm_basico.v(28)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628018146950 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[10\] pwm_basico.v(28) " "Inferred latch for \"n\[10\]\" at pwm_basico.v(28)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628018146950 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[11\] pwm_basico.v(28) " "Inferred latch for \"n\[11\]\" at pwm_basico.v(28)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628018146950 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[12\] pwm_basico.v(28) " "Inferred latch for \"n\[12\]\" at pwm_basico.v(28)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628018146950 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[13\] pwm_basico.v(28) " "Inferred latch for \"n\[13\]\" at pwm_basico.v(28)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628018146950 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[14\] pwm_basico.v(28) " "Inferred latch for \"n\[14\]\" at pwm_basico.v(28)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628018146950 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[15\] pwm_basico.v(28) " "Inferred latch for \"n\[15\]\" at pwm_basico.v(28)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628018146950 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "caso\[0\] pwm_basico.v(28) " "Inferred latch for \"caso\[0\]\" at pwm_basico.v(28)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628018146950 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "caso\[1\] pwm_basico.v(28) " "Inferred latch for \"caso\[1\]\" at pwm_basico.v(28)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628018146950 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "caso\[2\] pwm_basico.v(28) " "Inferred latch for \"caso\[2\]\" at pwm_basico.v(28)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628018146950 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "caso\[3\] pwm_basico.v(28) " "Inferred latch for \"caso\[3\]\" at pwm_basico.v(28)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628018146950 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "caso\[4\] pwm_basico.v(28) " "Inferred latch for \"caso\[4\]\" at pwm_basico.v(28)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628018146950 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "caso\[5\] pwm_basico.v(28) " "Inferred latch for \"caso\[5\]\" at pwm_basico.v(28)" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628018146950 "|pwm_basico"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[15\] " "Latch n\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Q_reg\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Q_reg\[0\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628018147566 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628018147566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[14\] " "Latch n\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Q_reg\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Q_reg\[0\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628018147566 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628018147566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[13\] " "Latch n\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Q_reg\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Q_reg\[0\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628018147566 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628018147566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[12\] " "Latch n\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Q_reg\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Q_reg\[0\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628018147566 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628018147566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[11\] " "Latch n\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Q_reg\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Q_reg\[0\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628018147566 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628018147566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[10\] " "Latch n\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Q_reg\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Q_reg\[0\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628018147566 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628018147566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[9\] " "Latch n\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Q_reg\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Q_reg\[0\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628018147567 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628018147567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[8\] " "Latch n\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Q_reg\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Q_reg\[0\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628018147567 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628018147567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[7\] " "Latch n\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Q_reg\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Q_reg\[0\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628018147567 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628018147567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[6\] " "Latch n\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Q_reg\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Q_reg\[0\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628018147567 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628018147567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[5\] " "Latch n\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Q_reg\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Q_reg\[0\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628018147568 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628018147568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[4\] " "Latch n\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Q_reg\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Q_reg\[0\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628018147568 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628018147568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[3\] " "Latch n\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Q_reg\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Q_reg\[0\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628018147568 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628018147568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[2\] " "Latch n\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Q_reg\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Q_reg\[0\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628018147568 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628018147568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[1\] " "Latch n\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Q_reg\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Q_reg\[0\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628018147569 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628018147569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[0\] " "Latch n\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Q_reg\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Q_reg\[0\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628018147569 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628018147569 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1628018147691 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/output_files/pwm_basico.map.smsg " "Generated suppressed messages file C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/PWM/output_files/pwm_basico.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628018148290 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1628018148539 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628018148539 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1628018148719 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1628018148719 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Implemented 74 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1628018148719 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1628018148719 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628018148751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 03 14:15:48 2021 " "Processing ended: Tue Aug 03 14:15:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628018148751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628018148751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628018148751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628018148751 ""}
