======================================================================

Annotating SDF timing data:
  Compiled SDF file:     /ibe/users/da220/Cadence/WORK_TSMC180FORTE/THESIS/TB_TOP_128_16_16/.CHARACTERIZATION/SIGNALS_VDDL_128_16_16_final.sdf.X
  Log file:              /ibe/users/da220/Cadence/WORK_TSMC180FORTE/THESIS/TB_TOP_128_16_16/.CHARACTERIZATION/SIGNALS_VDDL_128_16_16_final.sdf.X_sdf_annotation.log
  Backannotation scope:  TB_TOP_128_16_16.TOP.SIGNALS_VDDL
  Configuration file:    
  MTM control:           MAXIMUM
  Scale factors:         
  Scale type:            

Time units: 1ns


Annotating to instance FE_OFC1_SA_EN_L of module BUFFD6BWP7T
	ABSOLUTE (IOPATH I Z) = (0.586, 0.301)

Annotating to instance FE_OFC0_NOT_READ_VDDL_1 of module CKBD12BWP7T
	ABSOLUTE (IOPATH I Z) = (0.603, 0.494)

Annotating to instance U7_g9__8780 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (6.254, 3.56)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.296, 6.298, 0.272, 3.43)

Annotating to instance U7_g10__4296 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (6.152, 3.425)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.297, 6.212, 0.273, 3.322)

Annotating to instance U7_g8__3772 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (6.194, 3.479)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.296, 6.248, 0.272, 3.366)

Annotating to instance U7_g11__1474 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (6.143, 3.413)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.298, 6.204, 0.273, 3.312)

Annotating to instance U7_g12__4547 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (6.463, 3.84)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.299, 6.463, 0.275, 3.636)

Annotating to instance U7_g13__9682 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (6.378, 3.723)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.298, 6.399, 0.274, 3.554)

Annotating to instance U7_g14__2683 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (6.378, 3.724)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.298, 6.399, 0.274, 3.554)

Annotating to instance U7_g15__1309 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (6.447, 3.818)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.298, 6.451, 0.274, 3.621)

Annotating to instance U7_g16__6877 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (6.418, 3.777)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.298, 6.429, 0.274, 3.593)

Annotating to instance U7_g17__2900 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (6.504, 3.897)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.299, 6.492, 0.274, 3.673)

Annotating to instance U7_g18__2391 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (6.223, 3.517)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.299, 6.272, 0.274, 3.396)

Annotating to instance U7_g1__7675 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (6.14, 3.409)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.287, 6.2, 0.263, 3.309)

Annotating to instance U7_g4__7118 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (6.16, 3.435)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.294, 6.218, 0.27, 3.33)

Annotating to instance U7_g5__8757 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (6.172, 3.451)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.294, 6.229, 0.27, 3.343)

Annotating to instance U7_g6__1786 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (6.462, 3.838)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.296, 6.462, 0.272, 3.635)

Annotating to instance U7_g7__5953 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (6.177, 3.457)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.293, 6.233, 0.269, 3.348)

Annotating to instance g20 of module CKND10BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.654, 0.654)

Annotating to instance g22 of module INVD5BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.666, 0.355)

Annotating to instance g24 of module INVD5BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.652, 0.341)

Annotating to instance g26 of module INVD5BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.652, 0.34)

Annotating to instance U3_out_reg of module LHD1BWP7T
	ABSOLUTE (IOPATH D QN) = (0.387, 0.247)
	ABSOLUTE (IOPATH D Q) = (0.11, 0.174)
	ABSOLUTE (IOPATH E QN) = (0.384, 0.325)
	ABSOLUTE (IOPATH E Q) = (0.188, 0.17)
	TIMINGCHECK (WIDTH (posedge E) (0.135))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.001) (0.016))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.141) (-0.089))

Annotating to instance U1_out_reg of module LHD1BWP7T
	ABSOLUTE (IOPATH D QN) = (0.314, 0.216)
	ABSOLUTE (IOPATH D Q) = (0.122, 0.179)
	ABSOLUTE (IOPATH E QN) = (0.304, 0.283)
	ABSOLUTE (IOPATH E Q) = (0.188, 0.17)
	TIMINGCHECK (WIDTH (posedge E) (0.135))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.012) (0.007))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.147) (-0.095))

Annotating to instance U5_out_reg of module LHD1BWP7T
	ABSOLUTE (IOPATH D QN) = (0.336, 0.223)
	ABSOLUTE (IOPATH D Q) = (0.113, 0.173)
	ABSOLUTE (IOPATH E QN) = (0.333, 0.299)
	ABSOLUTE (IOPATH E Q) = (0.188, 0.17)
	TIMINGCHECK (WIDTH (posedge E) (0.135))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.004) (0.013))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.14) (-0.088))

Annotating to instance U4_out_reg of module LHD1BWP7T
	ABSOLUTE (IOPATH D QN) = (0.341, 0.224)
	ABSOLUTE (IOPATH D Q) = (0.112, 0.172)
	ABSOLUTE (IOPATH E QN) = (0.339, 0.3)
	ABSOLUTE (IOPATH E Q) = (0.188, 0.17)
	TIMINGCHECK (WIDTH (posedge E) (0.135))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.003) (0.014))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.14) (-0.088))

Annotating to instance U6_out_reg of module LHQD1BWP7T
	ABSOLUTE (IOPATH D Q) = (0.204, 0.255)
	ABSOLUTE (IOPATH E Q) = (0.28, 0.253)
	TIMINGCHECK (WIDTH (posedge E) (0.122))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.002) (0.014))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.128) (-0.088))

Annotating to instance g34 of module INVD5BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.671, 0.363)

Annotating to instance g31 of module INVD1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.069, 0.036)

Annotating to instance U5_mid_reg of module LHD1BWP7T
	ABSOLUTE (IOPATH D QN) = (0.286, 0.193)
	ABSOLUTE (IOPATH D Q) = (0.119, 0.188)
	ABSOLUTE (IOPATH E QN) = (0.269, 0.263)
	ABSOLUTE (IOPATH E Q) = (0.188, 0.17)
	TIMINGCHECK (WIDTH (posedge E) (0.135))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.009) (0.009))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.155) (-0.103))

Annotating to instance U1_mid_reg of module LHD1BWP7T
	ABSOLUTE (IOPATH D QN) = (0.336, 0.22)
	ABSOLUTE (IOPATH D Q) = (0.117, 0.184)
	ABSOLUTE (IOPATH E QN) = (0.322, 0.292)
	ABSOLUTE (IOPATH E Q) = (0.188, 0.17)
	TIMINGCHECK (WIDTH (posedge E) (0.135))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.007) (0.011))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.152) (-0.1))

Annotating to instance U6_mid_reg of module LHD1BWP7T
	ABSOLUTE (IOPATH D QN) = (0.275, 0.189)
	ABSOLUTE (IOPATH D Q) = (0.12, 0.185)
	ABSOLUTE (IOPATH E QN) = (0.26, 0.257)
	ABSOLUTE (IOPATH E Q) = (0.188, 0.17)
	TIMINGCHECK (WIDTH (posedge E) (0.135))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.01) (0.008))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.153) (-0.101))

Annotating to instance U4_mid_reg of module LHD1BWP7T
	ABSOLUTE (IOPATH D QN) = (0.285, 0.192)
	ABSOLUTE (IOPATH D Q) = (0.12, 0.189)
	ABSOLUTE (IOPATH E QN) = (0.266, 0.261)
	ABSOLUTE (IOPATH E Q) = (0.188, 0.17)
	TIMINGCHECK (WIDTH (posedge E) (0.135))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.009) (0.008))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.157) (-0.105))

Annotating to instance U3_mid_reg of module LHQD1BWP7T
	ABSOLUTE (IOPATH D Q) = (0.255, 0.305)
	ABSOLUTE (IOPATH E Q) = (0.32, 0.282)
	TIMINGCHECK (WIDTH (posedge E) (0.122))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.013) (0.005))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.15) (-0.111))

Annotating to instance g40 of module CKND1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.183, 0.146)

Annotating to instance g41 of module CKND1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.146, 0.11)

Annotating to instance g42 of module CKND1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.167, 0.123)

Annotating to instance g43 of module INVD1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.189, 0.077)

Annotating to instance g44 of module CKND1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.126, 0.091)
   assign WRITE_2 = WRITE ;
        |
ncelab: *W,SDFNCAP (/ibe/users/da220/Cadence/WORK_TSMC180FORTE/DIGITAL_THESIS_5V/CONTROLLER_5V_128_16_16/functional/verilog.v,129|8): The interconnect source TB_TOP_128_16_16.TOP.CONTROLLER.g1189.ZN is separated by a unidirectional continuous assign from the destination TB_TOP_128_16_16.TOP.CONTROLLER.WRITE_2.  The port annotation will still occur.
   assign NOT_WRITE_2 = NOT_WRITE ;
        |
ncelab: *W,SDFNCAP (/ibe/users/da220/Cadence/WORK_TSMC180FORTE/DIGITAL_THESIS_5V/CONTROLLER_5V_128_16_16/functional/verilog.v,128|8): The interconnect source TB_TOP_128_16_16.TOP.CONTROLLER.g1184.ZN is separated by a unidirectional continuous assign from the destination TB_TOP_128_16_16.TOP.CONTROLLER.NOT_WRITE_2.  The port annotation will still occur.
   assign READ_VDDL_2 = READ_VDDL_1 ;
        |
ncelab: *W,SDFNCAP (/ibe/users/da220/Cadence/WORK_TSMC180FORTE/DIGITAL_THESIS_1_8V/SIGNALS_VDDL_128_16_16/functional/verilog.v,69|8): The interconnect source TB_TOP_128_16_16.TOP.SIGNALS_VDDL.g20.ZN is separated by a unidirectional continuous assign from the destination TB_TOP_128_16_16.TOP.SIGNALS_VDDL.READ_VDDL_2.  The port annotation will still occur.
   assign NOT_READ_VDDL_2 = NOT_READ_VDDL_1 ;
        |
ncelab: *W,SDFNCAP (/ibe/users/da220/Cadence/WORK_TSMC180FORTE/DIGITAL_THESIS_1_8V/SIGNALS_VDDL_128_16_16/functional/verilog.v,68|8): The interconnect source TB_TOP_128_16_16.TOP.SIGNALS_VDDL.FE_OFC0_NOT_READ_VDDL_1.Z is separated by a unidirectional continuous assign from the destination TB_TOP_128_16_16.TOP.SIGNALS_VDDL.NOT_READ_VDDL_2.  The port annotation will still occur.
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U6_out_reg.E = (0.002)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U6_out_reg.D = (0)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.FE_OFC1_SA_EN_L.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U3_mid_reg.E = (0.002)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U3_mid_reg.D = (0.001)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.FE_OFC0_NOT_READ_VDDL_1.I = (0.002)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.g31.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.g44.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.g40.I = (0)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.g42.I = (0)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.g41.I = (0)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.g43.I = (0)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U3_out_reg.E = (0.002)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U3_out_reg.D = (0)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U1_out_reg.E = (0.003)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U1_out_reg.D = (0.001)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U5_out_reg.E = (0.002)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U5_out_reg.D = (0.001)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U4_out_reg.E = (0.002)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U4_out_reg.D = (0.001)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U5_mid_reg.E = (0.003)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U5_mid_reg.D = (0.001)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U1_mid_reg.E = (0.003)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U1_mid_reg.D = (0)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U6_mid_reg.E = (0.002)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U6_mid_reg.D = (0)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U4_mid_reg.E = (0.003)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U4_mid_reg.D = (0)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.g22.I = (0)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.WRITE_VDDL = (0)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.g34.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.NOT_WRITE_VDDL = (0)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.g20.I = (0.003)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.READ_VDDL_1 = (0)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.READ_VDDL_2 = (0)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.NOT_READ_VDDL_1 = (0)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.NOT_READ_VDDL_2 = (0)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.g24.I = (0.002)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.DVLP_L = (0)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.g26.I = (0.002)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.PRE_L = (0)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U7_g9__8780.OE = (0.087, 0.09)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U7_g9__8780.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U7_g10__4296.OE = (0.102, 0.106)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U7_g10__4296.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U7_g8__3772.OE = (0.092, 0.095)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U7_g8__3772.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U7_g11__1474.OE = (0.111, 0.116)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U7_g11__1474.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U7_g12__4547.OE = (0.145, 0.151)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U7_g12__4547.I = (0)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U7_g13__9682.OE = (0.132, 0.137)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U7_g13__9682.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U7_g14__2683.OE = (0.132, 0.137)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U7_g14__2683.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U7_g15__1309.OE = (0.135, 0.141)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U7_g15__1309.I = (0)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U7_g16__6877.OE = (0.133, 0.138)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U7_g16__6877.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U7_g17__2900.OE = (0.138, 0.144)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U7_g17__2900.I = (0)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U7_g18__2391.OE = (0.137, 0.143)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U7_g18__2391.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U7_g1__7675.OE = (0.022)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U7_g1__7675.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U7_g4__7118.OE = (0.065, 0.067)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U7_g4__7118.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U7_g5__8757.OE = (0.065, 0.067)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U7_g5__8757.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U7_g6__1786.OE = (0.087, 0.09)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U7_g6__1786.I = (0)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U7_g7__5953.OE = (0.054, 0.056)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.U7_g7__5953.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.SA_EN_L = (0)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.Z_BUS[15] = (1)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.Z_BUS[14] = (1)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.Z_BUS[13] = (0, 1)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.Z_BUS[12] = (0)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.Z_BUS[11] = (0)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.Z_BUS[10] = (0)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.Z_BUS[9] = (0)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.Z_BUS[8] = (1)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.Z_BUS[7] = (1)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.Z_BUS[6] = (0)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.Z_BUS[5] = (0)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.Z_BUS[4] = (0)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.Z_BUS[3] = (0)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.Z_BUS[2] = (0)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.Z_BUS[1] = (0)
ABSOLUTE PORT: TB_TOP_128_16_16.TOP.SIGNALS_VDDL.Z_BUS[0] = (0)
