#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Oct  5 21:48:01 2022
# Process ID: 20104
# Current directory: H:/XILINX/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19956 H:\XILINX\project_1\project_1.xpr
# Log file: H:/XILINX/project_1/vivado.log
# Journal file: H:/XILINX/project_1\vivado.jou
# Running On: DESKTOP-4M0OQRD, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 17004 MB
#-----------------------------------------------------------
start_gui
open_project H:/XILINX/project_1/project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'H:/XILINX/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1573.863 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ent_AND'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ent_AND' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ent_AND_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ent_AND_behav xil_defaultlib.ent_AND -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ent_AND_behav xil_defaultlib.ent_AND -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ent_AND_behav -key {Behavioral:sim_1:Functional:ent_AND} -tclbatch {ent_AND.tcl} -view {H:/XILINX/project_1/ent_AND_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config H:/XILINX/project_1/ent_AND_behav.wcfg
source ent_AND.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ent_AND_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1573.863 ; gain = 0.000
run all
add_force {/ent_AND/A} -radix hex {0 0ns}
add_force {/ent_AND/B} -radix hex {0 0ns}
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ent_AND'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ent_AND' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ent_AND_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ent_AND'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ent_AND_behav xil_defaultlib.ent_AND -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ent_AND_behav xil_defaultlib.ent_AND -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
add_force {/ent_AND/A} -radix hex {0 0ns}
add_force {/ent_AND/B} -radix hex {0 0ns}
run 200 ns
add_force {/ent_AND/A} -radix hex {1 0ns}
run 200 ns
add_force {/ent_AND/B} -radix hex {1 0ns}
run 200 ns
add_force {/ent_AND/A} -radix hex {0 0ns}
run 200 ns
launch_runs synth_1 -jobs 6
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Oct  5 21:52:51 2022] Launched synth_1...
Run output will be captured here: H:/XILINX/project_1/project_1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1573.863 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1609.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1720.531 ; gain = 146.668
reset_run synth_1
INFO: [Project 1-1160] Copying file H:/XILINX/project_1/project_1.runs/synth_1/Basic_Logic_Gates.dcp to C:/Users/AL CAN/project_1/project_1.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1
[Wed Oct  5 21:54:46 2022] Launched synth_1...
Run output will be captured here: H:/XILINX/project_1/project_1.runs/synth_1/runme.log
close_design
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory H:/XILINX/project_1/project_1.runs/synth_1

launch_runs synth_1
[Wed Oct  5 21:54:58 2022] Launched synth_1...
Run output will be captured here: H:/XILINX/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
run all
step
step
step
step
step
step
step
step
step
save_wave_config {H:/XILINX/project_1/ent_AND_behav.wcfg}
save_wave_config {H:/XILINX/project_1/ent_AND_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top ent_OR [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top Basic_Logic_Gates [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top ent_OR [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ent_OR'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ent_OR' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ent_OR_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ent_OR_behav xil_defaultlib.ent_OR -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ent_OR_behav xil_defaultlib.ent_OR -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.ent_or
Built simulation snapshot ent_OR_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ent_OR_behav -key {Behavioral:sim_1:Functional:ent_OR} -tclbatch {ent_OR.tcl} -view {H:/XILINX/project_1/ent_AND_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config H:/XILINX/project_1/ent_AND_behav.wcfg
WARNING: Simulation object /ent_AND/A was not found in the design.
WARNING: Simulation object /ent_AND/B was not found in the design.
WARNING: Simulation object /ent_AND/Y was not found in the design.
source ent_OR.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ent_OR_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
add_force {/ent_OR/A} -radix hex {0 0ns}
add_force {/ent_OR/B} -radix hex {0 0ns}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ent_OR'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ent_OR' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ent_OR_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ent_OR_behav xil_defaultlib.ent_OR -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ent_OR_behav xil_defaultlib.ent_OR -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ent_OR_behav -key {Behavioral:sim_1:Functional:ent_OR} -tclbatch {ent_OR.tcl} -view {H:/XILINX/project_1/ent_AND_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config H:/XILINX/project_1/ent_AND_behav.wcfg
WARNING: Simulation object /ent_AND/A was not found in the design.
WARNING: Simulation object /ent_AND/B was not found in the design.
WARNING: Simulation object /ent_AND/Y was not found in the design.
source ent_OR.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ent_OR_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ent_OR'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ent_OR' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ent_OR_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_AND.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ent_AND'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_OR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ent_OR'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_XOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ent_XOR'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_NOT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ent_NOT'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_BUFFER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ent_BUFFER'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_NAND.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ent_NAND'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_NOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ent_NOR'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_XNOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ent_XNOR'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/XILINX/project_1/project_1.srcs/sources_1/new/Basic_Logic_Gates.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Basic_Logic_Gates'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ent_OR_behav xil_defaultlib.ent_OR -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ent_OR_behav xil_defaultlib.ent_OR -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.ent_or
Built simulation snapshot ent_OR_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ent_OR_behav -key {Behavioral:sim_1:Functional:ent_OR} -tclbatch {ent_OR.tcl} -view {H:/XILINX/project_1/ent_AND_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config H:/XILINX/project_1/ent_AND_behav.wcfg
WARNING: Simulation object /ent_AND/A was not found in the design.
WARNING: Simulation object /ent_AND/B was not found in the design.
WARNING: Simulation object /ent_AND/Y was not found in the design.
source ent_OR.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ent_OR_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
create_bd_design "design_1"
Wrote  : <H:\XILINX\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [BD 41-2613] The output directory h:/XILINX/project_1/project_1.gen/sources_1/bd/design_1 for design_1 cannot be found.
validate_bd_design
open_bd_design {H:/XILINX/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
create_fileset -simset sim_2
set_property SOURCE_SET sources_1 [get_filesets sim_2]
current_fileset -simset [ get_filesets sim_2 ]
set_property top ent_OR [get_filesets sim_2]
set_property top_lib xil_defaultlib [get_filesets sim_2]
set_property SOURCE_SET sources_1 [get_filesets sim_2]
export_ip_user_files -of_objects  [get_files H:/XILINX/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  H:/XILINX/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd
Wrote  : <H:/XILINX/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
current_fileset -simset [ get_filesets sim_1 ]
delete_fileset [ get_filesets sim_2 ]
file delete -force H:/XILINX/project_1/project_1.srcs/sim_2
export_ip_user_files -of_objects  [get_files H:/XILINX/project_1/ent_AND_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 H:/XILINX/project_1/ent_AND_behav.wcfg
set_property top Basic_Logic_Gates [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
export_ip_user_files -of_objects  [get_files H:/XILINX/project_1/project_1.srcs/sources_1/new/Basic_Logic_Gates.vhd] -no_script -reset -force -quiet
remove_files  H:/XILINX/project_1/project_1.srcs/sources_1/new/Basic_Logic_Gates.vhd
close [ open H:/XILINX/project_1/project_1.srcs/sources_1/new/TEST_Basic_Logic_Gates.vhd w ]
add_files H:/XILINX/project_1/project_1.srcs/sources_1/new/TEST_Basic_Logic_Gates.vhd
set_property top TEST_Basic_Logic_Gates [current_fileset]
set_property top TEST_Basic_Logic_Gates [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TEST_Basic_Logic_Gates'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TEST_Basic_Logic_Gates' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TEST_Basic_Logic_Gates_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_AND.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ent_AND'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_OR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ent_OR'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_XOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ent_XOR'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_NOT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ent_NOT'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_BUFFER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ent_BUFFER'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_NAND.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ent_NAND'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_NOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ent_NOR'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_XNOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ent_XNOR'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/XILINX/project_1/project_1.srcs/sources_1/new/TEST_Basic_Logic_Gates.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ent_AND'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TEST_Basic_Logic_Gates_behav xil_defaultlib.TEST_Basic_Logic_Gates -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TEST_Basic_Logic_Gates_behav xil_defaultlib.TEST_Basic_Logic_Gates -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.TEST_Basic_Logic_Gates in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top ent_OR [current_fileset]
set_property top ent_OR [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ent_OR'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ent_OR' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ent_OR_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_AND.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ent_AND'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_OR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ent_OR'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_XOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ent_XOR'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_NOT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ent_NOT'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_BUFFER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ent_BUFFER'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_NAND.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ent_NAND'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_NOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ent_NOR'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_XNOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ent_XNOR'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/XILINX/project_1/project_1.srcs/sources_1/new/TEST_Basic_Logic_Gates.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TEST_Basic_Logic_Gates'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ent_OR_behav xil_defaultlib.ent_OR -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ent_OR_behav xil_defaultlib.ent_OR -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.ent_or
Built simulation snapshot ent_OR_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ent_OR_behav -key {Behavioral:sim_1:Functional:ent_OR} -tclbatch {ent_OR.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ent_OR.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ent_OR_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_force {/ent_OR/A} -radix hex {1 0ns}
add_force {/ent_OR/B} -radix hex {1 0ns}
run 100 ns
add_force {/ent_OR/B} -radix hex {0 0ns}
run 100 ns
add_force {/ent_OR/A} -radix hex {0 0ns}
add_force {/ent_OR/B} -radix hex {1 0ns}
run 100 ns
add_force {/ent_OR/B} -radix hex {0 0ns}
run 100 ns
add_force {/ent_OR/A} -radix hex {1 0ns}
run 100 ns
save_wave_config {H:/XILINX/project_1/ent_OR_behav.wcfg}
add_files -fileset sim_1 -norecurse H:/XILINX/project_1/ent_OR_behav.wcfg
set_property xsim.view {H:/XILINX/project_1/ent_AND_behav.wcfg H:/XILINX/project_1/ent_OR_behav.wcfg} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top ent_AND [current_fileset]
set_property top ent_AND [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ent_AND'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ent_AND' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ent_AND_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ent_AND_behav xil_defaultlib.ent_AND -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ent_AND_behav xil_defaultlib.ent_AND -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.ent_and
Built simulation snapshot ent_AND_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ent_AND_behav -key {Behavioral:sim_1:Functional:ent_AND} -tclbatch {ent_AND.tcl} -view {H:/XILINX/project_1/ent_OR_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config H:/XILINX/project_1/ent_OR_behav.wcfg
WARNING: Simulation object /ent_OR/A was not found in the design.
WARNING: Simulation object /ent_OR/B was not found in the design.
WARNING: Simulation object /ent_OR/Y was not found in the design.
source ent_AND.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ent_AND_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files H:/XILINX/project_1/ent_OR_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 H:/XILINX/project_1/ent_OR_behav.wcfg
set_property top TEST_Basic_Logic_Gates [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top TEST_Basic_Logic_Gates [current_fileset]
create_fileset -constrset constrs_2
file mkdir H:/XILINX/project_1/project_1.srcs/constrs_2
delete_fileset [ get_filesets constrs_2 ]
file delete -force H:/XILINX/project_1/project_1.srcs/constrs_2
export_ip_user_files -of_objects  [get_files H:/XILINX/project_1/project_1.srcs/sources_1/new/TEST_Basic_Logic_Gates.vhd] -no_script -reset -force -quiet
remove_files  H:/XILINX/project_1/project_1.srcs/sources_1/new/TEST_Basic_Logic_Gates.vhd
set_property top ent_AND [current_fileset]
set_property top ent_AND [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
close [ open H:/XILINX/project_1/project_1.srcs/sources_1/new/TEST.vhd w ]
add_files H:/XILINX/project_1/project_1.srcs/sources_1/new/TEST.vhd
set_property top TEST [current_fileset]
set_property top TEST [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property library work [get_files  H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_NOT.vhd]
set_property library xil_defaultlib [get_files  H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_NOT.vhd]
set_property used_in_simulation false [get_files  H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_NOT.vhd]
set_property used_in_synthesis false [get_files  H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_NOT.vhd]
set_property used_in_simulation false [get_files  H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_XOR.vhd]
set_property used_in_synthesis false [get_files  H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_XOR.vhd]
set_property used_in_synthesis false [get_files  H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_AND.vhd]
set_property used_in_simulation false [get_files  H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_AND.vhd]
set_property used_in_synthesis false [get_files  H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_NOR.vhd]
set_property used_in_simulation false [get_files  H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_NOR.vhd]
set_property used_in_synthesis false [get_files  H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_XNOR.vhd]
set_property used_in_simulation false [get_files  H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_XNOR.vhd]
set_property used_in_synthesis false [get_files  H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_OR.vhd]
set_property used_in_simulation false [get_files  H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_OR.vhd]
set_property used_in_synthesis false [get_files  H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_NAND.vhd]
set_property used_in_simulation false [get_files  H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_NAND.vhd]
set_property used_in_synthesis false [get_files  H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_BUFFER.vhd]
set_property used_in_simulation false [get_files  H:/XILINX/project_1/project_1.srcs/sources_1/new/ent_BUFFER.vhd]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TEST'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TEST' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TEST_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/XILINX/project_1/project_1.srcs/sources_1/new/TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TEST'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TEST_behav xil_defaultlib.TEST -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TEST_behav xil_defaultlib.TEST -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral_xnor of entity xil_defaultlib.test
Built simulation snapshot TEST_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TEST_behav -key {Behavioral:sim_1:Functional:TEST} -tclbatch {TEST.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TEST.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TEST_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -name {xsim.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TEST'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TEST' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TEST_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TEST_behav xil_defaultlib.TEST -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TEST_behav xil_defaultlib.TEST -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TEST_behav -key {Behavioral:sim_1:Functional:TEST} -tclbatch {TEST.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TEST.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TEST_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TEST'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TEST' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TEST_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/XILINX/project_1/project_1.srcs/sources_1/new/TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TEST'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TEST_behav xil_defaultlib.TEST -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TEST_behav xil_defaultlib.TEST -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.test
Built simulation snapshot TEST_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TEST_behav -key {Behavioral:sim_1:Functional:TEST} -tclbatch {TEST.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TEST.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TEST_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_bp {H:/XILINX/project_1/project_1.srcs/sources_1/new/TEST.vhd} 48
remove_bps -file {H:/XILINX/project_1/project_1.srcs/sources_1/new/TEST.vhd} -line 48
add_bp {H:/XILINX/project_1/project_1.srcs/sources_1/new/TEST.vhd} 48
remove_bps -file {H:/XILINX/project_1/project_1.srcs/sources_1/new/TEST.vhd} -line 48
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TEST'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TEST' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TEST_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/XILINX/project_1/project_1.srcs/sources_1/new/TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TEST'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TEST_behav xil_defaultlib.TEST -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TEST_behav xil_defaultlib.TEST -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.test
Built simulation snapshot TEST_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TEST_behav -key {Behavioral:sim_1:Functional:TEST} -tclbatch {TEST.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TEST.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TEST_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TEST'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TEST' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TEST_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/XILINX/project_1/project_1.srcs/sources_1/new/TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TEST'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TEST_behav xil_defaultlib.TEST -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TEST_behav xil_defaultlib.TEST -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.test
Built simulation snapshot TEST_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TEST_behav -key {Behavioral:sim_1:Functional:TEST} -tclbatch {TEST.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TEST.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TEST_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
save_wave_config {H:/XILINX/project_1/TEST_behav.wcfg}
add_files -fileset sim_1 -norecurse H:/XILINX/project_1/TEST_behav.wcfg
set_property xsim.view {H:/XILINX/project_1/ent_AND_behav.wcfg H:/XILINX/project_1/ent_OR_behav.wcfg H:/XILINX/project_1/TEST_behav.wcfg} [get_filesets sim_1]
add_force {/TEST/A1} -radix hex {1 0ns}
add_force {/TEST/A2} -radix hex {0 0ns}
add_force {/TEST/B2} -radix hex {1 0ns}
run 100 ns
add_bp {H:/XILINX/project_1/project_1.srcs/sources_1/new/TEST.vhd} 47
remove_bps -file {H:/XILINX/project_1/project_1.srcs/sources_1/new/TEST.vhd} -line 47
add_bp {H:/XILINX/project_1/project_1.srcs/sources_1/new/TEST.vhd} 47
remove_bps -file {H:/XILINX/project_1/project_1.srcs/sources_1/new/TEST.vhd} -line 47
add_force {/TEST/A2} -radix hex {1 0ns}
add_force {/TEST/B2} -radix hex {1 0ns}
run 100 ns
save_wave_config {H:/XILINX/project_1/TEST_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TEST'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TEST' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TEST_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/XILINX/project_1/project_1.srcs/sources_1/new/TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TEST'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TEST_behav xil_defaultlib.TEST -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TEST_behav xil_defaultlib.TEST -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.test
Built simulation snapshot TEST_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TEST_behav -key {Behavioral:sim_1:Functional:TEST} -tclbatch {TEST.tcl} -view {H:/XILINX/project_1/TEST_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config H:/XILINX/project_1/TEST_behav.wcfg
WARNING: Simulation object /TEST/B1 was not found in the design.
WARNING: Simulation object /TEST/A1 was not found in the design.
WARNING: Simulation object /TEST/Y1 was not found in the design.
WARNING: Simulation object /TEST/B2 was not found in the design.
WARNING: Simulation object /TEST/Y2 was not found in the design.
WARNING: Simulation object /TEST/A2 was not found in the design.
source TEST.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TEST_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2356.719 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files H:/XILINX/project_1/TEST_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 H:/XILINX/project_1/TEST_behav.wcfg
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TEST'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TEST' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TEST_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TEST_behav xil_defaultlib.TEST -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TEST_behav xil_defaultlib.TEST -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/XILINX/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TEST_behav -key {Behavioral:sim_1:Functional:TEST} -tclbatch {TEST.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TEST.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TEST_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
save_wave_config {H:/XILINX/project_1/TEST_behav1.wcfg}
add_files -fileset sim_1 -norecurse H:/XILINX/project_1/TEST_behav1.wcfg
set_property xsim.view {H:/XILINX/project_1/ent_AND_behav.wcfg H:/XILINX/project_1/ent_OR_behav.wcfg H:/XILINX/project_1/TEST_behav.wcfg H:/XILINX/project_1/TEST_behav1.wcfg} [get_filesets sim_1]
save_wave_config {H:/XILINX/project_1/TEST_behav1.wcfg}
save_wave_config {H:/XILINX/project_1/TEST_behav1.wcfg}
save_wave_config {H:/XILINX/project_1/TEST_behav1.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct  5 23:47:32 2022...
