TimeQuest Timing Analyzer report for sd_sdram_vga
Wed Dec 28 10:27:19 2016
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 12. Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK'
 15. Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'
 18. Slow 1200mV 85C Model Hold: 'CLOCK'
 19. Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'
 22. Slow 1200mV 85C Model Recovery: 'CLOCK'
 23. Slow 1200mV 85C Model Removal: 'CLOCK'
 24. Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 26. Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Output Enable Times
 36. Minimum Output Enable Times
 37. Output Disable Times
 38. Minimum Output Disable Times
 39. Slow 1200mV 85C Model Metastability Report
 40. Slow 1200mV 0C Model Fmax Summary
 41. Slow 1200mV 0C Model Setup Summary
 42. Slow 1200mV 0C Model Hold Summary
 43. Slow 1200mV 0C Model Recovery Summary
 44. Slow 1200mV 0C Model Removal Summary
 45. Slow 1200mV 0C Model Minimum Pulse Width Summary
 46. Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 47. Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'
 49. Slow 1200mV 0C Model Setup: 'CLOCK'
 50. Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Hold: 'CLOCK'
 52. Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 53. Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'
 54. Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 55. Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 56. Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'
 57. Slow 1200mV 0C Model Recovery: 'CLOCK'
 58. Slow 1200mV 0C Model Removal: 'CLOCK'
 59. Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 61. Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'
 62. Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 63. Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 64. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK'
 65. Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'
 66. Setup Times
 67. Hold Times
 68. Clock to Output Times
 69. Minimum Clock to Output Times
 70. Output Enable Times
 71. Minimum Output Enable Times
 72. Output Disable Times
 73. Minimum Output Disable Times
 74. Slow 1200mV 0C Model Metastability Report
 75. Fast 1200mV 0C Model Setup Summary
 76. Fast 1200mV 0C Model Hold Summary
 77. Fast 1200mV 0C Model Recovery Summary
 78. Fast 1200mV 0C Model Removal Summary
 79. Fast 1200mV 0C Model Minimum Pulse Width Summary
 80. Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 81. Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 82. Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'
 83. Fast 1200mV 0C Model Setup: 'CLOCK'
 84. Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 85. Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'
 86. Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 87. Fast 1200mV 0C Model Hold: 'CLOCK'
 88. Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 89. Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 90. Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'
 91. Fast 1200mV 0C Model Recovery: 'CLOCK'
 92. Fast 1200mV 0C Model Removal: 'CLOCK'
 93. Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 94. Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 95. Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'
 96. Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 97. Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 98. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK'
 99. Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'
100. Setup Times
101. Hold Times
102. Clock to Output Times
103. Minimum Clock to Output Times
104. Output Enable Times
105. Minimum Output Enable Times
106. Output Disable Times
107. Minimum Output Disable Times
108. Fast 1200mV 0C Model Metastability Report
109. Multicorner Timing Analysis Summary
110. Setup Times
111. Hold Times
112. Clock to Output Times
113. Minimum Clock to Output Times
114. Board Trace Model Assignments
115. Input Transition Times
116. Signal Integrity Metrics (Slow 1200mv 0c Model)
117. Signal Integrity Metrics (Slow 1200mv 85c Model)
118. Signal Integrity Metrics (Fast 1200mv 0c Model)
119. Setup Transfers
120. Hold Transfers
121. Recovery Transfers
122. Removal Transfers
123. Report TCCS
124. Report RSKM
125. Unconstrained Paths
126. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name      ; sd_sdram_vga                                      ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE6F17C8                                       ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.71        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;  25.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+
; Clock Name                                                            ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                                  ; Targets                                                                   ;
+-----------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+
; CLOCK                                                                 ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                         ; { CLOCK }                                                                 ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 15.384 ; 65.0 MHz  ; 0.000 ; 7.692  ; 50.00      ; 10        ; 13          ;       ;        ;           ;            ; false    ; CLOCK  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] } ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] } ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] } ;
+-----------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                          ;
+------------+-----------------+-----------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                            ; Note ;
+------------+-----------------+-----------------------------------------------------------------------+------+
; 76.57 MHz  ; 76.57 MHz       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;      ;
; 83.56 MHz  ; 83.56 MHz       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 136.56 MHz ; 136.56 MHz      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 204.04 MHz ; 204.04 MHz      ; CLOCK                                                                 ;      ;
+------------+-----------------+-----------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                            ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; -2.835 ; -5.870        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -2.009 ; -118.569      ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 13.470 ; 0.000         ;
; CLOCK                                                                 ; 15.099 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                            ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.442 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.452 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.452 ; 0.000         ;
; CLOCK                                                                 ; 0.453 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                         ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -2.380 ; -95.798       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.026  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 4.952  ; 0.000         ;
; CLOCK                                                                 ; 17.481 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                         ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; CLOCK                                                                 ; 1.179 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.589 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.952 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 4.146 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                              ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 4.700  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.402  ; 0.000         ;
; CLOCK                                                                 ; 9.743  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 19.722 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -2.835 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.181     ; 3.431      ;
; -1.981 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.181     ; 2.577      ;
; -1.708 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.181     ; 2.304      ;
; -1.597 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.181     ; 2.193      ;
; -1.484 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.181     ; 2.080      ;
; -1.480 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.181     ; 2.076      ;
; -1.437 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.181     ; 2.033      ;
; -1.358 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.181     ; 1.954      ;
; -1.353 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.181     ; 1.949      ;
; -1.313 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.181     ; 1.909      ;
; -0.674 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|v_active                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.181     ; 1.270      ;
; -0.653 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|sdr_addr_set                                                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.181     ; 1.249      ;
; 2.677  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 7.257      ;
; 2.758  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 7.176      ;
; 2.758  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 7.176      ;
; 2.758  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 7.176      ;
; 2.758  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 7.176      ;
; 2.758  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 7.176      ;
; 2.758  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 7.176      ;
; 2.758  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 7.176      ;
; 2.758  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 7.176      ;
; 2.758  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 7.176      ;
; 2.763  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 7.170      ;
; 2.763  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 7.170      ;
; 2.763  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 7.170      ;
; 2.763  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 7.170      ;
; 2.763  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 7.170      ;
; 2.763  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 7.170      ;
; 2.853  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 7.081      ;
; 2.872  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 7.062      ;
; 2.873  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 7.061      ;
; 2.887  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 7.046      ;
; 2.897  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 7.023      ;
; 2.897  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 7.023      ;
; 2.897  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 7.023      ;
; 2.897  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 7.023      ;
; 2.897  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 7.023      ;
; 2.897  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 7.023      ;
; 2.897  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 7.023      ;
; 2.897  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 7.023      ;
; 2.897  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 7.023      ;
; 2.934  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 7.000      ;
; 2.934  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 7.000      ;
; 2.934  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 7.000      ;
; 2.934  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 7.000      ;
; 2.934  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 7.000      ;
; 2.934  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 7.000      ;
; 2.934  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 7.000      ;
; 2.934  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 7.000      ;
; 2.934  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 7.000      ;
; 2.939  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 6.994      ;
; 2.939  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 6.994      ;
; 2.939  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 6.994      ;
; 2.939  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 6.994      ;
; 2.939  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 6.994      ;
; 2.939  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 6.994      ;
; 3.027  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 6.907      ;
; 3.048  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 6.886      ;
; 3.049  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 6.885      ;
; 3.063  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 6.870      ;
; 3.073  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 6.847      ;
; 3.073  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 6.847      ;
; 3.073  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 6.847      ;
; 3.073  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 6.847      ;
; 3.073  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 6.847      ;
; 3.073  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 6.847      ;
; 3.073  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 6.847      ;
; 3.073  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 6.847      ;
; 3.073  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 6.847      ;
; 3.108  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 6.826      ;
; 3.108  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 6.826      ;
; 3.108  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 6.826      ;
; 3.108  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 6.826      ;
; 3.108  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 6.826      ;
; 3.108  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 6.826      ;
; 3.108  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 6.826      ;
; 3.108  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 6.826      ;
; 3.108  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 6.826      ;
; 3.113  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 6.820      ;
; 3.113  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 6.820      ;
; 3.113  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 6.820      ;
; 3.113  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 6.820      ;
; 3.113  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 6.820      ;
; 3.113  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 6.820      ;
; 3.120  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.331      ; 7.259      ;
; 3.120  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.331      ; 7.259      ;
; 3.121  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.338      ; 7.265      ;
; 3.137  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 6.796      ;
; 3.191  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 6.743      ;
; 3.222  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 6.712      ;
; 3.223  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 6.711      ;
; 3.237  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 6.696      ;
; 3.247  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 6.673      ;
; 3.247  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 6.673      ;
; 3.247  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 6.673      ;
; 3.247  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 6.673      ;
; 3.247  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 6.673      ;
; 3.247  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 6.673      ;
; 3.247  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 6.673      ;
; 3.247  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 6.673      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                     ; To Node                                                                                                                                                                            ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -2.009 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.181     ; 2.597      ;
; -1.979 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_g_reg[4]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; -0.204     ; 2.540      ;
; -1.964 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[0]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.186     ; 2.547      ;
; -1.964 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[2]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.186     ; 2.547      ;
; -1.964 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[1]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.186     ; 2.547      ;
; -1.964 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[3]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.186     ; 2.547      ;
; -1.959 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_g_reg[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; -0.204     ; 2.520      ;
; -1.869 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[0]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.199     ; 2.439      ;
; -1.869 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[1]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.199     ; 2.439      ;
; -1.869 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[2]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.199     ; 2.439      ;
; -1.869 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[3]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.199     ; 2.439      ;
; -1.869 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[4]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.199     ; 2.439      ;
; -1.869 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[5]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.199     ; 2.439      ;
; -1.869 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[6]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.199     ; 2.439      ;
; -1.869 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[7]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.199     ; 2.439      ;
; -1.869 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[8]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.199     ; 2.439      ;
; -1.869 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[9]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.199     ; 2.439      ;
; -1.869 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[10]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.199     ; 2.439      ;
; -1.869 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[11]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.199     ; 2.439      ;
; -1.869 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[12]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.199     ; 2.439      ;
; -1.869 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[13]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.199     ; 2.439      ;
; -1.869 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[14]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.199     ; 2.439      ;
; -1.869 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[15]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.199     ; 2.439      ;
; -1.836 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_g_reg[1]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; -0.204     ; 2.397      ;
; -1.803 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.182     ; 2.390      ;
; -1.721 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.182     ; 2.308      ;
; -1.692 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; -0.226     ; 2.231      ;
; -1.692 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[1]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; -0.226     ; 2.231      ;
; -1.692 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[3]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; -0.226     ; 2.231      ;
; -1.691 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[4]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; -0.226     ; 2.230      ;
; -1.690 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; -0.226     ; 2.229      ;
; -1.669 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.181     ; 2.257      ;
; -1.624 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.181     ; 2.212      ;
; -1.610 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.181     ; 2.198      ;
; -1.607 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_g_reg[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; -0.212     ; 2.160      ;
; -1.607 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_g_reg[5]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; -0.212     ; 2.160      ;
; -1.597 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_vsync_buf1                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.198     ; 2.168      ;
; -1.532 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.181     ; 2.120      ;
; -1.512 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[0]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.276      ; 2.557      ;
; -1.512 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[1]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.276      ; 2.557      ;
; -1.512 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[2]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.276      ; 2.557      ;
; -1.512 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[3]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.276      ; 2.557      ;
; -1.512 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[4]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.276      ; 2.557      ;
; -1.512 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[5]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.276      ; 2.557      ;
; -1.512 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[6]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.276      ; 2.557      ;
; -1.512 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[8]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.276      ; 2.557      ;
; -1.512 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[9]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.276      ; 2.557      ;
; -1.512 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[10]                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.276      ; 2.557      ;
; -1.512 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[11]                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.276      ; 2.557      ;
; -1.512 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[12]                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.276      ; 2.557      ;
; -1.512 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[13]                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.276      ; 2.557      ;
; -1.512 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[14]                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.276      ; 2.557      ;
; -1.512 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[15]                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.276      ; 2.557      ;
; -1.512 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[7]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.276      ; 2.557      ;
; -1.444 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.181     ; 2.032      ;
; -1.437 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[0]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.297      ; 2.503      ;
; -1.437 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[1]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.297      ; 2.503      ;
; -1.437 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[2]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.297      ; 2.503      ;
; -1.437 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[3]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.297      ; 2.503      ;
; -1.437 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[4]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.297      ; 2.503      ;
; -1.437 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[5]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.297      ; 2.503      ;
; -1.437 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[6]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.297      ; 2.503      ;
; -1.437 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[7]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.297      ; 2.503      ;
; -1.437 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[8]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.297      ; 2.503      ;
; -1.437 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[9]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.297      ; 2.503      ;
; -1.437 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[10]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.297      ; 2.503      ;
; -1.437 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[11]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.297      ; 2.503      ;
; -1.437 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[12]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.297      ; 2.503      ;
; -1.437 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[13]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.297      ; 2.503      ;
; -1.437 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[14]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.297      ; 2.503      ;
; -1.437 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[15]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.297      ; 2.503      ;
; -1.428 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_g_reg[3]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; -0.204     ; 1.989      ;
; -1.385 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_r_reg[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; 0.190      ; 2.340      ;
; -1.385 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_r_reg[1]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; 0.190      ; 2.340      ;
; -1.385 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_r_reg[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; 0.190      ; 2.340      ;
; -1.385 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_r_reg[3]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; 0.190      ; 2.340      ;
; -1.385 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_r_reg[4]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; 0.190      ; 2.340      ;
; -1.213 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_vsync_buf2                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.178     ; 1.804      ;
; -1.205 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|sdr_addr_set                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.179     ; 1.795      ;
; -0.859 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.181     ; 1.447      ;
; -0.842 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.182     ; 1.429      ;
; 1.708  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[0]                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.121     ; 5.864      ;
; 1.879  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[3]                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.121     ; 5.693      ;
; 1.914  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[2]                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.121     ; 5.658      ;
; 2.159  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[1]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.437     ; 5.097      ;
; 2.364  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[0]                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[1]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.121     ; 5.208      ;
; 2.410  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[0]                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[4]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.121     ; 5.162      ;
; 2.425  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[1]                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.121     ; 5.147      ;
; 2.509  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[3]                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[1]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.121     ; 5.063      ;
; 2.555  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[3]                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[4]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.121     ; 5.017      ;
; 2.577  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[2]                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[3]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.121     ; 4.995      ;
; 2.603  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[0]                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[3]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.121     ; 4.969      ;
; 2.605  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[2]                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_r_reg[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 0.295      ; 5.383      ;
; 2.631  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[0]                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_r_reg[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 0.295      ; 5.357      ;
; 2.632  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[1]                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.121     ; 4.940      ;
; 2.646  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_g_reg[1]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.415     ; 4.632      ;
; 2.702  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[2]                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[1]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.121     ; 4.870      ;
; 2.740  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15] ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_r_reg[4]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.021     ; 4.932      ;
; 2.755  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[2]                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[4]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.121     ; 4.817      ;
; 2.771  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[2]                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_g_reg[1]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.099     ; 4.823      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 13.470 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[43]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 6.440      ;
; 13.470 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[43]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 6.440      ;
; 13.470 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[43]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 6.440      ;
; 13.470 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[43]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 6.440      ;
; 13.470 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[43]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 6.440      ;
; 13.470 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[43]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 6.440      ;
; 13.470 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[43]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 6.440      ;
; 13.470 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[43]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 6.440      ;
; 13.470 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[43]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 6.440      ;
; 13.470 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[43]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 6.440      ;
; 13.479 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[42]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 6.431      ;
; 13.479 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[42]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 6.431      ;
; 13.479 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[42]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 6.431      ;
; 13.479 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[42]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 6.431      ;
; 13.479 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[42]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 6.431      ;
; 13.479 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[42]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 6.431      ;
; 13.479 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[42]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 6.431      ;
; 13.479 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[42]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 6.431      ;
; 13.479 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[42]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 6.431      ;
; 13.479 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[42]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 6.431      ;
; 13.682 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[44]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 6.228      ;
; 13.682 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[44]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 6.228      ;
; 13.682 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[44]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 6.228      ;
; 13.682 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[44]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 6.228      ;
; 13.682 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[44]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 6.228      ;
; 13.682 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[44]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 6.228      ;
; 13.682 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[44]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 6.228      ;
; 13.682 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[44]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 6.228      ;
; 13.682 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[44]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 6.228      ;
; 13.682 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[44]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 6.228      ;
; 13.816 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[41]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 6.094      ;
; 13.816 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[41]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 6.094      ;
; 13.816 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[41]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 6.094      ;
; 13.816 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[41]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 6.094      ;
; 13.816 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[41]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 6.094      ;
; 13.816 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[41]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 6.094      ;
; 13.816 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[41]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 6.094      ;
; 13.816 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[41]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 6.094      ;
; 13.816 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[41]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 6.094      ;
; 13.816 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[41]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 6.094      ;
; 13.948 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[46]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 5.962      ;
; 13.948 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[46]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 5.962      ;
; 13.948 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[46]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 5.962      ;
; 13.948 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[46]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 5.962      ;
; 13.948 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[46]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 5.962      ;
; 13.948 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[46]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 5.962      ;
; 13.948 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[46]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 5.962      ;
; 13.948 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[46]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 5.962      ;
; 13.948 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[46]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 5.962      ;
; 13.948 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[46]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 5.962      ;
; 13.959 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[45]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 5.951      ;
; 13.959 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[45]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 5.951      ;
; 13.959 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[45]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 5.951      ;
; 13.959 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[45]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 5.951      ;
; 13.959 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[45]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 5.951      ;
; 13.959 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[45]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 5.951      ;
; 13.959 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[45]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 5.951      ;
; 13.959 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[45]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 5.951      ;
; 13.959 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[45]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 5.951      ;
; 13.959 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[45]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 5.951      ;
; 14.272 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[47]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 5.638      ;
; 14.272 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[47]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 5.638      ;
; 14.272 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[47]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 5.638      ;
; 14.272 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[47]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 5.638      ;
; 14.272 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[47]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 5.638      ;
; 14.272 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[47]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 5.638      ;
; 14.272 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[47]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 5.638      ;
; 14.272 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[47]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 5.638      ;
; 14.272 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[47]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 5.638      ;
; 14.272 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[47]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.091     ; 5.638      ;
; 14.273 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx_valid ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.092     ; 5.636      ;
; 14.273 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx_valid ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.092     ; 5.636      ;
; 14.273 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx_valid ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.092     ; 5.636      ;
; 14.273 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx_valid ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.092     ; 5.636      ;
; 14.273 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx_valid ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.092     ; 5.636      ;
; 14.273 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx_valid ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.092     ; 5.636      ;
; 14.273 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx_valid ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.092     ; 5.636      ;
; 14.273 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx_valid ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.092     ; 5.636      ;
; 14.273 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx_valid ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.092     ; 5.636      ;
; 14.273 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx_valid ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.092     ; 5.636      ;
; 14.351 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[18]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[27] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.092     ; 5.558      ;
; 14.351 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[18]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[28] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.092     ; 5.558      ;
; 14.351 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[18]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[29] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.092     ; 5.558      ;
; 14.351 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[18]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[30] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.092     ; 5.558      ;
; 14.351 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[18]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[31] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.092     ; 5.558      ;
; 14.351 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[18]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[32] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.092     ; 5.558      ;
; 14.351 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[18]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[34] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.092     ; 5.558      ;
; 14.351 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[18]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[35] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.092     ; 5.558      ;
; 14.351 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[18]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[24] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.092     ; 5.558      ;
; 14.351 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[18]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[25] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.092     ; 5.558      ;
; 14.351 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[18]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[26] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.092     ; 5.558      ;
; 14.359 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[17]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[27] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.092     ; 5.550      ;
; 14.359 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[17]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[28] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.092     ; 5.550      ;
; 14.359 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[17]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[29] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.092     ; 5.550      ;
; 14.359 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[17]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[30] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.092     ; 5.550      ;
; 14.359 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[17]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[31] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.092     ; 5.550      ;
; 14.359 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[17]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[32] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.092     ; 5.550      ;
; 14.359 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[17]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[34] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.092     ; 5.550      ;
; 14.359 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[17]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[35] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.092     ; 5.550      ;
; 14.359 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[17]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[24] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.092     ; 5.550      ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK'                                                                                                                                                                         ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.099 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.820      ;
; 15.099 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.820      ;
; 15.099 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.820      ;
; 15.099 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.820      ;
; 15.099 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.820      ;
; 15.099 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.820      ;
; 15.099 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.820      ;
; 15.099 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.820      ;
; 15.099 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.820      ;
; 15.099 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.820      ;
; 15.099 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.820      ;
; 15.278 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.641      ;
; 15.278 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.641      ;
; 15.278 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.641      ;
; 15.278 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.641      ;
; 15.278 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.641      ;
; 15.278 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.641      ;
; 15.278 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.641      ;
; 15.278 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.641      ;
; 15.278 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.641      ;
; 15.278 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.641      ;
; 15.278 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.641      ;
; 15.341 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.084     ; 4.576      ;
; 15.341 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.084     ; 4.576      ;
; 15.341 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.084     ; 4.576      ;
; 15.341 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.084     ; 4.576      ;
; 15.341 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.084     ; 4.576      ;
; 15.341 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.084     ; 4.576      ;
; 15.341 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.084     ; 4.576      ;
; 15.341 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.084     ; 4.576      ;
; 15.341 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.084     ; 4.576      ;
; 15.341 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.084     ; 4.576      ;
; 15.341 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.084     ; 4.576      ;
; 15.366 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.555      ;
; 15.366 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.555      ;
; 15.366 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.555      ;
; 15.366 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.555      ;
; 15.366 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.555      ;
; 15.366 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.555      ;
; 15.366 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.555      ;
; 15.366 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.555      ;
; 15.366 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.555      ;
; 15.366 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.555      ;
; 15.366 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.555      ;
; 15.428 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.491      ;
; 15.428 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.491      ;
; 15.428 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.491      ;
; 15.428 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.491      ;
; 15.428 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.491      ;
; 15.428 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.491      ;
; 15.428 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.491      ;
; 15.428 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.491      ;
; 15.428 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.491      ;
; 15.428 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.491      ;
; 15.428 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.491      ;
; 15.443 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.476      ;
; 15.443 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.476      ;
; 15.443 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.476      ;
; 15.443 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.476      ;
; 15.443 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.476      ;
; 15.443 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.476      ;
; 15.443 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.476      ;
; 15.443 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.476      ;
; 15.443 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.476      ;
; 15.443 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.476      ;
; 15.443 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.476      ;
; 15.520 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.084     ; 4.397      ;
; 15.520 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.084     ; 4.397      ;
; 15.520 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.084     ; 4.397      ;
; 15.520 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.084     ; 4.397      ;
; 15.520 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.084     ; 4.397      ;
; 15.520 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.084     ; 4.397      ;
; 15.520 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.084     ; 4.397      ;
; 15.520 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.084     ; 4.397      ;
; 15.520 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.084     ; 4.397      ;
; 15.520 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.084     ; 4.397      ;
; 15.520 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.084     ; 4.397      ;
; 15.555 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.364      ;
; 15.555 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.364      ;
; 15.555 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.364      ;
; 15.555 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.364      ;
; 15.555 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.364      ;
; 15.555 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.364      ;
; 15.555 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.364      ;
; 15.555 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.364      ;
; 15.555 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.364      ;
; 15.555 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.364      ;
; 15.555 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.364      ;
; 15.590 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.331      ;
; 15.590 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.331      ;
; 15.590 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.331      ;
; 15.590 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.331      ;
; 15.590 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.331      ;
; 15.590 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.331      ;
; 15.590 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.331      ;
; 15.590 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.331      ;
; 15.590 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.331      ;
; 15.590 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.331      ;
; 15.590 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 4.331      ;
; 15.608 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.311      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.442 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.173      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.457 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.188      ;
; 0.464 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.195      ;
; 0.485 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[8]                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_req                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.777      ;
; 0.492 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.785      ;
; 0.493 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.786      ;
; 0.499 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.792      ;
; 0.510 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.803      ;
; 0.515 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.808      ;
; 0.516 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.243      ;
; 0.519 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.812      ;
; 0.521 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.814      ;
; 0.524 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.817      ;
; 0.530 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.822      ;
; 0.535 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.828      ;
; 0.536 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.829      ;
; 0.539 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.832      ;
; 0.542 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.834      ;
; 0.550 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.842      ;
; 0.551 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.844      ;
; 0.557 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.851      ;
; 0.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.851      ;
; 0.559 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.853      ;
; 0.566 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.859      ;
; 0.601 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[8]                                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.567      ; 1.442      ;
; 0.605 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[12]                                                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.567      ; 1.446      ;
; 0.608 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[0]                                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.567      ; 1.449      ;
; 0.612 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[1]                                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.567      ; 1.453      ;
; 0.615 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[10]                                                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.567      ; 1.456      ;
; 0.619 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[14]                                                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.567      ; 1.460      ;
; 0.624 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[15]                                                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.567      ; 1.465      ;
; 0.624 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.917      ;
; 0.625 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.918      ;
; 0.627 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.920      ;
; 0.631 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[6]                                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.567      ; 1.472      ;
; 0.631 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[13]                                                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.567      ; 1.472      ;
; 0.632 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[7]                                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.567      ; 1.473      ;
; 0.634 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[4]                                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.567      ; 1.475      ;
; 0.637 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[9]                                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.567      ; 1.478      ;
; 0.638 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[3]                                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.567      ; 1.479      ;
; 0.638 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[11]                                                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.567      ; 1.479      ;
; 0.641 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|myvalid                                                                                                                                                                             ; SD_TOP:u_SD_TOP|myvalid_o_r0                                                                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.167      ; 1.040      ;
; 0.641 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.642 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.935      ;
; 0.653 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.946      ;
; 0.659 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.952      ;
; 0.659 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.952      ;
; 0.664 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.957      ;
; 0.669 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.962      ;
; 0.682 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.974      ;
; 0.683 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[2]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.976      ;
; 0.685 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.977      ;
; 0.687 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[22]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[22]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.980      ;
; 0.689 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.983      ;
; 0.699 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.993      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[0]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[0]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.487 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.780      ;
; 0.574 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.223      ;
; 0.585 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.234      ;
; 0.593 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.242      ;
; 0.627 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.920      ;
; 0.651 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.944      ;
; 0.657 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.950      ;
; 0.729 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.022      ;
; 0.739 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.740 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.741 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[3]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[3]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.054      ;
; 0.741 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.390      ;
; 0.741 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.742 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[3]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[3]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.054      ;
; 0.742 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[1]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[1]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.055      ;
; 0.742 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[5]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[5]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.055      ;
; 0.742 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[11]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[11]                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.055      ;
; 0.742 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[13]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[13]                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.055      ;
; 0.743 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[1]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[1]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.055      ;
; 0.743 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[5]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[5]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.055      ;
; 0.743 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[11]                                                                                                                 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[11]                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.055      ;
; 0.743 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[13]                                                                                                                 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[13]                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.055      ;
; 0.743 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[15]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[15]                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.056      ;
; 0.744 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[15]                                                                                                                 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[15]                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.056      ;
; 0.744 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[6]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[6]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.057      ;
; 0.744 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[7]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[7]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.057      ;
; 0.744 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[9]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[9]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.057      ;
; 0.745 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[2]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[2]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.057      ;
; 0.745 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[6]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[6]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.057      ;
; 0.745 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[9]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[9]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.057      ;
; 0.745 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[7]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[7]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.057      ;
; 0.745 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[4]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[4]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.058      ;
; 0.745 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[14]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[14]                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.058      ;
; 0.746 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[4]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[4]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.058      ;
; 0.746 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[14]                                                                                                                 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[14]                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.058      ;
; 0.746 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[8]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[8]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.059      ;
; 0.746 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[10]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[10]                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.059      ;
; 0.746 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[12]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[12]                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.059      ;
; 0.747 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[8]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[8]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.059      ;
; 0.747 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[10]                                                                                                                 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[10]                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.059      ;
; 0.747 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[12]                                                                                                                 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[12]                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.059      ;
; 0.761 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[3]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[3]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[1]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[1]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[5]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[5]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[11]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[11]                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[13]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[13]                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[15]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[15]                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[2]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[2]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[6]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[6]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[7]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[7]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[9]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[9]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[4]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[4]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[14]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[14]                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[8]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[8]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[10]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[10]                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[12]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[12]                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[0]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[0]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.079      ;
; 0.767 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[0]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[0]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.079      ;
; 0.767 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_vsync                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_vsync_buf1                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.060      ;
; 0.767 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.060      ;
; 0.768 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[2]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[2]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.081      ;
; 0.776 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.069      ;
; 0.776 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.069      ;
; 0.786 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[0]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[0]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.079      ;
; 0.797 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.090      ;
; 0.797 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.090      ;
; 0.814 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.463      ;
; 0.814 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.107      ;
; 0.814 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.107      ;
; 0.817 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.110      ;
; 0.832 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.125      ;
; 0.865 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.180      ; 1.269      ;
; 0.879 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.181      ; 1.284      ;
; 0.915 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.208      ;
; 0.988 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.281      ;
; 0.993 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[9]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|h_active                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.287      ;
; 0.993 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[10]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_hsync                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.287      ;
; 0.998 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.293      ;
; 1.014 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_vsync_buf1                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|sdr_addr_set                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.326      ;
; 1.026 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[3]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[0]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.319      ;
; 1.031 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.324      ;
; 1.037 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.330      ;
; 1.072 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_vsync_buf2                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|sdr_addr_set                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.364      ;
; 1.091 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.386      ;
; 1.096 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[3]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[4]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.409      ;
; 1.096 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[1]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[2]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.409      ;
; 1.097 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[5]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[6]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.410      ;
; 1.097 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[1]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[2]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.409      ;
; 1.097 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[13]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[14]                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.410      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.452 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[0]         ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[0]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|SD_cs            ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|SD_cs            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|SD_datain        ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|SD_datain        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[7]        ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[8]        ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[8]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[9]        ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[9]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[10]       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[10]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[11]       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[11]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[12]       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[12]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[13]       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[13]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[8]           ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[8]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[9]           ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[9]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[10]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[10]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[11]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[11]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[12]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[12]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[13]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[13]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[14]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[14]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[15]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[15]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[16]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[16]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[17]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[17]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[18]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[18]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[19]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[19]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[20]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[20]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[21]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[21]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mystate.0100     ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mystate.0100     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|sec_size[0]      ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|sec_size[0]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|picture_store    ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|picture_store    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mystate.0010     ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mystate.0010     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[0]        ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[1]        ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[2]        ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[3]        ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[4]        ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[5]        ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[6]        ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[14]       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[14]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[0]    ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mystate.0011     ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mystate.0011     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnta[1]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnta[1]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnta[2]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnta[2]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnta[3]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnta[3]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|state[2]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|state[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[0] ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[0]    ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[0]  ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|init_o     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|init_o     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[0]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[0]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.465 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|en               ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|en               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|en         ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|en         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnta[0]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnta[0]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.758      ;
; 0.491 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[46]  ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[47]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.783      ;
; 0.491 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[8]    ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[9]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.783      ;
; 0.491 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[16]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[17]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.784      ;
; 0.491 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[43]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[44]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.784      ;
; 0.492 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[46]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[47]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.785      ;
; 0.492 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[2]    ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[3]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.784      ;
; 0.493 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[39]  ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[40]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.785      ;
; 0.493 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[42]  ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[43]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.785      ;
; 0.493 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[9]    ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[10]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.785      ;
; 0.493 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[13]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[14]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.785      ;
; 0.493 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[4]    ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[5]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.785      ;
; 0.493 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[46]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[47]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.784      ;
; 0.494 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[42] ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[43] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.786      ;
; 0.500 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[21]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[22]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[31]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[32]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[5]      ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[6]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[10]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[11]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[22]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[23]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[27]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[28]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[36]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[37]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[3]      ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[4]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[7]      ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[8]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[14]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[15]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[15]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[16]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[23]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[24]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[25]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[26]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[28]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[29]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[29]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[30]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[34]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[35]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[35]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[36]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[39]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[40]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[1]      ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[2]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[2]      ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[3]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[11]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[12]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[12]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[13]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[20]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[21]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[30]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[31]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.796      ;
; 0.504 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[32]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[33]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.797      ;
; 0.508 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[18]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[19]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.800      ;
; 0.508 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[45]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[46]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.800      ;
; 0.508 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[41]        ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[42]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[44]  ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[45]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.800      ;
; 0.508 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[1]    ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[2]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[46]        ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[47]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[1]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[4]  ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[6]  ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[41]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[42]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[40]  ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[41]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[41]  ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[42]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.802      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK'                                                                                                                                                                         ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.453 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.746      ;
; 0.508 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.802      ;
; 0.698 ; system_ctrl:u_system_ctrl|rst_nr1                             ; system_ctrl:u_system_ctrl|rst_nr2                             ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.991      ;
; 0.743 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.037      ;
; 0.744 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.038      ;
; 0.745 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.039      ;
; 0.746 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.040      ;
; 0.747 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.041      ;
; 0.747 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.041      ;
; 0.760 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.057      ;
; 0.765 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.059      ;
; 0.769 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.063      ;
; 1.097 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.391      ;
; 1.098 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.392      ;
; 1.099 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.393      ;
; 1.105 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.399      ;
; 1.106 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.400      ;
; 1.107 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.401      ;
; 1.108 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.402      ;
; 1.108 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.402      ;
; 1.114 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.408      ;
; 1.115 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.409      ;
; 1.116 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.410      ;
; 1.117 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.411      ;
; 1.120 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.084      ; 1.416      ;
; 1.123 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.417      ;
; 1.123 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.417      ;
; 1.124 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.418      ;
; 1.126 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.420      ;
; 1.129 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.084      ; 1.425      ;
; 1.132 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.426      ;
; 1.133 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.427      ;
; 1.133 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.427      ;
; 1.228 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.522      ;
; 1.229 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.523      ;
; 1.230 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.524      ;
; 1.237 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.531      ;
; 1.238 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.532      ;
; 1.239 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.533      ;
; 1.244 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.084      ; 1.540      ;
; 1.245 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.539      ;
; 1.246 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.540      ;
; 1.246 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.540      ;
; 1.246 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.540      ;
; 1.247 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.541      ;
; 1.247 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.541      ;
; 1.247 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.541      ;
; 1.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.542      ;
; 1.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.542      ;
; 1.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.542      ;
; 1.253 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.084      ; 1.549      ;
; 1.254 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.548      ;
; 1.254 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.548      ;
; 1.255 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.549      ;
; 1.255 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.549      ;
; 1.255 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.549      ;
; 1.256 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.550      ;
; 1.256 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.550      ;
; 1.256 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.550      ;
; 1.257 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.551      ;
; 1.260 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.084      ; 1.556      ;
; 1.261 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.084      ; 1.557      ;
; 1.263 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.557      ;
; 1.264 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.558      ;
; 1.264 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.558      ;
; 1.269 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.084      ; 1.565      ;
; 1.270 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.084      ; 1.566      ;
; 1.273 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.567      ;
; 1.273 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.567      ;
; 1.296 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.590      ;
; 1.309 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.603      ;
; 1.334 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.628      ;
; 1.342 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.636      ;
; 1.366 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.084      ; 1.662      ;
; 1.369 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.663      ;
; 1.370 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.664      ;
; 1.375 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.084      ; 1.671      ;
; 1.378 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.672      ;
; 1.383 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.084      ; 1.679      ;
; 1.384 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.084      ; 1.680      ;
; 1.386 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.680      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -2.380 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.177     ; 2.972      ;
; -2.380 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.177     ; 2.972      ;
; -2.380 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.177     ; 2.972      ;
; -2.380 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.177     ; 2.972      ;
; -2.380 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.177     ; 2.972      ;
; -2.370 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.178     ; 2.961      ;
; -2.370 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.178     ; 2.961      ;
; -2.370 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.178     ; 2.961      ;
; -2.304 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.178     ; 2.895      ;
; -2.304 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.178     ; 2.895      ;
; -2.304 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.178     ; 2.895      ;
; -2.304 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.178     ; 2.895      ;
; -2.304 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.178     ; 2.895      ;
; -2.295 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.177     ; 2.887      ;
; -2.295 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.177     ; 2.887      ;
; -2.295 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.177     ; 2.887      ;
; -2.295 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.177     ; 2.887      ;
; -2.295 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.177     ; 2.887      ;
; -2.285 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.178     ; 2.876      ;
; -2.285 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.178     ; 2.876      ;
; -2.285 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.178     ; 2.876      ;
; -2.234 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.132      ; 3.050      ;
; -2.234 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.132      ; 3.050      ;
; -2.234 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.132      ; 3.050      ;
; -2.234 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.132      ; 3.050      ;
; -2.234 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.132      ; 3.050      ;
; -2.234 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.132      ; 3.050      ;
; -2.234 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.132      ; 3.050      ;
; -2.234 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.132      ; 3.050      ;
; -2.234 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.132      ; 3.050      ;
; -2.234 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.132      ; 3.050      ;
; -2.234 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.132      ; 3.050      ;
; -2.234 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.132      ; 3.050      ;
; -2.234 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.132      ; 3.050      ;
; -2.234 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.132      ; 3.050      ;
; -2.234 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.132      ; 3.050      ;
; -2.234 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.132      ; 3.050      ;
; -2.219 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.178     ; 2.810      ;
; -2.219 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.178     ; 2.810      ;
; -2.219 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.178     ; 2.810      ;
; -2.219 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.178     ; 2.810      ;
; -2.219 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.178     ; 2.810      ;
; -2.159 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.139      ; 3.114      ;
; -2.149 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.132      ; 2.965      ;
; -2.149 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.132      ; 2.965      ;
; -2.149 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.132      ; 2.965      ;
; -2.149 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.132      ; 2.965      ;
; -2.149 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.132      ; 2.965      ;
; -2.149 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.132      ; 2.965      ;
; -2.149 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.132      ; 2.965      ;
; -2.149 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.132      ; 2.965      ;
; -2.149 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.132      ; 2.965      ;
; -2.149 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.132      ; 2.965      ;
; -2.149 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.132      ; 2.965      ;
; -2.149 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.132      ; 2.965      ;
; -2.149 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.132      ; 2.965      ;
; -2.149 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.132      ; 2.965      ;
; -2.149 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.132      ; 2.965      ;
; -2.149 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.132      ; 2.965      ;
; -2.105 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.179     ; 2.695      ;
; -2.105 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.179     ; 2.695      ;
; -2.105 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.179     ; 2.695      ;
; -2.105 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.179     ; 2.695      ;
; -2.105 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.179     ; 2.695      ;
; -2.105 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.179     ; 2.695      ;
; -2.105 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.179     ; 2.695      ;
; -2.105 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.179     ; 2.695      ;
; -2.105 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.179     ; 2.695      ;
; -2.105 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.179     ; 2.695      ;
; -2.105 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.179     ; 2.695      ;
; -2.105 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.179     ; 2.695      ;
; -2.105 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.179     ; 2.695      ;
; -2.074 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.139      ; 3.029      ;
; -2.047 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.177     ; 2.639      ;
; -2.047 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.177     ; 2.639      ;
; -2.047 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.177     ; 2.639      ;
; -2.047 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.177     ; 2.639      ;
; -2.047 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.177     ; 2.639      ;
; -2.037 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.178     ; 2.628      ;
; -2.037 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.178     ; 2.628      ;
; -2.037 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.178     ; 2.628      ;
; -2.020 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.179     ; 2.610      ;
; -2.020 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.179     ; 2.610      ;
; -2.020 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.179     ; 2.610      ;
; -2.020 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.179     ; 2.610      ;
; -2.020 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.179     ; 2.610      ;
; -2.020 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.179     ; 2.610      ;
; -2.020 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.179     ; 2.610      ;
; -2.020 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.179     ; 2.610      ;
; -2.020 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.179     ; 2.610      ;
; -2.020 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.179     ; 2.610      ;
; -2.020 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.179     ; 2.610      ;
; -2.020 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.179     ; 2.610      ;
; -2.020 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.179     ; 2.610      ;
; -1.971 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.178     ; 2.562      ;
; -1.971 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.178     ; 2.562      ;
; -1.971 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.178     ; 2.562      ;
; -1.971 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.178     ; 2.562      ;
; -1.971 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.178     ; 2.562      ;
; -1.901 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.132      ; 2.717      ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 2.026 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.707     ; 5.218      ;
; 2.144 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.707     ; 5.100      ;
; 2.144 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.707     ; 5.100      ;
; 2.458 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.705     ; 4.788      ;
; 2.498 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.705     ; 4.748      ;
; 2.499 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.234     ; 5.218      ;
; 2.567 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.707     ; 4.677      ;
; 2.569 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.707     ; 4.675      ;
; 2.617 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.234     ; 5.100      ;
; 2.617 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.234     ; 5.100      ;
; 2.631 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.705     ; 4.615      ;
; 2.631 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.705     ; 4.615      ;
; 2.649 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.704     ; 4.598      ;
; 2.673 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.707     ; 4.571      ;
; 2.675 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.707     ; 4.569      ;
; 2.770 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.705     ; 4.476      ;
; 2.812 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.707     ; 4.432      ;
; 2.818 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.707     ; 4.426      ;
; 2.855 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.707     ; 4.389      ;
; 2.930 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.705     ; 4.316      ;
; 2.931 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.232     ; 4.788      ;
; 2.943 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.705     ; 4.303      ;
; 2.971 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.232     ; 4.748      ;
; 2.986 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.705     ; 4.260      ;
; 3.022 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.705     ; 4.224      ;
; 3.034 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.707     ; 4.210      ;
; 3.040 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.234     ; 4.677      ;
; 3.042 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.234     ; 4.675      ;
; 3.104 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.232     ; 4.615      ;
; 3.104 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.232     ; 4.615      ;
; 3.122 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.231     ; 4.598      ;
; 3.122 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.705     ; 4.124      ;
; 3.146 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.234     ; 4.571      ;
; 3.148 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.234     ; 4.569      ;
; 3.243 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.232     ; 4.476      ;
; 3.285 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.234     ; 4.432      ;
; 3.291 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.234     ; 4.426      ;
; 3.328 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.234     ; 4.389      ;
; 3.403 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.232     ; 4.316      ;
; 3.416 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.232     ; 4.303      ;
; 3.459 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.232     ; 4.260      ;
; 3.492 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.705     ; 3.754      ;
; 3.495 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.232     ; 4.224      ;
; 3.507 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.234     ; 4.210      ;
; 3.595 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.232     ; 4.124      ;
; 3.965 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.232     ; 3.754      ;
; 4.676 ; system_ctrl:u_system_ctrl|rst_nr2                             ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.704     ; 2.571      ;
; 4.761 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.206      ; 5.361      ;
; 4.761 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.206      ; 5.361      ;
; 4.761 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.206      ; 5.361      ;
; 4.761 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.206      ; 5.361      ;
; 4.761 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.206      ; 5.361      ;
; 4.761 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.206      ; 5.361      ;
; 4.761 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.206      ; 5.361      ;
; 4.761 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.206      ; 5.361      ;
; 4.761 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.206      ; 5.361      ;
; 4.761 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.206      ; 5.361      ;
; 4.761 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.206      ; 5.361      ;
; 4.761 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.206      ; 5.361      ;
; 4.761 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.206      ; 5.361      ;
; 4.761 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.206      ; 5.361      ;
; 4.761 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.206      ; 5.361      ;
; 4.761 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.206      ; 5.361      ;
; 4.898 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.213      ; 5.363      ;
; 5.043 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[7]                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.120     ; 4.838      ;
; 5.043 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[10]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.120     ; 4.838      ;
; 5.048 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 4.854      ;
; 5.048 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.846      ;
; 5.048 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.846      ;
; 5.048 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.846      ;
; 5.048 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.846      ;
; 5.048 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.846      ;
; 5.048 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.846      ;
; 5.048 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.846      ;
; 5.048 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.846      ;
; 5.048 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.846      ;
; 5.048 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.846      ;
; 5.048 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.846      ;
; 5.048 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.846      ;
; 5.048 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.846      ;
; 5.048 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.846      ;
; 5.048 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.846      ;
; 5.048 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.846      ;
; 5.048 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.846      ;
; 5.048 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.846      ;
; 5.048 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.846      ;
; 5.048 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.846      ;
; 5.048 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.846      ;
; 5.048 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.846      ;
; 5.048 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.846      ;
; 5.048 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.846      ;
; 5.048 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.846      ;
; 5.048 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.846      ;
; 5.048 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.846      ;
; 5.048 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.846      ;
; 5.048 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.846      ;
; 5.048 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.846      ;
; 5.048 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.846      ;
; 5.048 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.846      ;
; 5.048 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 4.846      ;
+-------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                       ;
+-------+--------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 4.952 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.212     ; 4.837      ;
; 4.952 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.212     ; 4.837      ;
; 4.952 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.212     ; 4.837      ;
; 4.952 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.212     ; 4.837      ;
; 4.952 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.212     ; 4.837      ;
; 4.952 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.212     ; 4.837      ;
; 4.952 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.212     ; 4.837      ;
; 4.952 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.212     ; 4.837      ;
; 4.952 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.212     ; 4.837      ;
; 4.952 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.212     ; 4.837      ;
; 4.952 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|reset      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.212     ; 4.837      ;
+-------+--------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK'                                                                                                                                          ;
+--------+-----------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.481 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 2.441      ;
; 17.481 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 2.441      ;
; 17.481 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 2.441      ;
; 17.481 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 2.441      ;
; 17.481 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 2.441      ;
; 17.481 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 2.441      ;
; 17.481 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 2.441      ;
; 17.481 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 2.441      ;
; 17.481 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 2.441      ;
; 17.481 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 2.441      ;
; 17.481 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 2.441      ;
; 18.100 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 1.820      ;
; 18.100 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 1.820      ;
; 18.100 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 1.820      ;
; 18.100 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 1.820      ;
; 18.100 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 1.820      ;
; 18.100 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 1.820      ;
; 18.100 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 1.820      ;
; 18.100 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 1.820      ;
; 18.100 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 1.820      ;
; 18.100 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 1.820      ;
; 18.100 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 1.820      ;
; 18.297 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 1.623      ;
+--------+-----------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK'                                                                                                                                          ;
+-------+-----------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.179 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.472      ;
; 1.400 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.694      ;
; 1.400 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.694      ;
; 1.400 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.694      ;
; 1.400 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.694      ;
; 1.400 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.694      ;
; 1.400 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.694      ;
; 1.400 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.694      ;
; 1.400 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.694      ;
; 1.400 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.694      ;
; 1.400 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.694      ;
; 1.400 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.694      ;
; 1.917 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.084      ; 2.213      ;
; 1.917 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.084      ; 2.213      ;
; 1.917 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.084      ; 2.213      ;
; 1.917 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.084      ; 2.213      ;
; 1.917 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.084      ; 2.213      ;
; 1.917 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.084      ; 2.213      ;
; 1.917 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.084      ; 2.213      ;
; 1.917 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.084      ; 2.213      ;
; 1.917 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.084      ; 2.213      ;
; 1.917 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.084      ; 2.213      ;
; 1.917 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.084      ; 2.213      ;
+-------+-----------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 1.589 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.495      ; 2.350      ;
; 1.623 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.336      ;
; 1.623 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.336      ;
; 1.623 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.336      ;
; 1.623 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.336      ;
; 1.623 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.336      ;
; 1.623 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.336      ;
; 1.623 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.336      ;
; 1.623 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.336      ;
; 1.623 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.336      ;
; 1.623 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.336      ;
; 1.623 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.336      ;
; 1.623 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.336      ;
; 1.623 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.336      ;
; 1.623 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.336      ;
; 1.623 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.336      ;
; 1.623 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.336      ;
; 1.671 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.495      ; 2.432      ;
; 1.676 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.181      ; 2.081      ;
; 1.676 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.181      ; 2.081      ;
; 1.676 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.181      ; 2.081      ;
; 1.676 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.181      ; 2.081      ;
; 1.676 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.181      ; 2.081      ;
; 1.676 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.181      ; 2.081      ;
; 1.676 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.181      ; 2.081      ;
; 1.676 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.181      ; 2.081      ;
; 1.676 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.181      ; 2.081      ;
; 1.676 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.181      ; 2.081      ;
; 1.676 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.181      ; 2.081      ;
; 1.676 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.181      ; 2.081      ;
; 1.676 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.181      ; 2.081      ;
; 1.717 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.430      ;
; 1.717 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.430      ;
; 1.717 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.430      ;
; 1.717 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.430      ;
; 1.717 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.430      ;
; 1.717 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.430      ;
; 1.717 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.430      ;
; 1.717 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.430      ;
; 1.717 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.430      ;
; 1.717 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.430      ;
; 1.717 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.430      ;
; 1.717 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.430      ;
; 1.717 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.430      ;
; 1.717 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.430      ;
; 1.717 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.430      ;
; 1.717 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.430      ;
; 1.779 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.181      ; 2.184      ;
; 1.779 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.181      ; 2.184      ;
; 1.779 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.181      ; 2.184      ;
; 1.779 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.181      ; 2.184      ;
; 1.779 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.181      ; 2.184      ;
; 1.779 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.181      ; 2.184      ;
; 1.779 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.181      ; 2.184      ;
; 1.779 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.181      ; 2.184      ;
; 1.779 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.181      ; 2.184      ;
; 1.779 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.181      ; 2.184      ;
; 1.779 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.181      ; 2.184      ;
; 1.779 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.181      ; 2.184      ;
; 1.779 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.181      ; 2.184      ;
; 1.841 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.183      ; 2.248      ;
; 1.841 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.183      ; 2.248      ;
; 1.841 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.183      ; 2.248      ;
; 1.841 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.183      ; 2.248      ;
; 1.841 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.183      ; 2.248      ;
; 1.848 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.495      ; 2.609      ;
; 1.894 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.607      ;
; 1.894 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.607      ;
; 1.894 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.607      ;
; 1.894 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.607      ;
; 1.894 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.607      ;
; 1.894 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.607      ;
; 1.894 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.607      ;
; 1.894 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.607      ;
; 1.894 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.607      ;
; 1.894 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.607      ;
; 1.894 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.607      ;
; 1.894 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.607      ;
; 1.894 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.607      ;
; 1.894 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.607      ;
; 1.894 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.607      ;
; 1.894 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.607      ;
; 1.907 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.495      ; 2.668      ;
; 1.911 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.184      ; 2.319      ;
; 1.911 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.184      ; 2.319      ;
; 1.911 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.184      ; 2.319      ;
; 1.911 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.184      ; 2.319      ;
; 1.911 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.184      ; 2.319      ;
; 1.914 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.183      ; 2.321      ;
; 1.914 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.183      ; 2.321      ;
; 1.914 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.183      ; 2.321      ;
; 1.923 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.183      ; 2.330      ;
; 1.923 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.183      ; 2.330      ;
; 1.923 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.183      ; 2.330      ;
; 1.923 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.183      ; 2.330      ;
; 1.923 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.183      ; 2.330      ;
; 1.953 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.666      ;
; 1.953 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.666      ;
; 1.953 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.666      ;
; 1.953 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.490      ; 2.666      ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 1.952 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.248      ;
; 1.952 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.248      ;
; 1.952 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.248      ;
; 1.952 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.248      ;
; 1.952 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.248      ;
; 2.022 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.319      ;
; 2.022 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.319      ;
; 2.022 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.319      ;
; 2.022 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.319      ;
; 2.022 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.319      ;
; 2.022 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.319      ;
; 2.022 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.319      ;
; 2.022 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.319      ;
; 2.025 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.321      ;
; 2.025 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.321      ;
; 2.025 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.321      ;
; 2.025 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.321      ;
; 2.025 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.321      ;
; 2.034 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.330      ;
; 2.034 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.330      ;
; 2.034 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.330      ;
; 2.034 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.330      ;
; 2.034 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.330      ;
; 2.104 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.401      ;
; 2.104 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.401      ;
; 2.104 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.401      ;
; 2.104 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.401      ;
; 2.104 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.401      ;
; 2.104 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.401      ;
; 2.104 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.401      ;
; 2.104 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.401      ;
; 2.107 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.403      ;
; 2.107 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.403      ;
; 2.107 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.403      ;
; 2.107 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.403      ;
; 2.107 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.403      ;
; 2.211 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.507      ;
; 2.211 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.507      ;
; 2.211 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.507      ;
; 2.211 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.507      ;
; 2.211 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.507      ;
; 2.270 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.566      ;
; 2.270 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.566      ;
; 2.270 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.566      ;
; 2.270 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.566      ;
; 2.270 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.566      ;
; 2.281 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.578      ;
; 2.281 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.578      ;
; 2.281 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.578      ;
; 2.281 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.578      ;
; 2.281 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.578      ;
; 2.281 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.578      ;
; 2.281 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.578      ;
; 2.281 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.578      ;
; 2.284 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.580      ;
; 2.284 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.580      ;
; 2.284 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.580      ;
; 2.284 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.580      ;
; 2.284 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.580      ;
; 2.340 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.637      ;
; 2.340 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.637      ;
; 2.340 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.637      ;
; 2.340 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.637      ;
; 2.340 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.637      ;
; 2.340 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.637      ;
; 2.340 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.637      ;
; 2.340 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.637      ;
; 2.343 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.639      ;
; 2.343 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.639      ;
; 2.343 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.639      ;
; 2.343 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.639      ;
; 2.343 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.639      ;
; 2.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.660      ;
; 2.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.660      ;
; 2.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.660      ;
; 2.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.660      ;
; 2.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.660      ;
; 2.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.742      ;
; 2.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.742      ;
; 2.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.742      ;
; 2.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.742      ;
; 2.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.742      ;
; 2.630 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.919      ;
; 2.630 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.919      ;
; 2.630 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.919      ;
; 2.630 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.919      ;
; 2.630 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.919      ;
; 2.689 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.978      ;
; 2.689 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.978      ;
; 2.689 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.978      ;
; 2.689 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.978      ;
; 2.689 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.978      ;
; 2.877 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.166      ;
; 2.877 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.166      ;
; 2.877 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.166      ;
; 2.877 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.166      ;
; 2.877 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.166      ;
; 2.877 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.166      ;
; 2.877 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.166      ;
; 2.877 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.166      ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                        ;
+-------+--------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 4.146 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.147      ; 4.525      ;
; 4.146 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.147      ; 4.525      ;
; 4.146 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.147      ; 4.525      ;
; 4.146 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.147      ; 4.525      ;
; 4.146 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.147      ; 4.525      ;
; 4.146 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.147      ; 4.525      ;
; 4.146 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.147      ; 4.525      ;
; 4.146 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.147      ; 4.525      ;
; 4.146 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.147      ; 4.525      ;
; 4.146 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.147      ; 4.525      ;
; 4.146 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|reset      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.147      ; 4.525      ;
+-------+--------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                     ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; SD_TOP:u_SD_TOP|myvalid_o_r0                                                                                                                                                                                             ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; SD_TOP:u_SD_TOP|myvalid_o_r1                                                                                                                                                                                             ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                         ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]                 ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]                 ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                         ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]                 ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]                 ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                                          ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                                  ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                                  ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                                  ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                                  ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[0]                                                                                                 ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[11]                                                                                                ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[12]                                                                                                ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[13]                                                                                                ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[14]                                                                                                ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[15]                                                                                                ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[1]                                                                                                 ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[2]                                                                                                 ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[3]                                                                                                 ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[4]                                                                                                 ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[5]                                                                                                 ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[6]                                                                                                 ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[8]                                                                                                 ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[9]                                                                                                 ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink                                                                                                  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr1                                                                                                                 ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr1                                                                                                                 ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_req                                                                                                                   ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]                 ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]                 ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[0] ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[1] ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[2] ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[3] ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[4] ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[5] ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[6] ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[7] ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[8] ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[9] ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[0]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[1]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[2]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[3]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[4]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[5]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[6]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[8]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[0]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[1]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[2]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[3]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[4]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[5]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[6]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[7]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[8]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                                                  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                                  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                                  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                                                  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                                  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                                  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                                  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                                  ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.402 ; 7.622        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[0]                                                                                                                  ;
; 7.402 ; 7.622        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[10]                                                                                                                 ;
; 7.402 ; 7.622        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[11]                                                                                                                 ;
; 7.402 ; 7.622        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[12]                                                                                                                 ;
; 7.402 ; 7.622        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[13]                                                                                                                 ;
; 7.402 ; 7.622        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[14]                                                                                                                 ;
; 7.402 ; 7.622        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[15]                                                                                                                 ;
; 7.402 ; 7.622        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[1]                                                                                                                  ;
; 7.402 ; 7.622        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[2]                                                                                                                  ;
; 7.402 ; 7.622        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[3]                                                                                                                  ;
; 7.402 ; 7.622        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[4]                                                                                                                  ;
; 7.402 ; 7.622        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[5]                                                                                                                  ;
; 7.402 ; 7.622        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[6]                                                                                                                  ;
; 7.402 ; 7.622        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[7]                                                                                                                  ;
; 7.402 ; 7.622        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[8]                                                                                                                  ;
; 7.402 ; 7.622        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[9]                                                                                                                  ;
; 7.404 ; 7.624        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[0]                                                                                                                        ;
; 7.404 ; 7.624        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[10]                                                                                                                       ;
; 7.404 ; 7.624        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[11]                                                                                                                       ;
; 7.404 ; 7.624        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[12]                                                                                                                       ;
; 7.404 ; 7.624        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[13]                                                                                                                       ;
; 7.404 ; 7.624        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[14]                                                                                                                       ;
; 7.404 ; 7.624        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[15]                                                                                                                       ;
; 7.404 ; 7.624        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[1]                                                                                                                        ;
; 7.404 ; 7.624        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[2]                                                                                                                        ;
; 7.404 ; 7.624        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[3]                                                                                                                        ;
; 7.404 ; 7.624        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[4]                                                                                                                        ;
; 7.404 ; 7.624        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[5]                                                                                                                        ;
; 7.404 ; 7.624        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[6]                                                                                                                        ;
; 7.404 ; 7.624        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[7]                                                                                                                        ;
; 7.404 ; 7.624        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[8]                                                                                                                        ;
; 7.404 ; 7.624        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[9]                                                                                                                        ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[0]                                                                                                                        ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[10]                                                                                                                       ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[11]                                                                                                                       ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[12]                                                                                                                       ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[13]                                                                                                                       ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[14]                                                                                                                       ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[15]                                                                                                                       ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[1]                                                                                                                        ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[2]                                                                                                                        ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[3]                                                                                                                        ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[4]                                                                                                                        ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[5]                                                                                                                        ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[6]                                                                                                                        ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[7]                                                                                                                        ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[8]                                                                                                                        ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[9]                                                                                                                        ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_vsync                                                                                                                        ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_vsync_buf1                                                                                                                   ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|h_active                                                                                                                         ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_hsync                                                                                                                        ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[0]                                                                                                                  ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[1]                                                                                                                  ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[2]                                                                                                                  ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[3]                                                                                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                  ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|sdr_addr_set                                                                                                                     ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|v_active                                                                                                                         ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_vsync_buf2                                                                                                                   ;
; 7.438 ; 7.673        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]             ;
; 7.438 ; 7.673        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]            ;
; 7.438 ; 7.673        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]            ;
; 7.438 ; 7.673        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]            ;
; 7.438 ; 7.673        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]            ;
; 7.438 ; 7.673        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]            ;
; 7.438 ; 7.673        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]            ;
; 7.438 ; 7.673        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]             ;
; 7.438 ; 7.673        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]             ;
; 7.438 ; 7.673        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]             ;
; 7.438 ; 7.673        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]             ;
; 7.438 ; 7.673        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]             ;
; 7.438 ; 7.673        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]             ;
; 7.438 ; 7.673        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]             ;
; 7.438 ; 7.673        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]             ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK'                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                   ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                   ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                    ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                    ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                    ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                    ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                    ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                    ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                    ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                    ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                    ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|rst_nr1                                               ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|rst_nr2                                               ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                    ;
; 9.747  ; 9.935        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                   ;
; 9.747  ; 9.935        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                   ;
; 9.747  ; 9.935        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                   ;
; 9.747  ; 9.935        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                   ;
; 9.747  ; 9.935        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                   ;
; 9.747  ; 9.935        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                   ;
; 9.747  ; 9.935        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                   ;
; 9.747  ; 9.935        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                   ;
; 9.747  ; 9.935        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                   ;
; 9.747  ; 9.935        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                   ;
; 9.747  ; 9.935        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                   ;
; 9.843  ; 10.063       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                   ;
; 9.843  ; 10.063       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                   ;
; 9.843  ; 10.063       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                   ;
; 9.843  ; 10.063       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                   ;
; 9.843  ; 10.063       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                   ;
; 9.843  ; 10.063       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                   ;
; 9.843  ; 10.063       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                   ;
; 9.843  ; 10.063       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                   ;
; 9.843  ; 10.063       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                   ;
; 9.843  ; 10.063       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                   ;
; 9.843  ; 10.063       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                   ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|rst_nr1                                               ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|rst_nr2                                               ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                    ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                   ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                   ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                    ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                    ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                    ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                    ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                    ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                    ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                    ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                    ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                    ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|rst_nr1|clk                                                       ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|rst_nr2|clk                                                       ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                                         ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                                        ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                                        ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                                         ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                                         ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[3]|clk                                         ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[4]|clk                                         ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[5]|clk                                         ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[6]|clk                                         ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[7]|clk                                         ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[8]|clk                                         ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[9]|clk                                         ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                                        ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                                        ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                                        ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                                        ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                                        ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                                        ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                                        ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                                        ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                                        ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                                        ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                                        ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|o                                                                   ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                                     ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                                       ;
; 9.914  ; 9.914        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|i                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|i                                                                   ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                                     ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                                       ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|o                                                                   ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                                        ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                                        ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                                        ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                                        ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                                        ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                                        ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                                        ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                                        ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                                        ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------+
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[20]  ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[21]  ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[22]  ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[23]  ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[24]  ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[25]  ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[26]  ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[0]      ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[1]      ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[2]      ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[3]      ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[46]     ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[47]     ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[4]      ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[5]      ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|SD_cs         ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|SD_datain     ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|delay_cnt[0]  ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|delay_cnt[10] ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|delay_cnt[11] ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|delay_cnt[12] ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|delay_cnt[13] ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|delay_cnt[14] ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|delay_cnt[15] ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|delay_cnt[1]  ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|delay_cnt[2]  ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|delay_cnt[3]  ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|delay_cnt[4]  ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|delay_cnt[5]  ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|delay_cnt[6]  ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|delay_cnt[7]  ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|delay_cnt[8]  ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|delay_cnt[9]  ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|sec[0]        ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|sec[10]       ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|sec[11]       ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|sec[12]       ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|sec[13]       ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|sec[14]       ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|sec[15]       ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|sec[1]        ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|sec[2]        ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|sec[3]        ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|sec[4]        ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|sec[5]        ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|sec[6]        ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|sec[7]        ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|sec[8]        ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|sec[9]        ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[10]    ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[11]    ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[12]    ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[13]    ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[7]     ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[8]     ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[9]     ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[0]   ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[10]  ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[11]  ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[12]  ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[13]  ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[14]  ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[15]  ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[1]   ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[3]   ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[4]   ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[5]   ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[6]   ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[7]   ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[8]   ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[9]   ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[0]   ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[10]  ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[11]  ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[12]  ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[13]  ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[1]   ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[27]  ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[28]  ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[29]  ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[2]   ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[30]  ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[31]  ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[32]  ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[33]  ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[34]  ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[35]  ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[36]  ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[37]  ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[38]  ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[3]   ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[4]   ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[5]   ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[6]   ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[7]   ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[8]   ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[9]   ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[10]     ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[11]     ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[12]     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                  ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; key1       ; CLOCK      ; 4.038 ; 4.182 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_DB[*]    ; CLOCK      ; 5.709 ; 5.984 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]   ; CLOCK      ; 5.347 ; 5.715 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]   ; CLOCK      ; 5.183 ; 5.475 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]   ; CLOCK      ; 5.677 ; 5.957 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]   ; CLOCK      ; 5.307 ; 5.595 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]   ; CLOCK      ; 5.445 ; 5.706 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]   ; CLOCK      ; 5.168 ; 5.448 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]   ; CLOCK      ; 5.709 ; 5.984 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]   ; CLOCK      ; 5.565 ; 5.822 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]   ; CLOCK      ; 4.103 ; 4.421 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]   ; CLOCK      ; 4.867 ; 5.153 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]  ; CLOCK      ; 5.249 ; 5.565 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]  ; CLOCK      ; 5.014 ; 5.306 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]  ; CLOCK      ; 5.009 ; 5.315 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]  ; CLOCK      ; 4.984 ; 5.288 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]  ; CLOCK      ; 5.386 ; 5.638 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]  ; CLOCK      ; 5.453 ; 5.715 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_dataout ; CLOCK      ; 5.279 ; 5.513 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                     ;
+------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; key1       ; CLOCK      ; -3.234 ; -3.368 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_DB[*]    ; CLOCK      ; -3.334 ; -3.626 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]   ; CLOCK      ; -4.525 ; -4.870 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]   ; CLOCK      ; -4.372 ; -4.641 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]   ; CLOCK      ; -4.863 ; -5.131 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]   ; CLOCK      ; -4.491 ; -4.755 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]   ; CLOCK      ; -4.640 ; -4.890 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]   ; CLOCK      ; -4.358 ; -4.614 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]   ; CLOCK      ; -4.889 ; -5.155 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]   ; CLOCK      ; -4.739 ; -4.973 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]   ; CLOCK      ; -3.334 ; -3.626 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]   ; CLOCK      ; -4.068 ; -4.330 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]  ; CLOCK      ; -4.452 ; -4.754 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]  ; CLOCK      ; -4.226 ; -4.506 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]  ; CLOCK      ; -4.222 ; -4.514 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]  ; CLOCK      ; -4.180 ; -4.460 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]  ; CLOCK      ; -4.567 ; -4.797 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]  ; CLOCK      ; -4.648 ; -4.899 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_dataout ; CLOCK      ; -1.750 ; -1.948 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                           ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; vga_blue[*]   ; CLOCK      ; 6.967 ; 6.530 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[0]  ; CLOCK      ; 6.694 ; 6.295 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[1]  ; CLOCK      ; 6.928 ; 6.523 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[2]  ; CLOCK      ; 6.780 ; 6.411 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[3]  ; CLOCK      ; 6.967 ; 6.530 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[4]  ; CLOCK      ; 6.398 ; 6.042 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_green[*]  ; CLOCK      ; 6.947 ; 6.669 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[0] ; CLOCK      ; 6.867 ; 6.516 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[1] ; CLOCK      ; 6.635 ; 6.319 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[2] ; CLOCK      ; 6.188 ; 5.991 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[3] ; CLOCK      ; 6.187 ; 6.014 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[4] ; CLOCK      ; 5.916 ; 5.702 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[5] ; CLOCK      ; 6.947 ; 6.669 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_hs        ; CLOCK      ; 5.644 ; 5.445 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_red[*]    ; CLOCK      ; 9.316 ; 8.606 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[0]   ; CLOCK      ; 6.623 ; 6.271 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[1]   ; CLOCK      ; 6.940 ; 6.561 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[2]   ; CLOCK      ; 6.795 ; 6.539 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[3]   ; CLOCK      ; 9.316 ; 8.606 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[4]   ; CLOCK      ; 7.161 ; 6.802 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs        ; CLOCK      ; 5.456 ; 5.275 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_blue[*]   ; CLOCK      ; 7.210 ; 6.814 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[0]  ; CLOCK      ; 7.006 ; 6.669 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[1]  ; CLOCK      ; 7.024 ; 6.647 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[2]  ; CLOCK      ; 7.114 ; 6.794 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[3]  ; CLOCK      ; 7.210 ; 6.814 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[4]  ; CLOCK      ; 6.599 ; 6.258 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_green[*]  ; CLOCK      ; 6.587 ; 6.355 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[0] ; CLOCK      ; 6.146 ; 5.760 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[1] ; CLOCK      ; 5.915 ; 5.635 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[2] ; CLOCK      ; 6.337 ; 6.090 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[3] ; CLOCK      ; 6.283 ; 6.074 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[4] ; CLOCK      ; 6.587 ; 6.355 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[5] ; CLOCK      ; 6.229 ; 5.911 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_red[*]    ; CLOCK      ; 9.962 ; 9.308 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[0]   ; CLOCK      ; 7.133 ; 6.811 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[1]   ; CLOCK      ; 7.624 ; 7.321 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[2]   ; CLOCK      ; 8.074 ; 7.729 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[3]   ; CLOCK      ; 9.962 ; 9.308 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[4]   ; CLOCK      ; 7.263 ; 6.900 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]        ; CLOCK      ; 6.341 ; 6.860 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[0]       ; CLOCK      ; 4.927 ; 5.133 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[1]       ; CLOCK      ; 4.604 ; 4.765 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[2]       ; CLOCK      ; 4.534 ; 4.712 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[3]       ; CLOCK      ; 4.608 ; 4.770 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[4]       ; CLOCK      ; 4.700 ; 4.871 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[5]       ; CLOCK      ; 5.201 ; 5.435 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[6]       ; CLOCK      ; 4.523 ; 4.698 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[7]       ; CLOCK      ; 4.607 ; 4.796 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[8]       ; CLOCK      ; 4.612 ; 4.812 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[9]       ; CLOCK      ; 4.597 ; 4.779 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[10]      ; CLOCK      ; 6.341 ; 6.860 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[11]      ; CLOCK      ; 4.626 ; 4.802 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_BA[*]       ; CLOCK      ; 4.425 ; 4.595 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_BA[0]      ; CLOCK      ; 4.425 ; 4.595 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_BA[1]      ; CLOCK      ; 4.105 ; 4.247 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_CKE         ; CLOCK      ; 4.158 ; 4.042 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_DB[*]       ; CLOCK      ; 7.186 ; 6.635 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]      ; CLOCK      ; 5.181 ; 4.989 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]      ; CLOCK      ; 5.043 ; 4.870 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]      ; CLOCK      ; 4.981 ; 4.794 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]      ; CLOCK      ; 5.254 ; 5.025 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]      ; CLOCK      ; 4.699 ; 4.501 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]      ; CLOCK      ; 7.186 ; 6.635 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]      ; CLOCK      ; 5.164 ; 4.975 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]      ; CLOCK      ; 5.030 ; 4.802 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]      ; CLOCK      ; 4.854 ; 4.676 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]      ; CLOCK      ; 4.636 ; 4.467 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]     ; CLOCK      ; 4.441 ; 4.280 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]     ; CLOCK      ; 4.774 ; 4.581 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]     ; CLOCK      ; 4.784 ; 4.609 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]     ; CLOCK      ; 4.779 ; 4.598 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]     ; CLOCK      ; 4.797 ; 4.602 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]     ; CLOCK      ; 4.771 ; 4.596 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NCAS        ; CLOCK      ; 4.583 ; 4.761 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NCS         ; CLOCK      ; 4.698 ; 4.837 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NRAS        ; CLOCK      ; 4.894 ; 5.042 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NWE         ; CLOCK      ; 4.414 ; 4.589 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_CLK         ; CLOCK      ; 3.113 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK         ; CLOCK      ;       ; 2.938 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_clk        ; CLOCK      ; 3.087 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_cs         ; CLOCK      ; 5.890 ; 5.634 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_datain     ; CLOCK      ; 5.524 ; 5.308 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_clk        ; CLOCK      ;       ; 2.912 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_cs         ; CLOCK      ; 7.355 ; 7.037 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_datain     ; CLOCK      ; 6.998 ; 6.720 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                   ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; vga_blue[*]   ; CLOCK      ; 5.335 ; 5.124 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[0]  ; CLOCK      ; 5.631 ; 5.382 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[1]  ; CLOCK      ; 5.969 ; 5.682 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[2]  ; CLOCK      ; 5.711 ; 5.489 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[3]  ; CLOCK      ; 6.003 ; 5.684 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[4]  ; CLOCK      ; 5.335 ; 5.124 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_green[*]  ; CLOCK      ; 4.701 ; 4.538 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[0] ; CLOCK      ; 6.191 ; 5.803 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[1] ; CLOCK      ; 5.269 ; 5.095 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[2] ; CLOCK      ; 4.701 ; 4.538 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[3] ; CLOCK      ; 4.702 ; 4.562 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[4] ; CLOCK      ; 5.120 ; 4.957 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[5] ; CLOCK      ; 6.268 ; 5.951 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_hs        ; CLOCK      ; 5.034 ; 4.838 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_red[*]    ; CLOCK      ; 5.409 ; 5.192 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[0]   ; CLOCK      ; 5.670 ; 5.431 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[1]   ; CLOCK      ; 5.863 ; 5.635 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[2]   ; CLOCK      ; 5.409 ; 5.192 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[3]   ; CLOCK      ; 8.333 ; 7.736 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[4]   ; CLOCK      ; 5.784 ; 5.571 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs        ; CLOCK      ; 4.852 ; 4.673 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_blue[*]   ; CLOCK      ; 5.929 ; 5.594 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[0]  ; CLOCK      ; 6.320 ; 5.983 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[1]  ; CLOCK      ; 6.351 ; 5.985 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[2]  ; CLOCK      ; 6.422 ; 6.108 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[3]  ; CLOCK      ; 6.529 ; 6.144 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[4]  ; CLOCK      ; 5.929 ; 5.594 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_green[*]  ; CLOCK      ; 5.287 ; 5.013 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[0] ; CLOCK      ; 5.508 ; 5.132 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[1] ; CLOCK      ; 5.287 ; 5.013 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[2] ; CLOCK      ; 5.697 ; 5.455 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[3] ; CLOCK      ; 5.647 ; 5.441 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[4] ; CLOCK      ; 5.918 ; 5.681 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[5] ; CLOCK      ; 5.588 ; 5.278 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_red[*]    ; CLOCK      ; 6.462 ; 6.147 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[0]   ; CLOCK      ; 6.462 ; 6.147 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[1]   ; CLOCK      ; 6.907 ; 6.602 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[2]   ; CLOCK      ; 7.342 ; 7.005 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[3]   ; CLOCK      ; 9.260 ; 8.614 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[4]   ; CLOCK      ; 6.580 ; 6.227 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]        ; CLOCK      ; 3.949 ; 4.121 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[0]       ; CLOCK      ; 4.340 ; 4.543 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[1]       ; CLOCK      ; 4.028 ; 4.188 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[2]       ; CLOCK      ; 3.962 ; 4.138 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[3]       ; CLOCK      ; 4.034 ; 4.194 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[4]       ; CLOCK      ; 4.122 ; 4.291 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[5]       ; CLOCK      ; 4.605 ; 4.833 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[6]       ; CLOCK      ; 3.949 ; 4.121 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[7]       ; CLOCK      ; 4.034 ; 4.220 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[8]       ; CLOCK      ; 4.040 ; 4.236 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[9]       ; CLOCK      ; 4.024 ; 4.204 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[10]      ; CLOCK      ; 5.767 ; 6.283 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[11]      ; CLOCK      ; 4.052 ; 4.227 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_BA[*]       ; CLOCK      ; 3.547 ; 3.687 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_BA[0]      ; CLOCK      ; 3.853 ; 4.021 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_BA[1]      ; CLOCK      ; 3.547 ; 3.687 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_CKE         ; CLOCK      ; 3.606 ; 3.490 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_DB[*]       ; CLOCK      ; 3.879 ; 3.719 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]      ; CLOCK      ; 4.587 ; 4.399 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]      ; CLOCK      ; 4.450 ; 4.280 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]      ; CLOCK      ; 4.389 ; 4.206 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]      ; CLOCK      ; 4.651 ; 4.427 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]      ; CLOCK      ; 4.119 ; 3.925 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]      ; CLOCK      ; 6.596 ; 6.049 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]      ; CLOCK      ; 4.571 ; 4.385 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]      ; CLOCK      ; 4.437 ; 4.214 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]      ; CLOCK      ; 4.275 ; 4.099 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]      ; CLOCK      ; 4.058 ; 3.892 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]     ; CLOCK      ; 3.879 ; 3.719 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]     ; CLOCK      ; 4.197 ; 4.007 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]     ; CLOCK      ; 4.207 ; 4.034 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]     ; CLOCK      ; 4.202 ; 4.023 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]     ; CLOCK      ; 4.219 ; 4.028 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]     ; CLOCK      ; 4.195 ; 4.022 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NCAS        ; CLOCK      ; 4.010 ; 4.186 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NCS         ; CLOCK      ; 4.119 ; 4.257 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NRAS        ; CLOCK      ; 4.303 ; 4.449 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NWE         ; CLOCK      ; 3.841 ; 4.014 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_CLK         ; CLOCK      ; 2.616 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK         ; CLOCK      ;       ; 2.443 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_clk        ; CLOCK      ; 2.590 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_cs         ; CLOCK      ; 5.267 ; 5.017 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_datain     ; CLOCK      ; 4.916 ; 4.705 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_clk        ; CLOCK      ;       ; 2.417 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_cs         ; CLOCK      ; 5.977 ; 5.673 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_datain     ; CLOCK      ; 5.533 ; 5.266 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                         ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 4.776 ; 4.623 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 5.918 ; 5.748 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 5.605 ; 5.452 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 5.178 ; 5.025 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 5.583 ; 5.430 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 4.776 ; 4.623 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 7.378 ; 6.862 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 5.918 ; 5.748 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 5.583 ; 5.430 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 5.220 ; 5.042 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 4.807 ; 4.654 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10] ; CLOCK      ; 4.967 ; 4.789 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11] ; CLOCK      ; 4.943 ; 4.765 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12] ; CLOCK      ; 4.967 ; 4.789 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13] ; CLOCK      ; 4.967 ; 4.789 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14] ; CLOCK      ; 4.936 ; 4.758 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15] ; CLOCK      ; 4.936 ; 4.758 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                 ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 4.208 ; 4.055 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 5.269 ; 5.099 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 5.004 ; 4.851 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 4.594 ; 4.441 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 4.983 ; 4.830 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 4.208 ; 4.055 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 6.794 ; 6.278 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 5.269 ; 5.099 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 4.983 ; 4.830 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 4.640 ; 4.462 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 4.238 ; 4.085 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10] ; CLOCK      ; 4.398 ; 4.220 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11] ; CLOCK      ; 4.374 ; 4.196 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12] ; CLOCK      ; 4.398 ; 4.220 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13] ; CLOCK      ; 4.398 ; 4.220 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14] ; CLOCK      ; 4.368 ; 4.190 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15] ; CLOCK      ; 4.368 ; 4.190 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 4.540     ; 4.693     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 5.595     ; 5.765     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 5.317     ; 5.470     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 4.921     ; 5.074     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 5.312     ; 5.465     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 4.540     ; 4.693     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 6.755     ; 7.271     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 5.595     ; 5.765     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 5.312     ; 5.465     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 4.960     ; 5.138     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 4.570     ; 4.723     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10] ; CLOCK      ; 4.705     ; 4.883     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11] ; CLOCK      ; 4.697     ; 4.875     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12] ; CLOCK      ; 4.705     ; 4.883     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13] ; CLOCK      ; 4.705     ; 4.883     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14] ; CLOCK      ; 4.675     ; 4.853     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15] ; CLOCK      ; 4.675     ; 4.853     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                        ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 3.976     ; 4.129     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 4.952     ; 5.122     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 4.722     ; 4.875     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 4.341     ; 4.494     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 4.717     ; 4.870     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 3.976     ; 4.129     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 6.176     ; 6.692     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 4.952     ; 5.122     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 4.717     ; 4.870     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 4.384     ; 4.562     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 4.004     ; 4.157     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10] ; CLOCK      ; 4.139     ; 4.317     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11] ; CLOCK      ; 4.132     ; 4.310     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12] ; CLOCK      ; 4.139     ; 4.317     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13] ; CLOCK      ; 4.139     ; 4.317     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14] ; CLOCK      ; 4.111     ; 4.289     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15] ; CLOCK      ; 4.111     ; 4.289     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                           ;
+------------+-----------------+-----------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                            ; Note ;
+------------+-----------------+-----------------------------------------------------------------------+------+
; 81.74 MHz  ; 81.74 MHz       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;      ;
; 89.16 MHz  ; 89.16 MHz       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 143.91 MHz ; 143.91 MHz      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 218.96 MHz ; 218.96 MHz      ; CLOCK                                                                 ;      ;
+------------+-----------------+-----------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                             ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; -2.607 ; -5.270        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -1.835 ; -106.649      ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 13.883 ; 0.000         ;
; CLOCK                                                                 ; 15.433 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                             ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.400 ; 0.000         ;
; CLOCK                                                                 ; 0.401 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.401 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.401 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                          ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -2.129 ; -84.457       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.785  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 5.303  ; 0.000         ;
; CLOCK                                                                 ; 17.635 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                          ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; CLOCK                                                                 ; 1.081 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.450 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.750 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.742 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                               ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 4.674  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.366  ; 0.000         ;
; CLOCK                                                                 ; 9.754  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 19.719 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -2.607 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.159     ; 3.226      ;
; -1.800 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.159     ; 2.419      ;
; -1.564 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.159     ; 2.183      ;
; -1.397 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.159     ; 2.016      ;
; -1.284 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.159     ; 1.903      ;
; -1.280 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.159     ; 1.899      ;
; -1.269 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.159     ; 1.888      ;
; -1.174 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.159     ; 1.793      ;
; -1.174 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.159     ; 1.793      ;
; -1.151 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.159     ; 1.770      ;
; -0.558 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|v_active                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.160     ; 1.176      ;
; -0.541 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|sdr_addr_set                                                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.160     ; 1.159      ;
; 3.051  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.891      ;
; 3.144  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.798      ;
; 3.144  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.798      ;
; 3.144  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.798      ;
; 3.144  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.798      ;
; 3.144  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.798      ;
; 3.144  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.798      ;
; 3.144  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.798      ;
; 3.144  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.798      ;
; 3.144  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.798      ;
; 3.147  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 6.794      ;
; 3.147  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 6.794      ;
; 3.147  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 6.794      ;
; 3.147  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 6.794      ;
; 3.147  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 6.794      ;
; 3.147  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 6.794      ;
; 3.205  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.737      ;
; 3.261  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.681      ;
; 3.262  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.680      ;
; 3.264  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 6.677      ;
; 3.298  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.644      ;
; 3.298  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.644      ;
; 3.298  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.644      ;
; 3.298  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.644      ;
; 3.298  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.644      ;
; 3.298  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.644      ;
; 3.298  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.644      ;
; 3.298  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.644      ;
; 3.298  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.644      ;
; 3.301  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 6.640      ;
; 3.301  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 6.640      ;
; 3.301  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 6.640      ;
; 3.301  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 6.640      ;
; 3.301  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 6.640      ;
; 3.301  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 6.640      ;
; 3.348  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.594      ;
; 3.406  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.524      ;
; 3.406  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.524      ;
; 3.406  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.524      ;
; 3.406  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.524      ;
; 3.406  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.524      ;
; 3.406  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.524      ;
; 3.406  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.524      ;
; 3.406  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.524      ;
; 3.406  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.524      ;
; 3.415  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.527      ;
; 3.416  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.526      ;
; 3.418  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 6.523      ;
; 3.441  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.501      ;
; 3.441  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.501      ;
; 3.441  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.501      ;
; 3.441  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.501      ;
; 3.441  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.501      ;
; 3.441  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.501      ;
; 3.441  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.501      ;
; 3.441  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.501      ;
; 3.441  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.501      ;
; 3.444  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 6.497      ;
; 3.444  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 6.497      ;
; 3.444  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 6.497      ;
; 3.444  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 6.497      ;
; 3.444  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 6.497      ;
; 3.444  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 6.497      ;
; 3.501  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.441      ;
; 3.504  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 6.437      ;
; 3.513  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.294      ; 6.820      ;
; 3.514  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.289      ; 6.814      ;
; 3.514  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.289      ; 6.814      ;
; 3.558  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.384      ;
; 3.559  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.383      ;
; 3.561  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 6.380      ;
; 3.587  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.343      ;
; 3.587  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.343      ;
; 3.587  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.343      ;
; 3.587  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.343      ;
; 3.587  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.343      ;
; 3.587  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.343      ;
; 3.587  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.343      ;
; 3.587  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.343      ;
; 3.587  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.343      ;
; 3.594  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.348      ;
; 3.594  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.348      ;
; 3.594  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.348      ;
; 3.594  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.348      ;
; 3.594  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.348      ;
; 3.594  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.348      ;
; 3.594  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.348      ;
; 3.594  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.348      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                     ; To Node                                                                                                                                                                            ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -1.835 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_g_reg[4]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; -0.198     ; 2.403      ;
; -1.810 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_g_reg[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; -0.198     ; 2.378      ;
; -1.774 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[0]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.165     ; 2.379      ;
; -1.774 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[2]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.165     ; 2.379      ;
; -1.774 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[1]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.165     ; 2.379      ;
; -1.774 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[3]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.165     ; 2.379      ;
; -1.743 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.159     ; 2.354      ;
; -1.700 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_g_reg[1]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; -0.198     ; 2.268      ;
; -1.687 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[0]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.173     ; 2.284      ;
; -1.687 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[1]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.173     ; 2.284      ;
; -1.687 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[2]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.173     ; 2.284      ;
; -1.687 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[3]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.173     ; 2.284      ;
; -1.687 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[4]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.173     ; 2.284      ;
; -1.687 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[5]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.173     ; 2.284      ;
; -1.687 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[6]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.173     ; 2.284      ;
; -1.687 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[7]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.173     ; 2.284      ;
; -1.687 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[8]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.173     ; 2.284      ;
; -1.687 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[9]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.173     ; 2.284      ;
; -1.687 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[10]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.173     ; 2.284      ;
; -1.687 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[11]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.173     ; 2.284      ;
; -1.687 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[12]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.173     ; 2.284      ;
; -1.687 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[13]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.173     ; 2.284      ;
; -1.687 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[14]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.173     ; 2.284      ;
; -1.687 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[15]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.173     ; 2.284      ;
; -1.623 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.159     ; 2.234      ;
; -1.545 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.159     ; 2.156      ;
; -1.544 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; -0.217     ; 2.093      ;
; -1.544 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[1]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; -0.217     ; 2.093      ;
; -1.543 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[3]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; -0.217     ; 2.092      ;
; -1.543 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[4]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; -0.217     ; 2.092      ;
; -1.542 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; -0.217     ; 2.091      ;
; -1.499 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.158     ; 2.111      ;
; -1.471 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_vsync_buf1                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.172     ; 2.069      ;
; -1.464 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_g_reg[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; -0.201     ; 2.029      ;
; -1.464 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_g_reg[5]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; -0.201     ; 2.029      ;
; -1.433 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.159     ; 2.044      ;
; -1.391 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.159     ; 2.002      ;
; -1.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.158     ; 1.983      ;
; -1.346 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[0]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.276      ; 2.392      ;
; -1.346 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[1]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.276      ; 2.392      ;
; -1.346 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[2]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.276      ; 2.392      ;
; -1.346 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[3]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.276      ; 2.392      ;
; -1.346 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[4]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.276      ; 2.392      ;
; -1.346 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[5]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.276      ; 2.392      ;
; -1.346 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[6]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.276      ; 2.392      ;
; -1.346 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[8]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.276      ; 2.392      ;
; -1.346 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[9]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.276      ; 2.392      ;
; -1.346 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[10]                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.276      ; 2.392      ;
; -1.346 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[11]                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.276      ; 2.392      ;
; -1.346 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[12]                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.276      ; 2.392      ;
; -1.346 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[13]                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.276      ; 2.392      ;
; -1.346 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[14]                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.276      ; 2.392      ;
; -1.346 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[15]                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.276      ; 2.392      ;
; -1.346 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[7]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.276      ; 2.392      ;
; -1.301 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_g_reg[3]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; -0.198     ; 1.869      ;
; -1.281 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[0]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.292      ; 2.343      ;
; -1.281 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[1]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.292      ; 2.343      ;
; -1.281 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[2]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.292      ; 2.343      ;
; -1.281 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[3]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.292      ; 2.343      ;
; -1.281 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[4]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.292      ; 2.343      ;
; -1.281 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[5]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.292      ; 2.343      ;
; -1.281 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[6]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.292      ; 2.343      ;
; -1.281 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[7]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.292      ; 2.343      ;
; -1.281 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[8]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.292      ; 2.343      ;
; -1.281 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[9]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.292      ; 2.343      ;
; -1.281 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[10]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.292      ; 2.343      ;
; -1.281 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[11]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.292      ; 2.343      ;
; -1.281 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[12]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.292      ; 2.343      ;
; -1.281 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[13]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.292      ; 2.343      ;
; -1.281 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[14]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.292      ; 2.343      ;
; -1.281 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[15]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.292      ; 2.343      ;
; -1.267 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.159     ; 1.878      ;
; -1.253 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_r_reg[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; 0.147      ; 2.166      ;
; -1.253 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_r_reg[1]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; 0.147      ; 2.166      ;
; -1.253 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_r_reg[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; 0.147      ; 2.166      ;
; -1.253 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_r_reg[3]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; 0.147      ; 2.166      ;
; -1.253 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_r_reg[4]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; 0.147      ; 2.166      ;
; -1.110 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_vsync_buf2                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.154     ; 1.726      ;
; -1.027 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|sdr_addr_set                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.159     ; 1.638      ;
; -0.741 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.158     ; 1.353      ;
; -0.727 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.159     ; 1.338      ;
; 2.084  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[0]                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.125     ; 5.485      ;
; 2.194  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[3]                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.125     ; 5.375      ;
; 2.202  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[2]                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.125     ; 5.367      ;
; 2.455  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[1]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.398     ; 4.841      ;
; 2.715  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[0]                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[1]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.125     ; 4.854      ;
; 2.761  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[0]                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[4]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.125     ; 4.808      ;
; 2.795  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[1]                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.125     ; 4.774      ;
; 2.796  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[2]                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[3]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.125     ; 4.773      ;
; 2.805  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[2]                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_r_reg[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 0.239      ; 5.128      ;
; 2.825  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[3]                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[1]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.125     ; 4.744      ;
; 2.826  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[0]                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[3]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.125     ; 4.743      ;
; 2.835  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[0]                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_r_reg[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 0.239      ; 5.098      ;
; 2.871  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[3]                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[4]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.125     ; 4.698      ;
; 2.885  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_g_reg[1]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.379     ; 4.430      ;
; 2.924  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[2]                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[1]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.125     ; 4.645      ;
; 2.959  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[2]                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_g_reg[1]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.106     ; 4.629      ;
; 2.960  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[2]                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[4]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.125     ; 4.609      ;
; 2.967  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15] ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_r_reg[4]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.034     ; 4.693      ;
; 2.983  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[1]                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.125     ; 4.586      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 13.883 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[43]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 6.022      ;
; 13.883 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[43]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 6.022      ;
; 13.883 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[43]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 6.022      ;
; 13.883 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[43]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 6.022      ;
; 13.883 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[43]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 6.022      ;
; 13.883 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[43]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 6.022      ;
; 13.883 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[43]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 6.022      ;
; 13.883 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[43]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 6.022      ;
; 13.883 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[43]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 6.022      ;
; 13.883 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[43]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 6.022      ;
; 13.889 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[42]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 6.016      ;
; 13.889 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[42]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 6.016      ;
; 13.889 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[42]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 6.016      ;
; 13.889 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[42]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 6.016      ;
; 13.889 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[42]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 6.016      ;
; 13.889 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[42]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 6.016      ;
; 13.889 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[42]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 6.016      ;
; 13.889 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[42]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 6.016      ;
; 13.889 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[42]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 6.016      ;
; 13.889 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[42]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 6.016      ;
; 14.061 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[44]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.844      ;
; 14.061 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[44]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.844      ;
; 14.061 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[44]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.844      ;
; 14.061 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[44]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.844      ;
; 14.061 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[44]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.844      ;
; 14.061 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[44]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.844      ;
; 14.061 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[44]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.844      ;
; 14.061 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[44]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.844      ;
; 14.061 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[44]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.844      ;
; 14.061 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[44]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.844      ;
; 14.186 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[41]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.719      ;
; 14.186 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[41]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.719      ;
; 14.186 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[41]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.719      ;
; 14.186 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[41]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.719      ;
; 14.186 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[41]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.719      ;
; 14.186 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[41]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.719      ;
; 14.186 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[41]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.719      ;
; 14.186 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[41]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.719      ;
; 14.186 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[41]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.719      ;
; 14.186 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[41]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.719      ;
; 14.334 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[46]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.571      ;
; 14.334 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[46]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.571      ;
; 14.334 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[46]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.571      ;
; 14.334 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[46]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.571      ;
; 14.334 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[46]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.571      ;
; 14.334 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[46]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.571      ;
; 14.334 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[46]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.571      ;
; 14.334 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[46]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.571      ;
; 14.334 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[46]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.571      ;
; 14.334 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[46]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.571      ;
; 14.342 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[45]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.563      ;
; 14.342 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[45]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.563      ;
; 14.342 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[45]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.563      ;
; 14.342 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[45]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.563      ;
; 14.342 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[45]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.563      ;
; 14.342 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[45]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.563      ;
; 14.342 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[45]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.563      ;
; 14.342 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[45]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.563      ;
; 14.342 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[45]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.563      ;
; 14.342 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[45]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.563      ;
; 14.579 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx_valid ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.100     ; 5.323      ;
; 14.579 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx_valid ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.100     ; 5.323      ;
; 14.579 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx_valid ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.100     ; 5.323      ;
; 14.579 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx_valid ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.100     ; 5.323      ;
; 14.579 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx_valid ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.100     ; 5.323      ;
; 14.579 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx_valid ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.100     ; 5.323      ;
; 14.579 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx_valid ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.100     ; 5.323      ;
; 14.579 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx_valid ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.100     ; 5.323      ;
; 14.579 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx_valid ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.100     ; 5.323      ;
; 14.579 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx_valid ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.100     ; 5.323      ;
; 14.667 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[47]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.238      ;
; 14.667 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[47]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.238      ;
; 14.667 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[47]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.238      ;
; 14.667 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[47]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.238      ;
; 14.667 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[47]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.238      ;
; 14.667 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[47]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.238      ;
; 14.667 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[47]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.238      ;
; 14.667 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[47]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.238      ;
; 14.667 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[47]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.238      ;
; 14.667 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[47]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.097     ; 5.238      ;
; 14.770 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[43]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|state[0]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 5.151      ;
; 14.776 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[42]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|state[0]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 5.145      ;
; 14.777 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[18]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[27] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 5.127      ;
; 14.777 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[18]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[28] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 5.127      ;
; 14.777 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[18]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[29] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 5.127      ;
; 14.777 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[18]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[30] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 5.127      ;
; 14.777 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[18]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[31] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 5.127      ;
; 14.777 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[18]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[32] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 5.127      ;
; 14.777 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[18]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[34] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 5.127      ;
; 14.777 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[18]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[35] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 5.127      ;
; 14.777 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[18]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[24] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 5.127      ;
; 14.777 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[18]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[25] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 5.127      ;
; 14.777 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[18]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[26] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 5.127      ;
; 14.782 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[17]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[27] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 5.122      ;
; 14.782 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[17]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[28] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 5.122      ;
; 14.782 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[17]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[29] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 5.122      ;
; 14.782 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[17]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[30] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 5.122      ;
; 14.782 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[17]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[31] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 5.122      ;
; 14.782 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[17]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[32] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 5.122      ;
; 14.782 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[17]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[34] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 5.122      ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK'                                                                                                                                                                          ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.433 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.496      ;
; 15.433 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.496      ;
; 15.433 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.496      ;
; 15.433 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.496      ;
; 15.433 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.496      ;
; 15.433 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.496      ;
; 15.433 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.496      ;
; 15.433 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.496      ;
; 15.433 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.496      ;
; 15.433 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.496      ;
; 15.433 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.496      ;
; 15.581 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.348      ;
; 15.581 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.348      ;
; 15.581 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.348      ;
; 15.581 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.348      ;
; 15.581 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.348      ;
; 15.581 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.348      ;
; 15.581 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.348      ;
; 15.581 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.348      ;
; 15.581 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.348      ;
; 15.581 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.348      ;
; 15.581 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.348      ;
; 15.669 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.076     ; 4.257      ;
; 15.669 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.076     ; 4.257      ;
; 15.669 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.076     ; 4.257      ;
; 15.669 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.076     ; 4.257      ;
; 15.669 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.076     ; 4.257      ;
; 15.669 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.076     ; 4.257      ;
; 15.669 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.076     ; 4.257      ;
; 15.669 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.076     ; 4.257      ;
; 15.669 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.076     ; 4.257      ;
; 15.669 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.076     ; 4.257      ;
; 15.669 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.076     ; 4.257      ;
; 15.683 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.070     ; 4.249      ;
; 15.683 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.070     ; 4.249      ;
; 15.683 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.070     ; 4.249      ;
; 15.683 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.070     ; 4.249      ;
; 15.683 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.070     ; 4.249      ;
; 15.683 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.070     ; 4.249      ;
; 15.683 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.070     ; 4.249      ;
; 15.683 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.070     ; 4.249      ;
; 15.683 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.070     ; 4.249      ;
; 15.683 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.070     ; 4.249      ;
; 15.683 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.070     ; 4.249      ;
; 15.785 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.144      ;
; 15.785 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.144      ;
; 15.785 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.144      ;
; 15.785 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.144      ;
; 15.785 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.144      ;
; 15.785 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.144      ;
; 15.785 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.144      ;
; 15.785 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.144      ;
; 15.785 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.144      ;
; 15.785 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.144      ;
; 15.785 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.144      ;
; 15.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.130      ;
; 15.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.130      ;
; 15.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.130      ;
; 15.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.130      ;
; 15.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.130      ;
; 15.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.130      ;
; 15.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.130      ;
; 15.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.130      ;
; 15.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.130      ;
; 15.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.130      ;
; 15.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.130      ;
; 15.827 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.076     ; 4.099      ;
; 15.827 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.076     ; 4.099      ;
; 15.827 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.076     ; 4.099      ;
; 15.827 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.076     ; 4.099      ;
; 15.827 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.076     ; 4.099      ;
; 15.827 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.076     ; 4.099      ;
; 15.827 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.076     ; 4.099      ;
; 15.827 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.076     ; 4.099      ;
; 15.827 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.076     ; 4.099      ;
; 15.827 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.076     ; 4.099      ;
; 15.827 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.076     ; 4.099      ;
; 15.831 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.070     ; 4.101      ;
; 15.831 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.070     ; 4.101      ;
; 15.831 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.070     ; 4.101      ;
; 15.831 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.070     ; 4.101      ;
; 15.831 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.070     ; 4.101      ;
; 15.831 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.070     ; 4.101      ;
; 15.831 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.070     ; 4.101      ;
; 15.831 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.070     ; 4.101      ;
; 15.831 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.070     ; 4.101      ;
; 15.831 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.070     ; 4.101      ;
; 15.831 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.070     ; 4.101      ;
; 15.894 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.035      ;
; 15.894 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.035      ;
; 15.894 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.035      ;
; 15.894 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.035      ;
; 15.894 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.035      ;
; 15.894 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.035      ;
; 15.894 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.035      ;
; 15.894 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.035      ;
; 15.894 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.035      ;
; 15.894 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.035      ;
; 15.894 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.035      ;
; 15.919 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.010      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.400 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[0]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[0]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.450 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.719      ;
; 0.538 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.115      ;
; 0.547 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.124      ;
; 0.555 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.132      ;
; 0.580 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.849      ;
; 0.600 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.869      ;
; 0.605 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.874      ;
; 0.655 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.924      ;
; 0.656 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.925      ;
; 0.660 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.929      ;
; 0.683 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.260      ;
; 0.685 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.954      ;
; 0.686 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[3]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[3]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.973      ;
; 0.686 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[5]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[5]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.973      ;
; 0.686 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[13]                                                                                                                 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[13]                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.973      ;
; 0.686 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[3]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[3]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.973      ;
; 0.686 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[5]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[5]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.973      ;
; 0.686 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[13]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[13]                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.973      ;
; 0.687 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[1]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[1]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.974      ;
; 0.687 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[11]                                                                                                                 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[11]                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.974      ;
; 0.687 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[1]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[1]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.974      ;
; 0.687 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[11]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[11]                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.974      ;
; 0.688 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[6]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[6]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.975      ;
; 0.688 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[15]                                                                                                                 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[15]                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.975      ;
; 0.688 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[6]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[6]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.975      ;
; 0.688 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[15]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[15]                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.975      ;
; 0.689 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[9]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[9]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.976      ;
; 0.689 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[7]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[7]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.976      ;
; 0.689 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[7]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[7]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.976      ;
; 0.689 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[9]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[9]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.976      ;
; 0.691 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[2]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[2]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.978      ;
; 0.692 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[4]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[4]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.979      ;
; 0.692 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[10]                                                                                                                 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[10]                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.979      ;
; 0.692 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[12]                                                                                                                 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[12]                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.979      ;
; 0.692 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[14]                                                                                                                 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[14]                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.979      ;
; 0.692 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[4]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[4]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.979      ;
; 0.692 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[10]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[10]                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.979      ;
; 0.692 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[12]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[12]                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.979      ;
; 0.692 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[14]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[14]                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.979      ;
; 0.693 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[8]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[8]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.980      ;
; 0.693 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[8]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[8]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.980      ;
; 0.706 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[3]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[3]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[5]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[5]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[13]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[13]                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[1]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[1]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[11]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[11]                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[6]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[6]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[15]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[15]                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[7]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[7]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[9]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[9]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.978      ;
; 0.711 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[2]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[2]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[4]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[4]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[10]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[10]                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[12]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[12]                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[14]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[14]                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[8]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[8]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[2]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[2]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.000      ;
; 0.713 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_vsync                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_vsync_buf1                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.714 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[0]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[0]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.001      ;
; 0.714 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[0]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[0]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.001      ;
; 0.718 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.987      ;
; 0.719 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.988      ;
; 0.734 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[0]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[0]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.001      ;
; 0.743 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.320      ;
; 0.743 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.012      ;
; 0.745 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.014      ;
; 0.758 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.027      ;
; 0.758 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.027      ;
; 0.762 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.031      ;
; 0.764 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.159      ; 1.130      ;
; 0.769 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.038      ;
; 0.782 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.160      ; 1.149      ;
; 0.854 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.123      ;
; 0.879 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[9]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|h_active                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.148      ;
; 0.882 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[10]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_hsync                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.151      ;
; 0.901 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.170      ;
; 0.915 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.183      ;
; 0.916 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_vsync_buf1                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|sdr_addr_set                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.198      ;
; 0.919 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.188      ;
; 0.942 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.211      ;
; 0.943 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[3]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[0]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.211      ;
; 0.961 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_vsync_buf2                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|sdr_addr_set                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.225      ;
; 0.977 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.249      ;
; 1.007 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[6]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[7]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.294      ;
; 1.007 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[6]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[7]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.294      ;
; 1.008 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[0]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[1]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.295      ;
; 1.008 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[0]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[1]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.295      ;
; 1.008 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[5]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[6]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.295      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK'                                                                                                                                                                          ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.669      ;
; 0.469 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.737      ;
; 0.645 ; system_ctrl:u_system_ctrl|rst_nr1                             ; system_ctrl:u_system_ctrl|rst_nr2                             ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.913      ;
; 0.692 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.960      ;
; 0.693 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.962      ;
; 0.697 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.965      ;
; 0.697 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.965      ;
; 0.699 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.967      ;
; 0.705 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.978      ;
; 0.712 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.980      ;
; 0.714 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.982      ;
; 1.011 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.279      ;
; 1.011 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.279      ;
; 1.015 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.283      ;
; 1.016 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.284      ;
; 1.016 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.284      ;
; 1.016 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.284      ;
; 1.018 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.286      ;
; 1.018 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.286      ;
; 1.025 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.293      ;
; 1.026 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.070      ; 1.293      ;
; 1.030 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.299      ;
; 1.031 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.299      ;
; 1.031 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.299      ;
; 1.031 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.299      ;
; 1.031 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.299      ;
; 1.032 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.300      ;
; 1.033 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.301      ;
; 1.033 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.301      ;
; 1.038 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.306      ;
; 1.040 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.308      ;
; 1.041 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.309      ;
; 1.043 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.070      ; 1.308      ;
; 1.044 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.312      ;
; 1.112 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.380      ;
; 1.112 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.380      ;
; 1.114 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.382      ;
; 1.120 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.388      ;
; 1.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.393      ;
; 1.126 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.394      ;
; 1.127 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.395      ;
; 1.128 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.396      ;
; 1.128 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.070      ; 1.393      ;
; 1.133 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.401      ;
; 1.133 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.401      ;
; 1.135 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.403      ;
; 1.137 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.405      ;
; 1.138 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.406      ;
; 1.138 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.406      ;
; 1.138 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.406      ;
; 1.140 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.408      ;
; 1.140 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.408      ;
; 1.148 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.416      ;
; 1.148 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.416      ;
; 1.148 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.416      ;
; 1.149 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.417      ;
; 1.149 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.417      ;
; 1.150 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.070      ; 1.415      ;
; 1.150 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.070      ; 1.415      ;
; 1.153 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.421      ;
; 1.153 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.421      ;
; 1.153 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.421      ;
; 1.153 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.421      ;
; 1.154 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.422      ;
; 1.156 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.070      ; 1.421      ;
; 1.160 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.428      ;
; 1.161 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.429      ;
; 1.163 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.431      ;
; 1.165 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.070      ; 1.430      ;
; 1.165 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.070      ; 1.430      ;
; 1.166 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.434      ;
; 1.192 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.074      ; 1.461      ;
; 1.198 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.466      ;
; 1.223 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.491      ;
; 1.234 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.502      ;
; 1.236 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.504      ;
; 1.237 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.070      ; 1.502      ;
; 1.237 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.074      ; 1.506      ;
; 1.242 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.510      ;
; 1.247 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.515      ;
; 1.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.516      ;
; 1.249 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.517      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.070      ;
; 0.432 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.085      ;
; 0.437 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.090      ;
; 0.449 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[8]                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_req                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.716      ;
; 0.455 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.723      ;
; 0.455 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.723      ;
; 0.462 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.730      ;
; 0.470 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.479 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.747      ;
; 0.483 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.751      ;
; 0.485 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.753      ;
; 0.486 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.753      ;
; 0.486 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 1.134      ;
; 0.495 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.762      ;
; 0.498 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.766      ;
; 0.498 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.765      ;
; 0.500 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.768      ;
; 0.502 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.769      ;
; 0.515 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.783      ;
; 0.517 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.785      ;
; 0.522 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.790      ;
; 0.524 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.792      ;
; 0.526 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.794      ;
; 0.530 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.798      ;
; 0.559 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[8]                                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.501      ; 1.310      ;
; 0.562 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[0]                                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.501      ; 1.313      ;
; 0.562 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[12]                                                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.501      ; 1.313      ;
; 0.567 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[1]                                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.501      ; 1.318      ;
; 0.571 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[10]                                                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.501      ; 1.322      ;
; 0.572 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[14]                                                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.501      ; 1.323      ;
; 0.578 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.845      ;
; 0.579 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[15]                                                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.501      ; 1.330      ;
; 0.579 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.846      ;
; 0.580 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.848      ;
; 0.583 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[6]                                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.501      ; 1.334      ;
; 0.584 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[7]                                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.501      ; 1.335      ;
; 0.585 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[13]                                                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.501      ; 1.336      ;
; 0.586 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[11]                                                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.502      ; 1.338      ;
; 0.587 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[4]                                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.501      ; 1.338      ;
; 0.590 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[9]                                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.501      ; 1.341      ;
; 0.592 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[3]                                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.501      ; 1.343      ;
; 0.596 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.864      ;
; 0.598 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.602 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|myvalid                                                                                                                                                                             ; SD_TOP:u_SD_TOP|myvalid_o_r0                                                                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.144      ; 0.961      ;
; 0.603 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.871      ;
; 0.609 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.877      ;
; 0.617 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.885      ;
; 0.618 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.887      ;
; 0.620 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.887      ;
; 0.620 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.888      ;
; 0.621 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.889      ;
; 0.621 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[22]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[22]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.889      ;
; 0.626 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[6]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.894      ;
; 0.626 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.894      ;
; 0.628 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.159      ; 1.010      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.401 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[0]         ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[0]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|SD_cs            ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|SD_cs            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|SD_datain        ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|SD_datain        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[7]        ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[8]        ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[8]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[9]        ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[9]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[10]       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[10]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[11]       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[11]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[12]       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[12]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[13]       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[13]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[20]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[20]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[0]        ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[1]        ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[2]        ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[3]        ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[4]        ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[5]        ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[6]        ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[14]       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[14]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mystate.0011     ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mystate.0011     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[8]           ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[8]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[9]           ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[9]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[10]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[10]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[11]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[11]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[12]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[12]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[13]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[13]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[14]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[14]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[15]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[15]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnta[1]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnta[1]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnta[2]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnta[2]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnta[3]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnta[3]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[16]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[16]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[17]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[17]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[18]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[18]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[19]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[19]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[21]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[21]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mystate.0100     ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mystate.0100     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|sec_size[0]      ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|sec_size[0]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|picture_store    ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|picture_store    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mystate.0010     ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mystate.0010     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.404 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|state[2]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|state[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[0] ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[0]    ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[0]    ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.669      ;
; 0.405 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[0]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[0]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[0]  ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|init_o     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|init_o     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.669      ;
; 0.416 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|en         ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|en         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|en               ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|en               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnta[0]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnta[0]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.684      ;
; 0.456 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[2]    ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[3]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.721      ;
; 0.457 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[16]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[17]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.722      ;
; 0.457 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[43]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[44]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.722      ;
; 0.457 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[46]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[47]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.722      ;
; 0.457 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[4]    ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[5]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.722      ;
; 0.458 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[39]  ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[40]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.723      ;
; 0.458 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[46]  ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[47]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.723      ;
; 0.458 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[8]    ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[9]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.723      ;
; 0.458 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[9]    ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[10]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.723      ;
; 0.459 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[42]  ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[43]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.724      ;
; 0.459 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[13]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[14]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.724      ;
; 0.459 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[46]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[47]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.723      ;
; 0.461 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[42] ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[43] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.725      ;
; 0.468 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[21]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[22]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.736      ;
; 0.468 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[31]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[32]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.737      ;
; 0.469 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[5]      ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[6]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[10]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[11]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[27]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[28]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[36]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[37]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.738      ;
; 0.470 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[2]      ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[3]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[3]      ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[4]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[7]      ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[8]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[12]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[13]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[22]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[23]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[28]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[29]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[29]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[30]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[30]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[31]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[34]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[35]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[35]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[36]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.739      ;
; 0.471 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[1]      ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[2]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[11]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[12]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[14]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[15]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[15]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[16]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[20]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[21]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[23]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[24]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[25]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[26]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[39]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[40]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[32]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[33]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.741      ;
; 0.477 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[45]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[46]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.744      ;
; 0.478 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[18]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[19]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[41]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[42]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[41]        ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[42]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.745      ;
; 0.479 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[46]        ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[47]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[44]  ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[45]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.744      ;
; 0.479 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[2]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.744      ;
; 0.480 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[41]  ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[42]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.745      ;
; 0.480 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[1]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.745      ;
; 0.480 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[6]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.745      ;
; 0.480 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[6]  ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.745      ;
; 0.481 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[43]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[44]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.748      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -2.129 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.154     ; 2.745      ;
; -2.129 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.154     ; 2.745      ;
; -2.129 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.154     ; 2.745      ;
; -2.129 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.154     ; 2.745      ;
; -2.129 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.154     ; 2.745      ;
; -2.116 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.154     ; 2.732      ;
; -2.116 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.154     ; 2.732      ;
; -2.116 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.154     ; 2.732      ;
; -2.055 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.154     ; 2.671      ;
; -2.055 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.154     ; 2.671      ;
; -2.055 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.154     ; 2.671      ;
; -2.055 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.154     ; 2.671      ;
; -2.055 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.154     ; 2.671      ;
; -2.045 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.155     ; 2.660      ;
; -2.045 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.155     ; 2.660      ;
; -2.045 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.155     ; 2.660      ;
; -2.045 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.155     ; 2.660      ;
; -2.045 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.155     ; 2.660      ;
; -2.042 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.154     ; 2.658      ;
; -2.042 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.154     ; 2.658      ;
; -2.042 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.154     ; 2.658      ;
; -1.971 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.155     ; 2.586      ;
; -1.971 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.155     ; 2.586      ;
; -1.971 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.155     ; 2.586      ;
; -1.971 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.155     ; 2.586      ;
; -1.971 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.155     ; 2.586      ;
; -1.952 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.117      ; 2.761      ;
; -1.952 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.117      ; 2.761      ;
; -1.952 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.117      ; 2.761      ;
; -1.952 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.117      ; 2.761      ;
; -1.952 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.117      ; 2.761      ;
; -1.952 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.117      ; 2.761      ;
; -1.952 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.117      ; 2.761      ;
; -1.952 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.117      ; 2.761      ;
; -1.952 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.117      ; 2.761      ;
; -1.952 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.117      ; 2.761      ;
; -1.952 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.117      ; 2.761      ;
; -1.952 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.117      ; 2.761      ;
; -1.952 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.117      ; 2.761      ;
; -1.952 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.117      ; 2.761      ;
; -1.952 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.117      ; 2.761      ;
; -1.952 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.117      ; 2.761      ;
; -1.892 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.123      ; 2.822      ;
; -1.878 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.117      ; 2.687      ;
; -1.878 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.117      ; 2.687      ;
; -1.878 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.117      ; 2.687      ;
; -1.878 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.117      ; 2.687      ;
; -1.878 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.117      ; 2.687      ;
; -1.878 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.117      ; 2.687      ;
; -1.878 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.117      ; 2.687      ;
; -1.878 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.117      ; 2.687      ;
; -1.878 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.117      ; 2.687      ;
; -1.878 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.117      ; 2.687      ;
; -1.878 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.117      ; 2.687      ;
; -1.878 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.117      ; 2.687      ;
; -1.878 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.117      ; 2.687      ;
; -1.878 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.117      ; 2.687      ;
; -1.878 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.117      ; 2.687      ;
; -1.878 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.117      ; 2.687      ;
; -1.855 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.159     ; 2.466      ;
; -1.855 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.159     ; 2.466      ;
; -1.855 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.159     ; 2.466      ;
; -1.855 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.159     ; 2.466      ;
; -1.855 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.159     ; 2.466      ;
; -1.855 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.159     ; 2.466      ;
; -1.855 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.159     ; 2.466      ;
; -1.855 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.159     ; 2.466      ;
; -1.855 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.159     ; 2.466      ;
; -1.855 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.159     ; 2.466      ;
; -1.855 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.159     ; 2.466      ;
; -1.855 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.159     ; 2.466      ;
; -1.855 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.159     ; 2.466      ;
; -1.843 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.154     ; 2.459      ;
; -1.843 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.154     ; 2.459      ;
; -1.843 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.154     ; 2.459      ;
; -1.843 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.154     ; 2.459      ;
; -1.843 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.154     ; 2.459      ;
; -1.830 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.154     ; 2.446      ;
; -1.830 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.154     ; 2.446      ;
; -1.830 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.154     ; 2.446      ;
; -1.818 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.123      ; 2.748      ;
; -1.781 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.159     ; 2.392      ;
; -1.781 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.159     ; 2.392      ;
; -1.781 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.159     ; 2.392      ;
; -1.781 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.159     ; 2.392      ;
; -1.781 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.159     ; 2.392      ;
; -1.781 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.159     ; 2.392      ;
; -1.781 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.159     ; 2.392      ;
; -1.781 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.159     ; 2.392      ;
; -1.781 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.159     ; 2.392      ;
; -1.781 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.159     ; 2.392      ;
; -1.781 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.159     ; 2.392      ;
; -1.781 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.159     ; 2.392      ;
; -1.781 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.159     ; 2.392      ;
; -1.759 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.155     ; 2.374      ;
; -1.759 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.155     ; 2.374      ;
; -1.759 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.155     ; 2.374      ;
; -1.759 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.155     ; 2.374      ;
; -1.759 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.155     ; 2.374      ;
; -1.678 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.154     ; 2.294      ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 2.785 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.348     ; 4.819      ;
; 2.891 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.348     ; 4.713      ;
; 2.898 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.348     ; 4.706      ;
; 3.151 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.351     ; 4.450      ;
; 3.163 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.351     ; 4.438      ;
; 3.205 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.348     ; 4.399      ;
; 3.207 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.348     ; 4.397      ;
; 3.230 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.903     ; 4.819      ;
; 3.290 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.351     ; 4.311      ;
; 3.301 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.351     ; 4.300      ;
; 3.303 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.348     ; 4.301      ;
; 3.336 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.903     ; 4.713      ;
; 3.339 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.350     ; 4.263      ;
; 3.343 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.903     ; 4.706      ;
; 3.402 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.348     ; 4.202      ;
; 3.417 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.351     ; 4.184      ;
; 3.435 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.348     ; 4.169      ;
; 3.437 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.348     ; 4.167      ;
; 3.559 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.351     ; 4.042      ;
; 3.562 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.348     ; 4.042      ;
; 3.596 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.906     ; 4.450      ;
; 3.608 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.906     ; 4.438      ;
; 3.620 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.351     ; 3.981      ;
; 3.636 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.351     ; 3.965      ;
; 3.650 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.903     ; 4.399      ;
; 3.652 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.903     ; 4.397      ;
; 3.667 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.351     ; 3.934      ;
; 3.710 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.348     ; 3.894      ;
; 3.735 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.906     ; 4.311      ;
; 3.746 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.906     ; 4.300      ;
; 3.748 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.903     ; 4.301      ;
; 3.784 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.905     ; 4.263      ;
; 3.798 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.351     ; 3.803      ;
; 3.847 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.903     ; 4.202      ;
; 3.862 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.906     ; 4.184      ;
; 3.880 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.903     ; 4.169      ;
; 3.882 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.903     ; 4.167      ;
; 4.004 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.906     ; 4.042      ;
; 4.007 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.903     ; 4.042      ;
; 4.065 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.906     ; 3.981      ;
; 4.081 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.906     ; 3.965      ;
; 4.112 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.906     ; 3.934      ;
; 4.121 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.351     ; 3.480      ;
; 4.155 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.903     ; 3.894      ;
; 4.243 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.906     ; 3.803      ;
; 4.566 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.906     ; 3.480      ;
; 5.150 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.181      ; 4.955      ;
; 5.150 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.181      ; 4.955      ;
; 5.150 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.181      ; 4.955      ;
; 5.150 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.181      ; 4.955      ;
; 5.150 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.181      ; 4.955      ;
; 5.150 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.181      ; 4.955      ;
; 5.150 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.181      ; 4.955      ;
; 5.150 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.181      ; 4.955      ;
; 5.150 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.181      ; 4.955      ;
; 5.150 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.181      ; 4.955      ;
; 5.150 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.181      ; 4.955      ;
; 5.150 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.181      ; 4.955      ;
; 5.150 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.181      ; 4.955      ;
; 5.150 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.181      ; 4.955      ;
; 5.150 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.181      ; 4.955      ;
; 5.150 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.181      ; 4.955      ;
; 5.215 ; system_ctrl:u_system_ctrl|rst_nr2                             ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.350     ; 2.387      ;
; 5.267 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.187      ; 4.959      ;
; 5.401 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[7]                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 4.493      ;
; 5.401 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[10]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 4.493      ;
; 5.405 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 4.524      ;
; 5.405 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 4.524      ;
; 5.405 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 4.524      ;
; 5.405 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[8]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 4.509      ;
; 5.406 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 4.508      ;
; 5.406 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[1]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 4.508      ;
; 5.406 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 4.508      ;
; 5.406 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[3]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 4.508      ;
; 5.406 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[5]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 4.508      ;
; 5.406 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[6]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 4.508      ;
; 5.406 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[7]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 4.508      ;
; 5.406 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[8]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 4.508      ;
; 5.406 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[9]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 4.508      ;
; 5.406 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[10]                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 4.508      ;
; 5.406 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[11]                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 4.508      ;
; 5.406 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[12]                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 4.508      ;
; 5.406 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[13]                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 4.508      ;
; 5.406 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[14]                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 4.508      ;
; 5.406 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[4]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 4.508      ;
; 5.406 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 4.500      ;
; 5.406 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 4.500      ;
; 5.406 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; SD_TOP:u_SD_TOP|myvalid_o_r0                                                                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 4.494      ;
; 5.406 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; SD_TOP:u_SD_TOP|myvalid_o_r1                                                                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 4.494      ;
; 5.406 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 4.496      ;
; 5.406 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 4.500      ;
; 5.406 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 4.500      ;
; 5.406 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 4.500      ;
; 5.406 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 4.500      ;
; 5.406 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 4.500      ;
; 5.406 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 4.500      ;
; 5.406 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 4.500      ;
; 5.406 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 4.500      ;
; 5.406 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 4.500      ;
; 5.406 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 4.500      ;
+-------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                        ;
+-------+--------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 5.303 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.206     ; 4.493      ;
; 5.303 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.206     ; 4.493      ;
; 5.303 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.206     ; 4.493      ;
; 5.303 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.206     ; 4.493      ;
; 5.303 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.206     ; 4.493      ;
; 5.303 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.206     ; 4.493      ;
; 5.303 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.206     ; 4.493      ;
; 5.303 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.206     ; 4.493      ;
; 5.303 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.206     ; 4.493      ;
; 5.303 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.206     ; 4.493      ;
; 5.303 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|reset      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.206     ; 4.493      ;
+-------+--------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK'                                                                                                                                           ;
+--------+-----------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.635 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.075     ; 2.292      ;
; 17.635 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.075     ; 2.292      ;
; 17.635 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.075     ; 2.292      ;
; 17.635 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.075     ; 2.292      ;
; 17.635 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.075     ; 2.292      ;
; 17.635 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.075     ; 2.292      ;
; 17.635 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.075     ; 2.292      ;
; 17.635 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.075     ; 2.292      ;
; 17.635 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.075     ; 2.292      ;
; 17.635 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.075     ; 2.292      ;
; 17.635 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.075     ; 2.292      ;
; 18.239 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 1.691      ;
; 18.239 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 1.691      ;
; 18.239 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 1.691      ;
; 18.239 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 1.691      ;
; 18.239 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 1.691      ;
; 18.239 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 1.691      ;
; 18.239 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 1.691      ;
; 18.239 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 1.691      ;
; 18.239 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 1.691      ;
; 18.239 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 1.691      ;
; 18.239 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 1.691      ;
; 18.469 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 1.460      ;
+--------+-----------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK'                                                                                                                                           ;
+-------+-----------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.081 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.349      ;
; 1.259 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.074      ; 1.528      ;
; 1.259 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.074      ; 1.528      ;
; 1.259 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.074      ; 1.528      ;
; 1.259 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.074      ; 1.528      ;
; 1.259 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.074      ; 1.528      ;
; 1.259 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.074      ; 1.528      ;
; 1.259 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.074      ; 1.528      ;
; 1.259 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.074      ; 1.528      ;
; 1.259 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.074      ; 1.528      ;
; 1.259 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.074      ; 1.528      ;
; 1.259 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.074      ; 1.528      ;
; 1.718 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.984      ;
; 1.718 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.984      ;
; 1.718 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.984      ;
; 1.718 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.984      ;
; 1.718 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.984      ;
; 1.718 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.984      ;
; 1.718 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.984      ;
; 1.718 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.984      ;
; 1.718 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.984      ;
; 1.718 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.984      ;
; 1.718 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.071      ; 1.984      ;
+-------+-----------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 1.450 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.433      ; 2.125      ;
; 1.494 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.122      ;
; 1.494 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.122      ;
; 1.494 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.122      ;
; 1.494 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.122      ;
; 1.494 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.122      ;
; 1.494 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.122      ;
; 1.494 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.122      ;
; 1.494 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.122      ;
; 1.494 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.122      ;
; 1.494 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.122      ;
; 1.494 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.122      ;
; 1.494 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.122      ;
; 1.494 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.122      ;
; 1.494 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.122      ;
; 1.494 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.122      ;
; 1.494 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.122      ;
; 1.531 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.160      ; 1.898      ;
; 1.531 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.160      ; 1.898      ;
; 1.531 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.160      ; 1.898      ;
; 1.531 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.160      ; 1.898      ;
; 1.531 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.160      ; 1.898      ;
; 1.531 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.160      ; 1.898      ;
; 1.531 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.160      ; 1.898      ;
; 1.531 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.160      ; 1.898      ;
; 1.531 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.160      ; 1.898      ;
; 1.531 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.160      ; 1.898      ;
; 1.531 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.160      ; 1.898      ;
; 1.531 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.160      ; 1.898      ;
; 1.531 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.160      ; 1.898      ;
; 1.544 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.433      ; 2.219      ;
; 1.588 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.216      ;
; 1.588 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.216      ;
; 1.588 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.216      ;
; 1.588 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.216      ;
; 1.588 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.216      ;
; 1.588 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.216      ;
; 1.588 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.216      ;
; 1.588 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.216      ;
; 1.588 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.216      ;
; 1.588 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.216      ;
; 1.588 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.216      ;
; 1.588 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.216      ;
; 1.588 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.216      ;
; 1.588 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.216      ;
; 1.588 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.216      ;
; 1.588 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.216      ;
; 1.625 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.160      ; 1.992      ;
; 1.625 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.160      ; 1.992      ;
; 1.625 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.160      ; 1.992      ;
; 1.625 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.160      ; 1.992      ;
; 1.625 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.160      ; 1.992      ;
; 1.625 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.160      ; 1.992      ;
; 1.625 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.160      ; 1.992      ;
; 1.625 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.160      ; 1.992      ;
; 1.625 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.160      ; 1.992      ;
; 1.625 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.160      ; 1.992      ;
; 1.625 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.160      ; 1.992      ;
; 1.625 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.160      ; 1.992      ;
; 1.625 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.160      ; 1.992      ;
; 1.652 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.163      ; 2.022      ;
; 1.652 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.163      ; 2.022      ;
; 1.652 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.163      ; 2.022      ;
; 1.652 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.163      ; 2.022      ;
; 1.652 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.163      ; 2.022      ;
; 1.707 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.433      ; 2.382      ;
; 1.716 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.164      ; 2.087      ;
; 1.716 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.164      ; 2.087      ;
; 1.716 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.164      ; 2.087      ;
; 1.716 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.164      ; 2.087      ;
; 1.716 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.164      ; 2.087      ;
; 1.716 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.164      ; 2.087      ;
; 1.716 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.164      ; 2.087      ;
; 1.716 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.164      ; 2.087      ;
; 1.746 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.163      ; 2.116      ;
; 1.746 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.163      ; 2.116      ;
; 1.746 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.163      ; 2.116      ;
; 1.746 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.163      ; 2.116      ;
; 1.746 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.163      ; 2.116      ;
; 1.751 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.379      ;
; 1.751 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.379      ;
; 1.751 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.379      ;
; 1.751 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.379      ;
; 1.751 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.379      ;
; 1.751 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.379      ;
; 1.751 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.379      ;
; 1.751 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.379      ;
; 1.751 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.379      ;
; 1.751 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.379      ;
; 1.751 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.379      ;
; 1.751 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.379      ;
; 1.751 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.379      ;
; 1.751 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.379      ;
; 1.751 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.379      ;
; 1.751 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.426      ; 2.379      ;
; 1.757 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.433      ; 2.432      ;
; 1.788 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.160      ; 2.155      ;
; 1.788 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.160      ; 2.155      ;
; 1.788 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.160      ; 2.155      ;
; 1.788 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.160      ; 2.155      ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 1.750 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.022      ;
; 1.750 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.022      ;
; 1.750 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.022      ;
; 1.750 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.022      ;
; 1.750 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.022      ;
; 1.814 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.087      ;
; 1.814 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.087      ;
; 1.814 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.087      ;
; 1.814 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.087      ;
; 1.814 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.087      ;
; 1.814 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.087      ;
; 1.814 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.087      ;
; 1.814 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.087      ;
; 1.814 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.087      ;
; 1.814 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.087      ;
; 1.814 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.087      ;
; 1.814 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.087      ;
; 1.814 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.087      ;
; 1.844 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.116      ;
; 1.844 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.116      ;
; 1.844 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.116      ;
; 1.844 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.116      ;
; 1.844 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.116      ;
; 1.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.181      ;
; 1.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.181      ;
; 1.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.181      ;
; 1.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.181      ;
; 1.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.181      ;
; 1.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.181      ;
; 1.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.181      ;
; 1.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.181      ;
; 1.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.181      ;
; 1.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.181      ;
; 1.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.181      ;
; 1.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.181      ;
; 1.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.181      ;
; 2.007 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.279      ;
; 2.007 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.279      ;
; 2.007 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.279      ;
; 2.007 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.279      ;
; 2.007 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.279      ;
; 2.057 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.329      ;
; 2.057 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.329      ;
; 2.057 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.329      ;
; 2.057 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.329      ;
; 2.057 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.329      ;
; 2.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.344      ;
; 2.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.344      ;
; 2.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.344      ;
; 2.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.344      ;
; 2.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.344      ;
; 2.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.344      ;
; 2.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.344      ;
; 2.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.344      ;
; 2.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.344      ;
; 2.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.344      ;
; 2.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.344      ;
; 2.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.344      ;
; 2.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.344      ;
; 2.120 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.388      ;
; 2.120 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.388      ;
; 2.120 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.388      ;
; 2.120 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.388      ;
; 2.120 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.388      ;
; 2.121 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.394      ;
; 2.121 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.394      ;
; 2.121 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.394      ;
; 2.121 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.394      ;
; 2.121 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.394      ;
; 2.121 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.394      ;
; 2.121 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.394      ;
; 2.121 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.394      ;
; 2.121 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.394      ;
; 2.121 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.394      ;
; 2.121 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.394      ;
; 2.121 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.394      ;
; 2.121 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.394      ;
; 2.214 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.482      ;
; 2.214 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.482      ;
; 2.214 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.482      ;
; 2.214 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.482      ;
; 2.214 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.482      ;
; 2.377 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.645      ;
; 2.377 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.645      ;
; 2.377 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.645      ;
; 2.377 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.645      ;
; 2.377 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.645      ;
; 2.427 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.695      ;
; 2.427 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.695      ;
; 2.427 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.695      ;
; 2.427 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.695      ;
; 2.427 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.695      ;
; 2.575 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.842      ;
; 2.575 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.842      ;
; 2.575 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.842      ;
; 2.575 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.842      ;
; 2.575 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.842      ;
; 2.575 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.842      ;
; 2.575 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.842      ;
; 2.575 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.842      ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                         ;
+-------+--------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 3.742 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.110      ; 4.067      ;
; 3.742 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.110      ; 4.067      ;
; 3.742 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.110      ; 4.067      ;
; 3.742 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.110      ; 4.067      ;
; 3.742 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.110      ; 4.067      ;
; 3.742 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.110      ; 4.067      ;
; 3.742 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.110      ; 4.067      ;
; 3.742 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.110      ; 4.067      ;
; 3.742 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.110      ; 4.067      ;
; 3.742 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.110      ; 4.067      ;
; 3.742 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|reset      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.110      ; 4.067      ;
+-------+--------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2]   ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[2]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr1                                                                                                                 ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_req                                                                                                                   ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]                 ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[0] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[2] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[3] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[5] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[6] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[7] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[8] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[9] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[3]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[5]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[6]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[8]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[0]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[1]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[2]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[3]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[4]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[5]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[6]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[7]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[8]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[3]                                                                                                 ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[0]                                                                                                ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[10]                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[11]                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[12]                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[13]                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[14]                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[15]                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[1]                                                                                                ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[2]                                                                                                ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[3]                                                                                                ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[4]                                                                                                ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[5]                                                                                                ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[6]                                                                                                ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[7]                                                                                                ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[9]                                                                                                ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]                 ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]                 ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]                 ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4]   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.366 ; 7.582        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[0]                                                                                                                  ;
; 7.366 ; 7.582        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[10]                                                                                                                 ;
; 7.366 ; 7.582        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[11]                                                                                                                 ;
; 7.366 ; 7.582        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[12]                                                                                                                 ;
; 7.366 ; 7.582        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[13]                                                                                                                 ;
; 7.366 ; 7.582        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[14]                                                                                                                 ;
; 7.366 ; 7.582        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[15]                                                                                                                 ;
; 7.366 ; 7.582        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[1]                                                                                                                  ;
; 7.366 ; 7.582        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[2]                                                                                                                  ;
; 7.366 ; 7.582        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[3]                                                                                                                  ;
; 7.366 ; 7.582        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[4]                                                                                                                  ;
; 7.366 ; 7.582        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[5]                                                                                                                  ;
; 7.366 ; 7.582        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[6]                                                                                                                  ;
; 7.366 ; 7.582        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[7]                                                                                                                  ;
; 7.366 ; 7.582        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[8]                                                                                                                  ;
; 7.366 ; 7.582        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[9]                                                                                                                  ;
; 7.368 ; 7.584        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[0]                                                                                                                        ;
; 7.368 ; 7.584        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[10]                                                                                                                       ;
; 7.368 ; 7.584        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[11]                                                                                                                       ;
; 7.368 ; 7.584        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[12]                                                                                                                       ;
; 7.368 ; 7.584        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[13]                                                                                                                       ;
; 7.368 ; 7.584        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[14]                                                                                                                       ;
; 7.368 ; 7.584        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[15]                                                                                                                       ;
; 7.368 ; 7.584        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[1]                                                                                                                        ;
; 7.368 ; 7.584        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[2]                                                                                                                        ;
; 7.368 ; 7.584        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[3]                                                                                                                        ;
; 7.368 ; 7.584        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[4]                                                                                                                        ;
; 7.368 ; 7.584        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[5]                                                                                                                        ;
; 7.368 ; 7.584        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[6]                                                                                                                        ;
; 7.368 ; 7.584        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[7]                                                                                                                        ;
; 7.368 ; 7.584        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[8]                                                                                                                        ;
; 7.368 ; 7.584        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[9]                                                                                                                        ;
; 7.407 ; 7.623        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|h_active                                                                                                                         ;
; 7.407 ; 7.623        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_hsync                                                                                                                        ;
; 7.407 ; 7.623        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_vsync                                                                                                                        ;
; 7.407 ; 7.623        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_vsync_buf1                                                                                                                   ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[0]                                                                                                                        ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[10]                                                                                                                       ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[11]                                                                                                                       ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[12]                                                                                                                       ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[13]                                                                                                                       ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[14]                                                                                                                       ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[15]                                                                                                                       ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[1]                                                                                                                        ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[2]                                                                                                                        ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[3]                                                                                                                        ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[4]                                                                                                                        ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[5]                                                                                                                        ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[6]                                                                                                                        ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[7]                                                                                                                        ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[8]                                                                                                                        ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[9]                                                                                                                        ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[0]                                                                                                                  ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[1]                                                                                                                  ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[2]                                                                                                                  ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[3]                                                                                                                  ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_vsync_buf2                                                                                                                   ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                  ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                  ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                  ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                  ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                  ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                  ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                  ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                  ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                  ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                  ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|sdr_addr_set                                                                                                                     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|v_active                                                                                                                         ;
; 7.413 ; 7.597        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_r_reg[0]                                                                                                                     ;
; 7.413 ; 7.597        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_r_reg[1]                                                                                                                     ;
; 7.413 ; 7.597        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_r_reg[2]                                                                                                                     ;
; 7.413 ; 7.597        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_r_reg[3]                                                                                                                     ;
; 7.413 ; 7.597        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_r_reg[4]                                                                                                                     ;
; 7.436 ; 7.666        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]             ;
; 7.436 ; 7.666        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]            ;
; 7.436 ; 7.666        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]            ;
; 7.436 ; 7.666        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]            ;
; 7.436 ; 7.666        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]            ;
; 7.436 ; 7.666        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]            ;
; 7.436 ; 7.666        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]            ;
; 7.436 ; 7.666        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]             ;
; 7.436 ; 7.666        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]             ;
; 7.436 ; 7.666        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]             ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK'                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+
; 9.754  ; 9.938        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                   ;
; 9.754  ; 9.938        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                   ;
; 9.754  ; 9.938        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                   ;
; 9.754  ; 9.938        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                   ;
; 9.754  ; 9.938        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                   ;
; 9.754  ; 9.938        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                   ;
; 9.754  ; 9.938        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                   ;
; 9.754  ; 9.938        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                   ;
; 9.754  ; 9.938        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                   ;
; 9.754  ; 9.938        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                   ;
; 9.754  ; 9.938        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                   ;
; 9.755  ; 9.939        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|rst_nr1                                               ;
; 9.755  ; 9.939        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|rst_nr2                                               ;
; 9.755  ; 9.939        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                    ;
; 9.755  ; 9.939        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                   ;
; 9.755  ; 9.939        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                   ;
; 9.755  ; 9.939        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                    ;
; 9.755  ; 9.939        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                    ;
; 9.755  ; 9.939        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                    ;
; 9.755  ; 9.939        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                    ;
; 9.755  ; 9.939        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                    ;
; 9.755  ; 9.939        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                    ;
; 9.755  ; 9.939        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                    ;
; 9.755  ; 9.939        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                    ;
; 9.755  ; 9.939        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                    ;
; 9.843  ; 10.059       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|rst_nr1                                               ;
; 9.843  ; 10.059       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|rst_nr2                                               ;
; 9.843  ; 10.059       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                    ;
; 9.843  ; 10.059       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                   ;
; 9.843  ; 10.059       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                   ;
; 9.843  ; 10.059       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                    ;
; 9.843  ; 10.059       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                    ;
; 9.843  ; 10.059       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                    ;
; 9.843  ; 10.059       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                    ;
; 9.843  ; 10.059       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                    ;
; 9.843  ; 10.059       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                    ;
; 9.843  ; 10.059       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                    ;
; 9.843  ; 10.059       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                    ;
; 9.843  ; 10.059       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                    ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                   ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                   ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                   ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                   ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                   ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                   ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                   ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                   ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                   ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                   ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                   ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                                        ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                                        ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                                        ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                                        ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                                        ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                                        ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                                        ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                                        ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                                        ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                                        ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                                        ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|rst_nr1|clk                                                       ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|rst_nr2|clk                                                       ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                                         ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                                        ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                                        ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                                         ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                                         ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[3]|clk                                         ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[4]|clk                                         ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[5]|clk                                         ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[6]|clk                                         ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[7]|clk                                         ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[8]|clk                                         ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[9]|clk                                         ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|o                                                                   ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                                     ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                                       ;
; 9.921  ; 9.921        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|i                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|i                                                                   ;
; 10.079 ; 10.079       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                                     ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                                       ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|o                                                                   ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|rst_nr1|clk                                                       ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|rst_nr2|clk                                                       ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                                         ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                                        ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                                        ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                                         ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                                         ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[3]|clk                                         ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[4]|clk                                         ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[5]|clk                                         ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-----------------------------------------------------+
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[20]   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[21]   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[22]   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[23]   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[24]   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[25]   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[26]   ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[27]   ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[28]   ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[29]   ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[30]   ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[31]   ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[32]   ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[33]   ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[34]   ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[35]   ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[36]   ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[37]   ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[38]   ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[0]       ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[10]      ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[11]      ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[12]      ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[13]      ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[14]      ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[15]      ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[16]      ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[17]      ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[18]      ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[19]      ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[1]       ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[2]       ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[3]       ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[46]      ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[47]      ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[4]       ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[5]       ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[6]       ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[7]       ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[8]       ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[9]       ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|SD_cs          ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|SD_datain      ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|sec[0]         ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|sec[10]        ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|sec[11]        ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|sec[12]        ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|sec[13]        ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|sec[14]        ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|sec[15]        ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|sec[1]         ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|sec[2]         ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|sec[3]         ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|sec[4]         ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|sec[5]         ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|sec[6]         ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|sec[7]         ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|sec[8]         ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|sec[9]         ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|aa[0]    ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|aa[1]    ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|aa[2]    ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|aa[3]    ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|aa[4]    ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|aa[5]    ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|en       ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[0]    ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[10]   ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[11]   ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[12]   ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[13]   ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[1]    ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[2]    ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[3]    ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[4]    ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[5]    ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[6]    ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[7]    ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[8]    ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[9]    ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx_valid ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[20]      ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[21]      ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[22]      ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[23]      ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[24]      ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[25]      ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[26]      ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[27]      ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[28]      ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[29]      ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[30]      ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[31]      ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[32]      ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|aa[0]          ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|aa[1]          ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|aa[2]          ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|aa[3]          ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|aa[4]          ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|aa[5]          ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                  ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; key1       ; CLOCK      ; 3.621 ; 3.795 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_DB[*]    ; CLOCK      ; 5.086 ; 5.164 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]   ; CLOCK      ; 4.714 ; 4.904 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]   ; CLOCK      ; 4.578 ; 4.680 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]   ; CLOCK      ; 5.037 ; 5.131 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]   ; CLOCK      ; 4.684 ; 4.790 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]   ; CLOCK      ; 4.807 ; 4.909 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]   ; CLOCK      ; 4.569 ; 4.649 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]   ; CLOCK      ; 5.086 ; 5.164 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]   ; CLOCK      ; 4.949 ; 4.991 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]   ; CLOCK      ; 3.535 ; 3.742 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]   ; CLOCK      ; 4.260 ; 4.394 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]  ; CLOCK      ; 4.607 ; 4.789 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]  ; CLOCK      ; 4.387 ; 4.555 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]  ; CLOCK      ; 4.383 ; 4.562 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]  ; CLOCK      ; 4.367 ; 4.521 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]  ; CLOCK      ; 4.752 ; 4.834 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]  ; CLOCK      ; 4.803 ; 4.923 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_dataout ; CLOCK      ; 4.731 ; 5.063 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                     ;
+------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; key1       ; CLOCK      ; -2.894 ; -3.063 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_DB[*]    ; CLOCK      ; -2.852 ; -3.042 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]   ; CLOCK      ; -3.984 ; -4.160 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]   ; CLOCK      ; -3.856 ; -3.944 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]   ; CLOCK      ; -4.312 ; -4.402 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]   ; CLOCK      ; -3.957 ; -4.050 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]   ; CLOCK      ; -4.091 ; -4.188 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]   ; CLOCK      ; -3.847 ; -3.914 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]   ; CLOCK      ; -4.356 ; -4.435 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]   ; CLOCK      ; -4.212 ; -4.243 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]   ; CLOCK      ; -2.852 ; -3.042 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]   ; CLOCK      ; -3.550 ; -3.670 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]  ; CLOCK      ; -3.899 ; -4.074 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]  ; CLOCK      ; -3.688 ; -3.849 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]  ; CLOCK      ; -3.684 ; -3.857 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]  ; CLOCK      ; -3.652 ; -3.791 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]  ; CLOCK      ; -4.022 ; -4.092 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]  ; CLOCK      ; -4.088 ; -4.203 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_dataout ; CLOCK      ; -1.494 ; -1.774 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                           ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; vga_blue[*]   ; CLOCK      ; 6.651 ; 5.969 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[0]  ; CLOCK      ; 6.389 ; 5.748 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[1]  ; CLOCK      ; 6.607 ; 5.958 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[2]  ; CLOCK      ; 6.455 ; 5.859 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[3]  ; CLOCK      ; 6.651 ; 5.969 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[4]  ; CLOCK      ; 6.084 ; 5.527 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_green[*]  ; CLOCK      ; 6.640 ; 6.085 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[0] ; CLOCK      ; 6.551 ; 5.956 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[1] ; CLOCK      ; 6.313 ; 5.776 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[2] ; CLOCK      ; 5.850 ; 5.493 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[3] ; CLOCK      ; 5.864 ; 5.511 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[4] ; CLOCK      ; 5.589 ; 5.231 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[5] ; CLOCK      ; 6.640 ; 6.085 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_hs        ; CLOCK      ; 5.304 ; 4.954 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_red[*]    ; CLOCK      ; 8.687 ; 7.689 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[0]   ; CLOCK      ; 6.253 ; 5.673 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[1]   ; CLOCK      ; 6.630 ; 5.979 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[2]   ; CLOCK      ; 6.430 ; 5.992 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[3]   ; CLOCK      ; 8.687 ; 7.689 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[4]   ; CLOCK      ; 6.817 ; 6.218 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs        ; CLOCK      ; 5.183 ; 4.840 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_blue[*]   ; CLOCK      ; 6.865 ; 6.216 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[0]  ; CLOCK      ; 6.673 ; 6.070 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[1]  ; CLOCK      ; 6.690 ; 6.062 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[2]  ; CLOCK      ; 6.758 ; 6.197 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[3]  ; CLOCK      ; 6.865 ; 6.216 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[4]  ; CLOCK      ; 6.264 ; 5.703 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_green[*]  ; CLOCK      ; 6.228 ; 5.795 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[0] ; CLOCK      ; 5.853 ; 5.266 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[1] ; CLOCK      ; 5.616 ; 5.146 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[2] ; CLOCK      ; 5.979 ; 5.573 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[3] ; CLOCK      ; 5.942 ; 5.554 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[4] ; CLOCK      ; 6.228 ; 5.795 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[5] ; CLOCK      ; 5.943 ; 5.393 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_red[*]    ; CLOCK      ; 9.259 ; 8.300 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[0]   ; CLOCK      ; 6.696 ; 6.141 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[1]   ; CLOCK      ; 7.227 ; 6.640 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[2]   ; CLOCK      ; 7.614 ; 7.026 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[3]   ; CLOCK      ; 9.259 ; 8.300 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[4]   ; CLOCK      ; 6.886 ; 6.282 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]        ; CLOCK      ; 5.678 ; 6.292 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[0]       ; CLOCK      ; 4.545 ; 4.868 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[1]       ; CLOCK      ; 4.262 ; 4.486 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[2]       ; CLOCK      ; 4.191 ; 4.449 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[3]       ; CLOCK      ; 4.267 ; 4.489 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[4]       ; CLOCK      ; 4.351 ; 4.590 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[5]       ; CLOCK      ; 4.800 ; 5.152 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[6]       ; CLOCK      ; 4.188 ; 4.445 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[7]       ; CLOCK      ; 4.200 ; 4.484 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[8]       ; CLOCK      ; 4.206 ; 4.495 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[9]       ; CLOCK      ; 4.191 ; 4.471 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[10]      ; CLOCK      ; 5.678 ; 6.292 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[11]      ; CLOCK      ; 4.216 ; 4.491 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_BA[*]       ; CLOCK      ; 4.101 ; 4.340 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_BA[0]      ; CLOCK      ; 4.101 ; 4.340 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_BA[1]      ; CLOCK      ; 3.816 ; 4.002 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_CKE         ; CLOCK      ; 3.856 ; 3.694 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_DB[*]       ; CLOCK      ; 6.597 ; 5.940 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]      ; CLOCK      ; 4.882 ; 4.609 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]      ; CLOCK      ; 4.766 ; 4.493 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]      ; CLOCK      ; 4.700 ; 4.429 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]      ; CLOCK      ; 4.984 ; 4.623 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]      ; CLOCK      ; 4.427 ; 4.166 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]      ; CLOCK      ; 6.597 ; 5.940 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]      ; CLOCK      ; 4.862 ; 4.594 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]      ; CLOCK      ; 4.747 ; 4.439 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]      ; CLOCK      ; 4.533 ; 4.257 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]      ; CLOCK      ; 4.374 ; 4.135 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]     ; CLOCK      ; 4.137 ; 3.904 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]     ; CLOCK      ; 4.454 ; 4.172 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]     ; CLOCK      ; 4.464 ; 4.196 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]     ; CLOCK      ; 4.458 ; 4.188 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]     ; CLOCK      ; 4.476 ; 4.194 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]     ; CLOCK      ; 4.452 ; 4.187 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NCAS        ; CLOCK      ; 4.179 ; 4.450 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NCS         ; CLOCK      ; 4.341 ; 4.559 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NRAS        ; CLOCK      ; 4.519 ; 4.764 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NWE         ; CLOCK      ; 4.090 ; 4.336 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_CLK         ; CLOCK      ; 2.947 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK         ; CLOCK      ;       ; 2.742 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_clk        ; CLOCK      ; 2.920 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_cs         ; CLOCK      ; 5.568 ; 5.170 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_datain     ; CLOCK      ; 5.211 ; 4.887 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_clk        ; CLOCK      ;       ; 2.716 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_cs         ; CLOCK      ; 6.940 ; 6.496 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_datain     ; CLOCK      ; 6.593 ; 6.224 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                   ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; vga_blue[*]   ; CLOCK      ; 5.065 ; 4.702 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[0]  ; CLOCK      ; 5.370 ; 4.929 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[1]  ; CLOCK      ; 5.685 ; 5.199 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[2]  ; CLOCK      ; 5.430 ; 5.032 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[3]  ; CLOCK      ; 5.723 ; 5.206 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[4]  ; CLOCK      ; 5.065 ; 4.702 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_green[*]  ; CLOCK      ; 4.436 ; 4.189 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[0] ; CLOCK      ; 5.913 ; 5.311 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[1] ; CLOCK      ; 5.011 ; 4.679 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[2] ; CLOCK      ; 4.436 ; 4.189 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[3] ; CLOCK      ; 4.449 ; 4.206 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[4] ; CLOCK      ; 4.851 ; 4.557 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[5] ; CLOCK      ; 6.000 ; 5.436 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_hs        ; CLOCK      ; 4.739 ; 4.398 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_red[*]    ; CLOCK      ; 5.115 ; 4.775 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[0]   ; CLOCK      ; 5.336 ; 4.913 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[1]   ; CLOCK      ; 5.599 ; 5.151 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[2]   ; CLOCK      ; 5.115 ; 4.775 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[3]   ; CLOCK      ; 7.739 ; 6.901 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[4]   ; CLOCK      ; 5.506 ; 5.116 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs        ; CLOCK      ; 4.623 ; 4.289 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_blue[*]   ; CLOCK      ; 5.640 ; 5.098 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[0]  ; CLOCK      ; 6.029 ; 5.444 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[1]  ; CLOCK      ; 6.068 ; 5.460 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[2]  ; CLOCK      ; 6.113 ; 5.571 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[3]  ; CLOCK      ; 6.236 ; 5.608 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[4]  ; CLOCK      ; 5.640 ; 5.098 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_green[*]  ; CLOCK      ; 5.035 ; 4.580 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[0] ; CLOCK      ; 5.262 ; 4.694 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[1] ; CLOCK      ; 5.035 ; 4.580 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[2] ; CLOCK      ; 5.390 ; 4.995 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[3] ; CLOCK      ; 5.353 ; 4.975 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[4] ; CLOCK      ; 5.602 ; 5.179 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[5] ; CLOCK      ; 5.350 ; 4.817 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_red[*]    ; CLOCK      ; 6.076 ; 5.538 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[0]   ; CLOCK      ; 6.076 ; 5.538 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[1]   ; CLOCK      ; 6.556 ; 5.987 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[2]   ; CLOCK      ; 6.935 ; 6.366 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[3]   ; CLOCK      ; 8.609 ; 7.669 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[4]   ; CLOCK      ; 6.255 ; 5.671 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]        ; CLOCK      ; 3.663 ; 3.913 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[0]       ; CLOCK      ; 4.007 ; 4.321 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[1]       ; CLOCK      ; 3.733 ; 3.952 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[2]       ; CLOCK      ; 3.665 ; 3.918 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[3]       ; CLOCK      ; 3.739 ; 3.957 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[4]       ; CLOCK      ; 3.820 ; 4.053 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[5]       ; CLOCK      ; 4.252 ; 4.595 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[6]       ; CLOCK      ; 3.663 ; 3.913 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[7]       ; CLOCK      ; 3.675 ; 3.953 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[8]       ; CLOCK      ; 3.682 ; 3.965 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[9]       ; CLOCK      ; 3.667 ; 3.941 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[10]      ; CLOCK      ; 5.153 ; 5.761 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[11]      ; CLOCK      ; 3.691 ; 3.961 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_BA[*]       ; CLOCK      ; 3.304 ; 3.487 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_BA[0]      ; CLOCK      ; 3.577 ; 3.811 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_BA[1]      ; CLOCK      ; 3.304 ; 3.487 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_CKE         ; CLOCK      ; 3.350 ; 3.189 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_DB[*]       ; CLOCK      ; 3.619 ; 3.391 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]      ; CLOCK      ; 4.335 ; 4.068 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]      ; CLOCK      ; 4.219 ; 3.954 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]      ; CLOCK      ; 4.156 ; 3.892 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]      ; CLOCK      ; 4.428 ; 4.078 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]      ; CLOCK      ; 3.893 ; 3.640 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]      ; CLOCK      ; 6.053 ; 5.403 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]      ; CLOCK      ; 4.315 ; 4.053 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]      ; CLOCK      ; 4.201 ; 3.901 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]      ; CLOCK      ; 4.000 ; 3.730 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]      ; CLOCK      ; 3.843 ; 3.609 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]     ; CLOCK      ; 3.619 ; 3.391 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]     ; CLOCK      ; 3.924 ; 3.648 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]     ; CLOCK      ; 3.934 ; 3.672 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]     ; CLOCK      ; 3.927 ; 3.663 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]     ; CLOCK      ; 3.945 ; 3.669 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]     ; CLOCK      ; 3.922 ; 3.663 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NCAS        ; CLOCK      ; 3.654 ; 3.920 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NCS         ; CLOCK      ; 3.810 ; 4.024 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NRAS        ; CLOCK      ; 3.979 ; 4.218 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NWE         ; CLOCK      ; 3.566 ; 3.805 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_CLK         ; CLOCK      ; 2.487 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK         ; CLOCK      ;       ; 2.286 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_clk        ; CLOCK      ; 2.460 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_cs         ; CLOCK      ; 4.992 ; 4.604 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_datain     ; CLOCK      ; 4.650 ; 4.334 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_clk        ; CLOCK      ;       ; 2.259 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_cs         ; CLOCK      ; 5.665 ; 5.178 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_datain     ; CLOCK      ; 5.240 ; 4.816 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                         ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 4.477 ; 4.327 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 5.578 ; 5.412 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 5.268 ; 5.118 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 4.858 ; 4.708 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 5.246 ; 5.096 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 4.477 ; 4.327 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 6.740 ; 6.216 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 5.578 ; 5.412 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 5.246 ; 5.096 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 4.847 ; 4.662 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 4.510 ; 4.360 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10] ; CLOCK      ; 4.607 ; 4.422 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11] ; CLOCK      ; 4.581 ; 4.396 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12] ; CLOCK      ; 4.607 ; 4.422 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13] ; CLOCK      ; 4.607 ; 4.422 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14] ; CLOCK      ; 4.574 ; 4.389 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15] ; CLOCK      ; 4.574 ; 4.389 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                 ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 3.973 ; 3.823 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 4.987 ; 4.821 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 4.733 ; 4.583 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 4.339 ; 4.189 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 4.711 ; 4.561 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 3.973 ; 3.823 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 6.221 ; 5.697 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 4.987 ; 4.821 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 4.711 ; 4.561 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 4.332 ; 4.147 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 4.004 ; 3.854 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10] ; CLOCK      ; 4.101 ; 3.916 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11] ; CLOCK      ; 4.077 ; 3.892 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12] ; CLOCK      ; 4.101 ; 3.916 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13] ; CLOCK      ; 4.101 ; 3.916 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14] ; CLOCK      ; 4.070 ; 3.885 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15] ; CLOCK      ; 4.070 ; 3.885 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 4.179     ; 4.329     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 5.129     ; 5.295     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 4.877     ; 5.027     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 4.521     ; 4.671     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 4.872     ; 5.022     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 4.179     ; 4.329     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 6.025     ; 6.549     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 5.129     ; 5.295     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 4.872     ; 5.022     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 4.487     ; 4.672     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 4.205     ; 4.355     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10] ; CLOCK      ; 4.267     ; 4.452     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11] ; CLOCK      ; 4.259     ; 4.444     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12] ; CLOCK      ; 4.267     ; 4.452     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13] ; CLOCK      ; 4.267     ; 4.452     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14] ; CLOCK      ; 4.241     ; 4.426     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15] ; CLOCK      ; 4.241     ; 4.426     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                        ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 3.681     ; 3.831     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 4.550     ; 4.716     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 4.351     ; 4.501     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 4.009     ; 4.159     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 4.346     ; 4.496     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 3.681     ; 3.831     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 5.514     ; 6.038     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 4.550     ; 4.716     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 4.346     ; 4.496     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 3.979     ; 4.164     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 3.706     ; 3.856     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10] ; CLOCK      ; 3.768     ; 3.953     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11] ; CLOCK      ; 3.760     ; 3.945     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12] ; CLOCK      ; 3.768     ; 3.953     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13] ; CLOCK      ; 3.768     ; 3.953     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14] ; CLOCK      ; 3.743     ; 3.928     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15] ; CLOCK      ; 3.743     ; 3.928     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                             ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.833 ; -1.132        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.436 ; -17.826       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 17.245 ; 0.000         ;
; CLOCK                                                                 ; 17.944 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                             ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.154 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.184 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.185 ; 0.000         ;
; CLOCK                                                                 ; 0.186 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                          ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.586 ; -22.742       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 6.361  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 7.624  ; 0.000         ;
; CLOCK                                                                 ; 18.870 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                          ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; CLOCK                                                                 ; 0.503 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.645 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.810 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 1.803 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                               ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 4.733  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.428  ; 0.000         ;
; CLOCK                                                                 ; 9.264  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 19.755 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.833 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.086     ; 1.510      ;
; -0.420 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.086     ; 1.097      ;
; -0.299 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.085     ; 0.977      ;
; -0.271 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.085     ; 0.949      ;
; -0.209 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.086     ; 0.886      ;
; -0.201 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.085     ; 0.879      ;
; -0.193 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.085     ; 0.871      ;
; -0.173 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.085     ; 0.851      ;
; -0.171 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.086     ; 0.848      ;
; -0.130 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.086     ; 0.807      ;
; 0.151  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|v_active                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.087     ; 0.525      ;
; 0.159  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|sdr_addr_set                                                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.087     ; 0.517      ;
; 6.775  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.179      ;
; 6.833  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.121      ;
; 6.833  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.121      ;
; 6.833  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.121      ;
; 6.833  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.121      ;
; 6.833  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.121      ;
; 6.833  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.121      ;
; 6.834  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.120      ;
; 6.834  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.120      ;
; 6.834  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.120      ;
; 6.834  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.120      ;
; 6.834  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.120      ;
; 6.834  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.120      ;
; 6.834  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.120      ;
; 6.834  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.120      ;
; 6.834  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.120      ;
; 6.853  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.101      ;
; 6.856  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.098      ;
; 6.865  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.089      ;
; 6.867  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.087      ;
; 6.911  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.043      ;
; 6.911  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.043      ;
; 6.911  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.043      ;
; 6.911  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.043      ;
; 6.911  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.043      ;
; 6.911  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.043      ;
; 6.912  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.042      ;
; 6.912  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.042      ;
; 6.912  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.042      ;
; 6.912  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.042      ;
; 6.912  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.042      ;
; 6.912  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.042      ;
; 6.912  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.042      ;
; 6.912  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.042      ;
; 6.912  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.042      ;
; 6.928  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.026      ;
; 6.934  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.020      ;
; 6.943  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.011      ;
; 6.945  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.009      ;
; 6.953  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.001      ;
; 6.978  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 3.171      ;
; 6.978  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 3.171      ;
; 6.980  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.143      ; 3.172      ;
; 6.986  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.968      ;
; 6.986  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.968      ;
; 6.986  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.968      ;
; 6.986  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.968      ;
; 6.986  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.968      ;
; 6.986  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.968      ;
; 6.987  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.967      ;
; 6.987  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.967      ;
; 6.987  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.967      ;
; 6.987  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.967      ;
; 6.987  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.967      ;
; 6.987  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.967      ;
; 6.987  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.967      ;
; 6.987  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.967      ;
; 6.987  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.967      ;
; 6.999  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.955      ;
; 7.009  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.945      ;
; 7.018  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.936      ;
; 7.020  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.934      ;
; 7.023  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 2.926      ;
; 7.023  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 2.926      ;
; 7.023  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 2.926      ;
; 7.023  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 2.926      ;
; 7.023  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 2.926      ;
; 7.023  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 2.926      ;
; 7.023  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 2.926      ;
; 7.023  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 2.926      ;
; 7.023  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 2.926      ;
; 7.031  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.923      ;
; 7.042  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.912      ;
; 7.045  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.909      ;
; 7.056  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 3.093      ;
; 7.056  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.140      ; 3.093      ;
; 7.057  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.897      ;
; 7.057  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.897      ;
; 7.057  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.897      ;
; 7.057  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.897      ;
; 7.057  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.897      ;
; 7.057  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.897      ;
; 7.058  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.896      ;
; 7.058  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.896      ;
; 7.058  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.896      ;
; 7.058  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.896      ;
; 7.058  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.896      ;
; 7.058  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.896      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                    ; To Node                                                                                                                                                                            ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.436 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.086     ; 1.105      ;
; -0.433 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_g_reg[4]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; -0.058     ; 1.126      ;
; -0.430 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_g_reg[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; -0.058     ; 1.123      ;
; -0.387 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[0]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.093     ; 1.049      ;
; -0.387 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[2]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.093     ; 1.049      ;
; -0.387 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[1]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.093     ; 1.049      ;
; -0.387 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[3]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.093     ; 1.049      ;
; -0.372 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_g_reg[1]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; -0.058     ; 1.065      ;
; -0.350 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; -0.071     ; 1.030      ;
; -0.350 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[1]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; -0.071     ; 1.030      ;
; -0.349 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[3]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; -0.071     ; 1.029      ;
; -0.348 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; -0.071     ; 1.028      ;
; -0.348 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[4]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; -0.071     ; 1.028      ;
; -0.333 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.087     ; 1.001      ;
; -0.319 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[0]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.093     ; 0.981      ;
; -0.319 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[1]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.093     ; 0.981      ;
; -0.319 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[2]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.093     ; 0.981      ;
; -0.319 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[3]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.093     ; 0.981      ;
; -0.319 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[4]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.093     ; 0.981      ;
; -0.319 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[5]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.093     ; 0.981      ;
; -0.319 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[6]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.093     ; 0.981      ;
; -0.319 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[7]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.093     ; 0.981      ;
; -0.319 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[8]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.093     ; 0.981      ;
; -0.319 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[9]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.093     ; 0.981      ;
; -0.319 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[10]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.093     ; 0.981      ;
; -0.319 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[11]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.093     ; 0.981      ;
; -0.319 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[12]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.093     ; 0.981      ;
; -0.319 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[13]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.093     ; 0.981      ;
; -0.319 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[14]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.093     ; 0.981      ;
; -0.319 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[15]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.093     ; 0.981      ;
; -0.313 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.087     ; 0.981      ;
; -0.310 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_vsync_buf1                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.093     ; 0.972      ;
; -0.267 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.085     ; 0.937      ;
; -0.266 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.086     ; 0.935      ;
; -0.250 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.086     ; 0.919      ;
; -0.236 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_g_reg[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; -0.055     ; 0.932      ;
; -0.236 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_g_reg[5]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; -0.055     ; 0.932      ;
; -0.194 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[0]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.100      ; 1.049      ;
; -0.194 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[1]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.100      ; 1.049      ;
; -0.194 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[2]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.100      ; 1.049      ;
; -0.194 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[3]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.100      ; 1.049      ;
; -0.194 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[4]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.100      ; 1.049      ;
; -0.194 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[5]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.100      ; 1.049      ;
; -0.194 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[6]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.100      ; 1.049      ;
; -0.194 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[8]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.100      ; 1.049      ;
; -0.194 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[9]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.100      ; 1.049      ;
; -0.194 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[10]                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.100      ; 1.049      ;
; -0.194 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[11]                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.100      ; 1.049      ;
; -0.194 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[12]                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.100      ; 1.049      ;
; -0.194 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[13]                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.100      ; 1.049      ;
; -0.194 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[14]                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.100      ; 1.049      ;
; -0.194 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[15]                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.100      ; 1.049      ;
; -0.194 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[7]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.100      ; 1.049      ;
; -0.192 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.085     ; 0.862      ;
; -0.179 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.086     ; 0.848      ;
; -0.169 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_g_reg[3]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; -0.058     ; 0.862      ;
; -0.152 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_r_reg[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; 0.123      ; 1.026      ;
; -0.152 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_r_reg[1]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; 0.123      ; 1.026      ;
; -0.152 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_r_reg[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; 0.123      ; 1.026      ;
; -0.152 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_r_reg[3]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; 0.123      ; 1.026      ;
; -0.152 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_r_reg[4]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.764        ; 0.123      ; 1.026      ;
; -0.151 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[0]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.108      ; 1.014      ;
; -0.151 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[1]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.108      ; 1.014      ;
; -0.151 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[2]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.108      ; 1.014      ;
; -0.151 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[3]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.108      ; 1.014      ;
; -0.151 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[4]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.108      ; 1.014      ;
; -0.151 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[5]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.108      ; 1.014      ;
; -0.151 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[6]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.108      ; 1.014      ;
; -0.151 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[7]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.108      ; 1.014      ;
; -0.151 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[8]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.108      ; 1.014      ;
; -0.151 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[9]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.108      ; 1.014      ;
; -0.151 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[10]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.108      ; 1.014      ;
; -0.151 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[11]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.108      ; 1.014      ;
; -0.151 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[12]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.108      ; 1.014      ;
; -0.151 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[13]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.108      ; 1.014      ;
; -0.151 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[14]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.108      ; 1.014      ;
; -0.151 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[15]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.108      ; 1.014      ;
; -0.116 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_vsync_buf2                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.083     ; 0.788      ;
; -0.078 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|sdr_addr_set                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.085     ; 0.748      ;
; 0.056  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.085     ; 0.614      ;
; 0.066  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.087     ; 0.602      ;
; 4.943  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[0]                                                                                                      ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.016     ; 2.720      ;
; 4.960  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[3]                                                                                                      ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.016     ; 2.703      ;
; 5.083  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[2]                                                                                                      ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.016     ; 2.580      ;
; 5.222  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1] ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[1]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.163     ; 2.294      ;
; 5.266  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[0]                                                                                                      ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[1]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.016     ; 2.397      ;
; 5.283  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[3]                                                                                                      ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[1]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.016     ; 2.380      ;
; 5.307  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[0]                                                                                                      ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[4]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.016     ; 2.356      ;
; 5.324  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[3]                                                                                                      ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[4]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.016     ; 2.339      ;
; 5.360  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[1]                                                                                                      ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.016     ; 2.303      ;
; 5.438  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[2]                                                                                                      ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_r_reg[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 0.178      ; 2.419      ;
; 5.438  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[2]                                                                                                      ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[3]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.016     ; 2.225      ;
; 5.451  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[0]                                                                                                      ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_r_reg[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 0.178      ; 2.406      ;
; 5.451  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[0]                                                                                                      ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[3]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.016     ; 2.212      ;
; 5.471  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[2]                                                                                                      ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[1]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.016     ; 2.192      ;
; 5.497  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[1]                                                                                                      ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.016     ; 2.166      ;
; 5.514  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[1]                                                                                                      ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_g_reg[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.003     ; 2.162      ;
; 5.522  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[2]                                                                                                      ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_g_reg[3]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.003     ; 2.154      ;
; 5.522  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[2]                                                                                                      ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[4]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.016     ; 2.141      ;
; 5.522  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[2]                                                                                                      ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.016     ; 2.141      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 17.245 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[43]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.740      ;
; 17.245 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[43]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.740      ;
; 17.245 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[43]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.740      ;
; 17.245 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[43]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.740      ;
; 17.245 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[43]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.740      ;
; 17.245 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[43]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.740      ;
; 17.245 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[43]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.740      ;
; 17.245 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[43]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.740      ;
; 17.245 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[43]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.740      ;
; 17.245 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[43]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.740      ;
; 17.246 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[42]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.739      ;
; 17.246 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[42]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.739      ;
; 17.246 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[42]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.739      ;
; 17.246 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[42]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.739      ;
; 17.246 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[42]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.739      ;
; 17.246 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[42]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.739      ;
; 17.246 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[42]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.739      ;
; 17.246 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[42]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.739      ;
; 17.246 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[42]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.739      ;
; 17.246 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[42]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.739      ;
; 17.334 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[44]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.651      ;
; 17.334 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[44]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.651      ;
; 17.334 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[44]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.651      ;
; 17.334 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[44]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.651      ;
; 17.334 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[44]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.651      ;
; 17.334 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[44]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.651      ;
; 17.334 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[44]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.651      ;
; 17.334 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[44]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.651      ;
; 17.334 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[44]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.651      ;
; 17.334 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[44]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.651      ;
; 17.391 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[41]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.594      ;
; 17.391 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[41]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.594      ;
; 17.391 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[41]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.594      ;
; 17.391 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[41]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.594      ;
; 17.391 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[41]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.594      ;
; 17.391 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[41]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.594      ;
; 17.391 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[41]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.594      ;
; 17.391 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[41]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.594      ;
; 17.391 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[41]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.594      ;
; 17.391 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[41]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.594      ;
; 17.449 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[46]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.536      ;
; 17.449 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[45]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.536      ;
; 17.449 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[46]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.536      ;
; 17.449 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[45]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.536      ;
; 17.449 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[46]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.536      ;
; 17.449 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[45]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.536      ;
; 17.449 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[46]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.536      ;
; 17.449 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[45]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.536      ;
; 17.449 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[46]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.536      ;
; 17.449 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[45]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.536      ;
; 17.449 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[46]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.536      ;
; 17.449 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[45]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.536      ;
; 17.449 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[46]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.536      ;
; 17.449 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[45]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.536      ;
; 17.449 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[46]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.536      ;
; 17.449 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[45]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.536      ;
; 17.449 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[46]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.536      ;
; 17.449 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[45]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.536      ;
; 17.449 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[46]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.536      ;
; 17.449 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[45]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.536      ;
; 17.503 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx_valid ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.482      ;
; 17.503 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx_valid ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.482      ;
; 17.503 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx_valid ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.482      ;
; 17.503 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx_valid ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.482      ;
; 17.503 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx_valid ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.482      ;
; 17.503 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx_valid ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.482      ;
; 17.503 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx_valid ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.482      ;
; 17.503 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx_valid ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.482      ;
; 17.503 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx_valid ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.482      ;
; 17.503 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx_valid ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.482      ;
; 17.532 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[43]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|state[0]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.009      ; 2.464      ;
; 17.533 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[42]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|state[0]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.009      ; 2.463      ;
; 17.542 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[17]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[27] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.443      ;
; 17.542 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[17]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[28] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.443      ;
; 17.542 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[17]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[29] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.443      ;
; 17.542 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[17]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[30] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.443      ;
; 17.542 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[17]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[31] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.443      ;
; 17.542 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[17]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[32] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.443      ;
; 17.542 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[17]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[34] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.443      ;
; 17.542 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[17]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[35] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.443      ;
; 17.542 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[17]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[24] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.443      ;
; 17.542 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[17]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[25] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.443      ;
; 17.542 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[17]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[26] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.443      ;
; 17.545 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[18]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[27] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.440      ;
; 17.545 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[18]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[28] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.440      ;
; 17.545 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[18]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[29] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.440      ;
; 17.545 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[18]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[30] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.440      ;
; 17.545 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[18]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[31] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.440      ;
; 17.545 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[18]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[32] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.440      ;
; 17.545 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[18]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[34] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.440      ;
; 17.545 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[18]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[35] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.440      ;
; 17.545 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[18]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[24] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.440      ;
; 17.545 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[18]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[25] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.440      ;
; 17.545 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[18]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[26] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.440      ;
; 17.548 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[47]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.437      ;
; 17.548 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[47]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.437      ;
; 17.548 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[47]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.437      ;
; 17.548 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[47]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.437      ;
; 17.548 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[47]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.437      ;
; 17.548 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[47]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.002     ; 2.437      ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK'                                                                                                                                                                          ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.944 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.007      ;
; 17.944 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.007      ;
; 17.944 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.007      ;
; 17.944 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.007      ;
; 17.944 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.007      ;
; 17.944 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.007      ;
; 17.944 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.007      ;
; 17.944 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.007      ;
; 17.944 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.007      ;
; 17.944 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.007      ;
; 17.944 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.007      ;
; 18.015 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.936      ;
; 18.015 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.936      ;
; 18.015 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.936      ;
; 18.015 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.936      ;
; 18.015 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.936      ;
; 18.015 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.936      ;
; 18.015 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.936      ;
; 18.015 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.936      ;
; 18.015 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.936      ;
; 18.015 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.936      ;
; 18.015 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.936      ;
; 18.043 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.909      ;
; 18.043 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.909      ;
; 18.043 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.909      ;
; 18.043 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.909      ;
; 18.043 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.909      ;
; 18.043 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.909      ;
; 18.043 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.909      ;
; 18.043 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.909      ;
; 18.043 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.909      ;
; 18.043 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.909      ;
; 18.043 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.909      ;
; 18.052 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.899      ;
; 18.052 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.899      ;
; 18.052 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.899      ;
; 18.052 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.899      ;
; 18.052 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.899      ;
; 18.052 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.899      ;
; 18.052 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.899      ;
; 18.052 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.899      ;
; 18.052 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.899      ;
; 18.052 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.899      ;
; 18.052 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.899      ;
; 18.055 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.896      ;
; 18.055 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.896      ;
; 18.055 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.896      ;
; 18.055 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.896      ;
; 18.055 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.896      ;
; 18.055 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.896      ;
; 18.055 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.896      ;
; 18.055 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.896      ;
; 18.055 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.896      ;
; 18.055 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.896      ;
; 18.055 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.896      ;
; 18.058 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 1.891      ;
; 18.058 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 1.891      ;
; 18.058 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 1.891      ;
; 18.058 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 1.891      ;
; 18.058 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 1.891      ;
; 18.058 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 1.891      ;
; 18.058 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 1.891      ;
; 18.058 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 1.891      ;
; 18.058 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 1.891      ;
; 18.058 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 1.891      ;
; 18.058 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.038     ; 1.891      ;
; 18.114 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.838      ;
; 18.114 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.838      ;
; 18.114 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.838      ;
; 18.114 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.838      ;
; 18.114 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.838      ;
; 18.114 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.838      ;
; 18.114 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.838      ;
; 18.114 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.838      ;
; 18.114 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.838      ;
; 18.114 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.838      ;
; 18.114 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.838      ;
; 18.116 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.835      ;
; 18.116 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.835      ;
; 18.116 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.835      ;
; 18.116 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.835      ;
; 18.116 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.835      ;
; 18.116 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.835      ;
; 18.116 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.835      ;
; 18.116 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.835      ;
; 18.116 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.835      ;
; 18.116 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.835      ;
; 18.116 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.835      ;
; 18.145 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.807      ;
; 18.145 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.807      ;
; 18.145 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.807      ;
; 18.145 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.807      ;
; 18.145 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.807      ;
; 18.145 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.807      ;
; 18.145 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.807      ;
; 18.145 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.807      ;
; 18.145 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.807      ;
; 18.145 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.807      ;
; 18.145 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.807      ;
; 18.148 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.035     ; 1.804      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.154 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.482      ;
; 0.158 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.486      ;
; 0.163 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.491      ;
; 0.177 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.502      ;
; 0.185 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[8]                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_req                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.196 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.318      ;
; 0.200 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.321      ;
; 0.201 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.323      ;
; 0.202 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.323      ;
; 0.204 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.325      ;
; 0.206 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.328      ;
; 0.209 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.331      ;
; 0.210 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.332      ;
; 0.212 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.333      ;
; 0.217 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.339      ;
; 0.218 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.339      ;
; 0.219 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.341      ;
; 0.220 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.342      ;
; 0.220 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.341      ;
; 0.221 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.343      ;
; 0.222 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.343      ;
; 0.222 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.344      ;
; 0.224 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[8]                                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.265      ; 0.613      ;
; 0.224 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.346      ;
; 0.226 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[1]                                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.265      ; 0.615      ;
; 0.226 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[12]                                                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.265      ; 0.615      ;
; 0.231 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[0]                                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.265      ; 0.620      ;
; 0.231 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[14]                                                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.265      ; 0.620      ;
; 0.232 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[6]                                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.265      ; 0.621      ;
; 0.232 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[7]                                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.265      ; 0.621      ;
; 0.232 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[10]                                                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.265      ; 0.621      ;
; 0.233 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[11]                                                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.265      ; 0.622      ;
; 0.234 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[13]                                                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.265      ; 0.623      ;
; 0.234 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[15]                                                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.265      ; 0.623      ;
; 0.238 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|myvalid                                                                                                                                                                             ; SD_TOP:u_SD_TOP|myvalid_o_r0                                                                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.418      ;
; 0.240 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[3]                                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.265      ; 0.629      ;
; 0.243 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[9]                                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.265      ; 0.632      ;
; 0.245 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata_o[4]                                                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.265      ; 0.634      ;
; 0.250 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.371      ;
; 0.251 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.372      ;
; 0.252 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.374      ;
; 0.257 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.581      ;
; 0.259 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|sdr_addr_set                                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.085      ; 0.456      ;
; 0.260 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.382      ;
; 0.261 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.086      ; 0.459      ;
; 0.262 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.085      ; 0.459      ;
; 0.262 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.384      ;
; 0.263 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[22]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[22]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.385      ;
; 0.263 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.384      ;
; 0.264 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.385      ;
; 0.264 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.385      ;
; 0.265 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.386      ;
; 0.267 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.389      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.184 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[0]    ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|init_o     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|init_o     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[0]         ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[0]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|SD_cs            ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|SD_cs            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|SD_datain        ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|SD_datain        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[7]        ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[8]        ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[8]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[9]        ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[9]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[10]       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[10]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[11]       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[11]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[12]       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[12]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[13]       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[13]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mystate.0011     ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mystate.0011     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnta[1]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnta[1]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnta[2]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnta[2]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnta[3]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnta[3]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|state[2]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|state[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[0] ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[0]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[0]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[0]    ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[0]  ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[8]           ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[8]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[9]           ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[9]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[10]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[10]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[11]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[11]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[12]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[12]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[13]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[13]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[14]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[14]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[15]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[15]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[16]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[16]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[17]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[17]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[18]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[18]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[19]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[19]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[20]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[20]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[21]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[21]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mystate.0100     ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mystate.0100     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|sec_size[0]      ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|sec_size[0]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|picture_store    ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|picture_store    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mystate.0010     ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mystate.0010     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[0]        ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[1]        ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[2]        ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[3]        ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[4]        ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[5]        ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[6]        ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[14]       ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata[14]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.191 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[31]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[32]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.313      ;
; 0.192 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|en               ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|en               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[5]      ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[6]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[10]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[11]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[21]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[22]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[27]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[28]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[36]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[37]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnta[0]          ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnta[0]          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|en         ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|en         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[2]      ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[3]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[3]      ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[4]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[7]      ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[8]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[12]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[13]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[14]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[15]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[15]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[16]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[22]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[23]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[29]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[30]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[34]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[35]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[39]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[40]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[1]      ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[2]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[23]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[24]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[25]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[26]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[28]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[29]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[30]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[31]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[35]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[36]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.316      ;
; 0.195 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[11]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[12]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[20]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[21]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[32]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[33]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.317      ;
; 0.195 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[41]  ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[42]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.317      ;
; 0.195 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[44]  ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[45]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.317      ;
; 0.195 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[6]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.317      ;
; 0.195 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[1]    ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[2]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.318      ;
; 0.196 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[18]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[19]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[45]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[46]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[1]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[2]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[6]  ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.318      ;
; 0.197 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[41]     ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|rx[42]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[41]        ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[42]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.319      ;
; 0.197 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[40]  ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[41]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.319      ;
; 0.197 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[3]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.319      ;
; 0.197 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[4]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.319      ;
; 0.197 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[5]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.319      ;
; 0.197 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[4]  ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.319      ;
; 0.198 ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[46]        ; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[47]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.320      ;
; 0.198 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[16]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[17]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.321      ;
; 0.198 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[43]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[44]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.321      ;
; 0.198 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[46]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[47]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.321      ;
; 0.198 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[2]  ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.320      ;
; 0.199 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[46]  ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[47]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.321      ;
; 0.199 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[8]    ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[9]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.322      ;
; 0.199 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[9]    ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[10]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.322      ;
; 0.199 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[13]   ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[14]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.322      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.185 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.192 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[0]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[0]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.317      ;
; 0.221 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.503      ;
; 0.225 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.507      ;
; 0.230 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.512      ;
; 0.253 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.375      ;
; 0.263 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.385      ;
; 0.265 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.387      ;
; 0.283 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.405      ;
; 0.283 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.405      ;
; 0.284 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.406      ;
; 0.291 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.413      ;
; 0.294 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[15]                                                                                                                 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[15]                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.424      ;
; 0.294 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[15]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[15]                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.424      ;
; 0.295 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[1]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[1]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.425      ;
; 0.295 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[3]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[3]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.425      ;
; 0.295 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[5]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[5]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.425      ;
; 0.295 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[11]                                                                                                                 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[11]                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.425      ;
; 0.295 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[13]                                                                                                                 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[13]                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.425      ;
; 0.295 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[1]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[1]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.425      ;
; 0.295 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[3]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[3]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.425      ;
; 0.295 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[5]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[5]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.425      ;
; 0.295 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[11]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[11]                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.425      ;
; 0.295 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[13]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[13]                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.425      ;
; 0.296 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[6]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[6]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.426      ;
; 0.296 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[9]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[9]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.426      ;
; 0.296 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[7]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[7]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.426      ;
; 0.296 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[6]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[6]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.426      ;
; 0.296 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[7]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[7]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.426      ;
; 0.296 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[9]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[9]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.426      ;
; 0.297 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[2]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[2]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.427      ;
; 0.297 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[4]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[4]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.427      ;
; 0.297 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[8]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[8]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.427      ;
; 0.297 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[14]                                                                                                                 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[14]                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.427      ;
; 0.297 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[4]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[4]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.427      ;
; 0.297 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[8]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[8]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.427      ;
; 0.297 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[14]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[14]                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.427      ;
; 0.298 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[10]                                                                                                                 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[10]                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.428      ;
; 0.298 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[12]                                                                                                                 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[12]                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.428      ;
; 0.298 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[10]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[10]                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.428      ;
; 0.298 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[12]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[12]                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.428      ;
; 0.298 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.580      ;
; 0.303 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[15]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[15]                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[1]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[1]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[3]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[3]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[5]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[5]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[11]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[11]                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[13]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[13]                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.305 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[6]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[6]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[7]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[7]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[9]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[9]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[2]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[2]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[4]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[4]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[8]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[8]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[14]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[14]                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_vsync                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_vsync_buf1                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.428      ;
; 0.307 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[0]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[0]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.437      ;
; 0.307 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[10]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[10]                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[12]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[12]                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[0]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[0]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.437      ;
; 0.308 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[2]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[2]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.438      ;
; 0.311 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.433      ;
; 0.312 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.434      ;
; 0.316 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[0]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[0]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.439      ;
; 0.319 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.441      ;
; 0.330 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.612      ;
; 0.331 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.453      ;
; 0.331 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.453      ;
; 0.334 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.456      ;
; 0.336 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.458      ;
; 0.339 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.085      ; 0.520      ;
; 0.347 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.086      ; 0.529      ;
; 0.361 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.483      ;
; 0.369 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.492      ;
; 0.387 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.509      ;
; 0.388 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[10]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_hsync                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.510      ;
; 0.395 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[9]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|h_active                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.517      ;
; 0.397 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.519      ;
; 0.400 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_vsync_buf1                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|sdr_addr_set                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.530      ;
; 0.404 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[3]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[0]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.526      ;
; 0.418 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_vsync_buf2                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|sdr_addr_set                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.538      ;
; 0.427 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.549      ;
; 0.434 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.557      ;
; 0.444 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[5]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[6]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.574      ;
; 0.444 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[5]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[6]                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.574      ;
; 0.444 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[1]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[2]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.574      ;
; 0.444 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[3]                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[4]                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.574      ;
; 0.444 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[13]                                                                                                                 ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[14]                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.574      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK'                                                                                                                                                                          ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.307      ;
; 0.205 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.325      ;
; 0.266 ; system_ctrl:u_system_ctrl|rst_nr1                             ; system_ctrl:u_system_ctrl|rst_nr2                             ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.387      ;
; 0.297 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.420      ;
; 0.303 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.308 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.430      ;
; 0.446 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.567      ;
; 0.448 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.568      ;
; 0.452 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.583      ;
; 0.464 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.583      ;
; 0.464 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.586      ;
; 0.467 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.587      ;
; 0.509 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.630      ;
; 0.511 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.631      ;
; 0.512 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.633      ;
; 0.514 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.634      ;
; 0.514 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.634      ;
; 0.515 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.636      ;
; 0.517 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.637      ;
; 0.518 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.638      ;
; 0.520 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.640      ;
; 0.522 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.644      ;
; 0.524 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.646      ;
; 0.525 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.645      ;
; 0.526 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.647      ;
; 0.526 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.647      ;
; 0.530 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.649      ;
; 0.530 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.649      ;
; 0.533 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.652      ;
; 0.533 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.652      ;
; 0.545 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.038      ; 0.667      ;
; 0.546 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.038      ; 0.668      ;
; 0.549 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.038      ; 0.671      ;
; 0.577 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.697      ;
; 0.577 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.697      ;
; 0.577 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.696      ;
; 0.580 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.700      ;
; 0.580 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 0.699      ;
; 0.581 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.702      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.586 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.083     ; 1.258      ;
; -0.586 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.082     ; 1.259      ;
; -0.586 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.082     ; 1.259      ;
; -0.586 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.082     ; 1.259      ;
; -0.586 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.082     ; 1.259      ;
; -0.586 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.082     ; 1.259      ;
; -0.586 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.083     ; 1.258      ;
; -0.586 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.083     ; 1.258      ;
; -0.562 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.083     ; 1.234      ;
; -0.562 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.083     ; 1.234      ;
; -0.562 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.083     ; 1.234      ;
; -0.562 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.083     ; 1.234      ;
; -0.562 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.083     ; 1.234      ;
; -0.543 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.083     ; 1.215      ;
; -0.543 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.082     ; 1.216      ;
; -0.543 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.082     ; 1.216      ;
; -0.543 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.082     ; 1.216      ;
; -0.543 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.082     ; 1.216      ;
; -0.543 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.082     ; 1.216      ;
; -0.543 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.083     ; 1.215      ;
; -0.543 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.083     ; 1.215      ;
; -0.528 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.056      ; 1.307      ;
; -0.528 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.056      ; 1.307      ;
; -0.528 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.056      ; 1.307      ;
; -0.528 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.056      ; 1.307      ;
; -0.528 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.056      ; 1.307      ;
; -0.528 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.056      ; 1.307      ;
; -0.528 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.056      ; 1.307      ;
; -0.528 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.056      ; 1.307      ;
; -0.528 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.056      ; 1.307      ;
; -0.528 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.056      ; 1.307      ;
; -0.528 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.056      ; 1.307      ;
; -0.528 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.056      ; 1.307      ;
; -0.528 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.056      ; 1.307      ;
; -0.528 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.056      ; 1.307      ;
; -0.528 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.056      ; 1.307      ;
; -0.528 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.056      ; 1.307      ;
; -0.519 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.083     ; 1.191      ;
; -0.519 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.083     ; 1.191      ;
; -0.519 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.083     ; 1.191      ;
; -0.519 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.083     ; 1.191      ;
; -0.519 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.083     ; 1.191      ;
; -0.491 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.056      ; 1.324      ;
; -0.485 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.085     ; 1.155      ;
; -0.485 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.085     ; 1.155      ;
; -0.485 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.085     ; 1.155      ;
; -0.485 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.085     ; 1.155      ;
; -0.485 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.085     ; 1.155      ;
; -0.485 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.085     ; 1.155      ;
; -0.485 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.085     ; 1.155      ;
; -0.485 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.085     ; 1.155      ;
; -0.485 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.085     ; 1.155      ;
; -0.485 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.085     ; 1.155      ;
; -0.485 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.085     ; 1.155      ;
; -0.485 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.085     ; 1.155      ;
; -0.485 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.085     ; 1.155      ;
; -0.485 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.056      ; 1.264      ;
; -0.485 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.056      ; 1.264      ;
; -0.485 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.056      ; 1.264      ;
; -0.485 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.056      ; 1.264      ;
; -0.485 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.056      ; 1.264      ;
; -0.485 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.056      ; 1.264      ;
; -0.485 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.056      ; 1.264      ;
; -0.485 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.056      ; 1.264      ;
; -0.485 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.056      ; 1.264      ;
; -0.485 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.056      ; 1.264      ;
; -0.485 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.056      ; 1.264      ;
; -0.485 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.056      ; 1.264      ;
; -0.485 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.056      ; 1.264      ;
; -0.485 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.056      ; 1.264      ;
; -0.485 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.056      ; 1.264      ;
; -0.485 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.056      ; 1.264      ;
; -0.448 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.056      ; 1.281      ;
; -0.442 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.085     ; 1.112      ;
; -0.442 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.085     ; 1.112      ;
; -0.442 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.085     ; 1.112      ;
; -0.442 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.085     ; 1.112      ;
; -0.442 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.085     ; 1.112      ;
; -0.442 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.085     ; 1.112      ;
; -0.442 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.085     ; 1.112      ;
; -0.442 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.085     ; 1.112      ;
; -0.442 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.085     ; 1.112      ;
; -0.442 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.085     ; 1.112      ;
; -0.442 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.085     ; 1.112      ;
; -0.442 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.085     ; 1.112      ;
; -0.442 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.085     ; 1.112      ;
; -0.435 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.083     ; 1.107      ;
; -0.435 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.083     ; 1.107      ;
; -0.435 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.083     ; 1.107      ;
; -0.430 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.082     ; 1.103      ;
; -0.430 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.082     ; 1.103      ;
; -0.430 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.082     ; 1.103      ;
; -0.430 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.082     ; 1.103      ;
; -0.430 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.082     ; 1.103      ;
; -0.414 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.083     ; 1.086      ;
; -0.414 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.083     ; 1.086      ;
; -0.414 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.083     ; 1.086      ;
; -0.409 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.082     ; 1.082      ;
; -0.409 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.082     ; 1.082      ;
; -0.409 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.082     ; 1.082      ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 6.361 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.361     ; 2.215      ;
; 6.396 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.361     ; 2.180      ;
; 6.408 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.361     ; 2.168      ;
; 6.511 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.361     ; 2.065      ;
; 6.514 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.361     ; 2.062      ;
; 6.553 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.169     ; 2.215      ;
; 6.575 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.361     ; 2.001      ;
; 6.577 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.363     ; 1.997      ;
; 6.586 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.363     ; 1.988      ;
; 6.588 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.169     ; 2.180      ;
; 6.600 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.169     ; 2.168      ;
; 6.615 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.361     ; 1.961      ;
; 6.634 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.363     ; 1.940      ;
; 6.642 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.362     ; 1.933      ;
; 6.647 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.361     ; 1.929      ;
; 6.657 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.361     ; 1.919      ;
; 6.665 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.363     ; 1.909      ;
; 6.703 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.169     ; 2.065      ;
; 6.705 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.361     ; 1.871      ;
; 6.706 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.169     ; 2.062      ;
; 6.721 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.363     ; 1.853      ;
; 6.730 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.363     ; 1.844      ;
; 6.751 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.363     ; 1.823      ;
; 6.767 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.169     ; 2.001      ;
; 6.769 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.171     ; 1.997      ;
; 6.769 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.363     ; 1.805      ;
; 6.775 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.363     ; 1.799      ;
; 6.778 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.171     ; 1.988      ;
; 6.784 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.361     ; 1.792      ;
; 6.807 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.169     ; 1.961      ;
; 6.826 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.171     ; 1.940      ;
; 6.833 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.363     ; 1.741      ;
; 6.834 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.170     ; 1.933      ;
; 6.839 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.169     ; 1.929      ;
; 6.849 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.169     ; 1.919      ;
; 6.857 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.171     ; 1.909      ;
; 6.897 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.169     ; 1.871      ;
; 6.913 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.171     ; 1.853      ;
; 6.922 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.171     ; 1.844      ;
; 6.943 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.171     ; 1.823      ;
; 6.961 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.171     ; 1.805      ;
; 6.967 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.171     ; 1.799      ;
; 6.976 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.169     ; 1.792      ;
; 6.996 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.363     ; 1.578      ;
; 7.025 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.171     ; 1.741      ;
; 7.188 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.171     ; 1.578      ;
; 7.438 ; system_ctrl:u_system_ctrl|rst_nr2                             ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.362     ; 1.137      ;
; 7.548 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.094      ; 2.501      ;
; 7.548 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.094      ; 2.501      ;
; 7.548 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.094      ; 2.501      ;
; 7.548 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.094      ; 2.501      ;
; 7.548 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.094      ; 2.501      ;
; 7.548 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.094      ; 2.501      ;
; 7.548 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.094      ; 2.501      ;
; 7.548 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.094      ; 2.501      ;
; 7.548 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.094      ; 2.501      ;
; 7.548 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.094      ; 2.501      ;
; 7.548 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.094      ; 2.501      ;
; 7.548 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.094      ; 2.501      ;
; 7.548 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.094      ; 2.501      ;
; 7.548 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.094      ; 2.501      ;
; 7.548 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.094      ; 2.501      ;
; 7.548 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.094      ; 2.501      ;
; 7.584 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.094      ; 2.519      ;
; 7.625 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[7]                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 2.308      ;
; 7.625 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[10]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 2.308      ;
; 7.627 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[1]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.315      ;
; 7.627 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.315      ;
; 7.627 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[3]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.315      ;
; 7.627 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[5]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.315      ;
; 7.627 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[6]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.315      ;
; 7.627 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[7]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.315      ;
; 7.627 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[8]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.315      ;
; 7.627 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[9]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.315      ;
; 7.627 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[10]                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.315      ;
; 7.627 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[11]                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.315      ;
; 7.627 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[12]                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.315      ;
; 7.627 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[13]                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.315      ;
; 7.627 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[14]                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.315      ;
; 7.627 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[4]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.315      ;
; 7.628 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.314      ;
; 7.628 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 2.311      ;
; 7.628 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 2.311      ;
; 7.628 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 2.310      ;
; 7.628 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 2.311      ;
; 7.628 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 2.311      ;
; 7.628 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 2.311      ;
; 7.628 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 2.311      ;
; 7.628 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 2.310      ;
; 7.628 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 2.311      ;
; 7.628 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 2.311      ;
; 7.628 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 2.311      ;
; 7.628 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 2.311      ;
; 7.628 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 2.311      ;
; 7.628 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 2.311      ;
; 7.628 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 2.311      ;
; 7.628 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 2.310      ;
; 7.628 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 2.311      ;
; 7.628 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 2.311      ;
; 7.628 ; system_ctrl:u_system_ctrl|sysrst_nr2                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 2.311      ;
+-------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                        ;
+-------+--------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 7.624 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.060     ; 2.303      ;
; 7.624 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.060     ; 2.303      ;
; 7.624 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.060     ; 2.303      ;
; 7.624 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.060     ; 2.303      ;
; 7.624 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.060     ; 2.303      ;
; 7.624 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.060     ; 2.303      ;
; 7.624 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.060     ; 2.303      ;
; 7.624 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.060     ; 2.303      ;
; 7.624 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.060     ; 2.303      ;
; 7.624 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.060     ; 2.303      ;
; 7.624 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|reset      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.060     ; 2.303      ;
+-------+--------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK'                                                                                                                                           ;
+--------+-----------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.870 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.080      ;
; 18.870 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.080      ;
; 18.870 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.080      ;
; 18.870 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.080      ;
; 18.870 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.080      ;
; 18.870 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.080      ;
; 18.870 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.080      ;
; 18.870 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.080      ;
; 18.870 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.080      ;
; 18.870 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.080      ;
; 18.870 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.080      ;
; 19.143 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 0.808      ;
; 19.143 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 0.808      ;
; 19.143 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 0.808      ;
; 19.143 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 0.808      ;
; 19.143 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 0.808      ;
; 19.143 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 0.808      ;
; 19.143 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 0.808      ;
; 19.143 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 0.808      ;
; 19.143 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 0.808      ;
; 19.143 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 0.808      ;
; 19.143 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 0.808      ;
; 19.228 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 0.722      ;
+--------+-----------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK'                                                                                                                                           ;
+-------+-----------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.503 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.624      ;
; 0.577 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.038      ; 0.699      ;
; 0.577 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.038      ; 0.699      ;
; 0.577 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.038      ; 0.699      ;
; 0.577 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.038      ; 0.699      ;
; 0.577 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.038      ; 0.699      ;
; 0.577 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.038      ; 0.699      ;
; 0.577 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.038      ; 0.699      ;
; 0.577 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.038      ; 0.699      ;
; 0.577 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.038      ; 0.699      ;
; 0.577 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.038      ; 0.699      ;
; 0.577 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.038      ; 0.699      ;
; 0.817 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.937      ;
; 0.817 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.937      ;
; 0.817 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.937      ;
; 0.817 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.937      ;
; 0.817 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.937      ;
; 0.817 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.937      ;
; 0.817 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.937      ;
; 0.817 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.937      ;
; 0.817 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.937      ;
; 0.817 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.937      ;
; 0.817 ; system_ctrl:u_system_ctrl|rst_nr2 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.937      ;
+-------+-----------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 0.973      ;
; 0.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 0.973      ;
; 0.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 0.973      ;
; 0.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 0.973      ;
; 0.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 0.973      ;
; 0.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 0.973      ;
; 0.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 0.973      ;
; 0.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 0.973      ;
; 0.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 0.973      ;
; 0.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 0.973      ;
; 0.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 0.973      ;
; 0.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 0.973      ;
; 0.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 0.973      ;
; 0.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 0.973      ;
; 0.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 0.973      ;
; 0.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 0.973      ;
; 0.648 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.227      ; 0.991      ;
; 0.676 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.087      ; 0.859      ;
; 0.676 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.087      ; 0.859      ;
; 0.676 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.087      ; 0.859      ;
; 0.676 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.087      ; 0.859      ;
; 0.676 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.087      ; 0.859      ;
; 0.676 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.087      ; 0.859      ;
; 0.676 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.087      ; 0.859      ;
; 0.676 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.087      ; 0.859      ;
; 0.676 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.087      ; 0.859      ;
; 0.676 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.087      ; 0.859      ;
; 0.676 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.087      ; 0.859      ;
; 0.676 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.087      ; 0.859      ;
; 0.676 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.087      ; 0.859      ;
; 0.685 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.227      ; 1.028      ;
; 0.708 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.036      ;
; 0.708 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.036      ;
; 0.708 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.036      ;
; 0.708 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.036      ;
; 0.708 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.036      ;
; 0.708 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.036      ;
; 0.708 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.036      ;
; 0.708 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.036      ;
; 0.708 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.036      ;
; 0.708 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.036      ;
; 0.708 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.036      ;
; 0.708 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.036      ;
; 0.708 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.036      ;
; 0.708 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.036      ;
; 0.708 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.036      ;
; 0.708 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.036      ;
; 0.750 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.088      ; 0.934      ;
; 0.750 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.088      ; 0.934      ;
; 0.750 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.088      ; 0.934      ;
; 0.750 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.088      ; 0.934      ;
; 0.750 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.088      ; 0.934      ;
; 0.757 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.227      ; 1.100      ;
; 0.764 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.087      ; 0.947      ;
; 0.764 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.087      ; 0.947      ;
; 0.764 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.087      ; 0.947      ;
; 0.764 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.087      ; 0.947      ;
; 0.764 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.087      ; 0.947      ;
; 0.764 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.087      ; 0.947      ;
; 0.764 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.087      ; 0.947      ;
; 0.764 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.087      ; 0.947      ;
; 0.764 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.087      ; 0.947      ;
; 0.764 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.087      ; 0.947      ;
; 0.764 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.087      ; 0.947      ;
; 0.764 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.087      ; 0.947      ;
; 0.764 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.087      ; 0.947      ;
; 0.772 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.090      ; 0.958      ;
; 0.772 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.090      ; 0.958      ;
; 0.772 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.090      ; 0.958      ;
; 0.772 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.090      ; 0.958      ;
; 0.772 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.090      ; 0.958      ;
; 0.773 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.089      ; 0.958      ;
; 0.773 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.089      ; 0.958      ;
; 0.773 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.089      ; 0.958      ;
; 0.780 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.108      ;
; 0.780 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.108      ;
; 0.780 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.108      ;
; 0.780 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.108      ;
; 0.780 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.108      ;
; 0.780 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.108      ;
; 0.780 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.108      ;
; 0.780 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.108      ;
; 0.780 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.108      ;
; 0.780 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.108      ;
; 0.780 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.108      ;
; 0.780 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.108      ;
; 0.780 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.108      ;
; 0.780 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.108      ;
; 0.780 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.108      ;
; 0.780 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.108      ;
; 0.790 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.227      ; 1.133      ;
; 0.813 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.141      ;
; 0.813 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.141      ;
; 0.813 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.141      ;
; 0.813 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.141      ;
; 0.813 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.141      ;
; 0.813 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.141      ;
; 0.813 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.141      ;
; 0.813 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.141      ;
; 0.813 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.226      ; 1.141      ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.810 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.934      ;
; 0.810 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.934      ;
; 0.810 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.934      ;
; 0.810 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.934      ;
; 0.810 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.934      ;
; 0.832 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.958      ;
; 0.832 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.958      ;
; 0.832 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.958      ;
; 0.832 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.958      ;
; 0.832 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.958      ;
; 0.832 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.958      ;
; 0.832 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.958      ;
; 0.832 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.958      ;
; 0.833 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.958      ;
; 0.833 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.958      ;
; 0.833 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.958      ;
; 0.833 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.958      ;
; 0.833 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.958      ;
; 0.895 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.019      ;
; 0.895 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.019      ;
; 0.895 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.019      ;
; 0.895 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.019      ;
; 0.895 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.019      ;
; 0.922 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.048      ;
; 0.922 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.048      ;
; 0.922 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.048      ;
; 0.922 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.048      ;
; 0.922 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.048      ;
; 0.922 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.048      ;
; 0.922 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.048      ;
; 0.922 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.048      ;
; 0.923 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.048      ;
; 0.923 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.048      ;
; 0.923 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.048      ;
; 0.923 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.048      ;
; 0.923 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.048      ;
; 0.967 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.091      ;
; 0.967 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.091      ;
; 0.967 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.091      ;
; 0.967 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.091      ;
; 0.967 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.091      ;
; 0.985 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.108      ;
; 0.985 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.108      ;
; 0.985 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.108      ;
; 0.985 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.108      ;
; 0.985 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.108      ;
; 1.000 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.124      ;
; 1.000 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.124      ;
; 1.000 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.124      ;
; 1.000 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.124      ;
; 1.000 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.124      ;
; 1.000 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.126      ;
; 1.000 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.126      ;
; 1.000 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.126      ;
; 1.000 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.126      ;
; 1.000 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.126      ;
; 1.000 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.126      ;
; 1.000 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.126      ;
; 1.000 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.126      ;
; 1.004 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.129      ;
; 1.004 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.129      ;
; 1.004 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.129      ;
; 1.004 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.129      ;
; 1.004 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.129      ;
; 1.033 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.159      ;
; 1.033 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.159      ;
; 1.033 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.159      ;
; 1.033 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.159      ;
; 1.033 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.159      ;
; 1.033 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.159      ;
; 1.033 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.159      ;
; 1.033 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.159      ;
; 1.037 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.162      ;
; 1.037 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.162      ;
; 1.037 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.162      ;
; 1.037 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.162      ;
; 1.037 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.162      ;
; 1.075 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.198      ;
; 1.075 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.198      ;
; 1.075 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.198      ;
; 1.075 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.198      ;
; 1.075 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.198      ;
; 1.167 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.290      ;
; 1.167 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.290      ;
; 1.167 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.290      ;
; 1.167 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.290      ;
; 1.167 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.290      ;
; 1.210 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.333      ;
; 1.210 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.333      ;
; 1.210 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.333      ;
; 1.210 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.333      ;
; 1.210 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.333      ;
; 1.226 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.349      ;
; 1.226 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.349      ;
; 1.226 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.349      ;
; 1.226 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.349      ;
; 1.226 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.349      ;
; 1.226 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.349      ;
; 1.226 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.349      ;
; 1.226 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.349      ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                         ;
+-------+--------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 1.803 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.114      ; 2.021      ;
; 1.803 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.114      ; 2.021      ;
; 1.803 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.114      ; 2.021      ;
; 1.803 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.114      ; 2.021      ;
; 1.803 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.114      ; 2.021      ;
; 1.803 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.114      ; 2.021      ;
; 1.803 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.114      ; 2.021      ;
; 1.803 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.114      ; 2.021      ;
; 1.803 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.114      ; 2.021      ;
; 1.803 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|counter[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.114      ; 2.021      ;
; 1.803 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|reset      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.114      ; 2.021      ;
+-------+--------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0    ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg          ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0    ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg          ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0     ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0     ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                            ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0    ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr1                                                                                                                 ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_req                                                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[6] ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[2]                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[3]                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[5]                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[6]                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[7]                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[8]                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[10]                                                                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[7]                                                                                                 ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[8]                                                                                                ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; SD_TOP:u_SD_TOP|myvalid_o_r0                                                                                                                                                                                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; SD_TOP:u_SD_TOP|myvalid_o_r1                                                                                                                                                                                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                         ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]                 ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]                 ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                          ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                          ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                          ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                          ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                          ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                          ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                          ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[2]                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                  ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 7.431 ; 7.647        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_r_reg[0]                                                                                                                                  ;
; 7.431 ; 7.647        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_r_reg[1]                                                                                                                                  ;
; 7.431 ; 7.647        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_r_reg[2]                                                                                                                                  ;
; 7.431 ; 7.647        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_r_reg[3]                                                                                                                                  ;
; 7.431 ; 7.647        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_r_reg[4]                                                                                                                                  ;
; 7.447 ; 7.663        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|h_htl_data[1]                                                                                                                                 ;
; 7.447 ; 7.663        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|v_htl_data[0]                                                                                                                                 ;
; 7.447 ; 7.663        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|v_htl_data[1]                                                                                                                                 ;
; 7.447 ; 7.663        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|v_htl_data[2]                                                                                                                                 ;
; 7.447 ; 7.663        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|v_htl_data[3]                                                                                                                                 ;
; 7.447 ; 7.663        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[0]                                                                                                                                  ;
; 7.447 ; 7.663        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[1]                                                                                                                                  ;
; 7.447 ; 7.663        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[2]                                                                                                                                  ;
; 7.447 ; 7.663        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[3]                                                                                                                                  ;
; 7.447 ; 7.663        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[4]                                                                                                                                  ;
; 7.447 ; 7.663        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_g_reg[1]                                                                                                                                  ;
; 7.447 ; 7.663        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_g_reg[2]                                                                                                                                  ;
; 7.447 ; 7.663        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_g_reg[3]                                                                                                                                  ;
; 7.447 ; 7.663        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_g_reg[4]                                                                                                                                  ;
; 7.448 ; 7.664        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|grid_data_2[0]                                                                                                                                ;
; 7.448 ; 7.664        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|h_htl_data[2]                                                                                                                                 ;
; 7.448 ; 7.664        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_g_reg[0]                                                                                                                                  ;
; 7.448 ; 7.664        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_g_reg[5]                                                                                                                                  ;
; 7.449 ; 7.665        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|grid_data_1[0]                                                                                                                                ;
; 7.449 ; 7.665        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|h_htl_data[0]                                                                                                                                 ;
; 7.449 ; 7.665        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|h_htl_data[3]                                                                                                                                 ;
; 7.449 ; 7.665        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|h_htl_data[4]                                                                                                                                 ;
; 7.449 ; 7.665        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|h_htl_data[5]                                                                                                                                 ;
; 7.449 ; 7.665        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|v_htl_data[4]                                                                                                                                 ;
; 7.462 ; 7.646        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[0]                                                                                                                                     ;
; 7.462 ; 7.646        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[10]                                                                                                                                    ;
; 7.462 ; 7.646        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[11]                                                                                                                                    ;
; 7.462 ; 7.646        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[12]                                                                                                                                    ;
; 7.462 ; 7.646        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[13]                                                                                                                                    ;
; 7.462 ; 7.646        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[14]                                                                                                                                    ;
; 7.462 ; 7.646        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[15]                                                                                                                                    ;
; 7.462 ; 7.646        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[1]                                                                                                                                     ;
; 7.462 ; 7.646        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[2]                                                                                                                                     ;
; 7.462 ; 7.646        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[3]                                                                                                                                     ;
; 7.462 ; 7.646        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[4]                                                                                                                                     ;
; 7.462 ; 7.646        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[5]                                                                                                                                     ;
; 7.462 ; 7.646        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[6]                                                                                                                                     ;
; 7.462 ; 7.646        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[7]                                                                                                                                     ;
; 7.462 ; 7.646        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[8]                                                                                                                                     ;
; 7.462 ; 7.646        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[9]                                                                                                                                     ;
; 7.463 ; 7.647        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[0]                                                                                                                               ;
; 7.463 ; 7.647        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[10]                                                                                                                              ;
; 7.463 ; 7.647        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[11]                                                                                                                              ;
; 7.463 ; 7.647        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[12]                                                                                                                              ;
; 7.463 ; 7.647        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[13]                                                                                                                              ;
; 7.463 ; 7.647        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[14]                                                                                                                              ;
; 7.463 ; 7.647        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[15]                                                                                                                              ;
; 7.463 ; 7.647        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[1]                                                                                                                               ;
; 7.463 ; 7.647        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[2]                                                                                                                               ;
; 7.463 ; 7.647        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[3]                                                                                                                               ;
; 7.463 ; 7.647        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[4]                                                                                                                               ;
; 7.463 ; 7.647        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[5]                                                                                                                               ;
; 7.463 ; 7.647        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[6]                                                                                                                               ;
; 7.463 ; 7.647        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[7]                                                                                                                               ;
; 7.463 ; 7.647        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[8]                                                                                                                               ;
; 7.463 ; 7.647        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[9]                                                                                                                               ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK'                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+
; 9.264  ; 9.448        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                   ;
; 9.264  ; 9.448        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                   ;
; 9.264  ; 9.448        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                   ;
; 9.264  ; 9.448        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                   ;
; 9.264  ; 9.448        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                   ;
; 9.264  ; 9.448        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                   ;
; 9.264  ; 9.448        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                   ;
; 9.264  ; 9.448        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                   ;
; 9.264  ; 9.448        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                   ;
; 9.264  ; 9.448        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                   ;
; 9.264  ; 9.448        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                   ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|rst_nr1                                               ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|rst_nr2                                               ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                    ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                   ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                   ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                    ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                    ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                    ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                    ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                    ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                    ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                    ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                    ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                    ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                                        ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                                        ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                                        ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                                        ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                                        ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                                        ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                                        ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                                        ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                                        ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                                        ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                                        ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|rst_nr1|clk                                                       ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|rst_nr2|clk                                                       ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                                         ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                                        ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                                        ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                                         ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                                         ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[3]|clk                                         ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[4]|clk                                         ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[5]|clk                                         ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[6]|clk                                         ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[7]|clk                                         ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[8]|clk                                         ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[9]|clk                                         ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|o                                                                   ;
; 9.450  ; 9.450        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.467  ; 9.467        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                                     ;
; 9.467  ; 9.467        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|i                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|i                                                                   ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                   ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                   ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                   ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                   ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                   ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                   ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                   ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                   ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                   ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                   ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                    ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                   ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                   ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                   ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                    ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                    ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                    ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                    ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                    ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                    ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                    ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                    ;
; 10.333 ; 10.549       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|rst_nr1                                               ;
; 10.333 ; 10.549       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|rst_nr2                                               ;
; 10.333 ; 10.549       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                    ;
; 10.533 ; 10.533       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                                     ;
; 10.533 ; 10.533       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                                       ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|o                                                                   ;
; 10.554 ; 10.554       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                                        ;
; 10.554 ; 10.554       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                                        ;
; 10.554 ; 10.554       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                                        ;
; 10.554 ; 10.554       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                                        ;
; 10.554 ; 10.554       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                                        ;
; 10.554 ; 10.554       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                                        ;
; 10.554 ; 10.554       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                                        ;
; 10.554 ; 10.554       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                                        ;
; 10.554 ; 10.554       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                                        ;
; 10.554 ; 10.554       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                      ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-------------------------------------------------------+
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[10]   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[11]   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[12]   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[13]   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[14]   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[15]   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[16]   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[17]   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[18]   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[19]   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[20]   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[21]   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[22]   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[23]   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[24]   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[25]   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[26]   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[27]   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[28]   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[29]   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[30]   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[31]   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[8]    ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[9]    ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[0]  ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[10] ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[11] ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[12] ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[13] ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[14] ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[15] ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[16] ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[17] ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[18] ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[19] ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[1]  ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[20] ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[21] ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[22] ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[23] ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[24] ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[25] ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[26] ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[27] ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[28] ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[29] ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[2]  ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[30] ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[31] ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[32] ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[33] ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[34] ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[35] ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[36] ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[37] ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[38] ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[39] ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[3]  ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[40] ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[41] ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[42] ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[43] ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[44] ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[45] ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[46] ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[47] ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[4]  ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[5]  ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[6]  ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[7]  ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[8]  ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[9]  ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[0]    ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[1]    ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[2]    ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[32]   ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[33]   ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[34]   ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[35]   ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[36]   ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[37]   ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[38]   ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[39]   ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[3]    ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[40]   ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[41]   ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[42]   ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[43]   ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[44]   ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[45]   ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[46]   ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[47]   ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[4]    ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[5]    ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[6]    ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[7]    ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[0]   ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[10]  ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[11]  ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[12]  ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                  ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; key1       ; CLOCK      ; 1.965 ; 2.455 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_DB[*]    ; CLOCK      ; 2.701 ; 3.532 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]   ; CLOCK      ; 2.591 ; 3.434 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]   ; CLOCK      ; 2.489 ; 3.287 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]   ; CLOCK      ; 2.672 ; 3.480 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]   ; CLOCK      ; 2.543 ; 3.350 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]   ; CLOCK      ; 2.583 ; 3.366 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]   ; CLOCK      ; 2.461 ; 3.259 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]   ; CLOCK      ; 2.701 ; 3.532 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]   ; CLOCK      ; 2.641 ; 3.464 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]   ; CLOCK      ; 2.023 ; 2.747 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]   ; CLOCK      ; 2.359 ; 3.127 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]  ; CLOCK      ; 2.523 ; 3.315 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]  ; CLOCK      ; 2.413 ; 3.166 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]  ; CLOCK      ; 2.416 ; 3.175 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]  ; CLOCK      ; 2.419 ; 3.206 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]  ; CLOCK      ; 2.582 ; 3.387 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]  ; CLOCK      ; 2.605 ; 3.384 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_dataout ; CLOCK      ; 2.505 ; 2.963 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                     ;
+------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; key1       ; CLOCK      ; -1.596 ; -2.076 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_DB[*]    ; CLOCK      ; -1.669 ; -2.381 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]   ; CLOCK      ; -2.217 ; -3.041 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]   ; CLOCK      ; -2.117 ; -2.900 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]   ; CLOCK      ; -2.297 ; -3.096 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]   ; CLOCK      ; -2.167 ; -2.960 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]   ; CLOCK      ; -2.211 ; -2.986 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]   ; CLOCK      ; -2.090 ; -2.872 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]   ; CLOCK      ; -2.326 ; -3.146 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]   ; CLOCK      ; -2.263 ; -3.070 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]   ; CLOCK      ; -1.669 ; -2.381 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]   ; CLOCK      ; -1.991 ; -2.745 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]  ; CLOCK      ; -2.154 ; -2.938 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]  ; CLOCK      ; -2.048 ; -2.795 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]  ; CLOCK      ; -2.051 ; -2.803 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]  ; CLOCK      ; -2.049 ; -2.822 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]  ; CLOCK      ; -2.206 ; -2.996 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]  ; CLOCK      ; -2.233 ; -3.005 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_dataout ; CLOCK      ; -0.908 ; -1.399 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                           ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; vga_blue[*]   ; CLOCK      ; 2.962 ; 3.086 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[0]  ; CLOCK      ; 2.867 ; 2.966 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[1]  ; CLOCK      ; 2.962 ; 3.086 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[2]  ; CLOCK      ; 2.927 ; 3.038 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[3]  ; CLOCK      ; 2.953 ; 3.079 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[4]  ; CLOCK      ; 2.771 ; 2.850 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_green[*]  ; CLOCK      ; 2.973 ; 3.136 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[0] ; CLOCK      ; 2.915 ; 3.062 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[1] ; CLOCK      ; 2.846 ; 2.969 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[2] ; CLOCK      ; 2.725 ; 2.825 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[3] ; CLOCK      ; 2.723 ; 2.837 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[4] ; CLOCK      ; 2.617 ; 2.698 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[5] ; CLOCK      ; 2.973 ; 3.136 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_hs        ; CLOCK      ; 2.520 ; 2.580 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_red[*]    ; CLOCK      ; 4.552 ; 4.490 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[0]   ; CLOCK      ; 2.870 ; 2.955 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[1]   ; CLOCK      ; 2.949 ; 3.086 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[2]   ; CLOCK      ; 2.980 ; 3.105 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[3]   ; CLOCK      ; 4.552 ; 4.490 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[4]   ; CLOCK      ; 3.097 ; 3.245 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs        ; CLOCK      ; 2.428 ; 2.484 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_blue[*]   ; CLOCK      ; 3.142 ; 3.296 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[0]  ; CLOCK      ; 3.079 ; 3.214 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[1]  ; CLOCK      ; 3.070 ; 3.200 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[2]  ; CLOCK      ; 3.142 ; 3.296 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[3]  ; CLOCK      ; 3.118 ; 3.279 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[4]  ; CLOCK      ; 2.913 ; 3.006 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_green[*]  ; CLOCK      ; 2.930 ; 3.059 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[0] ; CLOCK      ; 2.661 ; 2.747 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[1] ; CLOCK      ; 2.607 ; 2.686 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[2] ; CLOCK      ; 2.829 ; 2.927 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[3] ; CLOCK      ; 2.812 ; 2.917 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[4] ; CLOCK      ; 2.930 ; 3.059 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[5] ; CLOCK      ; 2.717 ; 2.818 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_red[*]    ; CLOCK      ; 4.899 ; 4.869 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[0]   ; CLOCK      ; 3.164 ; 3.256 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[1]   ; CLOCK      ; 3.340 ; 3.514 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[2]   ; CLOCK      ; 3.570 ; 3.756 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[3]   ; CLOCK      ; 4.899 ; 4.869 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[4]   ; CLOCK      ; 3.222 ; 3.349 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]        ; CLOCK      ; 3.382 ; 3.580 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[0]       ; CLOCK      ; 2.344 ; 2.306 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[1]       ; CLOCK      ; 2.169 ; 2.150 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[2]       ; CLOCK      ; 2.120 ; 2.113 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[3]       ; CLOCK      ; 2.177 ; 2.159 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[4]       ; CLOCK      ; 2.235 ; 2.210 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[5]       ; CLOCK      ; 2.503 ; 2.460 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[6]       ; CLOCK      ; 2.130 ; 2.107 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[7]       ; CLOCK      ; 2.145 ; 2.149 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[8]       ; CLOCK      ; 2.159 ; 2.160 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[9]       ; CLOCK      ; 2.148 ; 2.148 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[10]      ; CLOCK      ; 3.382 ; 3.580 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[11]      ; CLOCK      ; 2.164 ; 2.160 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_BA[*]       ; CLOCK      ; 2.069 ; 2.054 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_BA[0]      ; CLOCK      ; 2.069 ; 2.054 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_BA[1]      ; CLOCK      ; 1.903 ; 1.906 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_CKE         ; CLOCK      ; 1.891 ; 1.861 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_DB[*]       ; CLOCK      ; 3.723 ; 3.537 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]      ; CLOCK      ; 2.341 ; 2.381 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]      ; CLOCK      ; 2.246 ; 2.293 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]      ; CLOCK      ; 2.221 ; 2.262 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]      ; CLOCK      ; 2.300 ; 2.360 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]      ; CLOCK      ; 2.089 ; 2.107 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]      ; CLOCK      ; 3.723 ; 3.537 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]      ; CLOCK      ; 2.331 ; 2.371 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]      ; CLOCK      ; 2.233 ; 2.266 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]      ; CLOCK      ; 2.180 ; 2.184 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]      ; CLOCK      ; 2.063 ; 2.089 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]     ; CLOCK      ; 1.998 ; 1.977 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]     ; CLOCK      ; 2.133 ; 2.130 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]     ; CLOCK      ; 2.149 ; 2.151 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]     ; CLOCK      ; 2.141 ; 2.140 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]     ; CLOCK      ; 2.145 ; 2.146 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]     ; CLOCK      ; 2.144 ; 2.145 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NCAS        ; CLOCK      ; 2.139 ; 2.139 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NCS         ; CLOCK      ; 2.220 ; 2.187 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NRAS        ; CLOCK      ; 2.304 ; 2.247 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NWE         ; CLOCK      ; 2.057 ; 2.043 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_CLK         ; CLOCK      ; 1.461 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK         ; CLOCK      ;       ; 1.449 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_clk        ; CLOCK      ; 1.433 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_cs         ; CLOCK      ; 2.592 ; 2.657 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_datain     ; CLOCK      ; 2.457 ; 2.502 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_clk        ; CLOCK      ;       ; 1.421 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_cs         ; CLOCK      ; 3.269 ; 3.303 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_datain     ; CLOCK      ; 3.144 ; 3.159 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                   ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; vga_blue[*]   ; CLOCK      ; 2.329 ; 2.399 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[0]  ; CLOCK      ; 2.437 ; 2.527 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[1]  ; CLOCK      ; 2.582 ; 2.692 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[2]  ; CLOCK      ; 2.490 ; 2.593 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[3]  ; CLOCK      ; 2.569 ; 2.682 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[4]  ; CLOCK      ; 2.329 ; 2.399 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_green[*]  ; CLOCK      ; 2.095 ; 2.130 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[0] ; CLOCK      ; 2.607 ; 2.731 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[1] ; CLOCK      ; 2.282 ; 2.376 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[2] ; CLOCK      ; 2.096 ; 2.130 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[3] ; CLOCK      ; 2.095 ; 2.143 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[4] ; CLOCK      ; 2.255 ; 2.323 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[5] ; CLOCK      ; 2.664 ; 2.803 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_hs        ; CLOCK      ; 2.241 ; 2.296 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_red[*]    ; CLOCK      ; 2.397 ; 2.468 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[0]   ; CLOCK      ; 2.479 ; 2.551 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[1]   ; CLOCK      ; 2.517 ; 2.646 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[2]   ; CLOCK      ; 2.397 ; 2.468 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[3]   ; CLOCK      ; 4.148 ; 4.068 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[4]   ; CLOCK      ; 2.535 ; 2.654 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs        ; CLOCK      ; 2.147 ; 2.199 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_blue[*]   ; CLOCK      ; 2.608 ; 2.683 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[0]  ; CLOCK      ; 2.767 ; 2.885 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[1]  ; CLOCK      ; 2.764 ; 2.887 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[2]  ; CLOCK      ; 2.827 ; 2.961 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[3]  ; CLOCK      ; 2.810 ; 2.963 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[4]  ; CLOCK      ; 2.608 ; 2.683 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_green[*]  ; CLOCK      ; 2.319 ; 2.394 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[0] ; CLOCK      ; 2.371 ; 2.452 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[1] ; CLOCK      ; 2.319 ; 2.394 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[2] ; CLOCK      ; 2.532 ; 2.624 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[3] ; CLOCK      ; 2.517 ; 2.615 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[4] ; CLOCK      ; 2.622 ; 2.735 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[5] ; CLOCK      ; 2.426 ; 2.522 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_red[*]    ; CLOCK      ; 2.857 ; 2.945 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[0]   ; CLOCK      ; 2.857 ; 2.945 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[1]   ; CLOCK      ; 3.018 ; 3.173 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[2]   ; CLOCK      ; 3.238 ; 3.403 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[3]   ; CLOCK      ; 4.582 ; 4.543 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[4]   ; CLOCK      ; 2.911 ; 3.032 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]        ; CLOCK      ; 1.850 ; 1.842 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[0]       ; CLOCK      ; 2.067 ; 2.033 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[1]       ; CLOCK      ; 1.897 ; 1.881 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[2]       ; CLOCK      ; 1.850 ; 1.845 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[3]       ; CLOCK      ; 1.905 ; 1.890 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[4]       ; CLOCK      ; 1.962 ; 1.939 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[5]       ; CLOCK      ; 2.220 ; 2.181 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[6]       ; CLOCK      ; 1.862 ; 1.842 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[7]       ; CLOCK      ; 1.878 ; 1.884 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[8]       ; CLOCK      ; 1.893 ; 1.896 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[9]       ; CLOCK      ; 1.882 ; 1.884 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[10]      ; CLOCK      ; 3.115 ; 3.315 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[11]      ; CLOCK      ; 1.897 ; 1.896 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_BA[*]       ; CLOCK      ; 1.644 ; 1.648 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_BA[0]      ; CLOCK      ; 1.803 ; 1.790 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_BA[1]      ; CLOCK      ; 1.644 ; 1.648 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_CKE         ; CLOCK      ; 1.636 ; 1.606 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_DB[*]       ; CLOCK      ; 1.739 ; 1.716 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]      ; CLOCK      ; 2.064 ; 2.101 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]      ; CLOCK      ; 1.973 ; 2.017 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]      ; CLOCK      ; 1.949 ; 1.986 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]      ; CLOCK      ; 2.025 ; 2.081 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]      ; CLOCK      ; 1.822 ; 1.838 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]      ; CLOCK      ; 3.452 ; 3.263 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]      ; CLOCK      ; 2.053 ; 2.090 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]      ; CLOCK      ; 1.962 ; 1.991 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]      ; CLOCK      ; 1.913 ; 1.915 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]      ; CLOCK      ; 1.797 ; 1.821 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]     ; CLOCK      ; 1.739 ; 1.716 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]     ; CLOCK      ; 1.868 ; 1.862 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]     ; CLOCK      ; 1.884 ; 1.883 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]     ; CLOCK      ; 1.875 ; 1.871 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]     ; CLOCK      ; 1.879 ; 1.878 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]     ; CLOCK      ; 1.879 ; 1.877 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NCAS        ; CLOCK      ; 1.873 ; 1.875 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NCS         ; CLOCK      ; 1.945 ; 1.916 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NRAS        ; CLOCK      ; 2.028 ; 1.976 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NWE         ; CLOCK      ; 1.790 ; 1.779 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_CLK         ; CLOCK      ; 1.226 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK         ; CLOCK      ;       ; 1.213 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_clk        ; CLOCK      ; 1.199 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_cs         ; CLOCK      ; 2.304 ; 2.365 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_datain     ; CLOCK      ; 2.175 ; 2.217 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_clk        ; CLOCK      ;       ; 1.185 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_cs         ; CLOCK      ; 2.619 ; 2.717 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_datain     ; CLOCK      ; 2.444 ; 2.517 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                         ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 2.154 ; 2.089 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 2.640 ; 2.566 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 2.515 ; 2.450 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 2.330 ; 2.265 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 2.503 ; 2.438 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 2.154 ; 2.089 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 3.832 ; 3.532 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 2.640 ; 2.566 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 2.503 ; 2.438 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 2.356 ; 2.263 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 2.165 ; 2.100 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10] ; CLOCK      ; 2.245 ; 2.152 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11] ; CLOCK      ; 2.231 ; 2.138 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12] ; CLOCK      ; 2.245 ; 2.152 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13] ; CLOCK      ; 2.245 ; 2.152 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14] ; CLOCK      ; 2.234 ; 2.141 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15] ; CLOCK      ; 2.234 ; 2.141 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                 ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 1.892 ; 1.827 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 2.351 ; 2.277 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 2.238 ; 2.173 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 2.061 ; 1.996 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 2.227 ; 2.162 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 1.892 ; 1.827 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 3.563 ; 3.263 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 2.351 ; 2.277 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 2.227 ; 2.162 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 2.089 ; 1.996 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 1.901 ; 1.836 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10] ; CLOCK      ; 1.981 ; 1.888 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11] ; CLOCK      ; 1.968 ; 1.875 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12] ; CLOCK      ; 1.981 ; 1.888 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13] ; CLOCK      ; 1.981 ; 1.888 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14] ; CLOCK      ; 1.972 ; 1.879 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15] ; CLOCK      ; 1.972 ; 1.879 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 2.159     ; 2.224     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 2.700     ; 2.774     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 2.567     ; 2.632     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 2.360     ; 2.425     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 2.563     ; 2.628     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 2.159     ; 2.224     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 3.623     ; 3.923     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 2.700     ; 2.774     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 2.563     ; 2.628     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 2.350     ; 2.443     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 2.174     ; 2.239     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10] ; CLOCK      ; 2.226     ; 2.319     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11] ; CLOCK      ; 2.219     ; 2.312     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12] ; CLOCK      ; 2.226     ; 2.319     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13] ; CLOCK      ; 2.226     ; 2.319     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14] ; CLOCK      ; 2.211     ; 2.304     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15] ; CLOCK      ; 2.211     ; 2.304     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                        ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 1.893     ; 1.958     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 2.405     ; 2.479     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 2.286     ; 2.351     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 2.086     ; 2.151     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 2.281     ; 2.346     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 1.893     ; 1.958     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 3.351     ; 3.651     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 2.405     ; 2.479     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 2.281     ; 2.346     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 2.079     ; 2.172     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 1.908     ; 1.973     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10] ; CLOCK      ; 1.960     ; 2.053     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11] ; CLOCK      ; 1.953     ; 2.046     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12] ; CLOCK      ; 1.960     ; 2.053     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13] ; CLOCK      ; 1.960     ; 2.053     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14] ; CLOCK      ; 1.945     ; 2.038     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15] ; CLOCK      ; 1.945     ; 2.038     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                  ;
+------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                                  ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                       ; -2.835   ; 0.154 ; -2.380   ; 0.503   ; 4.674               ;
;  CLOCK                                                                 ; 15.099   ; 0.186 ; 17.481   ; 0.503   ; 9.264               ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -2.009   ; 0.185 ; -2.380   ; 0.645   ; 7.366               ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; -2.835   ; 0.154 ; 2.026    ; 0.810   ; 4.674               ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 13.470   ; 0.184 ; 4.952    ; 1.803   ; 19.719              ;
; Design-wide TNS                                                        ; -124.439 ; 0.0   ; -95.798  ; 0.0     ; 0.0                 ;
;  CLOCK                                                                 ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -118.569 ; 0.000 ; -95.798  ; 0.000   ; 0.000               ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; -5.870   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                  ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; key1       ; CLOCK      ; 4.038 ; 4.182 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_DB[*]    ; CLOCK      ; 5.709 ; 5.984 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]   ; CLOCK      ; 5.347 ; 5.715 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]   ; CLOCK      ; 5.183 ; 5.475 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]   ; CLOCK      ; 5.677 ; 5.957 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]   ; CLOCK      ; 5.307 ; 5.595 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]   ; CLOCK      ; 5.445 ; 5.706 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]   ; CLOCK      ; 5.168 ; 5.448 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]   ; CLOCK      ; 5.709 ; 5.984 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]   ; CLOCK      ; 5.565 ; 5.822 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]   ; CLOCK      ; 4.103 ; 4.421 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]   ; CLOCK      ; 4.867 ; 5.153 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]  ; CLOCK      ; 5.249 ; 5.565 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]  ; CLOCK      ; 5.014 ; 5.306 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]  ; CLOCK      ; 5.009 ; 5.315 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]  ; CLOCK      ; 4.984 ; 5.288 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]  ; CLOCK      ; 5.386 ; 5.638 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]  ; CLOCK      ; 5.453 ; 5.715 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_dataout ; CLOCK      ; 5.279 ; 5.513 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                     ;
+------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; key1       ; CLOCK      ; -1.596 ; -2.076 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_DB[*]    ; CLOCK      ; -1.669 ; -2.381 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]   ; CLOCK      ; -2.217 ; -3.041 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]   ; CLOCK      ; -2.117 ; -2.900 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]   ; CLOCK      ; -2.297 ; -3.096 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]   ; CLOCK      ; -2.167 ; -2.960 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]   ; CLOCK      ; -2.211 ; -2.986 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]   ; CLOCK      ; -2.090 ; -2.872 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]   ; CLOCK      ; -2.326 ; -3.146 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]   ; CLOCK      ; -2.263 ; -3.070 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]   ; CLOCK      ; -1.669 ; -2.381 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]   ; CLOCK      ; -1.991 ; -2.745 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]  ; CLOCK      ; -2.154 ; -2.938 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]  ; CLOCK      ; -2.048 ; -2.795 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]  ; CLOCK      ; -2.051 ; -2.803 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]  ; CLOCK      ; -2.049 ; -2.822 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]  ; CLOCK      ; -2.206 ; -2.996 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]  ; CLOCK      ; -2.233 ; -3.005 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_dataout ; CLOCK      ; -0.908 ; -1.399 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                           ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; vga_blue[*]   ; CLOCK      ; 6.967 ; 6.530 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[0]  ; CLOCK      ; 6.694 ; 6.295 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[1]  ; CLOCK      ; 6.928 ; 6.523 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[2]  ; CLOCK      ; 6.780 ; 6.411 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[3]  ; CLOCK      ; 6.967 ; 6.530 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[4]  ; CLOCK      ; 6.398 ; 6.042 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_green[*]  ; CLOCK      ; 6.947 ; 6.669 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[0] ; CLOCK      ; 6.867 ; 6.516 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[1] ; CLOCK      ; 6.635 ; 6.319 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[2] ; CLOCK      ; 6.188 ; 5.991 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[3] ; CLOCK      ; 6.187 ; 6.014 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[4] ; CLOCK      ; 5.916 ; 5.702 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[5] ; CLOCK      ; 6.947 ; 6.669 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_hs        ; CLOCK      ; 5.644 ; 5.445 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_red[*]    ; CLOCK      ; 9.316 ; 8.606 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[0]   ; CLOCK      ; 6.623 ; 6.271 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[1]   ; CLOCK      ; 6.940 ; 6.561 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[2]   ; CLOCK      ; 6.795 ; 6.539 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[3]   ; CLOCK      ; 9.316 ; 8.606 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[4]   ; CLOCK      ; 7.161 ; 6.802 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs        ; CLOCK      ; 5.456 ; 5.275 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_blue[*]   ; CLOCK      ; 7.210 ; 6.814 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[0]  ; CLOCK      ; 7.006 ; 6.669 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[1]  ; CLOCK      ; 7.024 ; 6.647 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[2]  ; CLOCK      ; 7.114 ; 6.794 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[3]  ; CLOCK      ; 7.210 ; 6.814 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[4]  ; CLOCK      ; 6.599 ; 6.258 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_green[*]  ; CLOCK      ; 6.587 ; 6.355 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[0] ; CLOCK      ; 6.146 ; 5.760 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[1] ; CLOCK      ; 5.915 ; 5.635 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[2] ; CLOCK      ; 6.337 ; 6.090 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[3] ; CLOCK      ; 6.283 ; 6.074 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[4] ; CLOCK      ; 6.587 ; 6.355 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[5] ; CLOCK      ; 6.229 ; 5.911 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_red[*]    ; CLOCK      ; 9.962 ; 9.308 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[0]   ; CLOCK      ; 7.133 ; 6.811 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[1]   ; CLOCK      ; 7.624 ; 7.321 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[2]   ; CLOCK      ; 8.074 ; 7.729 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[3]   ; CLOCK      ; 9.962 ; 9.308 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[4]   ; CLOCK      ; 7.263 ; 6.900 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]        ; CLOCK      ; 6.341 ; 6.860 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[0]       ; CLOCK      ; 4.927 ; 5.133 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[1]       ; CLOCK      ; 4.604 ; 4.765 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[2]       ; CLOCK      ; 4.534 ; 4.712 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[3]       ; CLOCK      ; 4.608 ; 4.770 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[4]       ; CLOCK      ; 4.700 ; 4.871 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[5]       ; CLOCK      ; 5.201 ; 5.435 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[6]       ; CLOCK      ; 4.523 ; 4.698 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[7]       ; CLOCK      ; 4.607 ; 4.796 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[8]       ; CLOCK      ; 4.612 ; 4.812 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[9]       ; CLOCK      ; 4.597 ; 4.779 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[10]      ; CLOCK      ; 6.341 ; 6.860 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[11]      ; CLOCK      ; 4.626 ; 4.802 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_BA[*]       ; CLOCK      ; 4.425 ; 4.595 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_BA[0]      ; CLOCK      ; 4.425 ; 4.595 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_BA[1]      ; CLOCK      ; 4.105 ; 4.247 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_CKE         ; CLOCK      ; 4.158 ; 4.042 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_DB[*]       ; CLOCK      ; 7.186 ; 6.635 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]      ; CLOCK      ; 5.181 ; 4.989 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]      ; CLOCK      ; 5.043 ; 4.870 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]      ; CLOCK      ; 4.981 ; 4.794 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]      ; CLOCK      ; 5.254 ; 5.025 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]      ; CLOCK      ; 4.699 ; 4.501 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]      ; CLOCK      ; 7.186 ; 6.635 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]      ; CLOCK      ; 5.164 ; 4.975 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]      ; CLOCK      ; 5.030 ; 4.802 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]      ; CLOCK      ; 4.854 ; 4.676 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]      ; CLOCK      ; 4.636 ; 4.467 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]     ; CLOCK      ; 4.441 ; 4.280 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]     ; CLOCK      ; 4.774 ; 4.581 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]     ; CLOCK      ; 4.784 ; 4.609 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]     ; CLOCK      ; 4.779 ; 4.598 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]     ; CLOCK      ; 4.797 ; 4.602 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]     ; CLOCK      ; 4.771 ; 4.596 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NCAS        ; CLOCK      ; 4.583 ; 4.761 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NCS         ; CLOCK      ; 4.698 ; 4.837 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NRAS        ; CLOCK      ; 4.894 ; 5.042 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NWE         ; CLOCK      ; 4.414 ; 4.589 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_CLK         ; CLOCK      ; 3.113 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK         ; CLOCK      ;       ; 2.938 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_clk        ; CLOCK      ; 3.087 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_cs         ; CLOCK      ; 5.890 ; 5.634 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_datain     ; CLOCK      ; 5.524 ; 5.308 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_clk        ; CLOCK      ;       ; 2.912 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_cs         ; CLOCK      ; 7.355 ; 7.037 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_datain     ; CLOCK      ; 6.998 ; 6.720 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                   ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; vga_blue[*]   ; CLOCK      ; 2.329 ; 2.399 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[0]  ; CLOCK      ; 2.437 ; 2.527 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[1]  ; CLOCK      ; 2.582 ; 2.692 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[2]  ; CLOCK      ; 2.490 ; 2.593 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[3]  ; CLOCK      ; 2.569 ; 2.682 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[4]  ; CLOCK      ; 2.329 ; 2.399 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_green[*]  ; CLOCK      ; 2.095 ; 2.130 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[0] ; CLOCK      ; 2.607 ; 2.731 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[1] ; CLOCK      ; 2.282 ; 2.376 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[2] ; CLOCK      ; 2.096 ; 2.130 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[3] ; CLOCK      ; 2.095 ; 2.143 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[4] ; CLOCK      ; 2.255 ; 2.323 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[5] ; CLOCK      ; 2.664 ; 2.803 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_hs        ; CLOCK      ; 2.241 ; 2.296 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_red[*]    ; CLOCK      ; 2.397 ; 2.468 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[0]   ; CLOCK      ; 2.479 ; 2.551 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[1]   ; CLOCK      ; 2.517 ; 2.646 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[2]   ; CLOCK      ; 2.397 ; 2.468 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[3]   ; CLOCK      ; 4.148 ; 4.068 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[4]   ; CLOCK      ; 2.535 ; 2.654 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs        ; CLOCK      ; 2.147 ; 2.199 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_blue[*]   ; CLOCK      ; 2.608 ; 2.683 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[0]  ; CLOCK      ; 2.767 ; 2.885 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[1]  ; CLOCK      ; 2.764 ; 2.887 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[2]  ; CLOCK      ; 2.827 ; 2.961 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[3]  ; CLOCK      ; 2.810 ; 2.963 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[4]  ; CLOCK      ; 2.608 ; 2.683 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_green[*]  ; CLOCK      ; 2.319 ; 2.394 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[0] ; CLOCK      ; 2.371 ; 2.452 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[1] ; CLOCK      ; 2.319 ; 2.394 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[2] ; CLOCK      ; 2.532 ; 2.624 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[3] ; CLOCK      ; 2.517 ; 2.615 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[4] ; CLOCK      ; 2.622 ; 2.735 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[5] ; CLOCK      ; 2.426 ; 2.522 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_red[*]    ; CLOCK      ; 2.857 ; 2.945 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[0]   ; CLOCK      ; 2.857 ; 2.945 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[1]   ; CLOCK      ; 3.018 ; 3.173 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[2]   ; CLOCK      ; 3.238 ; 3.403 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[3]   ; CLOCK      ; 4.582 ; 4.543 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[4]   ; CLOCK      ; 2.911 ; 3.032 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]        ; CLOCK      ; 1.850 ; 1.842 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[0]       ; CLOCK      ; 2.067 ; 2.033 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[1]       ; CLOCK      ; 1.897 ; 1.881 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[2]       ; CLOCK      ; 1.850 ; 1.845 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[3]       ; CLOCK      ; 1.905 ; 1.890 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[4]       ; CLOCK      ; 1.962 ; 1.939 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[5]       ; CLOCK      ; 2.220 ; 2.181 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[6]       ; CLOCK      ; 1.862 ; 1.842 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[7]       ; CLOCK      ; 1.878 ; 1.884 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[8]       ; CLOCK      ; 1.893 ; 1.896 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[9]       ; CLOCK      ; 1.882 ; 1.884 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[10]      ; CLOCK      ; 3.115 ; 3.315 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[11]      ; CLOCK      ; 1.897 ; 1.896 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_BA[*]       ; CLOCK      ; 1.644 ; 1.648 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_BA[0]      ; CLOCK      ; 1.803 ; 1.790 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_BA[1]      ; CLOCK      ; 1.644 ; 1.648 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_CKE         ; CLOCK      ; 1.636 ; 1.606 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_DB[*]       ; CLOCK      ; 1.739 ; 1.716 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]      ; CLOCK      ; 2.064 ; 2.101 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]      ; CLOCK      ; 1.973 ; 2.017 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]      ; CLOCK      ; 1.949 ; 1.986 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]      ; CLOCK      ; 2.025 ; 2.081 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]      ; CLOCK      ; 1.822 ; 1.838 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]      ; CLOCK      ; 3.452 ; 3.263 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]      ; CLOCK      ; 2.053 ; 2.090 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]      ; CLOCK      ; 1.962 ; 1.991 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]      ; CLOCK      ; 1.913 ; 1.915 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]      ; CLOCK      ; 1.797 ; 1.821 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]     ; CLOCK      ; 1.739 ; 1.716 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]     ; CLOCK      ; 1.868 ; 1.862 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]     ; CLOCK      ; 1.884 ; 1.883 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]     ; CLOCK      ; 1.875 ; 1.871 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]     ; CLOCK      ; 1.879 ; 1.878 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]     ; CLOCK      ; 1.879 ; 1.877 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NCAS        ; CLOCK      ; 1.873 ; 1.875 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NCS         ; CLOCK      ; 1.945 ; 1.916 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NRAS        ; CLOCK      ; 2.028 ; 1.976 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NWE         ; CLOCK      ; 1.790 ; 1.779 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_CLK         ; CLOCK      ; 1.226 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK         ; CLOCK      ;       ; 1.213 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_clk        ; CLOCK      ; 1.199 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_cs         ; CLOCK      ; 2.304 ; 2.365 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_datain     ; CLOCK      ; 2.175 ; 2.217 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_clk        ; CLOCK      ;       ; 1.185 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_cs         ; CLOCK      ; 2.619 ; 2.717 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_datain     ; CLOCK      ; 2.444 ; 2.517 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin          ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; S_CLK        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_CKE        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_NCS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_NWE        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_NCAS       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_NRAS       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DQM[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DQM[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_BA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_BA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_hs       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_vs       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_red[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_red[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_red[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_red[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_red[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_green[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_green[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_green[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_green[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_green[4] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_green[5] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blue[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blue[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blue[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blue[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blue[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_clk       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_cs        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_datain    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------------+
; Input Transition Times                                        ;
+------------+--------------+-----------------+-----------------+
; Pin        ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+------------+--------------+-----------------+-----------------+
; S_DB[0]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[1]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[2]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[3]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[4]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[5]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[6]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[7]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[8]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[9]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[10]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[11]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[12]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[13]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[14]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[15]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rst_n      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_dataout ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; key1       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+------------+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; S_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S_CKE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; S_NCS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S_NWE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; S_NCAS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; S_NRAS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; S_DQM[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; S_DQM[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; S_BA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; S_BA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; S_A[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S_A[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S_A[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S_A[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S_A[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S_A[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S_A[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; S_A[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; S_A[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; S_A[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; S_A[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; S_A[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; S_A[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vga_hs       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vga_vs       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_red[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vga_red[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_red[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_red[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; vga_red[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_green[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_green[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_green[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_green[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_green[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_green[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_blue[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_blue[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_blue[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_blue[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_blue[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SD_clk       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SD_cs        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SD_datain    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S_DB[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S_DB[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; S_DB[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; S_DB[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; S_DB[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; S_DB[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S_DB[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; S_DB[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; S_DB[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; S_DB[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; S_DB[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; S_DB[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; S_DB[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; S_DB[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; S_DB[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; S_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S_CKE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; S_NCS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S_NWE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; S_NCAS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; S_NRAS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; S_DQM[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; S_DQM[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; S_BA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; S_BA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; S_A[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S_A[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S_A[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S_A[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S_A[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S_A[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S_A[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; S_A[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; S_A[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; S_A[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; S_A[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; S_A[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; S_A[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_hs       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_vs       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_red[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_red[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; vga_red[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_red[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; vga_red[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; vga_green[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; vga_green[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; vga_green[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; vga_blue[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_blue[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; vga_blue[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_blue[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; vga_blue[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SD_clk       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SD_cs        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SD_datain    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; S_DB[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; S_DB[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; S_DB[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; S_DB[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; S_DB[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; S_DB[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; S_DB[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; S_DB[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; S_DB[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; S_DB[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; S_DB[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; S_DB[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; S_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S_CKE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; S_NCS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S_NWE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; S_NCAS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; S_NRAS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; S_DQM[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; S_DQM[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; S_BA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; S_BA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; S_A[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S_A[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S_A[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S_A[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S_A[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S_A[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S_A[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; S_A[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; S_A[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; S_A[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; S_A[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; S_A[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; S_A[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vga_hs       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vga_vs       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_red[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vga_red[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; vga_red[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_red[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; vga_red[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; vga_green[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; vga_green[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; vga_green[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_green[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_green[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_green[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; vga_blue[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_blue[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; vga_blue[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_blue[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; vga_blue[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_clk       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_cs        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_datain    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S_DB[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S_DB[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; S_DB[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; S_DB[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; S_DB[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; S_DB[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; S_DB[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S_DB[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; S_DB[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; S_DB[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; S_DB[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; S_DB[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; S_DB[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; S_DB[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; S_DB[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; S_DB[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                           ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK                                                                 ; CLOCK                                                                 ; 668      ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1924     ; 0        ; 311      ; 78       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 109      ; 0        ; 25       ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 32       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 8276     ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 17       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10062    ; 269      ; 776      ; 13375    ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                            ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK                                                                 ; CLOCK                                                                 ; 668      ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1924     ; 0        ; 311      ; 78       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 109      ; 0        ; 25       ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 32       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 8276     ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 17       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10062    ; 269      ; 776      ; 13375    ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK                                                                 ; CLOCK                                                                 ; 23       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 172      ; 0        ; 0        ; 0        ;
; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 48       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 514      ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0        ; 0        ; 11       ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                         ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK                                                                 ; CLOCK                                                                 ; 23       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 172      ; 0        ; 0        ; 0        ;
; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 48       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 514      ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0        ; 0        ; 11       ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 49    ; 49   ;
; Unconstrained Output Ports      ; 57    ; 57   ;
; Unconstrained Output Port Paths ; 109   ; 109  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Wed Dec 28 10:27:15 2016
Info: Command: quartus_sta sd_sdram_vga -c sd_sdram_vga
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_4en1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a* 
    Info (332165): Entity dcfifo_nen1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sd_sdram_vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK CLOCK
    Info (332110): create_generated_clock -source {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]} {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]} {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]} {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]} {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.835
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.835        -5.870 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -2.009      -118.569 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    13.470         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    15.099         0.000 CLOCK 
Info (332146): Worst-case hold slack is 0.442
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.442         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.452         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.452         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.453         0.000 CLOCK 
Info (332146): Worst-case recovery slack is -2.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.380       -95.798 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.026         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.952         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    17.481         0.000 CLOCK 
Info (332146): Worst-case removal slack is 1.179
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.179         0.000 CLOCK 
    Info (332119):     1.589         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.952         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.146         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case minimum pulse width slack is 4.700
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.700         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     7.402         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.743         0.000 CLOCK 
    Info (332119):    19.722         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.607
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.607        -5.270 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.835      -106.649 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    13.883         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    15.433         0.000 CLOCK 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.400         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.401         0.000 CLOCK 
    Info (332119):     0.401         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.401         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case recovery slack is -2.129
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.129       -84.457 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.785         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     5.303         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    17.635         0.000 CLOCK 
Info (332146): Worst-case removal slack is 1.081
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.081         0.000 CLOCK 
    Info (332119):     1.450         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.750         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.742         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case minimum pulse width slack is 4.674
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.674         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     7.366         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.754         0.000 CLOCK 
    Info (332119):    19.719         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.833
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.833        -1.132 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.436       -17.826 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.245         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    17.944         0.000 CLOCK 
Info (332146): Worst-case hold slack is 0.154
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.154         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.184         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.185         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186         0.000 CLOCK 
Info (332146): Worst-case recovery slack is -0.586
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.586       -22.742 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.361         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     7.624         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    18.870         0.000 CLOCK 
Info (332146): Worst-case removal slack is 0.503
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.503         0.000 CLOCK 
    Info (332119):     0.645         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.810         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.803         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case minimum pulse width slack is 4.733
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.733         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     7.428         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.264         0.000 CLOCK 
    Info (332119):    19.755         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 484 megabytes
    Info: Processing ended: Wed Dec 28 10:27:19 2016
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


