{"Source Block": ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@390:404@HdlStmProcess", "\nreg trigger_rx_d1 = 1'b0;\nreg trigger_rx_d2 = 1'b0;\nreg trigger_rx_d3 = 1'b0;\n\nalways @(posedge clk) begin\n  trigger_rx_d1 <= trigger_rx;\n  trigger_rx_d2 <= trigger_rx_d1;\n  trigger_rx_d3 <= trigger_rx_d2;\nend\n\nwire trigger_rx_s = (SDI_DELAY == 2'b00) ? trigger_rx :\n                    (SDI_DELAY == 2'b01) ? trigger_rx_d1 :\n                    (SDI_DELAY == 2'b10) ? trigger_rx_d2 :\n                    (SDI_DELAY == 2'b11) ? trigger_rx_d3 : trigger_rx;\n"], "Clone Blocks": [["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@396:409", "  trigger_rx_d1 <= trigger_rx;\n  trigger_rx_d2 <= trigger_rx_d1;\n  trigger_rx_d3 <= trigger_rx_d2;\nend\n\nwire trigger_rx_s = (SDI_DELAY == 2'b00) ? trigger_rx :\n                    (SDI_DELAY == 2'b01) ? trigger_rx_d1 :\n                    (SDI_DELAY == 2'b10) ? trigger_rx_d2 :\n                    (SDI_DELAY == 2'b11) ? trigger_rx_d3 : trigger_rx;\n\nalways @(posedge clk) begin\n  if (inst_d1 == CMD_CHIPSELECT) begin\n    data_sdi_shift <= {DATA_WIDTH{1'b0}};\n    data_sdi_shift_1 <= {DATA_WIDTH{1'b0}};\n"]], "Diff Content": {"Delete": [[396, "  trigger_rx_d1 <= trigger_rx;\n"], [397, "  trigger_rx_d2 <= trigger_rx_d1;\n"], [398, "  trigger_rx_d3 <= trigger_rx_d2;\n"]], "Add": [[398, "  trigger_rx_d[0] <= trigger_rx;\n"], [398, "  trigger_rx_d[4:1] <= trigger_rx_d[3:0];\n"]]}}