read -sv run_verilog_mid/adder_32b_9_70_ff4388b881487ed1738466a48e9b8526.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_70_ff4388b881487ed1738466a48e9b8526_yosys.v
