#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Oct  9 13:59:52 2016
# Process ID: 20451
# Current directory: /home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.runs/synth_1
# Command line: vivado -log PS_PL_wrapper.vds -mode batch -messageDb vivado.pb -notrace -source PS_PL_wrapper.tcl
# Log file: /home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.runs/synth_1/PS_PL_wrapper.vds
# Journal file: /home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source PS_PL_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/graham/Dropbox/SysgenOutput/TE0722/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/graham/Dropbox/SysgenOutput/TE0722/ToneDetect/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx16/Vivado/2016.2/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:01:33 . Memory (MB): peak = 1029.711 ; gain = 66.109 ; free physical = 132 ; free virtual = 782
Command: synth_design -top PS_PL_wrapper -part xc7z010clg225-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20494 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:32 ; elapsed = 00:04:51 . Memory (MB): peak = 1122.289 ; gain = 233.246 ; free physical = 167 ; free virtual = 696
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PS_PL_wrapper' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/hdl/PS_PL_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'PS_PL' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/hdl/PS_PL.v:13]
INFO: [Synth 8-638] synthesizing module 'PS_PL_xlconstant_0_0' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ip/PS_PL_xlconstant_0_0/sim/PS_PL_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (1#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'PS_PL_xlconstant_0_0' (2#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ip/PS_PL_xlconstant_0_0/sim/PS_PL_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'PS_PL_DefaultFrequency_0' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ip/PS_PL_DefaultFrequency_0/sim/PS_PL_DefaultFrequency_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized0' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized0' (2#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'PS_PL_DefaultFrequency_0' (3#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ip/PS_PL_DefaultFrequency_0/sim/PS_PL_DefaultFrequency_0.v:56]
INFO: [Synth 8-638] synthesizing module 'PS_PL_axi_bram_ctrl_0_0' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ip/PS_PL_axi_bram_ctrl_0_0/synth/PS_PL_axi_bram_ctrl_0_0.vhd:108]
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at '/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/axi_bram_ctrl.vhd:123' bound to instance 'U0' of component 'axi_bram_ctrl' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ip/PS_PL_axi_bram_ctrl_0_0/synth/PS_PL_axi_bram_ctrl_0_0.vhd:255]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/axi_bram_ctrl.vhd:292]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/axi_bram_ctrl_top.vhd:397]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/axi_bram_ctrl_top.vhd:664]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/axi_bram_ctrl_top.vhd:665]
INFO: [Synth 8-638] synthesizing module 'full_axi' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/full_axi.vhd:381]
INFO: [Synth 8-3919] null assignment ignored [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/full_axi.vhd:449]
INFO: [Synth 8-3919] null assignment ignored [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/full_axi.vhd:626]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/sng_port_arb.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (4#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/sng_port_arb.vhd:189]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/wr_chnl.vhd:403]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/wr_chnl.vhd:370]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (5#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:133]
INFO: [Synth 8-3491] module 'FDR' declared at '/opt/Xilinx16/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3952' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:230]
INFO: [Synth 8-638] synthesizing module 'FDR' [/opt/Xilinx16/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3952]
INFO: [Synth 8-256] done synthesizing module 'FDR' (6#1) [/opt/Xilinx16/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3952]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx16/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [/opt/Xilinx16/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21275]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (7#1) [/opt/Xilinx16/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21275]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx16/Vivado/2016.2/scripts/rt/data/unisim_comp.v:44873' bound to instance 'XORCY_I' of component 'XORCY' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-638] synthesizing module 'XORCY' [/opt/Xilinx16/Vivado/2016.2/scripts/rt/data/unisim_comp.v:44873]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (8#1) [/opt/Xilinx16/Vivado/2016.2/scripts/rt/data/unisim_comp.v:44873]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx16/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/opt/Xilinx16/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (9#1) [/opt/Xilinx16/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx16/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx16/Vivado/2016.2/scripts/rt/data/unisim_comp.v:44873' bound to instance 'XORCY_I' of component 'XORCY' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx16/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx16/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx16/Vivado/2016.2/scripts/rt/data/unisim_comp.v:44873' bound to instance 'XORCY_I' of component 'XORCY' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx16/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx16/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx16/Vivado/2016.2/scripts/rt/data/unisim_comp.v:44873' bound to instance 'XORCY_I' of component 'XORCY' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx16/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx16/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43310' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/opt/Xilinx16/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43310]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (10#1) [/opt/Xilinx16/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43310]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx16/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43310' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx16/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43310' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx16/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43310' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx16/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43310' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx16/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43310' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx16/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43310' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx16/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43310' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx16/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43310' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx16/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43310' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx16/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43310' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx16/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43310' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (11#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (12#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/wr_chnl.vhd:403]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/rd_chnl.vhd:323]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (13#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/rd_chnl.vhd:323]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (14#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/full_axi.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (15#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/axi_bram_ctrl_top.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (16#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/axi_bram_ctrl.vhd:292]
INFO: [Synth 8-256] done synthesizing module 'PS_PL_axi_bram_ctrl_0_0' (17#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ip/PS_PL_axi_bram_ctrl_0_0/synth/PS_PL_axi_bram_ctrl_0_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'PS_PL_axi_mem_intercon_1' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/hdl/PS_PL.v:580]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_Y890LQ' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/hdl/PS_PL.v:1387]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_Y890LQ' (18#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/hdl/PS_PL.v:1387]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1I0BMW6' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/hdl/PS_PL.v:1645]
INFO: [Synth 8-638] synthesizing module 'PS_PL_auto_pc_0' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ip/PS_PL_auto_pc_0/synth/PS_PL_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_aw_channel' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_cmd_translator' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_incr_cmd' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_incr_cmd' (19#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wrap_cmd' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wrap_cmd' (20#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_cmd_translator' (21#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm' (22#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_aw_channel' (23#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_b_channel' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo' (24#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0' (24#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_b_channel' (25#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_ar_channel' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm' (26#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_ar_channel' (27#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_r_channel' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1' (27#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2' (27#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_r_channel' (28#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (29#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice' (30#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized0' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized0' (30#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized1' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized1' (30#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized2' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized2' (30#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (31#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice' (32#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized0' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (32#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized3' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized3' (32#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized4' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized4' (32#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized5' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized5' (32#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized6' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized6' (32#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized7' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized7' (32#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (32#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized0' (32#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s' (33#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter' (34#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'PS_PL_auto_pc_0' (35#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ip/PS_PL_auto_pc_0/synth/PS_PL_auto_pc_0.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'PS_PL_auto_pc_0' requires 60 connections, but only 58 given [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/hdl/PS_PL.v:1884]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1I0BMW6' (36#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/hdl/PS_PL.v:1645]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_CJ2EUD' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/hdl/PS_PL.v:1945]
INFO: [Synth 8-638] synthesizing module 'PS_PL_auto_pc_1' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ip/PS_PL_auto_pc_1/synth/PS_PL_auto_pc_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter__parameterized0' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter__parameterized0' (36#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'PS_PL_auto_pc_1' (37#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ip/PS_PL_auto_pc_1/synth/PS_PL_auto_pc_1.v:58]
INFO: [Synth 8-638] synthesizing module 'PS_PL_s00_data_fifo_0' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ip/PS_PL_s00_data_fifo_0/synth/PS_PL_s00_data_fifo_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_axi_data_fifo' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_axi_data_fifo' (57#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-256] done synthesizing module 'PS_PL_s00_data_fifo_0' (58#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ip/PS_PL_s00_data_fifo_0/synth/PS_PL_s00_data_fifo_0.v:58]
WARNING: [Synth 8-350] instance 's00_data_fifo' of module 'PS_PL_s00_data_fifo_0' requires 80 connections, but only 78 given [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/hdl/PS_PL.v:2383]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_CJ2EUD' (59#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/hdl/PS_PL.v:1945]
INFO: [Synth 8-638] synthesizing module 'PS_PL_xbar_1' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ip/PS_PL_xbar_1/synth/PS_PL_xbar_1.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_axi_crossbar' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_crossbar' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_si_transactor' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_addr_decoder' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (60#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (61#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (61#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_addr_decoder' (62#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_axic_srl_fifo' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/opt/Xilinx16/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43460]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (63#1) [/opt/Xilinx16/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43460]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl' (64#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_axic_srl_fifo' (65#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_arbiter_resp' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_arbiter_resp.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_arbiter_resp' (66#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_arbiter_resp.v:58]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (67#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_si_transactor' (68#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_si_transactor__parameterized0' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (68#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_si_transactor__parameterized0' (68#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_splitter' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_splitter' (69#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_wdata_router' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_axic_reg_srl_fifo' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized0' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized0' (69#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized1' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized1' (69#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_axic_reg_srl_fifo' (70#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_wdata_router' (71#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_axic_srl_fifo__parameterized0' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized2' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized2' (71#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized3' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized3' (71#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized4' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized4' (71#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized5' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized5' (71#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized6' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized6' (71#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized7' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized7' (71#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized8' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized8' (71#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized9' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized9' (71#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_axic_srl_fifo__parameterized0' (71#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_wdata_mux' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_wdata_mux' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized1' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized8' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized8' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized9' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized9' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized10' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized10' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized11' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized11' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized12' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized12' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized1' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_axic_srl_fifo__parameterized1' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized10' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized10' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized11' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized11' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized12' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized12' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized13' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized13' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized14' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized14' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized15' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized15' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized16' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized16' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized17' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized17' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_axic_srl_fifo__parameterized1' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized2' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized13' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized13' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized14' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized14' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized15' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized15' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized16' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized16' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized17' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized17' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized2' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_axic_srl_fifo__parameterized2' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized18' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized18' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized19' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized19' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized20' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized20' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized21' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized21' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized22' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized22' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized23' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized23' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized24' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized24' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized25' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized25' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_axic_srl_fifo__parameterized2' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_wdata_mux__parameterized0' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_wdata_mux__parameterized0' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized3' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized18' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized18' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized19' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized19' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized20' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized20' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized21' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized21' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized22' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized22' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized3' (72#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_decerr_slave' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_decerr_slave' (73#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_addr_arbiter' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_addr_arbiter' (74#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_crossbar' (75#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_axi_crossbar' (76#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'PS_PL_xbar_1' (77#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ip/PS_PL_xbar_1/synth/PS_PL_xbar_1.v:59]
INFO: [Synth 8-256] done synthesizing module 'PS_PL_axi_mem_intercon_1' (78#1) [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/hdl/PS_PL.v:580]
INFO: [Synth 8-638] synthesizing module 'PS_PL_blk_mem_gen_0_0' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ip/PS_PL_blk_mem_gen_0_0/synth/PS_PL_blk_mem_gen_0_0.vhd:78]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_3' declared at '/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3z_tonetest_0_0/n3z_tonetest_blk_mem_gen_v8_2_0/blk_mem_gen_v8_3_3/hdl/blk_mem_gen_v8_3.vhd:71' bound to instance 'U0' of component 'blk_mem_gen_v8_3_3' [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722TD/TE0722TD.srcs/sources_1/bd/PS_PL/ip/PS_PL_blk_mem_gen_0_0/synth/PS_PL_blk_mem_gen_0_0.vhd:248]
