{C:/Users/imadk/Documents/Rutgers NB/Udemy Verilog HDL/action_time3/easy_verilog_example.v} {1 {vlog -work work -stats=none {C:/Users/imadk/Documents/Rutgers NB/Udemy Verilog HDL/action_time3/easy_verilog_example.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module easy_verilog_example

Top level modules:
	easy_verilog_example

} {} {}}
