Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date              : Mon Oct 16 13:14:27 2017
| Host              : ispc2016 running 64-bit Ubuntu 14.04.5 LTS
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design            : design_1_wrapper
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.23 12-12-2016
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.593        0.000                      0                 2285        0.021        0.000                      0                 2285        0.666        0.000                       0                  1143  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
default_sysclk_300_clk_p         {0.000 1.666}        3.333           300.030         
  clk_out1_design_1_clk_wiz_0_0  {0.000 4.999}        9.999           100.010         
  clkfbout_design_1_clk_wiz_0_0  {0.000 4.999}        9.999           100.010         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
default_sysclk_300_clk_p                                                                                                                                                           0.666        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        4.593        0.000                      0                 2285        0.021        0.000                      0                 2285        4.019        0.000                       0                  1139  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    8.620        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  default_sysclk_300_clk_p
  To Clock:  default_sysclk_300_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         default_sysclk_300_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { default_sysclk_300_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            1.000         1.666       0.666      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            1.000         1.667       0.667      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            1.000         1.666       0.666      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            1.000         1.667       0.667      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.593ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/e1/regaddr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[11][19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 0.230ns (4.681%)  route 4.684ns (95.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.183ns = ( 8.816 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.346ns (routing 0.794ns, distribution 1.552ns)
  Clock Net Delay (Destination): 1.861ns (routing 0.733ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.969    -3.498 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.095    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.012 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1137, routed)        2.346    -0.666    design_1_i/top_wrapper_0/inst/t1/e1/clk
    SLICE_X49Y144        FDSE                                         r  design_1_i/top_wrapper_0/inst/t1/e1/regaddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y144        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.552 r  design_1_i/top_wrapper_0/inst/t1/e1/regaddr_reg[0]/Q
                         net (fo=32, routed)          1.128     0.576    design_1_i/top_wrapper_0/inst/t1/e1/regaddr[0]
    SLICE_X47Y140        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     0.692 r  design_1_i/top_wrapper_0/inst/t1/e1/gpr[11][31]_i_1/O
                         net (fo=32, routed)          3.556     4.248    design_1_i/top_wrapper_0/inst/t1/w1/wr_valid_reg_18[0]
    SLICE_X47Y154        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[11][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.611     6.535 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.880    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.955 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1137, routed)        1.861     8.816    design_1_i/top_wrapper_0/inst/t1/w1/clk
    SLICE_X47Y154        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[11][19]/C
                         clock pessimism              0.146     8.963    
                         clock uncertainty           -0.074     8.889    
    SLICE_X47Y154        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048     8.841    design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[11][19]
  -------------------------------------------------------------------
                         required time                          8.841    
                         arrival time                          -4.248    
  -------------------------------------------------------------------
                         slack                                  4.593    

Slack (MET) :             4.922ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/f1/op_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/e1/pc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.115ns (22.607%)  route 3.817ns (77.393%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.192ns = ( 8.807 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.091ns (routing 0.794ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.852ns (routing 0.733ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.969    -3.498 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.095    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.012 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1137, routed)        2.091    -0.921    design_1_i/top_wrapper_0/inst/t1/f1/clk
    SLICE_X48Y146        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/f1/op_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y146        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118    -0.803 r  design_1_i/top_wrapper_0/inst/t1/f1/op_reg[21]/Q
                         net (fo=129, routed)         1.231     0.428    design_1_i/top_wrapper_0/inst/t1/w1/Q[21]
    SLICE_X42Y138        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.191     0.619 r  design_1_i/top_wrapper_0/inst/t1/w1/i__carry_i_97/O
                         net (fo=1, routed)           0.000     0.619    design_1_i/top_wrapper_0/inst/t1/w1/i__carry_i_97_n_0
    SLICE_X42Y138        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.067     0.686 r  design_1_i/top_wrapper_0/inst/t1/w1/i__carry_i_41/O
                         net (fo=1, routed)           0.521     1.207    design_1_i/top_wrapper_0/inst/t1/w1/i__carry_i_41_n_0
    SLICE_X41Y140        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     1.277 r  design_1_i/top_wrapper_0/inst/t1/w1/i__carry_i_7__0/O
                         net (fo=7, routed)           0.887     2.164    design_1_i/top_wrapper_0/inst/t1/w1/d_addr_reg[7]_0
    SLICE_X44Y148        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     2.279 r  design_1_i/top_wrapper_0/inst/t1/w1/pc1_carry_i_8/O
                         net (fo=1, routed)           0.000     2.279    design_1_i/top_wrapper_0/inst/t1/e1/S[0]
    SLICE_X44Y148        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     2.629 r  design_1_i/top_wrapper_0/inst/t1/e1/pc1_carry/CO[7]
                         net (fo=1, routed)           0.027     2.656    design_1_i/top_wrapper_0/inst/t1/e1/pc1_carry_n_0
    SLICE_X44Y149        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.095     2.751 r  design_1_i/top_wrapper_0/inst/t1/e1/pc1_carry__0/CO[2]
                         net (fo=1, routed)           0.325     3.076    design_1_i/top_wrapper_0/inst/t1/f1/CO[0]
    SLICE_X46Y146        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     3.116 r  design_1_i/top_wrapper_0/inst/t1/f1/pc[9]_i_2/O
                         net (fo=32, routed)          0.437     3.553    design_1_i/top_wrapper_0/inst/t1/f1/pc[9]_i_2_n_0
    SLICE_X47Y151        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.069     3.622 r  design_1_i/top_wrapper_0/inst/t1/f1/pc[31]_i_1/O
                         net (fo=1, routed)           0.389     4.011    design_1_i/top_wrapper_0/inst/t1/e1/op_reg[27][31]
    SLICE_X47Y150        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/e1/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.611     6.535 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.880    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.955 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1137, routed)        1.852     8.807    design_1_i/top_wrapper_0/inst/t1/e1/clk
    SLICE_X47Y150        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/e1/pc_reg[31]/C
                         clock pessimism              0.139     8.946    
                         clock uncertainty           -0.074     8.873    
    SLICE_X47Y150        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     8.933    design_1_i/top_wrapper_0/inst/t1/e1/pc_reg[31]
  -------------------------------------------------------------------
                         required time                          8.933    
                         arrival time                          -4.011    
  -------------------------------------------------------------------
                         slack                                  4.922    

Slack (MET) :             4.982ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/e1/regaddr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[19][27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 0.306ns (6.749%)  route 4.228ns (93.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.175ns = ( 8.824 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.346ns (routing 0.794ns, distribution 1.552ns)
  Clock Net Delay (Destination): 1.869ns (routing 0.733ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.969    -3.498 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.095    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.012 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1137, routed)        2.346    -0.666    design_1_i/top_wrapper_0/inst/t1/e1/clk
    SLICE_X49Y144        FDSE                                         r  design_1_i/top_wrapper_0/inst/t1/e1/regaddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y144        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.552 r  design_1_i/top_wrapper_0/inst/t1/e1/regaddr_reg[0]/Q
                         net (fo=32, routed)          0.966     0.414    design_1_i/top_wrapper_0/inst/t1/e1/regaddr[0]
    SLICE_X45Y143        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.192     0.606 r  design_1_i/top_wrapper_0/inst/t1/e1/gpr[19][31]_i_1/O
                         net (fo=32, routed)          3.262     3.868    design_1_i/top_wrapper_0/inst/t1/w1/wr_valid_reg_10[0]
    SLICE_X47Y161        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[19][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.611     6.535 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.880    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.955 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1137, routed)        1.869     8.824    design_1_i/top_wrapper_0/inst/t1/w1/clk
    SLICE_X47Y161        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[19][27]/C
                         clock pessimism              0.146     8.971    
                         clock uncertainty           -0.074     8.897    
    SLICE_X47Y161        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     8.850    design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[19][27]
  -------------------------------------------------------------------
                         required time                          8.850    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                  4.982    

Slack (MET) :             5.016ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/f1/op_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/e1/wdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 1.517ns (31.272%)  route 3.334ns (68.728%))
  Logic Levels:           10  (CARRY8=4 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.178ns = ( 8.821 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.091ns (routing 0.794ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.866ns (routing 0.733ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.969    -3.498 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.095    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.012 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1137, routed)        2.091    -0.921    design_1_i/top_wrapper_0/inst/t1/f1/clk
    SLICE_X48Y146        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/f1/op_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y146        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118    -0.803 r  design_1_i/top_wrapper_0/inst/t1/f1/op_reg[21]/Q
                         net (fo=129, routed)         1.341     0.538    design_1_i/top_wrapper_0/inst/t1/w1/Q[21]
    SLICE_X39Y139        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     0.726 r  design_1_i/top_wrapper_0/inst/t1/w1/i__carry_i_81/O
                         net (fo=1, routed)           0.000     0.726    design_1_i/top_wrapper_0/inst/t1/w1/i__carry_i_81_n_0
    SLICE_X39Y139        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.067     0.793 r  design_1_i/top_wrapper_0/inst/t1/w1/i__carry_i_33/O
                         net (fo=1, routed)           0.276     1.069    design_1_i/top_wrapper_0/inst/t1/w1/i__carry_i_33_n_0
    SLICE_X40Y139        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     1.260 r  design_1_i/top_wrapper_0/inst/t1/w1/i__carry_i_5__0/O
                         net (fo=7, routed)           0.742     2.002    design_1_i/top_wrapper_0/inst/t1/e1/op_reg[25]_3
    SLICE_X43Y146        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.342     2.344 r  design_1_i/top_wrapper_0/inst/t1/e1/wdata0_inferred__0/i__carry/CO[7]
                         net (fo=1, routed)           0.027     2.371    design_1_i/top_wrapper_0/inst/t1/e1/wdata0_inferred__0/i__carry_n_0
    SLICE_X43Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     2.390 r  design_1_i/top_wrapper_0/inst/t1/e1/wdata0_inferred__0/i__carry__0/CO[7]
                         net (fo=1, routed)           0.027     2.417    design_1_i/top_wrapper_0/inst/t1/e1/wdata0_inferred__0/i__carry__0_n_0
    SLICE_X43Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     2.436 r  design_1_i/top_wrapper_0/inst/t1/e1/wdata0_inferred__0/i__carry__1/CO[7]
                         net (fo=1, routed)           0.027     2.463    design_1_i/top_wrapper_0/inst/t1/e1/wdata0_inferred__0/i__carry__1_n_0
    SLICE_X43Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.141     2.604 r  design_1_i/top_wrapper_0/inst/t1/e1/wdata0_inferred__0/i__carry__2/O[4]
                         net (fo=1, routed)           0.400     3.004    design_1_i/top_wrapper_0/inst/t1/w1/wdata0[28]
    SLICE_X44Y152        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     3.189 r  design_1_i/top_wrapper_0/inst/t1/w1/wdata[28]_i_4/O
                         net (fo=1, routed)           0.346     3.535    design_1_i/top_wrapper_0/inst/t1/w1/e1/data1[28]
    SLICE_X44Y152        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.132     3.667 r  design_1_i/top_wrapper_0/inst/t1/w1/wdata[28]_i_2/O
                         net (fo=1, routed)           0.119     3.786    design_1_i/top_wrapper_0/inst/t1/f1/op_reg[29]_12
    SLICE_X44Y152        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     3.901 r  design_1_i/top_wrapper_0/inst/t1/f1/wdata[28]_i_1/O
                         net (fo=1, routed)           0.029     3.930    design_1_i/top_wrapper_0/inst/t1/e1/op_reg[15]_4[28]
    SLICE_X44Y152        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/e1/wdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.611     6.535 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.880    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.955 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1137, routed)        1.866     8.821    design_1_i/top_wrapper_0/inst/t1/e1/clk
    SLICE_X44Y152        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/e1/wdata_reg[28]/C
                         clock pessimism              0.139     8.960    
                         clock uncertainty           -0.074     8.886    
    SLICE_X44Y152        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     8.945    design_1_i/top_wrapper_0/inst/t1/e1/wdata_reg[28]
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                          -3.930    
  -------------------------------------------------------------------
                         slack                                  5.016    

Slack (MET) :             5.028ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/e1/regaddr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[19][23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.306ns (6.833%)  route 4.172ns (93.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.184ns = ( 8.815 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.346ns (routing 0.794ns, distribution 1.552ns)
  Clock Net Delay (Destination): 1.860ns (routing 0.733ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.969    -3.498 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.095    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.012 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1137, routed)        2.346    -0.666    design_1_i/top_wrapper_0/inst/t1/e1/clk
    SLICE_X49Y144        FDSE                                         r  design_1_i/top_wrapper_0/inst/t1/e1/regaddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y144        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.552 r  design_1_i/top_wrapper_0/inst/t1/e1/regaddr_reg[0]/Q
                         net (fo=32, routed)          0.966     0.414    design_1_i/top_wrapper_0/inst/t1/e1/regaddr[0]
    SLICE_X45Y143        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.192     0.606 r  design_1_i/top_wrapper_0/inst/t1/e1/gpr[19][31]_i_1/O
                         net (fo=32, routed)          3.206     3.812    design_1_i/top_wrapper_0/inst/t1/w1/wr_valid_reg_10[0]
    SLICE_X42Y158        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[19][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.611     6.535 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.880    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.955 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1137, routed)        1.860     8.815    design_1_i/top_wrapper_0/inst/t1/w1/clk
    SLICE_X42Y158        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[19][23]/C
                         clock pessimism              0.146     8.962    
                         clock uncertainty           -0.074     8.888    
    SLICE_X42Y158        FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.048     8.840    design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[19][23]
  -------------------------------------------------------------------
                         required time                          8.840    
                         arrival time                          -3.812    
  -------------------------------------------------------------------
                         slack                                  5.028    

Slack (MET) :             5.033ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/f1/op_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/e1/wdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.833ns  (logic 1.502ns (31.078%)  route 3.331ns (68.922%))
  Logic Levels:           10  (CARRY8=4 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.179ns = ( 8.820 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.091ns (routing 0.794ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.733ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.969    -3.498 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.095    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.012 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1137, routed)        2.091    -0.921    design_1_i/top_wrapper_0/inst/t1/f1/clk
    SLICE_X48Y146        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/f1/op_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y146        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118    -0.803 r  design_1_i/top_wrapper_0/inst/t1/f1/op_reg[21]/Q
                         net (fo=129, routed)         1.341     0.538    design_1_i/top_wrapper_0/inst/t1/w1/Q[21]
    SLICE_X39Y139        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     0.726 r  design_1_i/top_wrapper_0/inst/t1/w1/i__carry_i_81/O
                         net (fo=1, routed)           0.000     0.726    design_1_i/top_wrapper_0/inst/t1/w1/i__carry_i_81_n_0
    SLICE_X39Y139        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.067     0.793 r  design_1_i/top_wrapper_0/inst/t1/w1/i__carry_i_33/O
                         net (fo=1, routed)           0.276     1.069    design_1_i/top_wrapper_0/inst/t1/w1/i__carry_i_33_n_0
    SLICE_X40Y139        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     1.260 r  design_1_i/top_wrapper_0/inst/t1/w1/i__carry_i_5__0/O
                         net (fo=7, routed)           0.742     2.002    design_1_i/top_wrapper_0/inst/t1/e1/op_reg[25]_3
    SLICE_X43Y146        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.342     2.344 r  design_1_i/top_wrapper_0/inst/t1/e1/wdata0_inferred__0/i__carry/CO[7]
                         net (fo=1, routed)           0.027     2.371    design_1_i/top_wrapper_0/inst/t1/e1/wdata0_inferred__0/i__carry_n_0
    SLICE_X43Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     2.390 r  design_1_i/top_wrapper_0/inst/t1/e1/wdata0_inferred__0/i__carry__0/CO[7]
                         net (fo=1, routed)           0.027     2.417    design_1_i/top_wrapper_0/inst/t1/e1/wdata0_inferred__0/i__carry__0_n_0
    SLICE_X43Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     2.436 r  design_1_i/top_wrapper_0/inst/t1/e1/wdata0_inferred__0/i__carry__1/CO[7]
                         net (fo=1, routed)           0.027     2.463    design_1_i/top_wrapper_0/inst/t1/e1/wdata0_inferred__0/i__carry__1_n_0
    SLICE_X43Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.138     2.601 r  design_1_i/top_wrapper_0/inst/t1/e1/wdata0_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.487     3.088    design_1_i/top_wrapper_0/inst/t1/w1/wdata0[27]
    SLICE_X46Y151        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.131     3.219 r  design_1_i/top_wrapper_0/inst/t1/w1/wdata[27]_i_4/O
                         net (fo=1, routed)           0.257     3.476    design_1_i/top_wrapper_0/inst/t1/w1/e1/data1[27]
    SLICE_X46Y151        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.174     3.650 r  design_1_i/top_wrapper_0/inst/t1/w1/wdata[27]_i_2/O
                         net (fo=1, routed)           0.120     3.770    design_1_i/top_wrapper_0/inst/t1/f1/op_reg[29]_11
    SLICE_X46Y151        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.115     3.885 r  design_1_i/top_wrapper_0/inst/t1/f1/wdata[27]_i_1/O
                         net (fo=1, routed)           0.027     3.912    design_1_i/top_wrapper_0/inst/t1/e1/op_reg[15]_4[27]
    SLICE_X46Y151        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/e1/wdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.611     6.535 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.880    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.955 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1137, routed)        1.865     8.820    design_1_i/top_wrapper_0/inst/t1/e1/clk
    SLICE_X46Y151        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/e1/wdata_reg[27]/C
                         clock pessimism              0.139     8.959    
                         clock uncertainty           -0.074     8.885    
    SLICE_X46Y151        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     8.944    design_1_i/top_wrapper_0/inst/t1/e1/wdata_reg[27]
  -------------------------------------------------------------------
                         required time                          8.944    
                         arrival time                          -3.912    
  -------------------------------------------------------------------
                         slack                                  5.033    

Slack (MET) :             5.052ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/e1/regaddr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[19][25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.306ns (6.859%)  route 4.155ns (93.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.175ns = ( 8.824 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.346ns (routing 0.794ns, distribution 1.552ns)
  Clock Net Delay (Destination): 1.869ns (routing 0.733ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.969    -3.498 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.095    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.012 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1137, routed)        2.346    -0.666    design_1_i/top_wrapper_0/inst/t1/e1/clk
    SLICE_X49Y144        FDSE                                         r  design_1_i/top_wrapper_0/inst/t1/e1/regaddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y144        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.552 r  design_1_i/top_wrapper_0/inst/t1/e1/regaddr_reg[0]/Q
                         net (fo=32, routed)          0.966     0.414    design_1_i/top_wrapper_0/inst/t1/e1/regaddr[0]
    SLICE_X45Y143        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.192     0.606 r  design_1_i/top_wrapper_0/inst/t1/e1/gpr[19][31]_i_1/O
                         net (fo=32, routed)          3.189     3.795    design_1_i/top_wrapper_0/inst/t1/w1/wr_valid_reg_10[0]
    SLICE_X43Y156        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[19][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.611     6.535 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.880    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.955 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1137, routed)        1.869     8.824    design_1_i/top_wrapper_0/inst/t1/w1/clk
    SLICE_X43Y156        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[19][25]/C
                         clock pessimism              0.146     8.971    
                         clock uncertainty           -0.074     8.897    
    SLICE_X43Y156        FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.050     8.847    design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[19][25]
  -------------------------------------------------------------------
                         required time                          8.847    
                         arrival time                          -3.795    
  -------------------------------------------------------------------
                         slack                                  5.052    

Slack (MET) :             5.081ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/f1/op_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/e1/pc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 1.237ns (25.906%)  route 3.538ns (74.094%))
  Logic Levels:           8  (CARRY8=2 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.190ns = ( 8.809 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.091ns (routing 0.794ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.854ns (routing 0.733ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.969    -3.498 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.095    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.012 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1137, routed)        2.091    -0.921    design_1_i/top_wrapper_0/inst/t1/f1/clk
    SLICE_X48Y146        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/f1/op_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y146        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118    -0.803 r  design_1_i/top_wrapper_0/inst/t1/f1/op_reg[21]/Q
                         net (fo=129, routed)         1.231     0.428    design_1_i/top_wrapper_0/inst/t1/w1/Q[21]
    SLICE_X42Y138        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.191     0.619 r  design_1_i/top_wrapper_0/inst/t1/w1/i__carry_i_97/O
                         net (fo=1, routed)           0.000     0.619    design_1_i/top_wrapper_0/inst/t1/w1/i__carry_i_97_n_0
    SLICE_X42Y138        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.067     0.686 r  design_1_i/top_wrapper_0/inst/t1/w1/i__carry_i_41/O
                         net (fo=1, routed)           0.521     1.207    design_1_i/top_wrapper_0/inst/t1/w1/i__carry_i_41_n_0
    SLICE_X41Y140        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     1.277 r  design_1_i/top_wrapper_0/inst/t1/w1/i__carry_i_7__0/O
                         net (fo=7, routed)           0.887     2.164    design_1_i/top_wrapper_0/inst/t1/w1/d_addr_reg[7]_0
    SLICE_X44Y148        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     2.279 r  design_1_i/top_wrapper_0/inst/t1/w1/pc1_carry_i_8/O
                         net (fo=1, routed)           0.000     2.279    design_1_i/top_wrapper_0/inst/t1/e1/S[0]
    SLICE_X44Y148        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     2.629 r  design_1_i/top_wrapper_0/inst/t1/e1/pc1_carry/CO[7]
                         net (fo=1, routed)           0.027     2.656    design_1_i/top_wrapper_0/inst/t1/e1/pc1_carry_n_0
    SLICE_X44Y149        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.095     2.751 r  design_1_i/top_wrapper_0/inst/t1/e1/pc1_carry__0/CO[2]
                         net (fo=1, routed)           0.325     3.076    design_1_i/top_wrapper_0/inst/t1/f1/CO[0]
    SLICE_X46Y146        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     3.116 r  design_1_i/top_wrapper_0/inst/t1/f1/pc[9]_i_2/O
                         net (fo=32, routed)          0.520     3.636    design_1_i/top_wrapper_0/inst/t1/f1/pc[9]_i_2_n_0
    SLICE_X48Y151        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     3.827 r  design_1_i/top_wrapper_0/inst/t1/f1/pc[17]_i_1/O
                         net (fo=1, routed)           0.027     3.854    design_1_i/top_wrapper_0/inst/t1/e1/op_reg[27][17]
    SLICE_X48Y151        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/e1/pc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.611     6.535 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.880    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.955 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1137, routed)        1.854     8.809    design_1_i/top_wrapper_0/inst/t1/e1/clk
    SLICE_X48Y151        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/e1/pc_reg[17]/C
                         clock pessimism              0.139     8.948    
                         clock uncertainty           -0.074     8.875    
    SLICE_X48Y151        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     8.935    design_1_i/top_wrapper_0/inst/t1/e1/pc_reg[17]
  -------------------------------------------------------------------
                         required time                          8.935    
                         arrival time                          -3.854    
  -------------------------------------------------------------------
                         slack                                  5.081    

Slack (MET) :             5.092ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/f1/op_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/e1/pc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.764ns  (logic 1.223ns (25.672%)  route 3.541ns (74.328%))
  Logic Levels:           8  (CARRY8=2 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.189ns = ( 8.810 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.091ns (routing 0.794ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.733ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.969    -3.498 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.095    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.012 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1137, routed)        2.091    -0.921    design_1_i/top_wrapper_0/inst/t1/f1/clk
    SLICE_X48Y146        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/f1/op_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y146        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118    -0.803 r  design_1_i/top_wrapper_0/inst/t1/f1/op_reg[21]/Q
                         net (fo=129, routed)         1.231     0.428    design_1_i/top_wrapper_0/inst/t1/w1/Q[21]
    SLICE_X42Y138        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.191     0.619 r  design_1_i/top_wrapper_0/inst/t1/w1/i__carry_i_97/O
                         net (fo=1, routed)           0.000     0.619    design_1_i/top_wrapper_0/inst/t1/w1/i__carry_i_97_n_0
    SLICE_X42Y138        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.067     0.686 r  design_1_i/top_wrapper_0/inst/t1/w1/i__carry_i_41/O
                         net (fo=1, routed)           0.521     1.207    design_1_i/top_wrapper_0/inst/t1/w1/i__carry_i_41_n_0
    SLICE_X41Y140        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     1.277 r  design_1_i/top_wrapper_0/inst/t1/w1/i__carry_i_7__0/O
                         net (fo=7, routed)           0.887     2.164    design_1_i/top_wrapper_0/inst/t1/w1/d_addr_reg[7]_0
    SLICE_X44Y148        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     2.279 r  design_1_i/top_wrapper_0/inst/t1/w1/pc1_carry_i_8/O
                         net (fo=1, routed)           0.000     2.279    design_1_i/top_wrapper_0/inst/t1/e1/S[0]
    SLICE_X44Y148        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     2.629 r  design_1_i/top_wrapper_0/inst/t1/e1/pc1_carry/CO[7]
                         net (fo=1, routed)           0.027     2.656    design_1_i/top_wrapper_0/inst/t1/e1/pc1_carry_n_0
    SLICE_X44Y149        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.095     2.751 r  design_1_i/top_wrapper_0/inst/t1/e1/pc1_carry__0/CO[2]
                         net (fo=1, routed)           0.325     3.076    design_1_i/top_wrapper_0/inst/t1/f1/CO[0]
    SLICE_X46Y146        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     3.116 r  design_1_i/top_wrapper_0/inst/t1/f1/pc[9]_i_2/O
                         net (fo=32, routed)          0.523     3.639    design_1_i/top_wrapper_0/inst/t1/f1/pc[9]_i_2_n_0
    SLICE_X48Y151        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.177     3.816 r  design_1_i/top_wrapper_0/inst/t1/f1/pc[21]_i_1/O
                         net (fo=1, routed)           0.027     3.843    design_1_i/top_wrapper_0/inst/t1/e1/op_reg[27][21]
    SLICE_X48Y151        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/e1/pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.611     6.535 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.880    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.955 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1137, routed)        1.855     8.810    design_1_i/top_wrapper_0/inst/t1/e1/clk
    SLICE_X48Y151        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/e1/pc_reg[21]/C
                         clock pessimism              0.139     8.949    
                         clock uncertainty           -0.074     8.876    
    SLICE_X48Y151        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     8.935    design_1_i/top_wrapper_0/inst/t1/e1/pc_reg[21]
  -------------------------------------------------------------------
                         required time                          8.935    
                         arrival time                          -3.843    
  -------------------------------------------------------------------
                         slack                                  5.092    

Slack (MET) :             5.095ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/f1/op_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/e1/pc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.761ns  (logic 1.222ns (25.667%)  route 3.539ns (74.333%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.189ns = ( 8.810 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.091ns (routing 0.794ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.733ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.969    -3.498 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.095    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.012 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1137, routed)        2.091    -0.921    design_1_i/top_wrapper_0/inst/t1/f1/clk
    SLICE_X48Y146        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/f1/op_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y146        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118    -0.803 r  design_1_i/top_wrapper_0/inst/t1/f1/op_reg[21]/Q
                         net (fo=129, routed)         1.231     0.428    design_1_i/top_wrapper_0/inst/t1/w1/Q[21]
    SLICE_X42Y138        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.191     0.619 r  design_1_i/top_wrapper_0/inst/t1/w1/i__carry_i_97/O
                         net (fo=1, routed)           0.000     0.619    design_1_i/top_wrapper_0/inst/t1/w1/i__carry_i_97_n_0
    SLICE_X42Y138        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.067     0.686 r  design_1_i/top_wrapper_0/inst/t1/w1/i__carry_i_41/O
                         net (fo=1, routed)           0.521     1.207    design_1_i/top_wrapper_0/inst/t1/w1/i__carry_i_41_n_0
    SLICE_X41Y140        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     1.277 r  design_1_i/top_wrapper_0/inst/t1/w1/i__carry_i_7__0/O
                         net (fo=7, routed)           0.887     2.164    design_1_i/top_wrapper_0/inst/t1/w1/d_addr_reg[7]_0
    SLICE_X44Y148        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     2.279 r  design_1_i/top_wrapper_0/inst/t1/w1/pc1_carry_i_8/O
                         net (fo=1, routed)           0.000     2.279    design_1_i/top_wrapper_0/inst/t1/e1/S[0]
    SLICE_X44Y148        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     2.629 r  design_1_i/top_wrapper_0/inst/t1/e1/pc1_carry/CO[7]
                         net (fo=1, routed)           0.027     2.656    design_1_i/top_wrapper_0/inst/t1/e1/pc1_carry_n_0
    SLICE_X44Y149        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.095     2.751 r  design_1_i/top_wrapper_0/inst/t1/e1/pc1_carry__0/CO[2]
                         net (fo=1, routed)           0.325     3.076    design_1_i/top_wrapper_0/inst/t1/f1/CO[0]
    SLICE_X46Y146        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     3.116 r  design_1_i/top_wrapper_0/inst/t1/f1/pc[9]_i_2/O
                         net (fo=32, routed)          0.518     3.634    design_1_i/top_wrapper_0/inst/t1/f1/pc[9]_i_2_n_0
    SLICE_X48Y151        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.176     3.810 r  design_1_i/top_wrapper_0/inst/t1/f1/pc[28]_i_1/O
                         net (fo=1, routed)           0.030     3.840    design_1_i/top_wrapper_0/inst/t1/e1/op_reg[27][28]
    SLICE_X48Y151        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/e1/pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.611     6.535 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.880    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.955 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1137, routed)        1.855     8.810    design_1_i/top_wrapper_0/inst/t1/e1/clk
    SLICE_X48Y151        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/e1/pc_reg[28]/C
                         clock pessimism              0.139     8.949    
                         clock uncertainty           -0.074     8.876    
    SLICE_X48Y151        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     8.935    design_1_i/top_wrapper_0/inst/t1/e1/pc_reg[28]
  -------------------------------------------------------------------
                         required time                          8.935    
                         arrival time                          -3.840    
  -------------------------------------------------------------------
                         slack                                  5.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/e1/wdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[3][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.049ns (32.450%)  route 0.102ns (67.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Net Delay (Source):      0.919ns (routing 0.376ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.416ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.425    -1.796 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.630    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.603 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1137, routed)        0.919    -0.684    design_1_i/top_wrapper_0/inst/t1/e1/clk
    SLICE_X45Y151        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/e1/wdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y151        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.635 r  design_1_i/top_wrapper_0/inst/t1/e1/wdata_reg[17]/Q
                         net (fo=32, routed)          0.102    -0.533    design_1_i/top_wrapper_0/inst/t1/w1/D[17]
    SLICE_X44Y151        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[3][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.081    -2.124 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.916    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.885 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1137, routed)        1.079    -0.806    design_1_i/top_wrapper_0/inst/t1/w1/clk
    SLICE_X44Y151        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[3][17]/C
                         clock pessimism              0.196    -0.610    
    SLICE_X44Y151        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056    -0.554    design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[3][17]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/e1/wdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[1][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.048ns (32.215%)  route 0.101ns (67.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Clock Net Delay (Source):      0.920ns (routing 0.376ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.416ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.425    -1.796 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.630    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.603 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1137, routed)        0.920    -0.683    design_1_i/top_wrapper_0/inst/t1/e1/clk
    SLICE_X46Y152        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/e1/wdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y152        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048    -0.635 r  design_1_i/top_wrapper_0/inst/t1/e1/wdata_reg[19]/Q
                         net (fo=32, routed)          0.101    -0.534    design_1_i/top_wrapper_0/inst/t1/w1/D[19]
    SLICE_X46Y153        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[1][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.081    -2.124 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.916    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.885 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1137, routed)        1.083    -0.802    design_1_i/top_wrapper_0/inst/t1/w1/clk
    SLICE_X46Y153        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[1][19]/C
                         clock pessimism              0.167    -0.635    
    SLICE_X46Y153        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056    -0.579    design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[1][19]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/e1/wdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[11][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.049ns (27.841%)  route 0.127ns (72.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Net Delay (Source):      0.915ns (routing 0.376ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.072ns (routing 0.416ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.425    -1.796 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.630    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.603 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1137, routed)        0.915    -0.688    design_1_i/top_wrapper_0/inst/t1/e1/clk
    SLICE_X43Y144        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/e1/wdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y144        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.639 r  design_1_i/top_wrapper_0/inst/t1/e1/wdata_reg[13]/Q
                         net (fo=32, routed)          0.127    -0.512    design_1_i/top_wrapper_0/inst/t1/w1/D[13]
    SLICE_X42Y144        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[11][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.081    -2.124 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.916    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.885 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1137, routed)        1.072    -0.813    design_1_i/top_wrapper_0/inst/t1/w1/clk
    SLICE_X42Y144        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[11][13]/C
                         clock pessimism              0.196    -0.617    
    SLICE_X42Y144        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.056    -0.561    design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[11][13]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/e1/wdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[6][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.049ns (24.623%)  route 0.150ns (75.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.689ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Net Delay (Source):      0.914ns (routing 0.376ns, distribution 0.538ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.416ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.425    -1.796 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.630    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.603 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1137, routed)        0.914    -0.689    design_1_i/top_wrapper_0/inst/t1/e1/clk
    SLICE_X44Y144        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/e1/wdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y144        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.640 r  design_1_i/top_wrapper_0/inst/t1/e1/wdata_reg[10]/Q
                         net (fo=32, routed)          0.150    -0.490    design_1_i/top_wrapper_0/inst/t1/w1/D[10]
    SLICE_X45Y142        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[6][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.081    -2.124 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.916    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.885 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1137, routed)        1.092    -0.793    design_1_i/top_wrapper_0/inst/t1/w1/clk
    SLICE_X45Y142        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[6][10]/C
                         clock pessimism              0.196    -0.597    
    SLICE_X45Y142        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.056    -0.541    design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[6][10]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/e1/wdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[7][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.049ns (26.486%)  route 0.136ns (73.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Net Delay (Source):      0.920ns (routing 0.376ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.416ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.425    -1.796 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.630    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.603 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1137, routed)        0.920    -0.683    design_1_i/top_wrapper_0/inst/t1/e1/clk
    SLICE_X46Y152        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/e1/wdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y152        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049    -0.634 r  design_1_i/top_wrapper_0/inst/t1/e1/wdata_reg[25]/Q
                         net (fo=32, routed)          0.136    -0.498    design_1_i/top_wrapper_0/inst/t1/w1/D[25]
    SLICE_X44Y154        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[7][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.081    -2.124 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.916    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.885 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1137, routed)        1.084    -0.801    design_1_i/top_wrapper_0/inst/t1/w1/clk
    SLICE_X44Y154        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[7][25]/C
                         clock pessimism              0.196    -0.605    
    SLICE_X44Y154        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056    -0.549    design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[7][25]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/e1/l_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/e1/l_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.689ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Net Delay (Source):      0.914ns (routing 0.376ns, distribution 0.538ns)
  Clock Net Delay (Destination): 1.072ns (routing 0.416ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.425    -1.796 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.630    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.603 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1137, routed)        0.914    -0.689    design_1_i/top_wrapper_0/inst/t1/e1/clk
    SLICE_X47Y152        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/e1/l_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y152        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.640 r  design_1_i/top_wrapper_0/inst/t1/e1/l_valid_reg/Q
                         net (fo=5, routed)           0.035    -0.605    design_1_i/top_wrapper_0/inst/t1/f1/SR[0]
    SLICE_X47Y152        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.015    -0.590 r  design_1_i/top_wrapper_0/inst/t1/f1/l_valid_i_1/O
                         net (fo=1, routed)           0.016    -0.574    design_1_i/top_wrapper_0/inst/t1/e1/l_valid_reg_0
    SLICE_X47Y152        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/e1/l_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.081    -2.124 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.916    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.885 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1137, routed)        1.072    -0.813    design_1_i/top_wrapper_0/inst/t1/e1/clk
    SLICE_X47Y152        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/e1/l_valid_reg/C
                         clock pessimism              0.130    -0.684    
    SLICE_X47Y152        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.628    design_1_i/top_wrapper_0/inst/t1/e1/l_valid_reg
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                          -0.574    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/e1/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/e1/pc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Net Delay (Source):      0.916ns (routing 0.376ns, distribution 0.540ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.416ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.425    -1.796 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.630    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.603 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1137, routed)        0.916    -0.687    design_1_i/top_wrapper_0/inst/t1/e1/clk
    SLICE_X47Y145        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/e1/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y145        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.638 r  design_1_i/top_wrapper_0/inst/t1/e1/pc_reg[0]/Q
                         net (fo=4, routed)           0.035    -0.603    design_1_i/top_wrapper_0/inst/t1/f1/o_addr[0]
    SLICE_X47Y145        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.015    -0.588 r  design_1_i/top_wrapper_0/inst/t1/f1/pc[0]_i_1/O
                         net (fo=1, routed)           0.016    -0.572    design_1_i/top_wrapper_0/inst/t1/e1/op_reg[27][0]
    SLICE_X47Y145        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/e1/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.081    -2.124 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.916    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.885 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1137, routed)        1.074    -0.811    design_1_i/top_wrapper_0/inst/t1/e1/clk
    SLICE_X47Y145        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/e1/pc_reg[0]/C
                         clock pessimism              0.130    -0.682    
    SLICE_X47Y145        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.626    design_1_i/top_wrapper_0/inst/t1/e1/pc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.572    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/e1/wr_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/e1/wr_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    -0.126ns
  Clock Net Delay (Source):      0.919ns (routing 0.376ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.416ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.425    -1.796 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.630    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.603 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1137, routed)        0.919    -0.684    design_1_i/top_wrapper_0/inst/t1/e1/clk
    SLICE_X46Y144        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/e1/wr_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y144        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.635 r  design_1_i/top_wrapper_0/inst/t1/e1/wr_valid_reg/Q
                         net (fo=33, routed)          0.035    -0.600    design_1_i/top_wrapper_0/inst/t1/f1/wr_valid
    SLICE_X46Y144        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.015    -0.585 r  design_1_i/top_wrapper_0/inst/t1/f1/wr_valid_i_1/O
                         net (fo=1, routed)           0.016    -0.569    design_1_i/top_wrapper_0/inst/t1/e1/wr_valid_reg_0
    SLICE_X46Y144        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/e1/wr_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.081    -2.124 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.916    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.885 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1137, routed)        1.081    -0.804    design_1_i/top_wrapper_0/inst/t1/e1/clk
    SLICE_X46Y144        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/e1/wr_valid_reg/C
                         clock pessimism              0.126    -0.679    
    SLICE_X46Y144        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.623    design_1_i/top_wrapper_0/inst/t1/e1/wr_valid_reg
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/e1/wdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.048ns (29.814%)  route 0.113ns (70.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Clock Net Delay (Source):      0.919ns (routing 0.376ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.085ns (routing 0.416ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.425    -1.796 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.630    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.603 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1137, routed)        0.919    -0.684    design_1_i/top_wrapper_0/inst/t1/e1/clk
    SLICE_X44Y152        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/e1/wdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y152        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048    -0.636 r  design_1_i/top_wrapper_0/inst/t1/e1/wdata_reg[28]/Q
                         net (fo=32, routed)          0.113    -0.523    design_1_i/top_wrapper_0/inst/t1/w1/D[28]
    SLICE_X44Y153        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.081    -2.124 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.916    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.885 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1137, routed)        1.085    -0.800    design_1_i/top_wrapper_0/inst/t1/w1/clk
    SLICE_X44Y153        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[0][28]/C
                         clock pessimism              0.167    -0.633    
    SLICE_X44Y153        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056    -0.577    design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[0][28]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/l1/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/l1/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.065ns (54.622%)  route 0.054ns (45.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.122ns
  Clock Net Delay (Source):      0.926ns (routing 0.376ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.416ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.425    -1.796 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.630    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.603 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1137, routed)        0.926    -0.677    design_1_i/top_wrapper_0/inst/t1/l1/clk
    SLICE_X45Y142        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/l1/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y142        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.628 f  design_1_i/top_wrapper_0/inst/t1/l1/state_reg/Q
                         net (fo=2, routed)           0.038    -0.590    design_1_i/top_wrapper_0/inst/t1/l1/state
    SLICE_X45Y142        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.016    -0.574 r  design_1_i/top_wrapper_0/inst/t1/l1/state_i_1/O
                         net (fo=1, routed)           0.016    -0.558    design_1_i/top_wrapper_0/inst/t1/l1/state_i_1_n_0
    SLICE_X45Y142        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/l1/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.081    -2.124 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.916    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.885 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1137, routed)        1.092    -0.793    design_1_i/top_wrapper_0/inst/t1/l1/clk
    SLICE_X45Y142        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/l1/state_reg/C
                         clock pessimism              0.122    -0.672    
    SLICE_X45Y142        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056    -0.616    design_1_i/top_wrapper_0/inst/t1/l1/state_reg
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.558    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         9.999
Sources:            { design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         9.999       8.038      RAMB36_X5Y29     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         9.999       8.038      RAMB36_X5Y29     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.379         9.999       8.620      BUFGCE_X0Y38     design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME3_ADV/CLKOUT0  n/a            1.071         9.999       8.928      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         9.999       9.449      SLICE_X47Y145    design_1_i/top_wrapper_0/inst/t1/e1/pc_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         9.999       9.449      SLICE_X47Y146    design_1_i/top_wrapper_0/inst/t1/e1/pc_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         9.999       9.449      SLICE_X48Y146    design_1_i/top_wrapper_0/inst/t1/e1/pc_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.550         9.999       9.449      SLICE_X46Y146    design_1_i/top_wrapper_0/inst/t1/e1/pc_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.550         9.999       9.449      SLICE_X48Y146    design_1_i/top_wrapper_0/inst/t1/e1/pc_reg[13]/C
Min Period        n/a     FDRE/C              n/a            0.550         9.999       9.449      SLICE_X47Y146    design_1_i/top_wrapper_0/inst/t1/e1/pc_reg[14]/C
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         4.999       4.019      RAMB36_X5Y29     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.019      RAMB36_X5Y29     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.019      RAMB36_X5Y29     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         5.000       4.020      RAMB36_X5Y29     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.999       4.724      SLICE_X47Y145    design_1_i/top_wrapper_0/inst/t1/e1/pc_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         4.999       4.724      SLICE_X46Y146    design_1_i/top_wrapper_0/inst/t1/e1/pc_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         4.999       4.724      SLICE_X48Y151    design_1_i/top_wrapper_0/inst/t1/e1/pc_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         4.999       4.724      SLICE_X48Y151    design_1_i/top_wrapper_0/inst/t1/e1/pc_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         4.999       4.724      SLICE_X39Y151    design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[11][31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         4.999       4.724      SLICE_X38Y138    design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[11][3]/C
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.980         4.999       4.019      RAMB36_X5Y29     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.019      RAMB36_X5Y29     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         5.000       4.019      RAMB36_X5Y29     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         5.000       4.019      RAMB36_X5Y29     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.999       4.724      SLICE_X39Y143    design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[11][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.999       4.724      SLICE_X38Y144    design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[11][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.999       4.724      SLICE_X42Y147    design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[11][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.999       4.724      SLICE_X45Y138    design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[12][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.999       4.724      SLICE_X39Y142    design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[12][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.999       4.724      SLICE_X43Y150    design_1_i/top_wrapper_0/inst/t1/w1/gpr_reg[12][17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.620ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         9.999
Sources:            { design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         9.999       8.620      BUFGCE_X0Y44     design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         9.999       8.928      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         9.999       8.928      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKFBIN



