
CAN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000944c  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c4  08009650  08009650  00019650  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009b14  08009b14  00020348  2**0
                  CONTENTS
  4 .ARM          00000008  08009b14  08009b14  00019b14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009b1c  08009b1c  00020348  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009b1c  08009b1c  00019b1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009b20  08009b20  00019b20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000348  20000000  08009b24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e0  20000348  08009e6c  00020348  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000628  08009e6c  00020628  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020348  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015b40  00000000  00000000  00020376  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029b1  00000000  00000000  00035eb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001038  00000000  00000000  00038868  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f08  00000000  00000000  000398a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005267  00000000  00000000  0003a7a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014bf1  00000000  00000000  0003fa0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00107a58  00000000  00000000  00054600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0015c058  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000053a8  00000000  00000000  0015c0a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         0000003c  00000000  00000000  00161450  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      00000076  00000000  00000000  0016148c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000348 	.word	0x20000348
 800021c:	00000000 	.word	0x00000000
 8000220:	08009634 	.word	0x08009634

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	2000034c 	.word	0x2000034c
 800023c:	08009634 	.word	0x08009634

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000300:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000304:	f000 b974 	b.w	80005f0 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	468e      	mov	lr, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14d      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032e:	428a      	cmp	r2, r1
 8000330:	4694      	mov	ip, r2
 8000332:	d969      	bls.n	8000408 <__udivmoddi4+0xe8>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b152      	cbz	r2, 8000350 <__udivmoddi4+0x30>
 800033a:	fa01 f302 	lsl.w	r3, r1, r2
 800033e:	f1c2 0120 	rsb	r1, r2, #32
 8000342:	fa20 f101 	lsr.w	r1, r0, r1
 8000346:	fa0c fc02 	lsl.w	ip, ip, r2
 800034a:	ea41 0e03 	orr.w	lr, r1, r3
 800034e:	4094      	lsls	r4, r2
 8000350:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000354:	0c21      	lsrs	r1, r4, #16
 8000356:	fbbe f6f8 	udiv	r6, lr, r8
 800035a:	fa1f f78c 	uxth.w	r7, ip
 800035e:	fb08 e316 	mls	r3, r8, r6, lr
 8000362:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000366:	fb06 f107 	mul.w	r1, r6, r7
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000376:	f080 811f 	bcs.w	80005b8 <__udivmoddi4+0x298>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 811c 	bls.w	80005b8 <__udivmoddi4+0x298>
 8000380:	3e02      	subs	r6, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a5b      	subs	r3, r3, r1
 8000386:	b2a4      	uxth	r4, r4
 8000388:	fbb3 f0f8 	udiv	r0, r3, r8
 800038c:	fb08 3310 	mls	r3, r8, r0, r3
 8000390:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000394:	fb00 f707 	mul.w	r7, r0, r7
 8000398:	42a7      	cmp	r7, r4
 800039a:	d90a      	bls.n	80003b2 <__udivmoddi4+0x92>
 800039c:	eb1c 0404 	adds.w	r4, ip, r4
 80003a0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003a4:	f080 810a 	bcs.w	80005bc <__udivmoddi4+0x29c>
 80003a8:	42a7      	cmp	r7, r4
 80003aa:	f240 8107 	bls.w	80005bc <__udivmoddi4+0x29c>
 80003ae:	4464      	add	r4, ip
 80003b0:	3802      	subs	r0, #2
 80003b2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b6:	1be4      	subs	r4, r4, r7
 80003b8:	2600      	movs	r6, #0
 80003ba:	b11d      	cbz	r5, 80003c4 <__udivmoddi4+0xa4>
 80003bc:	40d4      	lsrs	r4, r2
 80003be:	2300      	movs	r3, #0
 80003c0:	e9c5 4300 	strd	r4, r3, [r5]
 80003c4:	4631      	mov	r1, r6
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d909      	bls.n	80003e2 <__udivmoddi4+0xc2>
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	f000 80ef 	beq.w	80005b2 <__udivmoddi4+0x292>
 80003d4:	2600      	movs	r6, #0
 80003d6:	e9c5 0100 	strd	r0, r1, [r5]
 80003da:	4630      	mov	r0, r6
 80003dc:	4631      	mov	r1, r6
 80003de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e2:	fab3 f683 	clz	r6, r3
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	d14a      	bne.n	8000480 <__udivmoddi4+0x160>
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d302      	bcc.n	80003f4 <__udivmoddi4+0xd4>
 80003ee:	4282      	cmp	r2, r0
 80003f0:	f200 80f9 	bhi.w	80005e6 <__udivmoddi4+0x2c6>
 80003f4:	1a84      	subs	r4, r0, r2
 80003f6:	eb61 0303 	sbc.w	r3, r1, r3
 80003fa:	2001      	movs	r0, #1
 80003fc:	469e      	mov	lr, r3
 80003fe:	2d00      	cmp	r5, #0
 8000400:	d0e0      	beq.n	80003c4 <__udivmoddi4+0xa4>
 8000402:	e9c5 4e00 	strd	r4, lr, [r5]
 8000406:	e7dd      	b.n	80003c4 <__udivmoddi4+0xa4>
 8000408:	b902      	cbnz	r2, 800040c <__udivmoddi4+0xec>
 800040a:	deff      	udf	#255	; 0xff
 800040c:	fab2 f282 	clz	r2, r2
 8000410:	2a00      	cmp	r2, #0
 8000412:	f040 8092 	bne.w	800053a <__udivmoddi4+0x21a>
 8000416:	eba1 010c 	sub.w	r1, r1, ip
 800041a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800041e:	fa1f fe8c 	uxth.w	lr, ip
 8000422:	2601      	movs	r6, #1
 8000424:	0c20      	lsrs	r0, r4, #16
 8000426:	fbb1 f3f7 	udiv	r3, r1, r7
 800042a:	fb07 1113 	mls	r1, r7, r3, r1
 800042e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000432:	fb0e f003 	mul.w	r0, lr, r3
 8000436:	4288      	cmp	r0, r1
 8000438:	d908      	bls.n	800044c <__udivmoddi4+0x12c>
 800043a:	eb1c 0101 	adds.w	r1, ip, r1
 800043e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x12a>
 8000444:	4288      	cmp	r0, r1
 8000446:	f200 80cb 	bhi.w	80005e0 <__udivmoddi4+0x2c0>
 800044a:	4643      	mov	r3, r8
 800044c:	1a09      	subs	r1, r1, r0
 800044e:	b2a4      	uxth	r4, r4
 8000450:	fbb1 f0f7 	udiv	r0, r1, r7
 8000454:	fb07 1110 	mls	r1, r7, r0, r1
 8000458:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800045c:	fb0e fe00 	mul.w	lr, lr, r0
 8000460:	45a6      	cmp	lr, r4
 8000462:	d908      	bls.n	8000476 <__udivmoddi4+0x156>
 8000464:	eb1c 0404 	adds.w	r4, ip, r4
 8000468:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800046c:	d202      	bcs.n	8000474 <__udivmoddi4+0x154>
 800046e:	45a6      	cmp	lr, r4
 8000470:	f200 80bb 	bhi.w	80005ea <__udivmoddi4+0x2ca>
 8000474:	4608      	mov	r0, r1
 8000476:	eba4 040e 	sub.w	r4, r4, lr
 800047a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800047e:	e79c      	b.n	80003ba <__udivmoddi4+0x9a>
 8000480:	f1c6 0720 	rsb	r7, r6, #32
 8000484:	40b3      	lsls	r3, r6
 8000486:	fa22 fc07 	lsr.w	ip, r2, r7
 800048a:	ea4c 0c03 	orr.w	ip, ip, r3
 800048e:	fa20 f407 	lsr.w	r4, r0, r7
 8000492:	fa01 f306 	lsl.w	r3, r1, r6
 8000496:	431c      	orrs	r4, r3
 8000498:	40f9      	lsrs	r1, r7
 800049a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800049e:	fa00 f306 	lsl.w	r3, r0, r6
 80004a2:	fbb1 f8f9 	udiv	r8, r1, r9
 80004a6:	0c20      	lsrs	r0, r4, #16
 80004a8:	fa1f fe8c 	uxth.w	lr, ip
 80004ac:	fb09 1118 	mls	r1, r9, r8, r1
 80004b0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004b4:	fb08 f00e 	mul.w	r0, r8, lr
 80004b8:	4288      	cmp	r0, r1
 80004ba:	fa02 f206 	lsl.w	r2, r2, r6
 80004be:	d90b      	bls.n	80004d8 <__udivmoddi4+0x1b8>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80004c8:	f080 8088 	bcs.w	80005dc <__udivmoddi4+0x2bc>
 80004cc:	4288      	cmp	r0, r1
 80004ce:	f240 8085 	bls.w	80005dc <__udivmoddi4+0x2bc>
 80004d2:	f1a8 0802 	sub.w	r8, r8, #2
 80004d6:	4461      	add	r1, ip
 80004d8:	1a09      	subs	r1, r1, r0
 80004da:	b2a4      	uxth	r4, r4
 80004dc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004e0:	fb09 1110 	mls	r1, r9, r0, r1
 80004e4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004e8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ec:	458e      	cmp	lr, r1
 80004ee:	d908      	bls.n	8000502 <__udivmoddi4+0x1e2>
 80004f0:	eb1c 0101 	adds.w	r1, ip, r1
 80004f4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004f8:	d26c      	bcs.n	80005d4 <__udivmoddi4+0x2b4>
 80004fa:	458e      	cmp	lr, r1
 80004fc:	d96a      	bls.n	80005d4 <__udivmoddi4+0x2b4>
 80004fe:	3802      	subs	r0, #2
 8000500:	4461      	add	r1, ip
 8000502:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000506:	fba0 9402 	umull	r9, r4, r0, r2
 800050a:	eba1 010e 	sub.w	r1, r1, lr
 800050e:	42a1      	cmp	r1, r4
 8000510:	46c8      	mov	r8, r9
 8000512:	46a6      	mov	lr, r4
 8000514:	d356      	bcc.n	80005c4 <__udivmoddi4+0x2a4>
 8000516:	d053      	beq.n	80005c0 <__udivmoddi4+0x2a0>
 8000518:	b15d      	cbz	r5, 8000532 <__udivmoddi4+0x212>
 800051a:	ebb3 0208 	subs.w	r2, r3, r8
 800051e:	eb61 010e 	sbc.w	r1, r1, lr
 8000522:	fa01 f707 	lsl.w	r7, r1, r7
 8000526:	fa22 f306 	lsr.w	r3, r2, r6
 800052a:	40f1      	lsrs	r1, r6
 800052c:	431f      	orrs	r7, r3
 800052e:	e9c5 7100 	strd	r7, r1, [r5]
 8000532:	2600      	movs	r6, #0
 8000534:	4631      	mov	r1, r6
 8000536:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800053a:	f1c2 0320 	rsb	r3, r2, #32
 800053e:	40d8      	lsrs	r0, r3
 8000540:	fa0c fc02 	lsl.w	ip, ip, r2
 8000544:	fa21 f303 	lsr.w	r3, r1, r3
 8000548:	4091      	lsls	r1, r2
 800054a:	4301      	orrs	r1, r0
 800054c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000550:	fa1f fe8c 	uxth.w	lr, ip
 8000554:	fbb3 f0f7 	udiv	r0, r3, r7
 8000558:	fb07 3610 	mls	r6, r7, r0, r3
 800055c:	0c0b      	lsrs	r3, r1, #16
 800055e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000562:	fb00 f60e 	mul.w	r6, r0, lr
 8000566:	429e      	cmp	r6, r3
 8000568:	fa04 f402 	lsl.w	r4, r4, r2
 800056c:	d908      	bls.n	8000580 <__udivmoddi4+0x260>
 800056e:	eb1c 0303 	adds.w	r3, ip, r3
 8000572:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000576:	d22f      	bcs.n	80005d8 <__udivmoddi4+0x2b8>
 8000578:	429e      	cmp	r6, r3
 800057a:	d92d      	bls.n	80005d8 <__udivmoddi4+0x2b8>
 800057c:	3802      	subs	r0, #2
 800057e:	4463      	add	r3, ip
 8000580:	1b9b      	subs	r3, r3, r6
 8000582:	b289      	uxth	r1, r1
 8000584:	fbb3 f6f7 	udiv	r6, r3, r7
 8000588:	fb07 3316 	mls	r3, r7, r6, r3
 800058c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000590:	fb06 f30e 	mul.w	r3, r6, lr
 8000594:	428b      	cmp	r3, r1
 8000596:	d908      	bls.n	80005aa <__udivmoddi4+0x28a>
 8000598:	eb1c 0101 	adds.w	r1, ip, r1
 800059c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 80005a0:	d216      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 80005a2:	428b      	cmp	r3, r1
 80005a4:	d914      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 80005a6:	3e02      	subs	r6, #2
 80005a8:	4461      	add	r1, ip
 80005aa:	1ac9      	subs	r1, r1, r3
 80005ac:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005b0:	e738      	b.n	8000424 <__udivmoddi4+0x104>
 80005b2:	462e      	mov	r6, r5
 80005b4:	4628      	mov	r0, r5
 80005b6:	e705      	b.n	80003c4 <__udivmoddi4+0xa4>
 80005b8:	4606      	mov	r6, r0
 80005ba:	e6e3      	b.n	8000384 <__udivmoddi4+0x64>
 80005bc:	4618      	mov	r0, r3
 80005be:	e6f8      	b.n	80003b2 <__udivmoddi4+0x92>
 80005c0:	454b      	cmp	r3, r9
 80005c2:	d2a9      	bcs.n	8000518 <__udivmoddi4+0x1f8>
 80005c4:	ebb9 0802 	subs.w	r8, r9, r2
 80005c8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005cc:	3801      	subs	r0, #1
 80005ce:	e7a3      	b.n	8000518 <__udivmoddi4+0x1f8>
 80005d0:	4646      	mov	r6, r8
 80005d2:	e7ea      	b.n	80005aa <__udivmoddi4+0x28a>
 80005d4:	4620      	mov	r0, r4
 80005d6:	e794      	b.n	8000502 <__udivmoddi4+0x1e2>
 80005d8:	4640      	mov	r0, r8
 80005da:	e7d1      	b.n	8000580 <__udivmoddi4+0x260>
 80005dc:	46d0      	mov	r8, sl
 80005de:	e77b      	b.n	80004d8 <__udivmoddi4+0x1b8>
 80005e0:	3b02      	subs	r3, #2
 80005e2:	4461      	add	r1, ip
 80005e4:	e732      	b.n	800044c <__udivmoddi4+0x12c>
 80005e6:	4630      	mov	r0, r6
 80005e8:	e709      	b.n	80003fe <__udivmoddi4+0xde>
 80005ea:	4464      	add	r4, ip
 80005ec:	3802      	subs	r0, #2
 80005ee:	e742      	b.n	8000476 <__udivmoddi4+0x156>

080005f0 <__aeabi_idiv0>:
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop

080005f4 <look1_iflf_binlcpw>:
/* Real-time model */
static RT_MODEL_controller_T controller_M_;
RT_MODEL_controller_T *const controller_M = &controller_M_;
real32_T look1_iflf_binlcpw(real32_T u0, const real32_T bp0[], const real32_T
  table[], uint32_T maxIndex)
{
 80005f4:	b480      	push	{r7}
 80005f6:	b08b      	sub	sp, #44	; 0x2c
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	ed87 0a03 	vstr	s0, [r7, #12]
 80005fe:	60b8      	str	r0, [r7, #8]
 8000600:	6079      	str	r1, [r7, #4]
 8000602:	603a      	str	r2, [r7, #0]
     Extrapolation method: 'Clip'
     Use previous index: 'off'
     Use last breakpoint for index at or above upper limit: 'off'
     Remove protection against out-of-range input in generated code: 'off'
   */
  if (u0 <= bp0[0U]) {
 8000604:	68bb      	ldr	r3, [r7, #8]
 8000606:	edd3 7a00 	vldr	s15, [r3]
 800060a:	ed97 7a03 	vldr	s14, [r7, #12]
 800060e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000612:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000616:	d805      	bhi.n	8000624 <look1_iflf_binlcpw+0x30>
    iLeft = 0U;
 8000618:	2300      	movs	r3, #0
 800061a:	623b      	str	r3, [r7, #32]
    frac = 0.0F;
 800061c:	f04f 0300 	mov.w	r3, #0
 8000620:	627b      	str	r3, [r7, #36]	; 0x24
 8000622:	e054      	b.n	80006ce <look1_iflf_binlcpw+0xda>
  } else if (u0 < bp0[maxIndex]) {
 8000624:	683b      	ldr	r3, [r7, #0]
 8000626:	009b      	lsls	r3, r3, #2
 8000628:	68ba      	ldr	r2, [r7, #8]
 800062a:	4413      	add	r3, r2
 800062c:	edd3 7a00 	vldr	s15, [r3]
 8000630:	ed97 7a03 	vldr	s14, [r7, #12]
 8000634:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000638:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800063c:	d541      	bpl.n	80006c2 <look1_iflf_binlcpw+0xce>
    uint32_T bpIdx;
    uint32_T iRght;

    /* Binary Search */
    bpIdx = maxIndex >> 1U;
 800063e:	683b      	ldr	r3, [r7, #0]
 8000640:	085b      	lsrs	r3, r3, #1
 8000642:	61fb      	str	r3, [r7, #28]
    iLeft = 0U;
 8000644:	2300      	movs	r3, #0
 8000646:	623b      	str	r3, [r7, #32]
    iRght = maxIndex;
 8000648:	683b      	ldr	r3, [r7, #0]
 800064a:	61bb      	str	r3, [r7, #24]
    while (iRght - iLeft > 1U) {
 800064c:	e016      	b.n	800067c <look1_iflf_binlcpw+0x88>
      if (u0 < bp0[bpIdx]) {
 800064e:	69fb      	ldr	r3, [r7, #28]
 8000650:	009b      	lsls	r3, r3, #2
 8000652:	68ba      	ldr	r2, [r7, #8]
 8000654:	4413      	add	r3, r2
 8000656:	edd3 7a00 	vldr	s15, [r3]
 800065a:	ed97 7a03 	vldr	s14, [r7, #12]
 800065e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000662:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000666:	d502      	bpl.n	800066e <look1_iflf_binlcpw+0x7a>
        iRght = bpIdx;
 8000668:	69fb      	ldr	r3, [r7, #28]
 800066a:	61bb      	str	r3, [r7, #24]
 800066c:	e001      	b.n	8000672 <look1_iflf_binlcpw+0x7e>
      } else {
        iLeft = bpIdx;
 800066e:	69fb      	ldr	r3, [r7, #28]
 8000670:	623b      	str	r3, [r7, #32]
      }

      bpIdx = (iRght + iLeft) >> 1U;
 8000672:	69ba      	ldr	r2, [r7, #24]
 8000674:	6a3b      	ldr	r3, [r7, #32]
 8000676:	4413      	add	r3, r2
 8000678:	085b      	lsrs	r3, r3, #1
 800067a:	61fb      	str	r3, [r7, #28]
    while (iRght - iLeft > 1U) {
 800067c:	69ba      	ldr	r2, [r7, #24]
 800067e:	6a3b      	ldr	r3, [r7, #32]
 8000680:	1ad3      	subs	r3, r2, r3
 8000682:	2b01      	cmp	r3, #1
 8000684:	d8e3      	bhi.n	800064e <look1_iflf_binlcpw+0x5a>
    }

    frac = (u0 - bp0[iLeft]) / (bp0[iLeft + 1U] - bp0[iLeft]);
 8000686:	6a3b      	ldr	r3, [r7, #32]
 8000688:	009b      	lsls	r3, r3, #2
 800068a:	68ba      	ldr	r2, [r7, #8]
 800068c:	4413      	add	r3, r2
 800068e:	edd3 7a00 	vldr	s15, [r3]
 8000692:	ed97 7a03 	vldr	s14, [r7, #12]
 8000696:	ee77 6a67 	vsub.f32	s13, s14, s15
 800069a:	6a3b      	ldr	r3, [r7, #32]
 800069c:	3301      	adds	r3, #1
 800069e:	009b      	lsls	r3, r3, #2
 80006a0:	68ba      	ldr	r2, [r7, #8]
 80006a2:	4413      	add	r3, r2
 80006a4:	ed93 7a00 	vldr	s14, [r3]
 80006a8:	6a3b      	ldr	r3, [r7, #32]
 80006aa:	009b      	lsls	r3, r3, #2
 80006ac:	68ba      	ldr	r2, [r7, #8]
 80006ae:	4413      	add	r3, r2
 80006b0:	edd3 7a00 	vldr	s15, [r3]
 80006b4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80006b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80006bc:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
 80006c0:	e005      	b.n	80006ce <look1_iflf_binlcpw+0xda>
  } else {
    iLeft = maxIndex - 1U;
 80006c2:	683b      	ldr	r3, [r7, #0]
 80006c4:	3b01      	subs	r3, #1
 80006c6:	623b      	str	r3, [r7, #32]
    frac = 1.0F;
 80006c8:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80006cc:	627b      	str	r3, [r7, #36]	; 0x24
  /* Column-major Interpolation 1-D
     Interpolation method: 'Linear point-slope'
     Use last breakpoint for index at or above upper limit: 'off'
     Overflow mode: 'portable wrapping'
   */
  yL_0d0 = table[iLeft];
 80006ce:	6a3b      	ldr	r3, [r7, #32]
 80006d0:	009b      	lsls	r3, r3, #2
 80006d2:	687a      	ldr	r2, [r7, #4]
 80006d4:	4413      	add	r3, r2
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	617b      	str	r3, [r7, #20]
  return (table[iLeft + 1U] - yL_0d0) * frac + yL_0d0;
 80006da:	6a3b      	ldr	r3, [r7, #32]
 80006dc:	3301      	adds	r3, #1
 80006de:	009b      	lsls	r3, r3, #2
 80006e0:	687a      	ldr	r2, [r7, #4]
 80006e2:	4413      	add	r3, r2
 80006e4:	ed93 7a00 	vldr	s14, [r3]
 80006e8:	edd7 7a05 	vldr	s15, [r7, #20]
 80006ec:	ee37 7a67 	vsub.f32	s14, s14, s15
 80006f0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80006f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80006f8:	edd7 7a05 	vldr	s15, [r7, #20]
 80006fc:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8000700:	eeb0 0a67 	vmov.f32	s0, s15
 8000704:	372c      	adds	r7, #44	; 0x2c
 8000706:	46bd      	mov	sp, r7
 8000708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070c:	4770      	bx	lr
	...

08000710 <controller_step>:

/* Model step function */
void controller_step(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	ed2d 8b02 	vpush	{d8}
 8000716:	b084      	sub	sp, #16
 8000718:	af00      	add	r7, sp, #0
  /* Chart: '<S3>/Chart' incorporates:
   *  Delay: '<S3>/Delay'
   *  Delay: '<S3>/Delay1'
   *  Delay: '<S3>/Delay2'
   */
  if (controller_DW.is_active_c3_governor_lib == 0U) {
 800071a:	4b97      	ldr	r3, [pc, #604]	; (8000978 <controller_step+0x268>)
 800071c:	7c1b      	ldrb	r3, [r3, #16]
 800071e:	2b00      	cmp	r3, #0
 8000720:	d10f      	bne.n	8000742 <controller_step+0x32>
    controller_DW.is_active_c3_governor_lib = 1U;
 8000722:	4b95      	ldr	r3, [pc, #596]	; (8000978 <controller_step+0x268>)
 8000724:	2201      	movs	r2, #1
 8000726:	741a      	strb	r2, [r3, #16]
    controller_DW.is_c3_governor_lib = controlle_IN_Initialize_outputs;
 8000728:	4b93      	ldr	r3, [pc, #588]	; (8000978 <controller_step+0x268>)
 800072a:	2201      	movs	r2, #1
 800072c:	731a      	strb	r2, [r3, #12]
    controller_B.GOV_e_miCmd = CMD_INIT;
 800072e:	4b93      	ldr	r3, [pc, #588]	; (800097c <controller_step+0x26c>)
 8000730:	2200      	movs	r2, #0
 8000732:	705a      	strb	r2, [r3, #1]
    controller_B.GOV_e_diCmd = DI_CMD_INIT;
 8000734:	4b91      	ldr	r3, [pc, #580]	; (800097c <controller_step+0x26c>)
 8000736:	2200      	movs	r2, #0
 8000738:	709a      	strb	r2, [r3, #2]
    controller_DW.motorStartCount = 0U;
 800073a:	4b8f      	ldr	r3, [pc, #572]	; (8000978 <controller_step+0x268>)
 800073c:	2200      	movs	r2, #0
 800073e:	809a      	strh	r2, [r3, #4]
 8000740:	e0e5      	b.n	800090e <controller_step+0x1fe>
  } else {
    switch (controller_DW.is_c3_governor_lib) {
 8000742:	4b8d      	ldr	r3, [pc, #564]	; (8000978 <controller_step+0x268>)
 8000744:	7b1b      	ldrb	r3, [r3, #12]
 8000746:	3b01      	subs	r3, #1
 8000748:	2b03      	cmp	r3, #3
 800074a:	f200 80bf 	bhi.w	80008cc <controller_step+0x1bc>
 800074e:	a201      	add	r2, pc, #4	; (adr r2, 8000754 <controller_step+0x44>)
 8000750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000754:	08000765 	.word	0x08000765
 8000758:	08000779 	.word	0x08000779
 800075c:	080007b3 	.word	0x080007b3
 8000760:	080007cb 	.word	0x080007cb
     case controlle_IN_Initialize_outputs:
      controller_B.GOV_e_diCmd = DI_CMD_INIT;
 8000764:	4b85      	ldr	r3, [pc, #532]	; (800097c <controller_step+0x26c>)
 8000766:	2200      	movs	r2, #0
 8000768:	709a      	strb	r2, [r3, #2]
      controller_DW.is_c3_governor_lib = controller_IN_STARTUP;
 800076a:	4b83      	ldr	r3, [pc, #524]	; (8000978 <controller_step+0x268>)
 800076c:	2204      	movs	r2, #4
 800076e:	731a      	strb	r2, [r3, #12]
      controller_DW.is_STARTUP = controller_IN_HV_startup;
 8000770:	4b81      	ldr	r3, [pc, #516]	; (8000978 <controller_step+0x268>)
 8000772:	2202      	movs	r2, #2
 8000774:	735a      	strb	r2, [r3, #13]
      break;
 8000776:	e0ca      	b.n	800090e <controller_step+0x1fe>

     case controller_IN_RUNNING:
      if (controller_DW.Delay_DSTATE_f == ERR_STARTUP) {
 8000778:	4b7f      	ldr	r3, [pc, #508]	; (8000978 <controller_step+0x268>)
 800077a:	785b      	ldrb	r3, [r3, #1]
 800077c:	2b08      	cmp	r3, #8
 800077e:	d109      	bne.n	8000794 <controller_step+0x84>
        controller_DW.is_c3_governor_lib = controller_IN_RUNNING_ERROR;
 8000780:	4b7d      	ldr	r3, [pc, #500]	; (8000978 <controller_step+0x268>)
 8000782:	2203      	movs	r2, #3
 8000784:	731a      	strb	r2, [r3, #12]
        controller_DW.is_RUNNING_ERROR = controller_IN_HV_run_error;
 8000786:	4b7c      	ldr	r3, [pc, #496]	; (8000978 <controller_step+0x268>)
 8000788:	2201      	movs	r2, #1
 800078a:	73da      	strb	r2, [r3, #15]
        controller_B.GOV_e_diCmd = SYSTEM_ERROR;
 800078c:	4b7b      	ldr	r3, [pc, #492]	; (800097c <controller_step+0x26c>)
 800078e:	2202      	movs	r2, #2
 8000790:	709a      	strb	r2, [r3, #2]
      } else if (controller_DW.Delay1_DSTATE == MI_STS_ERROR) {
        controller_DW.is_c3_governor_lib = controller_IN_RUNNING_ERROR;
        controller_DW.is_RUNNING_ERROR = controller_IN_Motor_run_error;
        controller_B.GOV_e_diCmd = SYSTEM_ERROR;
      }
      break;
 8000792:	e0bb      	b.n	800090c <controller_step+0x1fc>
      } else if (controller_DW.Delay1_DSTATE == MI_STS_ERROR) {
 8000794:	4b78      	ldr	r3, [pc, #480]	; (8000978 <controller_step+0x268>)
 8000796:	781b      	ldrb	r3, [r3, #0]
 8000798:	2b05      	cmp	r3, #5
 800079a:	f040 80b7 	bne.w	800090c <controller_step+0x1fc>
        controller_DW.is_c3_governor_lib = controller_IN_RUNNING_ERROR;
 800079e:	4b76      	ldr	r3, [pc, #472]	; (8000978 <controller_step+0x268>)
 80007a0:	2203      	movs	r2, #3
 80007a2:	731a      	strb	r2, [r3, #12]
        controller_DW.is_RUNNING_ERROR = controller_IN_Motor_run_error;
 80007a4:	4b74      	ldr	r3, [pc, #464]	; (8000978 <controller_step+0x268>)
 80007a6:	2202      	movs	r2, #2
 80007a8:	73da      	strb	r2, [r3, #15]
        controller_B.GOV_e_diCmd = SYSTEM_ERROR;
 80007aa:	4b74      	ldr	r3, [pc, #464]	; (800097c <controller_step+0x26c>)
 80007ac:	2202      	movs	r2, #2
 80007ae:	709a      	strb	r2, [r3, #2]
      break;
 80007b0:	e0ac      	b.n	800090c <controller_step+0x1fc>

     case controller_IN_RUNNING_ERROR:
      if (controller_DW.is_RUNNING_ERROR == controller_IN_HV_run_error) {
 80007b2:	4b71      	ldr	r3, [pc, #452]	; (8000978 <controller_step+0x268>)
 80007b4:	7bdb      	ldrb	r3, [r3, #15]
 80007b6:	2b01      	cmp	r3, #1
 80007b8:	d103      	bne.n	80007c2 <controller_step+0xb2>
        controller_B.GOV_e_diCmd = SYSTEM_ERROR;
 80007ba:	4b70      	ldr	r3, [pc, #448]	; (800097c <controller_step+0x26c>)
 80007bc:	2202      	movs	r2, #2
 80007be:	709a      	strb	r2, [r3, #2]
      } else {
        /* case IN_Motor_run_error: */
        controller_B.GOV_e_diCmd = SYSTEM_ERROR;
      }
      break;
 80007c0:	e0a5      	b.n	800090e <controller_step+0x1fe>
        controller_B.GOV_e_diCmd = SYSTEM_ERROR;
 80007c2:	4b6e      	ldr	r3, [pc, #440]	; (800097c <controller_step+0x26c>)
 80007c4:	2202      	movs	r2, #2
 80007c6:	709a      	strb	r2, [r3, #2]
      break;
 80007c8:	e0a1      	b.n	800090e <controller_step+0x1fe>

     case controller_IN_STARTUP:
      {
        if (controller_DW.Delay_DSTATE_f == ERR_STARTUP) {
 80007ca:	4b6b      	ldr	r3, [pc, #428]	; (8000978 <controller_step+0x268>)
 80007cc:	785b      	ldrb	r3, [r3, #1]
 80007ce:	2b08      	cmp	r3, #8
 80007d0:	d109      	bne.n	80007e6 <controller_step+0xd6>
          controller_DW.is_STARTUP = controller_IN_NO_ACTIVE_CHILD;
 80007d2:	4b69      	ldr	r3, [pc, #420]	; (8000978 <controller_step+0x268>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	735a      	strb	r2, [r3, #13]
          controller_DW.is_c3_governor_lib = controller_IN_STARTUP_ERROR;
 80007d8:	4b67      	ldr	r3, [pc, #412]	; (8000978 <controller_step+0x268>)
 80007da:	2205      	movs	r2, #5
 80007dc:	731a      	strb	r2, [r3, #12]
          controller_DW.is_STARTUP_ERROR = controller_IN_HV_startup_error;
 80007de:	4b66      	ldr	r3, [pc, #408]	; (8000978 <controller_step+0x268>)
 80007e0:	2203      	movs	r2, #3
 80007e2:	739a      	strb	r2, [r3, #14]
            }
            break;
          }
        }
      }
      break;
 80007e4:	e093      	b.n	800090e <controller_step+0x1fe>
        } else if (controller_DW.Delay2_DSTATE == DI_ERROR) {
 80007e6:	4b64      	ldr	r3, [pc, #400]	; (8000978 <controller_step+0x268>)
 80007e8:	789b      	ldrb	r3, [r3, #2]
 80007ea:	2b07      	cmp	r3, #7
 80007ec:	d109      	bne.n	8000802 <controller_step+0xf2>
          controller_DW.is_STARTUP = controller_IN_NO_ACTIVE_CHILD;
 80007ee:	4b62      	ldr	r3, [pc, #392]	; (8000978 <controller_step+0x268>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	735a      	strb	r2, [r3, #13]
          controller_DW.is_c3_governor_lib = controller_IN_STARTUP_ERROR;
 80007f4:	4b60      	ldr	r3, [pc, #384]	; (8000978 <controller_step+0x268>)
 80007f6:	2205      	movs	r2, #5
 80007f8:	731a      	strb	r2, [r3, #12]
          controller_DW.is_STARTUP_ERROR = contro_IN_DriverInterface_Error;
 80007fa:	4b5f      	ldr	r3, [pc, #380]	; (8000978 <controller_step+0x268>)
 80007fc:	2201      	movs	r2, #1
 80007fe:	739a      	strb	r2, [r3, #14]
      break;
 8000800:	e085      	b.n	800090e <controller_step+0x1fe>
        } else if (controller_DW.Delay1_DSTATE == MI_STS_ERROR) {
 8000802:	4b5d      	ldr	r3, [pc, #372]	; (8000978 <controller_step+0x268>)
 8000804:	781b      	ldrb	r3, [r3, #0]
 8000806:	2b05      	cmp	r3, #5
 8000808:	d11a      	bne.n	8000840 <controller_step+0x130>
          if (controller_DW.motorStartCount >= 5) {
 800080a:	4b5b      	ldr	r3, [pc, #364]	; (8000978 <controller_step+0x268>)
 800080c:	889b      	ldrh	r3, [r3, #4]
 800080e:	2b04      	cmp	r3, #4
 8000810:	d90c      	bls.n	800082c <controller_step+0x11c>
            controller_DW.is_STARTUP = controller_IN_NO_ACTIVE_CHILD;
 8000812:	4b59      	ldr	r3, [pc, #356]	; (8000978 <controller_step+0x268>)
 8000814:	2200      	movs	r2, #0
 8000816:	735a      	strb	r2, [r3, #13]
            controller_DW.is_c3_governor_lib = controller_IN_STARTUP_ERROR;
 8000818:	4b57      	ldr	r3, [pc, #348]	; (8000978 <controller_step+0x268>)
 800081a:	2205      	movs	r2, #5
 800081c:	731a      	strb	r2, [r3, #12]
            controller_DW.is_STARTUP_ERROR = controller_IN_Motor_faulted;
 800081e:	4b56      	ldr	r3, [pc, #344]	; (8000978 <controller_step+0x268>)
 8000820:	2204      	movs	r2, #4
 8000822:	739a      	strb	r2, [r3, #14]
            controller_B.GOV_e_miCmd = CMD_SHUTDOWN;
 8000824:	4b55      	ldr	r3, [pc, #340]	; (800097c <controller_step+0x26c>)
 8000826:	2203      	movs	r2, #3
 8000828:	705a      	strb	r2, [r3, #1]
      break;
 800082a:	e070      	b.n	800090e <controller_step+0x1fe>
            controller_DW.is_STARTUP = controller_IN_NO_ACTIVE_CHILD;
 800082c:	4b52      	ldr	r3, [pc, #328]	; (8000978 <controller_step+0x268>)
 800082e:	2200      	movs	r2, #0
 8000830:	735a      	strb	r2, [r3, #13]
            controller_DW.is_c3_governor_lib = controller_IN_STARTUP_ERROR;
 8000832:	4b51      	ldr	r3, [pc, #324]	; (8000978 <controller_step+0x268>)
 8000834:	2205      	movs	r2, #5
 8000836:	731a      	strb	r2, [r3, #12]
            controller_DW.is_STARTUP_ERROR = controller_IN_Err_reset;
 8000838:	4b4f      	ldr	r3, [pc, #316]	; (8000978 <controller_step+0x268>)
 800083a:	2202      	movs	r2, #2
 800083c:	739a      	strb	r2, [r3, #14]
      break;
 800083e:	e066      	b.n	800090e <controller_step+0x1fe>
          switch (controller_DW.is_STARTUP) {
 8000840:	4b4d      	ldr	r3, [pc, #308]	; (8000978 <controller_step+0x268>)
 8000842:	7b5b      	ldrb	r3, [r3, #13]
 8000844:	2b01      	cmp	r3, #1
 8000846:	d002      	beq.n	800084e <controller_step+0x13e>
 8000848:	2b02      	cmp	r3, #2
 800084a:	d00f      	beq.n	800086c <controller_step+0x15c>
 800084c:	e02a      	b.n	80008a4 <controller_step+0x194>
            if ((controller_DW.Delay1_DSTATE == RUNNING) &&
 800084e:	4b4a      	ldr	r3, [pc, #296]	; (8000978 <controller_step+0x268>)
 8000850:	781b      	ldrb	r3, [r3, #0]
 8000852:	2b03      	cmp	r3, #3
 8000854:	d134      	bne.n	80008c0 <controller_step+0x1b0>
                (controller_DW.Delay2_DSTATE == DRV_START_REQ)) {
 8000856:	4b48      	ldr	r3, [pc, #288]	; (8000978 <controller_step+0x268>)
 8000858:	789b      	ldrb	r3, [r3, #2]
            if ((controller_DW.Delay1_DSTATE == RUNNING) &&
 800085a:	2b05      	cmp	r3, #5
 800085c:	d130      	bne.n	80008c0 <controller_step+0x1b0>
              controller_DW.is_STARTUP = controller_IN_Send_ReadyToDrive;
 800085e:	4b46      	ldr	r3, [pc, #280]	; (8000978 <controller_step+0x268>)
 8000860:	2203      	movs	r2, #3
 8000862:	735a      	strb	r2, [r3, #13]
              controller_B.GOV_e_diCmd = READY_TO_DRIVE;
 8000864:	4b45      	ldr	r3, [pc, #276]	; (800097c <controller_step+0x26c>)
 8000866:	2201      	movs	r2, #1
 8000868:	709a      	strb	r2, [r3, #2]
            break;
 800086a:	e029      	b.n	80008c0 <controller_step+0x1b0>
              if (controller_DW.Delay_DSTATE_f == BM_RUNNING) {
 800086c:	4b42      	ldr	r3, [pc, #264]	; (8000978 <controller_step+0x268>)
 800086e:	785b      	ldrb	r3, [r3, #1]
 8000870:	2b06      	cmp	r3, #6
 8000872:	d127      	bne.n	80008c4 <controller_step+0x1b4>
                controller_DW.is_STARTUP = contro_IN_Command_motor_startup;
 8000874:	4b40      	ldr	r3, [pc, #256]	; (8000978 <controller_step+0x268>)
 8000876:	2201      	movs	r2, #1
 8000878:	735a      	strb	r2, [r3, #13]
                controller_B.GOV_e_miCmd = CMD_STARTUP;
 800087a:	4b40      	ldr	r3, [pc, #256]	; (800097c <controller_step+0x26c>)
 800087c:	2202      	movs	r2, #2
 800087e:	705a      	strb	r2, [r3, #1]
                tmp = controller_DW.motorStartCount + 1U;
 8000880:	4b3d      	ldr	r3, [pc, #244]	; (8000978 <controller_step+0x268>)
 8000882:	889b      	ldrh	r3, [r3, #4]
 8000884:	3301      	adds	r3, #1
 8000886:	607b      	str	r3, [r7, #4]
                if (controller_DW.motorStartCount + 1U > 65535U) {
 8000888:	4b3b      	ldr	r3, [pc, #236]	; (8000978 <controller_step+0x268>)
 800088a:	889b      	ldrh	r3, [r3, #4]
 800088c:	3301      	adds	r3, #1
 800088e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000892:	d302      	bcc.n	800089a <controller_step+0x18a>
                  tmp = 65535U;
 8000894:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000898:	607b      	str	r3, [r7, #4]
                controller_DW.motorStartCount = (uint16_T)tmp;
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	b29a      	uxth	r2, r3
 800089e:	4b36      	ldr	r3, [pc, #216]	; (8000978 <controller_step+0x268>)
 80008a0:	809a      	strh	r2, [r3, #4]
            break;
 80008a2:	e00f      	b.n	80008c4 <controller_step+0x1b4>
            controller_B.GOV_e_diCmd = READY_TO_DRIVE;
 80008a4:	4b35      	ldr	r3, [pc, #212]	; (800097c <controller_step+0x26c>)
 80008a6:	2201      	movs	r2, #1
 80008a8:	709a      	strb	r2, [r3, #2]
            if (controller_DW.Delay2_DSTATE == DI_RUNNING) {
 80008aa:	4b33      	ldr	r3, [pc, #204]	; (8000978 <controller_step+0x268>)
 80008ac:	789b      	ldrb	r3, [r3, #2]
 80008ae:	2b06      	cmp	r3, #6
 80008b0:	d10a      	bne.n	80008c8 <controller_step+0x1b8>
              controller_DW.is_STARTUP = controller_IN_NO_ACTIVE_CHILD;
 80008b2:	4b31      	ldr	r3, [pc, #196]	; (8000978 <controller_step+0x268>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	735a      	strb	r2, [r3, #13]
              controller_DW.is_c3_governor_lib = controller_IN_RUNNING;
 80008b8:	4b2f      	ldr	r3, [pc, #188]	; (8000978 <controller_step+0x268>)
 80008ba:	2202      	movs	r2, #2
 80008bc:	731a      	strb	r2, [r3, #12]
            break;
 80008be:	e003      	b.n	80008c8 <controller_step+0x1b8>
            break;
 80008c0:	bf00      	nop
 80008c2:	e024      	b.n	800090e <controller_step+0x1fe>
            break;
 80008c4:	bf00      	nop
 80008c6:	e022      	b.n	800090e <controller_step+0x1fe>
            break;
 80008c8:	bf00      	nop
      break;
 80008ca:	e020      	b.n	800090e <controller_step+0x1fe>

     default:
      /* case IN_STARTUP_ERROR: */
      switch (controller_DW.is_STARTUP_ERROR) {
 80008cc:	4b2a      	ldr	r3, [pc, #168]	; (8000978 <controller_step+0x268>)
 80008ce:	7b9b      	ldrb	r3, [r3, #14]
 80008d0:	2b03      	cmp	r3, #3
 80008d2:	d017      	beq.n	8000904 <controller_step+0x1f4>
 80008d4:	2b03      	cmp	r3, #3
 80008d6:	dc17      	bgt.n	8000908 <controller_step+0x1f8>
 80008d8:	2b01      	cmp	r3, #1
 80008da:	d013      	beq.n	8000904 <controller_step+0x1f4>
 80008dc:	2b02      	cmp	r3, #2
 80008de:	d113      	bne.n	8000908 <controller_step+0x1f8>
       case contro_IN_DriverInterface_Error:
       case controller_IN_HV_startup_error:
        break;

       case controller_IN_Err_reset:
        if (controller_DW.Delay1_DSTATE == OFF) {
 80008e0:	4b25      	ldr	r3, [pc, #148]	; (8000978 <controller_step+0x268>)
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	2b06      	cmp	r3, #6
 80008e6:	d109      	bne.n	80008fc <controller_step+0x1ec>
          controller_DW.is_STARTUP_ERROR = controller_IN_NO_ACTIVE_CHILD;
 80008e8:	4b23      	ldr	r3, [pc, #140]	; (8000978 <controller_step+0x268>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	739a      	strb	r2, [r3, #14]
          controller_DW.is_c3_governor_lib = controller_IN_STARTUP;
 80008ee:	4b22      	ldr	r3, [pc, #136]	; (8000978 <controller_step+0x268>)
 80008f0:	2204      	movs	r2, #4
 80008f2:	731a      	strb	r2, [r3, #12]
          controller_DW.is_STARTUP = controller_IN_HV_startup;
 80008f4:	4b20      	ldr	r3, [pc, #128]	; (8000978 <controller_step+0x268>)
 80008f6:	2202      	movs	r2, #2
 80008f8:	735a      	strb	r2, [r3, #13]
        } else {
          controller_B.GOV_e_miCmd = ERR_RESET;
        }
        break;
 80008fa:	e006      	b.n	800090a <controller_step+0x1fa>
          controller_B.GOV_e_miCmd = ERR_RESET;
 80008fc:	4b1f      	ldr	r3, [pc, #124]	; (800097c <controller_step+0x26c>)
 80008fe:	2204      	movs	r2, #4
 8000900:	705a      	strb	r2, [r3, #1]
        break;
 8000902:	e002      	b.n	800090a <controller_step+0x1fa>
        break;
 8000904:	bf00      	nop
 8000906:	e002      	b.n	800090e <controller_step+0x1fe>

       default:
        /* case IN_Motor_faulted: */
        break;
 8000908:	bf00      	nop
      }
      break;
 800090a:	e000      	b.n	800090e <controller_step+0x1fe>
      break;
 800090c:	bf00      	nop
  /* End of Chart: '<S3>/Chart' */

  /* Chart: '<S2>/Chart' incorporates:
   *  Delay: '<S3>/Delay2'
   */
  if (controller_DW.temporalCounter_i1_a < 255U) {
 800090e:	4b1a      	ldr	r3, [pc, #104]	; (8000978 <controller_step+0x268>)
 8000910:	7d5b      	ldrb	r3, [r3, #21]
 8000912:	2bff      	cmp	r3, #255	; 0xff
 8000914:	d005      	beq.n	8000922 <controller_step+0x212>
    controller_DW.temporalCounter_i1_a++;
 8000916:	4b18      	ldr	r3, [pc, #96]	; (8000978 <controller_step+0x268>)
 8000918:	7d5b      	ldrb	r3, [r3, #21]
 800091a:	3301      	adds	r3, #1
 800091c:	b2da      	uxtb	r2, r3
 800091e:	4b16      	ldr	r3, [pc, #88]	; (8000978 <controller_step+0x268>)
 8000920:	755a      	strb	r2, [r3, #21]
  }

  if (controller_DW.is_active_c3_driver_interface_l == 0U) {
 8000922:	4b15      	ldr	r3, [pc, #84]	; (8000978 <controller_step+0x268>)
 8000924:	7d1b      	ldrb	r3, [r3, #20]
 8000926:	2b00      	cmp	r3, #0
 8000928:	d10f      	bne.n	800094a <controller_step+0x23a>
    controller_DW.is_active_c3_driver_interface_l = 1U;
 800092a:	4b13      	ldr	r3, [pc, #76]	; (8000978 <controller_step+0x268>)
 800092c:	2201      	movs	r2, #1
 800092e:	751a      	strb	r2, [r3, #20]
    controller_DW.is_c3_driver_interface_lib = controller_IN_INIT;
 8000930:	4b11      	ldr	r3, [pc, #68]	; (8000978 <controller_step+0x268>)
 8000932:	2203      	movs	r2, #3
 8000934:	745a      	strb	r2, [r3, #17]
    controller_DW.Delay2_DSTATE = DI_STS_INIT;
 8000936:	4b10      	ldr	r3, [pc, #64]	; (8000978 <controller_step+0x268>)
 8000938:	2201      	movs	r2, #1
 800093a:	709a      	strb	r2, [r3, #2]
    controller_B.b_ReadyToDrive = false;
 800093c:	4b0f      	ldr	r3, [pc, #60]	; (800097c <controller_step+0x26c>)
 800093e:	2200      	movs	r2, #0
 8000940:	70da      	strb	r2, [r3, #3]

    /* Outport: '<Root>/DI_b_driverSpeaker' incorporates:
     *  Delay: '<S3>/Delay2'
     */
    controller_Y.DI_b_driverSpeaker = false;
 8000942:	4b0f      	ldr	r3, [pc, #60]	; (8000980 <controller_step+0x270>)
 8000944:	2200      	movs	r2, #0
 8000946:	711a      	strb	r2, [r3, #4]
 8000948:	e088      	b.n	8000a5c <controller_step+0x34c>
  } else {
    switch (controller_DW.is_c3_driver_interface_lib) {
 800094a:	4b0b      	ldr	r3, [pc, #44]	; (8000978 <controller_step+0x268>)
 800094c:	7c5b      	ldrb	r3, [r3, #17]
 800094e:	2b03      	cmp	r3, #3
 8000950:	d06d      	beq.n	8000a2e <controller_step+0x31e>
 8000952:	2b03      	cmp	r3, #3
 8000954:	dc7b      	bgt.n	8000a4e <controller_step+0x33e>
 8000956:	2b01      	cmp	r3, #1
 8000958:	d002      	beq.n	8000960 <controller_step+0x250>
 800095a:	2b02      	cmp	r3, #2
 800095c:	d004      	beq.n	8000968 <controller_step+0x258>
 800095e:	e076      	b.n	8000a4e <controller_step+0x33e>
     case controller_IN_DI_error:
      controller_DW.Delay2_DSTATE = DI_ERROR;
 8000960:	4b05      	ldr	r3, [pc, #20]	; (8000978 <controller_step+0x268>)
 8000962:	2207      	movs	r2, #7
 8000964:	709a      	strb	r2, [r3, #2]
      break;
 8000966:	e079      	b.n	8000a5c <controller_step+0x34c>

     case controller_IN_DI_running:
      switch (controller_DW.is_DI_running) {
 8000968:	4b03      	ldr	r3, [pc, #12]	; (8000978 <controller_step+0x268>)
 800096a:	7c9b      	ldrb	r3, [r3, #18]
 800096c:	2b01      	cmp	r3, #1
 800096e:	d009      	beq.n	8000984 <controller_step+0x274>
 8000970:	2b02      	cmp	r3, #2
 8000972:	d021      	beq.n	80009b8 <controller_step+0x2a8>
 8000974:	e050      	b.n	8000a18 <controller_step+0x308>
 8000976:	bf00      	nop
 8000978:	20000368 	.word	0x20000368
 800097c:	20000364 	.word	0x20000364
 8000980:	200003ac 	.word	0x200003ac
       case contr_IN_Driver_requested_start:
        controller_DW.Delay2_DSTATE = DRV_START_REQ;
 8000984:	4bb5      	ldr	r3, [pc, #724]	; (8000c5c <controller_step+0x54c>)
 8000986:	2205      	movs	r2, #5
 8000988:	709a      	strb	r2, [r3, #2]
        if (controller_B.GOV_e_diCmd == READY_TO_DRIVE) {
 800098a:	4bb5      	ldr	r3, [pc, #724]	; (8000c60 <controller_step+0x550>)
 800098c:	789b      	ldrb	r3, [r3, #2]
 800098e:	2b01      	cmp	r3, #1
 8000990:	d149      	bne.n	8000a26 <controller_step+0x316>
          controller_DW.is_DI_running = controller_IN_Ready_to_drive;
 8000992:	4bb2      	ldr	r3, [pc, #712]	; (8000c5c <controller_step+0x54c>)
 8000994:	2202      	movs	r2, #2
 8000996:	749a      	strb	r2, [r3, #18]
          controller_B.b_ReadyToDrive = true;
 8000998:	4bb1      	ldr	r3, [pc, #708]	; (8000c60 <controller_step+0x550>)
 800099a:	2201      	movs	r2, #1
 800099c:	70da      	strb	r2, [r3, #3]
          controller_DW.Delay2_DSTATE = DI_RUNNING;
 800099e:	4baf      	ldr	r3, [pc, #700]	; (8000c5c <controller_step+0x54c>)
 80009a0:	2206      	movs	r2, #6
 80009a2:	709a      	strb	r2, [r3, #2]
          controller_DW.is_Ready_to_drive = controller_IN_SpeakerOn_;
 80009a4:	4bad      	ldr	r3, [pc, #692]	; (8000c5c <controller_step+0x54c>)
 80009a6:	2202      	movs	r2, #2
 80009a8:	74da      	strb	r2, [r3, #19]
          controller_DW.temporalCounter_i1_a = 0U;
 80009aa:	4bac      	ldr	r3, [pc, #688]	; (8000c5c <controller_step+0x54c>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	755a      	strb	r2, [r3, #21]

          /* Outport: '<Root>/DI_b_driverSpeaker' */
          controller_Y.DI_b_driverSpeaker = true;
 80009b0:	4bac      	ldr	r3, [pc, #688]	; (8000c64 <controller_step+0x554>)
 80009b2:	2201      	movs	r2, #1
 80009b4:	711a      	strb	r2, [r3, #4]
        }
        break;
 80009b6:	e036      	b.n	8000a26 <controller_step+0x316>

       case controller_IN_Ready_to_drive:
        controller_B.b_ReadyToDrive = true;
 80009b8:	4ba9      	ldr	r3, [pc, #676]	; (8000c60 <controller_step+0x550>)
 80009ba:	2201      	movs	r2, #1
 80009bc:	70da      	strb	r2, [r3, #3]
        controller_DW.Delay2_DSTATE = DI_RUNNING;
 80009be:	4ba7      	ldr	r3, [pc, #668]	; (8000c5c <controller_step+0x54c>)
 80009c0:	2206      	movs	r2, #6
 80009c2:	709a      	strb	r2, [r3, #2]
        if (controller_B.GOV_e_diCmd == SYSTEM_ERROR) {
 80009c4:	4ba6      	ldr	r3, [pc, #664]	; (8000c60 <controller_step+0x550>)
 80009c6:	789b      	ldrb	r3, [r3, #2]
 80009c8:	2b02      	cmp	r3, #2
 80009ca:	d10f      	bne.n	80009ec <controller_step+0x2dc>
          controller_DW.is_Ready_to_drive = controller_IN_NO_ACTIVE_CHILD;
 80009cc:	4ba3      	ldr	r3, [pc, #652]	; (8000c5c <controller_step+0x54c>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	74da      	strb	r2, [r3, #19]
          controller_DW.is_DI_running = controller_IN_NO_ACTIVE_CHILD;
 80009d2:	4ba2      	ldr	r3, [pc, #648]	; (8000c5c <controller_step+0x54c>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	749a      	strb	r2, [r3, #18]
          controller_DW.is_c3_driver_interface_lib =
 80009d8:	4ba0      	ldr	r3, [pc, #640]	; (8000c5c <controller_step+0x54c>)
 80009da:	2204      	movs	r2, #4
 80009dc:	745a      	strb	r2, [r3, #17]
            controller_IN_Vehicle_coasting;
          controller_B.b_ReadyToDrive = false;
 80009de:	4ba0      	ldr	r3, [pc, #640]	; (8000c60 <controller_step+0x550>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	70da      	strb	r2, [r3, #3]
          controller_DW.Delay2_DSTATE = DI_IDLE;
 80009e4:	4b9d      	ldr	r3, [pc, #628]	; (8000c5c <controller_step+0x54c>)
 80009e6:	2202      	movs	r2, #2
 80009e8:	709a      	strb	r2, [r3, #2]

            /* Outport: '<Root>/DI_b_driverSpeaker' */
            controller_Y.DI_b_driverSpeaker = false;
          }
        }
        break;
 80009ea:	e01e      	b.n	8000a2a <controller_step+0x31a>
        } else if (controller_DW.is_Ready_to_drive == controller_IN_SpeakerOff)
 80009ec:	4b9b      	ldr	r3, [pc, #620]	; (8000c5c <controller_step+0x54c>)
 80009ee:	7cdb      	ldrb	r3, [r3, #19]
 80009f0:	2b01      	cmp	r3, #1
 80009f2:	d103      	bne.n	80009fc <controller_step+0x2ec>
          controller_Y.DI_b_driverSpeaker = false;
 80009f4:	4b9b      	ldr	r3, [pc, #620]	; (8000c64 <controller_step+0x554>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	711a      	strb	r2, [r3, #4]
        break;
 80009fa:	e016      	b.n	8000a2a <controller_step+0x31a>
          controller_Y.DI_b_driverSpeaker = true;
 80009fc:	4b99      	ldr	r3, [pc, #612]	; (8000c64 <controller_step+0x554>)
 80009fe:	2201      	movs	r2, #1
 8000a00:	711a      	strb	r2, [r3, #4]
          if (controller_DW.temporalCounter_i1_a >= 200U) {
 8000a02:	4b96      	ldr	r3, [pc, #600]	; (8000c5c <controller_step+0x54c>)
 8000a04:	7d5b      	ldrb	r3, [r3, #21]
 8000a06:	2bc7      	cmp	r3, #199	; 0xc7
 8000a08:	d90f      	bls.n	8000a2a <controller_step+0x31a>
            controller_DW.is_Ready_to_drive = controller_IN_SpeakerOff;
 8000a0a:	4b94      	ldr	r3, [pc, #592]	; (8000c5c <controller_step+0x54c>)
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	74da      	strb	r2, [r3, #19]
            controller_Y.DI_b_driverSpeaker = false;
 8000a10:	4b94      	ldr	r3, [pc, #592]	; (8000c64 <controller_step+0x554>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	711a      	strb	r2, [r3, #4]
        break;
 8000a16:	e008      	b.n	8000a2a <controller_step+0x31a>

       default:
        /* case IN_Waiting_for_driver: */
        controller_DW.is_DI_running = contr_IN_Driver_requested_start;
 8000a18:	4b90      	ldr	r3, [pc, #576]	; (8000c5c <controller_step+0x54c>)
 8000a1a:	2201      	movs	r2, #1
 8000a1c:	749a      	strb	r2, [r3, #18]
        controller_DW.Delay2_DSTATE = DRV_START_REQ;
 8000a1e:	4b8f      	ldr	r3, [pc, #572]	; (8000c5c <controller_step+0x54c>)
 8000a20:	2205      	movs	r2, #5
 8000a22:	709a      	strb	r2, [r3, #2]
        break;
 8000a24:	e002      	b.n	8000a2c <controller_step+0x31c>
        break;
 8000a26:	bf00      	nop
 8000a28:	e018      	b.n	8000a5c <controller_step+0x34c>
        break;
 8000a2a:	bf00      	nop
      }
      break;
 8000a2c:	e016      	b.n	8000a5c <controller_step+0x34c>

     case controller_IN_INIT:
      controller_B.b_ReadyToDrive = false;
 8000a2e:	4b8c      	ldr	r3, [pc, #560]	; (8000c60 <controller_step+0x550>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	70da      	strb	r2, [r3, #3]

      /* Outport: '<Root>/DI_b_driverSpeaker' */
      controller_Y.DI_b_driverSpeaker = false;
 8000a34:	4b8b      	ldr	r3, [pc, #556]	; (8000c64 <controller_step+0x554>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	711a      	strb	r2, [r3, #4]
      controller_DW.is_c3_driver_interface_lib = controller_IN_DI_running;
 8000a3a:	4b88      	ldr	r3, [pc, #544]	; (8000c5c <controller_step+0x54c>)
 8000a3c:	2202      	movs	r2, #2
 8000a3e:	745a      	strb	r2, [r3, #17]
      controller_DW.is_DI_running = controlle_IN_Waiting_for_driver;
 8000a40:	4b86      	ldr	r3, [pc, #536]	; (8000c5c <controller_step+0x54c>)
 8000a42:	2203      	movs	r2, #3
 8000a44:	749a      	strb	r2, [r3, #18]
      controller_DW.Delay2_DSTATE = WAITING_FOR_DRVR;
 8000a46:	4b85      	ldr	r3, [pc, #532]	; (8000c5c <controller_step+0x54c>)
 8000a48:	2204      	movs	r2, #4
 8000a4a:	709a      	strb	r2, [r3, #2]
      break;
 8000a4c:	e006      	b.n	8000a5c <controller_step+0x34c>

     default:
      /* case IN_Vehicle_coasting: */
      controller_B.b_ReadyToDrive = false;
 8000a4e:	4b84      	ldr	r3, [pc, #528]	; (8000c60 <controller_step+0x550>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	70da      	strb	r2, [r3, #3]
      controller_DW.Delay2_DSTATE = DI_IDLE;
 8000a54:	4b81      	ldr	r3, [pc, #516]	; (8000c5c <controller_step+0x54c>)
 8000a56:	2202      	movs	r2, #2
 8000a58:	709a      	strb	r2, [r3, #2]
      break;
 8000a5a:	bf00      	nop
   *  Gain: '<S5>/convertToAmps3'
   *  Inport: '<Root>/AMK_ActualVelocity'
   *  Inport: '<Root>/AMK_MagnetizingCurrent'
   */
  rtb_TorqueLimit = fmaxf(0.0999984741F * (real32_T)
    controller_U.AMK_MagnetizingCurrent, 0.0F);
 8000a5c:	4b82      	ldr	r3, [pc, #520]	; (8000c68 <controller_step+0x558>)
 8000a5e:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
  rtb_TorqueLimit = fmaxf(0.0999984741F * (real32_T)
 8000a62:	ee07 3a90 	vmov	s15, r3
 8000a66:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000a6a:	ed9f 7a80 	vldr	s14, [pc, #512]	; 8000c6c <controller_step+0x55c>
 8000a6e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a72:	eddf 0a7f 	vldr	s1, [pc, #508]	; 8000c70 <controller_step+0x560>
 8000a76:	eeb0 0a67 	vmov.f32	s0, s15
 8000a7a:	f008 fcb3 	bl	80093e4 <fmaxf>
 8000a7e:	ed87 0a02 	vstr	s0, [r7, #8]
  a = fminf(controller_ConstB.Gain1, 52.0F);
 8000a82:	4b7c      	ldr	r3, [pc, #496]	; (8000c74 <controller_step+0x564>)
 8000a84:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8000a88:	eddf 0a7b 	vldr	s1, [pc, #492]	; 8000c78 <controller_step+0x568>
 8000a8c:	eeb0 0a67 	vmov.f32	s0, s15
 8000a90:	f008 fcc3 	bl	800941a <fminf>
 8000a94:	ed87 0a03 	vstr	s0, [r7, #12]
  rtb_TorqueLimit = fminf(fmaxf(sqrtf(a * a - rtb_TorqueLimit * rtb_TorqueLimit),
 8000a98:	edd7 7a03 	vldr	s15, [r7, #12]
 8000a9c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8000aa0:	edd7 7a02 	vldr	s15, [r7, #8]
 8000aa4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000aa8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000aac:	eeb0 0a67 	vmov.f32	s0, s15
 8000ab0:	f008 fd0a 	bl	80094c8 <sqrtf>
 8000ab4:	eef0 7a40 	vmov.f32	s15, s0
 8000ab8:	eddf 0a6d 	vldr	s1, [pc, #436]	; 8000c70 <controller_step+0x560>
 8000abc:	eeb0 0a67 	vmov.f32	s0, s15
 8000ac0:	f008 fc90 	bl	80093e4 <fmaxf>
 8000ac4:	eef0 7a40 	vmov.f32	s15, s0
    0.0F) * 24.0F / (fmaxf(controller_U.AMK_ActualVelocity, 1.0F) * 3.14159274F /
 8000ac8:	eeb3 7a08 	vmov.f32	s14, #56	; 0x41c00000  24.0
 8000acc:	ee27 8a87 	vmul.f32	s16, s15, s14
 8000ad0:	4b65      	ldr	r3, [pc, #404]	; (8000c68 <controller_step+0x558>)
 8000ad2:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8000ad6:	ee07 3a90 	vmov	s15, r3
 8000ada:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ade:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8000ae2:	eeb0 0a67 	vmov.f32	s0, s15
 8000ae6:	f008 fc7d 	bl	80093e4 <fmaxf>
 8000aea:	eef0 7a40 	vmov.f32	s15, s0
 8000aee:	ed9f 7a63 	vldr	s14, [pc, #396]	; 8000c7c <controller_step+0x56c>
 8000af2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000af6:	eef3 6a0e 	vmov.f32	s13, #62	; 0x41f00000  30.0
 8000afa:	eec7 7a26 	vdiv.f32	s15, s14, s13
  rtb_TorqueLimit = fminf(fmaxf(sqrtf(a * a - rtb_TorqueLimit * rtb_TorqueLimit),
 8000afe:	ee88 7a27 	vdiv.f32	s14, s16, s15
 8000b02:	eef5 0a00 	vmov.f32	s1, #80	; 0x3e800000  0.250
 8000b06:	eeb0 0a47 	vmov.f32	s0, s14
 8000b0a:	f008 fc86 	bl	800941a <fminf>
 8000b0e:	ed87 0a02 	vstr	s0, [r7, #8]
   *  MinMax: '<S5>/Min'
   *  Product: '<S5>/Divide'
   *  RelationalOperator: '<S15>/Lower Test'
   *  RelationalOperator: '<S15>/Upper Test'
   */
  if (controller_ConstB.Switch2 > 0.0F) {
 8000b12:	4b58      	ldr	r3, [pc, #352]	; (8000c74 <controller_step+0x564>)
 8000b14:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8000b18:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000b1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b20:	dd03      	ble.n	8000b2a <controller_step+0x41a>
    rtb_TorqueLimit = 0.0F;
 8000b22:	f04f 0300 	mov.w	r3, #0
 8000b26:	60bb      	str	r3, [r7, #8]
 8000b28:	e040      	b.n	8000bac <controller_step+0x49c>
  } else {
    if (!controller_B.b_ReadyToDrive) {
 8000b2a:	4b4d      	ldr	r3, [pc, #308]	; (8000c60 <controller_step+0x550>)
 8000b2c:	78db      	ldrb	r3, [r3, #3]
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d103      	bne.n	8000b3a <controller_step+0x42a>
       */
      /* If: '<S2>/If' incorporates:
       *  Constant: '<S2>/Constant'
       *  SignalConversion generated from: '<S8>/In1'
       */
      a = 0.0F;
 8000b32:	f04f 0300 	mov.w	r3, #0
 8000b36:	60fb      	str	r3, [r7, #12]
 8000b38:	e025      	b.n	8000b86 <controller_step+0x476>

      /* End of Outputs for SubSystem: '<S2>/If Action Subsystem' */
    } else if ((controller_U.DI_V_AccelPedalPos1 < 0) ||
 8000b3a:	4b4b      	ldr	r3, [pc, #300]	; (8000c68 <controller_step+0x558>)
 8000b3c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	db05      	blt.n	8000b50 <controller_step+0x440>
               (controller_U.DI_V_AccelPedalPos1 > 4095)) {
 8000b44:	4b48      	ldr	r3, [pc, #288]	; (8000c68 <controller_step+0x558>)
 8000b46:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    } else if ((controller_U.DI_V_AccelPedalPos1 < 0) ||
 8000b4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000b4e:	db03      	blt.n	8000b58 <controller_step+0x448>
       *  ActionPort: '<S10>/Action Port'
       */
      /* If: '<S2>/If' incorporates:
       *  SignalConversion generated from: '<S10>/In1'
       */
      a = controller_ConstB.Gain;
 8000b50:	4b48      	ldr	r3, [pc, #288]	; (8000c74 <controller_step+0x564>)
 8000b52:	699b      	ldr	r3, [r3, #24]
 8000b54:	60fb      	str	r3, [r7, #12]
 8000b56:	e016      	b.n	8000b86 <controller_step+0x476>
       *  Gain: '<S16>/Gain'
       *  Inport: '<Root>/DI_V_AccelPedalPos1'
       *  Product: '<S16>/Divide'
       *  Sum: '<S16>/Subtract1'
       */
      a = ((real32_T)controller_U.DI_V_AccelPedalPos1 -
 8000b58:	4b43      	ldr	r3, [pc, #268]	; (8000c68 <controller_step+0x558>)
 8000b5a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8000b5e:	ee07 3a90 	vmov	s15, r3
 8000b62:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
           controller_ConstB.DataTypeConversion2_p) / controller_ConstB.range_p *
 8000b66:	4b43      	ldr	r3, [pc, #268]	; (8000c74 <controller_step+0x564>)
 8000b68:	edd3 7a08 	vldr	s15, [r3, #32]
      a = ((real32_T)controller_U.DI_V_AccelPedalPos1 -
 8000b6c:	ee77 6a67 	vsub.f32	s13, s14, s15
           controller_ConstB.DataTypeConversion2_p) / controller_ConstB.range_p *
 8000b70:	4b40      	ldr	r3, [pc, #256]	; (8000c74 <controller_step+0x564>)
 8000b72:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8000b76:	eec6 7a87 	vdiv.f32	s15, s13, s14
      a = ((real32_T)controller_U.DI_V_AccelPedalPos1 -
 8000b7a:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8000c80 <controller_step+0x570>
 8000b7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b82:	edc7 7a03 	vstr	s15, [r7, #12]
        100.0F;
    }

    rtb_TorqueLimit = 0.01F * look1_iflf_binlcpw(a, controller_ConstP.pooled2,
 8000b86:	2214      	movs	r2, #20
 8000b88:	493e      	ldr	r1, [pc, #248]	; (8000c84 <controller_step+0x574>)
 8000b8a:	483e      	ldr	r0, [pc, #248]	; (8000c84 <controller_step+0x574>)
 8000b8c:	ed97 0a03 	vldr	s0, [r7, #12]
 8000b90:	f7ff fd30 	bl	80005f4 <look1_iflf_binlcpw>
 8000b94:	eef0 7a40 	vmov.f32	s15, s0
 8000b98:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8000c88 <controller_step+0x578>
 8000b9c:	ee27 7a87 	vmul.f32	s14, s15, s14
      controller_ConstP.pooled2, 20U) * fminf(rtb_TorqueLimit, rtb_TorqueLimit);
 8000ba0:	edd7 7a02 	vldr	s15, [r7, #8]
    rtb_TorqueLimit = 0.01F * look1_iflf_binlcpw(a, controller_ConstP.pooled2,
 8000ba4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ba8:	edc7 7a02 	vstr	s15, [r7, #8]
   *  Inport: '<Root>/AMK_bInverterOn'
   *  Inport: '<Root>/AMK_bQuitDcOn'
   *  Inport: '<Root>/AMK_bQuitInverterOn'
   *  Inport: '<Root>/AMK_bSystemReady'
   */
  if (controller_DW.temporalCounter_i1 < 127U) {
 8000bac:	4b2b      	ldr	r3, [pc, #172]	; (8000c5c <controller_step+0x54c>)
 8000bae:	7adb      	ldrb	r3, [r3, #11]
 8000bb0:	2b7e      	cmp	r3, #126	; 0x7e
 8000bb2:	d805      	bhi.n	8000bc0 <controller_step+0x4b0>
    controller_DW.temporalCounter_i1++;
 8000bb4:	4b29      	ldr	r3, [pc, #164]	; (8000c5c <controller_step+0x54c>)
 8000bb6:	7adb      	ldrb	r3, [r3, #11]
 8000bb8:	3301      	adds	r3, #1
 8000bba:	b2da      	uxtb	r2, r3
 8000bbc:	4b27      	ldr	r3, [pc, #156]	; (8000c5c <controller_step+0x54c>)
 8000bbe:	72da      	strb	r2, [r3, #11]
  }

  if (controller_DW.is_active_c3_motor_interface_li == 0U) {
 8000bc0:	4b26      	ldr	r3, [pc, #152]	; (8000c5c <controller_step+0x54c>)
 8000bc2:	7a9b      	ldrb	r3, [r3, #10]
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d11e      	bne.n	8000c06 <controller_step+0x4f6>
    controller_DW.is_active_c3_motor_interface_li = 1U;
 8000bc8:	4b24      	ldr	r3, [pc, #144]	; (8000c5c <controller_step+0x54c>)
 8000bca:	2201      	movs	r2, #1
 8000bcc:	729a      	strb	r2, [r3, #10]
    controller_DW.is_c3_motor_interface_lib = contr_IN_motorOff_waitingForGov;
 8000bce:	4b23      	ldr	r3, [pc, #140]	; (8000c5c <controller_step+0x54c>)
 8000bd0:	2206      	movs	r2, #6
 8000bd2:	719a      	strb	r2, [r3, #6]
    controller_B.MI_motorStatus = OFF;
 8000bd4:	4b22      	ldr	r3, [pc, #136]	; (8000c60 <controller_step+0x550>)
 8000bd6:	2206      	movs	r2, #6
 8000bd8:	701a      	strb	r2, [r3, #0]

    /* Outport: '<Root>/AMK_bInverterOn_tx' */
    controller_Y.AMK_bInverterOn_tx = 0U;
 8000bda:	4b22      	ldr	r3, [pc, #136]	; (8000c64 <controller_step+0x554>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	715a      	strb	r2, [r3, #5]

    /* Outport: '<Root>/AMK_bDcOn_tx' */
    controller_Y.AMK_bDcOn_tx = 0U;
 8000be0:	4b20      	ldr	r3, [pc, #128]	; (8000c64 <controller_step+0x554>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	719a      	strb	r2, [r3, #6]

    /* Outport: '<Root>/AMK_bEnable' */
    controller_Y.AMK_bEnable = 0U;
 8000be6:	4b1f      	ldr	r3, [pc, #124]	; (8000c64 <controller_step+0x554>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	71da      	strb	r2, [r3, #7]

    /* Outport: '<Root>/AMK_bErrorReset' */
    controller_Y.AMK_bErrorReset = 0U;
 8000bec:	4b1d      	ldr	r3, [pc, #116]	; (8000c64 <controller_step+0x554>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	721a      	strb	r2, [r3, #8]

    /* Outport: '<Root>/AMK_TargetVelocity' */
    controller_Y.AMK_TargetVelocity = 0;
 8000bf2:	4b1c      	ldr	r3, [pc, #112]	; (8000c64 <controller_step+0x554>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	815a      	strh	r2, [r3, #10]

    /* Outport: '<Root>/AMK_TorqueLimitPositiv' */
    controller_Y.AMK_TorqueLimitPositiv = 0;
 8000bf8:	4b1a      	ldr	r3, [pc, #104]	; (8000c64 <controller_step+0x554>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	819a      	strh	r2, [r3, #12]

    /* Outport: '<Root>/AMK_TorqueLimitNegativ' */
    controller_Y.AMK_TorqueLimitNegativ = 0;
 8000bfe:	4b19      	ldr	r3, [pc, #100]	; (8000c64 <controller_step+0x554>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	81da      	strh	r2, [r3, #14]
 8000c04:	e259      	b.n	80010ba <controller_step+0x9aa>
  } else {
    switch (controller_DW.is_c3_motor_interface_lib) {
 8000c06:	4b15      	ldr	r3, [pc, #84]	; (8000c5c <controller_step+0x54c>)
 8000c08:	799b      	ldrb	r3, [r3, #6]
 8000c0a:	3b01      	subs	r3, #1
 8000c0c:	2b04      	cmp	r3, #4
 8000c0e:	f200 8237 	bhi.w	8001080 <controller_step+0x970>
 8000c12:	a201      	add	r2, pc, #4	; (adr r2, 8000c18 <controller_step+0x508>)
 8000c14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c18:	08000c2d 	.word	0x08000c2d
 8000c1c:	08000c8d 	.word	0x08000c8d
 8000c20:	08000d59 	.word	0x08000d59
 8000c24:	08000e47 	.word	0x08000e47
 8000c28:	08000f59 	.word	0x08000f59
     case controller_IN_AMK_errorDetected:
      if (controller_B.GOV_e_miCmd == ERR_RESET) {
 8000c2c:	4b0c      	ldr	r3, [pc, #48]	; (8000c60 <controller_step+0x550>)
 8000c2e:	785b      	ldrb	r3, [r3, #1]
 8000c30:	2b04      	cmp	r3, #4
 8000c32:	f040 823f 	bne.w	80010b4 <controller_step+0x9a4>
        controller_DW.is_c3_motor_interface_lib = controller_IN_AMK_errorReset;
 8000c36:	4b09      	ldr	r3, [pc, #36]	; (8000c5c <controller_step+0x54c>)
 8000c38:	2202      	movs	r2, #2
 8000c3a:	719a      	strb	r2, [r3, #6]
        controller_DW.is_AMK_errorReset = contr_IN_enforceSetpointsZero_p;
 8000c3c:	4b07      	ldr	r3, [pc, #28]	; (8000c5c <controller_step+0x54c>)
 8000c3e:	2201      	movs	r2, #1
 8000c40:	721a      	strb	r2, [r3, #8]

        /* Outport: '<Root>/AMK_TargetVelocity' */
        controller_Y.AMK_TargetVelocity = 0;
 8000c42:	4b08      	ldr	r3, [pc, #32]	; (8000c64 <controller_step+0x554>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	815a      	strh	r2, [r3, #10]

        /* Outport: '<Root>/AMK_TorqueLimitPositiv' */
        controller_Y.AMK_TorqueLimitPositiv = 0;
 8000c48:	4b06      	ldr	r3, [pc, #24]	; (8000c64 <controller_step+0x554>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	819a      	strh	r2, [r3, #12]

        /* Outport: '<Root>/AMK_TorqueLimitNegativ' */
        controller_Y.AMK_TorqueLimitNegativ = 0;
 8000c4e:	4b05      	ldr	r3, [pc, #20]	; (8000c64 <controller_step+0x554>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	81da      	strh	r2, [r3, #14]

        /* Outport: '<Root>/AMK_bInverterOn_tx' */
        controller_Y.AMK_bInverterOn_tx = 0U;
 8000c54:	4b03      	ldr	r3, [pc, #12]	; (8000c64 <controller_step+0x554>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	715a      	strb	r2, [r3, #5]
      }
      break;
 8000c5a:	e22b      	b.n	80010b4 <controller_step+0x9a4>
 8000c5c:	20000368 	.word	0x20000368
 8000c60:	20000364 	.word	0x20000364
 8000c64:	200003ac 	.word	0x200003ac
 8000c68:	20000384 	.word	0x20000384
 8000c6c:	3dcccc00 	.word	0x3dcccc00
 8000c70:	00000000 	.word	0x00000000
 8000c74:	0800966c 	.word	0x0800966c
 8000c78:	42500000 	.word	0x42500000
 8000c7c:	40490fdb 	.word	0x40490fdb
 8000c80:	42c80000 	.word	0x42c80000
 8000c84:	080096c4 	.word	0x080096c4
 8000c88:	3c23d70a 	.word	0x3c23d70a

     case controller_IN_AMK_errorReset:
      switch (controller_DW.is_AMK_errorReset) {
 8000c8c:	4ba1      	ldr	r3, [pc, #644]	; (8000f14 <controller_step+0x804>)
 8000c8e:	7a1b      	ldrb	r3, [r3, #8]
 8000c90:	2b03      	cmp	r3, #3
 8000c92:	d025      	beq.n	8000ce0 <controller_step+0x5d0>
 8000c94:	2b03      	cmp	r3, #3
 8000c96:	dc34      	bgt.n	8000d02 <controller_step+0x5f2>
 8000c98:	2b01      	cmp	r3, #1
 8000c9a:	d002      	beq.n	8000ca2 <controller_step+0x592>
 8000c9c:	2b02      	cmp	r3, #2
 8000c9e:	d011      	beq.n	8000cc4 <controller_step+0x5b4>
 8000ca0:	e02f      	b.n	8000d02 <controller_step+0x5f2>
       case contr_IN_enforceSetpointsZero_p:
        /* Outport: '<Root>/AMK_bInverterOn_tx' */
        controller_Y.AMK_bInverterOn_tx = 0U;
 8000ca2:	4b9d      	ldr	r3, [pc, #628]	; (8000f18 <controller_step+0x808>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	715a      	strb	r2, [r3, #5]
        if (!controller_U.AMK_bInverterOn) {
 8000ca8:	4b9c      	ldr	r3, [pc, #624]	; (8000f1c <controller_step+0x80c>)
 8000caa:	7d5b      	ldrb	r3, [r3, #21]
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d14b      	bne.n	8000d48 <controller_step+0x638>
          controller_DW.is_AMK_errorReset = controller_IN_toggleEnable;
 8000cb0:	4b98      	ldr	r3, [pc, #608]	; (8000f14 <controller_step+0x804>)
 8000cb2:	2203      	movs	r2, #3
 8000cb4:	721a      	strb	r2, [r3, #8]
          controller_DW.temporalCounter_i1 = 0U;
 8000cb6:	4b97      	ldr	r3, [pc, #604]	; (8000f14 <controller_step+0x804>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	72da      	strb	r2, [r3, #11]

          /* Outport: '<Root>/AMK_bEnable' */
          controller_Y.AMK_bEnable = 0U;
 8000cbc:	4b96      	ldr	r3, [pc, #600]	; (8000f18 <controller_step+0x808>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	71da      	strb	r2, [r3, #7]
        }
        break;
 8000cc2:	e041      	b.n	8000d48 <controller_step+0x638>

       case controller_IN_sendReset:
        /* Outport: '<Root>/AMK_bErrorReset' */
        controller_Y.AMK_bErrorReset = 1U;
 8000cc4:	4b94      	ldr	r3, [pc, #592]	; (8000f18 <controller_step+0x808>)
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	721a      	strb	r2, [r3, #8]
        if (controller_DW.temporalCounter_i1 >= 50U) {
 8000cca:	4b92      	ldr	r3, [pc, #584]	; (8000f14 <controller_step+0x804>)
 8000ccc:	7adb      	ldrb	r3, [r3, #11]
 8000cce:	2b31      	cmp	r3, #49	; 0x31
 8000cd0:	d93c      	bls.n	8000d4c <controller_step+0x63c>
          controller_DW.is_AMK_errorReset = controller_IN_toggleReset;
 8000cd2:	4b90      	ldr	r3, [pc, #576]	; (8000f14 <controller_step+0x804>)
 8000cd4:	2204      	movs	r2, #4
 8000cd6:	721a      	strb	r2, [r3, #8]

          /* Outport: '<Root>/AMK_bErrorReset' */
          controller_Y.AMK_bErrorReset = 0U;
 8000cd8:	4b8f      	ldr	r3, [pc, #572]	; (8000f18 <controller_step+0x808>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	721a      	strb	r2, [r3, #8]
        }
        break;
 8000cde:	e035      	b.n	8000d4c <controller_step+0x63c>

       case controller_IN_toggleEnable:
        /* Outport: '<Root>/AMK_bEnable' */
        controller_Y.AMK_bEnable = 0U;
 8000ce0:	4b8d      	ldr	r3, [pc, #564]	; (8000f18 <controller_step+0x808>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	71da      	strb	r2, [r3, #7]
        if (controller_DW.temporalCounter_i1 >= 50U) {
 8000ce6:	4b8b      	ldr	r3, [pc, #556]	; (8000f14 <controller_step+0x804>)
 8000ce8:	7adb      	ldrb	r3, [r3, #11]
 8000cea:	2b31      	cmp	r3, #49	; 0x31
 8000cec:	d930      	bls.n	8000d50 <controller_step+0x640>
          controller_DW.is_AMK_errorReset = controller_IN_sendReset;
 8000cee:	4b89      	ldr	r3, [pc, #548]	; (8000f14 <controller_step+0x804>)
 8000cf0:	2202      	movs	r2, #2
 8000cf2:	721a      	strb	r2, [r3, #8]
          controller_DW.temporalCounter_i1 = 0U;
 8000cf4:	4b87      	ldr	r3, [pc, #540]	; (8000f14 <controller_step+0x804>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	72da      	strb	r2, [r3, #11]

          /* Outport: '<Root>/AMK_bErrorReset' */
          controller_Y.AMK_bErrorReset = 1U;
 8000cfa:	4b87      	ldr	r3, [pc, #540]	; (8000f18 <controller_step+0x808>)
 8000cfc:	2201      	movs	r2, #1
 8000cfe:	721a      	strb	r2, [r3, #8]
        }
        break;
 8000d00:	e026      	b.n	8000d50 <controller_step+0x640>

       default:
        /* Outport: '<Root>/AMK_bErrorReset' */
        /* case IN_toggleReset: */
        controller_Y.AMK_bErrorReset = 0U;
 8000d02:	4b85      	ldr	r3, [pc, #532]	; (8000f18 <controller_step+0x808>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	721a      	strb	r2, [r3, #8]
        if (controller_U.AMK_bSystemReady) {
 8000d08:	4b84      	ldr	r3, [pc, #528]	; (8000f1c <controller_step+0x80c>)
 8000d0a:	7bdb      	ldrb	r3, [r3, #15]
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d021      	beq.n	8000d54 <controller_step+0x644>
          controller_DW.is_AMK_errorReset = controller_IN_NO_ACTIVE_CHILD;
 8000d10:	4b80      	ldr	r3, [pc, #512]	; (8000f14 <controller_step+0x804>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	721a      	strb	r2, [r3, #8]
          controller_DW.is_c3_motor_interface_lib =
 8000d16:	4b7f      	ldr	r3, [pc, #508]	; (8000f14 <controller_step+0x804>)
 8000d18:	2206      	movs	r2, #6
 8000d1a:	719a      	strb	r2, [r3, #6]
            contr_IN_motorOff_waitingForGov;
          controller_B.MI_motorStatus = OFF;
 8000d1c:	4b80      	ldr	r3, [pc, #512]	; (8000f20 <controller_step+0x810>)
 8000d1e:	2206      	movs	r2, #6
 8000d20:	701a      	strb	r2, [r3, #0]

          /* Outport: '<Root>/AMK_bInverterOn_tx' */
          controller_Y.AMK_bInverterOn_tx = 0U;
 8000d22:	4b7d      	ldr	r3, [pc, #500]	; (8000f18 <controller_step+0x808>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	715a      	strb	r2, [r3, #5]

          /* Outport: '<Root>/AMK_bDcOn_tx' */
          controller_Y.AMK_bDcOn_tx = 0U;
 8000d28:	4b7b      	ldr	r3, [pc, #492]	; (8000f18 <controller_step+0x808>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	719a      	strb	r2, [r3, #6]

          /* Outport: '<Root>/AMK_bEnable' */
          controller_Y.AMK_bEnable = 0U;
 8000d2e:	4b7a      	ldr	r3, [pc, #488]	; (8000f18 <controller_step+0x808>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	71da      	strb	r2, [r3, #7]

          /* Outport: '<Root>/AMK_TargetVelocity' */
          controller_Y.AMK_TargetVelocity = 0;
 8000d34:	4b78      	ldr	r3, [pc, #480]	; (8000f18 <controller_step+0x808>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	815a      	strh	r2, [r3, #10]

          /* Outport: '<Root>/AMK_TorqueLimitPositiv' */
          controller_Y.AMK_TorqueLimitPositiv = 0;
 8000d3a:	4b77      	ldr	r3, [pc, #476]	; (8000f18 <controller_step+0x808>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	819a      	strh	r2, [r3, #12]

          /* Outport: '<Root>/AMK_TorqueLimitNegativ' */
          controller_Y.AMK_TorqueLimitNegativ = 0;
 8000d40:	4b75      	ldr	r3, [pc, #468]	; (8000f18 <controller_step+0x808>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	81da      	strh	r2, [r3, #14]
        }
        break;
 8000d46:	e005      	b.n	8000d54 <controller_step+0x644>
        break;
 8000d48:	bf00      	nop
 8000d4a:	e1b6      	b.n	80010ba <controller_step+0x9aa>
        break;
 8000d4c:	bf00      	nop
 8000d4e:	e1b4      	b.n	80010ba <controller_step+0x9aa>
        break;
 8000d50:	bf00      	nop
 8000d52:	e1b2      	b.n	80010ba <controller_step+0x9aa>
        break;
 8000d54:	bf00      	nop
      }
      break;
 8000d56:	e1b0      	b.n	80010ba <controller_step+0x9aa>

     case controller_IN_AMK_running:
      if (controller_U.AMK_bError) {
 8000d58:	4b70      	ldr	r3, [pc, #448]	; (8000f1c <controller_step+0x80c>)
 8000d5a:	7c1b      	ldrb	r3, [r3, #16]
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d006      	beq.n	8000d6e <controller_step+0x65e>
        controller_DW.is_c3_motor_interface_lib =
 8000d60:	4b6c      	ldr	r3, [pc, #432]	; (8000f14 <controller_step+0x804>)
 8000d62:	2201      	movs	r2, #1
 8000d64:	719a      	strb	r2, [r3, #6]
          controller_IN_AMK_errorDetected;
        controller_B.MI_motorStatus = MI_STS_ERROR;
 8000d66:	4b6e      	ldr	r3, [pc, #440]	; (8000f20 <controller_step+0x810>)
 8000d68:	2205      	movs	r2, #5
 8000d6a:	701a      	strb	r2, [r3, #0]

        /* Outport: '<Root>/AMK_TorqueLimitNegativ' */
        controller_Y.AMK_TorqueLimitNegativ =
          controller_ConstB.DataTypeConversion1_l;
      }
      break;
 8000d6c:	e1a5      	b.n	80010ba <controller_step+0x9aa>
      } else if (controller_B.GOV_e_miCmd == CMD_SHUTDOWN) {
 8000d6e:	4b6c      	ldr	r3, [pc, #432]	; (8000f20 <controller_step+0x810>)
 8000d70:	785b      	ldrb	r3, [r3, #1]
 8000d72:	2b03      	cmp	r3, #3
 8000d74:	d115      	bne.n	8000da2 <controller_step+0x692>
        controller_DW.is_c3_motor_interface_lib = controller_IN_AMK_shutdown;
 8000d76:	4b67      	ldr	r3, [pc, #412]	; (8000f14 <controller_step+0x804>)
 8000d78:	2204      	movs	r2, #4
 8000d7a:	719a      	strb	r2, [r3, #6]
        controller_DW.is_AMK_shutdown = control_IN_enforceSetpointsZero;
 8000d7c:	4b65      	ldr	r3, [pc, #404]	; (8000f14 <controller_step+0x804>)
 8000d7e:	2202      	movs	r2, #2
 8000d80:	725a      	strb	r2, [r3, #9]
        controller_B.MI_motorStatus = SHUTDOWN;
 8000d82:	4b67      	ldr	r3, [pc, #412]	; (8000f20 <controller_step+0x810>)
 8000d84:	2204      	movs	r2, #4
 8000d86:	701a      	strb	r2, [r3, #0]
        controller_Y.AMK_TargetVelocity = 0;
 8000d88:	4b63      	ldr	r3, [pc, #396]	; (8000f18 <controller_step+0x808>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	815a      	strh	r2, [r3, #10]
        controller_Y.AMK_TorqueLimitPositiv = 0;
 8000d8e:	4b62      	ldr	r3, [pc, #392]	; (8000f18 <controller_step+0x808>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	819a      	strh	r2, [r3, #12]
        controller_Y.AMK_TorqueLimitNegativ = 0;
 8000d94:	4b60      	ldr	r3, [pc, #384]	; (8000f18 <controller_step+0x808>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	81da      	strh	r2, [r3, #14]
        controller_Y.AMK_bInverterOn_tx = 0U;
 8000d9a:	4b5f      	ldr	r3, [pc, #380]	; (8000f18 <controller_step+0x808>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	715a      	strb	r2, [r3, #5]
      break;
 8000da0:	e18b      	b.n	80010ba <controller_step+0x9aa>
        controller_B.MI_motorStatus = RUNNING;
 8000da2:	4b5f      	ldr	r3, [pc, #380]	; (8000f20 <controller_step+0x810>)
 8000da4:	2203      	movs	r2, #3
 8000da6:	701a      	strb	r2, [r3, #0]
          controller_ConstB.DataTypeConversion2_d;
 8000da8:	4b5e      	ldr	r3, [pc, #376]	; (8000f24 <controller_step+0x814>)
 8000daa:	f9b3 2052 	ldrsh.w	r2, [r3, #82]	; 0x52
        controller_Y.AMK_TargetVelocity =
 8000dae:	4b5a      	ldr	r3, [pc, #360]	; (8000f18 <controller_step+0x808>)
 8000db0:	815a      	strh	r2, [r3, #10]
        a = floorf(1000.0F * rtb_TorqueLimit);
 8000db2:	edd7 7a02 	vldr	s15, [r7, #8]
 8000db6:	ed9f 7a5c 	vldr	s14, [pc, #368]	; 8000f28 <controller_step+0x818>
 8000dba:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000dbe:	eeb0 0a67 	vmov.f32	s0, s15
 8000dc2:	f008 facd 	bl	8009360 <floorf>
 8000dc6:	ed87 0a03 	vstr	s0, [r7, #12]
        if (rtIsNaNF(a) || rtIsInfF(a)) {
 8000dca:	ed97 0a03 	vldr	s0, [r7, #12]
 8000dce:	f000 fb6d 	bl	80014ac <rtIsNaNF>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d106      	bne.n	8000de6 <controller_step+0x6d6>
 8000dd8:	ed97 0a03 	vldr	s0, [r7, #12]
 8000ddc:	f000 fb40 	bl	8001460 <rtIsInfF>
 8000de0:	4603      	mov	r3, r0
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d003      	beq.n	8000dee <controller_step+0x6de>
          a = 0.0F;
 8000de6:	f04f 0300 	mov.w	r3, #0
 8000dea:	60fb      	str	r3, [r7, #12]
 8000dec:	e007      	b.n	8000dfe <controller_step+0x6ee>
          a = fmodf(a, 65536.0F);
 8000dee:	eddf 0a4f 	vldr	s1, [pc, #316]	; 8000f2c <controller_step+0x81c>
 8000df2:	ed97 0a03 	vldr	s0, [r7, #12]
 8000df6:	f008 fb47 	bl	8009488 <fmodf>
 8000dfa:	ed87 0a03 	vstr	s0, [r7, #12]
        controller_Y.AMK_TorqueLimitPositiv = (int16_T)(a < 0.0F ? (int32_T)
 8000dfe:	edd7 7a03 	vldr	s15, [r7, #12]
 8000e02:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000e06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e0a:	d50c      	bpl.n	8000e26 <controller_step+0x716>
          (int16_T)-(int16_T)(uint16_T)-a : (int32_T)(int16_T)(uint16_T)a);
 8000e0c:	edd7 7a03 	vldr	s15, [r7, #12]
 8000e10:	eef1 7a67 	vneg.f32	s15, s15
 8000e14:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000e18:	ee17 3a90 	vmov	r3, s15
 8000e1c:	b29b      	uxth	r3, r3
 8000e1e:	425b      	negs	r3, r3
 8000e20:	b29b      	uxth	r3, r3
        controller_Y.AMK_TorqueLimitPositiv = (int16_T)(a < 0.0F ? (int32_T)
 8000e22:	b21b      	sxth	r3, r3
 8000e24:	e007      	b.n	8000e36 <controller_step+0x726>
          (int16_T)-(int16_T)(uint16_T)-a : (int32_T)(int16_T)(uint16_T)a);
 8000e26:	edd7 7a03 	vldr	s15, [r7, #12]
 8000e2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000e2e:	ee17 3a90 	vmov	r3, s15
 8000e32:	b29b      	uxth	r3, r3
        controller_Y.AMK_TorqueLimitPositiv = (int16_T)(a < 0.0F ? (int32_T)
 8000e34:	b21b      	sxth	r3, r3
 8000e36:	4a38      	ldr	r2, [pc, #224]	; (8000f18 <controller_step+0x808>)
 8000e38:	8193      	strh	r3, [r2, #12]
          controller_ConstB.DataTypeConversion1_l;
 8000e3a:	4b3a      	ldr	r3, [pc, #232]	; (8000f24 <controller_step+0x814>)
 8000e3c:	f9b3 2050 	ldrsh.w	r2, [r3, #80]	; 0x50
        controller_Y.AMK_TorqueLimitNegativ =
 8000e40:	4b35      	ldr	r3, [pc, #212]	; (8000f18 <controller_step+0x808>)
 8000e42:	81da      	strh	r2, [r3, #14]
      break;
 8000e44:	e139      	b.n	80010ba <controller_step+0x9aa>

     case controller_IN_AMK_shutdown:
      switch (controller_DW.is_AMK_shutdown) {
 8000e46:	4b33      	ldr	r3, [pc, #204]	; (8000f14 <controller_step+0x804>)
 8000e48:	7a5b      	ldrb	r3, [r3, #9]
 8000e4a:	2b01      	cmp	r3, #1
 8000e4c:	d002      	beq.n	8000e54 <controller_step+0x744>
 8000e4e:	2b02      	cmp	r3, #2
 8000e50:	d01c      	beq.n	8000e8c <controller_step+0x77c>
 8000e52:	e037      	b.n	8000ec4 <controller_step+0x7b4>
       case controller_IN_commandOff:
        /* Outport: '<Root>/AMK_bEnable' */
        controller_Y.AMK_bEnable = 0U;
 8000e54:	4b30      	ldr	r3, [pc, #192]	; (8000f18 <controller_step+0x808>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	71da      	strb	r2, [r3, #7]
        if (!controller_U.AMK_bQuitDcOn) {
 8000e5a:	4b30      	ldr	r3, [pc, #192]	; (8000f1c <controller_step+0x80c>)
 8000e5c:	7c9b      	ldrb	r3, [r3, #18]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d106      	bne.n	8000e70 <controller_step+0x760>
          controller_DW.is_AMK_shutdown = controller_IN_toggleDCon;
 8000e62:	4b2c      	ldr	r3, [pc, #176]	; (8000f14 <controller_step+0x804>)
 8000e64:	2203      	movs	r2, #3
 8000e66:	725a      	strb	r2, [r3, #9]

          /* Outport: '<Root>/AMK_bDcOn_tx' */
          controller_Y.AMK_bDcOn_tx = 0U;
 8000e68:	4b2b      	ldr	r3, [pc, #172]	; (8000f18 <controller_step+0x808>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	719a      	strb	r2, [r3, #6]
          controller_DW.is_AMK_shutdown = controller_IN_NO_ACTIVE_CHILD;
          controller_DW.is_c3_motor_interface_lib =
            controller_IN_AMK_errorDetected;
          controller_B.MI_motorStatus = MI_STS_ERROR;
        }
        break;
 8000e6e:	e06d      	b.n	8000f4c <controller_step+0x83c>
        } else if (controller_U.AMK_bError) {
 8000e70:	4b2a      	ldr	r3, [pc, #168]	; (8000f1c <controller_step+0x80c>)
 8000e72:	7c1b      	ldrb	r3, [r3, #16]
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d069      	beq.n	8000f4c <controller_step+0x83c>
          controller_DW.is_AMK_shutdown = controller_IN_NO_ACTIVE_CHILD;
 8000e78:	4b26      	ldr	r3, [pc, #152]	; (8000f14 <controller_step+0x804>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	725a      	strb	r2, [r3, #9]
          controller_DW.is_c3_motor_interface_lib =
 8000e7e:	4b25      	ldr	r3, [pc, #148]	; (8000f14 <controller_step+0x804>)
 8000e80:	2201      	movs	r2, #1
 8000e82:	719a      	strb	r2, [r3, #6]
          controller_B.MI_motorStatus = MI_STS_ERROR;
 8000e84:	4b26      	ldr	r3, [pc, #152]	; (8000f20 <controller_step+0x810>)
 8000e86:	2205      	movs	r2, #5
 8000e88:	701a      	strb	r2, [r3, #0]
        break;
 8000e8a:	e05f      	b.n	8000f4c <controller_step+0x83c>

       case control_IN_enforceSetpointsZero:
        /* Outport: '<Root>/AMK_bInverterOn_tx' */
        controller_Y.AMK_bInverterOn_tx = 0U;
 8000e8c:	4b22      	ldr	r3, [pc, #136]	; (8000f18 <controller_step+0x808>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	715a      	strb	r2, [r3, #5]
        if (!controller_U.AMK_bInverterOn) {
 8000e92:	4b22      	ldr	r3, [pc, #136]	; (8000f1c <controller_step+0x80c>)
 8000e94:	7d5b      	ldrb	r3, [r3, #21]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d106      	bne.n	8000ea8 <controller_step+0x798>
          controller_DW.is_AMK_shutdown = controller_IN_commandOff;
 8000e9a:	4b1e      	ldr	r3, [pc, #120]	; (8000f14 <controller_step+0x804>)
 8000e9c:	2201      	movs	r2, #1
 8000e9e:	725a      	strb	r2, [r3, #9]

          /* Outport: '<Root>/AMK_bEnable' */
          controller_Y.AMK_bEnable = 0U;
 8000ea0:	4b1d      	ldr	r3, [pc, #116]	; (8000f18 <controller_step+0x808>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	71da      	strb	r2, [r3, #7]
          controller_DW.is_AMK_shutdown = controller_IN_NO_ACTIVE_CHILD;
          controller_DW.is_c3_motor_interface_lib =
            controller_IN_AMK_errorDetected;
          controller_B.MI_motorStatus = MI_STS_ERROR;
        }
        break;
 8000ea6:	e053      	b.n	8000f50 <controller_step+0x840>
        } else if (controller_U.AMK_bError) {
 8000ea8:	4b1c      	ldr	r3, [pc, #112]	; (8000f1c <controller_step+0x80c>)
 8000eaa:	7c1b      	ldrb	r3, [r3, #16]
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d04f      	beq.n	8000f50 <controller_step+0x840>
          controller_DW.is_AMK_shutdown = controller_IN_NO_ACTIVE_CHILD;
 8000eb0:	4b18      	ldr	r3, [pc, #96]	; (8000f14 <controller_step+0x804>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	725a      	strb	r2, [r3, #9]
          controller_DW.is_c3_motor_interface_lib =
 8000eb6:	4b17      	ldr	r3, [pc, #92]	; (8000f14 <controller_step+0x804>)
 8000eb8:	2201      	movs	r2, #1
 8000eba:	719a      	strb	r2, [r3, #6]
          controller_B.MI_motorStatus = MI_STS_ERROR;
 8000ebc:	4b18      	ldr	r3, [pc, #96]	; (8000f20 <controller_step+0x810>)
 8000ebe:	2205      	movs	r2, #5
 8000ec0:	701a      	strb	r2, [r3, #0]
        break;
 8000ec2:	e045      	b.n	8000f50 <controller_step+0x840>

       default:
        /* Outport: '<Root>/AMK_bDcOn_tx' */
        /* case IN_toggleDCon: */
        controller_Y.AMK_bDcOn_tx = 0U;
 8000ec4:	4b14      	ldr	r3, [pc, #80]	; (8000f18 <controller_step+0x808>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	719a      	strb	r2, [r3, #6]
        if ((!controller_U.AMK_bDcOn) && (!controller_U.AMK_bQuitDcOn)) {
 8000eca:	4b14      	ldr	r3, [pc, #80]	; (8000f1c <controller_step+0x80c>)
 8000ecc:	7cdb      	ldrb	r3, [r3, #19]
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d12e      	bne.n	8000f30 <controller_step+0x820>
 8000ed2:	4b12      	ldr	r3, [pc, #72]	; (8000f1c <controller_step+0x80c>)
 8000ed4:	7c9b      	ldrb	r3, [r3, #18]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d12a      	bne.n	8000f30 <controller_step+0x820>
          controller_DW.is_AMK_shutdown = controller_IN_NO_ACTIVE_CHILD;
 8000eda:	4b0e      	ldr	r3, [pc, #56]	; (8000f14 <controller_step+0x804>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	725a      	strb	r2, [r3, #9]
          controller_DW.is_c3_motor_interface_lib =
 8000ee0:	4b0c      	ldr	r3, [pc, #48]	; (8000f14 <controller_step+0x804>)
 8000ee2:	2206      	movs	r2, #6
 8000ee4:	719a      	strb	r2, [r3, #6]
            contr_IN_motorOff_waitingForGov;
          controller_B.MI_motorStatus = OFF;
 8000ee6:	4b0e      	ldr	r3, [pc, #56]	; (8000f20 <controller_step+0x810>)
 8000ee8:	2206      	movs	r2, #6
 8000eea:	701a      	strb	r2, [r3, #0]

          /* Outport: '<Root>/AMK_bInverterOn_tx' */
          controller_Y.AMK_bInverterOn_tx = 0U;
 8000eec:	4b0a      	ldr	r3, [pc, #40]	; (8000f18 <controller_step+0x808>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	715a      	strb	r2, [r3, #5]

          /* Outport: '<Root>/AMK_bEnable' */
          controller_Y.AMK_bEnable = 0U;
 8000ef2:	4b09      	ldr	r3, [pc, #36]	; (8000f18 <controller_step+0x808>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	71da      	strb	r2, [r3, #7]

          /* Outport: '<Root>/AMK_bErrorReset' */
          controller_Y.AMK_bErrorReset = 0U;
 8000ef8:	4b07      	ldr	r3, [pc, #28]	; (8000f18 <controller_step+0x808>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	721a      	strb	r2, [r3, #8]

          /* Outport: '<Root>/AMK_TargetVelocity' */
          controller_Y.AMK_TargetVelocity = 0;
 8000efe:	4b06      	ldr	r3, [pc, #24]	; (8000f18 <controller_step+0x808>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	815a      	strh	r2, [r3, #10]

          /* Outport: '<Root>/AMK_TorqueLimitPositiv' */
          controller_Y.AMK_TorqueLimitPositiv = 0;
 8000f04:	4b04      	ldr	r3, [pc, #16]	; (8000f18 <controller_step+0x808>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	819a      	strh	r2, [r3, #12]

          /* Outport: '<Root>/AMK_TorqueLimitNegativ' */
          controller_Y.AMK_TorqueLimitNegativ = 0;
 8000f0a:	4b03      	ldr	r3, [pc, #12]	; (8000f18 <controller_step+0x808>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	81da      	strh	r2, [r3, #14]
          controller_DW.is_AMK_shutdown = controller_IN_NO_ACTIVE_CHILD;
          controller_DW.is_c3_motor_interface_lib =
            controller_IN_AMK_errorDetected;
          controller_B.MI_motorStatus = MI_STS_ERROR;
        }
        break;
 8000f10:	e020      	b.n	8000f54 <controller_step+0x844>
 8000f12:	bf00      	nop
 8000f14:	20000368 	.word	0x20000368
 8000f18:	200003ac 	.word	0x200003ac
 8000f1c:	20000384 	.word	0x20000384
 8000f20:	20000364 	.word	0x20000364
 8000f24:	0800966c 	.word	0x0800966c
 8000f28:	447a0000 	.word	0x447a0000
 8000f2c:	47800000 	.word	0x47800000
        } else if (controller_U.AMK_bError) {
 8000f30:	4ba2      	ldr	r3, [pc, #648]	; (80011bc <controller_step+0xaac>)
 8000f32:	7c1b      	ldrb	r3, [r3, #16]
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d00d      	beq.n	8000f54 <controller_step+0x844>
          controller_DW.is_AMK_shutdown = controller_IN_NO_ACTIVE_CHILD;
 8000f38:	4ba1      	ldr	r3, [pc, #644]	; (80011c0 <controller_step+0xab0>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	725a      	strb	r2, [r3, #9]
          controller_DW.is_c3_motor_interface_lib =
 8000f3e:	4ba0      	ldr	r3, [pc, #640]	; (80011c0 <controller_step+0xab0>)
 8000f40:	2201      	movs	r2, #1
 8000f42:	719a      	strb	r2, [r3, #6]
          controller_B.MI_motorStatus = MI_STS_ERROR;
 8000f44:	4b9f      	ldr	r3, [pc, #636]	; (80011c4 <controller_step+0xab4>)
 8000f46:	2205      	movs	r2, #5
 8000f48:	701a      	strb	r2, [r3, #0]
        break;
 8000f4a:	e003      	b.n	8000f54 <controller_step+0x844>
        break;
 8000f4c:	bf00      	nop
 8000f4e:	e0b4      	b.n	80010ba <controller_step+0x9aa>
        break;
 8000f50:	bf00      	nop
 8000f52:	e0b2      	b.n	80010ba <controller_step+0x9aa>
        break;
 8000f54:	bf00      	nop
      }
      break;
 8000f56:	e0b0      	b.n	80010ba <controller_step+0x9aa>

     case controller_IN_AMK_startup:
      switch (controller_DW.is_AMK_startup) {
 8000f58:	4b99      	ldr	r3, [pc, #612]	; (80011c0 <controller_step+0xab0>)
 8000f5a:	79db      	ldrb	r3, [r3, #7]
 8000f5c:	2b03      	cmp	r3, #3
 8000f5e:	d045      	beq.n	8000fec <controller_step+0x8dc>
 8000f60:	2b03      	cmp	r3, #3
 8000f62:	dc6c      	bgt.n	800103e <controller_step+0x92e>
 8000f64:	2b01      	cmp	r3, #1
 8000f66:	d002      	beq.n	8000f6e <controller_step+0x85e>
 8000f68:	2b02      	cmp	r3, #2
 8000f6a:	d023      	beq.n	8000fb4 <controller_step+0x8a4>
 8000f6c:	e067      	b.n	800103e <controller_step+0x92e>
       case controller_IN_commandOn:
        /* Outport: '<Root>/AMK_bEnable' */
        controller_Y.AMK_bEnable = 1U;
 8000f6e:	4b96      	ldr	r3, [pc, #600]	; (80011c8 <controller_step+0xab8>)
 8000f70:	2201      	movs	r2, #1
 8000f72:	71da      	strb	r2, [r3, #7]

        /* Outport: '<Root>/AMK_bInverterOn_tx' */
        controller_Y.AMK_bInverterOn_tx = 1U;
 8000f74:	4b94      	ldr	r3, [pc, #592]	; (80011c8 <controller_step+0xab8>)
 8000f76:	2201      	movs	r2, #1
 8000f78:	715a      	strb	r2, [r3, #5]
        if (controller_U.AMK_bInverterOn && controller_U.AMK_bQuitInverterOn) {
 8000f7a:	4b90      	ldr	r3, [pc, #576]	; (80011bc <controller_step+0xaac>)
 8000f7c:	7d5b      	ldrb	r3, [r3, #21]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d00a      	beq.n	8000f98 <controller_step+0x888>
 8000f82:	4b8e      	ldr	r3, [pc, #568]	; (80011bc <controller_step+0xaac>)
 8000f84:	7d1b      	ldrb	r3, [r3, #20]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d006      	beq.n	8000f98 <controller_step+0x888>
          controller_DW.is_AMK_startup = controller_IN_NO_ACTIVE_CHILD;
 8000f8a:	4b8d      	ldr	r3, [pc, #564]	; (80011c0 <controller_step+0xab0>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	71da      	strb	r2, [r3, #7]
          controller_DW.is_c3_motor_interface_lib = controller_IN_AMK_running;
 8000f90:	4b8b      	ldr	r3, [pc, #556]	; (80011c0 <controller_step+0xab0>)
 8000f92:	2203      	movs	r2, #3
 8000f94:	719a      	strb	r2, [r3, #6]
          controller_DW.is_AMK_startup = controller_IN_NO_ACTIVE_CHILD;
          controller_DW.is_c3_motor_interface_lib =
            controller_IN_AMK_errorDetected;
          controller_B.MI_motorStatus = MI_STS_ERROR;
        }
        break;
 8000f96:	e06b      	b.n	8001070 <controller_step+0x960>
        } else if (controller_U.AMK_bError) {
 8000f98:	4b88      	ldr	r3, [pc, #544]	; (80011bc <controller_step+0xaac>)
 8000f9a:	7c1b      	ldrb	r3, [r3, #16]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d067      	beq.n	8001070 <controller_step+0x960>
          controller_DW.is_AMK_startup = controller_IN_NO_ACTIVE_CHILD;
 8000fa0:	4b87      	ldr	r3, [pc, #540]	; (80011c0 <controller_step+0xab0>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	71da      	strb	r2, [r3, #7]
          controller_DW.is_c3_motor_interface_lib =
 8000fa6:	4b86      	ldr	r3, [pc, #536]	; (80011c0 <controller_step+0xab0>)
 8000fa8:	2201      	movs	r2, #1
 8000faa:	719a      	strb	r2, [r3, #6]
          controller_B.MI_motorStatus = MI_STS_ERROR;
 8000fac:	4b85      	ldr	r3, [pc, #532]	; (80011c4 <controller_step+0xab4>)
 8000fae:	2205      	movs	r2, #5
 8000fb0:	701a      	strb	r2, [r3, #0]
        break;
 8000fb2:	e05d      	b.n	8001070 <controller_step+0x960>

       case control_IN_enforceSetpointsZero:
        if (controller_DW.temporalCounter_i1 >= 100U) {
 8000fb4:	4b82      	ldr	r3, [pc, #520]	; (80011c0 <controller_step+0xab0>)
 8000fb6:	7adb      	ldrb	r3, [r3, #11]
 8000fb8:	2b63      	cmp	r3, #99	; 0x63
 8000fba:	d909      	bls.n	8000fd0 <controller_step+0x8c0>
          controller_DW.is_AMK_startup = controller_IN_commandOn;
 8000fbc:	4b80      	ldr	r3, [pc, #512]	; (80011c0 <controller_step+0xab0>)
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	71da      	strb	r2, [r3, #7]

          /* Outport: '<Root>/AMK_bEnable' */
          controller_Y.AMK_bEnable = 1U;
 8000fc2:	4b81      	ldr	r3, [pc, #516]	; (80011c8 <controller_step+0xab8>)
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	71da      	strb	r2, [r3, #7]

          /* Outport: '<Root>/AMK_bInverterOn_tx' */
          controller_Y.AMK_bInverterOn_tx = 1U;
 8000fc8:	4b7f      	ldr	r3, [pc, #508]	; (80011c8 <controller_step+0xab8>)
 8000fca:	2201      	movs	r2, #1
 8000fcc:	715a      	strb	r2, [r3, #5]
          controller_DW.is_AMK_startup = controller_IN_NO_ACTIVE_CHILD;
          controller_DW.is_c3_motor_interface_lib =
            controller_IN_AMK_errorDetected;
          controller_B.MI_motorStatus = MI_STS_ERROR;
        }
        break;
 8000fce:	e051      	b.n	8001074 <controller_step+0x964>
        } else if (controller_U.AMK_bError) {
 8000fd0:	4b7a      	ldr	r3, [pc, #488]	; (80011bc <controller_step+0xaac>)
 8000fd2:	7c1b      	ldrb	r3, [r3, #16]
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d04d      	beq.n	8001074 <controller_step+0x964>
          controller_DW.is_AMK_startup = controller_IN_NO_ACTIVE_CHILD;
 8000fd8:	4b79      	ldr	r3, [pc, #484]	; (80011c0 <controller_step+0xab0>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	71da      	strb	r2, [r3, #7]
          controller_DW.is_c3_motor_interface_lib =
 8000fde:	4b78      	ldr	r3, [pc, #480]	; (80011c0 <controller_step+0xab0>)
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	719a      	strb	r2, [r3, #6]
          controller_B.MI_motorStatus = MI_STS_ERROR;
 8000fe4:	4b77      	ldr	r3, [pc, #476]	; (80011c4 <controller_step+0xab4>)
 8000fe6:	2205      	movs	r2, #5
 8000fe8:	701a      	strb	r2, [r3, #0]
        break;
 8000fea:	e043      	b.n	8001074 <controller_step+0x964>

       case controller_IN_toggleDCon:
        /* Outport: '<Root>/AMK_bDcOn_tx' */
        controller_Y.AMK_bDcOn_tx = 1U;
 8000fec:	4b76      	ldr	r3, [pc, #472]	; (80011c8 <controller_step+0xab8>)
 8000fee:	2201      	movs	r2, #1
 8000ff0:	719a      	strb	r2, [r3, #6]
        if (controller_U.AMK_bDcOn && controller_U.AMK_bQuitDcOn) {
 8000ff2:	4b72      	ldr	r3, [pc, #456]	; (80011bc <controller_step+0xaac>)
 8000ff4:	7cdb      	ldrb	r3, [r3, #19]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d013      	beq.n	8001022 <controller_step+0x912>
 8000ffa:	4b70      	ldr	r3, [pc, #448]	; (80011bc <controller_step+0xaac>)
 8000ffc:	7c9b      	ldrb	r3, [r3, #18]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d00f      	beq.n	8001022 <controller_step+0x912>
          controller_DW.is_AMK_startup = control_IN_enforceSetpointsZero;
 8001002:	4b6f      	ldr	r3, [pc, #444]	; (80011c0 <controller_step+0xab0>)
 8001004:	2202      	movs	r2, #2
 8001006:	71da      	strb	r2, [r3, #7]
          controller_DW.temporalCounter_i1 = 0U;
 8001008:	4b6d      	ldr	r3, [pc, #436]	; (80011c0 <controller_step+0xab0>)
 800100a:	2200      	movs	r2, #0
 800100c:	72da      	strb	r2, [r3, #11]

          /* Outport: '<Root>/AMK_TargetVelocity' */
          controller_Y.AMK_TargetVelocity = 0;
 800100e:	4b6e      	ldr	r3, [pc, #440]	; (80011c8 <controller_step+0xab8>)
 8001010:	2200      	movs	r2, #0
 8001012:	815a      	strh	r2, [r3, #10]

          /* Outport: '<Root>/AMK_TorqueLimitPositiv' */
          controller_Y.AMK_TorqueLimitPositiv = 0;
 8001014:	4b6c      	ldr	r3, [pc, #432]	; (80011c8 <controller_step+0xab8>)
 8001016:	2200      	movs	r2, #0
 8001018:	819a      	strh	r2, [r3, #12]

          /* Outport: '<Root>/AMK_TorqueLimitNegativ' */
          controller_Y.AMK_TorqueLimitNegativ = 0;
 800101a:	4b6b      	ldr	r3, [pc, #428]	; (80011c8 <controller_step+0xab8>)
 800101c:	2200      	movs	r2, #0
 800101e:	81da      	strh	r2, [r3, #14]
          controller_DW.is_AMK_startup = controller_IN_NO_ACTIVE_CHILD;
          controller_DW.is_c3_motor_interface_lib =
            controller_IN_AMK_errorDetected;
          controller_B.MI_motorStatus = MI_STS_ERROR;
        }
        break;
 8001020:	e02a      	b.n	8001078 <controller_step+0x968>
        } else if (controller_U.AMK_bError) {
 8001022:	4b66      	ldr	r3, [pc, #408]	; (80011bc <controller_step+0xaac>)
 8001024:	7c1b      	ldrb	r3, [r3, #16]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d026      	beq.n	8001078 <controller_step+0x968>
          controller_DW.is_AMK_startup = controller_IN_NO_ACTIVE_CHILD;
 800102a:	4b65      	ldr	r3, [pc, #404]	; (80011c0 <controller_step+0xab0>)
 800102c:	2200      	movs	r2, #0
 800102e:	71da      	strb	r2, [r3, #7]
          controller_DW.is_c3_motor_interface_lib =
 8001030:	4b63      	ldr	r3, [pc, #396]	; (80011c0 <controller_step+0xab0>)
 8001032:	2201      	movs	r2, #1
 8001034:	719a      	strb	r2, [r3, #6]
          controller_B.MI_motorStatus = MI_STS_ERROR;
 8001036:	4b63      	ldr	r3, [pc, #396]	; (80011c4 <controller_step+0xab4>)
 8001038:	2205      	movs	r2, #5
 800103a:	701a      	strb	r2, [r3, #0]
        break;
 800103c:	e01c      	b.n	8001078 <controller_step+0x968>

       default:
        /* case IN_waiting_sysReady: */
        if (controller_U.AMK_bSystemReady) {
 800103e:	4b5f      	ldr	r3, [pc, #380]	; (80011bc <controller_step+0xaac>)
 8001040:	7bdb      	ldrb	r3, [r3, #15]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d006      	beq.n	8001054 <controller_step+0x944>
          controller_DW.is_AMK_startup = controller_IN_toggleDCon;
 8001046:	4b5e      	ldr	r3, [pc, #376]	; (80011c0 <controller_step+0xab0>)
 8001048:	2203      	movs	r2, #3
 800104a:	71da      	strb	r2, [r3, #7]

          /* Outport: '<Root>/AMK_bDcOn_tx' */
          controller_Y.AMK_bDcOn_tx = 1U;
 800104c:	4b5e      	ldr	r3, [pc, #376]	; (80011c8 <controller_step+0xab8>)
 800104e:	2201      	movs	r2, #1
 8001050:	719a      	strb	r2, [r3, #6]
          controller_DW.is_AMK_startup = controller_IN_NO_ACTIVE_CHILD;
          controller_DW.is_c3_motor_interface_lib =
            controller_IN_AMK_errorDetected;
          controller_B.MI_motorStatus = MI_STS_ERROR;
        }
        break;
 8001052:	e013      	b.n	800107c <controller_step+0x96c>
        } else if (controller_U.AMK_bError) {
 8001054:	4b59      	ldr	r3, [pc, #356]	; (80011bc <controller_step+0xaac>)
 8001056:	7c1b      	ldrb	r3, [r3, #16]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d00f      	beq.n	800107c <controller_step+0x96c>
          controller_DW.is_AMK_startup = controller_IN_NO_ACTIVE_CHILD;
 800105c:	4b58      	ldr	r3, [pc, #352]	; (80011c0 <controller_step+0xab0>)
 800105e:	2200      	movs	r2, #0
 8001060:	71da      	strb	r2, [r3, #7]
          controller_DW.is_c3_motor_interface_lib =
 8001062:	4b57      	ldr	r3, [pc, #348]	; (80011c0 <controller_step+0xab0>)
 8001064:	2201      	movs	r2, #1
 8001066:	719a      	strb	r2, [r3, #6]
          controller_B.MI_motorStatus = MI_STS_ERROR;
 8001068:	4b56      	ldr	r3, [pc, #344]	; (80011c4 <controller_step+0xab4>)
 800106a:	2205      	movs	r2, #5
 800106c:	701a      	strb	r2, [r3, #0]
        break;
 800106e:	e005      	b.n	800107c <controller_step+0x96c>
        break;
 8001070:	bf00      	nop
 8001072:	e022      	b.n	80010ba <controller_step+0x9aa>
        break;
 8001074:	bf00      	nop
 8001076:	e020      	b.n	80010ba <controller_step+0x9aa>
        break;
 8001078:	bf00      	nop
 800107a:	e01e      	b.n	80010ba <controller_step+0x9aa>
        break;
 800107c:	bf00      	nop
      }
      break;
 800107e:	e01c      	b.n	80010ba <controller_step+0x9aa>

     default:
      /* Outport: '<Root>/AMK_bInverterOn_tx' */
      /* case IN_motorOff_waitingForGov: */
      controller_Y.AMK_bInverterOn_tx = 0U;
 8001080:	4b51      	ldr	r3, [pc, #324]	; (80011c8 <controller_step+0xab8>)
 8001082:	2200      	movs	r2, #0
 8001084:	715a      	strb	r2, [r3, #5]

      /* Outport: '<Root>/AMK_bDcOn_tx' */
      controller_Y.AMK_bDcOn_tx = 0U;
 8001086:	4b50      	ldr	r3, [pc, #320]	; (80011c8 <controller_step+0xab8>)
 8001088:	2200      	movs	r2, #0
 800108a:	719a      	strb	r2, [r3, #6]

      /* Outport: '<Root>/AMK_bEnable' */
      controller_Y.AMK_bEnable = 0U;
 800108c:	4b4e      	ldr	r3, [pc, #312]	; (80011c8 <controller_step+0xab8>)
 800108e:	2200      	movs	r2, #0
 8001090:	71da      	strb	r2, [r3, #7]

      /* Outport: '<Root>/AMK_bErrorReset' */
      controller_Y.AMK_bErrorReset = 0U;
 8001092:	4b4d      	ldr	r3, [pc, #308]	; (80011c8 <controller_step+0xab8>)
 8001094:	2200      	movs	r2, #0
 8001096:	721a      	strb	r2, [r3, #8]
      if (controller_B.GOV_e_miCmd == CMD_STARTUP) {
 8001098:	4b4a      	ldr	r3, [pc, #296]	; (80011c4 <controller_step+0xab4>)
 800109a:	785b      	ldrb	r3, [r3, #1]
 800109c:	2b02      	cmp	r3, #2
 800109e:	d10b      	bne.n	80010b8 <controller_step+0x9a8>
        controller_DW.is_c3_motor_interface_lib = controller_IN_AMK_startup;
 80010a0:	4b47      	ldr	r3, [pc, #284]	; (80011c0 <controller_step+0xab0>)
 80010a2:	2205      	movs	r2, #5
 80010a4:	719a      	strb	r2, [r3, #6]
        controller_DW.is_AMK_startup = controller_IN_waiting_sysReady;
 80010a6:	4b46      	ldr	r3, [pc, #280]	; (80011c0 <controller_step+0xab0>)
 80010a8:	2204      	movs	r2, #4
 80010aa:	71da      	strb	r2, [r3, #7]
        controller_B.MI_motorStatus = STARTUP;
 80010ac:	4b45      	ldr	r3, [pc, #276]	; (80011c4 <controller_step+0xab4>)
 80010ae:	2202      	movs	r2, #2
 80010b0:	701a      	strb	r2, [r3, #0]
      }
      break;
 80010b2:	e001      	b.n	80010b8 <controller_step+0x9a8>
      break;
 80010b4:	bf00      	nop
 80010b6:	e000      	b.n	80010ba <controller_step+0x9aa>
      break;
 80010b8:	bf00      	nop
   *  Delay: '<S3>/Delay'
   *  Inport: '<Root>/BM_b_HVnegContactorSts'
   *  Inport: '<Root>/BM_b_HVposContactorSts'
   *  Inport: '<Root>/BM_b_prechrgContactorSts'
   */
  if (controller_DW.temporalCounter_i1_p < 127U) {
 80010ba:	4b41      	ldr	r3, [pc, #260]	; (80011c0 <controller_step+0xab0>)
 80010bc:	7e1b      	ldrb	r3, [r3, #24]
 80010be:	2b7e      	cmp	r3, #126	; 0x7e
 80010c0:	d805      	bhi.n	80010ce <controller_step+0x9be>
    controller_DW.temporalCounter_i1_p++;
 80010c2:	4b3f      	ldr	r3, [pc, #252]	; (80011c0 <controller_step+0xab0>)
 80010c4:	7e1b      	ldrb	r3, [r3, #24]
 80010c6:	3301      	adds	r3, #1
 80010c8:	b2da      	uxtb	r2, r3
 80010ca:	4b3d      	ldr	r3, [pc, #244]	; (80011c0 <controller_step+0xab0>)
 80010cc:	761a      	strb	r2, [r3, #24]
  }

  if (controller_DW.is_active_c3_battery_monitor_li == 0U) {
 80010ce:	4b3c      	ldr	r3, [pc, #240]	; (80011c0 <controller_step+0xab0>)
 80010d0:	7ddb      	ldrb	r3, [r3, #23]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d109      	bne.n	80010ea <controller_step+0x9da>
    controller_DW.is_active_c3_battery_monitor_li = 1U;
 80010d6:	4b3a      	ldr	r3, [pc, #232]	; (80011c0 <controller_step+0xab0>)
 80010d8:	2201      	movs	r2, #1
 80010da:	75da      	strb	r2, [r3, #23]
    controller_DW.is_c3_battery_monitor_lib = controller_IN_InitialState;
 80010dc:	4b38      	ldr	r3, [pc, #224]	; (80011c0 <controller_step+0xab0>)
 80010de:	2208      	movs	r2, #8
 80010e0:	759a      	strb	r2, [r3, #22]
    controller_DW.Delay_DSTATE_f = BM_INIT;
 80010e2:	4b37      	ldr	r3, [pc, #220]	; (80011c0 <controller_step+0xab0>)
 80010e4:	2201      	movs	r2, #1
 80010e6:	705a      	strb	r2, [r3, #1]
 80010e8:	e188      	b.n	80013fc <controller_step+0xcec>
  } else {
    switch (controller_DW.is_c3_battery_monitor_lib) {
 80010ea:	4b35      	ldr	r3, [pc, #212]	; (80011c0 <controller_step+0xab0>)
 80010ec:	7d9b      	ldrb	r3, [r3, #22]
 80010ee:	3b01      	subs	r3, #1
 80010f0:	2b0b      	cmp	r3, #11
 80010f2:	f200 815f 	bhi.w	80013b4 <controller_step+0xca4>
 80010f6:	a201      	add	r2, pc, #4	; (adr r2, 80010fc <controller_step+0x9ec>)
 80010f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010fc:	0800112d 	.word	0x0800112d
 8001100:	08001135 	.word	0x08001135
 8001104:	0800113d 	.word	0x0800113d
 8001108:	08001145 	.word	0x08001145
 800110c:	0800114d 	.word	0x0800114d
 8001110:	08001155 	.word	0x08001155
 8001114:	0800115d 	.word	0x0800115d
 8001118:	08001165 	.word	0x08001165
 800111c:	08001293 	.word	0x08001293
 8001120:	080012dd 	.word	0x080012dd
 8001124:	08001325 	.word	0x08001325
 8001128:	0800136d 	.word	0x0800136d
     case controll_IN_ErrorAllClosedState:
      controller_DW.Delay_DSTATE_f = ERR_ALL_CLOSED;
 800112c:	4b24      	ldr	r3, [pc, #144]	; (80011c0 <controller_step+0xab0>)
 800112e:	220c      	movs	r2, #12
 8001130:	705a      	strb	r2, [r3, #1]
      break;
 8001132:	e163      	b.n	80013fc <controller_step+0xcec>

     case controller_IN_ErrorHVPositive:
      controller_DW.Delay_DSTATE_f = ERR_HV_POSITIVE;
 8001134:	4b22      	ldr	r3, [pc, #136]	; (80011c0 <controller_step+0xab0>)
 8001136:	220d      	movs	r2, #13
 8001138:	705a      	strb	r2, [r3, #1]
      break;
 800113a:	e15f      	b.n	80013fc <controller_step+0xcec>

     case IN_ErrorInitializePrechargeStat:
      controller_DW.Delay_DSTATE_f = ERR_INIT_PRECHARGE;
 800113c:	4b20      	ldr	r3, [pc, #128]	; (80011c0 <controller_step+0xab0>)
 800113e:	2209      	movs	r2, #9
 8001140:	705a      	strb	r2, [r3, #1]
      break;
 8001142:	e15b      	b.n	80013fc <controller_step+0xcec>

     case co_IN_ErrorPrechargeClosedState:
      controller_DW.Delay_DSTATE_f = ERR_PRECHARGE_CLOSED;
 8001144:	4b1e      	ldr	r3, [pc, #120]	; (80011c0 <controller_step+0xab0>)
 8001146:	2207      	movs	r2, #7
 8001148:	705a      	strb	r2, [r3, #1]
      break;
 800114a:	e157      	b.n	80013fc <controller_step+0xcec>

     case controll_IN_ErrorPrechargeState:
      controller_DW.Delay_DSTATE_f = ERR_PRECHARGE;
 800114c:	4b1c      	ldr	r3, [pc, #112]	; (80011c0 <controller_step+0xab0>)
 800114e:	220a      	movs	r2, #10
 8001150:	705a      	strb	r2, [r3, #1]
      break;
 8001152:	e153      	b.n	80013fc <controller_step+0xcec>

     case controller_IN_ErrorRunningState:
      controller_DW.Delay_DSTATE_f = ERR_RUNNING;
 8001154:	4b1a      	ldr	r3, [pc, #104]	; (80011c0 <controller_step+0xab0>)
 8001156:	220b      	movs	r2, #11
 8001158:	705a      	strb	r2, [r3, #1]
      break;
 800115a:	e14f      	b.n	80013fc <controller_step+0xcec>

     case controller_IN_ErrorStartupState:
      controller_DW.Delay_DSTATE_f = ERR_STARTUP;
 800115c:	4b18      	ldr	r3, [pc, #96]	; (80011c0 <controller_step+0xab0>)
 800115e:	2208      	movs	r2, #8
 8001160:	705a      	strb	r2, [r3, #1]
      break;
 8001162:	e14b      	b.n	80013fc <controller_step+0xcec>
     case controller_IN_InitialState:
      {
        boolean_T tmp_0;
        boolean_T tmp_1;
        boolean_T tmp_2;
        controller_DW.Delay_DSTATE_f = BM_INIT;
 8001164:	4b16      	ldr	r3, [pc, #88]	; (80011c0 <controller_step+0xab0>)
 8001166:	2201      	movs	r2, #1
 8001168:	705a      	strb	r2, [r3, #1]
        tmp_0 = !controller_U.BM_b_HVnegContactorSts;
 800116a:	4b14      	ldr	r3, [pc, #80]	; (80011bc <controller_step+0xaac>)
 800116c:	7b9b      	ldrb	r3, [r3, #14]
 800116e:	2b00      	cmp	r3, #0
 8001170:	bf0c      	ite	eq
 8001172:	2301      	moveq	r3, #1
 8001174:	2300      	movne	r3, #0
 8001176:	b2db      	uxtb	r3, r3
 8001178:	70fb      	strb	r3, [r7, #3]
        tmp_1 = !controller_U.BM_b_HVposContactorSts;
 800117a:	4b10      	ldr	r3, [pc, #64]	; (80011bc <controller_step+0xaac>)
 800117c:	7b5b      	ldrb	r3, [r3, #13]
 800117e:	2b00      	cmp	r3, #0
 8001180:	bf0c      	ite	eq
 8001182:	2301      	moveq	r3, #1
 8001184:	2300      	movne	r3, #0
 8001186:	b2db      	uxtb	r3, r3
 8001188:	70bb      	strb	r3, [r7, #2]
        tmp_2 = ((!controller_U.BM_b_prechrgContactorSts) && tmp_0);
 800118a:	4b0c      	ldr	r3, [pc, #48]	; (80011bc <controller_step+0xaac>)
 800118c:	7b1b      	ldrb	r3, [r3, #12]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d104      	bne.n	800119c <controller_step+0xa8c>
 8001192:	78fb      	ldrb	r3, [r7, #3]
 8001194:	2b00      	cmp	r3, #0
 8001196:	d001      	beq.n	800119c <controller_step+0xa8c>
 8001198:	2301      	movs	r3, #1
 800119a:	e000      	b.n	800119e <controller_step+0xa8e>
 800119c:	2300      	movs	r3, #0
 800119e:	707b      	strb	r3, [r7, #1]
        if (tmp_2 && tmp_1) {
 80011a0:	787b      	ldrb	r3, [r7, #1]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d012      	beq.n	80011cc <controller_step+0xabc>
 80011a6:	78bb      	ldrb	r3, [r7, #2]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d00f      	beq.n	80011cc <controller_step+0xabc>
          controller_DW.is_c3_battery_monitor_lib = controller_IN_StartupState1;
 80011ac:	4b04      	ldr	r3, [pc, #16]	; (80011c0 <controller_step+0xab0>)
 80011ae:	220d      	movs	r2, #13
 80011b0:	759a      	strb	r2, [r3, #22]
          controller_DW.Delay_DSTATE_f = BM_IDLE;
 80011b2:	4b03      	ldr	r3, [pc, #12]	; (80011c0 <controller_step+0xab0>)
 80011b4:	2202      	movs	r2, #2
 80011b6:	705a      	strb	r2, [r3, #1]
 80011b8:	e06a      	b.n	8001290 <controller_step+0xb80>
 80011ba:	bf00      	nop
 80011bc:	20000384 	.word	0x20000384
 80011c0:	20000368 	.word	0x20000368
 80011c4:	20000364 	.word	0x20000364
 80011c8:	200003ac 	.word	0x200003ac
        } else if (controller_U.BM_b_prechrgContactorSts && tmp_0 && tmp_1) {
 80011cc:	4b94      	ldr	r3, [pc, #592]	; (8001420 <controller_step+0xd10>)
 80011ce:	7b1b      	ldrb	r3, [r3, #12]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d00c      	beq.n	80011ee <controller_step+0xade>
 80011d4:	78fb      	ldrb	r3, [r7, #3]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d009      	beq.n	80011ee <controller_step+0xade>
 80011da:	78bb      	ldrb	r3, [r7, #2]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d006      	beq.n	80011ee <controller_step+0xade>
          controller_DW.is_c3_battery_monitor_lib =
 80011e0:	4b90      	ldr	r3, [pc, #576]	; (8001424 <controller_step+0xd14>)
 80011e2:	2204      	movs	r2, #4
 80011e4:	759a      	strb	r2, [r3, #22]
            co_IN_ErrorPrechargeClosedState;
          controller_DW.Delay_DSTATE_f = ERR_PRECHARGE_CLOSED;
 80011e6:	4b8f      	ldr	r3, [pc, #572]	; (8001424 <controller_step+0xd14>)
 80011e8:	2207      	movs	r2, #7
 80011ea:	705a      	strb	r2, [r3, #1]
 80011ec:	e050      	b.n	8001290 <controller_step+0xb80>
        } else {
          tmp_0 = (controller_U.BM_b_prechrgContactorSts &&
 80011ee:	4b8c      	ldr	r3, [pc, #560]	; (8001420 <controller_step+0xd10>)
 80011f0:	7b1b      	ldrb	r3, [r3, #12]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d005      	beq.n	8001202 <controller_step+0xaf2>
                   controller_U.BM_b_HVnegContactorSts);
 80011f6:	4b8a      	ldr	r3, [pc, #552]	; (8001420 <controller_step+0xd10>)
 80011f8:	7b9b      	ldrb	r3, [r3, #14]
          tmp_0 = (controller_U.BM_b_prechrgContactorSts &&
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d001      	beq.n	8001202 <controller_step+0xaf2>
 80011fe:	2301      	movs	r3, #1
 8001200:	e000      	b.n	8001204 <controller_step+0xaf4>
 8001202:	2300      	movs	r3, #0
 8001204:	70fb      	strb	r3, [r7, #3]
          if (tmp_0 && controller_U.BM_b_HVposContactorSts) {
 8001206:	78fb      	ldrb	r3, [r7, #3]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d00a      	beq.n	8001222 <controller_step+0xb12>
 800120c:	4b84      	ldr	r3, [pc, #528]	; (8001420 <controller_step+0xd10>)
 800120e:	7b5b      	ldrb	r3, [r3, #13]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d006      	beq.n	8001222 <controller_step+0xb12>
            controller_DW.is_c3_battery_monitor_lib =
 8001214:	4b83      	ldr	r3, [pc, #524]	; (8001424 <controller_step+0xd14>)
 8001216:	2201      	movs	r2, #1
 8001218:	759a      	strb	r2, [r3, #22]
              controll_IN_ErrorAllClosedState;
            controller_DW.Delay_DSTATE_f = ERR_ALL_CLOSED;
 800121a:	4b82      	ldr	r3, [pc, #520]	; (8001424 <controller_step+0xd14>)
 800121c:	220c      	movs	r2, #12
 800121e:	705a      	strb	r2, [r3, #1]
 8001220:	e036      	b.n	8001290 <controller_step+0xb80>
          } else if (tmp_2 && controller_U.BM_b_HVposContactorSts) {
 8001222:	787b      	ldrb	r3, [r7, #1]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d00a      	beq.n	800123e <controller_step+0xb2e>
 8001228:	4b7d      	ldr	r3, [pc, #500]	; (8001420 <controller_step+0xd10>)
 800122a:	7b5b      	ldrb	r3, [r3, #13]
 800122c:	2b00      	cmp	r3, #0
 800122e:	d006      	beq.n	800123e <controller_step+0xb2e>
            controller_DW.is_c3_battery_monitor_lib =
 8001230:	4b7c      	ldr	r3, [pc, #496]	; (8001424 <controller_step+0xd14>)
 8001232:	2202      	movs	r2, #2
 8001234:	759a      	strb	r2, [r3, #22]
              controller_IN_ErrorHVPositive;
            controller_DW.Delay_DSTATE_f = ERR_HV_POSITIVE;
 8001236:	4b7b      	ldr	r3, [pc, #492]	; (8001424 <controller_step+0xd14>)
 8001238:	220d      	movs	r2, #13
 800123a:	705a      	strb	r2, [r3, #1]
 800123c:	e028      	b.n	8001290 <controller_step+0xb80>
          } else if (tmp_0 && tmp_1) {
 800123e:	78fb      	ldrb	r3, [r7, #3]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d00c      	beq.n	800125e <controller_step+0xb4e>
 8001244:	78bb      	ldrb	r3, [r7, #2]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d009      	beq.n	800125e <controller_step+0xb4e>
            controller_DW.is_c3_battery_monitor_lib =
 800124a:	4b76      	ldr	r3, [pc, #472]	; (8001424 <controller_step+0xd14>)
 800124c:	220a      	movs	r2, #10
 800124e:	759a      	strb	r2, [r3, #22]
              controller_IN_PrechargeState;
            controller_DW.temporalCounter_i1_p = 0U;
 8001250:	4b74      	ldr	r3, [pc, #464]	; (8001424 <controller_step+0xd14>)
 8001252:	2200      	movs	r2, #0
 8001254:	761a      	strb	r2, [r3, #24]
            controller_DW.Delay_DSTATE_f = PRECHARGE;
 8001256:	4b73      	ldr	r3, [pc, #460]	; (8001424 <controller_step+0xd14>)
 8001258:	2205      	movs	r2, #5
 800125a:	705a      	strb	r2, [r3, #1]
 800125c:	e018      	b.n	8001290 <controller_step+0xb80>
          } else if ((!controller_U.BM_b_prechrgContactorSts) &&
 800125e:	4b70      	ldr	r3, [pc, #448]	; (8001420 <controller_step+0xd10>)
 8001260:	7b1b      	ldrb	r3, [r3, #12]
 8001262:	2b00      	cmp	r3, #0
 8001264:	f040 80bf 	bne.w	80013e6 <controller_step+0xcd6>
                     controller_U.BM_b_HVnegContactorSts &&
 8001268:	4b6d      	ldr	r3, [pc, #436]	; (8001420 <controller_step+0xd10>)
 800126a:	7b9b      	ldrb	r3, [r3, #14]
          } else if ((!controller_U.BM_b_prechrgContactorSts) &&
 800126c:	2b00      	cmp	r3, #0
 800126e:	f000 80ba 	beq.w	80013e6 <controller_step+0xcd6>
                     controller_U.BM_b_HVposContactorSts) {
 8001272:	4b6b      	ldr	r3, [pc, #428]	; (8001420 <controller_step+0xd10>)
 8001274:	7b5b      	ldrb	r3, [r3, #13]
                     controller_U.BM_b_HVnegContactorSts &&
 8001276:	2b00      	cmp	r3, #0
 8001278:	f000 80b5 	beq.w	80013e6 <controller_step+0xcd6>
            controller_DW.is_c3_battery_monitor_lib = controller_IN_RunningState;
 800127c:	4b69      	ldr	r3, [pc, #420]	; (8001424 <controller_step+0xd14>)
 800127e:	220b      	movs	r2, #11
 8001280:	759a      	strb	r2, [r3, #22]
            controller_DW.temporalCounter_i1_p = 0U;
 8001282:	4b68      	ldr	r3, [pc, #416]	; (8001424 <controller_step+0xd14>)
 8001284:	2200      	movs	r2, #0
 8001286:	761a      	strb	r2, [r3, #24]
            controller_DW.Delay_DSTATE_f = BM_RUNNING;
 8001288:	4b66      	ldr	r3, [pc, #408]	; (8001424 <controller_step+0xd14>)
 800128a:	2206      	movs	r2, #6
 800128c:	705a      	strb	r2, [r3, #1]
          }
        }
      }
      break;
 800128e:	e0aa      	b.n	80013e6 <controller_step+0xcd6>
 8001290:	e0a9      	b.n	80013e6 <controller_step+0xcd6>

     case con_IN_InitializePrechargeState:
      controller_DW.Delay_DSTATE_f = INIT_PRECHARGE;
 8001292:	4b64      	ldr	r3, [pc, #400]	; (8001424 <controller_step+0xd14>)
 8001294:	2204      	movs	r2, #4
 8001296:	705a      	strb	r2, [r3, #1]
      if (controller_U.BM_b_prechrgContactorSts &&
 8001298:	4b61      	ldr	r3, [pc, #388]	; (8001420 <controller_step+0xd10>)
 800129a:	7b1b      	ldrb	r3, [r3, #12]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d011      	beq.n	80012c4 <controller_step+0xbb4>
          controller_U.BM_b_HVnegContactorSts &&
 80012a0:	4b5f      	ldr	r3, [pc, #380]	; (8001420 <controller_step+0xd10>)
 80012a2:	7b9b      	ldrb	r3, [r3, #14]
      if (controller_U.BM_b_prechrgContactorSts &&
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d00d      	beq.n	80012c4 <controller_step+0xbb4>
          controller_U.BM_b_HVposContactorSts) {
 80012a8:	4b5d      	ldr	r3, [pc, #372]	; (8001420 <controller_step+0xd10>)
 80012aa:	7b5b      	ldrb	r3, [r3, #13]
          controller_U.BM_b_HVnegContactorSts &&
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d009      	beq.n	80012c4 <controller_step+0xbb4>
        controller_DW.is_c3_battery_monitor_lib = controller_IN_PrechargeState;
 80012b0:	4b5c      	ldr	r3, [pc, #368]	; (8001424 <controller_step+0xd14>)
 80012b2:	220a      	movs	r2, #10
 80012b4:	759a      	strb	r2, [r3, #22]
        controller_DW.temporalCounter_i1_p = 0U;
 80012b6:	4b5b      	ldr	r3, [pc, #364]	; (8001424 <controller_step+0xd14>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	761a      	strb	r2, [r3, #24]
        controller_DW.Delay_DSTATE_f = PRECHARGE;
 80012bc:	4b59      	ldr	r3, [pc, #356]	; (8001424 <controller_step+0xd14>)
 80012be:	2205      	movs	r2, #5
 80012c0:	705a      	strb	r2, [r3, #1]
      } else if (controller_DW.temporalCounter_i1_p >= 100U) {
        controller_DW.is_c3_battery_monitor_lib =
          IN_ErrorInitializePrechargeStat;
        controller_DW.Delay_DSTATE_f = ERR_INIT_PRECHARGE;
      }
      break;
 80012c2:	e092      	b.n	80013ea <controller_step+0xcda>
      } else if (controller_DW.temporalCounter_i1_p >= 100U) {
 80012c4:	4b57      	ldr	r3, [pc, #348]	; (8001424 <controller_step+0xd14>)
 80012c6:	7e1b      	ldrb	r3, [r3, #24]
 80012c8:	2b63      	cmp	r3, #99	; 0x63
 80012ca:	f240 808e 	bls.w	80013ea <controller_step+0xcda>
        controller_DW.is_c3_battery_monitor_lib =
 80012ce:	4b55      	ldr	r3, [pc, #340]	; (8001424 <controller_step+0xd14>)
 80012d0:	2203      	movs	r2, #3
 80012d2:	759a      	strb	r2, [r3, #22]
        controller_DW.Delay_DSTATE_f = ERR_INIT_PRECHARGE;
 80012d4:	4b53      	ldr	r3, [pc, #332]	; (8001424 <controller_step+0xd14>)
 80012d6:	2209      	movs	r2, #9
 80012d8:	705a      	strb	r2, [r3, #1]
      break;
 80012da:	e086      	b.n	80013ea <controller_step+0xcda>

     case controller_IN_PrechargeState:
      controller_DW.Delay_DSTATE_f = PRECHARGE;
 80012dc:	4b51      	ldr	r3, [pc, #324]	; (8001424 <controller_step+0xd14>)
 80012de:	2205      	movs	r2, #5
 80012e0:	705a      	strb	r2, [r3, #1]
      if ((!controller_U.BM_b_prechrgContactorSts) &&
 80012e2:	4b4f      	ldr	r3, [pc, #316]	; (8001420 <controller_step+0xd10>)
 80012e4:	7b1b      	ldrb	r3, [r3, #12]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d111      	bne.n	800130e <controller_step+0xbfe>
          controller_U.BM_b_HVnegContactorSts &&
 80012ea:	4b4d      	ldr	r3, [pc, #308]	; (8001420 <controller_step+0xd10>)
 80012ec:	7b9b      	ldrb	r3, [r3, #14]
      if ((!controller_U.BM_b_prechrgContactorSts) &&
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d00d      	beq.n	800130e <controller_step+0xbfe>
          controller_U.BM_b_HVposContactorSts) {
 80012f2:	4b4b      	ldr	r3, [pc, #300]	; (8001420 <controller_step+0xd10>)
 80012f4:	7b5b      	ldrb	r3, [r3, #13]
          controller_U.BM_b_HVnegContactorSts &&
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d009      	beq.n	800130e <controller_step+0xbfe>
        controller_DW.is_c3_battery_monitor_lib = controller_IN_RunningState;
 80012fa:	4b4a      	ldr	r3, [pc, #296]	; (8001424 <controller_step+0xd14>)
 80012fc:	220b      	movs	r2, #11
 80012fe:	759a      	strb	r2, [r3, #22]
        controller_DW.temporalCounter_i1_p = 0U;
 8001300:	4b48      	ldr	r3, [pc, #288]	; (8001424 <controller_step+0xd14>)
 8001302:	2200      	movs	r2, #0
 8001304:	761a      	strb	r2, [r3, #24]
        controller_DW.Delay_DSTATE_f = BM_RUNNING;
 8001306:	4b47      	ldr	r3, [pc, #284]	; (8001424 <controller_step+0xd14>)
 8001308:	2206      	movs	r2, #6
 800130a:	705a      	strb	r2, [r3, #1]
      } else if (controller_DW.temporalCounter_i1_p >= 100U) {
        controller_DW.is_c3_battery_monitor_lib =
          controll_IN_ErrorPrechargeState;
        controller_DW.Delay_DSTATE_f = ERR_PRECHARGE;
      }
      break;
 800130c:	e06f      	b.n	80013ee <controller_step+0xcde>
      } else if (controller_DW.temporalCounter_i1_p >= 100U) {
 800130e:	4b45      	ldr	r3, [pc, #276]	; (8001424 <controller_step+0xd14>)
 8001310:	7e1b      	ldrb	r3, [r3, #24]
 8001312:	2b63      	cmp	r3, #99	; 0x63
 8001314:	d96b      	bls.n	80013ee <controller_step+0xcde>
        controller_DW.is_c3_battery_monitor_lib =
 8001316:	4b43      	ldr	r3, [pc, #268]	; (8001424 <controller_step+0xd14>)
 8001318:	2205      	movs	r2, #5
 800131a:	759a      	strb	r2, [r3, #22]
        controller_DW.Delay_DSTATE_f = ERR_PRECHARGE;
 800131c:	4b41      	ldr	r3, [pc, #260]	; (8001424 <controller_step+0xd14>)
 800131e:	220a      	movs	r2, #10
 8001320:	705a      	strb	r2, [r3, #1]
      break;
 8001322:	e064      	b.n	80013ee <controller_step+0xcde>

     case controller_IN_RunningState:
      controller_DW.Delay_DSTATE_f = BM_RUNNING;
 8001324:	4b3f      	ldr	r3, [pc, #252]	; (8001424 <controller_step+0xd14>)
 8001326:	2206      	movs	r2, #6
 8001328:	705a      	strb	r2, [r3, #1]
      if ((!controller_U.BM_b_prechrgContactorSts) &&
 800132a:	4b3d      	ldr	r3, [pc, #244]	; (8001420 <controller_step+0xd10>)
 800132c:	7b1b      	ldrb	r3, [r3, #12]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d111      	bne.n	8001356 <controller_step+0xc46>
          controller_U.BM_b_HVnegContactorSts &&
 8001332:	4b3b      	ldr	r3, [pc, #236]	; (8001420 <controller_step+0xd10>)
 8001334:	7b9b      	ldrb	r3, [r3, #14]
      if ((!controller_U.BM_b_prechrgContactorSts) &&
 8001336:	2b00      	cmp	r3, #0
 8001338:	d00d      	beq.n	8001356 <controller_step+0xc46>
          controller_U.BM_b_HVposContactorSts) {
 800133a:	4b39      	ldr	r3, [pc, #228]	; (8001420 <controller_step+0xd10>)
 800133c:	7b5b      	ldrb	r3, [r3, #13]
          controller_U.BM_b_HVnegContactorSts &&
 800133e:	2b00      	cmp	r3, #0
 8001340:	d009      	beq.n	8001356 <controller_step+0xc46>
        controller_DW.is_c3_battery_monitor_lib = controller_IN_RunningState;
 8001342:	4b38      	ldr	r3, [pc, #224]	; (8001424 <controller_step+0xd14>)
 8001344:	220b      	movs	r2, #11
 8001346:	759a      	strb	r2, [r3, #22]
        controller_DW.temporalCounter_i1_p = 0U;
 8001348:	4b36      	ldr	r3, [pc, #216]	; (8001424 <controller_step+0xd14>)
 800134a:	2200      	movs	r2, #0
 800134c:	761a      	strb	r2, [r3, #24]
        controller_DW.Delay_DSTATE_f = BM_RUNNING;
 800134e:	4b35      	ldr	r3, [pc, #212]	; (8001424 <controller_step+0xd14>)
 8001350:	2206      	movs	r2, #6
 8001352:	705a      	strb	r2, [r3, #1]
      } else if (controller_DW.temporalCounter_i1_p >= 100U) {
        controller_DW.is_c3_battery_monitor_lib =
          controller_IN_ErrorRunningState;
        controller_DW.Delay_DSTATE_f = ERR_RUNNING;
      }
      break;
 8001354:	e04d      	b.n	80013f2 <controller_step+0xce2>
      } else if (controller_DW.temporalCounter_i1_p >= 100U) {
 8001356:	4b33      	ldr	r3, [pc, #204]	; (8001424 <controller_step+0xd14>)
 8001358:	7e1b      	ldrb	r3, [r3, #24]
 800135a:	2b63      	cmp	r3, #99	; 0x63
 800135c:	d949      	bls.n	80013f2 <controller_step+0xce2>
        controller_DW.is_c3_battery_monitor_lib =
 800135e:	4b31      	ldr	r3, [pc, #196]	; (8001424 <controller_step+0xd14>)
 8001360:	2206      	movs	r2, #6
 8001362:	759a      	strb	r2, [r3, #22]
        controller_DW.Delay_DSTATE_f = ERR_RUNNING;
 8001364:	4b2f      	ldr	r3, [pc, #188]	; (8001424 <controller_step+0xd14>)
 8001366:	220b      	movs	r2, #11
 8001368:	705a      	strb	r2, [r3, #1]
      break;
 800136a:	e042      	b.n	80013f2 <controller_step+0xce2>

     case controller_IN_StartupState:
      controller_DW.Delay_DSTATE_f = BM_STARTUP;
 800136c:	4b2d      	ldr	r3, [pc, #180]	; (8001424 <controller_step+0xd14>)
 800136e:	2203      	movs	r2, #3
 8001370:	705a      	strb	r2, [r3, #1]
      if (controller_U.BM_b_prechrgContactorSts &&
 8001372:	4b2b      	ldr	r3, [pc, #172]	; (8001420 <controller_step+0xd10>)
 8001374:	7b1b      	ldrb	r3, [r3, #12]
 8001376:	2b00      	cmp	r3, #0
 8001378:	d011      	beq.n	800139e <controller_step+0xc8e>
          controller_U.BM_b_HVnegContactorSts &&
 800137a:	4b29      	ldr	r3, [pc, #164]	; (8001420 <controller_step+0xd10>)
 800137c:	7b9b      	ldrb	r3, [r3, #14]
      if (controller_U.BM_b_prechrgContactorSts &&
 800137e:	2b00      	cmp	r3, #0
 8001380:	d00d      	beq.n	800139e <controller_step+0xc8e>
          (!controller_U.BM_b_HVposContactorSts)) {
 8001382:	4b27      	ldr	r3, [pc, #156]	; (8001420 <controller_step+0xd10>)
 8001384:	7b5b      	ldrb	r3, [r3, #13]
          controller_U.BM_b_HVnegContactorSts &&
 8001386:	2b00      	cmp	r3, #0
 8001388:	d109      	bne.n	800139e <controller_step+0xc8e>
        controller_DW.is_c3_battery_monitor_lib =
 800138a:	4b26      	ldr	r3, [pc, #152]	; (8001424 <controller_step+0xd14>)
 800138c:	2209      	movs	r2, #9
 800138e:	759a      	strb	r2, [r3, #22]
          con_IN_InitializePrechargeState;
        controller_DW.temporalCounter_i1_p = 0U;
 8001390:	4b24      	ldr	r3, [pc, #144]	; (8001424 <controller_step+0xd14>)
 8001392:	2200      	movs	r2, #0
 8001394:	761a      	strb	r2, [r3, #24]
        controller_DW.Delay_DSTATE_f = INIT_PRECHARGE;
 8001396:	4b23      	ldr	r3, [pc, #140]	; (8001424 <controller_step+0xd14>)
 8001398:	2204      	movs	r2, #4
 800139a:	705a      	strb	r2, [r3, #1]
      } else if (controller_DW.temporalCounter_i1_p >= 100U) {
        controller_DW.is_c3_battery_monitor_lib =
          controller_IN_ErrorStartupState;
        controller_DW.Delay_DSTATE_f = ERR_STARTUP;
      }
      break;
 800139c:	e02b      	b.n	80013f6 <controller_step+0xce6>
      } else if (controller_DW.temporalCounter_i1_p >= 100U) {
 800139e:	4b21      	ldr	r3, [pc, #132]	; (8001424 <controller_step+0xd14>)
 80013a0:	7e1b      	ldrb	r3, [r3, #24]
 80013a2:	2b63      	cmp	r3, #99	; 0x63
 80013a4:	d927      	bls.n	80013f6 <controller_step+0xce6>
        controller_DW.is_c3_battery_monitor_lib =
 80013a6:	4b1f      	ldr	r3, [pc, #124]	; (8001424 <controller_step+0xd14>)
 80013a8:	2207      	movs	r2, #7
 80013aa:	759a      	strb	r2, [r3, #22]
        controller_DW.Delay_DSTATE_f = ERR_STARTUP;
 80013ac:	4b1d      	ldr	r3, [pc, #116]	; (8001424 <controller_step+0xd14>)
 80013ae:	2208      	movs	r2, #8
 80013b0:	705a      	strb	r2, [r3, #1]
      break;
 80013b2:	e020      	b.n	80013f6 <controller_step+0xce6>

     default:
      /* case IN_StartupState1: */
      controller_DW.Delay_DSTATE_f = BM_IDLE;
 80013b4:	4b1b      	ldr	r3, [pc, #108]	; (8001424 <controller_step+0xd14>)
 80013b6:	2202      	movs	r2, #2
 80013b8:	705a      	strb	r2, [r3, #1]
      if ((!controller_U.BM_b_prechrgContactorSts) &&
 80013ba:	4b19      	ldr	r3, [pc, #100]	; (8001420 <controller_step+0xd10>)
 80013bc:	7b1b      	ldrb	r3, [r3, #12]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d11b      	bne.n	80013fa <controller_step+0xcea>
          controller_U.BM_b_HVnegContactorSts &&
 80013c2:	4b17      	ldr	r3, [pc, #92]	; (8001420 <controller_step+0xd10>)
 80013c4:	7b9b      	ldrb	r3, [r3, #14]
      if ((!controller_U.BM_b_prechrgContactorSts) &&
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d017      	beq.n	80013fa <controller_step+0xcea>
          (!controller_U.BM_b_HVposContactorSts)) {
 80013ca:	4b15      	ldr	r3, [pc, #84]	; (8001420 <controller_step+0xd10>)
 80013cc:	7b5b      	ldrb	r3, [r3, #13]
          controller_U.BM_b_HVnegContactorSts &&
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d113      	bne.n	80013fa <controller_step+0xcea>
        controller_DW.is_c3_battery_monitor_lib = controller_IN_StartupState;
 80013d2:	4b14      	ldr	r3, [pc, #80]	; (8001424 <controller_step+0xd14>)
 80013d4:	220c      	movs	r2, #12
 80013d6:	759a      	strb	r2, [r3, #22]
        controller_DW.temporalCounter_i1_p = 0U;
 80013d8:	4b12      	ldr	r3, [pc, #72]	; (8001424 <controller_step+0xd14>)
 80013da:	2200      	movs	r2, #0
 80013dc:	761a      	strb	r2, [r3, #24]
        controller_DW.Delay_DSTATE_f = BM_STARTUP;
 80013de:	4b11      	ldr	r3, [pc, #68]	; (8001424 <controller_step+0xd14>)
 80013e0:	2203      	movs	r2, #3
 80013e2:	705a      	strb	r2, [r3, #1]
      }
      break;
 80013e4:	e009      	b.n	80013fa <controller_step+0xcea>
      break;
 80013e6:	bf00      	nop
 80013e8:	e008      	b.n	80013fc <controller_step+0xcec>
      break;
 80013ea:	bf00      	nop
 80013ec:	e006      	b.n	80013fc <controller_step+0xcec>
      break;
 80013ee:	bf00      	nop
 80013f0:	e004      	b.n	80013fc <controller_step+0xcec>
      break;
 80013f2:	bf00      	nop
 80013f4:	e002      	b.n	80013fc <controller_step+0xcec>
      break;
 80013f6:	bf00      	nop
 80013f8:	e000      	b.n	80013fc <controller_step+0xcec>
      break;
 80013fa:	bf00      	nop
   *  Constant: '<S4>/Constant1'
   *  Delay: '<S3>/Delay1'
   *  RelationalOperator: '<S4>/motorErrorActive'
   *  Switch: '<S4>/Switch1'
   */
  if (controller_B.MI_motorStatus == MI_STS_ERROR) {
 80013fc:	4b0a      	ldr	r3, [pc, #40]	; (8001428 <controller_step+0xd18>)
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	2b05      	cmp	r3, #5
 8001402:	d103      	bne.n	800140c <controller_step+0xcfc>
    controller_DW.Delay1_DSTATE = MI_STS_ERROR;
 8001404:	4b07      	ldr	r3, [pc, #28]	; (8001424 <controller_step+0xd14>)
 8001406:	2205      	movs	r2, #5
 8001408:	701a      	strb	r2, [r3, #0]
  } else {
    controller_DW.Delay1_DSTATE = controller_B.MI_motorStatus;
  }

  /* End of Switch: '<S4>/Switch' */
}
 800140a:	e003      	b.n	8001414 <controller_step+0xd04>
    controller_DW.Delay1_DSTATE = controller_B.MI_motorStatus;
 800140c:	4b06      	ldr	r3, [pc, #24]	; (8001428 <controller_step+0xd18>)
 800140e:	781a      	ldrb	r2, [r3, #0]
 8001410:	4b04      	ldr	r3, [pc, #16]	; (8001424 <controller_step+0xd14>)
 8001412:	701a      	strb	r2, [r3, #0]
}
 8001414:	bf00      	nop
 8001416:	3710      	adds	r7, #16
 8001418:	46bd      	mov	sp, r7
 800141a:	ecbd 8b02 	vpop	{d8}
 800141e:	bd80      	pop	{r7, pc}
 8001420:	20000384 	.word	0x20000384
 8001424:	20000368 	.word	0x20000368
 8001428:	20000364 	.word	0x20000364

0800142c <rt_OneStep>:
 * the generated code step function.  Overrun behavior should be tailored to
 * your application needs.  This example simply sets an error status in the
 * real-time model and returns from rt_OneStep.
 */
void rt_OneStep(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	af00      	add	r7, sp, #0
  static boolean_T OverrunFlag = false;

  /* Disable interrupts here */

  /* Check for overrun */
  if (OverrunFlag) {
 8001430:	4b08      	ldr	r3, [pc, #32]	; (8001454 <rt_OneStep+0x28>)
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	2b00      	cmp	r3, #0
 8001436:	d004      	beq.n	8001442 <rt_OneStep+0x16>
    rtmSetErrorStatus(controller_M, "Overrun");
 8001438:	4b07      	ldr	r3, [pc, #28]	; (8001458 <rt_OneStep+0x2c>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4a07      	ldr	r2, [pc, #28]	; (800145c <rt_OneStep+0x30>)
 800143e:	601a      	str	r2, [r3, #0]
    return;
 8001440:	e007      	b.n	8001452 <rt_OneStep+0x26>
  }

  OverrunFlag = true;
 8001442:	4b04      	ldr	r3, [pc, #16]	; (8001454 <rt_OneStep+0x28>)
 8001444:	2201      	movs	r2, #1
 8001446:	701a      	strb	r2, [r3, #0]
  /* Save FPU context here (if necessary) */
  /* Re-enable timer or interrupt here */
  /* Set model inputs here */

  /* Step the model */
  controller_step();
 8001448:	f7ff f962 	bl	8000710 <controller_step>

  /* Get model outputs here */

  /* Indicate task complete */
  OverrunFlag = false;
 800144c:	4b01      	ldr	r3, [pc, #4]	; (8001454 <rt_OneStep+0x28>)
 800144e:	2200      	movs	r2, #0
 8001450:	701a      	strb	r2, [r3, #0]

  /* Disable interrupts here */
  /* Restore FPU context here (if necessary) */
  /* Enable interrupts here */
}
 8001452:	bd80      	pop	{r7, pc}
 8001454:	200003c0 	.word	0x200003c0
 8001458:	08009668 	.word	0x08009668
 800145c:	08009650 	.word	0x08009650

08001460 <rtIsInfF>:
  return (boolean_T)((value==rtInf || value==rtMinusInf) ? 1U : 0U);
}

/* Test if single-precision value is infinite */
boolean_T rtIsInfF(real32_T value)
{
 8001460:	b480      	push	{r7}
 8001462:	b083      	sub	sp, #12
 8001464:	af00      	add	r7, sp, #0
 8001466:	ed87 0a01 	vstr	s0, [r7, #4]
  return (boolean_T)(((value)==rtInfF || (value)==rtMinusInfF) ? 1U : 0U);
 800146a:	4b0e      	ldr	r3, [pc, #56]	; (80014a4 <rtIsInfF+0x44>)
 800146c:	edd3 7a00 	vldr	s15, [r3]
 8001470:	ed97 7a01 	vldr	s14, [r7, #4]
 8001474:	eeb4 7a67 	vcmp.f32	s14, s15
 8001478:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800147c:	d009      	beq.n	8001492 <rtIsInfF+0x32>
 800147e:	4b0a      	ldr	r3, [pc, #40]	; (80014a8 <rtIsInfF+0x48>)
 8001480:	edd3 7a00 	vldr	s15, [r3]
 8001484:	ed97 7a01 	vldr	s14, [r7, #4]
 8001488:	eeb4 7a67 	vcmp.f32	s14, s15
 800148c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001490:	d101      	bne.n	8001496 <rtIsInfF+0x36>
 8001492:	2301      	movs	r3, #1
 8001494:	e000      	b.n	8001498 <rtIsInfF+0x38>
 8001496:	2300      	movs	r3, #0
}
 8001498:	4618      	mov	r0, r3
 800149a:	370c      	adds	r7, #12
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr
 80014a4:	200003c4 	.word	0x200003c4
 80014a8:	200003c8 	.word	0x200003c8

080014ac <rtIsNaNF>:
  return result;
}

/* Test if single-precision value is not a number */
boolean_T rtIsNaNF(real32_T value)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b085      	sub	sp, #20
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	ed87 0a01 	vstr	s0, [r7, #4]
  IEEESingle tmp;
  tmp.wordL.wordLreal = value;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	60fb      	str	r3, [r7, #12]
  return (boolean_T)( (tmp.wordL.wordLuint & 0x7F800000) == 0x7F800000 &&
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	f003 43ff 	and.w	r3, r3, #2139095040	; 0x7f800000
 80014c0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80014c4:	d106      	bne.n	80014d4 <rtIsNaNF+0x28>
                     (tmp.wordL.wordLuint & 0x007FFFFF) != 0 );
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	f3c3 0316 	ubfx	r3, r3, #0, #23
  return (boolean_T)( (tmp.wordL.wordLuint & 0x7F800000) == 0x7F800000 &&
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d001      	beq.n	80014d4 <rtIsNaNF+0x28>
 80014d0:	2301      	movs	r3, #1
 80014d2:	e000      	b.n	80014d6 <rtIsNaNF+0x2a>
 80014d4:	2300      	movs	r3, #0
 80014d6:	b2db      	uxtb	r3, r3
}
 80014d8:	4618      	mov	r0, r3
 80014da:	3714      	adds	r7, #20
 80014dc:	46bd      	mov	sp, r7
 80014de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e2:	4770      	bx	lr

080014e4 <IncomingCANMessageHandler>:
	{0x287,     &AMK1_TempIGBT,               	48,      	16}

};

//right now it checks value, will need to change it to update variables
void IncomingCANMessageHandler(uint32_t* ID, uint8_t* RxData) {
 80014e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80014e8:	b095      	sub	sp, #84	; 0x54
 80014ea:	af00      	add	r7, sp, #0
 80014ec:	60f8      	str	r0, [r7, #12]
 80014ee:	60b9      	str	r1, [r7, #8]
	/*This function add all RxData to a uint64 line,
	 * then get the bits we want by bit shifting 'final'
	 * according to offset and length*/
	uint32_t a = RxData[0];
 80014f0:	68b9      	ldr	r1, [r7, #8]
 80014f2:	7809      	ldrb	r1, [r1, #0]
 80014f4:	64b9      	str	r1, [r7, #72]	; 0x48
	uint32_t b = RxData[1];
 80014f6:	68b9      	ldr	r1, [r7, #8]
 80014f8:	3101      	adds	r1, #1
 80014fa:	7809      	ldrb	r1, [r1, #0]
 80014fc:	6479      	str	r1, [r7, #68]	; 0x44
	uint32_t c = RxData[2];
 80014fe:	68b9      	ldr	r1, [r7, #8]
 8001500:	3102      	adds	r1, #2
 8001502:	7809      	ldrb	r1, [r1, #0]
 8001504:	6439      	str	r1, [r7, #64]	; 0x40
	uint32_t d = RxData[3];
 8001506:	68b9      	ldr	r1, [r7, #8]
 8001508:	3103      	adds	r1, #3
 800150a:	7809      	ldrb	r1, [r1, #0]
 800150c:	63f9      	str	r1, [r7, #60]	; 0x3c
	uint32_t e = RxData[4];
 800150e:	68b9      	ldr	r1, [r7, #8]
 8001510:	3104      	adds	r1, #4
 8001512:	7809      	ldrb	r1, [r1, #0]
 8001514:	63b9      	str	r1, [r7, #56]	; 0x38
	uint32_t f = RxData[5];
 8001516:	68b9      	ldr	r1, [r7, #8]
 8001518:	3105      	adds	r1, #5
 800151a:	7809      	ldrb	r1, [r1, #0]
 800151c:	6379      	str	r1, [r7, #52]	; 0x34
	uint32_t g = RxData[6];
 800151e:	68b9      	ldr	r1, [r7, #8]
 8001520:	3106      	adds	r1, #6
 8001522:	7809      	ldrb	r1, [r1, #0]
 8001524:	6339      	str	r1, [r7, #48]	; 0x30
	uint32_t h = RxData[7];
 8001526:	68b9      	ldr	r1, [r7, #8]
 8001528:	3107      	adds	r1, #7
 800152a:	7809      	ldrb	r1, [r1, #0]
 800152c:	62f9      	str	r1, [r7, #44]	; 0x2c

	uint64_t firstSegment = 0;
 800152e:	f04f 0000 	mov.w	r0, #0
 8001532:	f04f 0100 	mov.w	r1, #0
 8001536:	e9c7 0108 	strd	r0, r1, [r7, #32]
	uint32_t secondSegment = 0;
 800153a:	2100      	movs	r1, #0
 800153c:	61f9      	str	r1, [r7, #28]
	uint64_t finalRxData = 0;
 800153e:	f04f 0000 	mov.w	r0, #0
 8001542:	f04f 0100 	mov.w	r1, #0
 8001546:	e9c7 0104 	strd	r0, r1, [r7, #16]

    //add all the unit8 arrays to a uint64 line
	firstSegment =  a << 24 | b << 16 | c << 8 | d;
 800154a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800154c:	0608      	lsls	r0, r1, #24
 800154e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8001550:	0409      	lsls	r1, r1, #16
 8001552:	4308      	orrs	r0, r1
 8001554:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8001556:	0209      	lsls	r1, r1, #8
 8001558:	4308      	orrs	r0, r1
 800155a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800155c:	4301      	orrs	r1, r0
 800155e:	2000      	movs	r0, #0
 8001560:	6039      	str	r1, [r7, #0]
 8001562:	6078      	str	r0, [r7, #4]
 8001564:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001568:	e9c7 0108 	strd	r0, r1, [r7, #32]
	secondSegment = e << 24 | f << 16 | g << 8 | h;
 800156c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800156e:	0608      	lsls	r0, r1, #24
 8001570:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001572:	0409      	lsls	r1, r1, #16
 8001574:	4308      	orrs	r0, r1
 8001576:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001578:	0209      	lsls	r1, r1, #8
 800157a:	4301      	orrs	r1, r0
 800157c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800157e:	4301      	orrs	r1, r0
 8001580:	61f9      	str	r1, [r7, #28]
	finalRxData = firstSegment << 32 | secondSegment;
 8001582:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001586:	e9c7 0100 	strd	r0, r1, [r7]
 800158a:	f04f 0000 	mov.w	r0, #0
 800158e:	f04f 0100 	mov.w	r1, #0
 8001592:	683e      	ldr	r6, [r7, #0]
 8001594:	0031      	movs	r1, r6
 8001596:	2000      	movs	r0, #0
 8001598:	69fe      	ldr	r6, [r7, #28]
 800159a:	f04f 0c00 	mov.w	ip, #0
 800159e:	46b0      	mov	r8, r6
 80015a0:	46e1      	mov	r9, ip
 80015a2:	ea40 0a08 	orr.w	sl, r0, r8
 80015a6:	ea41 0b09 	orr.w	fp, r1, r9
 80015aa:	e9c7 ab04 	strd	sl, fp, [r7, #16]

    for(int i = 0; i < MAX_RECEIVE_TABLE_SIZE; i++){
 80015ae:	2100      	movs	r1, #0
 80015b0:	64f9      	str	r1, [r7, #76]	; 0x4c
 80015b2:	e06c      	b.n	800168e <IncomingCANMessageHandler+0x1aa>

        if (RecieveMessageTable[i].ID == *ID){
 80015b4:	4e3a      	ldr	r6, [pc, #232]	; (80016a0 <IncomingCANMessageHandler+0x1bc>)
 80015b6:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80015b8:	4601      	mov	r1, r0
 80015ba:	0049      	lsls	r1, r1, #1
 80015bc:	4401      	add	r1, r0
 80015be:	0089      	lsls	r1, r1, #2
 80015c0:	4431      	add	r1, r6
 80015c2:	6808      	ldr	r0, [r1, #0]
 80015c4:	68f9      	ldr	r1, [r7, #12]
 80015c6:	6809      	ldr	r1, [r1, #0]
 80015c8:	4288      	cmp	r0, r1
 80015ca:	d15d      	bne.n	8001688 <IncomingCANMessageHandler+0x1a4>
            //*RecieveMessageTable[i].pointerToUserVariable = CAN_MESSAGE>>(DLC*8 - RecieveMessageTable[i].offset - RecieveMessageTable[i].length) & 0xFFFFFFFFFFFFFFFF>>(64 - RecieveMessageTable[i].length);
            //bit shifting 'final' according to offset and length
        	*RecieveMessageTable[i].pointerToUserVariable = finalRxData>>(DLC*8 - RecieveMessageTable[i].offset - RecieveMessageTable[i].length) & 0xFFFFFFFFFFFFFFFF>>(64 - RecieveMessageTable[i].length);
 80015cc:	4935      	ldr	r1, [pc, #212]	; (80016a4 <IncomingCANMessageHandler+0x1c0>)
 80015ce:	6809      	ldr	r1, [r1, #0]
 80015d0:	00ce      	lsls	r6, r1, #3
 80015d2:	4933      	ldr	r1, [pc, #204]	; (80016a0 <IncomingCANMessageHandler+0x1bc>)
 80015d4:	6039      	str	r1, [r7, #0]
 80015d6:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80015d8:	4601      	mov	r1, r0
 80015da:	0049      	lsls	r1, r1, #1
 80015dc:	4401      	add	r1, r0
 80015de:	0089      	lsls	r1, r1, #2
 80015e0:	6838      	ldr	r0, [r7, #0]
 80015e2:	4401      	add	r1, r0
 80015e4:	3108      	adds	r1, #8
 80015e6:	8809      	ldrh	r1, [r1, #0]
 80015e8:	1a76      	subs	r6, r6, r1
 80015ea:	492d      	ldr	r1, [pc, #180]	; (80016a0 <IncomingCANMessageHandler+0x1bc>)
 80015ec:	6039      	str	r1, [r7, #0]
 80015ee:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80015f0:	4601      	mov	r1, r0
 80015f2:	0049      	lsls	r1, r1, #1
 80015f4:	4401      	add	r1, r0
 80015f6:	0089      	lsls	r1, r1, #2
 80015f8:	6838      	ldr	r0, [r7, #0]
 80015fa:	4401      	add	r1, r0
 80015fc:	310a      	adds	r1, #10
 80015fe:	8809      	ldrh	r1, [r1, #0]
 8001600:	1a76      	subs	r6, r6, r1
 8001602:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001606:	f1c6 0e20 	rsb	lr, r6, #32
 800160a:	f1a6 0c20 	sub.w	ip, r6, #32
 800160e:	fa20 f206 	lsr.w	r2, r0, r6
 8001612:	fa01 fe0e 	lsl.w	lr, r1, lr
 8001616:	ea42 020e 	orr.w	r2, r2, lr
 800161a:	fa21 fc0c 	lsr.w	ip, r1, ip
 800161e:	ea42 020c 	orr.w	r2, r2, ip
 8001622:	fa21 f306 	lsr.w	r3, r1, r6
 8001626:	fa1f f882 	uxth.w	r8, r2
 800162a:	4e1d      	ldr	r6, [pc, #116]	; (80016a0 <IncomingCANMessageHandler+0x1bc>)
 800162c:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800162e:	4601      	mov	r1, r0
 8001630:	0049      	lsls	r1, r1, #1
 8001632:	4401      	add	r1, r0
 8001634:	0089      	lsls	r1, r1, #2
 8001636:	4431      	add	r1, r6
 8001638:	310a      	adds	r1, #10
 800163a:	8809      	ldrh	r1, [r1, #0]
 800163c:	f1c1 0640 	rsb	r6, r1, #64	; 0x40
 8001640:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001644:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001648:	f1c6 0e20 	rsb	lr, r6, #32
 800164c:	f1a6 0c20 	sub.w	ip, r6, #32
 8001650:	fa20 f406 	lsr.w	r4, r0, r6
 8001654:	fa01 fe0e 	lsl.w	lr, r1, lr
 8001658:	ea44 040e 	orr.w	r4, r4, lr
 800165c:	fa21 fc0c 	lsr.w	ip, r1, ip
 8001660:	ea44 040c 	orr.w	r4, r4, ip
 8001664:	fa21 f506 	lsr.w	r5, r1, r6
 8001668:	b2a6      	uxth	r6, r4
 800166a:	490d      	ldr	r1, [pc, #52]	; (80016a0 <IncomingCANMessageHandler+0x1bc>)
 800166c:	6039      	str	r1, [r7, #0]
 800166e:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8001670:	4601      	mov	r1, r0
 8001672:	0049      	lsls	r1, r1, #1
 8001674:	4401      	add	r1, r0
 8001676:	0089      	lsls	r1, r1, #2
 8001678:	6838      	ldr	r0, [r7, #0]
 800167a:	4401      	add	r1, r0
 800167c:	3104      	adds	r1, #4
 800167e:	6809      	ldr	r1, [r1, #0]
 8001680:	ea08 0006 	and.w	r0, r8, r6
 8001684:	b280      	uxth	r0, r0
 8001686:	8008      	strh	r0, [r1, #0]
    for(int i = 0; i < MAX_RECEIVE_TABLE_SIZE; i++){
 8001688:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800168a:	3101      	adds	r1, #1
 800168c:	64f9      	str	r1, [r7, #76]	; 0x4c
 800168e:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8001690:	291d      	cmp	r1, #29
 8001692:	d98f      	bls.n	80015b4 <IncomingCANMessageHandler+0xd0>
        }
    }
}
 8001694:	bf00      	nop
 8001696:	bf00      	nop
 8001698:	3754      	adds	r7, #84	; 0x54
 800169a:	46bd      	mov	sp, r7
 800169c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80016a0:	20000004 	.word	0x20000004
 80016a4:	20000000 	.word	0x20000000

080016a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016a8:	b590      	push	{r4, r7, lr}
 80016aa:	b087      	sub	sp, #28
 80016ac:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016ae:	f000 ffea 	bl	8002686 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016b2:	f000 f8ef 	bl	8001894 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016b6:	f000 faa1 	bl	8001bfc <MX_GPIO_Init>
  MX_CAN1_Init();
 80016ba:	f000 f9eb 	bl	8001a94 <MX_CAN1_Init>
  MX_USART3_UART_Init();
 80016be:	f000 fa6d 	bl	8001b9c <MX_USART3_UART_Init>
  MX_ADC1_Init();
 80016c2:	f000 f943 	bl	800194c <MX_ADC1_Init>
  MX_ADC2_Init();
 80016c6:	f000 f993 	bl	80019f0 <MX_ADC2_Init>
  MX_TIM2_Init();
 80016ca:	f000 fa19 	bl	8001b00 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
	// Start 0.2s timer interrupt
	HAL_TIM_Base_Start_IT(&htim2);
 80016ce:	4864      	ldr	r0, [pc, #400]	; (8001860 <main+0x1b8>)
 80016d0:	f003 febe 	bl	8005450 <HAL_TIM_Base_Start_IT>

	UART_st uart3 = {
 80016d4:	4b63      	ldr	r3, [pc, #396]	; (8001864 <main+0x1bc>)
 80016d6:	f107 0408 	add.w	r4, r7, #8
 80016da:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80016dc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		.bit_position = LSB_First,
		.baudrate = UART_115200,
		.mode = UART_TX_RX,
		.datasize = UART_Datasize_8,
		.uart_num = 3};
	Printf_Init(&uart3);
 80016e0:	f107 0308 	add.w	r3, r7, #8
 80016e4:	4618      	mov	r0, r3
 80016e6:	f000 fb4b 	bl	8001d80 <Printf_Init>

	CAN_Config();
 80016ea:	f000 fadf 	bl	8001cac <CAN_Config>

	if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 80016ee:	2102      	movs	r1, #2
 80016f0:	485d      	ldr	r0, [pc, #372]	; (8001868 <main+0x1c0>)
 80016f2:	f002 f851 	bl	8003798 <HAL_CAN_ActivateNotification>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d001      	beq.n	8001700 <main+0x58>
	{
		Error_Handler();
 80016fc:	f000 fb34 	bl	8001d68 <Error_Handler>
	}

	if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_TX_MAILBOX_EMPTY) != HAL_OK)
 8001700:	2101      	movs	r1, #1
 8001702:	4859      	ldr	r0, [pc, #356]	; (8001868 <main+0x1c0>)
 8001704:	f002 f848 	bl	8003798 <HAL_CAN_ActivateNotification>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d001      	beq.n	8001712 <main+0x6a>
	{
		Error_Handler();
 800170e:	f000 fb2b 	bl	8001d68 <Error_Handler>
	}

	TxHeaderInv1.DLC = 8;
 8001712:	4b56      	ldr	r3, [pc, #344]	; (800186c <main+0x1c4>)
 8001714:	2208      	movs	r2, #8
 8001716:	611a      	str	r2, [r3, #16]
	TxHeaderInv1.IDE = CAN_ID_STD;
 8001718:	4b54      	ldr	r3, [pc, #336]	; (800186c <main+0x1c4>)
 800171a:	2200      	movs	r2, #0
 800171c:	609a      	str	r2, [r3, #8]
	TxHeaderInv1.RTR = CAN_RTR_DATA;
 800171e:	4b53      	ldr	r3, [pc, #332]	; (800186c <main+0x1c4>)
 8001720:	2200      	movs	r2, #0
 8001722:	60da      	str	r2, [r3, #12]
	TxHeaderInv1.StdId = 0x185; // 0x183 represents AMK setpoints 1
 8001724:	4b51      	ldr	r3, [pc, #324]	; (800186c <main+0x1c4>)
 8001726:	f240 1285 	movw	r2, #389	; 0x185
 800172a:	601a      	str	r2, [r3, #0]
	TxHeaderInv1.TransmitGlobalTime = DISABLE;
 800172c:	4b4f      	ldr	r3, [pc, #316]	; (800186c <main+0x1c4>)
 800172e:	2200      	movs	r2, #0
 8001730:	751a      	strb	r2, [r3, #20]

	TxHeaderInv2.DLC = 8;
 8001732:	4b4f      	ldr	r3, [pc, #316]	; (8001870 <main+0x1c8>)
 8001734:	2208      	movs	r2, #8
 8001736:	611a      	str	r2, [r3, #16]
	TxHeaderInv2.IDE = CAN_ID_STD;
 8001738:	4b4d      	ldr	r3, [pc, #308]	; (8001870 <main+0x1c8>)
 800173a:	2200      	movs	r2, #0
 800173c:	609a      	str	r2, [r3, #8]
	TxHeaderInv2.RTR = CAN_RTR_DATA;
 800173e:	4b4c      	ldr	r3, [pc, #304]	; (8001870 <main+0x1c8>)
 8001740:	2200      	movs	r2, #0
 8001742:	60da      	str	r2, [r3, #12]
	TxHeaderInv2.StdId = 0x186;
 8001744:	4b4a      	ldr	r3, [pc, #296]	; (8001870 <main+0x1c8>)
 8001746:	f44f 72c3 	mov.w	r2, #390	; 0x186
 800174a:	601a      	str	r2, [r3, #0]
	TxHeaderInv2.TransmitGlobalTime = DISABLE;
 800174c:	4b48      	ldr	r3, [pc, #288]	; (8001870 <main+0x1c8>)
 800174e:	2200      	movs	r2, #0
 8001750:	751a      	strb	r2, [r3, #20]

	TxHeaderInv3.DLC = 8;
 8001752:	4b48      	ldr	r3, [pc, #288]	; (8001874 <main+0x1cc>)
 8001754:	2208      	movs	r2, #8
 8001756:	611a      	str	r2, [r3, #16]
	TxHeaderInv3.IDE = CAN_ID_STD;
 8001758:	4b46      	ldr	r3, [pc, #280]	; (8001874 <main+0x1cc>)
 800175a:	2200      	movs	r2, #0
 800175c:	609a      	str	r2, [r3, #8]
	TxHeaderInv3.RTR = CAN_RTR_DATA;
 800175e:	4b45      	ldr	r3, [pc, #276]	; (8001874 <main+0x1cc>)
 8001760:	2200      	movs	r2, #0
 8001762:	60da      	str	r2, [r3, #12]
	TxHeaderInv3.StdId = 0x500;
 8001764:	4b43      	ldr	r3, [pc, #268]	; (8001874 <main+0x1cc>)
 8001766:	f44f 62a0 	mov.w	r2, #1280	; 0x500
 800176a:	601a      	str	r2, [r3, #0]
	TxHeaderInv3.TransmitGlobalTime = DISABLE;
 800176c:	4b41      	ldr	r3, [pc, #260]	; (8001874 <main+0x1cc>)
 800176e:	2200      	movs	r2, #0
 8001770:	751a      	strb	r2, [r3, #20]


	// Init steering and brake angle sensor ADC's
	// TODO: Add 2 more ADC for another accelerator and steering angle sensor
	MX_ADC1_Init();
 8001772:	f000 f8eb 	bl	800194c <MX_ADC1_Init>
	MX_ADC2_Init();
 8001776:	f000 f93b 	bl	80019f0 <MX_ADC2_Init>

	// Spoof battery contactor status values
	controller_U.BM_b_prechrgContactorSts = PRECHRG_CONTACTOR_STATUS;
 800177a:	4b3f      	ldr	r3, [pc, #252]	; (8001878 <main+0x1d0>)
 800177c:	2200      	movs	r2, #0
 800177e:	731a      	strb	r2, [r3, #12]
	controller_U.BM_b_HVposContactorSts = HV_POS_CONTACTOR_STATUS;
 8001780:	4b3d      	ldr	r3, [pc, #244]	; (8001878 <main+0x1d0>)
 8001782:	2201      	movs	r2, #1
 8001784:	735a      	strb	r2, [r3, #13]
	controller_U.BM_b_HVnegContactorSts = HV_NEG_CONTACTOR_STATUS;
 8001786:	4b3c      	ldr	r3, [pc, #240]	; (8001878 <main+0x1d0>)
 8001788:	2201      	movs	r2, #1
 800178a:	739a      	strb	r2, [r3, #14]

	// Spoof steering angle as 0
	controller_U.DI_V_SteeringAngle = 0;
 800178c:	4b3a      	ldr	r3, [pc, #232]	; (8001878 <main+0x1d0>)
 800178e:	2200      	movs	r2, #0
 8001790:	805a      	strh	r2, [r3, #2]
	
	controller_U.DI_b_DriverButton = true;
 8001792:	4b39      	ldr	r3, [pc, #228]	; (8001878 <main+0x1d0>)
 8001794:	2201      	movs	r2, #1
 8001796:	719a      	strb	r2, [r3, #6]
	controller_U.AMK_bSystemReady = true;
 8001798:	4b37      	ldr	r3, [pc, #220]	; (8001878 <main+0x1d0>)
 800179a:	2201      	movs	r2, #1
 800179c:	73da      	strb	r2, [r3, #15]
	controller_U.AMK_bError = false;
 800179e:	4b36      	ldr	r3, [pc, #216]	; (8001878 <main+0x1d0>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	741a      	strb	r2, [r3, #16]
	controller_U.AMK_bQuitDcOn = true;
 80017a4:	4b34      	ldr	r3, [pc, #208]	; (8001878 <main+0x1d0>)
 80017a6:	2201      	movs	r2, #1
 80017a8:	749a      	strb	r2, [r3, #18]
	controller_U.AMK_bDcOn = true;
 80017aa:	4b33      	ldr	r3, [pc, #204]	; (8001878 <main+0x1d0>)
 80017ac:	2201      	movs	r2, #1
 80017ae:	74da      	strb	r2, [r3, #19]
	controller_U.AMK_bQuitInverterOn = true;
 80017b0:	4b31      	ldr	r3, [pc, #196]	; (8001878 <main+0x1d0>)
 80017b2:	2201      	movs	r2, #1
 80017b4:	751a      	strb	r2, [r3, #20]
	controller_U.AMK_bInverterOn = true;
 80017b6:	4b30      	ldr	r3, [pc, #192]	; (8001878 <main+0x1d0>)
 80017b8:	2201      	movs	r2, #1
 80017ba:	755a      	strb	r2, [r3, #21]
	controller_U.AMK_bDerating = false;
 80017bc:	4b2e      	ldr	r3, [pc, #184]	; (8001878 <main+0x1d0>)
 80017be:	2200      	movs	r2, #0
 80017c0:	759a      	strb	r2, [r3, #22]
//		for(int i=0; i<250; i++) {
//			HAL_CAN_AddTxMessage(&hcan1, &TxHeaderInv1, TxResetErr, &TxMailbox);
//			HAL_Delay(45);
//		}
		// Get accelerator and brake pedal (ADC) inputs
		HAL_ADC_Start(&hadc1);
 80017c2:	482e      	ldr	r0, [pc, #184]	; (800187c <main+0x1d4>)
 80017c4:	f001 f824 	bl	8002810 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80017c8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80017cc:	482b      	ldr	r0, [pc, #172]	; (800187c <main+0x1d4>)
 80017ce:	f001 f8ed 	bl	80029ac <HAL_ADC_PollForConversion>
		accelPedalAdc = HAL_ADC_GetValue(&hadc1);
 80017d2:	482a      	ldr	r0, [pc, #168]	; (800187c <main+0x1d4>)
 80017d4:	f001 f975 	bl	8002ac2 <HAL_ADC_GetValue>
 80017d8:	4603      	mov	r3, r0
 80017da:	4a29      	ldr	r2, [pc, #164]	; (8001880 <main+0x1d8>)
 80017dc:	6013      	str	r3, [r2, #0]
////			HAL_CAN_AddTxMessage(&hcan1, &TxHeaderInv1, TxTorqueLimits, &TxMailbox);
//			HAL_CAN_AddTxMessage(&hcan1, &TxHeaderInv1, TxTorqueLimits, &TxMailbox);
//			HAL_Delay(45);
//		}
		
		HAL_ADC_Start(&hadc2);
 80017de:	4829      	ldr	r0, [pc, #164]	; (8001884 <main+0x1dc>)
 80017e0:	f001 f816 	bl	8002810 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY);
 80017e4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80017e8:	4826      	ldr	r0, [pc, #152]	; (8001884 <main+0x1dc>)
 80017ea:	f001 f8df 	bl	80029ac <HAL_ADC_PollForConversion>
//		accelPedalAdc = HAL_ADC_GetValue(&hadc2);
		
//		 For testing purposes, we will use the same ADC input for both accelerator pedals
		controller_U.DI_V_AccelPedalPos1 = accelPedalAdc;
 80017ee:	4b24      	ldr	r3, [pc, #144]	; (8001880 <main+0x1d8>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	b21a      	sxth	r2, r3
 80017f4:	4b20      	ldr	r3, [pc, #128]	; (8001878 <main+0x1d0>)
 80017f6:	811a      	strh	r2, [r3, #8]
		controller_U.DI_V_AccelPedalPos2 = accelPedalAdc;
 80017f8:	4b21      	ldr	r3, [pc, #132]	; (8001880 <main+0x1d8>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	b21a      	sxth	r2, r3
 80017fe:	4b1e      	ldr	r3, [pc, #120]	; (8001878 <main+0x1d0>)
 8001800:	815a      	strh	r2, [r3, #10]
		controller_U.DI_V_BrakePedalPos = breakPedalAdc;
 8001802:	4b21      	ldr	r3, [pc, #132]	; (8001888 <main+0x1e0>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	b21a      	sxth	r2, r3
 8001808:	4b1b      	ldr	r3, [pc, #108]	; (8001878 <main+0x1d0>)
 800180a:	809a      	strh	r2, [r3, #4]

		uint8_t TxTorqueLimits[8] = {0b00000000,
 800180c:	2300      	movs	r3, #0
 800180e:	703b      	strb	r3, [r7, #0]
 8001810:	2307      	movs	r3, #7
 8001812:	707b      	strb	r3, [r7, #1]
							0b00000111,
							controller_Y.AMK_TargetVelocity >> 8,  // Target velocity [15:8]
 8001814:	4b1d      	ldr	r3, [pc, #116]	; (800188c <main+0x1e4>)
 8001816:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
		uint8_t TxTorqueLimits[8] = {0b00000000,
 800181a:	121b      	asrs	r3, r3, #8
 800181c:	b21b      	sxth	r3, r3
 800181e:	b2db      	uxtb	r3, r3
 8001820:	70bb      	strb	r3, [r7, #2]
							controller_Y.AMK_TargetVelocity,  // Target velocity [7:0]
 8001822:	4b1a      	ldr	r3, [pc, #104]	; (800188c <main+0x1e4>)
 8001824:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
		uint8_t TxTorqueLimits[8] = {0b00000000,
 8001828:	b2db      	uxtb	r3, r3
 800182a:	70fb      	strb	r3, [r7, #3]
							controller_Y.AMK_TorqueLimitPositiv >> 8,  // Torque limit positive [15:8]
 800182c:	4b17      	ldr	r3, [pc, #92]	; (800188c <main+0x1e4>)
 800182e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
		uint8_t TxTorqueLimits[8] = {0b00000000,
 8001832:	121b      	asrs	r3, r3, #8
 8001834:	b21b      	sxth	r3, r3
 8001836:	b2db      	uxtb	r3, r3
 8001838:	713b      	strb	r3, [r7, #4]
							controller_Y.AMK_TorqueLimitPositiv,  // Torque limit positive [7:0]
 800183a:	4b14      	ldr	r3, [pc, #80]	; (800188c <main+0x1e4>)
 800183c:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
		uint8_t TxTorqueLimits[8] = {0b00000000,
 8001840:	b2db      	uxtb	r3, r3
 8001842:	717b      	strb	r3, [r7, #5]
 8001844:	2300      	movs	r3, #0
 8001846:	71bb      	strb	r3, [r7, #6]
 8001848:	2300      	movs	r3, #0
 800184a:	71fb      	strb	r3, [r7, #7]
							0b00000000,  // Torque limit negative [15:8]
							0b00000000}; // Torque limit negative [7:0]

		HAL_CAN_AddTxMessage(&hcan1, &TxHeaderInv1, TxTorqueLimits, &TxMailbox);
 800184c:	463a      	mov	r2, r7
 800184e:	4b10      	ldr	r3, [pc, #64]	; (8001890 <main+0x1e8>)
 8001850:	4906      	ldr	r1, [pc, #24]	; (800186c <main+0x1c4>)
 8001852:	4805      	ldr	r0, [pc, #20]	; (8001868 <main+0x1c0>)
 8001854:	f001 fdbe 	bl	80033d4 <HAL_CAN_AddTxMessage>

		HAL_Delay(45);
 8001858:	202d      	movs	r0, #45	; 0x2d
 800185a:	f000 ff71 	bl	8002740 <HAL_Delay>
	{
 800185e:	e7b0      	b.n	80017c2 <main+0x11a>
 8001860:	20000484 	.word	0x20000484
 8001864:	08009658 	.word	0x08009658
 8001868:	2000045c 	.word	0x2000045c
 800186c:	20000558 	.word	0x20000558
 8001870:	20000570 	.word	0x20000570
 8001874:	20000588 	.word	0x20000588
 8001878:	20000384 	.word	0x20000384
 800187c:	200003cc 	.word	0x200003cc
 8001880:	200005c8 	.word	0x200005c8
 8001884:	20000414 	.word	0x20000414
 8001888:	200005cc 	.word	0x200005cc
 800188c:	200003ac 	.word	0x200003ac
 8001890:	200005c4 	.word	0x200005c4

08001894 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b094      	sub	sp, #80	; 0x50
 8001898:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800189a:	f107 031c 	add.w	r3, r7, #28
 800189e:	2234      	movs	r2, #52	; 0x34
 80018a0:	2100      	movs	r1, #0
 80018a2:	4618      	mov	r0, r3
 80018a4:	f005 f81e 	bl	80068e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018a8:	f107 0308 	add.w	r3, r7, #8
 80018ac:	2200      	movs	r2, #0
 80018ae:	601a      	str	r2, [r3, #0]
 80018b0:	605a      	str	r2, [r3, #4]
 80018b2:	609a      	str	r2, [r3, #8]
 80018b4:	60da      	str	r2, [r3, #12]
 80018b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80018b8:	4b22      	ldr	r3, [pc, #136]	; (8001944 <SystemClock_Config+0xb0>)
 80018ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018bc:	4a21      	ldr	r2, [pc, #132]	; (8001944 <SystemClock_Config+0xb0>)
 80018be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018c2:	6413      	str	r3, [r2, #64]	; 0x40
 80018c4:	4b1f      	ldr	r3, [pc, #124]	; (8001944 <SystemClock_Config+0xb0>)
 80018c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018cc:	607b      	str	r3, [r7, #4]
 80018ce:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80018d0:	4b1d      	ldr	r3, [pc, #116]	; (8001948 <SystemClock_Config+0xb4>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80018d8:	4a1b      	ldr	r2, [pc, #108]	; (8001948 <SystemClock_Config+0xb4>)
 80018da:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018de:	6013      	str	r3, [r2, #0]
 80018e0:	4b19      	ldr	r3, [pc, #100]	; (8001948 <SystemClock_Config+0xb4>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80018e8:	603b      	str	r3, [r7, #0]
 80018ea:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80018ec:	2302      	movs	r3, #2
 80018ee:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018f0:	2301      	movs	r3, #1
 80018f2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80018f4:	2310      	movs	r3, #16
 80018f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80018f8:	2300      	movs	r3, #0
 80018fa:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018fc:	f107 031c 	add.w	r3, r7, #28
 8001900:	4618      	mov	r0, r3
 8001902:	f002 fc91 	bl	8004228 <HAL_RCC_OscConfig>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	d001      	beq.n	8001910 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 800190c:	f000 fa2c 	bl	8001d68 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001910:	230f      	movs	r3, #15
 8001912:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001914:	2300      	movs	r3, #0
 8001916:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001918:	2300      	movs	r3, #0
 800191a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800191c:	2300      	movs	r3, #0
 800191e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001920:	2300      	movs	r3, #0
 8001922:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001924:	f107 0308 	add.w	r3, r7, #8
 8001928:	2100      	movs	r1, #0
 800192a:	4618      	mov	r0, r3
 800192c:	f002 ff2a 	bl	8004784 <HAL_RCC_ClockConfig>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d001      	beq.n	800193a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001936:	f000 fa17 	bl	8001d68 <Error_Handler>
  }
}
 800193a:	bf00      	nop
 800193c:	3750      	adds	r7, #80	; 0x50
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	40023800 	.word	0x40023800
 8001948:	40007000 	.word	0x40007000

0800194c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b084      	sub	sp, #16
 8001950:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001952:	463b      	mov	r3, r7
 8001954:	2200      	movs	r2, #0
 8001956:	601a      	str	r2, [r3, #0]
 8001958:	605a      	str	r2, [r3, #4]
 800195a:	609a      	str	r2, [r3, #8]
 800195c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800195e:	4b21      	ldr	r3, [pc, #132]	; (80019e4 <MX_ADC1_Init+0x98>)
 8001960:	4a21      	ldr	r2, [pc, #132]	; (80019e8 <MX_ADC1_Init+0x9c>)
 8001962:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001964:	4b1f      	ldr	r3, [pc, #124]	; (80019e4 <MX_ADC1_Init+0x98>)
 8001966:	2200      	movs	r2, #0
 8001968:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800196a:	4b1e      	ldr	r3, [pc, #120]	; (80019e4 <MX_ADC1_Init+0x98>)
 800196c:	2200      	movs	r2, #0
 800196e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001970:	4b1c      	ldr	r3, [pc, #112]	; (80019e4 <MX_ADC1_Init+0x98>)
 8001972:	2200      	movs	r2, #0
 8001974:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001976:	4b1b      	ldr	r3, [pc, #108]	; (80019e4 <MX_ADC1_Init+0x98>)
 8001978:	2200      	movs	r2, #0
 800197a:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800197c:	4b19      	ldr	r3, [pc, #100]	; (80019e4 <MX_ADC1_Init+0x98>)
 800197e:	2200      	movs	r2, #0
 8001980:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001984:	4b17      	ldr	r3, [pc, #92]	; (80019e4 <MX_ADC1_Init+0x98>)
 8001986:	2200      	movs	r2, #0
 8001988:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800198a:	4b16      	ldr	r3, [pc, #88]	; (80019e4 <MX_ADC1_Init+0x98>)
 800198c:	4a17      	ldr	r2, [pc, #92]	; (80019ec <MX_ADC1_Init+0xa0>)
 800198e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001990:	4b14      	ldr	r3, [pc, #80]	; (80019e4 <MX_ADC1_Init+0x98>)
 8001992:	2200      	movs	r2, #0
 8001994:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001996:	4b13      	ldr	r3, [pc, #76]	; (80019e4 <MX_ADC1_Init+0x98>)
 8001998:	2201      	movs	r2, #1
 800199a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800199c:	4b11      	ldr	r3, [pc, #68]	; (80019e4 <MX_ADC1_Init+0x98>)
 800199e:	2200      	movs	r2, #0
 80019a0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80019a4:	4b0f      	ldr	r3, [pc, #60]	; (80019e4 <MX_ADC1_Init+0x98>)
 80019a6:	2201      	movs	r2, #1
 80019a8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80019aa:	480e      	ldr	r0, [pc, #56]	; (80019e4 <MX_ADC1_Init+0x98>)
 80019ac:	f000 feec 	bl	8002788 <HAL_ADC_Init>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d001      	beq.n	80019ba <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80019b6:	f000 f9d7 	bl	8001d68 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80019ba:	2300      	movs	r3, #0
 80019bc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80019be:	2301      	movs	r3, #1
 80019c0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80019c2:	2300      	movs	r3, #0
 80019c4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80019c6:	463b      	mov	r3, r7
 80019c8:	4619      	mov	r1, r3
 80019ca:	4806      	ldr	r0, [pc, #24]	; (80019e4 <MX_ADC1_Init+0x98>)
 80019cc:	f001 f886 	bl	8002adc <HAL_ADC_ConfigChannel>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d001      	beq.n	80019da <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80019d6:	f000 f9c7 	bl	8001d68 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80019da:	bf00      	nop
 80019dc:	3710      	adds	r7, #16
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	200003cc 	.word	0x200003cc
 80019e8:	40012000 	.word	0x40012000
 80019ec:	0f000001 	.word	0x0f000001

080019f0 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b084      	sub	sp, #16
 80019f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80019f6:	463b      	mov	r3, r7
 80019f8:	2200      	movs	r2, #0
 80019fa:	601a      	str	r2, [r3, #0]
 80019fc:	605a      	str	r2, [r3, #4]
 80019fe:	609a      	str	r2, [r3, #8]
 8001a00:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8001a02:	4b21      	ldr	r3, [pc, #132]	; (8001a88 <MX_ADC2_Init+0x98>)
 8001a04:	4a21      	ldr	r2, [pc, #132]	; (8001a8c <MX_ADC2_Init+0x9c>)
 8001a06:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001a08:	4b1f      	ldr	r3, [pc, #124]	; (8001a88 <MX_ADC2_Init+0x98>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001a0e:	4b1e      	ldr	r3, [pc, #120]	; (8001a88 <MX_ADC2_Init+0x98>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001a14:	4b1c      	ldr	r3, [pc, #112]	; (8001a88 <MX_ADC2_Init+0x98>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001a1a:	4b1b      	ldr	r3, [pc, #108]	; (8001a88 <MX_ADC2_Init+0x98>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001a20:	4b19      	ldr	r3, [pc, #100]	; (8001a88 <MX_ADC2_Init+0x98>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001a28:	4b17      	ldr	r3, [pc, #92]	; (8001a88 <MX_ADC2_Init+0x98>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001a2e:	4b16      	ldr	r3, [pc, #88]	; (8001a88 <MX_ADC2_Init+0x98>)
 8001a30:	4a17      	ldr	r2, [pc, #92]	; (8001a90 <MX_ADC2_Init+0xa0>)
 8001a32:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a34:	4b14      	ldr	r3, [pc, #80]	; (8001a88 <MX_ADC2_Init+0x98>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001a3a:	4b13      	ldr	r3, [pc, #76]	; (8001a88 <MX_ADC2_Init+0x98>)
 8001a3c:	2201      	movs	r2, #1
 8001a3e:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001a40:	4b11      	ldr	r3, [pc, #68]	; (8001a88 <MX_ADC2_Init+0x98>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001a48:	4b0f      	ldr	r3, [pc, #60]	; (8001a88 <MX_ADC2_Init+0x98>)
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001a4e:	480e      	ldr	r0, [pc, #56]	; (8001a88 <MX_ADC2_Init+0x98>)
 8001a50:	f000 fe9a 	bl	8002788 <HAL_ADC_Init>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d001      	beq.n	8001a5e <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 8001a5a:	f000 f985 	bl	8001d68 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001a62:	2301      	movs	r3, #1
 8001a64:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001a66:	2300      	movs	r3, #0
 8001a68:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001a6a:	463b      	mov	r3, r7
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	4806      	ldr	r0, [pc, #24]	; (8001a88 <MX_ADC2_Init+0x98>)
 8001a70:	f001 f834 	bl	8002adc <HAL_ADC_ConfigChannel>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d001      	beq.n	8001a7e <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8001a7a:	f000 f975 	bl	8001d68 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001a7e:	bf00      	nop
 8001a80:	3710      	adds	r7, #16
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	20000414 	.word	0x20000414
 8001a8c:	40012100 	.word	0x40012100
 8001a90:	0f000001 	.word	0x0f000001

08001a94 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001a98:	4b17      	ldr	r3, [pc, #92]	; (8001af8 <MX_CAN1_Init+0x64>)
 8001a9a:	4a18      	ldr	r2, [pc, #96]	; (8001afc <MX_CAN1_Init+0x68>)
 8001a9c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 2;
 8001a9e:	4b16      	ldr	r3, [pc, #88]	; (8001af8 <MX_CAN1_Init+0x64>)
 8001aa0:	2202      	movs	r2, #2
 8001aa2:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001aa4:	4b14      	ldr	r3, [pc, #80]	; (8001af8 <MX_CAN1_Init+0x64>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001aaa:	4b13      	ldr	r3, [pc, #76]	; (8001af8 <MX_CAN1_Init+0x64>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8001ab0:	4b11      	ldr	r3, [pc, #68]	; (8001af8 <MX_CAN1_Init+0x64>)
 8001ab2:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 8001ab6:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001ab8:	4b0f      	ldr	r3, [pc, #60]	; (8001af8 <MX_CAN1_Init+0x64>)
 8001aba:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001abe:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001ac0:	4b0d      	ldr	r3, [pc, #52]	; (8001af8 <MX_CAN1_Init+0x64>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001ac6:	4b0c      	ldr	r3, [pc, #48]	; (8001af8 <MX_CAN1_Init+0x64>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001acc:	4b0a      	ldr	r3, [pc, #40]	; (8001af8 <MX_CAN1_Init+0x64>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001ad2:	4b09      	ldr	r3, [pc, #36]	; (8001af8 <MX_CAN1_Init+0x64>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001ad8:	4b07      	ldr	r3, [pc, #28]	; (8001af8 <MX_CAN1_Init+0x64>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001ade:	4b06      	ldr	r3, [pc, #24]	; (8001af8 <MX_CAN1_Init+0x64>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001ae4:	4804      	ldr	r0, [pc, #16]	; (8001af8 <MX_CAN1_Init+0x64>)
 8001ae6:	f001 fa49 	bl	8002f7c <HAL_CAN_Init>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d001      	beq.n	8001af4 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001af0:	f000 f93a 	bl	8001d68 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001af4:	bf00      	nop
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	2000045c 	.word	0x2000045c
 8001afc:	40006400 	.word	0x40006400

08001b00 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b088      	sub	sp, #32
 8001b04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b06:	f107 0310 	add.w	r3, r7, #16
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	601a      	str	r2, [r3, #0]
 8001b0e:	605a      	str	r2, [r3, #4]
 8001b10:	609a      	str	r2, [r3, #8]
 8001b12:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b14:	1d3b      	adds	r3, r7, #4
 8001b16:	2200      	movs	r2, #0
 8001b18:	601a      	str	r2, [r3, #0]
 8001b1a:	605a      	str	r2, [r3, #4]
 8001b1c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b1e:	4b1e      	ldr	r3, [pc, #120]	; (8001b98 <MX_TIM2_Init+0x98>)
 8001b20:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b24:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1000;
 8001b26:	4b1c      	ldr	r3, [pc, #112]	; (8001b98 <MX_TIM2_Init+0x98>)
 8001b28:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001b2c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b2e:	4b1a      	ldr	r3, [pc, #104]	; (8001b98 <MX_TIM2_Init+0x98>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3200;
 8001b34:	4b18      	ldr	r3, [pc, #96]	; (8001b98 <MX_TIM2_Init+0x98>)
 8001b36:	f44f 6248 	mov.w	r2, #3200	; 0xc80
 8001b3a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b3c:	4b16      	ldr	r3, [pc, #88]	; (8001b98 <MX_TIM2_Init+0x98>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001b42:	4b15      	ldr	r3, [pc, #84]	; (8001b98 <MX_TIM2_Init+0x98>)
 8001b44:	2280      	movs	r2, #128	; 0x80
 8001b46:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001b48:	4813      	ldr	r0, [pc, #76]	; (8001b98 <MX_TIM2_Init+0x98>)
 8001b4a:	f003 fc29 	bl	80053a0 <HAL_TIM_Base_Init>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d001      	beq.n	8001b58 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001b54:	f000 f908 	bl	8001d68 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b58:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b5c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001b5e:	f107 0310 	add.w	r3, r7, #16
 8001b62:	4619      	mov	r1, r3
 8001b64:	480c      	ldr	r0, [pc, #48]	; (8001b98 <MX_TIM2_Init+0x98>)
 8001b66:	f003 fe0b 	bl	8005780 <HAL_TIM_ConfigClockSource>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d001      	beq.n	8001b74 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001b70:	f000 f8fa 	bl	8001d68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b74:	2300      	movs	r3, #0
 8001b76:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b7c:	1d3b      	adds	r3, r7, #4
 8001b7e:	4619      	mov	r1, r3
 8001b80:	4805      	ldr	r0, [pc, #20]	; (8001b98 <MX_TIM2_Init+0x98>)
 8001b82:	f004 f829 	bl	8005bd8 <HAL_TIMEx_MasterConfigSynchronization>
 8001b86:	4603      	mov	r3, r0
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d001      	beq.n	8001b90 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8001b8c:	f000 f8ec 	bl	8001d68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001b90:	bf00      	nop
 8001b92:	3720      	adds	r7, #32
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	20000484 	.word	0x20000484

08001b9c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001ba0:	4b14      	ldr	r3, [pc, #80]	; (8001bf4 <MX_USART3_UART_Init+0x58>)
 8001ba2:	4a15      	ldr	r2, [pc, #84]	; (8001bf8 <MX_USART3_UART_Init+0x5c>)
 8001ba4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001ba6:	4b13      	ldr	r3, [pc, #76]	; (8001bf4 <MX_USART3_UART_Init+0x58>)
 8001ba8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001bac:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001bae:	4b11      	ldr	r3, [pc, #68]	; (8001bf4 <MX_USART3_UART_Init+0x58>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001bb4:	4b0f      	ldr	r3, [pc, #60]	; (8001bf4 <MX_USART3_UART_Init+0x58>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001bba:	4b0e      	ldr	r3, [pc, #56]	; (8001bf4 <MX_USART3_UART_Init+0x58>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001bc0:	4b0c      	ldr	r3, [pc, #48]	; (8001bf4 <MX_USART3_UART_Init+0x58>)
 8001bc2:	220c      	movs	r2, #12
 8001bc4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bc6:	4b0b      	ldr	r3, [pc, #44]	; (8001bf4 <MX_USART3_UART_Init+0x58>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bcc:	4b09      	ldr	r3, [pc, #36]	; (8001bf4 <MX_USART3_UART_Init+0x58>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001bd2:	4b08      	ldr	r3, [pc, #32]	; (8001bf4 <MX_USART3_UART_Init+0x58>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001bd8:	4b06      	ldr	r3, [pc, #24]	; (8001bf4 <MX_USART3_UART_Init+0x58>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001bde:	4805      	ldr	r0, [pc, #20]	; (8001bf4 <MX_USART3_UART_Init+0x58>)
 8001be0:	f004 f8a6 	bl	8005d30 <HAL_UART_Init>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d001      	beq.n	8001bee <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001bea:	f000 f8bd 	bl	8001d68 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001bee:	bf00      	nop
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	200004d0 	.word	0x200004d0
 8001bf8:	40004800 	.word	0x40004800

08001bfc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b08a      	sub	sp, #40	; 0x28
 8001c00:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c02:	f107 0314 	add.w	r3, r7, #20
 8001c06:	2200      	movs	r2, #0
 8001c08:	601a      	str	r2, [r3, #0]
 8001c0a:	605a      	str	r2, [r3, #4]
 8001c0c:	609a      	str	r2, [r3, #8]
 8001c0e:	60da      	str	r2, [r3, #12]
 8001c10:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c12:	4b24      	ldr	r3, [pc, #144]	; (8001ca4 <MX_GPIO_Init+0xa8>)
 8001c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c16:	4a23      	ldr	r2, [pc, #140]	; (8001ca4 <MX_GPIO_Init+0xa8>)
 8001c18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c1e:	4b21      	ldr	r3, [pc, #132]	; (8001ca4 <MX_GPIO_Init+0xa8>)
 8001c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c26:	613b      	str	r3, [r7, #16]
 8001c28:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c2a:	4b1e      	ldr	r3, [pc, #120]	; (8001ca4 <MX_GPIO_Init+0xa8>)
 8001c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c2e:	4a1d      	ldr	r2, [pc, #116]	; (8001ca4 <MX_GPIO_Init+0xa8>)
 8001c30:	f043 0301 	orr.w	r3, r3, #1
 8001c34:	6313      	str	r3, [r2, #48]	; 0x30
 8001c36:	4b1b      	ldr	r3, [pc, #108]	; (8001ca4 <MX_GPIO_Init+0xa8>)
 8001c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c3a:	f003 0301 	and.w	r3, r3, #1
 8001c3e:	60fb      	str	r3, [r7, #12]
 8001c40:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c42:	4b18      	ldr	r3, [pc, #96]	; (8001ca4 <MX_GPIO_Init+0xa8>)
 8001c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c46:	4a17      	ldr	r2, [pc, #92]	; (8001ca4 <MX_GPIO_Init+0xa8>)
 8001c48:	f043 0302 	orr.w	r3, r3, #2
 8001c4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c4e:	4b15      	ldr	r3, [pc, #84]	; (8001ca4 <MX_GPIO_Init+0xa8>)
 8001c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c52:	f003 0302 	and.w	r3, r3, #2
 8001c56:	60bb      	str	r3, [r7, #8]
 8001c58:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c5a:	4b12      	ldr	r3, [pc, #72]	; (8001ca4 <MX_GPIO_Init+0xa8>)
 8001c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c5e:	4a11      	ldr	r2, [pc, #68]	; (8001ca4 <MX_GPIO_Init+0xa8>)
 8001c60:	f043 0308 	orr.w	r3, r3, #8
 8001c64:	6313      	str	r3, [r2, #48]	; 0x30
 8001c66:	4b0f      	ldr	r3, [pc, #60]	; (8001ca4 <MX_GPIO_Init+0xa8>)
 8001c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c6a:	f003 0308 	and.w	r3, r3, #8
 8001c6e:	607b      	str	r3, [r7, #4]
 8001c70:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001c72:	2200      	movs	r2, #0
 8001c74:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 8001c78:	480b      	ldr	r0, [pc, #44]	; (8001ca8 <MX_GPIO_Init+0xac>)
 8001c7a:	f002 faa1 	bl	80041c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8001c7e:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 8001c82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c84:	2301      	movs	r3, #1
 8001c86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c90:	f107 0314 	add.w	r3, r7, #20
 8001c94:	4619      	mov	r1, r3
 8001c96:	4804      	ldr	r0, [pc, #16]	; (8001ca8 <MX_GPIO_Init+0xac>)
 8001c98:	f002 f8e6 	bl	8003e68 <HAL_GPIO_Init>

}
 8001c9c:	bf00      	nop
 8001c9e:	3728      	adds	r7, #40	; 0x28
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	40023800 	.word	0x40023800
 8001ca8:	40020400 	.word	0x40020400

08001cac <CAN_Config>:

/* USER CODE BEGIN 4 */
static void CAN_Config(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b08a      	sub	sp, #40	; 0x28
 8001cb0:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef sFilterConfig;
	sFilterConfig.FilterBank = 0;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterIdHigh = 0x0000;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0000;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterActivation = ENABLE;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	623b      	str	r3, [r7, #32]
	sFilterConfig.SlaveStartFilterBank = 14;
 8001cd6:	230e      	movs	r3, #14
 8001cd8:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 8001cda:	463b      	mov	r3, r7
 8001cdc:	4619      	mov	r1, r3
 8001cde:	480a      	ldr	r0, [pc, #40]	; (8001d08 <CAN_Config+0x5c>)
 8001ce0:	f001 fa48 	bl	8003174 <HAL_CAN_ConfigFilter>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d001      	beq.n	8001cee <CAN_Config+0x42>
	{
		/* Filter configuration Error */
		Error_Handler();
 8001cea:	f000 f83d 	bl	8001d68 <Error_Handler>
	}

	if (HAL_CAN_Start(&hcan1) != HAL_OK)
 8001cee:	4806      	ldr	r0, [pc, #24]	; (8001d08 <CAN_Config+0x5c>)
 8001cf0:	f001 fb2c 	bl	800334c <HAL_CAN_Start>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <CAN_Config+0x52>
	{
		/* Start Error */
		Error_Handler();
 8001cfa:	f000 f835 	bl	8001d68 <Error_Handler>
	}
}
 8001cfe:	bf00      	nop
 8001d00:	3728      	adds	r7, #40	; 0x28
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	2000045c 	.word	0x2000045c

08001d0c <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
	// Toggle blue on-board LED for debugging
	HAL_GPIO_TogglePin(GPIOB, LD2_Pin);
 8001d14:	2180      	movs	r1, #128	; 0x80
 8001d16:	480b      	ldr	r0, [pc, #44]	; (8001d44 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 8001d18:	f002 fa6b 	bl	80041f2 <HAL_GPIO_TogglePin>

	// Get Rx message
	if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 8001d1c:	4b0a      	ldr	r3, [pc, #40]	; (8001d48 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8001d1e:	4a0b      	ldr	r2, [pc, #44]	; (8001d4c <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 8001d20:	2100      	movs	r1, #0
 8001d22:	480b      	ldr	r0, [pc, #44]	; (8001d50 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 8001d24:	f001 fc26 	bl	8003574 <HAL_CAN_GetRxMessage>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d001      	beq.n	8001d32 <HAL_CAN_RxFifo0MsgPendingCallback+0x26>
	{
		Error_Handler();
 8001d2e:	f000 f81b 	bl	8001d68 <Error_Handler>
	}

	IncomingCANMessageHandler(&RxHeader.StdId, RxData);
 8001d32:	4905      	ldr	r1, [pc, #20]	; (8001d48 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8001d34:	4805      	ldr	r0, [pc, #20]	; (8001d4c <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 8001d36:	f7ff fbd5 	bl	80014e4 <IncomingCANMessageHandler>
}
 8001d3a:	bf00      	nop
 8001d3c:	3708      	adds	r7, #8
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	40020400 	.word	0x40020400
 8001d48:	200005bc 	.word	0x200005bc
 8001d4c:	200005a0 	.word	0x200005a0
 8001d50:	2000045c 	.word	0x2000045c

08001d54 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b082      	sub	sp, #8
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
	rt_OneStep();
 8001d5c:	f7ff fb66 	bl	800142c <rt_OneStep>
}
 8001d60:	bf00      	nop
 8001d62:	3708      	adds	r7, #8
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}

08001d68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d6c:	b672      	cpsid	i
}
 8001d6e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
	{
		HAL_GPIO_TogglePin(GPIOB, LD3_Pin);
 8001d70:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d74:	4801      	ldr	r0, [pc, #4]	; (8001d7c <Error_Handler+0x14>)
 8001d76:	f002 fa3c 	bl	80041f2 <HAL_GPIO_TogglePin>
 8001d7a:	e7f9      	b.n	8001d70 <Error_Handler+0x8>
 8001d7c:	40020400 	.word	0x40020400

08001d80 <Printf_Init>:

// Must be global
UART_st* Printer;


UART_Return_et Printf_Init(UART_st* uart) {
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b084      	sub	sp, #16
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]

  UART_Return_et response;

  // Set global to selected UART
  Printer = uart;
 8001d88:	4a0c      	ldr	r2, [pc, #48]	; (8001dbc <Printf_Init+0x3c>)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6013      	str	r3, [r2, #0]
  response = UART_Init(uart);
 8001d8e:	6878      	ldr	r0, [r7, #4]
 8001d90:	f000 fbcf 	bl	8002532 <UART_Init>
 8001d94:	4603      	mov	r3, r0
 8001d96:	73fb      	strb	r3, [r7, #15]

  if (response != UART_OK) {
 8001d98:	7bfb      	ldrb	r3, [r7, #15]
 8001d9a:	2b01      	cmp	r3, #1
 8001d9c:	d001      	beq.n	8001da2 <Printf_Init+0x22>
      return response;
 8001d9e:	7bfb      	ldrb	r3, [r7, #15]
 8001da0:	e008      	b.n	8001db4 <Printf_Init+0x34>
  }

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */

  setvbuf(stdout, NULL, _IONBF, 0);
 8001da2:	4b07      	ldr	r3, [pc, #28]	; (8001dc0 <Printf_Init+0x40>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	6898      	ldr	r0, [r3, #8]
 8001da8:	2300      	movs	r3, #0
 8001daa:	2202      	movs	r2, #2
 8001dac:	2100      	movs	r1, #0
 8001dae:	f005 f9e5 	bl	800717c <setvbuf>

  return UART_OK;
 8001db2:	2301      	movs	r3, #1
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	3710      	adds	r7, #16
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	2000060c 	.word	0x2000060c
 8001dc0:	20000178 	.word	0x20000178

08001dc4 <_isatty>:


int _isatty(int fd) {
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b082      	sub	sp, #8
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]

  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	db04      	blt.n	8001ddc <_isatty+0x18>
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2b02      	cmp	r3, #2
 8001dd6:	dc01      	bgt.n	8001ddc <_isatty+0x18>
    return 1;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	e005      	b.n	8001de8 <_isatty+0x24>

  errno = EBADF;
 8001ddc:	f004 fd58 	bl	8006890 <__errno>
 8001de0:	4603      	mov	r3, r0
 8001de2:	2209      	movs	r2, #9
 8001de4:	601a      	str	r2, [r3, #0]
  return 0;
 8001de6:	2300      	movs	r3, #0
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	3708      	adds	r7, #8
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}

08001df0 <_write>:

int _write(int fd, char* ptr, int len) {
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b086      	sub	sp, #24
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	60f8      	str	r0, [r7, #12]
 8001df8:	60b9      	str	r1, [r7, #8]
 8001dfa:	607a      	str	r2, [r7, #4]

  UART_Return_et response;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	2b01      	cmp	r3, #1
 8001e00:	d002      	beq.n	8001e08 <_write+0x18>
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	2b02      	cmp	r3, #2
 8001e06:	d110      	bne.n	8001e2a <_write+0x3a>
    response = UART_Transmit(Printer, (uint8_t*) ptr, len);
 8001e08:	4b0d      	ldr	r3, [pc, #52]	; (8001e40 <_write+0x50>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	687a      	ldr	r2, [r7, #4]
 8001e0e:	b2d2      	uxtb	r2, r2
 8001e10:	68b9      	ldr	r1, [r7, #8]
 8001e12:	4618      	mov	r0, r3
 8001e14:	f000 fbd5 	bl	80025c2 <UART_Transmit>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	75fb      	strb	r3, [r7, #23]

    if (response == UART_OK)
 8001e1c:	7dfb      	ldrb	r3, [r7, #23]
 8001e1e:	2b01      	cmp	r3, #1
 8001e20:	d101      	bne.n	8001e26 <_write+0x36>
      return len;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	e008      	b.n	8001e38 <_write+0x48>
    else
      return EIO;
 8001e26:	2305      	movs	r3, #5
 8001e28:	e006      	b.n	8001e38 <_write+0x48>
  }

  errno = EBADF;
 8001e2a:	f004 fd31 	bl	8006890 <__errno>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2209      	movs	r2, #9
 8001e32:	601a      	str	r2, [r3, #0]
  return -1;
 8001e34:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	3718      	adds	r7, #24
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	2000060c 	.word	0x2000060c

08001e44 <_close>:


int _close(int fd) {
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]

  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	db04      	blt.n	8001e5c <_close+0x18>
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2b02      	cmp	r3, #2
 8001e56:	dc01      	bgt.n	8001e5c <_close+0x18>
    return 0;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	e006      	b.n	8001e6a <_close+0x26>

  errno = EBADF;
 8001e5c:	f004 fd18 	bl	8006890 <__errno>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2209      	movs	r2, #9
 8001e64:	601a      	str	r2, [r3, #0]
  return -1;
 8001e66:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	3708      	adds	r7, #8
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}

08001e72 <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 8001e72:	b580      	push	{r7, lr}
 8001e74:	b084      	sub	sp, #16
 8001e76:	af00      	add	r7, sp, #0
 8001e78:	60f8      	str	r0, [r7, #12]
 8001e7a:	60b9      	str	r1, [r7, #8]
 8001e7c:	607a      	str	r2, [r7, #4]

  (void) fd;
  (void) ptr;
  (void) dir;
  errno = EBADF;
 8001e7e:	f004 fd07 	bl	8006890 <__errno>
 8001e82:	4603      	mov	r3, r0
 8001e84:	2209      	movs	r2, #9
 8001e86:	601a      	str	r2, [r3, #0]
  return -1;
 8001e88:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	3710      	adds	r7, #16
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}

08001e94 <_read>:

int _read(int fd, char* ptr, int len) {
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b086      	sub	sp, #24
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	60f8      	str	r0, [r7, #12]
 8001e9c:	60b9      	str	r1, [r7, #8]
 8001e9e:	607a      	str	r2, [r7, #4]

  UART_Return_et response;

  if (fd == STDIN_FILENO) {
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d110      	bne.n	8001ec8 <_read+0x34>
    response = UART_Receive(Printer, (uint8_t*) ptr, len);
 8001ea6:	4b0e      	ldr	r3, [pc, #56]	; (8001ee0 <_read+0x4c>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	687a      	ldr	r2, [r7, #4]
 8001eac:	b2d2      	uxtb	r2, r2
 8001eae:	68b9      	ldr	r1, [r7, #8]
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f000 fba2 	bl	80025fa <UART_Receive>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	75fb      	strb	r3, [r7, #23]
    if (response == UART_OK)
 8001eba:	7dfb      	ldrb	r3, [r7, #23]
 8001ebc:	2b01      	cmp	r3, #1
 8001ebe:	d101      	bne.n	8001ec4 <_read+0x30>
      return 1;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	e008      	b.n	8001ed6 <_read+0x42>
    else
      return EIO;
 8001ec4:	2305      	movs	r3, #5
 8001ec6:	e006      	b.n	8001ed6 <_read+0x42>
  }

  errno = EBADF;
 8001ec8:	f004 fce2 	bl	8006890 <__errno>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	2209      	movs	r2, #9
 8001ed0:	601a      	str	r2, [r3, #0]
  return -1;
 8001ed2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	3718      	adds	r7, #24
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	2000060c 	.word	0x2000060c

08001ee4 <_fstat>:


int _fstat(int fd, struct stat* st) {
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b082      	sub	sp, #8
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
 8001eec:	6039      	str	r1, [r7, #0]

  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	db08      	blt.n	8001f06 <_fstat+0x22>
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2b02      	cmp	r3, #2
 8001ef8:	dc05      	bgt.n	8001f06 <_fstat+0x22>
    st->st_mode = S_IFCHR;
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f00:	605a      	str	r2, [r3, #4]
    return 0;
 8001f02:	2300      	movs	r3, #0
 8001f04:	e005      	b.n	8001f12 <_fstat+0x2e>
  }

  errno = EBADF;
 8001f06:	f004 fcc3 	bl	8006890 <__errno>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2209      	movs	r2, #9
 8001f0e:	601a      	str	r2, [r3, #0]
  return 0;
 8001f10:	2300      	movs	r3, #0
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3708      	adds	r7, #8
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
	...

08001f1c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b083      	sub	sp, #12
 8001f20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001f22:	4b0f      	ldr	r3, [pc, #60]	; (8001f60 <HAL_MspInit+0x44>)
 8001f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f26:	4a0e      	ldr	r2, [pc, #56]	; (8001f60 <HAL_MspInit+0x44>)
 8001f28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f2c:	6413      	str	r3, [r2, #64]	; 0x40
 8001f2e:	4b0c      	ldr	r3, [pc, #48]	; (8001f60 <HAL_MspInit+0x44>)
 8001f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f36:	607b      	str	r3, [r7, #4]
 8001f38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f3a:	4b09      	ldr	r3, [pc, #36]	; (8001f60 <HAL_MspInit+0x44>)
 8001f3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f3e:	4a08      	ldr	r2, [pc, #32]	; (8001f60 <HAL_MspInit+0x44>)
 8001f40:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f44:	6453      	str	r3, [r2, #68]	; 0x44
 8001f46:	4b06      	ldr	r3, [pc, #24]	; (8001f60 <HAL_MspInit+0x44>)
 8001f48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f4e:	603b      	str	r3, [r7, #0]
 8001f50:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f52:	bf00      	nop
 8001f54:	370c      	adds	r7, #12
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr
 8001f5e:	bf00      	nop
 8001f60:	40023800 	.word	0x40023800

08001f64 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b08c      	sub	sp, #48	; 0x30
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f6c:	f107 031c 	add.w	r3, r7, #28
 8001f70:	2200      	movs	r2, #0
 8001f72:	601a      	str	r2, [r3, #0]
 8001f74:	605a      	str	r2, [r3, #4]
 8001f76:	609a      	str	r2, [r3, #8]
 8001f78:	60da      	str	r2, [r3, #12]
 8001f7a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a2a      	ldr	r2, [pc, #168]	; (800202c <HAL_ADC_MspInit+0xc8>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d124      	bne.n	8001fd0 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001f86:	4b2a      	ldr	r3, [pc, #168]	; (8002030 <HAL_ADC_MspInit+0xcc>)
 8001f88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f8a:	4a29      	ldr	r2, [pc, #164]	; (8002030 <HAL_ADC_MspInit+0xcc>)
 8001f8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f90:	6453      	str	r3, [r2, #68]	; 0x44
 8001f92:	4b27      	ldr	r3, [pc, #156]	; (8002030 <HAL_ADC_MspInit+0xcc>)
 8001f94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f9a:	61bb      	str	r3, [r7, #24]
 8001f9c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f9e:	4b24      	ldr	r3, [pc, #144]	; (8002030 <HAL_ADC_MspInit+0xcc>)
 8001fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa2:	4a23      	ldr	r2, [pc, #140]	; (8002030 <HAL_ADC_MspInit+0xcc>)
 8001fa4:	f043 0301 	orr.w	r3, r3, #1
 8001fa8:	6313      	str	r3, [r2, #48]	; 0x30
 8001faa:	4b21      	ldr	r3, [pc, #132]	; (8002030 <HAL_ADC_MspInit+0xcc>)
 8001fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fae:	f003 0301 	and.w	r3, r3, #1
 8001fb2:	617b      	str	r3, [r7, #20]
 8001fb4:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fc2:	f107 031c 	add.w	r3, r7, #28
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	481a      	ldr	r0, [pc, #104]	; (8002034 <HAL_ADC_MspInit+0xd0>)
 8001fca:	f001 ff4d 	bl	8003e68 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001fce:	e028      	b.n	8002022 <HAL_ADC_MspInit+0xbe>
  else if(hadc->Instance==ADC2)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a18      	ldr	r2, [pc, #96]	; (8002038 <HAL_ADC_MspInit+0xd4>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d123      	bne.n	8002022 <HAL_ADC_MspInit+0xbe>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001fda:	4b15      	ldr	r3, [pc, #84]	; (8002030 <HAL_ADC_MspInit+0xcc>)
 8001fdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fde:	4a14      	ldr	r2, [pc, #80]	; (8002030 <HAL_ADC_MspInit+0xcc>)
 8001fe0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001fe4:	6453      	str	r3, [r2, #68]	; 0x44
 8001fe6:	4b12      	ldr	r3, [pc, #72]	; (8002030 <HAL_ADC_MspInit+0xcc>)
 8001fe8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001fee:	613b      	str	r3, [r7, #16]
 8001ff0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ff2:	4b0f      	ldr	r3, [pc, #60]	; (8002030 <HAL_ADC_MspInit+0xcc>)
 8001ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff6:	4a0e      	ldr	r2, [pc, #56]	; (8002030 <HAL_ADC_MspInit+0xcc>)
 8001ff8:	f043 0301 	orr.w	r3, r3, #1
 8001ffc:	6313      	str	r3, [r2, #48]	; 0x30
 8001ffe:	4b0c      	ldr	r3, [pc, #48]	; (8002030 <HAL_ADC_MspInit+0xcc>)
 8002000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002002:	f003 0301 	and.w	r3, r3, #1
 8002006:	60fb      	str	r3, [r7, #12]
 8002008:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800200a:	2302      	movs	r3, #2
 800200c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800200e:	2303      	movs	r3, #3
 8002010:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002012:	2300      	movs	r3, #0
 8002014:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002016:	f107 031c 	add.w	r3, r7, #28
 800201a:	4619      	mov	r1, r3
 800201c:	4805      	ldr	r0, [pc, #20]	; (8002034 <HAL_ADC_MspInit+0xd0>)
 800201e:	f001 ff23 	bl	8003e68 <HAL_GPIO_Init>
}
 8002022:	bf00      	nop
 8002024:	3730      	adds	r7, #48	; 0x30
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	40012000 	.word	0x40012000
 8002030:	40023800 	.word	0x40023800
 8002034:	40020000 	.word	0x40020000
 8002038:	40012100 	.word	0x40012100

0800203c <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b08a      	sub	sp, #40	; 0x28
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002044:	f107 0314 	add.w	r3, r7, #20
 8002048:	2200      	movs	r2, #0
 800204a:	601a      	str	r2, [r3, #0]
 800204c:	605a      	str	r2, [r3, #4]
 800204e:	609a      	str	r2, [r3, #8]
 8002050:	60da      	str	r2, [r3, #12]
 8002052:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a1f      	ldr	r2, [pc, #124]	; (80020d8 <HAL_CAN_MspInit+0x9c>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d137      	bne.n	80020ce <HAL_CAN_MspInit+0x92>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800205e:	4b1f      	ldr	r3, [pc, #124]	; (80020dc <HAL_CAN_MspInit+0xa0>)
 8002060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002062:	4a1e      	ldr	r2, [pc, #120]	; (80020dc <HAL_CAN_MspInit+0xa0>)
 8002064:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002068:	6413      	str	r3, [r2, #64]	; 0x40
 800206a:	4b1c      	ldr	r3, [pc, #112]	; (80020dc <HAL_CAN_MspInit+0xa0>)
 800206c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800206e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002072:	613b      	str	r3, [r7, #16]
 8002074:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002076:	4b19      	ldr	r3, [pc, #100]	; (80020dc <HAL_CAN_MspInit+0xa0>)
 8002078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800207a:	4a18      	ldr	r2, [pc, #96]	; (80020dc <HAL_CAN_MspInit+0xa0>)
 800207c:	f043 0308 	orr.w	r3, r3, #8
 8002080:	6313      	str	r3, [r2, #48]	; 0x30
 8002082:	4b16      	ldr	r3, [pc, #88]	; (80020dc <HAL_CAN_MspInit+0xa0>)
 8002084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002086:	f003 0308 	and.w	r3, r3, #8
 800208a:	60fb      	str	r3, [r7, #12]
 800208c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800208e:	2303      	movs	r3, #3
 8002090:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002092:	2302      	movs	r3, #2
 8002094:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002096:	2300      	movs	r3, #0
 8002098:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800209a:	2303      	movs	r3, #3
 800209c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800209e:	2309      	movs	r3, #9
 80020a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020a2:	f107 0314 	add.w	r3, r7, #20
 80020a6:	4619      	mov	r1, r3
 80020a8:	480d      	ldr	r0, [pc, #52]	; (80020e0 <HAL_CAN_MspInit+0xa4>)
 80020aa:	f001 fedd 	bl	8003e68 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 80020ae:	2200      	movs	r2, #0
 80020b0:	2100      	movs	r1, #0
 80020b2:	2013      	movs	r0, #19
 80020b4:	f001 fea1 	bl	8003dfa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 80020b8:	2013      	movs	r0, #19
 80020ba:	f001 feba 	bl	8003e32 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 80020be:	2200      	movs	r2, #0
 80020c0:	2100      	movs	r1, #0
 80020c2:	2014      	movs	r0, #20
 80020c4:	f001 fe99 	bl	8003dfa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80020c8:	2014      	movs	r0, #20
 80020ca:	f001 feb2 	bl	8003e32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 80020ce:	bf00      	nop
 80020d0:	3728      	adds	r7, #40	; 0x28
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}
 80020d6:	bf00      	nop
 80020d8:	40006400 	.word	0x40006400
 80020dc:	40023800 	.word	0x40023800
 80020e0:	40020c00 	.word	0x40020c00

080020e4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b084      	sub	sp, #16
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020f4:	d113      	bne.n	800211e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80020f6:	4b0c      	ldr	r3, [pc, #48]	; (8002128 <HAL_TIM_Base_MspInit+0x44>)
 80020f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020fa:	4a0b      	ldr	r2, [pc, #44]	; (8002128 <HAL_TIM_Base_MspInit+0x44>)
 80020fc:	f043 0301 	orr.w	r3, r3, #1
 8002100:	6413      	str	r3, [r2, #64]	; 0x40
 8002102:	4b09      	ldr	r3, [pc, #36]	; (8002128 <HAL_TIM_Base_MspInit+0x44>)
 8002104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002106:	f003 0301 	and.w	r3, r3, #1
 800210a:	60fb      	str	r3, [r7, #12]
 800210c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800210e:	2200      	movs	r2, #0
 8002110:	2100      	movs	r1, #0
 8002112:	201c      	movs	r0, #28
 8002114:	f001 fe71 	bl	8003dfa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002118:	201c      	movs	r0, #28
 800211a:	f001 fe8a 	bl	8003e32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800211e:	bf00      	nop
 8002120:	3710      	adds	r7, #16
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	40023800 	.word	0x40023800

0800212c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b0ae      	sub	sp, #184	; 0xb8
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002134:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002138:	2200      	movs	r2, #0
 800213a:	601a      	str	r2, [r3, #0]
 800213c:	605a      	str	r2, [r3, #4]
 800213e:	609a      	str	r2, [r3, #8]
 8002140:	60da      	str	r2, [r3, #12]
 8002142:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002144:	f107 0314 	add.w	r3, r7, #20
 8002148:	2290      	movs	r2, #144	; 0x90
 800214a:	2100      	movs	r1, #0
 800214c:	4618      	mov	r0, r3
 800214e:	f004 fbc9 	bl	80068e4 <memset>
  if(huart->Instance==USART3)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4a22      	ldr	r2, [pc, #136]	; (80021e0 <HAL_UART_MspInit+0xb4>)
 8002158:	4293      	cmp	r3, r2
 800215a:	d13c      	bne.n	80021d6 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800215c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002160:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002162:	2300      	movs	r3, #0
 8002164:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002166:	f107 0314 	add.w	r3, r7, #20
 800216a:	4618      	mov	r0, r3
 800216c:	f002 fcf0 	bl	8004b50 <HAL_RCCEx_PeriphCLKConfig>
 8002170:	4603      	mov	r3, r0
 8002172:	2b00      	cmp	r3, #0
 8002174:	d001      	beq.n	800217a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002176:	f7ff fdf7 	bl	8001d68 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800217a:	4b1a      	ldr	r3, [pc, #104]	; (80021e4 <HAL_UART_MspInit+0xb8>)
 800217c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800217e:	4a19      	ldr	r2, [pc, #100]	; (80021e4 <HAL_UART_MspInit+0xb8>)
 8002180:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002184:	6413      	str	r3, [r2, #64]	; 0x40
 8002186:	4b17      	ldr	r3, [pc, #92]	; (80021e4 <HAL_UART_MspInit+0xb8>)
 8002188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800218a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800218e:	613b      	str	r3, [r7, #16]
 8002190:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002192:	4b14      	ldr	r3, [pc, #80]	; (80021e4 <HAL_UART_MspInit+0xb8>)
 8002194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002196:	4a13      	ldr	r2, [pc, #76]	; (80021e4 <HAL_UART_MspInit+0xb8>)
 8002198:	f043 0308 	orr.w	r3, r3, #8
 800219c:	6313      	str	r3, [r2, #48]	; 0x30
 800219e:	4b11      	ldr	r3, [pc, #68]	; (80021e4 <HAL_UART_MspInit+0xb8>)
 80021a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a2:	f003 0308 	and.w	r3, r3, #8
 80021a6:	60fb      	str	r3, [r7, #12]
 80021a8:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80021aa:	f44f 7340 	mov.w	r3, #768	; 0x300
 80021ae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021b2:	2302      	movs	r3, #2
 80021b4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b8:	2300      	movs	r3, #0
 80021ba:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021be:	2303      	movs	r3, #3
 80021c0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80021c4:	2307      	movs	r3, #7
 80021c6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021ca:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80021ce:	4619      	mov	r1, r3
 80021d0:	4805      	ldr	r0, [pc, #20]	; (80021e8 <HAL_UART_MspInit+0xbc>)
 80021d2:	f001 fe49 	bl	8003e68 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80021d6:	bf00      	nop
 80021d8:	37b8      	adds	r7, #184	; 0xb8
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	40004800 	.word	0x40004800
 80021e4:	40023800 	.word	0x40023800
 80021e8:	40020c00 	.word	0x40020c00

080021ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021ec:	b480      	push	{r7}
 80021ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80021f0:	e7fe      	b.n	80021f0 <NMI_Handler+0x4>

080021f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021f2:	b480      	push	{r7}
 80021f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021f6:	e7fe      	b.n	80021f6 <HardFault_Handler+0x4>

080021f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021f8:	b480      	push	{r7}
 80021fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021fc:	e7fe      	b.n	80021fc <MemManage_Handler+0x4>

080021fe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021fe:	b480      	push	{r7}
 8002200:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002202:	e7fe      	b.n	8002202 <BusFault_Handler+0x4>

08002204 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002204:	b480      	push	{r7}
 8002206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002208:	e7fe      	b.n	8002208 <UsageFault_Handler+0x4>

0800220a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800220a:	b480      	push	{r7}
 800220c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800220e:	bf00      	nop
 8002210:	46bd      	mov	sp, r7
 8002212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002216:	4770      	bx	lr

08002218 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002218:	b480      	push	{r7}
 800221a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800221c:	bf00      	nop
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr

08002226 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002226:	b480      	push	{r7}
 8002228:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800222a:	bf00      	nop
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr

08002234 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002238:	f000 fa62 	bl	8002700 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800223c:	bf00      	nop
 800223e:	bd80      	pop	{r7, pc}

08002240 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */
	HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8002244:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002248:	4803      	ldr	r0, [pc, #12]	; (8002258 <CAN1_TX_IRQHandler+0x18>)
 800224a:	f001 ffd2 	bl	80041f2 <HAL_GPIO_TogglePin>
  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800224e:	4803      	ldr	r0, [pc, #12]	; (800225c <CAN1_TX_IRQHandler+0x1c>)
 8002250:	f001 fac8 	bl	80037e4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8002254:	bf00      	nop
 8002256:	bd80      	pop	{r7, pc}
 8002258:	40020400 	.word	0x40020400
 800225c:	2000045c 	.word	0x2000045c

08002260 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002264:	4802      	ldr	r0, [pc, #8]	; (8002270 <CAN1_RX0_IRQHandler+0x10>)
 8002266:	f001 fabd 	bl	80037e4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800226a:	bf00      	nop
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	2000045c 	.word	0x2000045c

08002274 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002278:	4802      	ldr	r0, [pc, #8]	; (8002284 <TIM2_IRQHandler+0x10>)
 800227a:	f003 f961 	bl	8005540 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800227e:	bf00      	nop
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	20000484 	.word	0x20000484

08002288 <_sbrk>:
 8002288:	b580      	push	{r7, lr}
 800228a:	b086      	sub	sp, #24
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
 8002290:	4a14      	ldr	r2, [pc, #80]	; (80022e4 <_sbrk+0x5c>)
 8002292:	4b15      	ldr	r3, [pc, #84]	; (80022e8 <_sbrk+0x60>)
 8002294:	1ad3      	subs	r3, r2, r3
 8002296:	617b      	str	r3, [r7, #20]
 8002298:	697b      	ldr	r3, [r7, #20]
 800229a:	613b      	str	r3, [r7, #16]
 800229c:	4b13      	ldr	r3, [pc, #76]	; (80022ec <_sbrk+0x64>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d102      	bne.n	80022aa <_sbrk+0x22>
 80022a4:	4b11      	ldr	r3, [pc, #68]	; (80022ec <_sbrk+0x64>)
 80022a6:	4a12      	ldr	r2, [pc, #72]	; (80022f0 <_sbrk+0x68>)
 80022a8:	601a      	str	r2, [r3, #0]
 80022aa:	4b10      	ldr	r3, [pc, #64]	; (80022ec <_sbrk+0x64>)
 80022ac:	681a      	ldr	r2, [r3, #0]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	4413      	add	r3, r2
 80022b2:	693a      	ldr	r2, [r7, #16]
 80022b4:	429a      	cmp	r2, r3
 80022b6:	d207      	bcs.n	80022c8 <_sbrk+0x40>
 80022b8:	f004 faea 	bl	8006890 <__errno>
 80022bc:	4603      	mov	r3, r0
 80022be:	220c      	movs	r2, #12
 80022c0:	601a      	str	r2, [r3, #0]
 80022c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80022c6:	e009      	b.n	80022dc <_sbrk+0x54>
 80022c8:	4b08      	ldr	r3, [pc, #32]	; (80022ec <_sbrk+0x64>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	60fb      	str	r3, [r7, #12]
 80022ce:	4b07      	ldr	r3, [pc, #28]	; (80022ec <_sbrk+0x64>)
 80022d0:	681a      	ldr	r2, [r3, #0]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	4413      	add	r3, r2
 80022d6:	4a05      	ldr	r2, [pc, #20]	; (80022ec <_sbrk+0x64>)
 80022d8:	6013      	str	r3, [r2, #0]
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	4618      	mov	r0, r3
 80022de:	3718      	adds	r7, #24
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}
 80022e4:	20080000 	.word	0x20080000
 80022e8:	00000400 	.word	0x00000400
 80022ec:	20000610 	.word	0x20000610
 80022f0:	20000628 	.word	0x20000628

080022f4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80022f4:	b480      	push	{r7}
 80022f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80022f8:	4b06      	ldr	r3, [pc, #24]	; (8002314 <SystemInit+0x20>)
 80022fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022fe:	4a05      	ldr	r2, [pc, #20]	; (8002314 <SystemInit+0x20>)
 8002300:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002304:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002308:	bf00      	nop
 800230a:	46bd      	mov	sp, r7
 800230c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002310:	4770      	bx	lr
 8002312:	bf00      	nop
 8002314:	e000ed00 	.word	0xe000ed00

08002318 <UART_Select>:

/*------------- PRIVATE FUNCTION DEFINITIONS ------------ */

// UART_Select configures the corresponding UART number from a UART_st
static UART_Return_et UART_Select(UART_st* uart)
{
 8002318:	b480      	push	{r7}
 800231a:	b083      	sub	sp, #12
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
	// Switch case for selection of 8 UARTS
	switch(uart->uart_num)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	791b      	ldrb	r3, [r3, #4]
 8002324:	3b01      	subs	r3, #1
 8002326:	2b07      	cmp	r3, #7
 8002328:	d83a      	bhi.n	80023a0 <UART_Select+0x88>
 800232a:	a201      	add	r2, pc, #4	; (adr r2, 8002330 <UART_Select+0x18>)
 800232c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002330:	08002351 	.word	0x08002351
 8002334:	0800235b 	.word	0x0800235b
 8002338:	08002365 	.word	0x08002365
 800233c:	0800236f 	.word	0x0800236f
 8002340:	08002379 	.word	0x08002379
 8002344:	08002383 	.word	0x08002383
 8002348:	0800238d 	.word	0x0800238d
 800234c:	08002397 	.word	0x08002397
	{
		case 1:
			uart->huart -> Instance = USART1;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a17      	ldr	r2, [pc, #92]	; (80023b4 <UART_Select+0x9c>)
 8002356:	601a      	str	r2, [r3, #0]
			break;
 8002358:	e024      	b.n	80023a4 <UART_Select+0x8c>
		case 2:
			uart->huart -> Instance = USART2;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	4a16      	ldr	r2, [pc, #88]	; (80023b8 <UART_Select+0xa0>)
 8002360:	601a      	str	r2, [r3, #0]
			break;
 8002362:	e01f      	b.n	80023a4 <UART_Select+0x8c>
		case 3:
			uart->huart -> Instance = USART3;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4a14      	ldr	r2, [pc, #80]	; (80023bc <UART_Select+0xa4>)
 800236a:	601a      	str	r2, [r3, #0]
			break;
 800236c:	e01a      	b.n	80023a4 <UART_Select+0x8c>
		case 4:
			uart->huart -> Instance = UART4;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4a13      	ldr	r2, [pc, #76]	; (80023c0 <UART_Select+0xa8>)
 8002374:	601a      	str	r2, [r3, #0]
			break;
 8002376:	e015      	b.n	80023a4 <UART_Select+0x8c>
		case 5:
			uart->huart -> Instance = UART5;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4a11      	ldr	r2, [pc, #68]	; (80023c4 <UART_Select+0xac>)
 800237e:	601a      	str	r2, [r3, #0]
			break;
 8002380:	e010      	b.n	80023a4 <UART_Select+0x8c>
		case 6:
			uart->huart -> Instance = USART6;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4a10      	ldr	r2, [pc, #64]	; (80023c8 <UART_Select+0xb0>)
 8002388:	601a      	str	r2, [r3, #0]
			break;
 800238a:	e00b      	b.n	80023a4 <UART_Select+0x8c>
		case 7:
			uart->huart -> Instance = UART7;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a0e      	ldr	r2, [pc, #56]	; (80023cc <UART_Select+0xb4>)
 8002392:	601a      	str	r2, [r3, #0]
			break;
 8002394:	e006      	b.n	80023a4 <UART_Select+0x8c>
		case 8:
			uart->huart -> Instance = UART8;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4a0d      	ldr	r2, [pc, #52]	; (80023d0 <UART_Select+0xb8>)
 800239c:	601a      	str	r2, [r3, #0]
			break;
 800239e:	e001      	b.n	80023a4 <UART_Select+0x8c>
		default:
			return INVALID_UART_NUM;
 80023a0:	2305      	movs	r3, #5
 80023a2:	e000      	b.n	80023a6 <UART_Select+0x8e>
	}

	return UART_OK;
 80023a4:	2301      	movs	r3, #1
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	370c      	adds	r7, #12
 80023aa:	46bd      	mov	sp, r7
 80023ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b0:	4770      	bx	lr
 80023b2:	bf00      	nop
 80023b4:	40011000 	.word	0x40011000
 80023b8:	40004400 	.word	0x40004400
 80023bc:	40004800 	.word	0x40004800
 80023c0:	40004c00 	.word	0x40004c00
 80023c4:	40005000 	.word	0x40005000
 80023c8:	40011400 	.word	0x40011400
 80023cc:	40007800 	.word	0x40007800
 80023d0:	40007c00 	.word	0x40007c00

080023d4 <UART_Baud_Rate_Select>:

// UART_Baud_Rate_Select configures the baud rate from the one specified in baudrate
static UART_Return_et UART_Baud_Rate_Select(UART_st* uart)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b083      	sub	sp, #12
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
	// Baud rate must be between 123 Bits/s and 500 KBits/s, stated in .ioc requirements
	if(uart->baudrate < MIN_UART_BAUDRATE || uart->baudrate > MAX_UART_BAUDRATE){
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	689b      	ldr	r3, [r3, #8]
 80023e0:	2b7a      	cmp	r3, #122	; 0x7a
 80023e2:	d904      	bls.n	80023ee <UART_Baud_Rate_Select+0x1a>
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	689b      	ldr	r3, [r3, #8]
 80023e8:	4a08      	ldr	r2, [pc, #32]	; (800240c <UART_Baud_Rate_Select+0x38>)
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d901      	bls.n	80023f2 <UART_Baud_Rate_Select+0x1e>
		return BAUDRATE_OUT_OF_BOUNDS;
 80023ee:	2302      	movs	r3, #2
 80023f0:	e005      	b.n	80023fe <UART_Baud_Rate_Select+0x2a>
	}

	uart->huart->Init.BaudRate = uart->baudrate;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	687a      	ldr	r2, [r7, #4]
 80023f8:	6892      	ldr	r2, [r2, #8]
 80023fa:	605a      	str	r2, [r3, #4]

	return UART_OK;
 80023fc:	2301      	movs	r3, #1
}
 80023fe:	4618      	mov	r0, r3
 8002400:	370c      	adds	r7, #12
 8002402:	46bd      	mov	sp, r7
 8002404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002408:	4770      	bx	lr
 800240a:	bf00      	nop
 800240c:	0007a120 	.word	0x0007a120

08002410 <UART_Datasize_Select>:

// UART_Datasize_Select configures the data size from a UART_Datasize_et
static UART_Return_et UART_Datasize_Select(UART_st* uart)
{
 8002410:	b480      	push	{r7}
 8002412:	b083      	sub	sp, #12
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
	switch(uart->datasize)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	7b1b      	ldrb	r3, [r3, #12]
 800241c:	2b09      	cmp	r3, #9
 800241e:	d011      	beq.n	8002444 <UART_Datasize_Select+0x34>
 8002420:	2b09      	cmp	r3, #9
 8002422:	dc15      	bgt.n	8002450 <UART_Datasize_Select+0x40>
 8002424:	2b07      	cmp	r3, #7
 8002426:	d002      	beq.n	800242e <UART_Datasize_Select+0x1e>
 8002428:	2b08      	cmp	r3, #8
 800242a:	d006      	beq.n	800243a <UART_Datasize_Select+0x2a>
 800242c:	e010      	b.n	8002450 <UART_Datasize_Select+0x40>
	{
		case UART_Datasize_7:
			uart->huart -> Init.WordLength = UART_WORDLENGTH_7B;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002436:	609a      	str	r2, [r3, #8]
			break;
 8002438:	e00c      	b.n	8002454 <UART_Datasize_Select+0x44>
		case UART_Datasize_8:
			uart->huart -> Init.WordLength = UART_WORDLENGTH_8B;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	2200      	movs	r2, #0
 8002440:	609a      	str	r2, [r3, #8]
			break;
 8002442:	e007      	b.n	8002454 <UART_Datasize_Select+0x44>
		case UART_Datasize_9:
			uart->huart -> Init.WordLength = UART_WORDLENGTH_9B;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800244c:	609a      	str	r2, [r3, #8]
			break;
 800244e:	e001      	b.n	8002454 <UART_Datasize_Select+0x44>
		default:
			return INVALID_DATASIZE;
 8002450:	2306      	movs	r3, #6
 8002452:	e000      	b.n	8002456 <UART_Datasize_Select+0x46>
	}

	return UART_OK;
 8002454:	2301      	movs	r3, #1
}
 8002456:	4618      	mov	r0, r3
 8002458:	370c      	adds	r7, #12
 800245a:	46bd      	mov	sp, r7
 800245c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002460:	4770      	bx	lr

08002462 <UART_Mode_Select>:

// UART_Mode_Select configures the mode based on a UART_Mode_et
static UART_Return_et UART_Mode_Select(UART_st* uart)
{
 8002462:	b480      	push	{r7}
 8002464:	b083      	sub	sp, #12
 8002466:	af00      	add	r7, sp, #0
 8002468:	6078      	str	r0, [r7, #4]
	switch(uart->mode)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	7b5b      	ldrb	r3, [r3, #13]
 800246e:	2b03      	cmp	r3, #3
 8002470:	d010      	beq.n	8002494 <UART_Mode_Select+0x32>
 8002472:	2b03      	cmp	r3, #3
 8002474:	dc13      	bgt.n	800249e <UART_Mode_Select+0x3c>
 8002476:	2b01      	cmp	r3, #1
 8002478:	d002      	beq.n	8002480 <UART_Mode_Select+0x1e>
 800247a:	2b02      	cmp	r3, #2
 800247c:	d005      	beq.n	800248a <UART_Mode_Select+0x28>
 800247e:	e00e      	b.n	800249e <UART_Mode_Select+0x3c>
	{
		case UART_RX:
			uart->huart -> Init.Mode = UART_MODE_RX;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	2204      	movs	r2, #4
 8002486:	615a      	str	r2, [r3, #20]
			break;
 8002488:	e00b      	b.n	80024a2 <UART_Mode_Select+0x40>
		case UART_TX:
			uart->huart -> Init.Mode = UART_MODE_TX;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	2208      	movs	r2, #8
 8002490:	615a      	str	r2, [r3, #20]
			break;
 8002492:	e006      	b.n	80024a2 <UART_Mode_Select+0x40>
		case UART_TX_RX:
			uart->huart -> Init.Mode = UART_MODE_TX_RX;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	220c      	movs	r2, #12
 800249a:	615a      	str	r2, [r3, #20]
			break;
 800249c:	e001      	b.n	80024a2 <UART_Mode_Select+0x40>
		default:
			return INVALID_MODE;
 800249e:	2303      	movs	r3, #3
 80024a0:	e000      	b.n	80024a4 <UART_Mode_Select+0x42>
	}

	return UART_OK;
 80024a2:	2301      	movs	r3, #1
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	370c      	adds	r7, #12
 80024a8:	46bd      	mov	sp, r7
 80024aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ae:	4770      	bx	lr

080024b0 <UART_MSB_Select>:

// UART_MSB_Select configures the bit position based on a UART_Bit_Position_et
static UART_Return_et UART_MSB_Select(UART_st* uart)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b083      	sub	sp, #12
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
	switch(uart->bit_position){
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	7b9b      	ldrb	r3, [r3, #14]
 80024bc:	2b01      	cmp	r3, #1
 80024be:	d002      	beq.n	80024c6 <UART_MSB_Select+0x16>
 80024c0:	2b02      	cmp	r3, #2
 80024c2:	d005      	beq.n	80024d0 <UART_MSB_Select+0x20>
 80024c4:	e00e      	b.n	80024e4 <UART_MSB_Select+0x34>
		case LSB_First:
			uart->huart -> AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	2200      	movs	r2, #0
 80024cc:	625a      	str	r2, [r3, #36]	; 0x24
			break;
 80024ce:	e00b      	b.n	80024e8 <UART_MSB_Select+0x38>
		case MSB_First:
			uart->huart -> AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_MSBFIRST_INIT;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	2280      	movs	r2, #128	; 0x80
 80024d6:	625a      	str	r2, [r3, #36]	; 0x24
			uart->huart -> AdvancedInit.MSBFirst = UART_ADVFEATURE_MSBFIRST_ENABLE;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80024e0:	649a      	str	r2, [r3, #72]	; 0x48
			break;
 80024e2:	e001      	b.n	80024e8 <UART_MSB_Select+0x38>
		default:
			return INVALID_BIT_POSITION;
 80024e4:	2304      	movs	r3, #4
 80024e6:	e000      	b.n	80024ea <UART_MSB_Select+0x3a>
	}

	return UART_OK;
 80024e8:	2301      	movs	r3, #1
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	370c      	adds	r7, #12
 80024ee:	46bd      	mov	sp, r7
 80024f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f4:	4770      	bx	lr

080024f6 <UART_Default_Configs>:

// Current configurations that are not being modified
static void UART_Default_Configs(UART_st* uart)
{
 80024f6:	b480      	push	{r7}
 80024f8:	b083      	sub	sp, #12
 80024fa:	af00      	add	r7, sp, #0
 80024fc:	6078      	str	r0, [r7, #4]
	uart->huart -> Init.StopBits = UART_STOPBITS_1;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	2200      	movs	r2, #0
 8002504:	60da      	str	r2, [r3, #12]
	uart->huart -> Init.Parity = UART_PARITY_NONE;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	2200      	movs	r2, #0
 800250c:	611a      	str	r2, [r3, #16]
	uart->huart -> Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	2200      	movs	r2, #0
 8002514:	619a      	str	r2, [r3, #24]
	uart->huart -> Init.OverSampling = UART_OVERSAMPLING_16;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	2200      	movs	r2, #0
 800251c:	61da      	str	r2, [r3, #28]
	uart->huart -> Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	2200      	movs	r2, #0
 8002524:	621a      	str	r2, [r3, #32]
}
 8002526:	bf00      	nop
 8002528:	370c      	adds	r7, #12
 800252a:	46bd      	mov	sp, r7
 800252c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002530:	4770      	bx	lr

08002532 <UART_Init>:

/*------------- PUBLIC FUNCTION DEFINITIONS ------------- */

UART_Return_et UART_Init(UART_st* uart)
{
 8002532:	b580      	push	{r7, lr}
 8002534:	b084      	sub	sp, #16
 8002536:	af00      	add	r7, sp, #0
 8002538:	6078      	str	r0, [r7, #4]
	UART_Return_et response;

	response = UART_Select(uart);
 800253a:	6878      	ldr	r0, [r7, #4]
 800253c:	f7ff feec 	bl	8002318 <UART_Select>
 8002540:	4603      	mov	r3, r0
 8002542:	73fb      	strb	r3, [r7, #15]
	if (response != UART_OK) {
 8002544:	7bfb      	ldrb	r3, [r7, #15]
 8002546:	2b01      	cmp	r3, #1
 8002548:	d001      	beq.n	800254e <UART_Init+0x1c>
		return response;
 800254a:	7bfb      	ldrb	r3, [r7, #15]
 800254c:	e035      	b.n	80025ba <UART_Init+0x88>
	}

	response = UART_Baud_Rate_Select(uart);
 800254e:	6878      	ldr	r0, [r7, #4]
 8002550:	f7ff ff40 	bl	80023d4 <UART_Baud_Rate_Select>
 8002554:	4603      	mov	r3, r0
 8002556:	73fb      	strb	r3, [r7, #15]
	if (response != UART_OK) {
 8002558:	7bfb      	ldrb	r3, [r7, #15]
 800255a:	2b01      	cmp	r3, #1
 800255c:	d001      	beq.n	8002562 <UART_Init+0x30>
		return response;
 800255e:	7bfb      	ldrb	r3, [r7, #15]
 8002560:	e02b      	b.n	80025ba <UART_Init+0x88>
	}

	response = UART_Datasize_Select(uart);
 8002562:	6878      	ldr	r0, [r7, #4]
 8002564:	f7ff ff54 	bl	8002410 <UART_Datasize_Select>
 8002568:	4603      	mov	r3, r0
 800256a:	73fb      	strb	r3, [r7, #15]
	if (response != UART_OK) {
 800256c:	7bfb      	ldrb	r3, [r7, #15]
 800256e:	2b01      	cmp	r3, #1
 8002570:	d001      	beq.n	8002576 <UART_Init+0x44>
		return response;
 8002572:	7bfb      	ldrb	r3, [r7, #15]
 8002574:	e021      	b.n	80025ba <UART_Init+0x88>
	}

	response = UART_Mode_Select(uart);
 8002576:	6878      	ldr	r0, [r7, #4]
 8002578:	f7ff ff73 	bl	8002462 <UART_Mode_Select>
 800257c:	4603      	mov	r3, r0
 800257e:	73fb      	strb	r3, [r7, #15]
	if (response != UART_OK) {
 8002580:	7bfb      	ldrb	r3, [r7, #15]
 8002582:	2b01      	cmp	r3, #1
 8002584:	d001      	beq.n	800258a <UART_Init+0x58>
		return response;
 8002586:	7bfb      	ldrb	r3, [r7, #15]
 8002588:	e017      	b.n	80025ba <UART_Init+0x88>
	}

	response = UART_MSB_Select(uart);
 800258a:	6878      	ldr	r0, [r7, #4]
 800258c:	f7ff ff90 	bl	80024b0 <UART_MSB_Select>
 8002590:	4603      	mov	r3, r0
 8002592:	73fb      	strb	r3, [r7, #15]
	if (response != UART_OK) {
 8002594:	7bfb      	ldrb	r3, [r7, #15]
 8002596:	2b01      	cmp	r3, #1
 8002598:	d001      	beq.n	800259e <UART_Init+0x6c>
		return response;
 800259a:	7bfb      	ldrb	r3, [r7, #15]
 800259c:	e00d      	b.n	80025ba <UART_Init+0x88>
	}

	UART_Default_Configs(uart);
 800259e:	6878      	ldr	r0, [r7, #4]
 80025a0:	f7ff ffa9 	bl	80024f6 <UART_Default_Configs>

	if (HAL_UART_Init(uart->huart) != HAL_OK) { Error_Handler(); }
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4618      	mov	r0, r3
 80025aa:	f003 fbc1 	bl	8005d30 <HAL_UART_Init>
 80025ae:	4603      	mov	r3, r0
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d001      	beq.n	80025b8 <UART_Init+0x86>
 80025b4:	f7ff fbd8 	bl	8001d68 <Error_Handler>

	return UART_OK;
 80025b8:	2301      	movs	r3, #1
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	3710      	adds	r7, #16
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}

080025c2 <UART_Transmit>:

// Uses the HAL UART Transmit to transmit a buffer's contents over the channel specified in the uart struct
UART_Return_et UART_Transmit(UART_st* uart, uint8_t tx_buf[], uint8_t buf_len)
{
 80025c2:	b580      	push	{r7, lr}
 80025c4:	b086      	sub	sp, #24
 80025c6:	af00      	add	r7, sp, #0
 80025c8:	60f8      	str	r0, [r7, #12]
 80025ca:	60b9      	str	r1, [r7, #8]
 80025cc:	4613      	mov	r3, r2
 80025ce:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef tx_response;

	tx_response = HAL_UART_Transmit(uart->huart, tx_buf, buf_len, TIMEOUT);
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	6818      	ldr	r0, [r3, #0]
 80025d4:	79fb      	ldrb	r3, [r7, #7]
 80025d6:	b29a      	uxth	r2, r3
 80025d8:	f241 3388 	movw	r3, #5000	; 0x1388
 80025dc:	68b9      	ldr	r1, [r7, #8]
 80025de:	f003 fbf5 	bl	8005dcc <HAL_UART_Transmit>
 80025e2:	4603      	mov	r3, r0
 80025e4:	75fb      	strb	r3, [r7, #23]
	if (tx_response != HAL_OK) {
 80025e6:	7dfb      	ldrb	r3, [r7, #23]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d001      	beq.n	80025f0 <UART_Transmit+0x2e>
		return TRANSMIT_FAILED;
 80025ec:	2307      	movs	r3, #7
 80025ee:	e000      	b.n	80025f2 <UART_Transmit+0x30>
	}

	return UART_OK;
 80025f0:	2301      	movs	r3, #1
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3718      	adds	r7, #24
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}

080025fa <UART_Receive>:

// TODO: check the rx_buf dataframe being sent (casting currently)
UART_Return_et UART_Receive(UART_st* uart, uint8_t rx_buf[], uint8_t buf_len)
{
 80025fa:	b580      	push	{r7, lr}
 80025fc:	b086      	sub	sp, #24
 80025fe:	af00      	add	r7, sp, #0
 8002600:	60f8      	str	r0, [r7, #12]
 8002602:	60b9      	str	r1, [r7, #8]
 8002604:	4613      	mov	r3, r2
 8002606:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef rx_response;

	rx_response = HAL_UART_Receive(uart->huart, rx_buf, buf_len, TIMEOUT);
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	6818      	ldr	r0, [r3, #0]
 800260c:	79fb      	ldrb	r3, [r7, #7]
 800260e:	b29a      	uxth	r2, r3
 8002610:	f241 3388 	movw	r3, #5000	; 0x1388
 8002614:	68b9      	ldr	r1, [r7, #8]
 8002616:	f003 fc5c 	bl	8005ed2 <HAL_UART_Receive>
 800261a:	4603      	mov	r3, r0
 800261c:	75fb      	strb	r3, [r7, #23]
	if (rx_response != HAL_OK) {
 800261e:	7dfb      	ldrb	r3, [r7, #23]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d001      	beq.n	8002628 <UART_Receive+0x2e>
		return RECEIVE_FAILED;
 8002624:	2308      	movs	r3, #8
 8002626:	e000      	b.n	800262a <UART_Receive+0x30>
	}

	return UART_OK;
 8002628:	2301      	movs	r3, #1
}
 800262a:	4618      	mov	r0, r3
 800262c:	3718      	adds	r7, #24
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}
	...

08002634 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002634:	f8df d034 	ldr.w	sp, [pc, #52]	; 800266c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002638:	480d      	ldr	r0, [pc, #52]	; (8002670 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800263a:	490e      	ldr	r1, [pc, #56]	; (8002674 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800263c:	4a0e      	ldr	r2, [pc, #56]	; (8002678 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800263e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002640:	e002      	b.n	8002648 <LoopCopyDataInit>

08002642 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002642:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002644:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002646:	3304      	adds	r3, #4

08002648 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002648:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800264a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800264c:	d3f9      	bcc.n	8002642 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800264e:	4a0b      	ldr	r2, [pc, #44]	; (800267c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002650:	4c0b      	ldr	r4, [pc, #44]	; (8002680 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002652:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002654:	e001      	b.n	800265a <LoopFillZerobss>

08002656 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002656:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002658:	3204      	adds	r2, #4

0800265a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800265a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800265c:	d3fb      	bcc.n	8002656 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800265e:	f7ff fe49 	bl	80022f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002662:	f004 f91b 	bl	800689c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002666:	f7ff f81f 	bl	80016a8 <main>
  bx  lr    
 800266a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800266c:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8002670:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002674:	20000348 	.word	0x20000348
  ldr r2, =_sidata
 8002678:	08009b24 	.word	0x08009b24
  ldr r2, =_sbss
 800267c:	20000348 	.word	0x20000348
  ldr r4, =_ebss
 8002680:	20000628 	.word	0x20000628

08002684 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002684:	e7fe      	b.n	8002684 <ADC_IRQHandler>

08002686 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002686:	b580      	push	{r7, lr}
 8002688:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800268a:	2003      	movs	r0, #3
 800268c:	f001 fbaa 	bl	8003de4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002690:	200f      	movs	r0, #15
 8002692:	f000 f805 	bl	80026a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002696:	f7ff fc41 	bl	8001f1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800269a:	2300      	movs	r3, #0
}
 800269c:	4618      	mov	r0, r3
 800269e:	bd80      	pop	{r7, pc}

080026a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b082      	sub	sp, #8
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80026a8:	4b12      	ldr	r3, [pc, #72]	; (80026f4 <HAL_InitTick+0x54>)
 80026aa:	681a      	ldr	r2, [r3, #0]
 80026ac:	4b12      	ldr	r3, [pc, #72]	; (80026f8 <HAL_InitTick+0x58>)
 80026ae:	781b      	ldrb	r3, [r3, #0]
 80026b0:	4619      	mov	r1, r3
 80026b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80026b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80026ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80026be:	4618      	mov	r0, r3
 80026c0:	f001 fbc5 	bl	8003e4e <HAL_SYSTICK_Config>
 80026c4:	4603      	mov	r3, r0
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d001      	beq.n	80026ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80026ca:	2301      	movs	r3, #1
 80026cc:	e00e      	b.n	80026ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2b0f      	cmp	r3, #15
 80026d2:	d80a      	bhi.n	80026ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026d4:	2200      	movs	r2, #0
 80026d6:	6879      	ldr	r1, [r7, #4]
 80026d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80026dc:	f001 fb8d 	bl	8003dfa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80026e0:	4a06      	ldr	r2, [pc, #24]	; (80026fc <HAL_InitTick+0x5c>)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80026e6:	2300      	movs	r3, #0
 80026e8:	e000      	b.n	80026ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	3708      	adds	r7, #8
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}
 80026f4:	2000016c 	.word	0x2000016c
 80026f8:	20000174 	.word	0x20000174
 80026fc:	20000170 	.word	0x20000170

08002700 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002700:	b480      	push	{r7}
 8002702:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002704:	4b06      	ldr	r3, [pc, #24]	; (8002720 <HAL_IncTick+0x20>)
 8002706:	781b      	ldrb	r3, [r3, #0]
 8002708:	461a      	mov	r2, r3
 800270a:	4b06      	ldr	r3, [pc, #24]	; (8002724 <HAL_IncTick+0x24>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4413      	add	r3, r2
 8002710:	4a04      	ldr	r2, [pc, #16]	; (8002724 <HAL_IncTick+0x24>)
 8002712:	6013      	str	r3, [r2, #0]
}
 8002714:	bf00      	nop
 8002716:	46bd      	mov	sp, r7
 8002718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271c:	4770      	bx	lr
 800271e:	bf00      	nop
 8002720:	20000174 	.word	0x20000174
 8002724:	20000614 	.word	0x20000614

08002728 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002728:	b480      	push	{r7}
 800272a:	af00      	add	r7, sp, #0
  return uwTick;
 800272c:	4b03      	ldr	r3, [pc, #12]	; (800273c <HAL_GetTick+0x14>)
 800272e:	681b      	ldr	r3, [r3, #0]
}
 8002730:	4618      	mov	r0, r3
 8002732:	46bd      	mov	sp, r7
 8002734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002738:	4770      	bx	lr
 800273a:	bf00      	nop
 800273c:	20000614 	.word	0x20000614

08002740 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b084      	sub	sp, #16
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002748:	f7ff ffee 	bl	8002728 <HAL_GetTick>
 800274c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002758:	d005      	beq.n	8002766 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800275a:	4b0a      	ldr	r3, [pc, #40]	; (8002784 <HAL_Delay+0x44>)
 800275c:	781b      	ldrb	r3, [r3, #0]
 800275e:	461a      	mov	r2, r3
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	4413      	add	r3, r2
 8002764:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002766:	bf00      	nop
 8002768:	f7ff ffde 	bl	8002728 <HAL_GetTick>
 800276c:	4602      	mov	r2, r0
 800276e:	68bb      	ldr	r3, [r7, #8]
 8002770:	1ad3      	subs	r3, r2, r3
 8002772:	68fa      	ldr	r2, [r7, #12]
 8002774:	429a      	cmp	r2, r3
 8002776:	d8f7      	bhi.n	8002768 <HAL_Delay+0x28>
  {
  }
}
 8002778:	bf00      	nop
 800277a:	bf00      	nop
 800277c:	3710      	adds	r7, #16
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}
 8002782:	bf00      	nop
 8002784:	20000174 	.word	0x20000174

08002788 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b084      	sub	sp, #16
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002790:	2300      	movs	r3, #0
 8002792:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d101      	bne.n	800279e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	e031      	b.n	8002802 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d109      	bne.n	80027ba <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	f7ff fbdc 	bl	8001f64 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2200      	movs	r2, #0
 80027b0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2200      	movs	r2, #0
 80027b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027be:	f003 0310 	and.w	r3, r3, #16
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d116      	bne.n	80027f4 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80027ca:	4b10      	ldr	r3, [pc, #64]	; (800280c <HAL_ADC_Init+0x84>)
 80027cc:	4013      	ands	r3, r2
 80027ce:	f043 0202 	orr.w	r2, r3, #2
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f000 fad6 	bl	8002d88 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2200      	movs	r2, #0
 80027e0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027e6:	f023 0303 	bic.w	r3, r3, #3
 80027ea:	f043 0201 	orr.w	r2, r3, #1
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	641a      	str	r2, [r3, #64]	; 0x40
 80027f2:	e001      	b.n	80027f8 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80027f4:	2301      	movs	r3, #1
 80027f6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2200      	movs	r2, #0
 80027fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002800:	7bfb      	ldrb	r3, [r7, #15]
}
 8002802:	4618      	mov	r0, r3
 8002804:	3710      	adds	r7, #16
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}
 800280a:	bf00      	nop
 800280c:	ffffeefd 	.word	0xffffeefd

08002810 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002810:	b480      	push	{r7}
 8002812:	b085      	sub	sp, #20
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8002818:	2300      	movs	r3, #0
 800281a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002822:	2b01      	cmp	r3, #1
 8002824:	d101      	bne.n	800282a <HAL_ADC_Start+0x1a>
 8002826:	2302      	movs	r3, #2
 8002828:	e0ad      	b.n	8002986 <HAL_ADC_Start+0x176>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2201      	movs	r2, #1
 800282e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	689b      	ldr	r3, [r3, #8]
 8002838:	f003 0301 	and.w	r3, r3, #1
 800283c:	2b01      	cmp	r3, #1
 800283e:	d018      	beq.n	8002872 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	689a      	ldr	r2, [r3, #8]
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f042 0201 	orr.w	r2, r2, #1
 800284e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8002850:	4b50      	ldr	r3, [pc, #320]	; (8002994 <HAL_ADC_Start+0x184>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a50      	ldr	r2, [pc, #320]	; (8002998 <HAL_ADC_Start+0x188>)
 8002856:	fba2 2303 	umull	r2, r3, r2, r3
 800285a:	0c9a      	lsrs	r2, r3, #18
 800285c:	4613      	mov	r3, r2
 800285e:	005b      	lsls	r3, r3, #1
 8002860:	4413      	add	r3, r2
 8002862:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8002864:	e002      	b.n	800286c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	3b01      	subs	r3, #1
 800286a:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d1f9      	bne.n	8002866 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	689b      	ldr	r3, [r3, #8]
 8002878:	f003 0301 	and.w	r3, r3, #1
 800287c:	2b01      	cmp	r3, #1
 800287e:	d175      	bne.n	800296c <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002884:	4b45      	ldr	r3, [pc, #276]	; (800299c <HAL_ADC_Start+0x18c>)
 8002886:	4013      	ands	r3, r2
 8002888:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800289a:	2b00      	cmp	r3, #0
 800289c:	d007      	beq.n	80028ae <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80028a6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80028b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028ba:	d106      	bne.n	80028ca <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028c0:	f023 0206 	bic.w	r2, r3, #6
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	645a      	str	r2, [r3, #68]	; 0x44
 80028c8:	e002      	b.n	80028d0 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2200      	movs	r2, #0
 80028ce:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2200      	movs	r2, #0
 80028d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80028e0:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80028e2:	4b2f      	ldr	r3, [pc, #188]	; (80029a0 <HAL_ADC_Start+0x190>)
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	f003 031f 	and.w	r3, r3, #31
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d10f      	bne.n	800290e <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	689b      	ldr	r3, [r3, #8]
 80028f4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d143      	bne.n	8002984 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	689a      	ldr	r2, [r3, #8]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800290a:	609a      	str	r2, [r3, #8]
 800290c:	e03a      	b.n	8002984 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a24      	ldr	r2, [pc, #144]	; (80029a4 <HAL_ADC_Start+0x194>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d10e      	bne.n	8002936 <HAL_ADC_Start+0x126>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	689b      	ldr	r3, [r3, #8]
 800291e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002922:	2b00      	cmp	r3, #0
 8002924:	d107      	bne.n	8002936 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	689a      	ldr	r2, [r3, #8]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002934:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8002936:	4b1a      	ldr	r3, [pc, #104]	; (80029a0 <HAL_ADC_Start+0x190>)
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	f003 0310 	and.w	r3, r3, #16
 800293e:	2b00      	cmp	r3, #0
 8002940:	d120      	bne.n	8002984 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4a18      	ldr	r2, [pc, #96]	; (80029a8 <HAL_ADC_Start+0x198>)
 8002948:	4293      	cmp	r3, r2
 800294a:	d11b      	bne.n	8002984 <HAL_ADC_Start+0x174>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	689b      	ldr	r3, [r3, #8]
 8002952:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002956:	2b00      	cmp	r3, #0
 8002958:	d114      	bne.n	8002984 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	689a      	ldr	r2, [r3, #8]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002968:	609a      	str	r2, [r3, #8]
 800296a:	e00b      	b.n	8002984 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002970:	f043 0210 	orr.w	r2, r3, #16
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800297c:	f043 0201 	orr.w	r2, r3, #1
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002984:	2300      	movs	r3, #0
}
 8002986:	4618      	mov	r0, r3
 8002988:	3714      	adds	r7, #20
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr
 8002992:	bf00      	nop
 8002994:	2000016c 	.word	0x2000016c
 8002998:	431bde83 	.word	0x431bde83
 800299c:	fffff8fe 	.word	0xfffff8fe
 80029a0:	40012300 	.word	0x40012300
 80029a4:	40012000 	.word	0x40012000
 80029a8:	40012200 	.word	0x40012200

080029ac <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b084      	sub	sp, #16
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
 80029b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80029b6:	2300      	movs	r3, #0
 80029b8:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80029c8:	d113      	bne.n	80029f2 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80029d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80029d8:	d10b      	bne.n	80029f2 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029de:	f043 0220 	orr.w	r2, r3, #32
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2200      	movs	r2, #0
 80029ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
 80029f0:	e063      	b.n	8002aba <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 80029f2:	f7ff fe99 	bl	8002728 <HAL_GetTick>
 80029f6:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80029f8:	e021      	b.n	8002a3e <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002a00:	d01d      	beq.n	8002a3e <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d007      	beq.n	8002a18 <HAL_ADC_PollForConversion+0x6c>
 8002a08:	f7ff fe8e 	bl	8002728 <HAL_GetTick>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	1ad3      	subs	r3, r2, r3
 8002a12:	683a      	ldr	r2, [r7, #0]
 8002a14:	429a      	cmp	r2, r3
 8002a16:	d212      	bcs.n	8002a3e <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f003 0302 	and.w	r3, r3, #2
 8002a22:	2b02      	cmp	r3, #2
 8002a24:	d00b      	beq.n	8002a3e <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a2a:	f043 0204 	orr.w	r2, r3, #4
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2200      	movs	r2, #0
 8002a36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8002a3a:	2303      	movs	r3, #3
 8002a3c:	e03d      	b.n	8002aba <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f003 0302 	and.w	r3, r3, #2
 8002a48:	2b02      	cmp	r3, #2
 8002a4a:	d1d6      	bne.n	80029fa <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f06f 0212 	mvn.w	r2, #18
 8002a54:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a5a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d123      	bne.n	8002ab8 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d11f      	bne.n	8002ab8 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a7e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d006      	beq.n	8002a94 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d111      	bne.n	8002ab8 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a98:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d105      	bne.n	8002ab8 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab0:	f043 0201 	orr.w	r2, r3, #1
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002ab8:	2300      	movs	r3, #0
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	3710      	adds	r7, #16
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}

08002ac2 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002ac2:	b480      	push	{r7}
 8002ac4:	b083      	sub	sp, #12
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	370c      	adds	r7, #12
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ada:	4770      	bx	lr

08002adc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b085      	sub	sp, #20
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
 8002ae4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	d101      	bne.n	8002af8 <HAL_ADC_ConfigChannel+0x1c>
 8002af4:	2302      	movs	r3, #2
 8002af6:	e136      	b.n	8002d66 <HAL_ADC_ConfigChannel+0x28a>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2201      	movs	r2, #1
 8002afc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	2b09      	cmp	r3, #9
 8002b06:	d93a      	bls.n	8002b7e <HAL_ADC_ConfigChannel+0xa2>
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002b10:	d035      	beq.n	8002b7e <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	68d9      	ldr	r1, [r3, #12]
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	b29b      	uxth	r3, r3
 8002b1e:	461a      	mov	r2, r3
 8002b20:	4613      	mov	r3, r2
 8002b22:	005b      	lsls	r3, r3, #1
 8002b24:	4413      	add	r3, r2
 8002b26:	3b1e      	subs	r3, #30
 8002b28:	2207      	movs	r2, #7
 8002b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b2e:	43da      	mvns	r2, r3
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	400a      	ands	r2, r1
 8002b36:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a8d      	ldr	r2, [pc, #564]	; (8002d74 <HAL_ADC_ConfigChannel+0x298>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d10a      	bne.n	8002b58 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	68d9      	ldr	r1, [r3, #12]
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	689b      	ldr	r3, [r3, #8]
 8002b4c:	061a      	lsls	r2, r3, #24
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	430a      	orrs	r2, r1
 8002b54:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002b56:	e035      	b.n	8002bc4 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	68d9      	ldr	r1, [r3, #12]
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	689a      	ldr	r2, [r3, #8]
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	b29b      	uxth	r3, r3
 8002b68:	4618      	mov	r0, r3
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	005b      	lsls	r3, r3, #1
 8002b6e:	4403      	add	r3, r0
 8002b70:	3b1e      	subs	r3, #30
 8002b72:	409a      	lsls	r2, r3
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	430a      	orrs	r2, r1
 8002b7a:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002b7c:	e022      	b.n	8002bc4 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	6919      	ldr	r1, [r3, #16]
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	b29b      	uxth	r3, r3
 8002b8a:	461a      	mov	r2, r3
 8002b8c:	4613      	mov	r3, r2
 8002b8e:	005b      	lsls	r3, r3, #1
 8002b90:	4413      	add	r3, r2
 8002b92:	2207      	movs	r2, #7
 8002b94:	fa02 f303 	lsl.w	r3, r2, r3
 8002b98:	43da      	mvns	r2, r3
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	400a      	ands	r2, r1
 8002ba0:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	6919      	ldr	r1, [r3, #16]
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	689a      	ldr	r2, [r3, #8]
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	b29b      	uxth	r3, r3
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	005b      	lsls	r3, r3, #1
 8002bb8:	4403      	add	r3, r0
 8002bba:	409a      	lsls	r2, r3
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	430a      	orrs	r2, r1
 8002bc2:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	2b06      	cmp	r3, #6
 8002bca:	d824      	bhi.n	8002c16 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	685a      	ldr	r2, [r3, #4]
 8002bd6:	4613      	mov	r3, r2
 8002bd8:	009b      	lsls	r3, r3, #2
 8002bda:	4413      	add	r3, r2
 8002bdc:	3b05      	subs	r3, #5
 8002bde:	221f      	movs	r2, #31
 8002be0:	fa02 f303 	lsl.w	r3, r2, r3
 8002be4:	43da      	mvns	r2, r3
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	400a      	ands	r2, r1
 8002bec:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	b29b      	uxth	r3, r3
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	685a      	ldr	r2, [r3, #4]
 8002c00:	4613      	mov	r3, r2
 8002c02:	009b      	lsls	r3, r3, #2
 8002c04:	4413      	add	r3, r2
 8002c06:	3b05      	subs	r3, #5
 8002c08:	fa00 f203 	lsl.w	r2, r0, r3
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	430a      	orrs	r2, r1
 8002c12:	635a      	str	r2, [r3, #52]	; 0x34
 8002c14:	e04c      	b.n	8002cb0 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	2b0c      	cmp	r3, #12
 8002c1c:	d824      	bhi.n	8002c68 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	685a      	ldr	r2, [r3, #4]
 8002c28:	4613      	mov	r3, r2
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	4413      	add	r3, r2
 8002c2e:	3b23      	subs	r3, #35	; 0x23
 8002c30:	221f      	movs	r2, #31
 8002c32:	fa02 f303 	lsl.w	r3, r2, r3
 8002c36:	43da      	mvns	r2, r3
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	400a      	ands	r2, r1
 8002c3e:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	b29b      	uxth	r3, r3
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	685a      	ldr	r2, [r3, #4]
 8002c52:	4613      	mov	r3, r2
 8002c54:	009b      	lsls	r3, r3, #2
 8002c56:	4413      	add	r3, r2
 8002c58:	3b23      	subs	r3, #35	; 0x23
 8002c5a:	fa00 f203 	lsl.w	r2, r0, r3
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	430a      	orrs	r2, r1
 8002c64:	631a      	str	r2, [r3, #48]	; 0x30
 8002c66:	e023      	b.n	8002cb0 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	685a      	ldr	r2, [r3, #4]
 8002c72:	4613      	mov	r3, r2
 8002c74:	009b      	lsls	r3, r3, #2
 8002c76:	4413      	add	r3, r2
 8002c78:	3b41      	subs	r3, #65	; 0x41
 8002c7a:	221f      	movs	r2, #31
 8002c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c80:	43da      	mvns	r2, r3
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	400a      	ands	r2, r1
 8002c88:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	b29b      	uxth	r3, r3
 8002c96:	4618      	mov	r0, r3
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	685a      	ldr	r2, [r3, #4]
 8002c9c:	4613      	mov	r3, r2
 8002c9e:	009b      	lsls	r3, r3, #2
 8002ca0:	4413      	add	r3, r2
 8002ca2:	3b41      	subs	r3, #65	; 0x41
 8002ca4:	fa00 f203 	lsl.w	r2, r0, r3
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	430a      	orrs	r2, r1
 8002cae:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a30      	ldr	r2, [pc, #192]	; (8002d78 <HAL_ADC_ConfigChannel+0x29c>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d10a      	bne.n	8002cd0 <HAL_ADC_ConfigChannel+0x1f4>
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002cc2:	d105      	bne.n	8002cd0 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8002cc4:	4b2d      	ldr	r3, [pc, #180]	; (8002d7c <HAL_ADC_ConfigChannel+0x2a0>)
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	4a2c      	ldr	r2, [pc, #176]	; (8002d7c <HAL_ADC_ConfigChannel+0x2a0>)
 8002cca:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8002cce:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a28      	ldr	r2, [pc, #160]	; (8002d78 <HAL_ADC_ConfigChannel+0x29c>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d10f      	bne.n	8002cfa <HAL_ADC_ConfigChannel+0x21e>
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	2b12      	cmp	r3, #18
 8002ce0:	d10b      	bne.n	8002cfa <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8002ce2:	4b26      	ldr	r3, [pc, #152]	; (8002d7c <HAL_ADC_ConfigChannel+0x2a0>)
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	4a25      	ldr	r2, [pc, #148]	; (8002d7c <HAL_ADC_ConfigChannel+0x2a0>)
 8002ce8:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002cec:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002cee:	4b23      	ldr	r3, [pc, #140]	; (8002d7c <HAL_ADC_ConfigChannel+0x2a0>)
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	4a22      	ldr	r2, [pc, #136]	; (8002d7c <HAL_ADC_ConfigChannel+0x2a0>)
 8002cf4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002cf8:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4a1e      	ldr	r2, [pc, #120]	; (8002d78 <HAL_ADC_ConfigChannel+0x29c>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d12b      	bne.n	8002d5c <HAL_ADC_ConfigChannel+0x280>
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a1a      	ldr	r2, [pc, #104]	; (8002d74 <HAL_ADC_ConfigChannel+0x298>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d003      	beq.n	8002d16 <HAL_ADC_ConfigChannel+0x23a>
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	2b11      	cmp	r3, #17
 8002d14:	d122      	bne.n	8002d5c <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8002d16:	4b19      	ldr	r3, [pc, #100]	; (8002d7c <HAL_ADC_ConfigChannel+0x2a0>)
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	4a18      	ldr	r2, [pc, #96]	; (8002d7c <HAL_ADC_ConfigChannel+0x2a0>)
 8002d1c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002d20:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002d22:	4b16      	ldr	r3, [pc, #88]	; (8002d7c <HAL_ADC_ConfigChannel+0x2a0>)
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	4a15      	ldr	r2, [pc, #84]	; (8002d7c <HAL_ADC_ConfigChannel+0x2a0>)
 8002d28:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002d2c:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a10      	ldr	r2, [pc, #64]	; (8002d74 <HAL_ADC_ConfigChannel+0x298>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d111      	bne.n	8002d5c <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002d38:	4b11      	ldr	r3, [pc, #68]	; (8002d80 <HAL_ADC_ConfigChannel+0x2a4>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a11      	ldr	r2, [pc, #68]	; (8002d84 <HAL_ADC_ConfigChannel+0x2a8>)
 8002d3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002d42:	0c9a      	lsrs	r2, r3, #18
 8002d44:	4613      	mov	r3, r2
 8002d46:	009b      	lsls	r3, r3, #2
 8002d48:	4413      	add	r3, r2
 8002d4a:	005b      	lsls	r3, r3, #1
 8002d4c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002d4e:	e002      	b.n	8002d56 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	3b01      	subs	r3, #1
 8002d54:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d1f9      	bne.n	8002d50 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2200      	movs	r2, #0
 8002d60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002d64:	2300      	movs	r3, #0
}
 8002d66:	4618      	mov	r0, r3
 8002d68:	3714      	adds	r7, #20
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d70:	4770      	bx	lr
 8002d72:	bf00      	nop
 8002d74:	10000012 	.word	0x10000012
 8002d78:	40012000 	.word	0x40012000
 8002d7c:	40012300 	.word	0x40012300
 8002d80:	2000016c 	.word	0x2000016c
 8002d84:	431bde83 	.word	0x431bde83

08002d88 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b083      	sub	sp, #12
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002d90:	4b78      	ldr	r3, [pc, #480]	; (8002f74 <ADC_Init+0x1ec>)
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	4a77      	ldr	r2, [pc, #476]	; (8002f74 <ADC_Init+0x1ec>)
 8002d96:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002d9a:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002d9c:	4b75      	ldr	r3, [pc, #468]	; (8002f74 <ADC_Init+0x1ec>)
 8002d9e:	685a      	ldr	r2, [r3, #4]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	4973      	ldr	r1, [pc, #460]	; (8002f74 <ADC_Init+0x1ec>)
 8002da6:	4313      	orrs	r3, r2
 8002da8:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	685a      	ldr	r2, [r3, #4]
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002db8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	6859      	ldr	r1, [r3, #4]
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	691b      	ldr	r3, [r3, #16]
 8002dc4:	021a      	lsls	r2, r3, #8
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	430a      	orrs	r2, r1
 8002dcc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	685a      	ldr	r2, [r3, #4]
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002ddc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	6859      	ldr	r1, [r3, #4]
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	689a      	ldr	r2, [r3, #8]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	430a      	orrs	r2, r1
 8002dee:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	689a      	ldr	r2, [r3, #8]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002dfe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	6899      	ldr	r1, [r3, #8]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	68da      	ldr	r2, [r3, #12]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	430a      	orrs	r2, r1
 8002e10:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e16:	4a58      	ldr	r2, [pc, #352]	; (8002f78 <ADC_Init+0x1f0>)
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d022      	beq.n	8002e62 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	689a      	ldr	r2, [r3, #8]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002e2a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	6899      	ldr	r1, [r3, #8]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	430a      	orrs	r2, r1
 8002e3c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	689a      	ldr	r2, [r3, #8]
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002e4c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	6899      	ldr	r1, [r3, #8]
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	430a      	orrs	r2, r1
 8002e5e:	609a      	str	r2, [r3, #8]
 8002e60:	e00f      	b.n	8002e82 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	689a      	ldr	r2, [r3, #8]
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002e70:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	689a      	ldr	r2, [r3, #8]
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002e80:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	689a      	ldr	r2, [r3, #8]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f022 0202 	bic.w	r2, r2, #2
 8002e90:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	6899      	ldr	r1, [r3, #8]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	699b      	ldr	r3, [r3, #24]
 8002e9c:	005a      	lsls	r2, r3, #1
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	430a      	orrs	r2, r1
 8002ea4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d01b      	beq.n	8002ee8 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	685a      	ldr	r2, [r3, #4]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002ebe:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	685a      	ldr	r2, [r3, #4]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002ece:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	6859      	ldr	r1, [r3, #4]
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eda:	3b01      	subs	r3, #1
 8002edc:	035a      	lsls	r2, r3, #13
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	430a      	orrs	r2, r1
 8002ee4:	605a      	str	r2, [r3, #4]
 8002ee6:	e007      	b.n	8002ef8 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	685a      	ldr	r2, [r3, #4]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ef6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002f06:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	69db      	ldr	r3, [r3, #28]
 8002f12:	3b01      	subs	r3, #1
 8002f14:	051a      	lsls	r2, r3, #20
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	430a      	orrs	r2, r1
 8002f1c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	689a      	ldr	r2, [r3, #8]
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002f2c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	6899      	ldr	r1, [r3, #8]
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002f3a:	025a      	lsls	r2, r3, #9
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	430a      	orrs	r2, r1
 8002f42:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	689a      	ldr	r2, [r3, #8]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f52:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	6899      	ldr	r1, [r3, #8]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	695b      	ldr	r3, [r3, #20]
 8002f5e:	029a      	lsls	r2, r3, #10
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	430a      	orrs	r2, r1
 8002f66:	609a      	str	r2, [r3, #8]
}
 8002f68:	bf00      	nop
 8002f6a:	370c      	adds	r7, #12
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f72:	4770      	bx	lr
 8002f74:	40012300 	.word	0x40012300
 8002f78:	0f000001 	.word	0x0f000001

08002f7c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b084      	sub	sp, #16
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d101      	bne.n	8002f8e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	e0ed      	b.n	800316a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d102      	bne.n	8002fa0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002f9a:	6878      	ldr	r0, [r7, #4]
 8002f9c:	f7ff f84e 	bl	800203c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	681a      	ldr	r2, [r3, #0]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f042 0201 	orr.w	r2, r2, #1
 8002fae:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002fb0:	f7ff fbba 	bl	8002728 <HAL_GetTick>
 8002fb4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002fb6:	e012      	b.n	8002fde <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002fb8:	f7ff fbb6 	bl	8002728 <HAL_GetTick>
 8002fbc:	4602      	mov	r2, r0
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	1ad3      	subs	r3, r2, r3
 8002fc2:	2b0a      	cmp	r3, #10
 8002fc4:	d90b      	bls.n	8002fde <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fca:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2205      	movs	r2, #5
 8002fd6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e0c5      	b.n	800316a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	f003 0301 	and.w	r3, r3, #1
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d0e5      	beq.n	8002fb8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	681a      	ldr	r2, [r3, #0]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f022 0202 	bic.w	r2, r2, #2
 8002ffa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002ffc:	f7ff fb94 	bl	8002728 <HAL_GetTick>
 8003000:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003002:	e012      	b.n	800302a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003004:	f7ff fb90 	bl	8002728 <HAL_GetTick>
 8003008:	4602      	mov	r2, r0
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	1ad3      	subs	r3, r2, r3
 800300e:	2b0a      	cmp	r3, #10
 8003010:	d90b      	bls.n	800302a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003016:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2205      	movs	r2, #5
 8003022:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003026:	2301      	movs	r3, #1
 8003028:	e09f      	b.n	800316a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	f003 0302 	and.w	r3, r3, #2
 8003034:	2b00      	cmp	r3, #0
 8003036:	d1e5      	bne.n	8003004 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	7e1b      	ldrb	r3, [r3, #24]
 800303c:	2b01      	cmp	r3, #1
 800303e:	d108      	bne.n	8003052 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	681a      	ldr	r2, [r3, #0]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800304e:	601a      	str	r2, [r3, #0]
 8003050:	e007      	b.n	8003062 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003060:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	7e5b      	ldrb	r3, [r3, #25]
 8003066:	2b01      	cmp	r3, #1
 8003068:	d108      	bne.n	800307c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	681a      	ldr	r2, [r3, #0]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003078:	601a      	str	r2, [r3, #0]
 800307a:	e007      	b.n	800308c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	681a      	ldr	r2, [r3, #0]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800308a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	7e9b      	ldrb	r3, [r3, #26]
 8003090:	2b01      	cmp	r3, #1
 8003092:	d108      	bne.n	80030a6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	681a      	ldr	r2, [r3, #0]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f042 0220 	orr.w	r2, r2, #32
 80030a2:	601a      	str	r2, [r3, #0]
 80030a4:	e007      	b.n	80030b6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	681a      	ldr	r2, [r3, #0]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f022 0220 	bic.w	r2, r2, #32
 80030b4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	7edb      	ldrb	r3, [r3, #27]
 80030ba:	2b01      	cmp	r3, #1
 80030bc:	d108      	bne.n	80030d0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	681a      	ldr	r2, [r3, #0]
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f022 0210 	bic.w	r2, r2, #16
 80030cc:	601a      	str	r2, [r3, #0]
 80030ce:	e007      	b.n	80030e0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	681a      	ldr	r2, [r3, #0]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f042 0210 	orr.w	r2, r2, #16
 80030de:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	7f1b      	ldrb	r3, [r3, #28]
 80030e4:	2b01      	cmp	r3, #1
 80030e6:	d108      	bne.n	80030fa <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	681a      	ldr	r2, [r3, #0]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f042 0208 	orr.w	r2, r2, #8
 80030f6:	601a      	str	r2, [r3, #0]
 80030f8:	e007      	b.n	800310a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	681a      	ldr	r2, [r3, #0]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f022 0208 	bic.w	r2, r2, #8
 8003108:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	7f5b      	ldrb	r3, [r3, #29]
 800310e:	2b01      	cmp	r3, #1
 8003110:	d108      	bne.n	8003124 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	681a      	ldr	r2, [r3, #0]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f042 0204 	orr.w	r2, r2, #4
 8003120:	601a      	str	r2, [r3, #0]
 8003122:	e007      	b.n	8003134 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	681a      	ldr	r2, [r3, #0]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f022 0204 	bic.w	r2, r2, #4
 8003132:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	689a      	ldr	r2, [r3, #8]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	68db      	ldr	r3, [r3, #12]
 800313c:	431a      	orrs	r2, r3
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	691b      	ldr	r3, [r3, #16]
 8003142:	431a      	orrs	r2, r3
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	695b      	ldr	r3, [r3, #20]
 8003148:	ea42 0103 	orr.w	r1, r2, r3
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	1e5a      	subs	r2, r3, #1
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	430a      	orrs	r2, r1
 8003158:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2200      	movs	r2, #0
 800315e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2201      	movs	r2, #1
 8003164:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003168:	2300      	movs	r3, #0
}
 800316a:	4618      	mov	r0, r3
 800316c:	3710      	adds	r7, #16
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
	...

08003174 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8003174:	b480      	push	{r7}
 8003176:	b087      	sub	sp, #28
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
 800317c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	f893 3020 	ldrb.w	r3, [r3, #32]
 800318a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800318c:	7cfb      	ldrb	r3, [r7, #19]
 800318e:	2b01      	cmp	r3, #1
 8003190:	d003      	beq.n	800319a <HAL_CAN_ConfigFilter+0x26>
 8003192:	7cfb      	ldrb	r3, [r7, #19]
 8003194:	2b02      	cmp	r3, #2
 8003196:	f040 80c7 	bne.w	8003328 <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a69      	ldr	r2, [pc, #420]	; (8003344 <HAL_CAN_ConfigFilter+0x1d0>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d001      	beq.n	80031a8 <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 80031a4:	4b68      	ldr	r3, [pc, #416]	; (8003348 <HAL_CAN_ConfigFilter+0x1d4>)
 80031a6:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80031a8:	697b      	ldr	r3, [r7, #20]
 80031aa:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80031ae:	f043 0201 	orr.w	r2, r3, #1
 80031b2:	697b      	ldr	r3, [r7, #20]
 80031b4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	4a63      	ldr	r2, [pc, #396]	; (8003348 <HAL_CAN_ConfigFilter+0x1d4>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d111      	bne.n	80031e4 <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80031c6:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80031ca:	697b      	ldr	r3, [r7, #20]
 80031cc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031da:	021b      	lsls	r3, r3, #8
 80031dc:	431a      	orrs	r2, r3
 80031de:	697b      	ldr	r3, [r7, #20]
 80031e0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	695b      	ldr	r3, [r3, #20]
 80031e8:	f003 031f 	and.w	r3, r3, #31
 80031ec:	2201      	movs	r2, #1
 80031ee:	fa02 f303 	lsl.w	r3, r2, r3
 80031f2:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80031f4:	697b      	ldr	r3, [r7, #20]
 80031f6:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	43db      	mvns	r3, r3
 80031fe:	401a      	ands	r2, r3
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	69db      	ldr	r3, [r3, #28]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d123      	bne.n	8003256 <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	43db      	mvns	r3, r3
 8003218:	401a      	ands	r2, r3
 800321a:	697b      	ldr	r3, [r7, #20]
 800321c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	68db      	ldr	r3, [r3, #12]
 8003224:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800322c:	683a      	ldr	r2, [r7, #0]
 800322e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003230:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003232:	697b      	ldr	r3, [r7, #20]
 8003234:	3248      	adds	r2, #72	; 0x48
 8003236:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	689b      	ldr	r3, [r3, #8]
 800323e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800324a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800324c:	6979      	ldr	r1, [r7, #20]
 800324e:	3348      	adds	r3, #72	; 0x48
 8003250:	00db      	lsls	r3, r3, #3
 8003252:	440b      	add	r3, r1
 8003254:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	69db      	ldr	r3, [r3, #28]
 800325a:	2b01      	cmp	r3, #1
 800325c:	d122      	bne.n	80032a4 <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	431a      	orrs	r2, r3
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800327a:	683a      	ldr	r2, [r7, #0]
 800327c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800327e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003280:	697b      	ldr	r3, [r7, #20]
 8003282:	3248      	adds	r2, #72	; 0x48
 8003284:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	68db      	ldr	r3, [r3, #12]
 8003292:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003298:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800329a:	6979      	ldr	r1, [r7, #20]
 800329c:	3348      	adds	r3, #72	; 0x48
 800329e:	00db      	lsls	r3, r3, #3
 80032a0:	440b      	add	r3, r1
 80032a2:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	699b      	ldr	r3, [r3, #24]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d109      	bne.n	80032c0 <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	43db      	mvns	r3, r3
 80032b6:	401a      	ands	r2, r3
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80032be:	e007      	b.n	80032d0 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	431a      	orrs	r2, r3
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	691b      	ldr	r3, [r3, #16]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d109      	bne.n	80032ec <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80032d8:	697b      	ldr	r3, [r7, #20]
 80032da:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	43db      	mvns	r3, r3
 80032e2:	401a      	ands	r2, r3
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80032ea:	e007      	b.n	80032fc <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	431a      	orrs	r2, r3
 80032f6:	697b      	ldr	r3, [r7, #20]
 80032f8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	6a1b      	ldr	r3, [r3, #32]
 8003300:	2b01      	cmp	r3, #1
 8003302:	d107      	bne.n	8003314 <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003304:	697b      	ldr	r3, [r7, #20]
 8003306:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	431a      	orrs	r2, r3
 800330e:	697b      	ldr	r3, [r7, #20]
 8003310:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003314:	697b      	ldr	r3, [r7, #20]
 8003316:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800331a:	f023 0201 	bic.w	r2, r3, #1
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8003324:	2300      	movs	r3, #0
 8003326:	e006      	b.n	8003336 <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800332c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003334:	2301      	movs	r3, #1
  }
}
 8003336:	4618      	mov	r0, r3
 8003338:	371c      	adds	r7, #28
 800333a:	46bd      	mov	sp, r7
 800333c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003340:	4770      	bx	lr
 8003342:	bf00      	nop
 8003344:	40003400 	.word	0x40003400
 8003348:	40006400 	.word	0x40006400

0800334c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b084      	sub	sp, #16
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	f893 3020 	ldrb.w	r3, [r3, #32]
 800335a:	b2db      	uxtb	r3, r3
 800335c:	2b01      	cmp	r3, #1
 800335e:	d12e      	bne.n	80033be <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2202      	movs	r2, #2
 8003364:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	681a      	ldr	r2, [r3, #0]
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f022 0201 	bic.w	r2, r2, #1
 8003376:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003378:	f7ff f9d6 	bl	8002728 <HAL_GetTick>
 800337c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800337e:	e012      	b.n	80033a6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003380:	f7ff f9d2 	bl	8002728 <HAL_GetTick>
 8003384:	4602      	mov	r2, r0
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	1ad3      	subs	r3, r2, r3
 800338a:	2b0a      	cmp	r3, #10
 800338c:	d90b      	bls.n	80033a6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003392:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2205      	movs	r2, #5
 800339e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e012      	b.n	80033cc <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	f003 0301 	and.w	r3, r3, #1
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d1e5      	bne.n	8003380 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2200      	movs	r2, #0
 80033b8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80033ba:	2300      	movs	r3, #0
 80033bc:	e006      	b.n	80033cc <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033c2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
  }
}
 80033cc:	4618      	mov	r0, r3
 80033ce:	3710      	adds	r7, #16
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bd80      	pop	{r7, pc}

080033d4 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b089      	sub	sp, #36	; 0x24
 80033d8:	af00      	add	r7, sp, #0
 80033da:	60f8      	str	r0, [r7, #12]
 80033dc:	60b9      	str	r1, [r7, #8]
 80033de:	607a      	str	r2, [r7, #4]
 80033e0:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80033e8:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80033f2:	7ffb      	ldrb	r3, [r7, #31]
 80033f4:	2b01      	cmp	r3, #1
 80033f6:	d003      	beq.n	8003400 <HAL_CAN_AddTxMessage+0x2c>
 80033f8:	7ffb      	ldrb	r3, [r7, #31]
 80033fa:	2b02      	cmp	r3, #2
 80033fc:	f040 80ad 	bne.w	800355a <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003400:	69bb      	ldr	r3, [r7, #24]
 8003402:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003406:	2b00      	cmp	r3, #0
 8003408:	d10a      	bne.n	8003420 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800340a:	69bb      	ldr	r3, [r7, #24]
 800340c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003410:	2b00      	cmp	r3, #0
 8003412:	d105      	bne.n	8003420 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003414:	69bb      	ldr	r3, [r7, #24]
 8003416:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800341a:	2b00      	cmp	r3, #0
 800341c:	f000 8095 	beq.w	800354a <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003420:	69bb      	ldr	r3, [r7, #24]
 8003422:	0e1b      	lsrs	r3, r3, #24
 8003424:	f003 0303 	and.w	r3, r3, #3
 8003428:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800342a:	2201      	movs	r2, #1
 800342c:	697b      	ldr	r3, [r7, #20]
 800342e:	409a      	lsls	r2, r3
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d10d      	bne.n	8003458 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800343c:	68bb      	ldr	r3, [r7, #8]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003442:	68bb      	ldr	r3, [r7, #8]
 8003444:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003446:	68f9      	ldr	r1, [r7, #12]
 8003448:	6809      	ldr	r1, [r1, #0]
 800344a:	431a      	orrs	r2, r3
 800344c:	697b      	ldr	r3, [r7, #20]
 800344e:	3318      	adds	r3, #24
 8003450:	011b      	lsls	r3, r3, #4
 8003452:	440b      	add	r3, r1
 8003454:	601a      	str	r2, [r3, #0]
 8003456:	e00f      	b.n	8003478 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800345e:	68bb      	ldr	r3, [r7, #8]
 8003460:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003462:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003464:	68bb      	ldr	r3, [r7, #8]
 8003466:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003468:	68f9      	ldr	r1, [r7, #12]
 800346a:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800346c:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	3318      	adds	r3, #24
 8003472:	011b      	lsls	r3, r3, #4
 8003474:	440b      	add	r3, r1
 8003476:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	6819      	ldr	r1, [r3, #0]
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	691a      	ldr	r2, [r3, #16]
 8003480:	697b      	ldr	r3, [r7, #20]
 8003482:	3318      	adds	r3, #24
 8003484:	011b      	lsls	r3, r3, #4
 8003486:	440b      	add	r3, r1
 8003488:	3304      	adds	r3, #4
 800348a:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	7d1b      	ldrb	r3, [r3, #20]
 8003490:	2b01      	cmp	r3, #1
 8003492:	d111      	bne.n	80034b8 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	697b      	ldr	r3, [r7, #20]
 800349a:	3318      	adds	r3, #24
 800349c:	011b      	lsls	r3, r3, #4
 800349e:	4413      	add	r3, r2
 80034a0:	3304      	adds	r3, #4
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	68fa      	ldr	r2, [r7, #12]
 80034a6:	6811      	ldr	r1, [r2, #0]
 80034a8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80034ac:	697b      	ldr	r3, [r7, #20]
 80034ae:	3318      	adds	r3, #24
 80034b0:	011b      	lsls	r3, r3, #4
 80034b2:	440b      	add	r3, r1
 80034b4:	3304      	adds	r3, #4
 80034b6:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	3307      	adds	r3, #7
 80034bc:	781b      	ldrb	r3, [r3, #0]
 80034be:	061a      	lsls	r2, r3, #24
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	3306      	adds	r3, #6
 80034c4:	781b      	ldrb	r3, [r3, #0]
 80034c6:	041b      	lsls	r3, r3, #16
 80034c8:	431a      	orrs	r2, r3
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	3305      	adds	r3, #5
 80034ce:	781b      	ldrb	r3, [r3, #0]
 80034d0:	021b      	lsls	r3, r3, #8
 80034d2:	4313      	orrs	r3, r2
 80034d4:	687a      	ldr	r2, [r7, #4]
 80034d6:	3204      	adds	r2, #4
 80034d8:	7812      	ldrb	r2, [r2, #0]
 80034da:	4610      	mov	r0, r2
 80034dc:	68fa      	ldr	r2, [r7, #12]
 80034de:	6811      	ldr	r1, [r2, #0]
 80034e0:	ea43 0200 	orr.w	r2, r3, r0
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	011b      	lsls	r3, r3, #4
 80034e8:	440b      	add	r3, r1
 80034ea:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80034ee:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	3303      	adds	r3, #3
 80034f4:	781b      	ldrb	r3, [r3, #0]
 80034f6:	061a      	lsls	r2, r3, #24
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	3302      	adds	r3, #2
 80034fc:	781b      	ldrb	r3, [r3, #0]
 80034fe:	041b      	lsls	r3, r3, #16
 8003500:	431a      	orrs	r2, r3
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	3301      	adds	r3, #1
 8003506:	781b      	ldrb	r3, [r3, #0]
 8003508:	021b      	lsls	r3, r3, #8
 800350a:	4313      	orrs	r3, r2
 800350c:	687a      	ldr	r2, [r7, #4]
 800350e:	7812      	ldrb	r2, [r2, #0]
 8003510:	4610      	mov	r0, r2
 8003512:	68fa      	ldr	r2, [r7, #12]
 8003514:	6811      	ldr	r1, [r2, #0]
 8003516:	ea43 0200 	orr.w	r2, r3, r0
 800351a:	697b      	ldr	r3, [r7, #20]
 800351c:	011b      	lsls	r3, r3, #4
 800351e:	440b      	add	r3, r1
 8003520:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8003524:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681a      	ldr	r2, [r3, #0]
 800352a:	697b      	ldr	r3, [r7, #20]
 800352c:	3318      	adds	r3, #24
 800352e:	011b      	lsls	r3, r3, #4
 8003530:	4413      	add	r3, r2
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	68fa      	ldr	r2, [r7, #12]
 8003536:	6811      	ldr	r1, [r2, #0]
 8003538:	f043 0201 	orr.w	r2, r3, #1
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	3318      	adds	r3, #24
 8003540:	011b      	lsls	r3, r3, #4
 8003542:	440b      	add	r3, r1
 8003544:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8003546:	2300      	movs	r3, #0
 8003548:	e00e      	b.n	8003568 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800354e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8003556:	2301      	movs	r3, #1
 8003558:	e006      	b.n	8003568 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800355e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003566:	2301      	movs	r3, #1
  }
}
 8003568:	4618      	mov	r0, r3
 800356a:	3724      	adds	r7, #36	; 0x24
 800356c:	46bd      	mov	sp, r7
 800356e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003572:	4770      	bx	lr

08003574 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003574:	b480      	push	{r7}
 8003576:	b087      	sub	sp, #28
 8003578:	af00      	add	r7, sp, #0
 800357a:	60f8      	str	r0, [r7, #12]
 800357c:	60b9      	str	r1, [r7, #8]
 800357e:	607a      	str	r2, [r7, #4]
 8003580:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003588:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800358a:	7dfb      	ldrb	r3, [r7, #23]
 800358c:	2b01      	cmp	r3, #1
 800358e:	d003      	beq.n	8003598 <HAL_CAN_GetRxMessage+0x24>
 8003590:	7dfb      	ldrb	r3, [r7, #23]
 8003592:	2b02      	cmp	r3, #2
 8003594:	f040 80f3 	bne.w	800377e <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003598:	68bb      	ldr	r3, [r7, #8]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d10e      	bne.n	80035bc <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	68db      	ldr	r3, [r3, #12]
 80035a4:	f003 0303 	and.w	r3, r3, #3
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d116      	bne.n	80035da <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035b0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80035b8:	2301      	movs	r3, #1
 80035ba:	e0e7      	b.n	800378c <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	691b      	ldr	r3, [r3, #16]
 80035c2:	f003 0303 	and.w	r3, r3, #3
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d107      	bne.n	80035da <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ce:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	e0d8      	b.n	800378c <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681a      	ldr	r2, [r3, #0]
 80035de:	68bb      	ldr	r3, [r7, #8]
 80035e0:	331b      	adds	r3, #27
 80035e2:	011b      	lsls	r3, r3, #4
 80035e4:	4413      	add	r3, r2
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f003 0204 	and.w	r2, r3, #4
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	689b      	ldr	r3, [r3, #8]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d10c      	bne.n	8003612 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681a      	ldr	r2, [r3, #0]
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	331b      	adds	r3, #27
 8003600:	011b      	lsls	r3, r3, #4
 8003602:	4413      	add	r3, r2
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	0d5b      	lsrs	r3, r3, #21
 8003608:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	601a      	str	r2, [r3, #0]
 8003610:	e00b      	b.n	800362a <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	68bb      	ldr	r3, [r7, #8]
 8003618:	331b      	adds	r3, #27
 800361a:	011b      	lsls	r3, r3, #4
 800361c:	4413      	add	r3, r2
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	08db      	lsrs	r3, r3, #3
 8003622:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681a      	ldr	r2, [r3, #0]
 800362e:	68bb      	ldr	r3, [r7, #8]
 8003630:	331b      	adds	r3, #27
 8003632:	011b      	lsls	r3, r3, #4
 8003634:	4413      	add	r3, r2
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f003 0202 	and.w	r2, r3, #2
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681a      	ldr	r2, [r3, #0]
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	331b      	adds	r3, #27
 8003648:	011b      	lsls	r3, r3, #4
 800364a:	4413      	add	r3, r2
 800364c:	3304      	adds	r3, #4
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f003 020f 	and.w	r2, r3, #15
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681a      	ldr	r2, [r3, #0]
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	331b      	adds	r3, #27
 8003660:	011b      	lsls	r3, r3, #4
 8003662:	4413      	add	r3, r2
 8003664:	3304      	adds	r3, #4
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	0a1b      	lsrs	r3, r3, #8
 800366a:	b2da      	uxtb	r2, r3
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	331b      	adds	r3, #27
 8003678:	011b      	lsls	r3, r3, #4
 800367a:	4413      	add	r3, r2
 800367c:	3304      	adds	r3, #4
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	0c1b      	lsrs	r3, r3, #16
 8003682:	b29a      	uxth	r2, r3
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681a      	ldr	r2, [r3, #0]
 800368c:	68bb      	ldr	r3, [r7, #8]
 800368e:	011b      	lsls	r3, r3, #4
 8003690:	4413      	add	r3, r2
 8003692:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	b2da      	uxtb	r2, r3
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681a      	ldr	r2, [r3, #0]
 80036a2:	68bb      	ldr	r3, [r7, #8]
 80036a4:	011b      	lsls	r3, r3, #4
 80036a6:	4413      	add	r3, r2
 80036a8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	0a1a      	lsrs	r2, r3, #8
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	3301      	adds	r3, #1
 80036b4:	b2d2      	uxtb	r2, r2
 80036b6:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681a      	ldr	r2, [r3, #0]
 80036bc:	68bb      	ldr	r3, [r7, #8]
 80036be:	011b      	lsls	r3, r3, #4
 80036c0:	4413      	add	r3, r2
 80036c2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	0c1a      	lsrs	r2, r3, #16
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	3302      	adds	r3, #2
 80036ce:	b2d2      	uxtb	r2, r2
 80036d0:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681a      	ldr	r2, [r3, #0]
 80036d6:	68bb      	ldr	r3, [r7, #8]
 80036d8:	011b      	lsls	r3, r3, #4
 80036da:	4413      	add	r3, r2
 80036dc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	0e1a      	lsrs	r2, r3, #24
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	3303      	adds	r3, #3
 80036e8:	b2d2      	uxtb	r2, r2
 80036ea:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	68bb      	ldr	r3, [r7, #8]
 80036f2:	011b      	lsls	r3, r3, #4
 80036f4:	4413      	add	r3, r2
 80036f6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80036fa:	681a      	ldr	r2, [r3, #0]
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	3304      	adds	r3, #4
 8003700:	b2d2      	uxtb	r2, r2
 8003702:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681a      	ldr	r2, [r3, #0]
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	011b      	lsls	r3, r3, #4
 800370c:	4413      	add	r3, r2
 800370e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	0a1a      	lsrs	r2, r3, #8
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	3305      	adds	r3, #5
 800371a:	b2d2      	uxtb	r2, r2
 800371c:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681a      	ldr	r2, [r3, #0]
 8003722:	68bb      	ldr	r3, [r7, #8]
 8003724:	011b      	lsls	r3, r3, #4
 8003726:	4413      	add	r3, r2
 8003728:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	0c1a      	lsrs	r2, r3, #16
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	3306      	adds	r3, #6
 8003734:	b2d2      	uxtb	r2, r2
 8003736:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681a      	ldr	r2, [r3, #0]
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	011b      	lsls	r3, r3, #4
 8003740:	4413      	add	r3, r2
 8003742:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	0e1a      	lsrs	r2, r3, #24
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	3307      	adds	r3, #7
 800374e:	b2d2      	uxtb	r2, r2
 8003750:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003752:	68bb      	ldr	r3, [r7, #8]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d108      	bne.n	800376a <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	68da      	ldr	r2, [r3, #12]
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f042 0220 	orr.w	r2, r2, #32
 8003766:	60da      	str	r2, [r3, #12]
 8003768:	e007      	b.n	800377a <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	691a      	ldr	r2, [r3, #16]
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f042 0220 	orr.w	r2, r2, #32
 8003778:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800377a:	2300      	movs	r3, #0
 800377c:	e006      	b.n	800378c <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003782:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800378a:	2301      	movs	r3, #1
  }
}
 800378c:	4618      	mov	r0, r3
 800378e:	371c      	adds	r7, #28
 8003790:	46bd      	mov	sp, r7
 8003792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003796:	4770      	bx	lr

08003798 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003798:	b480      	push	{r7}
 800379a:	b085      	sub	sp, #20
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
 80037a0:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80037a8:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80037aa:	7bfb      	ldrb	r3, [r7, #15]
 80037ac:	2b01      	cmp	r3, #1
 80037ae:	d002      	beq.n	80037b6 <HAL_CAN_ActivateNotification+0x1e>
 80037b0:	7bfb      	ldrb	r3, [r7, #15]
 80037b2:	2b02      	cmp	r3, #2
 80037b4:	d109      	bne.n	80037ca <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	6959      	ldr	r1, [r3, #20]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	683a      	ldr	r2, [r7, #0]
 80037c2:	430a      	orrs	r2, r1
 80037c4:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80037c6:	2300      	movs	r3, #0
 80037c8:	e006      	b.n	80037d8 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ce:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
  }
}
 80037d8:	4618      	mov	r0, r3
 80037da:	3714      	adds	r7, #20
 80037dc:	46bd      	mov	sp, r7
 80037de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e2:	4770      	bx	lr

080037e4 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b08a      	sub	sp, #40	; 0x28
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80037ec:	2300      	movs	r3, #0
 80037ee:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	695b      	ldr	r3, [r3, #20]
 80037f6:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	689b      	ldr	r3, [r3, #8]
 8003806:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	68db      	ldr	r3, [r3, #12]
 800380e:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	691b      	ldr	r3, [r3, #16]
 8003816:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	699b      	ldr	r3, [r3, #24]
 800381e:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003820:	6a3b      	ldr	r3, [r7, #32]
 8003822:	f003 0301 	and.w	r3, r3, #1
 8003826:	2b00      	cmp	r3, #0
 8003828:	d07c      	beq.n	8003924 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800382a:	69bb      	ldr	r3, [r7, #24]
 800382c:	f003 0301 	and.w	r3, r3, #1
 8003830:	2b00      	cmp	r3, #0
 8003832:	d023      	beq.n	800387c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	2201      	movs	r2, #1
 800383a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800383c:	69bb      	ldr	r3, [r7, #24]
 800383e:	f003 0302 	and.w	r3, r3, #2
 8003842:	2b00      	cmp	r3, #0
 8003844:	d003      	beq.n	800384e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003846:	6878      	ldr	r0, [r7, #4]
 8003848:	f000 f983 	bl	8003b52 <HAL_CAN_TxMailbox0CompleteCallback>
 800384c:	e016      	b.n	800387c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800384e:	69bb      	ldr	r3, [r7, #24]
 8003850:	f003 0304 	and.w	r3, r3, #4
 8003854:	2b00      	cmp	r3, #0
 8003856:	d004      	beq.n	8003862 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800385a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800385e:	627b      	str	r3, [r7, #36]	; 0x24
 8003860:	e00c      	b.n	800387c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003862:	69bb      	ldr	r3, [r7, #24]
 8003864:	f003 0308 	and.w	r3, r3, #8
 8003868:	2b00      	cmp	r3, #0
 800386a:	d004      	beq.n	8003876 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800386c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800386e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003872:	627b      	str	r3, [r7, #36]	; 0x24
 8003874:	e002      	b.n	800387c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003876:	6878      	ldr	r0, [r7, #4]
 8003878:	f000 f989 	bl	8003b8e <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800387c:	69bb      	ldr	r3, [r7, #24]
 800387e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003882:	2b00      	cmp	r3, #0
 8003884:	d024      	beq.n	80038d0 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800388e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003890:	69bb      	ldr	r3, [r7, #24]
 8003892:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003896:	2b00      	cmp	r3, #0
 8003898:	d003      	beq.n	80038a2 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800389a:	6878      	ldr	r0, [r7, #4]
 800389c:	f000 f963 	bl	8003b66 <HAL_CAN_TxMailbox1CompleteCallback>
 80038a0:	e016      	b.n	80038d0 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80038a2:	69bb      	ldr	r3, [r7, #24]
 80038a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d004      	beq.n	80038b6 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80038ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ae:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80038b2:	627b      	str	r3, [r7, #36]	; 0x24
 80038b4:	e00c      	b.n	80038d0 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80038b6:	69bb      	ldr	r3, [r7, #24]
 80038b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d004      	beq.n	80038ca <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80038c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80038c6:	627b      	str	r3, [r7, #36]	; 0x24
 80038c8:	e002      	b.n	80038d0 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80038ca:	6878      	ldr	r0, [r7, #4]
 80038cc:	f000 f969 	bl	8003ba2 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80038d0:	69bb      	ldr	r3, [r7, #24]
 80038d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d024      	beq.n	8003924 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80038e2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80038e4:	69bb      	ldr	r3, [r7, #24]
 80038e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d003      	beq.n	80038f6 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80038ee:	6878      	ldr	r0, [r7, #4]
 80038f0:	f000 f943 	bl	8003b7a <HAL_CAN_TxMailbox2CompleteCallback>
 80038f4:	e016      	b.n	8003924 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80038f6:	69bb      	ldr	r3, [r7, #24]
 80038f8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d004      	beq.n	800390a <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003902:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003906:	627b      	str	r3, [r7, #36]	; 0x24
 8003908:	e00c      	b.n	8003924 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800390a:	69bb      	ldr	r3, [r7, #24]
 800390c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003910:	2b00      	cmp	r3, #0
 8003912:	d004      	beq.n	800391e <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003916:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800391a:	627b      	str	r3, [r7, #36]	; 0x24
 800391c:	e002      	b.n	8003924 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800391e:	6878      	ldr	r0, [r7, #4]
 8003920:	f000 f949 	bl	8003bb6 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003924:	6a3b      	ldr	r3, [r7, #32]
 8003926:	f003 0308 	and.w	r3, r3, #8
 800392a:	2b00      	cmp	r3, #0
 800392c:	d00c      	beq.n	8003948 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	f003 0310 	and.w	r3, r3, #16
 8003934:	2b00      	cmp	r3, #0
 8003936:	d007      	beq.n	8003948 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800393a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800393e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	2210      	movs	r2, #16
 8003946:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003948:	6a3b      	ldr	r3, [r7, #32]
 800394a:	f003 0304 	and.w	r3, r3, #4
 800394e:	2b00      	cmp	r3, #0
 8003950:	d00b      	beq.n	800396a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003952:	697b      	ldr	r3, [r7, #20]
 8003954:	f003 0308 	and.w	r3, r3, #8
 8003958:	2b00      	cmp	r3, #0
 800395a:	d006      	beq.n	800396a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	2208      	movs	r2, #8
 8003962:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003964:	6878      	ldr	r0, [r7, #4]
 8003966:	f000 f930 	bl	8003bca <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800396a:	6a3b      	ldr	r3, [r7, #32]
 800396c:	f003 0302 	and.w	r3, r3, #2
 8003970:	2b00      	cmp	r3, #0
 8003972:	d009      	beq.n	8003988 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	68db      	ldr	r3, [r3, #12]
 800397a:	f003 0303 	and.w	r3, r3, #3
 800397e:	2b00      	cmp	r3, #0
 8003980:	d002      	beq.n	8003988 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003982:	6878      	ldr	r0, [r7, #4]
 8003984:	f7fe f9c2 	bl	8001d0c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003988:	6a3b      	ldr	r3, [r7, #32]
 800398a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800398e:	2b00      	cmp	r3, #0
 8003990:	d00c      	beq.n	80039ac <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003992:	693b      	ldr	r3, [r7, #16]
 8003994:	f003 0310 	and.w	r3, r3, #16
 8003998:	2b00      	cmp	r3, #0
 800399a:	d007      	beq.n	80039ac <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800399c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800399e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80039a2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	2210      	movs	r2, #16
 80039aa:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80039ac:	6a3b      	ldr	r3, [r7, #32]
 80039ae:	f003 0320 	and.w	r3, r3, #32
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d00b      	beq.n	80039ce <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	f003 0308 	and.w	r3, r3, #8
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d006      	beq.n	80039ce <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	2208      	movs	r2, #8
 80039c6:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80039c8:	6878      	ldr	r0, [r7, #4]
 80039ca:	f000 f912 	bl	8003bf2 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80039ce:	6a3b      	ldr	r3, [r7, #32]
 80039d0:	f003 0310 	and.w	r3, r3, #16
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d009      	beq.n	80039ec <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	691b      	ldr	r3, [r3, #16]
 80039de:	f003 0303 	and.w	r3, r3, #3
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d002      	beq.n	80039ec <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80039e6:	6878      	ldr	r0, [r7, #4]
 80039e8:	f000 f8f9 	bl	8003bde <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80039ec:	6a3b      	ldr	r3, [r7, #32]
 80039ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d00b      	beq.n	8003a0e <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80039f6:	69fb      	ldr	r3, [r7, #28]
 80039f8:	f003 0310 	and.w	r3, r3, #16
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d006      	beq.n	8003a0e <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	2210      	movs	r2, #16
 8003a06:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003a08:	6878      	ldr	r0, [r7, #4]
 8003a0a:	f000 f8fc 	bl	8003c06 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003a0e:	6a3b      	ldr	r3, [r7, #32]
 8003a10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d00b      	beq.n	8003a30 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003a18:	69fb      	ldr	r3, [r7, #28]
 8003a1a:	f003 0308 	and.w	r3, r3, #8
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d006      	beq.n	8003a30 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	2208      	movs	r2, #8
 8003a28:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003a2a:	6878      	ldr	r0, [r7, #4]
 8003a2c:	f000 f8f5 	bl	8003c1a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003a30:	6a3b      	ldr	r3, [r7, #32]
 8003a32:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d07b      	beq.n	8003b32 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003a3a:	69fb      	ldr	r3, [r7, #28]
 8003a3c:	f003 0304 	and.w	r3, r3, #4
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d072      	beq.n	8003b2a <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003a44:	6a3b      	ldr	r3, [r7, #32]
 8003a46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d008      	beq.n	8003a60 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d003      	beq.n	8003a60 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a5a:	f043 0301 	orr.w	r3, r3, #1
 8003a5e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003a60:	6a3b      	ldr	r3, [r7, #32]
 8003a62:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d008      	beq.n	8003a7c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d003      	beq.n	8003a7c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a76:	f043 0302 	orr.w	r3, r3, #2
 8003a7a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003a7c:	6a3b      	ldr	r3, [r7, #32]
 8003a7e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d008      	beq.n	8003a98 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d003      	beq.n	8003a98 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a92:	f043 0304 	orr.w	r3, r3, #4
 8003a96:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003a98:	6a3b      	ldr	r3, [r7, #32]
 8003a9a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d043      	beq.n	8003b2a <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d03e      	beq.n	8003b2a <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003ab2:	2b60      	cmp	r3, #96	; 0x60
 8003ab4:	d02b      	beq.n	8003b0e <HAL_CAN_IRQHandler+0x32a>
 8003ab6:	2b60      	cmp	r3, #96	; 0x60
 8003ab8:	d82e      	bhi.n	8003b18 <HAL_CAN_IRQHandler+0x334>
 8003aba:	2b50      	cmp	r3, #80	; 0x50
 8003abc:	d022      	beq.n	8003b04 <HAL_CAN_IRQHandler+0x320>
 8003abe:	2b50      	cmp	r3, #80	; 0x50
 8003ac0:	d82a      	bhi.n	8003b18 <HAL_CAN_IRQHandler+0x334>
 8003ac2:	2b40      	cmp	r3, #64	; 0x40
 8003ac4:	d019      	beq.n	8003afa <HAL_CAN_IRQHandler+0x316>
 8003ac6:	2b40      	cmp	r3, #64	; 0x40
 8003ac8:	d826      	bhi.n	8003b18 <HAL_CAN_IRQHandler+0x334>
 8003aca:	2b30      	cmp	r3, #48	; 0x30
 8003acc:	d010      	beq.n	8003af0 <HAL_CAN_IRQHandler+0x30c>
 8003ace:	2b30      	cmp	r3, #48	; 0x30
 8003ad0:	d822      	bhi.n	8003b18 <HAL_CAN_IRQHandler+0x334>
 8003ad2:	2b10      	cmp	r3, #16
 8003ad4:	d002      	beq.n	8003adc <HAL_CAN_IRQHandler+0x2f8>
 8003ad6:	2b20      	cmp	r3, #32
 8003ad8:	d005      	beq.n	8003ae6 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003ada:	e01d      	b.n	8003b18 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003adc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ade:	f043 0308 	orr.w	r3, r3, #8
 8003ae2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003ae4:	e019      	b.n	8003b1a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003ae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ae8:	f043 0310 	orr.w	r3, r3, #16
 8003aec:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003aee:	e014      	b.n	8003b1a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003af2:	f043 0320 	orr.w	r3, r3, #32
 8003af6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003af8:	e00f      	b.n	8003b1a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003afc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b00:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003b02:	e00a      	b.n	8003b1a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b06:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b0a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003b0c:	e005      	b.n	8003b1a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b14:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003b16:	e000      	b.n	8003b1a <HAL_CAN_IRQHandler+0x336>
            break;
 8003b18:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	699a      	ldr	r2, [r3, #24]
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003b28:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	2204      	movs	r2, #4
 8003b30:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d008      	beq.n	8003b4a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b3e:	431a      	orrs	r2, r3
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003b44:	6878      	ldr	r0, [r7, #4]
 8003b46:	f000 f872 	bl	8003c2e <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003b4a:	bf00      	nop
 8003b4c:	3728      	adds	r7, #40	; 0x28
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}

08003b52 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003b52:	b480      	push	{r7}
 8003b54:	b083      	sub	sp, #12
 8003b56:	af00      	add	r7, sp, #0
 8003b58:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003b5a:	bf00      	nop
 8003b5c:	370c      	adds	r7, #12
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b64:	4770      	bx	lr

08003b66 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003b66:	b480      	push	{r7}
 8003b68:	b083      	sub	sp, #12
 8003b6a:	af00      	add	r7, sp, #0
 8003b6c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003b6e:	bf00      	nop
 8003b70:	370c      	adds	r7, #12
 8003b72:	46bd      	mov	sp, r7
 8003b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b78:	4770      	bx	lr

08003b7a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003b7a:	b480      	push	{r7}
 8003b7c:	b083      	sub	sp, #12
 8003b7e:	af00      	add	r7, sp, #0
 8003b80:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003b82:	bf00      	nop
 8003b84:	370c      	adds	r7, #12
 8003b86:	46bd      	mov	sp, r7
 8003b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8c:	4770      	bx	lr

08003b8e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003b8e:	b480      	push	{r7}
 8003b90:	b083      	sub	sp, #12
 8003b92:	af00      	add	r7, sp, #0
 8003b94:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003b96:	bf00      	nop
 8003b98:	370c      	adds	r7, #12
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba0:	4770      	bx	lr

08003ba2 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003ba2:	b480      	push	{r7}
 8003ba4:	b083      	sub	sp, #12
 8003ba6:	af00      	add	r7, sp, #0
 8003ba8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003baa:	bf00      	nop
 8003bac:	370c      	adds	r7, #12
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb4:	4770      	bx	lr

08003bb6 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003bb6:	b480      	push	{r7}
 8003bb8:	b083      	sub	sp, #12
 8003bba:	af00      	add	r7, sp, #0
 8003bbc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003bbe:	bf00      	nop
 8003bc0:	370c      	adds	r7, #12
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc8:	4770      	bx	lr

08003bca <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003bca:	b480      	push	{r7}
 8003bcc:	b083      	sub	sp, #12
 8003bce:	af00      	add	r7, sp, #0
 8003bd0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003bd2:	bf00      	nop
 8003bd4:	370c      	adds	r7, #12
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bdc:	4770      	bx	lr

08003bde <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003bde:	b480      	push	{r7}
 8003be0:	b083      	sub	sp, #12
 8003be2:	af00      	add	r7, sp, #0
 8003be4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003be6:	bf00      	nop
 8003be8:	370c      	adds	r7, #12
 8003bea:	46bd      	mov	sp, r7
 8003bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf0:	4770      	bx	lr

08003bf2 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003bf2:	b480      	push	{r7}
 8003bf4:	b083      	sub	sp, #12
 8003bf6:	af00      	add	r7, sp, #0
 8003bf8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003bfa:	bf00      	nop
 8003bfc:	370c      	adds	r7, #12
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c04:	4770      	bx	lr

08003c06 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003c06:	b480      	push	{r7}
 8003c08:	b083      	sub	sp, #12
 8003c0a:	af00      	add	r7, sp, #0
 8003c0c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003c0e:	bf00      	nop
 8003c10:	370c      	adds	r7, #12
 8003c12:	46bd      	mov	sp, r7
 8003c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c18:	4770      	bx	lr

08003c1a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003c1a:	b480      	push	{r7}
 8003c1c:	b083      	sub	sp, #12
 8003c1e:	af00      	add	r7, sp, #0
 8003c20:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003c22:	bf00      	nop
 8003c24:	370c      	adds	r7, #12
 8003c26:	46bd      	mov	sp, r7
 8003c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2c:	4770      	bx	lr

08003c2e <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003c2e:	b480      	push	{r7}
 8003c30:	b083      	sub	sp, #12
 8003c32:	af00      	add	r7, sp, #0
 8003c34:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003c36:	bf00      	nop
 8003c38:	370c      	adds	r7, #12
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c40:	4770      	bx	lr
	...

08003c44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c44:	b480      	push	{r7}
 8003c46:	b085      	sub	sp, #20
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	f003 0307 	and.w	r3, r3, #7
 8003c52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003c54:	4b0b      	ldr	r3, [pc, #44]	; (8003c84 <__NVIC_SetPriorityGrouping+0x40>)
 8003c56:	68db      	ldr	r3, [r3, #12]
 8003c58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003c5a:	68ba      	ldr	r2, [r7, #8]
 8003c5c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003c60:	4013      	ands	r3, r2
 8003c62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003c68:	68bb      	ldr	r3, [r7, #8]
 8003c6a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003c6c:	4b06      	ldr	r3, [pc, #24]	; (8003c88 <__NVIC_SetPriorityGrouping+0x44>)
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003c72:	4a04      	ldr	r2, [pc, #16]	; (8003c84 <__NVIC_SetPriorityGrouping+0x40>)
 8003c74:	68bb      	ldr	r3, [r7, #8]
 8003c76:	60d3      	str	r3, [r2, #12]
}
 8003c78:	bf00      	nop
 8003c7a:	3714      	adds	r7, #20
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c82:	4770      	bx	lr
 8003c84:	e000ed00 	.word	0xe000ed00
 8003c88:	05fa0000 	.word	0x05fa0000

08003c8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c90:	4b04      	ldr	r3, [pc, #16]	; (8003ca4 <__NVIC_GetPriorityGrouping+0x18>)
 8003c92:	68db      	ldr	r3, [r3, #12]
 8003c94:	0a1b      	lsrs	r3, r3, #8
 8003c96:	f003 0307 	and.w	r3, r3, #7
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca2:	4770      	bx	lr
 8003ca4:	e000ed00 	.word	0xe000ed00

08003ca8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b083      	sub	sp, #12
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	4603      	mov	r3, r0
 8003cb0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003cb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	db0b      	blt.n	8003cd2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003cba:	79fb      	ldrb	r3, [r7, #7]
 8003cbc:	f003 021f 	and.w	r2, r3, #31
 8003cc0:	4907      	ldr	r1, [pc, #28]	; (8003ce0 <__NVIC_EnableIRQ+0x38>)
 8003cc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cc6:	095b      	lsrs	r3, r3, #5
 8003cc8:	2001      	movs	r0, #1
 8003cca:	fa00 f202 	lsl.w	r2, r0, r2
 8003cce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003cd2:	bf00      	nop
 8003cd4:	370c      	adds	r7, #12
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cdc:	4770      	bx	lr
 8003cde:	bf00      	nop
 8003ce0:	e000e100 	.word	0xe000e100

08003ce4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	b083      	sub	sp, #12
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	4603      	mov	r3, r0
 8003cec:	6039      	str	r1, [r7, #0]
 8003cee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003cf0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	db0a      	blt.n	8003d0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	b2da      	uxtb	r2, r3
 8003cfc:	490c      	ldr	r1, [pc, #48]	; (8003d30 <__NVIC_SetPriority+0x4c>)
 8003cfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d02:	0112      	lsls	r2, r2, #4
 8003d04:	b2d2      	uxtb	r2, r2
 8003d06:	440b      	add	r3, r1
 8003d08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d0c:	e00a      	b.n	8003d24 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	b2da      	uxtb	r2, r3
 8003d12:	4908      	ldr	r1, [pc, #32]	; (8003d34 <__NVIC_SetPriority+0x50>)
 8003d14:	79fb      	ldrb	r3, [r7, #7]
 8003d16:	f003 030f 	and.w	r3, r3, #15
 8003d1a:	3b04      	subs	r3, #4
 8003d1c:	0112      	lsls	r2, r2, #4
 8003d1e:	b2d2      	uxtb	r2, r2
 8003d20:	440b      	add	r3, r1
 8003d22:	761a      	strb	r2, [r3, #24]
}
 8003d24:	bf00      	nop
 8003d26:	370c      	adds	r7, #12
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2e:	4770      	bx	lr
 8003d30:	e000e100 	.word	0xe000e100
 8003d34:	e000ed00 	.word	0xe000ed00

08003d38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	b089      	sub	sp, #36	; 0x24
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	60f8      	str	r0, [r7, #12]
 8003d40:	60b9      	str	r1, [r7, #8]
 8003d42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	f003 0307 	and.w	r3, r3, #7
 8003d4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d4c:	69fb      	ldr	r3, [r7, #28]
 8003d4e:	f1c3 0307 	rsb	r3, r3, #7
 8003d52:	2b04      	cmp	r3, #4
 8003d54:	bf28      	it	cs
 8003d56:	2304      	movcs	r3, #4
 8003d58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003d5a:	69fb      	ldr	r3, [r7, #28]
 8003d5c:	3304      	adds	r3, #4
 8003d5e:	2b06      	cmp	r3, #6
 8003d60:	d902      	bls.n	8003d68 <NVIC_EncodePriority+0x30>
 8003d62:	69fb      	ldr	r3, [r7, #28]
 8003d64:	3b03      	subs	r3, #3
 8003d66:	e000      	b.n	8003d6a <NVIC_EncodePriority+0x32>
 8003d68:	2300      	movs	r3, #0
 8003d6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d6c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003d70:	69bb      	ldr	r3, [r7, #24]
 8003d72:	fa02 f303 	lsl.w	r3, r2, r3
 8003d76:	43da      	mvns	r2, r3
 8003d78:	68bb      	ldr	r3, [r7, #8]
 8003d7a:	401a      	ands	r2, r3
 8003d7c:	697b      	ldr	r3, [r7, #20]
 8003d7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003d80:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003d84:	697b      	ldr	r3, [r7, #20]
 8003d86:	fa01 f303 	lsl.w	r3, r1, r3
 8003d8a:	43d9      	mvns	r1, r3
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d90:	4313      	orrs	r3, r2
         );
}
 8003d92:	4618      	mov	r0, r3
 8003d94:	3724      	adds	r7, #36	; 0x24
 8003d96:	46bd      	mov	sp, r7
 8003d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9c:	4770      	bx	lr
	...

08003da0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b082      	sub	sp, #8
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	3b01      	subs	r3, #1
 8003dac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003db0:	d301      	bcc.n	8003db6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003db2:	2301      	movs	r3, #1
 8003db4:	e00f      	b.n	8003dd6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003db6:	4a0a      	ldr	r2, [pc, #40]	; (8003de0 <SysTick_Config+0x40>)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	3b01      	subs	r3, #1
 8003dbc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003dbe:	210f      	movs	r1, #15
 8003dc0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003dc4:	f7ff ff8e 	bl	8003ce4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003dc8:	4b05      	ldr	r3, [pc, #20]	; (8003de0 <SysTick_Config+0x40>)
 8003dca:	2200      	movs	r2, #0
 8003dcc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003dce:	4b04      	ldr	r3, [pc, #16]	; (8003de0 <SysTick_Config+0x40>)
 8003dd0:	2207      	movs	r2, #7
 8003dd2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003dd4:	2300      	movs	r3, #0
}
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	3708      	adds	r7, #8
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	bd80      	pop	{r7, pc}
 8003dde:	bf00      	nop
 8003de0:	e000e010 	.word	0xe000e010

08003de4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b082      	sub	sp, #8
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003dec:	6878      	ldr	r0, [r7, #4]
 8003dee:	f7ff ff29 	bl	8003c44 <__NVIC_SetPriorityGrouping>
}
 8003df2:	bf00      	nop
 8003df4:	3708      	adds	r7, #8
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}

08003dfa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003dfa:	b580      	push	{r7, lr}
 8003dfc:	b086      	sub	sp, #24
 8003dfe:	af00      	add	r7, sp, #0
 8003e00:	4603      	mov	r3, r0
 8003e02:	60b9      	str	r1, [r7, #8]
 8003e04:	607a      	str	r2, [r7, #4]
 8003e06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003e08:	2300      	movs	r3, #0
 8003e0a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003e0c:	f7ff ff3e 	bl	8003c8c <__NVIC_GetPriorityGrouping>
 8003e10:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e12:	687a      	ldr	r2, [r7, #4]
 8003e14:	68b9      	ldr	r1, [r7, #8]
 8003e16:	6978      	ldr	r0, [r7, #20]
 8003e18:	f7ff ff8e 	bl	8003d38 <NVIC_EncodePriority>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e22:	4611      	mov	r1, r2
 8003e24:	4618      	mov	r0, r3
 8003e26:	f7ff ff5d 	bl	8003ce4 <__NVIC_SetPriority>
}
 8003e2a:	bf00      	nop
 8003e2c:	3718      	adds	r7, #24
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bd80      	pop	{r7, pc}

08003e32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e32:	b580      	push	{r7, lr}
 8003e34:	b082      	sub	sp, #8
 8003e36:	af00      	add	r7, sp, #0
 8003e38:	4603      	mov	r3, r0
 8003e3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e40:	4618      	mov	r0, r3
 8003e42:	f7ff ff31 	bl	8003ca8 <__NVIC_EnableIRQ>
}
 8003e46:	bf00      	nop
 8003e48:	3708      	adds	r7, #8
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bd80      	pop	{r7, pc}

08003e4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003e4e:	b580      	push	{r7, lr}
 8003e50:	b082      	sub	sp, #8
 8003e52:	af00      	add	r7, sp, #0
 8003e54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003e56:	6878      	ldr	r0, [r7, #4]
 8003e58:	f7ff ffa2 	bl	8003da0 <SysTick_Config>
 8003e5c:	4603      	mov	r3, r0
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	3708      	adds	r7, #8
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}
	...

08003e68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	b089      	sub	sp, #36	; 0x24
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
 8003e70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003e72:	2300      	movs	r3, #0
 8003e74:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003e76:	2300      	movs	r3, #0
 8003e78:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003e7e:	2300      	movs	r3, #0
 8003e80:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003e82:	2300      	movs	r3, #0
 8003e84:	61fb      	str	r3, [r7, #28]
 8003e86:	e175      	b.n	8004174 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003e88:	2201      	movs	r2, #1
 8003e8a:	69fb      	ldr	r3, [r7, #28]
 8003e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e90:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	697a      	ldr	r2, [r7, #20]
 8003e98:	4013      	ands	r3, r2
 8003e9a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003e9c:	693a      	ldr	r2, [r7, #16]
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	429a      	cmp	r2, r3
 8003ea2:	f040 8164 	bne.w	800416e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	f003 0303 	and.w	r3, r3, #3
 8003eae:	2b01      	cmp	r3, #1
 8003eb0:	d005      	beq.n	8003ebe <HAL_GPIO_Init+0x56>
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	685b      	ldr	r3, [r3, #4]
 8003eb6:	f003 0303 	and.w	r3, r3, #3
 8003eba:	2b02      	cmp	r3, #2
 8003ebc:	d130      	bne.n	8003f20 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	689b      	ldr	r3, [r3, #8]
 8003ec2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003ec4:	69fb      	ldr	r3, [r7, #28]
 8003ec6:	005b      	lsls	r3, r3, #1
 8003ec8:	2203      	movs	r2, #3
 8003eca:	fa02 f303 	lsl.w	r3, r2, r3
 8003ece:	43db      	mvns	r3, r3
 8003ed0:	69ba      	ldr	r2, [r7, #24]
 8003ed2:	4013      	ands	r3, r2
 8003ed4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	68da      	ldr	r2, [r3, #12]
 8003eda:	69fb      	ldr	r3, [r7, #28]
 8003edc:	005b      	lsls	r3, r3, #1
 8003ede:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee2:	69ba      	ldr	r2, [r7, #24]
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	69ba      	ldr	r2, [r7, #24]
 8003eec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003ef4:	2201      	movs	r2, #1
 8003ef6:	69fb      	ldr	r3, [r7, #28]
 8003ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8003efc:	43db      	mvns	r3, r3
 8003efe:	69ba      	ldr	r2, [r7, #24]
 8003f00:	4013      	ands	r3, r2
 8003f02:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	091b      	lsrs	r3, r3, #4
 8003f0a:	f003 0201 	and.w	r2, r3, #1
 8003f0e:	69fb      	ldr	r3, [r7, #28]
 8003f10:	fa02 f303 	lsl.w	r3, r2, r3
 8003f14:	69ba      	ldr	r2, [r7, #24]
 8003f16:	4313      	orrs	r3, r2
 8003f18:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	69ba      	ldr	r2, [r7, #24]
 8003f1e:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	f003 0303 	and.w	r3, r3, #3
 8003f28:	2b03      	cmp	r3, #3
 8003f2a:	d017      	beq.n	8003f5c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	68db      	ldr	r3, [r3, #12]
 8003f30:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003f32:	69fb      	ldr	r3, [r7, #28]
 8003f34:	005b      	lsls	r3, r3, #1
 8003f36:	2203      	movs	r2, #3
 8003f38:	fa02 f303 	lsl.w	r3, r2, r3
 8003f3c:	43db      	mvns	r3, r3
 8003f3e:	69ba      	ldr	r2, [r7, #24]
 8003f40:	4013      	ands	r3, r2
 8003f42:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	689a      	ldr	r2, [r3, #8]
 8003f48:	69fb      	ldr	r3, [r7, #28]
 8003f4a:	005b      	lsls	r3, r3, #1
 8003f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f50:	69ba      	ldr	r2, [r7, #24]
 8003f52:	4313      	orrs	r3, r2
 8003f54:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	69ba      	ldr	r2, [r7, #24]
 8003f5a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	f003 0303 	and.w	r3, r3, #3
 8003f64:	2b02      	cmp	r3, #2
 8003f66:	d123      	bne.n	8003fb0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003f68:	69fb      	ldr	r3, [r7, #28]
 8003f6a:	08da      	lsrs	r2, r3, #3
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	3208      	adds	r2, #8
 8003f70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f74:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003f76:	69fb      	ldr	r3, [r7, #28]
 8003f78:	f003 0307 	and.w	r3, r3, #7
 8003f7c:	009b      	lsls	r3, r3, #2
 8003f7e:	220f      	movs	r2, #15
 8003f80:	fa02 f303 	lsl.w	r3, r2, r3
 8003f84:	43db      	mvns	r3, r3
 8003f86:	69ba      	ldr	r2, [r7, #24]
 8003f88:	4013      	ands	r3, r2
 8003f8a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	691a      	ldr	r2, [r3, #16]
 8003f90:	69fb      	ldr	r3, [r7, #28]
 8003f92:	f003 0307 	and.w	r3, r3, #7
 8003f96:	009b      	lsls	r3, r3, #2
 8003f98:	fa02 f303 	lsl.w	r3, r2, r3
 8003f9c:	69ba      	ldr	r2, [r7, #24]
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003fa2:	69fb      	ldr	r3, [r7, #28]
 8003fa4:	08da      	lsrs	r2, r3, #3
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	3208      	adds	r2, #8
 8003faa:	69b9      	ldr	r1, [r7, #24]
 8003fac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003fb6:	69fb      	ldr	r3, [r7, #28]
 8003fb8:	005b      	lsls	r3, r3, #1
 8003fba:	2203      	movs	r2, #3
 8003fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8003fc0:	43db      	mvns	r3, r3
 8003fc2:	69ba      	ldr	r2, [r7, #24]
 8003fc4:	4013      	ands	r3, r2
 8003fc6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	f003 0203 	and.w	r2, r3, #3
 8003fd0:	69fb      	ldr	r3, [r7, #28]
 8003fd2:	005b      	lsls	r3, r3, #1
 8003fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd8:	69ba      	ldr	r2, [r7, #24]
 8003fda:	4313      	orrs	r3, r2
 8003fdc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	69ba      	ldr	r2, [r7, #24]
 8003fe2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	f000 80be 	beq.w	800416e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ff2:	4b66      	ldr	r3, [pc, #408]	; (800418c <HAL_GPIO_Init+0x324>)
 8003ff4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ff6:	4a65      	ldr	r2, [pc, #404]	; (800418c <HAL_GPIO_Init+0x324>)
 8003ff8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ffc:	6453      	str	r3, [r2, #68]	; 0x44
 8003ffe:	4b63      	ldr	r3, [pc, #396]	; (800418c <HAL_GPIO_Init+0x324>)
 8004000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004002:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004006:	60fb      	str	r3, [r7, #12]
 8004008:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800400a:	4a61      	ldr	r2, [pc, #388]	; (8004190 <HAL_GPIO_Init+0x328>)
 800400c:	69fb      	ldr	r3, [r7, #28]
 800400e:	089b      	lsrs	r3, r3, #2
 8004010:	3302      	adds	r3, #2
 8004012:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004016:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004018:	69fb      	ldr	r3, [r7, #28]
 800401a:	f003 0303 	and.w	r3, r3, #3
 800401e:	009b      	lsls	r3, r3, #2
 8004020:	220f      	movs	r2, #15
 8004022:	fa02 f303 	lsl.w	r3, r2, r3
 8004026:	43db      	mvns	r3, r3
 8004028:	69ba      	ldr	r2, [r7, #24]
 800402a:	4013      	ands	r3, r2
 800402c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	4a58      	ldr	r2, [pc, #352]	; (8004194 <HAL_GPIO_Init+0x32c>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d037      	beq.n	80040a6 <HAL_GPIO_Init+0x23e>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	4a57      	ldr	r2, [pc, #348]	; (8004198 <HAL_GPIO_Init+0x330>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d031      	beq.n	80040a2 <HAL_GPIO_Init+0x23a>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	4a56      	ldr	r2, [pc, #344]	; (800419c <HAL_GPIO_Init+0x334>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d02b      	beq.n	800409e <HAL_GPIO_Init+0x236>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	4a55      	ldr	r2, [pc, #340]	; (80041a0 <HAL_GPIO_Init+0x338>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d025      	beq.n	800409a <HAL_GPIO_Init+0x232>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	4a54      	ldr	r2, [pc, #336]	; (80041a4 <HAL_GPIO_Init+0x33c>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d01f      	beq.n	8004096 <HAL_GPIO_Init+0x22e>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	4a53      	ldr	r2, [pc, #332]	; (80041a8 <HAL_GPIO_Init+0x340>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d019      	beq.n	8004092 <HAL_GPIO_Init+0x22a>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	4a52      	ldr	r2, [pc, #328]	; (80041ac <HAL_GPIO_Init+0x344>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d013      	beq.n	800408e <HAL_GPIO_Init+0x226>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	4a51      	ldr	r2, [pc, #324]	; (80041b0 <HAL_GPIO_Init+0x348>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d00d      	beq.n	800408a <HAL_GPIO_Init+0x222>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	4a50      	ldr	r2, [pc, #320]	; (80041b4 <HAL_GPIO_Init+0x34c>)
 8004072:	4293      	cmp	r3, r2
 8004074:	d007      	beq.n	8004086 <HAL_GPIO_Init+0x21e>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	4a4f      	ldr	r2, [pc, #316]	; (80041b8 <HAL_GPIO_Init+0x350>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d101      	bne.n	8004082 <HAL_GPIO_Init+0x21a>
 800407e:	2309      	movs	r3, #9
 8004080:	e012      	b.n	80040a8 <HAL_GPIO_Init+0x240>
 8004082:	230a      	movs	r3, #10
 8004084:	e010      	b.n	80040a8 <HAL_GPIO_Init+0x240>
 8004086:	2308      	movs	r3, #8
 8004088:	e00e      	b.n	80040a8 <HAL_GPIO_Init+0x240>
 800408a:	2307      	movs	r3, #7
 800408c:	e00c      	b.n	80040a8 <HAL_GPIO_Init+0x240>
 800408e:	2306      	movs	r3, #6
 8004090:	e00a      	b.n	80040a8 <HAL_GPIO_Init+0x240>
 8004092:	2305      	movs	r3, #5
 8004094:	e008      	b.n	80040a8 <HAL_GPIO_Init+0x240>
 8004096:	2304      	movs	r3, #4
 8004098:	e006      	b.n	80040a8 <HAL_GPIO_Init+0x240>
 800409a:	2303      	movs	r3, #3
 800409c:	e004      	b.n	80040a8 <HAL_GPIO_Init+0x240>
 800409e:	2302      	movs	r3, #2
 80040a0:	e002      	b.n	80040a8 <HAL_GPIO_Init+0x240>
 80040a2:	2301      	movs	r3, #1
 80040a4:	e000      	b.n	80040a8 <HAL_GPIO_Init+0x240>
 80040a6:	2300      	movs	r3, #0
 80040a8:	69fa      	ldr	r2, [r7, #28]
 80040aa:	f002 0203 	and.w	r2, r2, #3
 80040ae:	0092      	lsls	r2, r2, #2
 80040b0:	4093      	lsls	r3, r2
 80040b2:	69ba      	ldr	r2, [r7, #24]
 80040b4:	4313      	orrs	r3, r2
 80040b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80040b8:	4935      	ldr	r1, [pc, #212]	; (8004190 <HAL_GPIO_Init+0x328>)
 80040ba:	69fb      	ldr	r3, [r7, #28]
 80040bc:	089b      	lsrs	r3, r3, #2
 80040be:	3302      	adds	r3, #2
 80040c0:	69ba      	ldr	r2, [r7, #24]
 80040c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80040c6:	4b3d      	ldr	r3, [pc, #244]	; (80041bc <HAL_GPIO_Init+0x354>)
 80040c8:	689b      	ldr	r3, [r3, #8]
 80040ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040cc:	693b      	ldr	r3, [r7, #16]
 80040ce:	43db      	mvns	r3, r3
 80040d0:	69ba      	ldr	r2, [r7, #24]
 80040d2:	4013      	ands	r3, r2
 80040d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d003      	beq.n	80040ea <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80040e2:	69ba      	ldr	r2, [r7, #24]
 80040e4:	693b      	ldr	r3, [r7, #16]
 80040e6:	4313      	orrs	r3, r2
 80040e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80040ea:	4a34      	ldr	r2, [pc, #208]	; (80041bc <HAL_GPIO_Init+0x354>)
 80040ec:	69bb      	ldr	r3, [r7, #24]
 80040ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80040f0:	4b32      	ldr	r3, [pc, #200]	; (80041bc <HAL_GPIO_Init+0x354>)
 80040f2:	68db      	ldr	r3, [r3, #12]
 80040f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040f6:	693b      	ldr	r3, [r7, #16]
 80040f8:	43db      	mvns	r3, r3
 80040fa:	69ba      	ldr	r2, [r7, #24]
 80040fc:	4013      	ands	r3, r2
 80040fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004108:	2b00      	cmp	r3, #0
 800410a:	d003      	beq.n	8004114 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800410c:	69ba      	ldr	r2, [r7, #24]
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	4313      	orrs	r3, r2
 8004112:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004114:	4a29      	ldr	r2, [pc, #164]	; (80041bc <HAL_GPIO_Init+0x354>)
 8004116:	69bb      	ldr	r3, [r7, #24]
 8004118:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800411a:	4b28      	ldr	r3, [pc, #160]	; (80041bc <HAL_GPIO_Init+0x354>)
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004120:	693b      	ldr	r3, [r7, #16]
 8004122:	43db      	mvns	r3, r3
 8004124:	69ba      	ldr	r2, [r7, #24]
 8004126:	4013      	ands	r3, r2
 8004128:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004132:	2b00      	cmp	r3, #0
 8004134:	d003      	beq.n	800413e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004136:	69ba      	ldr	r2, [r7, #24]
 8004138:	693b      	ldr	r3, [r7, #16]
 800413a:	4313      	orrs	r3, r2
 800413c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800413e:	4a1f      	ldr	r2, [pc, #124]	; (80041bc <HAL_GPIO_Init+0x354>)
 8004140:	69bb      	ldr	r3, [r7, #24]
 8004142:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004144:	4b1d      	ldr	r3, [pc, #116]	; (80041bc <HAL_GPIO_Init+0x354>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800414a:	693b      	ldr	r3, [r7, #16]
 800414c:	43db      	mvns	r3, r3
 800414e:	69ba      	ldr	r2, [r7, #24]
 8004150:	4013      	ands	r3, r2
 8004152:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800415c:	2b00      	cmp	r3, #0
 800415e:	d003      	beq.n	8004168 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004160:	69ba      	ldr	r2, [r7, #24]
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	4313      	orrs	r3, r2
 8004166:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004168:	4a14      	ldr	r2, [pc, #80]	; (80041bc <HAL_GPIO_Init+0x354>)
 800416a:	69bb      	ldr	r3, [r7, #24]
 800416c:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800416e:	69fb      	ldr	r3, [r7, #28]
 8004170:	3301      	adds	r3, #1
 8004172:	61fb      	str	r3, [r7, #28]
 8004174:	69fb      	ldr	r3, [r7, #28]
 8004176:	2b0f      	cmp	r3, #15
 8004178:	f67f ae86 	bls.w	8003e88 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800417c:	bf00      	nop
 800417e:	bf00      	nop
 8004180:	3724      	adds	r7, #36	; 0x24
 8004182:	46bd      	mov	sp, r7
 8004184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004188:	4770      	bx	lr
 800418a:	bf00      	nop
 800418c:	40023800 	.word	0x40023800
 8004190:	40013800 	.word	0x40013800
 8004194:	40020000 	.word	0x40020000
 8004198:	40020400 	.word	0x40020400
 800419c:	40020800 	.word	0x40020800
 80041a0:	40020c00 	.word	0x40020c00
 80041a4:	40021000 	.word	0x40021000
 80041a8:	40021400 	.word	0x40021400
 80041ac:	40021800 	.word	0x40021800
 80041b0:	40021c00 	.word	0x40021c00
 80041b4:	40022000 	.word	0x40022000
 80041b8:	40022400 	.word	0x40022400
 80041bc:	40013c00 	.word	0x40013c00

080041c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80041c0:	b480      	push	{r7}
 80041c2:	b083      	sub	sp, #12
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
 80041c8:	460b      	mov	r3, r1
 80041ca:	807b      	strh	r3, [r7, #2]
 80041cc:	4613      	mov	r3, r2
 80041ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80041d0:	787b      	ldrb	r3, [r7, #1]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d003      	beq.n	80041de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80041d6:	887a      	ldrh	r2, [r7, #2]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80041dc:	e003      	b.n	80041e6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80041de:	887b      	ldrh	r3, [r7, #2]
 80041e0:	041a      	lsls	r2, r3, #16
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	619a      	str	r2, [r3, #24]
}
 80041e6:	bf00      	nop
 80041e8:	370c      	adds	r7, #12
 80041ea:	46bd      	mov	sp, r7
 80041ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f0:	4770      	bx	lr

080041f2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80041f2:	b480      	push	{r7}
 80041f4:	b085      	sub	sp, #20
 80041f6:	af00      	add	r7, sp, #0
 80041f8:	6078      	str	r0, [r7, #4]
 80041fa:	460b      	mov	r3, r1
 80041fc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	695b      	ldr	r3, [r3, #20]
 8004202:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004204:	887a      	ldrh	r2, [r7, #2]
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	4013      	ands	r3, r2
 800420a:	041a      	lsls	r2, r3, #16
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	43d9      	mvns	r1, r3
 8004210:	887b      	ldrh	r3, [r7, #2]
 8004212:	400b      	ands	r3, r1
 8004214:	431a      	orrs	r2, r3
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	619a      	str	r2, [r3, #24]
}
 800421a:	bf00      	nop
 800421c:	3714      	adds	r7, #20
 800421e:	46bd      	mov	sp, r7
 8004220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004224:	4770      	bx	lr
	...

08004228 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b086      	sub	sp, #24
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004230:	2300      	movs	r3, #0
 8004232:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d101      	bne.n	800423e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800423a:	2301      	movs	r3, #1
 800423c:	e29b      	b.n	8004776 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f003 0301 	and.w	r3, r3, #1
 8004246:	2b00      	cmp	r3, #0
 8004248:	f000 8087 	beq.w	800435a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800424c:	4b96      	ldr	r3, [pc, #600]	; (80044a8 <HAL_RCC_OscConfig+0x280>)
 800424e:	689b      	ldr	r3, [r3, #8]
 8004250:	f003 030c 	and.w	r3, r3, #12
 8004254:	2b04      	cmp	r3, #4
 8004256:	d00c      	beq.n	8004272 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004258:	4b93      	ldr	r3, [pc, #588]	; (80044a8 <HAL_RCC_OscConfig+0x280>)
 800425a:	689b      	ldr	r3, [r3, #8]
 800425c:	f003 030c 	and.w	r3, r3, #12
 8004260:	2b08      	cmp	r3, #8
 8004262:	d112      	bne.n	800428a <HAL_RCC_OscConfig+0x62>
 8004264:	4b90      	ldr	r3, [pc, #576]	; (80044a8 <HAL_RCC_OscConfig+0x280>)
 8004266:	685b      	ldr	r3, [r3, #4]
 8004268:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800426c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004270:	d10b      	bne.n	800428a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004272:	4b8d      	ldr	r3, [pc, #564]	; (80044a8 <HAL_RCC_OscConfig+0x280>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800427a:	2b00      	cmp	r3, #0
 800427c:	d06c      	beq.n	8004358 <HAL_RCC_OscConfig+0x130>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	685b      	ldr	r3, [r3, #4]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d168      	bne.n	8004358 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	e275      	b.n	8004776 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004292:	d106      	bne.n	80042a2 <HAL_RCC_OscConfig+0x7a>
 8004294:	4b84      	ldr	r3, [pc, #528]	; (80044a8 <HAL_RCC_OscConfig+0x280>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	4a83      	ldr	r2, [pc, #524]	; (80044a8 <HAL_RCC_OscConfig+0x280>)
 800429a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800429e:	6013      	str	r3, [r2, #0]
 80042a0:	e02e      	b.n	8004300 <HAL_RCC_OscConfig+0xd8>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d10c      	bne.n	80042c4 <HAL_RCC_OscConfig+0x9c>
 80042aa:	4b7f      	ldr	r3, [pc, #508]	; (80044a8 <HAL_RCC_OscConfig+0x280>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4a7e      	ldr	r2, [pc, #504]	; (80044a8 <HAL_RCC_OscConfig+0x280>)
 80042b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80042b4:	6013      	str	r3, [r2, #0]
 80042b6:	4b7c      	ldr	r3, [pc, #496]	; (80044a8 <HAL_RCC_OscConfig+0x280>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4a7b      	ldr	r2, [pc, #492]	; (80044a8 <HAL_RCC_OscConfig+0x280>)
 80042bc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80042c0:	6013      	str	r3, [r2, #0]
 80042c2:	e01d      	b.n	8004300 <HAL_RCC_OscConfig+0xd8>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80042cc:	d10c      	bne.n	80042e8 <HAL_RCC_OscConfig+0xc0>
 80042ce:	4b76      	ldr	r3, [pc, #472]	; (80044a8 <HAL_RCC_OscConfig+0x280>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	4a75      	ldr	r2, [pc, #468]	; (80044a8 <HAL_RCC_OscConfig+0x280>)
 80042d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80042d8:	6013      	str	r3, [r2, #0]
 80042da:	4b73      	ldr	r3, [pc, #460]	; (80044a8 <HAL_RCC_OscConfig+0x280>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4a72      	ldr	r2, [pc, #456]	; (80044a8 <HAL_RCC_OscConfig+0x280>)
 80042e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042e4:	6013      	str	r3, [r2, #0]
 80042e6:	e00b      	b.n	8004300 <HAL_RCC_OscConfig+0xd8>
 80042e8:	4b6f      	ldr	r3, [pc, #444]	; (80044a8 <HAL_RCC_OscConfig+0x280>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4a6e      	ldr	r2, [pc, #440]	; (80044a8 <HAL_RCC_OscConfig+0x280>)
 80042ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80042f2:	6013      	str	r3, [r2, #0]
 80042f4:	4b6c      	ldr	r3, [pc, #432]	; (80044a8 <HAL_RCC_OscConfig+0x280>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a6b      	ldr	r2, [pc, #428]	; (80044a8 <HAL_RCC_OscConfig+0x280>)
 80042fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80042fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	2b00      	cmp	r3, #0
 8004306:	d013      	beq.n	8004330 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004308:	f7fe fa0e 	bl	8002728 <HAL_GetTick>
 800430c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800430e:	e008      	b.n	8004322 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004310:	f7fe fa0a 	bl	8002728 <HAL_GetTick>
 8004314:	4602      	mov	r2, r0
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	1ad3      	subs	r3, r2, r3
 800431a:	2b64      	cmp	r3, #100	; 0x64
 800431c:	d901      	bls.n	8004322 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800431e:	2303      	movs	r3, #3
 8004320:	e229      	b.n	8004776 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004322:	4b61      	ldr	r3, [pc, #388]	; (80044a8 <HAL_RCC_OscConfig+0x280>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800432a:	2b00      	cmp	r3, #0
 800432c:	d0f0      	beq.n	8004310 <HAL_RCC_OscConfig+0xe8>
 800432e:	e014      	b.n	800435a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004330:	f7fe f9fa 	bl	8002728 <HAL_GetTick>
 8004334:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004336:	e008      	b.n	800434a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004338:	f7fe f9f6 	bl	8002728 <HAL_GetTick>
 800433c:	4602      	mov	r2, r0
 800433e:	693b      	ldr	r3, [r7, #16]
 8004340:	1ad3      	subs	r3, r2, r3
 8004342:	2b64      	cmp	r3, #100	; 0x64
 8004344:	d901      	bls.n	800434a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004346:	2303      	movs	r3, #3
 8004348:	e215      	b.n	8004776 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800434a:	4b57      	ldr	r3, [pc, #348]	; (80044a8 <HAL_RCC_OscConfig+0x280>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004352:	2b00      	cmp	r3, #0
 8004354:	d1f0      	bne.n	8004338 <HAL_RCC_OscConfig+0x110>
 8004356:	e000      	b.n	800435a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004358:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f003 0302 	and.w	r3, r3, #2
 8004362:	2b00      	cmp	r3, #0
 8004364:	d069      	beq.n	800443a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004366:	4b50      	ldr	r3, [pc, #320]	; (80044a8 <HAL_RCC_OscConfig+0x280>)
 8004368:	689b      	ldr	r3, [r3, #8]
 800436a:	f003 030c 	and.w	r3, r3, #12
 800436e:	2b00      	cmp	r3, #0
 8004370:	d00b      	beq.n	800438a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004372:	4b4d      	ldr	r3, [pc, #308]	; (80044a8 <HAL_RCC_OscConfig+0x280>)
 8004374:	689b      	ldr	r3, [r3, #8]
 8004376:	f003 030c 	and.w	r3, r3, #12
 800437a:	2b08      	cmp	r3, #8
 800437c:	d11c      	bne.n	80043b8 <HAL_RCC_OscConfig+0x190>
 800437e:	4b4a      	ldr	r3, [pc, #296]	; (80044a8 <HAL_RCC_OscConfig+0x280>)
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004386:	2b00      	cmp	r3, #0
 8004388:	d116      	bne.n	80043b8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800438a:	4b47      	ldr	r3, [pc, #284]	; (80044a8 <HAL_RCC_OscConfig+0x280>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f003 0302 	and.w	r3, r3, #2
 8004392:	2b00      	cmp	r3, #0
 8004394:	d005      	beq.n	80043a2 <HAL_RCC_OscConfig+0x17a>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	68db      	ldr	r3, [r3, #12]
 800439a:	2b01      	cmp	r3, #1
 800439c:	d001      	beq.n	80043a2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800439e:	2301      	movs	r3, #1
 80043a0:	e1e9      	b.n	8004776 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043a2:	4b41      	ldr	r3, [pc, #260]	; (80044a8 <HAL_RCC_OscConfig+0x280>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	691b      	ldr	r3, [r3, #16]
 80043ae:	00db      	lsls	r3, r3, #3
 80043b0:	493d      	ldr	r1, [pc, #244]	; (80044a8 <HAL_RCC_OscConfig+0x280>)
 80043b2:	4313      	orrs	r3, r2
 80043b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043b6:	e040      	b.n	800443a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	68db      	ldr	r3, [r3, #12]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d023      	beq.n	8004408 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80043c0:	4b39      	ldr	r3, [pc, #228]	; (80044a8 <HAL_RCC_OscConfig+0x280>)
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a38      	ldr	r2, [pc, #224]	; (80044a8 <HAL_RCC_OscConfig+0x280>)
 80043c6:	f043 0301 	orr.w	r3, r3, #1
 80043ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043cc:	f7fe f9ac 	bl	8002728 <HAL_GetTick>
 80043d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043d2:	e008      	b.n	80043e6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043d4:	f7fe f9a8 	bl	8002728 <HAL_GetTick>
 80043d8:	4602      	mov	r2, r0
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	1ad3      	subs	r3, r2, r3
 80043de:	2b02      	cmp	r3, #2
 80043e0:	d901      	bls.n	80043e6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80043e2:	2303      	movs	r3, #3
 80043e4:	e1c7      	b.n	8004776 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043e6:	4b30      	ldr	r3, [pc, #192]	; (80044a8 <HAL_RCC_OscConfig+0x280>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f003 0302 	and.w	r3, r3, #2
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d0f0      	beq.n	80043d4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043f2:	4b2d      	ldr	r3, [pc, #180]	; (80044a8 <HAL_RCC_OscConfig+0x280>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	691b      	ldr	r3, [r3, #16]
 80043fe:	00db      	lsls	r3, r3, #3
 8004400:	4929      	ldr	r1, [pc, #164]	; (80044a8 <HAL_RCC_OscConfig+0x280>)
 8004402:	4313      	orrs	r3, r2
 8004404:	600b      	str	r3, [r1, #0]
 8004406:	e018      	b.n	800443a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004408:	4b27      	ldr	r3, [pc, #156]	; (80044a8 <HAL_RCC_OscConfig+0x280>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a26      	ldr	r2, [pc, #152]	; (80044a8 <HAL_RCC_OscConfig+0x280>)
 800440e:	f023 0301 	bic.w	r3, r3, #1
 8004412:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004414:	f7fe f988 	bl	8002728 <HAL_GetTick>
 8004418:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800441a:	e008      	b.n	800442e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800441c:	f7fe f984 	bl	8002728 <HAL_GetTick>
 8004420:	4602      	mov	r2, r0
 8004422:	693b      	ldr	r3, [r7, #16]
 8004424:	1ad3      	subs	r3, r2, r3
 8004426:	2b02      	cmp	r3, #2
 8004428:	d901      	bls.n	800442e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800442a:	2303      	movs	r3, #3
 800442c:	e1a3      	b.n	8004776 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800442e:	4b1e      	ldr	r3, [pc, #120]	; (80044a8 <HAL_RCC_OscConfig+0x280>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f003 0302 	and.w	r3, r3, #2
 8004436:	2b00      	cmp	r3, #0
 8004438:	d1f0      	bne.n	800441c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f003 0308 	and.w	r3, r3, #8
 8004442:	2b00      	cmp	r3, #0
 8004444:	d038      	beq.n	80044b8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	695b      	ldr	r3, [r3, #20]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d019      	beq.n	8004482 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800444e:	4b16      	ldr	r3, [pc, #88]	; (80044a8 <HAL_RCC_OscConfig+0x280>)
 8004450:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004452:	4a15      	ldr	r2, [pc, #84]	; (80044a8 <HAL_RCC_OscConfig+0x280>)
 8004454:	f043 0301 	orr.w	r3, r3, #1
 8004458:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800445a:	f7fe f965 	bl	8002728 <HAL_GetTick>
 800445e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004460:	e008      	b.n	8004474 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004462:	f7fe f961 	bl	8002728 <HAL_GetTick>
 8004466:	4602      	mov	r2, r0
 8004468:	693b      	ldr	r3, [r7, #16]
 800446a:	1ad3      	subs	r3, r2, r3
 800446c:	2b02      	cmp	r3, #2
 800446e:	d901      	bls.n	8004474 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004470:	2303      	movs	r3, #3
 8004472:	e180      	b.n	8004776 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004474:	4b0c      	ldr	r3, [pc, #48]	; (80044a8 <HAL_RCC_OscConfig+0x280>)
 8004476:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004478:	f003 0302 	and.w	r3, r3, #2
 800447c:	2b00      	cmp	r3, #0
 800447e:	d0f0      	beq.n	8004462 <HAL_RCC_OscConfig+0x23a>
 8004480:	e01a      	b.n	80044b8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004482:	4b09      	ldr	r3, [pc, #36]	; (80044a8 <HAL_RCC_OscConfig+0x280>)
 8004484:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004486:	4a08      	ldr	r2, [pc, #32]	; (80044a8 <HAL_RCC_OscConfig+0x280>)
 8004488:	f023 0301 	bic.w	r3, r3, #1
 800448c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800448e:	f7fe f94b 	bl	8002728 <HAL_GetTick>
 8004492:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004494:	e00a      	b.n	80044ac <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004496:	f7fe f947 	bl	8002728 <HAL_GetTick>
 800449a:	4602      	mov	r2, r0
 800449c:	693b      	ldr	r3, [r7, #16]
 800449e:	1ad3      	subs	r3, r2, r3
 80044a0:	2b02      	cmp	r3, #2
 80044a2:	d903      	bls.n	80044ac <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80044a4:	2303      	movs	r3, #3
 80044a6:	e166      	b.n	8004776 <HAL_RCC_OscConfig+0x54e>
 80044a8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044ac:	4b92      	ldr	r3, [pc, #584]	; (80046f8 <HAL_RCC_OscConfig+0x4d0>)
 80044ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80044b0:	f003 0302 	and.w	r3, r3, #2
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d1ee      	bne.n	8004496 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f003 0304 	and.w	r3, r3, #4
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	f000 80a4 	beq.w	800460e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044c6:	4b8c      	ldr	r3, [pc, #560]	; (80046f8 <HAL_RCC_OscConfig+0x4d0>)
 80044c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d10d      	bne.n	80044ee <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80044d2:	4b89      	ldr	r3, [pc, #548]	; (80046f8 <HAL_RCC_OscConfig+0x4d0>)
 80044d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044d6:	4a88      	ldr	r2, [pc, #544]	; (80046f8 <HAL_RCC_OscConfig+0x4d0>)
 80044d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044dc:	6413      	str	r3, [r2, #64]	; 0x40
 80044de:	4b86      	ldr	r3, [pc, #536]	; (80046f8 <HAL_RCC_OscConfig+0x4d0>)
 80044e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044e6:	60bb      	str	r3, [r7, #8]
 80044e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80044ea:	2301      	movs	r3, #1
 80044ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80044ee:	4b83      	ldr	r3, [pc, #524]	; (80046fc <HAL_RCC_OscConfig+0x4d4>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d118      	bne.n	800452c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80044fa:	4b80      	ldr	r3, [pc, #512]	; (80046fc <HAL_RCC_OscConfig+0x4d4>)
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4a7f      	ldr	r2, [pc, #508]	; (80046fc <HAL_RCC_OscConfig+0x4d4>)
 8004500:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004504:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004506:	f7fe f90f 	bl	8002728 <HAL_GetTick>
 800450a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800450c:	e008      	b.n	8004520 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800450e:	f7fe f90b 	bl	8002728 <HAL_GetTick>
 8004512:	4602      	mov	r2, r0
 8004514:	693b      	ldr	r3, [r7, #16]
 8004516:	1ad3      	subs	r3, r2, r3
 8004518:	2b64      	cmp	r3, #100	; 0x64
 800451a:	d901      	bls.n	8004520 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800451c:	2303      	movs	r3, #3
 800451e:	e12a      	b.n	8004776 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004520:	4b76      	ldr	r3, [pc, #472]	; (80046fc <HAL_RCC_OscConfig+0x4d4>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004528:	2b00      	cmp	r3, #0
 800452a:	d0f0      	beq.n	800450e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	689b      	ldr	r3, [r3, #8]
 8004530:	2b01      	cmp	r3, #1
 8004532:	d106      	bne.n	8004542 <HAL_RCC_OscConfig+0x31a>
 8004534:	4b70      	ldr	r3, [pc, #448]	; (80046f8 <HAL_RCC_OscConfig+0x4d0>)
 8004536:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004538:	4a6f      	ldr	r2, [pc, #444]	; (80046f8 <HAL_RCC_OscConfig+0x4d0>)
 800453a:	f043 0301 	orr.w	r3, r3, #1
 800453e:	6713      	str	r3, [r2, #112]	; 0x70
 8004540:	e02d      	b.n	800459e <HAL_RCC_OscConfig+0x376>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	689b      	ldr	r3, [r3, #8]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d10c      	bne.n	8004564 <HAL_RCC_OscConfig+0x33c>
 800454a:	4b6b      	ldr	r3, [pc, #428]	; (80046f8 <HAL_RCC_OscConfig+0x4d0>)
 800454c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800454e:	4a6a      	ldr	r2, [pc, #424]	; (80046f8 <HAL_RCC_OscConfig+0x4d0>)
 8004550:	f023 0301 	bic.w	r3, r3, #1
 8004554:	6713      	str	r3, [r2, #112]	; 0x70
 8004556:	4b68      	ldr	r3, [pc, #416]	; (80046f8 <HAL_RCC_OscConfig+0x4d0>)
 8004558:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800455a:	4a67      	ldr	r2, [pc, #412]	; (80046f8 <HAL_RCC_OscConfig+0x4d0>)
 800455c:	f023 0304 	bic.w	r3, r3, #4
 8004560:	6713      	str	r3, [r2, #112]	; 0x70
 8004562:	e01c      	b.n	800459e <HAL_RCC_OscConfig+0x376>
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	689b      	ldr	r3, [r3, #8]
 8004568:	2b05      	cmp	r3, #5
 800456a:	d10c      	bne.n	8004586 <HAL_RCC_OscConfig+0x35e>
 800456c:	4b62      	ldr	r3, [pc, #392]	; (80046f8 <HAL_RCC_OscConfig+0x4d0>)
 800456e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004570:	4a61      	ldr	r2, [pc, #388]	; (80046f8 <HAL_RCC_OscConfig+0x4d0>)
 8004572:	f043 0304 	orr.w	r3, r3, #4
 8004576:	6713      	str	r3, [r2, #112]	; 0x70
 8004578:	4b5f      	ldr	r3, [pc, #380]	; (80046f8 <HAL_RCC_OscConfig+0x4d0>)
 800457a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800457c:	4a5e      	ldr	r2, [pc, #376]	; (80046f8 <HAL_RCC_OscConfig+0x4d0>)
 800457e:	f043 0301 	orr.w	r3, r3, #1
 8004582:	6713      	str	r3, [r2, #112]	; 0x70
 8004584:	e00b      	b.n	800459e <HAL_RCC_OscConfig+0x376>
 8004586:	4b5c      	ldr	r3, [pc, #368]	; (80046f8 <HAL_RCC_OscConfig+0x4d0>)
 8004588:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800458a:	4a5b      	ldr	r2, [pc, #364]	; (80046f8 <HAL_RCC_OscConfig+0x4d0>)
 800458c:	f023 0301 	bic.w	r3, r3, #1
 8004590:	6713      	str	r3, [r2, #112]	; 0x70
 8004592:	4b59      	ldr	r3, [pc, #356]	; (80046f8 <HAL_RCC_OscConfig+0x4d0>)
 8004594:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004596:	4a58      	ldr	r2, [pc, #352]	; (80046f8 <HAL_RCC_OscConfig+0x4d0>)
 8004598:	f023 0304 	bic.w	r3, r3, #4
 800459c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	689b      	ldr	r3, [r3, #8]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d015      	beq.n	80045d2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045a6:	f7fe f8bf 	bl	8002728 <HAL_GetTick>
 80045aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045ac:	e00a      	b.n	80045c4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045ae:	f7fe f8bb 	bl	8002728 <HAL_GetTick>
 80045b2:	4602      	mov	r2, r0
 80045b4:	693b      	ldr	r3, [r7, #16]
 80045b6:	1ad3      	subs	r3, r2, r3
 80045b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80045bc:	4293      	cmp	r3, r2
 80045be:	d901      	bls.n	80045c4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80045c0:	2303      	movs	r3, #3
 80045c2:	e0d8      	b.n	8004776 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045c4:	4b4c      	ldr	r3, [pc, #304]	; (80046f8 <HAL_RCC_OscConfig+0x4d0>)
 80045c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045c8:	f003 0302 	and.w	r3, r3, #2
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d0ee      	beq.n	80045ae <HAL_RCC_OscConfig+0x386>
 80045d0:	e014      	b.n	80045fc <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045d2:	f7fe f8a9 	bl	8002728 <HAL_GetTick>
 80045d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045d8:	e00a      	b.n	80045f0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045da:	f7fe f8a5 	bl	8002728 <HAL_GetTick>
 80045de:	4602      	mov	r2, r0
 80045e0:	693b      	ldr	r3, [r7, #16]
 80045e2:	1ad3      	subs	r3, r2, r3
 80045e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d901      	bls.n	80045f0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80045ec:	2303      	movs	r3, #3
 80045ee:	e0c2      	b.n	8004776 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045f0:	4b41      	ldr	r3, [pc, #260]	; (80046f8 <HAL_RCC_OscConfig+0x4d0>)
 80045f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045f4:	f003 0302 	and.w	r3, r3, #2
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d1ee      	bne.n	80045da <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80045fc:	7dfb      	ldrb	r3, [r7, #23]
 80045fe:	2b01      	cmp	r3, #1
 8004600:	d105      	bne.n	800460e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004602:	4b3d      	ldr	r3, [pc, #244]	; (80046f8 <HAL_RCC_OscConfig+0x4d0>)
 8004604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004606:	4a3c      	ldr	r2, [pc, #240]	; (80046f8 <HAL_RCC_OscConfig+0x4d0>)
 8004608:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800460c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	699b      	ldr	r3, [r3, #24]
 8004612:	2b00      	cmp	r3, #0
 8004614:	f000 80ae 	beq.w	8004774 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004618:	4b37      	ldr	r3, [pc, #220]	; (80046f8 <HAL_RCC_OscConfig+0x4d0>)
 800461a:	689b      	ldr	r3, [r3, #8]
 800461c:	f003 030c 	and.w	r3, r3, #12
 8004620:	2b08      	cmp	r3, #8
 8004622:	d06d      	beq.n	8004700 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	699b      	ldr	r3, [r3, #24]
 8004628:	2b02      	cmp	r3, #2
 800462a:	d14b      	bne.n	80046c4 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800462c:	4b32      	ldr	r3, [pc, #200]	; (80046f8 <HAL_RCC_OscConfig+0x4d0>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4a31      	ldr	r2, [pc, #196]	; (80046f8 <HAL_RCC_OscConfig+0x4d0>)
 8004632:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004636:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004638:	f7fe f876 	bl	8002728 <HAL_GetTick>
 800463c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800463e:	e008      	b.n	8004652 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004640:	f7fe f872 	bl	8002728 <HAL_GetTick>
 8004644:	4602      	mov	r2, r0
 8004646:	693b      	ldr	r3, [r7, #16]
 8004648:	1ad3      	subs	r3, r2, r3
 800464a:	2b02      	cmp	r3, #2
 800464c:	d901      	bls.n	8004652 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800464e:	2303      	movs	r3, #3
 8004650:	e091      	b.n	8004776 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004652:	4b29      	ldr	r3, [pc, #164]	; (80046f8 <HAL_RCC_OscConfig+0x4d0>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800465a:	2b00      	cmp	r3, #0
 800465c:	d1f0      	bne.n	8004640 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	69da      	ldr	r2, [r3, #28]
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6a1b      	ldr	r3, [r3, #32]
 8004666:	431a      	orrs	r2, r3
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800466c:	019b      	lsls	r3, r3, #6
 800466e:	431a      	orrs	r2, r3
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004674:	085b      	lsrs	r3, r3, #1
 8004676:	3b01      	subs	r3, #1
 8004678:	041b      	lsls	r3, r3, #16
 800467a:	431a      	orrs	r2, r3
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004680:	061b      	lsls	r3, r3, #24
 8004682:	431a      	orrs	r2, r3
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004688:	071b      	lsls	r3, r3, #28
 800468a:	491b      	ldr	r1, [pc, #108]	; (80046f8 <HAL_RCC_OscConfig+0x4d0>)
 800468c:	4313      	orrs	r3, r2
 800468e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004690:	4b19      	ldr	r3, [pc, #100]	; (80046f8 <HAL_RCC_OscConfig+0x4d0>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4a18      	ldr	r2, [pc, #96]	; (80046f8 <HAL_RCC_OscConfig+0x4d0>)
 8004696:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800469a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800469c:	f7fe f844 	bl	8002728 <HAL_GetTick>
 80046a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046a2:	e008      	b.n	80046b6 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046a4:	f7fe f840 	bl	8002728 <HAL_GetTick>
 80046a8:	4602      	mov	r2, r0
 80046aa:	693b      	ldr	r3, [r7, #16]
 80046ac:	1ad3      	subs	r3, r2, r3
 80046ae:	2b02      	cmp	r3, #2
 80046b0:	d901      	bls.n	80046b6 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80046b2:	2303      	movs	r3, #3
 80046b4:	e05f      	b.n	8004776 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046b6:	4b10      	ldr	r3, [pc, #64]	; (80046f8 <HAL_RCC_OscConfig+0x4d0>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d0f0      	beq.n	80046a4 <HAL_RCC_OscConfig+0x47c>
 80046c2:	e057      	b.n	8004774 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046c4:	4b0c      	ldr	r3, [pc, #48]	; (80046f8 <HAL_RCC_OscConfig+0x4d0>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	4a0b      	ldr	r2, [pc, #44]	; (80046f8 <HAL_RCC_OscConfig+0x4d0>)
 80046ca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80046ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046d0:	f7fe f82a 	bl	8002728 <HAL_GetTick>
 80046d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046d6:	e008      	b.n	80046ea <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046d8:	f7fe f826 	bl	8002728 <HAL_GetTick>
 80046dc:	4602      	mov	r2, r0
 80046de:	693b      	ldr	r3, [r7, #16]
 80046e0:	1ad3      	subs	r3, r2, r3
 80046e2:	2b02      	cmp	r3, #2
 80046e4:	d901      	bls.n	80046ea <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80046e6:	2303      	movs	r3, #3
 80046e8:	e045      	b.n	8004776 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046ea:	4b03      	ldr	r3, [pc, #12]	; (80046f8 <HAL_RCC_OscConfig+0x4d0>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d1f0      	bne.n	80046d8 <HAL_RCC_OscConfig+0x4b0>
 80046f6:	e03d      	b.n	8004774 <HAL_RCC_OscConfig+0x54c>
 80046f8:	40023800 	.word	0x40023800
 80046fc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004700:	4b1f      	ldr	r3, [pc, #124]	; (8004780 <HAL_RCC_OscConfig+0x558>)
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	699b      	ldr	r3, [r3, #24]
 800470a:	2b01      	cmp	r3, #1
 800470c:	d030      	beq.n	8004770 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004718:	429a      	cmp	r2, r3
 800471a:	d129      	bne.n	8004770 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004726:	429a      	cmp	r2, r3
 8004728:	d122      	bne.n	8004770 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800472a:	68fa      	ldr	r2, [r7, #12]
 800472c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004730:	4013      	ands	r3, r2
 8004732:	687a      	ldr	r2, [r7, #4]
 8004734:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004736:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004738:	4293      	cmp	r3, r2
 800473a:	d119      	bne.n	8004770 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004746:	085b      	lsrs	r3, r3, #1
 8004748:	3b01      	subs	r3, #1
 800474a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800474c:	429a      	cmp	r2, r3
 800474e:	d10f      	bne.n	8004770 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800475a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800475c:	429a      	cmp	r2, r3
 800475e:	d107      	bne.n	8004770 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800476a:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800476c:	429a      	cmp	r2, r3
 800476e:	d001      	beq.n	8004774 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004770:	2301      	movs	r3, #1
 8004772:	e000      	b.n	8004776 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8004774:	2300      	movs	r3, #0
}
 8004776:	4618      	mov	r0, r3
 8004778:	3718      	adds	r7, #24
 800477a:	46bd      	mov	sp, r7
 800477c:	bd80      	pop	{r7, pc}
 800477e:	bf00      	nop
 8004780:	40023800 	.word	0x40023800

08004784 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b084      	sub	sp, #16
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
 800478c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800478e:	2300      	movs	r3, #0
 8004790:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d101      	bne.n	800479c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004798:	2301      	movs	r3, #1
 800479a:	e0d0      	b.n	800493e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800479c:	4b6a      	ldr	r3, [pc, #424]	; (8004948 <HAL_RCC_ClockConfig+0x1c4>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f003 030f 	and.w	r3, r3, #15
 80047a4:	683a      	ldr	r2, [r7, #0]
 80047a6:	429a      	cmp	r2, r3
 80047a8:	d910      	bls.n	80047cc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047aa:	4b67      	ldr	r3, [pc, #412]	; (8004948 <HAL_RCC_ClockConfig+0x1c4>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f023 020f 	bic.w	r2, r3, #15
 80047b2:	4965      	ldr	r1, [pc, #404]	; (8004948 <HAL_RCC_ClockConfig+0x1c4>)
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	4313      	orrs	r3, r2
 80047b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047ba:	4b63      	ldr	r3, [pc, #396]	; (8004948 <HAL_RCC_ClockConfig+0x1c4>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f003 030f 	and.w	r3, r3, #15
 80047c2:	683a      	ldr	r2, [r7, #0]
 80047c4:	429a      	cmp	r2, r3
 80047c6:	d001      	beq.n	80047cc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80047c8:	2301      	movs	r3, #1
 80047ca:	e0b8      	b.n	800493e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f003 0302 	and.w	r3, r3, #2
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d020      	beq.n	800481a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f003 0304 	and.w	r3, r3, #4
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d005      	beq.n	80047f0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80047e4:	4b59      	ldr	r3, [pc, #356]	; (800494c <HAL_RCC_ClockConfig+0x1c8>)
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	4a58      	ldr	r2, [pc, #352]	; (800494c <HAL_RCC_ClockConfig+0x1c8>)
 80047ea:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80047ee:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f003 0308 	and.w	r3, r3, #8
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d005      	beq.n	8004808 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80047fc:	4b53      	ldr	r3, [pc, #332]	; (800494c <HAL_RCC_ClockConfig+0x1c8>)
 80047fe:	689b      	ldr	r3, [r3, #8]
 8004800:	4a52      	ldr	r2, [pc, #328]	; (800494c <HAL_RCC_ClockConfig+0x1c8>)
 8004802:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004806:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004808:	4b50      	ldr	r3, [pc, #320]	; (800494c <HAL_RCC_ClockConfig+0x1c8>)
 800480a:	689b      	ldr	r3, [r3, #8]
 800480c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	689b      	ldr	r3, [r3, #8]
 8004814:	494d      	ldr	r1, [pc, #308]	; (800494c <HAL_RCC_ClockConfig+0x1c8>)
 8004816:	4313      	orrs	r3, r2
 8004818:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f003 0301 	and.w	r3, r3, #1
 8004822:	2b00      	cmp	r3, #0
 8004824:	d040      	beq.n	80048a8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	2b01      	cmp	r3, #1
 800482c:	d107      	bne.n	800483e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800482e:	4b47      	ldr	r3, [pc, #284]	; (800494c <HAL_RCC_ClockConfig+0x1c8>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004836:	2b00      	cmp	r3, #0
 8004838:	d115      	bne.n	8004866 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800483a:	2301      	movs	r3, #1
 800483c:	e07f      	b.n	800493e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	2b02      	cmp	r3, #2
 8004844:	d107      	bne.n	8004856 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004846:	4b41      	ldr	r3, [pc, #260]	; (800494c <HAL_RCC_ClockConfig+0x1c8>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800484e:	2b00      	cmp	r3, #0
 8004850:	d109      	bne.n	8004866 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004852:	2301      	movs	r3, #1
 8004854:	e073      	b.n	800493e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004856:	4b3d      	ldr	r3, [pc, #244]	; (800494c <HAL_RCC_ClockConfig+0x1c8>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f003 0302 	and.w	r3, r3, #2
 800485e:	2b00      	cmp	r3, #0
 8004860:	d101      	bne.n	8004866 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004862:	2301      	movs	r3, #1
 8004864:	e06b      	b.n	800493e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004866:	4b39      	ldr	r3, [pc, #228]	; (800494c <HAL_RCC_ClockConfig+0x1c8>)
 8004868:	689b      	ldr	r3, [r3, #8]
 800486a:	f023 0203 	bic.w	r2, r3, #3
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	4936      	ldr	r1, [pc, #216]	; (800494c <HAL_RCC_ClockConfig+0x1c8>)
 8004874:	4313      	orrs	r3, r2
 8004876:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004878:	f7fd ff56 	bl	8002728 <HAL_GetTick>
 800487c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800487e:	e00a      	b.n	8004896 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004880:	f7fd ff52 	bl	8002728 <HAL_GetTick>
 8004884:	4602      	mov	r2, r0
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	1ad3      	subs	r3, r2, r3
 800488a:	f241 3288 	movw	r2, #5000	; 0x1388
 800488e:	4293      	cmp	r3, r2
 8004890:	d901      	bls.n	8004896 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004892:	2303      	movs	r3, #3
 8004894:	e053      	b.n	800493e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004896:	4b2d      	ldr	r3, [pc, #180]	; (800494c <HAL_RCC_ClockConfig+0x1c8>)
 8004898:	689b      	ldr	r3, [r3, #8]
 800489a:	f003 020c 	and.w	r2, r3, #12
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	009b      	lsls	r3, r3, #2
 80048a4:	429a      	cmp	r2, r3
 80048a6:	d1eb      	bne.n	8004880 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80048a8:	4b27      	ldr	r3, [pc, #156]	; (8004948 <HAL_RCC_ClockConfig+0x1c4>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f003 030f 	and.w	r3, r3, #15
 80048b0:	683a      	ldr	r2, [r7, #0]
 80048b2:	429a      	cmp	r2, r3
 80048b4:	d210      	bcs.n	80048d8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048b6:	4b24      	ldr	r3, [pc, #144]	; (8004948 <HAL_RCC_ClockConfig+0x1c4>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f023 020f 	bic.w	r2, r3, #15
 80048be:	4922      	ldr	r1, [pc, #136]	; (8004948 <HAL_RCC_ClockConfig+0x1c4>)
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	4313      	orrs	r3, r2
 80048c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048c6:	4b20      	ldr	r3, [pc, #128]	; (8004948 <HAL_RCC_ClockConfig+0x1c4>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f003 030f 	and.w	r3, r3, #15
 80048ce:	683a      	ldr	r2, [r7, #0]
 80048d0:	429a      	cmp	r2, r3
 80048d2:	d001      	beq.n	80048d8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80048d4:	2301      	movs	r3, #1
 80048d6:	e032      	b.n	800493e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f003 0304 	and.w	r3, r3, #4
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d008      	beq.n	80048f6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80048e4:	4b19      	ldr	r3, [pc, #100]	; (800494c <HAL_RCC_ClockConfig+0x1c8>)
 80048e6:	689b      	ldr	r3, [r3, #8]
 80048e8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	68db      	ldr	r3, [r3, #12]
 80048f0:	4916      	ldr	r1, [pc, #88]	; (800494c <HAL_RCC_ClockConfig+0x1c8>)
 80048f2:	4313      	orrs	r3, r2
 80048f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f003 0308 	and.w	r3, r3, #8
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d009      	beq.n	8004916 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004902:	4b12      	ldr	r3, [pc, #72]	; (800494c <HAL_RCC_ClockConfig+0x1c8>)
 8004904:	689b      	ldr	r3, [r3, #8]
 8004906:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	691b      	ldr	r3, [r3, #16]
 800490e:	00db      	lsls	r3, r3, #3
 8004910:	490e      	ldr	r1, [pc, #56]	; (800494c <HAL_RCC_ClockConfig+0x1c8>)
 8004912:	4313      	orrs	r3, r2
 8004914:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004916:	f000 f821 	bl	800495c <HAL_RCC_GetSysClockFreq>
 800491a:	4602      	mov	r2, r0
 800491c:	4b0b      	ldr	r3, [pc, #44]	; (800494c <HAL_RCC_ClockConfig+0x1c8>)
 800491e:	689b      	ldr	r3, [r3, #8]
 8004920:	091b      	lsrs	r3, r3, #4
 8004922:	f003 030f 	and.w	r3, r3, #15
 8004926:	490a      	ldr	r1, [pc, #40]	; (8004950 <HAL_RCC_ClockConfig+0x1cc>)
 8004928:	5ccb      	ldrb	r3, [r1, r3]
 800492a:	fa22 f303 	lsr.w	r3, r2, r3
 800492e:	4a09      	ldr	r2, [pc, #36]	; (8004954 <HAL_RCC_ClockConfig+0x1d0>)
 8004930:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004932:	4b09      	ldr	r3, [pc, #36]	; (8004958 <HAL_RCC_ClockConfig+0x1d4>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	4618      	mov	r0, r3
 8004938:	f7fd feb2 	bl	80026a0 <HAL_InitTick>

  return HAL_OK;
 800493c:	2300      	movs	r3, #0
}
 800493e:	4618      	mov	r0, r3
 8004940:	3710      	adds	r7, #16
 8004942:	46bd      	mov	sp, r7
 8004944:	bd80      	pop	{r7, pc}
 8004946:	bf00      	nop
 8004948:	40023c00 	.word	0x40023c00
 800494c:	40023800 	.word	0x40023800
 8004950:	08009718 	.word	0x08009718
 8004954:	2000016c 	.word	0x2000016c
 8004958:	20000170 	.word	0x20000170

0800495c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800495c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004960:	b090      	sub	sp, #64	; 0x40
 8004962:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004964:	2300      	movs	r3, #0
 8004966:	637b      	str	r3, [r7, #52]	; 0x34
 8004968:	2300      	movs	r3, #0
 800496a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800496c:	2300      	movs	r3, #0
 800496e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 8004970:	2300      	movs	r3, #0
 8004972:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004974:	4b59      	ldr	r3, [pc, #356]	; (8004adc <HAL_RCC_GetSysClockFreq+0x180>)
 8004976:	689b      	ldr	r3, [r3, #8]
 8004978:	f003 030c 	and.w	r3, r3, #12
 800497c:	2b08      	cmp	r3, #8
 800497e:	d00d      	beq.n	800499c <HAL_RCC_GetSysClockFreq+0x40>
 8004980:	2b08      	cmp	r3, #8
 8004982:	f200 80a1 	bhi.w	8004ac8 <HAL_RCC_GetSysClockFreq+0x16c>
 8004986:	2b00      	cmp	r3, #0
 8004988:	d002      	beq.n	8004990 <HAL_RCC_GetSysClockFreq+0x34>
 800498a:	2b04      	cmp	r3, #4
 800498c:	d003      	beq.n	8004996 <HAL_RCC_GetSysClockFreq+0x3a>
 800498e:	e09b      	b.n	8004ac8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004990:	4b53      	ldr	r3, [pc, #332]	; (8004ae0 <HAL_RCC_GetSysClockFreq+0x184>)
 8004992:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004994:	e09b      	b.n	8004ace <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004996:	4b53      	ldr	r3, [pc, #332]	; (8004ae4 <HAL_RCC_GetSysClockFreq+0x188>)
 8004998:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800499a:	e098      	b.n	8004ace <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800499c:	4b4f      	ldr	r3, [pc, #316]	; (8004adc <HAL_RCC_GetSysClockFreq+0x180>)
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80049a4:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80049a6:	4b4d      	ldr	r3, [pc, #308]	; (8004adc <HAL_RCC_GetSysClockFreq+0x180>)
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d028      	beq.n	8004a04 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80049b2:	4b4a      	ldr	r3, [pc, #296]	; (8004adc <HAL_RCC_GetSysClockFreq+0x180>)
 80049b4:	685b      	ldr	r3, [r3, #4]
 80049b6:	099b      	lsrs	r3, r3, #6
 80049b8:	2200      	movs	r2, #0
 80049ba:	623b      	str	r3, [r7, #32]
 80049bc:	627a      	str	r2, [r7, #36]	; 0x24
 80049be:	6a3b      	ldr	r3, [r7, #32]
 80049c0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80049c4:	2100      	movs	r1, #0
 80049c6:	4b47      	ldr	r3, [pc, #284]	; (8004ae4 <HAL_RCC_GetSysClockFreq+0x188>)
 80049c8:	fb03 f201 	mul.w	r2, r3, r1
 80049cc:	2300      	movs	r3, #0
 80049ce:	fb00 f303 	mul.w	r3, r0, r3
 80049d2:	4413      	add	r3, r2
 80049d4:	4a43      	ldr	r2, [pc, #268]	; (8004ae4 <HAL_RCC_GetSysClockFreq+0x188>)
 80049d6:	fba0 1202 	umull	r1, r2, r0, r2
 80049da:	62fa      	str	r2, [r7, #44]	; 0x2c
 80049dc:	460a      	mov	r2, r1
 80049de:	62ba      	str	r2, [r7, #40]	; 0x28
 80049e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80049e2:	4413      	add	r3, r2
 80049e4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80049e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049e8:	2200      	movs	r2, #0
 80049ea:	61bb      	str	r3, [r7, #24]
 80049ec:	61fa      	str	r2, [r7, #28]
 80049ee:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80049f2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80049f6:	f7fb fc7b 	bl	80002f0 <__aeabi_uldivmod>
 80049fa:	4602      	mov	r2, r0
 80049fc:	460b      	mov	r3, r1
 80049fe:	4613      	mov	r3, r2
 8004a00:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004a02:	e053      	b.n	8004aac <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a04:	4b35      	ldr	r3, [pc, #212]	; (8004adc <HAL_RCC_GetSysClockFreq+0x180>)
 8004a06:	685b      	ldr	r3, [r3, #4]
 8004a08:	099b      	lsrs	r3, r3, #6
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	613b      	str	r3, [r7, #16]
 8004a0e:	617a      	str	r2, [r7, #20]
 8004a10:	693b      	ldr	r3, [r7, #16]
 8004a12:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004a16:	f04f 0b00 	mov.w	fp, #0
 8004a1a:	4652      	mov	r2, sl
 8004a1c:	465b      	mov	r3, fp
 8004a1e:	f04f 0000 	mov.w	r0, #0
 8004a22:	f04f 0100 	mov.w	r1, #0
 8004a26:	0159      	lsls	r1, r3, #5
 8004a28:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004a2c:	0150      	lsls	r0, r2, #5
 8004a2e:	4602      	mov	r2, r0
 8004a30:	460b      	mov	r3, r1
 8004a32:	ebb2 080a 	subs.w	r8, r2, sl
 8004a36:	eb63 090b 	sbc.w	r9, r3, fp
 8004a3a:	f04f 0200 	mov.w	r2, #0
 8004a3e:	f04f 0300 	mov.w	r3, #0
 8004a42:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004a46:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004a4a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004a4e:	ebb2 0408 	subs.w	r4, r2, r8
 8004a52:	eb63 0509 	sbc.w	r5, r3, r9
 8004a56:	f04f 0200 	mov.w	r2, #0
 8004a5a:	f04f 0300 	mov.w	r3, #0
 8004a5e:	00eb      	lsls	r3, r5, #3
 8004a60:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004a64:	00e2      	lsls	r2, r4, #3
 8004a66:	4614      	mov	r4, r2
 8004a68:	461d      	mov	r5, r3
 8004a6a:	eb14 030a 	adds.w	r3, r4, sl
 8004a6e:	603b      	str	r3, [r7, #0]
 8004a70:	eb45 030b 	adc.w	r3, r5, fp
 8004a74:	607b      	str	r3, [r7, #4]
 8004a76:	f04f 0200 	mov.w	r2, #0
 8004a7a:	f04f 0300 	mov.w	r3, #0
 8004a7e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004a82:	4629      	mov	r1, r5
 8004a84:	028b      	lsls	r3, r1, #10
 8004a86:	4621      	mov	r1, r4
 8004a88:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004a8c:	4621      	mov	r1, r4
 8004a8e:	028a      	lsls	r2, r1, #10
 8004a90:	4610      	mov	r0, r2
 8004a92:	4619      	mov	r1, r3
 8004a94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a96:	2200      	movs	r2, #0
 8004a98:	60bb      	str	r3, [r7, #8]
 8004a9a:	60fa      	str	r2, [r7, #12]
 8004a9c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004aa0:	f7fb fc26 	bl	80002f0 <__aeabi_uldivmod>
 8004aa4:	4602      	mov	r2, r0
 8004aa6:	460b      	mov	r3, r1
 8004aa8:	4613      	mov	r3, r2
 8004aaa:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004aac:	4b0b      	ldr	r3, [pc, #44]	; (8004adc <HAL_RCC_GetSysClockFreq+0x180>)
 8004aae:	685b      	ldr	r3, [r3, #4]
 8004ab0:	0c1b      	lsrs	r3, r3, #16
 8004ab2:	f003 0303 	and.w	r3, r3, #3
 8004ab6:	3301      	adds	r3, #1
 8004ab8:	005b      	lsls	r3, r3, #1
 8004aba:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8004abc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004abe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ac0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ac4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004ac6:	e002      	b.n	8004ace <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004ac8:	4b05      	ldr	r3, [pc, #20]	; (8004ae0 <HAL_RCC_GetSysClockFreq+0x184>)
 8004aca:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004acc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004ace:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	3740      	adds	r7, #64	; 0x40
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ada:	bf00      	nop
 8004adc:	40023800 	.word	0x40023800
 8004ae0:	00f42400 	.word	0x00f42400
 8004ae4:	017d7840 	.word	0x017d7840

08004ae8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004aec:	4b03      	ldr	r3, [pc, #12]	; (8004afc <HAL_RCC_GetHCLKFreq+0x14>)
 8004aee:	681b      	ldr	r3, [r3, #0]
}
 8004af0:	4618      	mov	r0, r3
 8004af2:	46bd      	mov	sp, r7
 8004af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af8:	4770      	bx	lr
 8004afa:	bf00      	nop
 8004afc:	2000016c 	.word	0x2000016c

08004b00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004b04:	f7ff fff0 	bl	8004ae8 <HAL_RCC_GetHCLKFreq>
 8004b08:	4602      	mov	r2, r0
 8004b0a:	4b05      	ldr	r3, [pc, #20]	; (8004b20 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004b0c:	689b      	ldr	r3, [r3, #8]
 8004b0e:	0a9b      	lsrs	r3, r3, #10
 8004b10:	f003 0307 	and.w	r3, r3, #7
 8004b14:	4903      	ldr	r1, [pc, #12]	; (8004b24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b16:	5ccb      	ldrb	r3, [r1, r3]
 8004b18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	bd80      	pop	{r7, pc}
 8004b20:	40023800 	.word	0x40023800
 8004b24:	08009728 	.word	0x08009728

08004b28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004b2c:	f7ff ffdc 	bl	8004ae8 <HAL_RCC_GetHCLKFreq>
 8004b30:	4602      	mov	r2, r0
 8004b32:	4b05      	ldr	r3, [pc, #20]	; (8004b48 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	0b5b      	lsrs	r3, r3, #13
 8004b38:	f003 0307 	and.w	r3, r3, #7
 8004b3c:	4903      	ldr	r1, [pc, #12]	; (8004b4c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b3e:	5ccb      	ldrb	r3, [r1, r3]
 8004b40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b44:	4618      	mov	r0, r3
 8004b46:	bd80      	pop	{r7, pc}
 8004b48:	40023800 	.word	0x40023800
 8004b4c:	08009728 	.word	0x08009728

08004b50 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b088      	sub	sp, #32
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004b58:	2300      	movs	r3, #0
 8004b5a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004b60:	2300      	movs	r3, #0
 8004b62:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004b64:	2300      	movs	r3, #0
 8004b66:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004b68:	2300      	movs	r3, #0
 8004b6a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f003 0301 	and.w	r3, r3, #1
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d012      	beq.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004b78:	4b69      	ldr	r3, [pc, #420]	; (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b7a:	689b      	ldr	r3, [r3, #8]
 8004b7c:	4a68      	ldr	r2, [pc, #416]	; (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b7e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004b82:	6093      	str	r3, [r2, #8]
 8004b84:	4b66      	ldr	r3, [pc, #408]	; (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b86:	689a      	ldr	r2, [r3, #8]
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b8c:	4964      	ldr	r1, [pc, #400]	; (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d101      	bne.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d017      	beq.n	8004bda <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004baa:	4b5d      	ldr	r3, [pc, #372]	; (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004bac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004bb0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bb8:	4959      	ldr	r1, [pc, #356]	; (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bc4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004bc8:	d101      	bne.n	8004bce <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004bca:	2301      	movs	r3, #1
 8004bcc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d101      	bne.n	8004bda <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d017      	beq.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004be6:	4b4e      	ldr	r3, [pc, #312]	; (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004be8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004bec:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bf4:	494a      	ldr	r1, [pc, #296]	; (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c00:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004c04:	d101      	bne.n	8004c0a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004c06:	2301      	movs	r3, #1
 8004c08:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d101      	bne.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004c12:	2301      	movs	r3, #1
 8004c14:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d001      	beq.n	8004c26 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004c22:	2301      	movs	r3, #1
 8004c24:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f003 0320 	and.w	r3, r3, #32
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	f000 808b 	beq.w	8004d4a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004c34:	4b3a      	ldr	r3, [pc, #232]	; (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c38:	4a39      	ldr	r2, [pc, #228]	; (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c3a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c3e:	6413      	str	r3, [r2, #64]	; 0x40
 8004c40:	4b37      	ldr	r3, [pc, #220]	; (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c48:	60bb      	str	r3, [r7, #8]
 8004c4a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004c4c:	4b35      	ldr	r3, [pc, #212]	; (8004d24 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a34      	ldr	r2, [pc, #208]	; (8004d24 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004c52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c56:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c58:	f7fd fd66 	bl	8002728 <HAL_GetTick>
 8004c5c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004c5e:	e008      	b.n	8004c72 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c60:	f7fd fd62 	bl	8002728 <HAL_GetTick>
 8004c64:	4602      	mov	r2, r0
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	1ad3      	subs	r3, r2, r3
 8004c6a:	2b64      	cmp	r3, #100	; 0x64
 8004c6c:	d901      	bls.n	8004c72 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004c6e:	2303      	movs	r3, #3
 8004c70:	e38f      	b.n	8005392 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004c72:	4b2c      	ldr	r3, [pc, #176]	; (8004d24 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d0f0      	beq.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004c7e:	4b28      	ldr	r3, [pc, #160]	; (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c86:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004c88:	693b      	ldr	r3, [r7, #16]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d035      	beq.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c96:	693a      	ldr	r2, [r7, #16]
 8004c98:	429a      	cmp	r2, r3
 8004c9a:	d02e      	beq.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004c9c:	4b20      	ldr	r3, [pc, #128]	; (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ca0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ca4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004ca6:	4b1e      	ldr	r3, [pc, #120]	; (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ca8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004caa:	4a1d      	ldr	r2, [pc, #116]	; (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004cb0:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004cb2:	4b1b      	ldr	r3, [pc, #108]	; (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cb6:	4a1a      	ldr	r2, [pc, #104]	; (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cb8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004cbc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004cbe:	4a18      	ldr	r2, [pc, #96]	; (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cc0:	693b      	ldr	r3, [r7, #16]
 8004cc2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004cc4:	4b16      	ldr	r3, [pc, #88]	; (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cc8:	f003 0301 	and.w	r3, r3, #1
 8004ccc:	2b01      	cmp	r3, #1
 8004cce:	d114      	bne.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cd0:	f7fd fd2a 	bl	8002728 <HAL_GetTick>
 8004cd4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cd6:	e00a      	b.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004cd8:	f7fd fd26 	bl	8002728 <HAL_GetTick>
 8004cdc:	4602      	mov	r2, r0
 8004cde:	697b      	ldr	r3, [r7, #20]
 8004ce0:	1ad3      	subs	r3, r2, r3
 8004ce2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d901      	bls.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004cea:	2303      	movs	r3, #3
 8004cec:	e351      	b.n	8005392 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cee:	4b0c      	ldr	r3, [pc, #48]	; (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cf2:	f003 0302 	and.w	r3, r3, #2
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d0ee      	beq.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cfe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d02:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004d06:	d111      	bne.n	8004d2c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004d08:	4b05      	ldr	r3, [pc, #20]	; (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d0a:	689b      	ldr	r3, [r3, #8]
 8004d0c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004d14:	4b04      	ldr	r3, [pc, #16]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004d16:	400b      	ands	r3, r1
 8004d18:	4901      	ldr	r1, [pc, #4]	; (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	608b      	str	r3, [r1, #8]
 8004d1e:	e00b      	b.n	8004d38 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004d20:	40023800 	.word	0x40023800
 8004d24:	40007000 	.word	0x40007000
 8004d28:	0ffffcff 	.word	0x0ffffcff
 8004d2c:	4bac      	ldr	r3, [pc, #688]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d2e:	689b      	ldr	r3, [r3, #8]
 8004d30:	4aab      	ldr	r2, [pc, #684]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d32:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004d36:	6093      	str	r3, [r2, #8]
 8004d38:	4ba9      	ldr	r3, [pc, #676]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d3a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d44:	49a6      	ldr	r1, [pc, #664]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d46:	4313      	orrs	r3, r2
 8004d48:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f003 0310 	and.w	r3, r3, #16
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d010      	beq.n	8004d78 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004d56:	4ba2      	ldr	r3, [pc, #648]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d58:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004d5c:	4aa0      	ldr	r2, [pc, #640]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d5e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004d62:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004d66:	4b9e      	ldr	r3, [pc, #632]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d68:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d70:	499b      	ldr	r1, [pc, #620]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d72:	4313      	orrs	r3, r2
 8004d74:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d00a      	beq.n	8004d9a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004d84:	4b96      	ldr	r3, [pc, #600]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d8a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004d92:	4993      	ldr	r1, [pc, #588]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d94:	4313      	orrs	r3, r2
 8004d96:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d00a      	beq.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004da6:	4b8e      	ldr	r3, [pc, #568]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004da8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dac:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004db4:	498a      	ldr	r1, [pc, #552]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004db6:	4313      	orrs	r3, r2
 8004db8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d00a      	beq.n	8004dde <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004dc8:	4b85      	ldr	r3, [pc, #532]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004dca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dce:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004dd6:	4982      	ldr	r1, [pc, #520]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d00a      	beq.n	8004e00 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004dea:	4b7d      	ldr	r3, [pc, #500]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004dec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004df0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004df8:	4979      	ldr	r1, [pc, #484]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d00a      	beq.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004e0c:	4b74      	ldr	r3, [pc, #464]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e12:	f023 0203 	bic.w	r2, r3, #3
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e1a:	4971      	ldr	r1, [pc, #452]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d00a      	beq.n	8004e44 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004e2e:	4b6c      	ldr	r3, [pc, #432]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e34:	f023 020c 	bic.w	r2, r3, #12
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e3c:	4968      	ldr	r1, [pc, #416]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e3e:	4313      	orrs	r3, r2
 8004e40:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d00a      	beq.n	8004e66 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004e50:	4b63      	ldr	r3, [pc, #396]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e56:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e5e:	4960      	ldr	r1, [pc, #384]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e60:	4313      	orrs	r3, r2
 8004e62:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d00a      	beq.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004e72:	4b5b      	ldr	r3, [pc, #364]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e78:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e80:	4957      	ldr	r1, [pc, #348]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e82:	4313      	orrs	r3, r2
 8004e84:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d00a      	beq.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004e94:	4b52      	ldr	r3, [pc, #328]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e9a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ea2:	494f      	ldr	r1, [pc, #316]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d00a      	beq.n	8004ecc <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004eb6:	4b4a      	ldr	r3, [pc, #296]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004eb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ebc:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ec4:	4946      	ldr	r1, [pc, #280]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d00a      	beq.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004ed8:	4b41      	ldr	r3, [pc, #260]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004eda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ede:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ee6:	493e      	ldr	r1, [pc, #248]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ee8:	4313      	orrs	r3, r2
 8004eea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d00a      	beq.n	8004f10 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004efa:	4b39      	ldr	r3, [pc, #228]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004efc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f00:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f08:	4935      	ldr	r1, [pc, #212]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d00a      	beq.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004f1c:	4b30      	ldr	r3, [pc, #192]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f22:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004f2a:	492d      	ldr	r1, [pc, #180]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d011      	beq.n	8004f62 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004f3e:	4b28      	ldr	r3, [pc, #160]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f44:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004f4c:	4924      	ldr	r1, [pc, #144]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004f58:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004f5c:	d101      	bne.n	8004f62 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f003 0308 	and.w	r3, r3, #8
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d001      	beq.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004f6e:	2301      	movs	r3, #1
 8004f70:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d00a      	beq.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004f7e:	4b18      	ldr	r3, [pc, #96]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f84:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f8c:	4914      	ldr	r1, [pc, #80]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d00b      	beq.n	8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004fa0:	4b0f      	ldr	r3, [pc, #60]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fa6:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004fb0:	490b      	ldr	r1, [pc, #44]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d00f      	beq.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8004fc4:	4b06      	ldr	r3, [pc, #24]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fca:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004fd4:	4902      	ldr	r1, [pc, #8]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004fdc:	e002      	b.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8004fde:	bf00      	nop
 8004fe0:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d00b      	beq.n	8005008 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004ff0:	4b8a      	ldr	r3, [pc, #552]	; (800521c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ff2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004ff6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005000:	4986      	ldr	r1, [pc, #536]	; (800521c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005002:	4313      	orrs	r3, r2
 8005004:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005010:	2b00      	cmp	r3, #0
 8005012:	d00b      	beq.n	800502c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005014:	4b81      	ldr	r3, [pc, #516]	; (800521c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005016:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800501a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005024:	497d      	ldr	r1, [pc, #500]	; (800521c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005026:	4313      	orrs	r3, r2
 8005028:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800502c:	69fb      	ldr	r3, [r7, #28]
 800502e:	2b01      	cmp	r3, #1
 8005030:	d006      	beq.n	8005040 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800503a:	2b00      	cmp	r3, #0
 800503c:	f000 80d6 	beq.w	80051ec <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005040:	4b76      	ldr	r3, [pc, #472]	; (800521c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4a75      	ldr	r2, [pc, #468]	; (800521c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005046:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800504a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800504c:	f7fd fb6c 	bl	8002728 <HAL_GetTick>
 8005050:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005052:	e008      	b.n	8005066 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005054:	f7fd fb68 	bl	8002728 <HAL_GetTick>
 8005058:	4602      	mov	r2, r0
 800505a:	697b      	ldr	r3, [r7, #20]
 800505c:	1ad3      	subs	r3, r2, r3
 800505e:	2b64      	cmp	r3, #100	; 0x64
 8005060:	d901      	bls.n	8005066 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005062:	2303      	movs	r3, #3
 8005064:	e195      	b.n	8005392 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005066:	4b6d      	ldr	r3, [pc, #436]	; (800521c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800506e:	2b00      	cmp	r3, #0
 8005070:	d1f0      	bne.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f003 0301 	and.w	r3, r3, #1
 800507a:	2b00      	cmp	r3, #0
 800507c:	d021      	beq.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0x572>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005082:	2b00      	cmp	r3, #0
 8005084:	d11d      	bne.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005086:	4b65      	ldr	r3, [pc, #404]	; (800521c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005088:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800508c:	0c1b      	lsrs	r3, r3, #16
 800508e:	f003 0303 	and.w	r3, r3, #3
 8005092:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005094:	4b61      	ldr	r3, [pc, #388]	; (800521c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005096:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800509a:	0e1b      	lsrs	r3, r3, #24
 800509c:	f003 030f 	and.w	r3, r3, #15
 80050a0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	019a      	lsls	r2, r3, #6
 80050a8:	693b      	ldr	r3, [r7, #16]
 80050aa:	041b      	lsls	r3, r3, #16
 80050ac:	431a      	orrs	r2, r3
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	061b      	lsls	r3, r3, #24
 80050b2:	431a      	orrs	r2, r3
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	689b      	ldr	r3, [r3, #8]
 80050b8:	071b      	lsls	r3, r3, #28
 80050ba:	4958      	ldr	r1, [pc, #352]	; (800521c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80050bc:	4313      	orrs	r3, r2
 80050be:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d004      	beq.n	80050d8 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050d2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80050d6:	d00a      	beq.n	80050ee <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d02e      	beq.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050e8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80050ec:	d129      	bne.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80050ee:	4b4b      	ldr	r3, [pc, #300]	; (800521c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80050f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80050f4:	0c1b      	lsrs	r3, r3, #16
 80050f6:	f003 0303 	and.w	r3, r3, #3
 80050fa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80050fc:	4b47      	ldr	r3, [pc, #284]	; (800521c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80050fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005102:	0f1b      	lsrs	r3, r3, #28
 8005104:	f003 0307 	and.w	r3, r3, #7
 8005108:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	019a      	lsls	r2, r3, #6
 8005110:	693b      	ldr	r3, [r7, #16]
 8005112:	041b      	lsls	r3, r3, #16
 8005114:	431a      	orrs	r2, r3
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	68db      	ldr	r3, [r3, #12]
 800511a:	061b      	lsls	r3, r3, #24
 800511c:	431a      	orrs	r2, r3
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	071b      	lsls	r3, r3, #28
 8005122:	493e      	ldr	r1, [pc, #248]	; (800521c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005124:	4313      	orrs	r3, r2
 8005126:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800512a:	4b3c      	ldr	r3, [pc, #240]	; (800521c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800512c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005130:	f023 021f 	bic.w	r2, r3, #31
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005138:	3b01      	subs	r3, #1
 800513a:	4938      	ldr	r1, [pc, #224]	; (800521c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800513c:	4313      	orrs	r3, r2
 800513e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800514a:	2b00      	cmp	r3, #0
 800514c:	d01d      	beq.n	800518a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800514e:	4b33      	ldr	r3, [pc, #204]	; (800521c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005150:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005154:	0e1b      	lsrs	r3, r3, #24
 8005156:	f003 030f 	and.w	r3, r3, #15
 800515a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800515c:	4b2f      	ldr	r3, [pc, #188]	; (800521c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800515e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005162:	0f1b      	lsrs	r3, r3, #28
 8005164:	f003 0307 	and.w	r3, r3, #7
 8005168:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	685b      	ldr	r3, [r3, #4]
 800516e:	019a      	lsls	r2, r3, #6
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	691b      	ldr	r3, [r3, #16]
 8005174:	041b      	lsls	r3, r3, #16
 8005176:	431a      	orrs	r2, r3
 8005178:	693b      	ldr	r3, [r7, #16]
 800517a:	061b      	lsls	r3, r3, #24
 800517c:	431a      	orrs	r2, r3
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	071b      	lsls	r3, r3, #28
 8005182:	4926      	ldr	r1, [pc, #152]	; (800521c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005184:	4313      	orrs	r3, r2
 8005186:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005192:	2b00      	cmp	r3, #0
 8005194:	d011      	beq.n	80051ba <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	685b      	ldr	r3, [r3, #4]
 800519a:	019a      	lsls	r2, r3, #6
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	691b      	ldr	r3, [r3, #16]
 80051a0:	041b      	lsls	r3, r3, #16
 80051a2:	431a      	orrs	r2, r3
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	68db      	ldr	r3, [r3, #12]
 80051a8:	061b      	lsls	r3, r3, #24
 80051aa:	431a      	orrs	r2, r3
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	689b      	ldr	r3, [r3, #8]
 80051b0:	071b      	lsls	r3, r3, #28
 80051b2:	491a      	ldr	r1, [pc, #104]	; (800521c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051b4:	4313      	orrs	r3, r2
 80051b6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80051ba:	4b18      	ldr	r3, [pc, #96]	; (800521c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4a17      	ldr	r2, [pc, #92]	; (800521c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051c0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80051c4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80051c6:	f7fd faaf 	bl	8002728 <HAL_GetTick>
 80051ca:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80051cc:	e008      	b.n	80051e0 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80051ce:	f7fd faab 	bl	8002728 <HAL_GetTick>
 80051d2:	4602      	mov	r2, r0
 80051d4:	697b      	ldr	r3, [r7, #20]
 80051d6:	1ad3      	subs	r3, r2, r3
 80051d8:	2b64      	cmp	r3, #100	; 0x64
 80051da:	d901      	bls.n	80051e0 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80051dc:	2303      	movs	r3, #3
 80051de:	e0d8      	b.n	8005392 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80051e0:	4b0e      	ldr	r3, [pc, #56]	; (800521c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d0f0      	beq.n	80051ce <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80051ec:	69bb      	ldr	r3, [r7, #24]
 80051ee:	2b01      	cmp	r3, #1
 80051f0:	f040 80ce 	bne.w	8005390 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80051f4:	4b09      	ldr	r3, [pc, #36]	; (800521c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4a08      	ldr	r2, [pc, #32]	; (800521c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80051fe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005200:	f7fd fa92 	bl	8002728 <HAL_GetTick>
 8005204:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005206:	e00b      	b.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005208:	f7fd fa8e 	bl	8002728 <HAL_GetTick>
 800520c:	4602      	mov	r2, r0
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	1ad3      	subs	r3, r2, r3
 8005212:	2b64      	cmp	r3, #100	; 0x64
 8005214:	d904      	bls.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005216:	2303      	movs	r3, #3
 8005218:	e0bb      	b.n	8005392 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800521a:	bf00      	nop
 800521c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005220:	4b5e      	ldr	r3, [pc, #376]	; (800539c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005228:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800522c:	d0ec      	beq.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005236:	2b00      	cmp	r3, #0
 8005238:	d003      	beq.n	8005242 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800523e:	2b00      	cmp	r3, #0
 8005240:	d009      	beq.n	8005256 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800524a:	2b00      	cmp	r3, #0
 800524c:	d02e      	beq.n	80052ac <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005252:	2b00      	cmp	r3, #0
 8005254:	d12a      	bne.n	80052ac <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005256:	4b51      	ldr	r3, [pc, #324]	; (800539c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005258:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800525c:	0c1b      	lsrs	r3, r3, #16
 800525e:	f003 0303 	and.w	r3, r3, #3
 8005262:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005264:	4b4d      	ldr	r3, [pc, #308]	; (800539c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005266:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800526a:	0f1b      	lsrs	r3, r3, #28
 800526c:	f003 0307 	and.w	r3, r3, #7
 8005270:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	695b      	ldr	r3, [r3, #20]
 8005276:	019a      	lsls	r2, r3, #6
 8005278:	693b      	ldr	r3, [r7, #16]
 800527a:	041b      	lsls	r3, r3, #16
 800527c:	431a      	orrs	r2, r3
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	699b      	ldr	r3, [r3, #24]
 8005282:	061b      	lsls	r3, r3, #24
 8005284:	431a      	orrs	r2, r3
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	071b      	lsls	r3, r3, #28
 800528a:	4944      	ldr	r1, [pc, #272]	; (800539c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800528c:	4313      	orrs	r3, r2
 800528e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005292:	4b42      	ldr	r3, [pc, #264]	; (800539c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005294:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005298:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052a0:	3b01      	subs	r3, #1
 80052a2:	021b      	lsls	r3, r3, #8
 80052a4:	493d      	ldr	r1, [pc, #244]	; (800539c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80052a6:	4313      	orrs	r3, r2
 80052a8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d022      	beq.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80052bc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80052c0:	d11d      	bne.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80052c2:	4b36      	ldr	r3, [pc, #216]	; (800539c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80052c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052c8:	0e1b      	lsrs	r3, r3, #24
 80052ca:	f003 030f 	and.w	r3, r3, #15
 80052ce:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80052d0:	4b32      	ldr	r3, [pc, #200]	; (800539c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80052d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052d6:	0f1b      	lsrs	r3, r3, #28
 80052d8:	f003 0307 	and.w	r3, r3, #7
 80052dc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	695b      	ldr	r3, [r3, #20]
 80052e2:	019a      	lsls	r2, r3, #6
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6a1b      	ldr	r3, [r3, #32]
 80052e8:	041b      	lsls	r3, r3, #16
 80052ea:	431a      	orrs	r2, r3
 80052ec:	693b      	ldr	r3, [r7, #16]
 80052ee:	061b      	lsls	r3, r3, #24
 80052f0:	431a      	orrs	r2, r3
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	071b      	lsls	r3, r3, #28
 80052f6:	4929      	ldr	r1, [pc, #164]	; (800539c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80052f8:	4313      	orrs	r3, r2
 80052fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f003 0308 	and.w	r3, r3, #8
 8005306:	2b00      	cmp	r3, #0
 8005308:	d028      	beq.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800530a:	4b24      	ldr	r3, [pc, #144]	; (800539c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800530c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005310:	0e1b      	lsrs	r3, r3, #24
 8005312:	f003 030f 	and.w	r3, r3, #15
 8005316:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005318:	4b20      	ldr	r3, [pc, #128]	; (800539c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800531a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800531e:	0c1b      	lsrs	r3, r3, #16
 8005320:	f003 0303 	and.w	r3, r3, #3
 8005324:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	695b      	ldr	r3, [r3, #20]
 800532a:	019a      	lsls	r2, r3, #6
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	041b      	lsls	r3, r3, #16
 8005330:	431a      	orrs	r2, r3
 8005332:	693b      	ldr	r3, [r7, #16]
 8005334:	061b      	lsls	r3, r3, #24
 8005336:	431a      	orrs	r2, r3
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	69db      	ldr	r3, [r3, #28]
 800533c:	071b      	lsls	r3, r3, #28
 800533e:	4917      	ldr	r1, [pc, #92]	; (800539c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005340:	4313      	orrs	r3, r2
 8005342:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005346:	4b15      	ldr	r3, [pc, #84]	; (800539c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005348:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800534c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005354:	4911      	ldr	r1, [pc, #68]	; (800539c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005356:	4313      	orrs	r3, r2
 8005358:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800535c:	4b0f      	ldr	r3, [pc, #60]	; (800539c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	4a0e      	ldr	r2, [pc, #56]	; (800539c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005362:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005366:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005368:	f7fd f9de 	bl	8002728 <HAL_GetTick>
 800536c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800536e:	e008      	b.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005370:	f7fd f9da 	bl	8002728 <HAL_GetTick>
 8005374:	4602      	mov	r2, r0
 8005376:	697b      	ldr	r3, [r7, #20]
 8005378:	1ad3      	subs	r3, r2, r3
 800537a:	2b64      	cmp	r3, #100	; 0x64
 800537c:	d901      	bls.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800537e:	2303      	movs	r3, #3
 8005380:	e007      	b.n	8005392 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005382:	4b06      	ldr	r3, [pc, #24]	; (800539c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800538a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800538e:	d1ef      	bne.n	8005370 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8005390:	2300      	movs	r3, #0
}
 8005392:	4618      	mov	r0, r3
 8005394:	3720      	adds	r7, #32
 8005396:	46bd      	mov	sp, r7
 8005398:	bd80      	pop	{r7, pc}
 800539a:	bf00      	nop
 800539c:	40023800 	.word	0x40023800

080053a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b082      	sub	sp, #8
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d101      	bne.n	80053b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80053ae:	2301      	movs	r3, #1
 80053b0:	e049      	b.n	8005446 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053b8:	b2db      	uxtb	r3, r3
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d106      	bne.n	80053cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2200      	movs	r2, #0
 80053c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80053c6:	6878      	ldr	r0, [r7, #4]
 80053c8:	f7fc fe8c 	bl	80020e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2202      	movs	r2, #2
 80053d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681a      	ldr	r2, [r3, #0]
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	3304      	adds	r3, #4
 80053dc:	4619      	mov	r1, r3
 80053de:	4610      	mov	r0, r2
 80053e0:	f000 fac0 	bl	8005964 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2201      	movs	r2, #1
 80053e8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2201      	movs	r2, #1
 80053f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2201      	movs	r2, #1
 80053f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2201      	movs	r2, #1
 8005400:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2201      	movs	r2, #1
 8005408:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2201      	movs	r2, #1
 8005410:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2201      	movs	r2, #1
 8005418:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2201      	movs	r2, #1
 8005420:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2201      	movs	r2, #1
 8005428:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2201      	movs	r2, #1
 8005430:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2201      	movs	r2, #1
 8005438:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2201      	movs	r2, #1
 8005440:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005444:	2300      	movs	r3, #0
}
 8005446:	4618      	mov	r0, r3
 8005448:	3708      	adds	r7, #8
 800544a:	46bd      	mov	sp, r7
 800544c:	bd80      	pop	{r7, pc}
	...

08005450 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005450:	b480      	push	{r7}
 8005452:	b085      	sub	sp, #20
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800545e:	b2db      	uxtb	r3, r3
 8005460:	2b01      	cmp	r3, #1
 8005462:	d001      	beq.n	8005468 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005464:	2301      	movs	r3, #1
 8005466:	e054      	b.n	8005512 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2202      	movs	r2, #2
 800546c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	68da      	ldr	r2, [r3, #12]
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f042 0201 	orr.w	r2, r2, #1
 800547e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	4a26      	ldr	r2, [pc, #152]	; (8005520 <HAL_TIM_Base_Start_IT+0xd0>)
 8005486:	4293      	cmp	r3, r2
 8005488:	d022      	beq.n	80054d0 <HAL_TIM_Base_Start_IT+0x80>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005492:	d01d      	beq.n	80054d0 <HAL_TIM_Base_Start_IT+0x80>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	4a22      	ldr	r2, [pc, #136]	; (8005524 <HAL_TIM_Base_Start_IT+0xd4>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d018      	beq.n	80054d0 <HAL_TIM_Base_Start_IT+0x80>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	4a21      	ldr	r2, [pc, #132]	; (8005528 <HAL_TIM_Base_Start_IT+0xd8>)
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d013      	beq.n	80054d0 <HAL_TIM_Base_Start_IT+0x80>
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	4a1f      	ldr	r2, [pc, #124]	; (800552c <HAL_TIM_Base_Start_IT+0xdc>)
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d00e      	beq.n	80054d0 <HAL_TIM_Base_Start_IT+0x80>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	4a1e      	ldr	r2, [pc, #120]	; (8005530 <HAL_TIM_Base_Start_IT+0xe0>)
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d009      	beq.n	80054d0 <HAL_TIM_Base_Start_IT+0x80>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	4a1c      	ldr	r2, [pc, #112]	; (8005534 <HAL_TIM_Base_Start_IT+0xe4>)
 80054c2:	4293      	cmp	r3, r2
 80054c4:	d004      	beq.n	80054d0 <HAL_TIM_Base_Start_IT+0x80>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	4a1b      	ldr	r2, [pc, #108]	; (8005538 <HAL_TIM_Base_Start_IT+0xe8>)
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d115      	bne.n	80054fc <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	689a      	ldr	r2, [r3, #8]
 80054d6:	4b19      	ldr	r3, [pc, #100]	; (800553c <HAL_TIM_Base_Start_IT+0xec>)
 80054d8:	4013      	ands	r3, r2
 80054da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	2b06      	cmp	r3, #6
 80054e0:	d015      	beq.n	800550e <HAL_TIM_Base_Start_IT+0xbe>
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80054e8:	d011      	beq.n	800550e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	681a      	ldr	r2, [r3, #0]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f042 0201 	orr.w	r2, r2, #1
 80054f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054fa:	e008      	b.n	800550e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	681a      	ldr	r2, [r3, #0]
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f042 0201 	orr.w	r2, r2, #1
 800550a:	601a      	str	r2, [r3, #0]
 800550c:	e000      	b.n	8005510 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800550e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005510:	2300      	movs	r3, #0
}
 8005512:	4618      	mov	r0, r3
 8005514:	3714      	adds	r7, #20
 8005516:	46bd      	mov	sp, r7
 8005518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551c:	4770      	bx	lr
 800551e:	bf00      	nop
 8005520:	40010000 	.word	0x40010000
 8005524:	40000400 	.word	0x40000400
 8005528:	40000800 	.word	0x40000800
 800552c:	40000c00 	.word	0x40000c00
 8005530:	40010400 	.word	0x40010400
 8005534:	40014000 	.word	0x40014000
 8005538:	40001800 	.word	0x40001800
 800553c:	00010007 	.word	0x00010007

08005540 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b082      	sub	sp, #8
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	691b      	ldr	r3, [r3, #16]
 800554e:	f003 0302 	and.w	r3, r3, #2
 8005552:	2b02      	cmp	r3, #2
 8005554:	d122      	bne.n	800559c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	68db      	ldr	r3, [r3, #12]
 800555c:	f003 0302 	and.w	r3, r3, #2
 8005560:	2b02      	cmp	r3, #2
 8005562:	d11b      	bne.n	800559c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f06f 0202 	mvn.w	r2, #2
 800556c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2201      	movs	r2, #1
 8005572:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	699b      	ldr	r3, [r3, #24]
 800557a:	f003 0303 	and.w	r3, r3, #3
 800557e:	2b00      	cmp	r3, #0
 8005580:	d003      	beq.n	800558a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005582:	6878      	ldr	r0, [r7, #4]
 8005584:	f000 f9d0 	bl	8005928 <HAL_TIM_IC_CaptureCallback>
 8005588:	e005      	b.n	8005596 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800558a:	6878      	ldr	r0, [r7, #4]
 800558c:	f000 f9c2 	bl	8005914 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005590:	6878      	ldr	r0, [r7, #4]
 8005592:	f000 f9d3 	bl	800593c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2200      	movs	r2, #0
 800559a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	691b      	ldr	r3, [r3, #16]
 80055a2:	f003 0304 	and.w	r3, r3, #4
 80055a6:	2b04      	cmp	r3, #4
 80055a8:	d122      	bne.n	80055f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	68db      	ldr	r3, [r3, #12]
 80055b0:	f003 0304 	and.w	r3, r3, #4
 80055b4:	2b04      	cmp	r3, #4
 80055b6:	d11b      	bne.n	80055f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f06f 0204 	mvn.w	r2, #4
 80055c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2202      	movs	r2, #2
 80055c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	699b      	ldr	r3, [r3, #24]
 80055ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d003      	beq.n	80055de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055d6:	6878      	ldr	r0, [r7, #4]
 80055d8:	f000 f9a6 	bl	8005928 <HAL_TIM_IC_CaptureCallback>
 80055dc:	e005      	b.n	80055ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055de:	6878      	ldr	r0, [r7, #4]
 80055e0:	f000 f998 	bl	8005914 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055e4:	6878      	ldr	r0, [r7, #4]
 80055e6:	f000 f9a9 	bl	800593c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2200      	movs	r2, #0
 80055ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	691b      	ldr	r3, [r3, #16]
 80055f6:	f003 0308 	and.w	r3, r3, #8
 80055fa:	2b08      	cmp	r3, #8
 80055fc:	d122      	bne.n	8005644 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	68db      	ldr	r3, [r3, #12]
 8005604:	f003 0308 	and.w	r3, r3, #8
 8005608:	2b08      	cmp	r3, #8
 800560a:	d11b      	bne.n	8005644 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f06f 0208 	mvn.w	r2, #8
 8005614:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2204      	movs	r2, #4
 800561a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	69db      	ldr	r3, [r3, #28]
 8005622:	f003 0303 	and.w	r3, r3, #3
 8005626:	2b00      	cmp	r3, #0
 8005628:	d003      	beq.n	8005632 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800562a:	6878      	ldr	r0, [r7, #4]
 800562c:	f000 f97c 	bl	8005928 <HAL_TIM_IC_CaptureCallback>
 8005630:	e005      	b.n	800563e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005632:	6878      	ldr	r0, [r7, #4]
 8005634:	f000 f96e 	bl	8005914 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005638:	6878      	ldr	r0, [r7, #4]
 800563a:	f000 f97f 	bl	800593c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2200      	movs	r2, #0
 8005642:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	691b      	ldr	r3, [r3, #16]
 800564a:	f003 0310 	and.w	r3, r3, #16
 800564e:	2b10      	cmp	r3, #16
 8005650:	d122      	bne.n	8005698 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	68db      	ldr	r3, [r3, #12]
 8005658:	f003 0310 	and.w	r3, r3, #16
 800565c:	2b10      	cmp	r3, #16
 800565e:	d11b      	bne.n	8005698 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f06f 0210 	mvn.w	r2, #16
 8005668:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2208      	movs	r2, #8
 800566e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	69db      	ldr	r3, [r3, #28]
 8005676:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800567a:	2b00      	cmp	r3, #0
 800567c:	d003      	beq.n	8005686 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800567e:	6878      	ldr	r0, [r7, #4]
 8005680:	f000 f952 	bl	8005928 <HAL_TIM_IC_CaptureCallback>
 8005684:	e005      	b.n	8005692 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005686:	6878      	ldr	r0, [r7, #4]
 8005688:	f000 f944 	bl	8005914 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800568c:	6878      	ldr	r0, [r7, #4]
 800568e:	f000 f955 	bl	800593c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2200      	movs	r2, #0
 8005696:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	691b      	ldr	r3, [r3, #16]
 800569e:	f003 0301 	and.w	r3, r3, #1
 80056a2:	2b01      	cmp	r3, #1
 80056a4:	d10e      	bne.n	80056c4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	68db      	ldr	r3, [r3, #12]
 80056ac:	f003 0301 	and.w	r3, r3, #1
 80056b0:	2b01      	cmp	r3, #1
 80056b2:	d107      	bne.n	80056c4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f06f 0201 	mvn.w	r2, #1
 80056bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80056be:	6878      	ldr	r0, [r7, #4]
 80056c0:	f7fc fb48 	bl	8001d54 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	691b      	ldr	r3, [r3, #16]
 80056ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056ce:	2b80      	cmp	r3, #128	; 0x80
 80056d0:	d10e      	bne.n	80056f0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	68db      	ldr	r3, [r3, #12]
 80056d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056dc:	2b80      	cmp	r3, #128	; 0x80
 80056de:	d107      	bne.n	80056f0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80056e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80056ea:	6878      	ldr	r0, [r7, #4]
 80056ec:	f000 fb0c 	bl	8005d08 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	691b      	ldr	r3, [r3, #16]
 80056f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80056fe:	d10e      	bne.n	800571e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	68db      	ldr	r3, [r3, #12]
 8005706:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800570a:	2b80      	cmp	r3, #128	; 0x80
 800570c:	d107      	bne.n	800571e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005716:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005718:	6878      	ldr	r0, [r7, #4]
 800571a:	f000 faff 	bl	8005d1c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	691b      	ldr	r3, [r3, #16]
 8005724:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005728:	2b40      	cmp	r3, #64	; 0x40
 800572a:	d10e      	bne.n	800574a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	68db      	ldr	r3, [r3, #12]
 8005732:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005736:	2b40      	cmp	r3, #64	; 0x40
 8005738:	d107      	bne.n	800574a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005742:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005744:	6878      	ldr	r0, [r7, #4]
 8005746:	f000 f903 	bl	8005950 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	691b      	ldr	r3, [r3, #16]
 8005750:	f003 0320 	and.w	r3, r3, #32
 8005754:	2b20      	cmp	r3, #32
 8005756:	d10e      	bne.n	8005776 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	68db      	ldr	r3, [r3, #12]
 800575e:	f003 0320 	and.w	r3, r3, #32
 8005762:	2b20      	cmp	r3, #32
 8005764:	d107      	bne.n	8005776 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f06f 0220 	mvn.w	r2, #32
 800576e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005770:	6878      	ldr	r0, [r7, #4]
 8005772:	f000 fabf 	bl	8005cf4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005776:	bf00      	nop
 8005778:	3708      	adds	r7, #8
 800577a:	46bd      	mov	sp, r7
 800577c:	bd80      	pop	{r7, pc}
	...

08005780 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b084      	sub	sp, #16
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
 8005788:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800578a:	2300      	movs	r3, #0
 800578c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005794:	2b01      	cmp	r3, #1
 8005796:	d101      	bne.n	800579c <HAL_TIM_ConfigClockSource+0x1c>
 8005798:	2302      	movs	r3, #2
 800579a:	e0b4      	b.n	8005906 <HAL_TIM_ConfigClockSource+0x186>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2201      	movs	r2, #1
 80057a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2202      	movs	r2, #2
 80057a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	689b      	ldr	r3, [r3, #8]
 80057b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80057b4:	68ba      	ldr	r2, [r7, #8]
 80057b6:	4b56      	ldr	r3, [pc, #344]	; (8005910 <HAL_TIM_ConfigClockSource+0x190>)
 80057b8:	4013      	ands	r3, r2
 80057ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80057c2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	68ba      	ldr	r2, [r7, #8]
 80057ca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80057d4:	d03e      	beq.n	8005854 <HAL_TIM_ConfigClockSource+0xd4>
 80057d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80057da:	f200 8087 	bhi.w	80058ec <HAL_TIM_ConfigClockSource+0x16c>
 80057de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057e2:	f000 8086 	beq.w	80058f2 <HAL_TIM_ConfigClockSource+0x172>
 80057e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057ea:	d87f      	bhi.n	80058ec <HAL_TIM_ConfigClockSource+0x16c>
 80057ec:	2b70      	cmp	r3, #112	; 0x70
 80057ee:	d01a      	beq.n	8005826 <HAL_TIM_ConfigClockSource+0xa6>
 80057f0:	2b70      	cmp	r3, #112	; 0x70
 80057f2:	d87b      	bhi.n	80058ec <HAL_TIM_ConfigClockSource+0x16c>
 80057f4:	2b60      	cmp	r3, #96	; 0x60
 80057f6:	d050      	beq.n	800589a <HAL_TIM_ConfigClockSource+0x11a>
 80057f8:	2b60      	cmp	r3, #96	; 0x60
 80057fa:	d877      	bhi.n	80058ec <HAL_TIM_ConfigClockSource+0x16c>
 80057fc:	2b50      	cmp	r3, #80	; 0x50
 80057fe:	d03c      	beq.n	800587a <HAL_TIM_ConfigClockSource+0xfa>
 8005800:	2b50      	cmp	r3, #80	; 0x50
 8005802:	d873      	bhi.n	80058ec <HAL_TIM_ConfigClockSource+0x16c>
 8005804:	2b40      	cmp	r3, #64	; 0x40
 8005806:	d058      	beq.n	80058ba <HAL_TIM_ConfigClockSource+0x13a>
 8005808:	2b40      	cmp	r3, #64	; 0x40
 800580a:	d86f      	bhi.n	80058ec <HAL_TIM_ConfigClockSource+0x16c>
 800580c:	2b30      	cmp	r3, #48	; 0x30
 800580e:	d064      	beq.n	80058da <HAL_TIM_ConfigClockSource+0x15a>
 8005810:	2b30      	cmp	r3, #48	; 0x30
 8005812:	d86b      	bhi.n	80058ec <HAL_TIM_ConfigClockSource+0x16c>
 8005814:	2b20      	cmp	r3, #32
 8005816:	d060      	beq.n	80058da <HAL_TIM_ConfigClockSource+0x15a>
 8005818:	2b20      	cmp	r3, #32
 800581a:	d867      	bhi.n	80058ec <HAL_TIM_ConfigClockSource+0x16c>
 800581c:	2b00      	cmp	r3, #0
 800581e:	d05c      	beq.n	80058da <HAL_TIM_ConfigClockSource+0x15a>
 8005820:	2b10      	cmp	r3, #16
 8005822:	d05a      	beq.n	80058da <HAL_TIM_ConfigClockSource+0x15a>
 8005824:	e062      	b.n	80058ec <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6818      	ldr	r0, [r3, #0]
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	6899      	ldr	r1, [r3, #8]
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	685a      	ldr	r2, [r3, #4]
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	68db      	ldr	r3, [r3, #12]
 8005836:	f000 f9af 	bl	8005b98 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	689b      	ldr	r3, [r3, #8]
 8005840:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005848:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	68ba      	ldr	r2, [r7, #8]
 8005850:	609a      	str	r2, [r3, #8]
      break;
 8005852:	e04f      	b.n	80058f4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6818      	ldr	r0, [r3, #0]
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	6899      	ldr	r1, [r3, #8]
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	685a      	ldr	r2, [r3, #4]
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	68db      	ldr	r3, [r3, #12]
 8005864:	f000 f998 	bl	8005b98 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	689a      	ldr	r2, [r3, #8]
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005876:	609a      	str	r2, [r3, #8]
      break;
 8005878:	e03c      	b.n	80058f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6818      	ldr	r0, [r3, #0]
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	6859      	ldr	r1, [r3, #4]
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	68db      	ldr	r3, [r3, #12]
 8005886:	461a      	mov	r2, r3
 8005888:	f000 f90c 	bl	8005aa4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	2150      	movs	r1, #80	; 0x50
 8005892:	4618      	mov	r0, r3
 8005894:	f000 f965 	bl	8005b62 <TIM_ITRx_SetConfig>
      break;
 8005898:	e02c      	b.n	80058f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6818      	ldr	r0, [r3, #0]
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	6859      	ldr	r1, [r3, #4]
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	68db      	ldr	r3, [r3, #12]
 80058a6:	461a      	mov	r2, r3
 80058a8:	f000 f92b 	bl	8005b02 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	2160      	movs	r1, #96	; 0x60
 80058b2:	4618      	mov	r0, r3
 80058b4:	f000 f955 	bl	8005b62 <TIM_ITRx_SetConfig>
      break;
 80058b8:	e01c      	b.n	80058f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6818      	ldr	r0, [r3, #0]
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	6859      	ldr	r1, [r3, #4]
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	68db      	ldr	r3, [r3, #12]
 80058c6:	461a      	mov	r2, r3
 80058c8:	f000 f8ec 	bl	8005aa4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	2140      	movs	r1, #64	; 0x40
 80058d2:	4618      	mov	r0, r3
 80058d4:	f000 f945 	bl	8005b62 <TIM_ITRx_SetConfig>
      break;
 80058d8:	e00c      	b.n	80058f4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681a      	ldr	r2, [r3, #0]
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	4619      	mov	r1, r3
 80058e4:	4610      	mov	r0, r2
 80058e6:	f000 f93c 	bl	8005b62 <TIM_ITRx_SetConfig>
      break;
 80058ea:	e003      	b.n	80058f4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80058ec:	2301      	movs	r3, #1
 80058ee:	73fb      	strb	r3, [r7, #15]
      break;
 80058f0:	e000      	b.n	80058f4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80058f2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2201      	movs	r2, #1
 80058f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2200      	movs	r2, #0
 8005900:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005904:	7bfb      	ldrb	r3, [r7, #15]
}
 8005906:	4618      	mov	r0, r3
 8005908:	3710      	adds	r7, #16
 800590a:	46bd      	mov	sp, r7
 800590c:	bd80      	pop	{r7, pc}
 800590e:	bf00      	nop
 8005910:	fffeff88 	.word	0xfffeff88

08005914 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005914:	b480      	push	{r7}
 8005916:	b083      	sub	sp, #12
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800591c:	bf00      	nop
 800591e:	370c      	adds	r7, #12
 8005920:	46bd      	mov	sp, r7
 8005922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005926:	4770      	bx	lr

08005928 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005928:	b480      	push	{r7}
 800592a:	b083      	sub	sp, #12
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005930:	bf00      	nop
 8005932:	370c      	adds	r7, #12
 8005934:	46bd      	mov	sp, r7
 8005936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593a:	4770      	bx	lr

0800593c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800593c:	b480      	push	{r7}
 800593e:	b083      	sub	sp, #12
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005944:	bf00      	nop
 8005946:	370c      	adds	r7, #12
 8005948:	46bd      	mov	sp, r7
 800594a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594e:	4770      	bx	lr

08005950 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005950:	b480      	push	{r7}
 8005952:	b083      	sub	sp, #12
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005958:	bf00      	nop
 800595a:	370c      	adds	r7, #12
 800595c:	46bd      	mov	sp, r7
 800595e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005962:	4770      	bx	lr

08005964 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005964:	b480      	push	{r7}
 8005966:	b085      	sub	sp, #20
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
 800596c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	4a40      	ldr	r2, [pc, #256]	; (8005a78 <TIM_Base_SetConfig+0x114>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d013      	beq.n	80059a4 <TIM_Base_SetConfig+0x40>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005982:	d00f      	beq.n	80059a4 <TIM_Base_SetConfig+0x40>
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	4a3d      	ldr	r2, [pc, #244]	; (8005a7c <TIM_Base_SetConfig+0x118>)
 8005988:	4293      	cmp	r3, r2
 800598a:	d00b      	beq.n	80059a4 <TIM_Base_SetConfig+0x40>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	4a3c      	ldr	r2, [pc, #240]	; (8005a80 <TIM_Base_SetConfig+0x11c>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d007      	beq.n	80059a4 <TIM_Base_SetConfig+0x40>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	4a3b      	ldr	r2, [pc, #236]	; (8005a84 <TIM_Base_SetConfig+0x120>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d003      	beq.n	80059a4 <TIM_Base_SetConfig+0x40>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	4a3a      	ldr	r2, [pc, #232]	; (8005a88 <TIM_Base_SetConfig+0x124>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d108      	bne.n	80059b6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	685b      	ldr	r3, [r3, #4]
 80059b0:	68fa      	ldr	r2, [r7, #12]
 80059b2:	4313      	orrs	r3, r2
 80059b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	4a2f      	ldr	r2, [pc, #188]	; (8005a78 <TIM_Base_SetConfig+0x114>)
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d02b      	beq.n	8005a16 <TIM_Base_SetConfig+0xb2>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059c4:	d027      	beq.n	8005a16 <TIM_Base_SetConfig+0xb2>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	4a2c      	ldr	r2, [pc, #176]	; (8005a7c <TIM_Base_SetConfig+0x118>)
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d023      	beq.n	8005a16 <TIM_Base_SetConfig+0xb2>
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	4a2b      	ldr	r2, [pc, #172]	; (8005a80 <TIM_Base_SetConfig+0x11c>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d01f      	beq.n	8005a16 <TIM_Base_SetConfig+0xb2>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	4a2a      	ldr	r2, [pc, #168]	; (8005a84 <TIM_Base_SetConfig+0x120>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d01b      	beq.n	8005a16 <TIM_Base_SetConfig+0xb2>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	4a29      	ldr	r2, [pc, #164]	; (8005a88 <TIM_Base_SetConfig+0x124>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d017      	beq.n	8005a16 <TIM_Base_SetConfig+0xb2>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	4a28      	ldr	r2, [pc, #160]	; (8005a8c <TIM_Base_SetConfig+0x128>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d013      	beq.n	8005a16 <TIM_Base_SetConfig+0xb2>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	4a27      	ldr	r2, [pc, #156]	; (8005a90 <TIM_Base_SetConfig+0x12c>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d00f      	beq.n	8005a16 <TIM_Base_SetConfig+0xb2>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	4a26      	ldr	r2, [pc, #152]	; (8005a94 <TIM_Base_SetConfig+0x130>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d00b      	beq.n	8005a16 <TIM_Base_SetConfig+0xb2>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	4a25      	ldr	r2, [pc, #148]	; (8005a98 <TIM_Base_SetConfig+0x134>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d007      	beq.n	8005a16 <TIM_Base_SetConfig+0xb2>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	4a24      	ldr	r2, [pc, #144]	; (8005a9c <TIM_Base_SetConfig+0x138>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d003      	beq.n	8005a16 <TIM_Base_SetConfig+0xb2>
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	4a23      	ldr	r2, [pc, #140]	; (8005aa0 <TIM_Base_SetConfig+0x13c>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d108      	bne.n	8005a28 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	68db      	ldr	r3, [r3, #12]
 8005a22:	68fa      	ldr	r2, [r7, #12]
 8005a24:	4313      	orrs	r3, r2
 8005a26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	695b      	ldr	r3, [r3, #20]
 8005a32:	4313      	orrs	r3, r2
 8005a34:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	68fa      	ldr	r2, [r7, #12]
 8005a3a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	689a      	ldr	r2, [r3, #8]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	681a      	ldr	r2, [r3, #0]
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	4a0a      	ldr	r2, [pc, #40]	; (8005a78 <TIM_Base_SetConfig+0x114>)
 8005a50:	4293      	cmp	r3, r2
 8005a52:	d003      	beq.n	8005a5c <TIM_Base_SetConfig+0xf8>
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	4a0c      	ldr	r2, [pc, #48]	; (8005a88 <TIM_Base_SetConfig+0x124>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d103      	bne.n	8005a64 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	691a      	ldr	r2, [r3, #16]
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2201      	movs	r2, #1
 8005a68:	615a      	str	r2, [r3, #20]
}
 8005a6a:	bf00      	nop
 8005a6c:	3714      	adds	r7, #20
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a74:	4770      	bx	lr
 8005a76:	bf00      	nop
 8005a78:	40010000 	.word	0x40010000
 8005a7c:	40000400 	.word	0x40000400
 8005a80:	40000800 	.word	0x40000800
 8005a84:	40000c00 	.word	0x40000c00
 8005a88:	40010400 	.word	0x40010400
 8005a8c:	40014000 	.word	0x40014000
 8005a90:	40014400 	.word	0x40014400
 8005a94:	40014800 	.word	0x40014800
 8005a98:	40001800 	.word	0x40001800
 8005a9c:	40001c00 	.word	0x40001c00
 8005aa0:	40002000 	.word	0x40002000

08005aa4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	b087      	sub	sp, #28
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	60f8      	str	r0, [r7, #12]
 8005aac:	60b9      	str	r1, [r7, #8]
 8005aae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	6a1b      	ldr	r3, [r3, #32]
 8005ab4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	6a1b      	ldr	r3, [r3, #32]
 8005aba:	f023 0201 	bic.w	r2, r3, #1
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	699b      	ldr	r3, [r3, #24]
 8005ac6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005ac8:	693b      	ldr	r3, [r7, #16]
 8005aca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005ace:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	011b      	lsls	r3, r3, #4
 8005ad4:	693a      	ldr	r2, [r7, #16]
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005ada:	697b      	ldr	r3, [r7, #20]
 8005adc:	f023 030a 	bic.w	r3, r3, #10
 8005ae0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005ae2:	697a      	ldr	r2, [r7, #20]
 8005ae4:	68bb      	ldr	r3, [r7, #8]
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	693a      	ldr	r2, [r7, #16]
 8005aee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	697a      	ldr	r2, [r7, #20]
 8005af4:	621a      	str	r2, [r3, #32]
}
 8005af6:	bf00      	nop
 8005af8:	371c      	adds	r7, #28
 8005afa:	46bd      	mov	sp, r7
 8005afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b00:	4770      	bx	lr

08005b02 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b02:	b480      	push	{r7}
 8005b04:	b087      	sub	sp, #28
 8005b06:	af00      	add	r7, sp, #0
 8005b08:	60f8      	str	r0, [r7, #12]
 8005b0a:	60b9      	str	r1, [r7, #8]
 8005b0c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	6a1b      	ldr	r3, [r3, #32]
 8005b12:	f023 0210 	bic.w	r2, r3, #16
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	699b      	ldr	r3, [r3, #24]
 8005b1e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	6a1b      	ldr	r3, [r3, #32]
 8005b24:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005b26:	697b      	ldr	r3, [r7, #20]
 8005b28:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005b2c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	031b      	lsls	r3, r3, #12
 8005b32:	697a      	ldr	r2, [r7, #20]
 8005b34:	4313      	orrs	r3, r2
 8005b36:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005b38:	693b      	ldr	r3, [r7, #16]
 8005b3a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005b3e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005b40:	68bb      	ldr	r3, [r7, #8]
 8005b42:	011b      	lsls	r3, r3, #4
 8005b44:	693a      	ldr	r2, [r7, #16]
 8005b46:	4313      	orrs	r3, r2
 8005b48:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	697a      	ldr	r2, [r7, #20]
 8005b4e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	693a      	ldr	r2, [r7, #16]
 8005b54:	621a      	str	r2, [r3, #32]
}
 8005b56:	bf00      	nop
 8005b58:	371c      	adds	r7, #28
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b60:	4770      	bx	lr

08005b62 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005b62:	b480      	push	{r7}
 8005b64:	b085      	sub	sp, #20
 8005b66:	af00      	add	r7, sp, #0
 8005b68:	6078      	str	r0, [r7, #4]
 8005b6a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	689b      	ldr	r3, [r3, #8]
 8005b70:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b78:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005b7a:	683a      	ldr	r2, [r7, #0]
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	4313      	orrs	r3, r2
 8005b80:	f043 0307 	orr.w	r3, r3, #7
 8005b84:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	68fa      	ldr	r2, [r7, #12]
 8005b8a:	609a      	str	r2, [r3, #8]
}
 8005b8c:	bf00      	nop
 8005b8e:	3714      	adds	r7, #20
 8005b90:	46bd      	mov	sp, r7
 8005b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b96:	4770      	bx	lr

08005b98 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005b98:	b480      	push	{r7}
 8005b9a:	b087      	sub	sp, #28
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	60f8      	str	r0, [r7, #12]
 8005ba0:	60b9      	str	r1, [r7, #8]
 8005ba2:	607a      	str	r2, [r7, #4]
 8005ba4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	689b      	ldr	r3, [r3, #8]
 8005baa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005bac:	697b      	ldr	r3, [r7, #20]
 8005bae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005bb2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	021a      	lsls	r2, r3, #8
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	431a      	orrs	r2, r3
 8005bbc:	68bb      	ldr	r3, [r7, #8]
 8005bbe:	4313      	orrs	r3, r2
 8005bc0:	697a      	ldr	r2, [r7, #20]
 8005bc2:	4313      	orrs	r3, r2
 8005bc4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	697a      	ldr	r2, [r7, #20]
 8005bca:	609a      	str	r2, [r3, #8]
}
 8005bcc:	bf00      	nop
 8005bce:	371c      	adds	r7, #28
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd6:	4770      	bx	lr

08005bd8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005bd8:	b480      	push	{r7}
 8005bda:	b085      	sub	sp, #20
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
 8005be0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005be8:	2b01      	cmp	r3, #1
 8005bea:	d101      	bne.n	8005bf0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005bec:	2302      	movs	r3, #2
 8005bee:	e06d      	b.n	8005ccc <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2201      	movs	r2, #1
 8005bf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2202      	movs	r2, #2
 8005bfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	685b      	ldr	r3, [r3, #4]
 8005c06:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	689b      	ldr	r3, [r3, #8]
 8005c0e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	4a30      	ldr	r2, [pc, #192]	; (8005cd8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d004      	beq.n	8005c24 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	4a2f      	ldr	r2, [pc, #188]	; (8005cdc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005c20:	4293      	cmp	r3, r2
 8005c22:	d108      	bne.n	8005c36 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005c2a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	685b      	ldr	r3, [r3, #4]
 8005c30:	68fa      	ldr	r2, [r7, #12]
 8005c32:	4313      	orrs	r3, r2
 8005c34:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c3c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005c3e:	683b      	ldr	r3, [r7, #0]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	68fa      	ldr	r2, [r7, #12]
 8005c44:	4313      	orrs	r3, r2
 8005c46:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	68fa      	ldr	r2, [r7, #12]
 8005c4e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	4a20      	ldr	r2, [pc, #128]	; (8005cd8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d022      	beq.n	8005ca0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c62:	d01d      	beq.n	8005ca0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	4a1d      	ldr	r2, [pc, #116]	; (8005ce0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d018      	beq.n	8005ca0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	4a1c      	ldr	r2, [pc, #112]	; (8005ce4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d013      	beq.n	8005ca0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	4a1a      	ldr	r2, [pc, #104]	; (8005ce8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d00e      	beq.n	8005ca0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	4a15      	ldr	r2, [pc, #84]	; (8005cdc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d009      	beq.n	8005ca0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	4a16      	ldr	r2, [pc, #88]	; (8005cec <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d004      	beq.n	8005ca0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	4a15      	ldr	r2, [pc, #84]	; (8005cf0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005c9c:	4293      	cmp	r3, r2
 8005c9e:	d10c      	bne.n	8005cba <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005ca0:	68bb      	ldr	r3, [r7, #8]
 8005ca2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ca6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005ca8:	683b      	ldr	r3, [r7, #0]
 8005caa:	689b      	ldr	r3, [r3, #8]
 8005cac:	68ba      	ldr	r2, [r7, #8]
 8005cae:	4313      	orrs	r3, r2
 8005cb0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	68ba      	ldr	r2, [r7, #8]
 8005cb8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2201      	movs	r2, #1
 8005cbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005cca:	2300      	movs	r3, #0
}
 8005ccc:	4618      	mov	r0, r3
 8005cce:	3714      	adds	r7, #20
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd6:	4770      	bx	lr
 8005cd8:	40010000 	.word	0x40010000
 8005cdc:	40010400 	.word	0x40010400
 8005ce0:	40000400 	.word	0x40000400
 8005ce4:	40000800 	.word	0x40000800
 8005ce8:	40000c00 	.word	0x40000c00
 8005cec:	40014000 	.word	0x40014000
 8005cf0:	40001800 	.word	0x40001800

08005cf4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005cf4:	b480      	push	{r7}
 8005cf6:	b083      	sub	sp, #12
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005cfc:	bf00      	nop
 8005cfe:	370c      	adds	r7, #12
 8005d00:	46bd      	mov	sp, r7
 8005d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d06:	4770      	bx	lr

08005d08 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005d08:	b480      	push	{r7}
 8005d0a:	b083      	sub	sp, #12
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005d10:	bf00      	nop
 8005d12:	370c      	adds	r7, #12
 8005d14:	46bd      	mov	sp, r7
 8005d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1a:	4770      	bx	lr

08005d1c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005d1c:	b480      	push	{r7}
 8005d1e:	b083      	sub	sp, #12
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005d24:	bf00      	nop
 8005d26:	370c      	adds	r7, #12
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2e:	4770      	bx	lr

08005d30 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005d30:	b580      	push	{r7, lr}
 8005d32:	b082      	sub	sp, #8
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d101      	bne.n	8005d42 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005d3e:	2301      	movs	r3, #1
 8005d40:	e040      	b.n	8005dc4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d106      	bne.n	8005d58 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005d52:	6878      	ldr	r0, [r7, #4]
 8005d54:	f7fc f9ea 	bl	800212c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2224      	movs	r2, #36	; 0x24
 8005d5c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	681a      	ldr	r2, [r3, #0]
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f022 0201 	bic.w	r2, r2, #1
 8005d6c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005d6e:	6878      	ldr	r0, [r7, #4]
 8005d70:	f000 f974 	bl	800605c <UART_SetConfig>
 8005d74:	4603      	mov	r3, r0
 8005d76:	2b01      	cmp	r3, #1
 8005d78:	d101      	bne.n	8005d7e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	e022      	b.n	8005dc4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d002      	beq.n	8005d8c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005d86:	6878      	ldr	r0, [r7, #4]
 8005d88:	f000 fbcc 	bl	8006524 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	685a      	ldr	r2, [r3, #4]
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005d9a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	689a      	ldr	r2, [r3, #8]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005daa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	681a      	ldr	r2, [r3, #0]
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f042 0201 	orr.w	r2, r2, #1
 8005dba:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005dbc:	6878      	ldr	r0, [r7, #4]
 8005dbe:	f000 fc53 	bl	8006668 <UART_CheckIdleState>
 8005dc2:	4603      	mov	r3, r0
}
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	3708      	adds	r7, #8
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	bd80      	pop	{r7, pc}

08005dcc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b08a      	sub	sp, #40	; 0x28
 8005dd0:	af02      	add	r7, sp, #8
 8005dd2:	60f8      	str	r0, [r7, #12]
 8005dd4:	60b9      	str	r1, [r7, #8]
 8005dd6:	603b      	str	r3, [r7, #0]
 8005dd8:	4613      	mov	r3, r2
 8005dda:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005de0:	2b20      	cmp	r3, #32
 8005de2:	d171      	bne.n	8005ec8 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8005de4:	68bb      	ldr	r3, [r7, #8]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d002      	beq.n	8005df0 <HAL_UART_Transmit+0x24>
 8005dea:	88fb      	ldrh	r3, [r7, #6]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d101      	bne.n	8005df4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005df0:	2301      	movs	r3, #1
 8005df2:	e06a      	b.n	8005eca <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	2200      	movs	r2, #0
 8005df8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	2221      	movs	r2, #33	; 0x21
 8005e00:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005e02:	f7fc fc91 	bl	8002728 <HAL_GetTick>
 8005e06:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	88fa      	ldrh	r2, [r7, #6]
 8005e0c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	88fa      	ldrh	r2, [r7, #6]
 8005e14:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	689b      	ldr	r3, [r3, #8]
 8005e1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e20:	d108      	bne.n	8005e34 <HAL_UART_Transmit+0x68>
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	691b      	ldr	r3, [r3, #16]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d104      	bne.n	8005e34 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005e2e:	68bb      	ldr	r3, [r7, #8]
 8005e30:	61bb      	str	r3, [r7, #24]
 8005e32:	e003      	b.n	8005e3c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005e34:	68bb      	ldr	r3, [r7, #8]
 8005e36:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005e38:	2300      	movs	r3, #0
 8005e3a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005e3c:	e02c      	b.n	8005e98 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	9300      	str	r3, [sp, #0]
 8005e42:	697b      	ldr	r3, [r7, #20]
 8005e44:	2200      	movs	r2, #0
 8005e46:	2180      	movs	r1, #128	; 0x80
 8005e48:	68f8      	ldr	r0, [r7, #12]
 8005e4a:	f000 fc5a 	bl	8006702 <UART_WaitOnFlagUntilTimeout>
 8005e4e:	4603      	mov	r3, r0
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d001      	beq.n	8005e58 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8005e54:	2303      	movs	r3, #3
 8005e56:	e038      	b.n	8005eca <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8005e58:	69fb      	ldr	r3, [r7, #28]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d10b      	bne.n	8005e76 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005e5e:	69bb      	ldr	r3, [r7, #24]
 8005e60:	881b      	ldrh	r3, [r3, #0]
 8005e62:	461a      	mov	r2, r3
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e6c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005e6e:	69bb      	ldr	r3, [r7, #24]
 8005e70:	3302      	adds	r3, #2
 8005e72:	61bb      	str	r3, [r7, #24]
 8005e74:	e007      	b.n	8005e86 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005e76:	69fb      	ldr	r3, [r7, #28]
 8005e78:	781a      	ldrb	r2, [r3, #0]
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005e80:	69fb      	ldr	r3, [r7, #28]
 8005e82:	3301      	adds	r3, #1
 8005e84:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005e8c:	b29b      	uxth	r3, r3
 8005e8e:	3b01      	subs	r3, #1
 8005e90:	b29a      	uxth	r2, r3
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005e9e:	b29b      	uxth	r3, r3
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d1cc      	bne.n	8005e3e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	9300      	str	r3, [sp, #0]
 8005ea8:	697b      	ldr	r3, [r7, #20]
 8005eaa:	2200      	movs	r2, #0
 8005eac:	2140      	movs	r1, #64	; 0x40
 8005eae:	68f8      	ldr	r0, [r7, #12]
 8005eb0:	f000 fc27 	bl	8006702 <UART_WaitOnFlagUntilTimeout>
 8005eb4:	4603      	mov	r3, r0
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d001      	beq.n	8005ebe <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8005eba:	2303      	movs	r3, #3
 8005ebc:	e005      	b.n	8005eca <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	2220      	movs	r2, #32
 8005ec2:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	e000      	b.n	8005eca <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8005ec8:	2302      	movs	r3, #2
  }
}
 8005eca:	4618      	mov	r0, r3
 8005ecc:	3720      	adds	r7, #32
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	bd80      	pop	{r7, pc}

08005ed2 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ed2:	b580      	push	{r7, lr}
 8005ed4:	b08a      	sub	sp, #40	; 0x28
 8005ed6:	af02      	add	r7, sp, #8
 8005ed8:	60f8      	str	r0, [r7, #12]
 8005eda:	60b9      	str	r1, [r7, #8]
 8005edc:	603b      	str	r3, [r7, #0]
 8005ede:	4613      	mov	r3, r2
 8005ee0:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005ee8:	2b20      	cmp	r3, #32
 8005eea:	f040 80b1 	bne.w	8006050 <HAL_UART_Receive+0x17e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005eee:	68bb      	ldr	r3, [r7, #8]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d002      	beq.n	8005efa <HAL_UART_Receive+0x28>
 8005ef4:	88fb      	ldrh	r3, [r7, #6]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d101      	bne.n	8005efe <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8005efa:	2301      	movs	r3, #1
 8005efc:	e0a9      	b.n	8006052 <HAL_UART_Receive+0x180>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	2200      	movs	r2, #0
 8005f02:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	2222      	movs	r2, #34	; 0x22
 8005f0a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	2200      	movs	r2, #0
 8005f12:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005f14:	f7fc fc08 	bl	8002728 <HAL_GetTick>
 8005f18:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	88fa      	ldrh	r2, [r7, #6]
 8005f1e:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	88fa      	ldrh	r2, [r7, #6]
 8005f26:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	689b      	ldr	r3, [r3, #8]
 8005f2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f32:	d10e      	bne.n	8005f52 <HAL_UART_Receive+0x80>
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	691b      	ldr	r3, [r3, #16]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d105      	bne.n	8005f48 <HAL_UART_Receive+0x76>
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8005f42:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005f46:	e02d      	b.n	8005fa4 <HAL_UART_Receive+0xd2>
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	22ff      	movs	r2, #255	; 0xff
 8005f4c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005f50:	e028      	b.n	8005fa4 <HAL_UART_Receive+0xd2>
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	689b      	ldr	r3, [r3, #8]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d10d      	bne.n	8005f76 <HAL_UART_Receive+0xa4>
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	691b      	ldr	r3, [r3, #16]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d104      	bne.n	8005f6c <HAL_UART_Receive+0x9a>
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	22ff      	movs	r2, #255	; 0xff
 8005f66:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005f6a:	e01b      	b.n	8005fa4 <HAL_UART_Receive+0xd2>
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	227f      	movs	r2, #127	; 0x7f
 8005f70:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005f74:	e016      	b.n	8005fa4 <HAL_UART_Receive+0xd2>
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	689b      	ldr	r3, [r3, #8]
 8005f7a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005f7e:	d10d      	bne.n	8005f9c <HAL_UART_Receive+0xca>
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	691b      	ldr	r3, [r3, #16]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d104      	bne.n	8005f92 <HAL_UART_Receive+0xc0>
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	227f      	movs	r2, #127	; 0x7f
 8005f8c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005f90:	e008      	b.n	8005fa4 <HAL_UART_Receive+0xd2>
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	223f      	movs	r2, #63	; 0x3f
 8005f96:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005f9a:	e003      	b.n	8005fa4 <HAL_UART_Receive+0xd2>
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005faa:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	689b      	ldr	r3, [r3, #8]
 8005fb0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005fb4:	d108      	bne.n	8005fc8 <HAL_UART_Receive+0xf6>
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	691b      	ldr	r3, [r3, #16]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d104      	bne.n	8005fc8 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005fc2:	68bb      	ldr	r3, [r7, #8]
 8005fc4:	61bb      	str	r3, [r7, #24]
 8005fc6:	e003      	b.n	8005fd0 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8005fc8:	68bb      	ldr	r3, [r7, #8]
 8005fca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005fcc:	2300      	movs	r3, #0
 8005fce:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005fd0:	e032      	b.n	8006038 <HAL_UART_Receive+0x166>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	9300      	str	r3, [sp, #0]
 8005fd6:	697b      	ldr	r3, [r7, #20]
 8005fd8:	2200      	movs	r2, #0
 8005fda:	2120      	movs	r1, #32
 8005fdc:	68f8      	ldr	r0, [r7, #12]
 8005fde:	f000 fb90 	bl	8006702 <UART_WaitOnFlagUntilTimeout>
 8005fe2:	4603      	mov	r3, r0
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d001      	beq.n	8005fec <HAL_UART_Receive+0x11a>
      {
        return HAL_TIMEOUT;
 8005fe8:	2303      	movs	r3, #3
 8005fea:	e032      	b.n	8006052 <HAL_UART_Receive+0x180>
      }
      if (pdata8bits == NULL)
 8005fec:	69fb      	ldr	r3, [r7, #28]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d10c      	bne.n	800600c <HAL_UART_Receive+0x13a>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ff8:	b29a      	uxth	r2, r3
 8005ffa:	8a7b      	ldrh	r3, [r7, #18]
 8005ffc:	4013      	ands	r3, r2
 8005ffe:	b29a      	uxth	r2, r3
 8006000:	69bb      	ldr	r3, [r7, #24]
 8006002:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006004:	69bb      	ldr	r3, [r7, #24]
 8006006:	3302      	adds	r3, #2
 8006008:	61bb      	str	r3, [r7, #24]
 800600a:	e00c      	b.n	8006026 <HAL_UART_Receive+0x154>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006012:	b2da      	uxtb	r2, r3
 8006014:	8a7b      	ldrh	r3, [r7, #18]
 8006016:	b2db      	uxtb	r3, r3
 8006018:	4013      	ands	r3, r2
 800601a:	b2da      	uxtb	r2, r3
 800601c:	69fb      	ldr	r3, [r7, #28]
 800601e:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8006020:	69fb      	ldr	r3, [r7, #28]
 8006022:	3301      	adds	r3, #1
 8006024:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800602c:	b29b      	uxth	r3, r3
 800602e:	3b01      	subs	r3, #1
 8006030:	b29a      	uxth	r2, r3
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800603e:	b29b      	uxth	r3, r3
 8006040:	2b00      	cmp	r3, #0
 8006042:	d1c6      	bne.n	8005fd2 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	2220      	movs	r2, #32
 8006048:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 800604c:	2300      	movs	r3, #0
 800604e:	e000      	b.n	8006052 <HAL_UART_Receive+0x180>
  }
  else
  {
    return HAL_BUSY;
 8006050:	2302      	movs	r3, #2
  }
}
 8006052:	4618      	mov	r0, r3
 8006054:	3720      	adds	r7, #32
 8006056:	46bd      	mov	sp, r7
 8006058:	bd80      	pop	{r7, pc}
	...

0800605c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800605c:	b580      	push	{r7, lr}
 800605e:	b088      	sub	sp, #32
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006064:	2300      	movs	r3, #0
 8006066:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	689a      	ldr	r2, [r3, #8]
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	691b      	ldr	r3, [r3, #16]
 8006070:	431a      	orrs	r2, r3
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	695b      	ldr	r3, [r3, #20]
 8006076:	431a      	orrs	r2, r3
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	69db      	ldr	r3, [r3, #28]
 800607c:	4313      	orrs	r3, r2
 800607e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	681a      	ldr	r2, [r3, #0]
 8006086:	4ba6      	ldr	r3, [pc, #664]	; (8006320 <UART_SetConfig+0x2c4>)
 8006088:	4013      	ands	r3, r2
 800608a:	687a      	ldr	r2, [r7, #4]
 800608c:	6812      	ldr	r2, [r2, #0]
 800608e:	6979      	ldr	r1, [r7, #20]
 8006090:	430b      	orrs	r3, r1
 8006092:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	685b      	ldr	r3, [r3, #4]
 800609a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	68da      	ldr	r2, [r3, #12]
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	430a      	orrs	r2, r1
 80060a8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	699b      	ldr	r3, [r3, #24]
 80060ae:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6a1b      	ldr	r3, [r3, #32]
 80060b4:	697a      	ldr	r2, [r7, #20]
 80060b6:	4313      	orrs	r3, r2
 80060b8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	689b      	ldr	r3, [r3, #8]
 80060c0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	697a      	ldr	r2, [r7, #20]
 80060ca:	430a      	orrs	r2, r1
 80060cc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	4a94      	ldr	r2, [pc, #592]	; (8006324 <UART_SetConfig+0x2c8>)
 80060d4:	4293      	cmp	r3, r2
 80060d6:	d120      	bne.n	800611a <UART_SetConfig+0xbe>
 80060d8:	4b93      	ldr	r3, [pc, #588]	; (8006328 <UART_SetConfig+0x2cc>)
 80060da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060de:	f003 0303 	and.w	r3, r3, #3
 80060e2:	2b03      	cmp	r3, #3
 80060e4:	d816      	bhi.n	8006114 <UART_SetConfig+0xb8>
 80060e6:	a201      	add	r2, pc, #4	; (adr r2, 80060ec <UART_SetConfig+0x90>)
 80060e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060ec:	080060fd 	.word	0x080060fd
 80060f0:	08006109 	.word	0x08006109
 80060f4:	08006103 	.word	0x08006103
 80060f8:	0800610f 	.word	0x0800610f
 80060fc:	2301      	movs	r3, #1
 80060fe:	77fb      	strb	r3, [r7, #31]
 8006100:	e150      	b.n	80063a4 <UART_SetConfig+0x348>
 8006102:	2302      	movs	r3, #2
 8006104:	77fb      	strb	r3, [r7, #31]
 8006106:	e14d      	b.n	80063a4 <UART_SetConfig+0x348>
 8006108:	2304      	movs	r3, #4
 800610a:	77fb      	strb	r3, [r7, #31]
 800610c:	e14a      	b.n	80063a4 <UART_SetConfig+0x348>
 800610e:	2308      	movs	r3, #8
 8006110:	77fb      	strb	r3, [r7, #31]
 8006112:	e147      	b.n	80063a4 <UART_SetConfig+0x348>
 8006114:	2310      	movs	r3, #16
 8006116:	77fb      	strb	r3, [r7, #31]
 8006118:	e144      	b.n	80063a4 <UART_SetConfig+0x348>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	4a83      	ldr	r2, [pc, #524]	; (800632c <UART_SetConfig+0x2d0>)
 8006120:	4293      	cmp	r3, r2
 8006122:	d132      	bne.n	800618a <UART_SetConfig+0x12e>
 8006124:	4b80      	ldr	r3, [pc, #512]	; (8006328 <UART_SetConfig+0x2cc>)
 8006126:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800612a:	f003 030c 	and.w	r3, r3, #12
 800612e:	2b0c      	cmp	r3, #12
 8006130:	d828      	bhi.n	8006184 <UART_SetConfig+0x128>
 8006132:	a201      	add	r2, pc, #4	; (adr r2, 8006138 <UART_SetConfig+0xdc>)
 8006134:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006138:	0800616d 	.word	0x0800616d
 800613c:	08006185 	.word	0x08006185
 8006140:	08006185 	.word	0x08006185
 8006144:	08006185 	.word	0x08006185
 8006148:	08006179 	.word	0x08006179
 800614c:	08006185 	.word	0x08006185
 8006150:	08006185 	.word	0x08006185
 8006154:	08006185 	.word	0x08006185
 8006158:	08006173 	.word	0x08006173
 800615c:	08006185 	.word	0x08006185
 8006160:	08006185 	.word	0x08006185
 8006164:	08006185 	.word	0x08006185
 8006168:	0800617f 	.word	0x0800617f
 800616c:	2300      	movs	r3, #0
 800616e:	77fb      	strb	r3, [r7, #31]
 8006170:	e118      	b.n	80063a4 <UART_SetConfig+0x348>
 8006172:	2302      	movs	r3, #2
 8006174:	77fb      	strb	r3, [r7, #31]
 8006176:	e115      	b.n	80063a4 <UART_SetConfig+0x348>
 8006178:	2304      	movs	r3, #4
 800617a:	77fb      	strb	r3, [r7, #31]
 800617c:	e112      	b.n	80063a4 <UART_SetConfig+0x348>
 800617e:	2308      	movs	r3, #8
 8006180:	77fb      	strb	r3, [r7, #31]
 8006182:	e10f      	b.n	80063a4 <UART_SetConfig+0x348>
 8006184:	2310      	movs	r3, #16
 8006186:	77fb      	strb	r3, [r7, #31]
 8006188:	e10c      	b.n	80063a4 <UART_SetConfig+0x348>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4a68      	ldr	r2, [pc, #416]	; (8006330 <UART_SetConfig+0x2d4>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d120      	bne.n	80061d6 <UART_SetConfig+0x17a>
 8006194:	4b64      	ldr	r3, [pc, #400]	; (8006328 <UART_SetConfig+0x2cc>)
 8006196:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800619a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800619e:	2b30      	cmp	r3, #48	; 0x30
 80061a0:	d013      	beq.n	80061ca <UART_SetConfig+0x16e>
 80061a2:	2b30      	cmp	r3, #48	; 0x30
 80061a4:	d814      	bhi.n	80061d0 <UART_SetConfig+0x174>
 80061a6:	2b20      	cmp	r3, #32
 80061a8:	d009      	beq.n	80061be <UART_SetConfig+0x162>
 80061aa:	2b20      	cmp	r3, #32
 80061ac:	d810      	bhi.n	80061d0 <UART_SetConfig+0x174>
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d002      	beq.n	80061b8 <UART_SetConfig+0x15c>
 80061b2:	2b10      	cmp	r3, #16
 80061b4:	d006      	beq.n	80061c4 <UART_SetConfig+0x168>
 80061b6:	e00b      	b.n	80061d0 <UART_SetConfig+0x174>
 80061b8:	2300      	movs	r3, #0
 80061ba:	77fb      	strb	r3, [r7, #31]
 80061bc:	e0f2      	b.n	80063a4 <UART_SetConfig+0x348>
 80061be:	2302      	movs	r3, #2
 80061c0:	77fb      	strb	r3, [r7, #31]
 80061c2:	e0ef      	b.n	80063a4 <UART_SetConfig+0x348>
 80061c4:	2304      	movs	r3, #4
 80061c6:	77fb      	strb	r3, [r7, #31]
 80061c8:	e0ec      	b.n	80063a4 <UART_SetConfig+0x348>
 80061ca:	2308      	movs	r3, #8
 80061cc:	77fb      	strb	r3, [r7, #31]
 80061ce:	e0e9      	b.n	80063a4 <UART_SetConfig+0x348>
 80061d0:	2310      	movs	r3, #16
 80061d2:	77fb      	strb	r3, [r7, #31]
 80061d4:	e0e6      	b.n	80063a4 <UART_SetConfig+0x348>
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	4a56      	ldr	r2, [pc, #344]	; (8006334 <UART_SetConfig+0x2d8>)
 80061dc:	4293      	cmp	r3, r2
 80061de:	d120      	bne.n	8006222 <UART_SetConfig+0x1c6>
 80061e0:	4b51      	ldr	r3, [pc, #324]	; (8006328 <UART_SetConfig+0x2cc>)
 80061e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061e6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80061ea:	2bc0      	cmp	r3, #192	; 0xc0
 80061ec:	d013      	beq.n	8006216 <UART_SetConfig+0x1ba>
 80061ee:	2bc0      	cmp	r3, #192	; 0xc0
 80061f0:	d814      	bhi.n	800621c <UART_SetConfig+0x1c0>
 80061f2:	2b80      	cmp	r3, #128	; 0x80
 80061f4:	d009      	beq.n	800620a <UART_SetConfig+0x1ae>
 80061f6:	2b80      	cmp	r3, #128	; 0x80
 80061f8:	d810      	bhi.n	800621c <UART_SetConfig+0x1c0>
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d002      	beq.n	8006204 <UART_SetConfig+0x1a8>
 80061fe:	2b40      	cmp	r3, #64	; 0x40
 8006200:	d006      	beq.n	8006210 <UART_SetConfig+0x1b4>
 8006202:	e00b      	b.n	800621c <UART_SetConfig+0x1c0>
 8006204:	2300      	movs	r3, #0
 8006206:	77fb      	strb	r3, [r7, #31]
 8006208:	e0cc      	b.n	80063a4 <UART_SetConfig+0x348>
 800620a:	2302      	movs	r3, #2
 800620c:	77fb      	strb	r3, [r7, #31]
 800620e:	e0c9      	b.n	80063a4 <UART_SetConfig+0x348>
 8006210:	2304      	movs	r3, #4
 8006212:	77fb      	strb	r3, [r7, #31]
 8006214:	e0c6      	b.n	80063a4 <UART_SetConfig+0x348>
 8006216:	2308      	movs	r3, #8
 8006218:	77fb      	strb	r3, [r7, #31]
 800621a:	e0c3      	b.n	80063a4 <UART_SetConfig+0x348>
 800621c:	2310      	movs	r3, #16
 800621e:	77fb      	strb	r3, [r7, #31]
 8006220:	e0c0      	b.n	80063a4 <UART_SetConfig+0x348>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	4a44      	ldr	r2, [pc, #272]	; (8006338 <UART_SetConfig+0x2dc>)
 8006228:	4293      	cmp	r3, r2
 800622a:	d125      	bne.n	8006278 <UART_SetConfig+0x21c>
 800622c:	4b3e      	ldr	r3, [pc, #248]	; (8006328 <UART_SetConfig+0x2cc>)
 800622e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006232:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006236:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800623a:	d017      	beq.n	800626c <UART_SetConfig+0x210>
 800623c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006240:	d817      	bhi.n	8006272 <UART_SetConfig+0x216>
 8006242:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006246:	d00b      	beq.n	8006260 <UART_SetConfig+0x204>
 8006248:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800624c:	d811      	bhi.n	8006272 <UART_SetConfig+0x216>
 800624e:	2b00      	cmp	r3, #0
 8006250:	d003      	beq.n	800625a <UART_SetConfig+0x1fe>
 8006252:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006256:	d006      	beq.n	8006266 <UART_SetConfig+0x20a>
 8006258:	e00b      	b.n	8006272 <UART_SetConfig+0x216>
 800625a:	2300      	movs	r3, #0
 800625c:	77fb      	strb	r3, [r7, #31]
 800625e:	e0a1      	b.n	80063a4 <UART_SetConfig+0x348>
 8006260:	2302      	movs	r3, #2
 8006262:	77fb      	strb	r3, [r7, #31]
 8006264:	e09e      	b.n	80063a4 <UART_SetConfig+0x348>
 8006266:	2304      	movs	r3, #4
 8006268:	77fb      	strb	r3, [r7, #31]
 800626a:	e09b      	b.n	80063a4 <UART_SetConfig+0x348>
 800626c:	2308      	movs	r3, #8
 800626e:	77fb      	strb	r3, [r7, #31]
 8006270:	e098      	b.n	80063a4 <UART_SetConfig+0x348>
 8006272:	2310      	movs	r3, #16
 8006274:	77fb      	strb	r3, [r7, #31]
 8006276:	e095      	b.n	80063a4 <UART_SetConfig+0x348>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	4a2f      	ldr	r2, [pc, #188]	; (800633c <UART_SetConfig+0x2e0>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d125      	bne.n	80062ce <UART_SetConfig+0x272>
 8006282:	4b29      	ldr	r3, [pc, #164]	; (8006328 <UART_SetConfig+0x2cc>)
 8006284:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006288:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800628c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006290:	d017      	beq.n	80062c2 <UART_SetConfig+0x266>
 8006292:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006296:	d817      	bhi.n	80062c8 <UART_SetConfig+0x26c>
 8006298:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800629c:	d00b      	beq.n	80062b6 <UART_SetConfig+0x25a>
 800629e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80062a2:	d811      	bhi.n	80062c8 <UART_SetConfig+0x26c>
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d003      	beq.n	80062b0 <UART_SetConfig+0x254>
 80062a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80062ac:	d006      	beq.n	80062bc <UART_SetConfig+0x260>
 80062ae:	e00b      	b.n	80062c8 <UART_SetConfig+0x26c>
 80062b0:	2301      	movs	r3, #1
 80062b2:	77fb      	strb	r3, [r7, #31]
 80062b4:	e076      	b.n	80063a4 <UART_SetConfig+0x348>
 80062b6:	2302      	movs	r3, #2
 80062b8:	77fb      	strb	r3, [r7, #31]
 80062ba:	e073      	b.n	80063a4 <UART_SetConfig+0x348>
 80062bc:	2304      	movs	r3, #4
 80062be:	77fb      	strb	r3, [r7, #31]
 80062c0:	e070      	b.n	80063a4 <UART_SetConfig+0x348>
 80062c2:	2308      	movs	r3, #8
 80062c4:	77fb      	strb	r3, [r7, #31]
 80062c6:	e06d      	b.n	80063a4 <UART_SetConfig+0x348>
 80062c8:	2310      	movs	r3, #16
 80062ca:	77fb      	strb	r3, [r7, #31]
 80062cc:	e06a      	b.n	80063a4 <UART_SetConfig+0x348>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4a1b      	ldr	r2, [pc, #108]	; (8006340 <UART_SetConfig+0x2e4>)
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d138      	bne.n	800634a <UART_SetConfig+0x2ee>
 80062d8:	4b13      	ldr	r3, [pc, #76]	; (8006328 <UART_SetConfig+0x2cc>)
 80062da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062de:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80062e2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80062e6:	d017      	beq.n	8006318 <UART_SetConfig+0x2bc>
 80062e8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80062ec:	d82a      	bhi.n	8006344 <UART_SetConfig+0x2e8>
 80062ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80062f2:	d00b      	beq.n	800630c <UART_SetConfig+0x2b0>
 80062f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80062f8:	d824      	bhi.n	8006344 <UART_SetConfig+0x2e8>
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d003      	beq.n	8006306 <UART_SetConfig+0x2aa>
 80062fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006302:	d006      	beq.n	8006312 <UART_SetConfig+0x2b6>
 8006304:	e01e      	b.n	8006344 <UART_SetConfig+0x2e8>
 8006306:	2300      	movs	r3, #0
 8006308:	77fb      	strb	r3, [r7, #31]
 800630a:	e04b      	b.n	80063a4 <UART_SetConfig+0x348>
 800630c:	2302      	movs	r3, #2
 800630e:	77fb      	strb	r3, [r7, #31]
 8006310:	e048      	b.n	80063a4 <UART_SetConfig+0x348>
 8006312:	2304      	movs	r3, #4
 8006314:	77fb      	strb	r3, [r7, #31]
 8006316:	e045      	b.n	80063a4 <UART_SetConfig+0x348>
 8006318:	2308      	movs	r3, #8
 800631a:	77fb      	strb	r3, [r7, #31]
 800631c:	e042      	b.n	80063a4 <UART_SetConfig+0x348>
 800631e:	bf00      	nop
 8006320:	efff69f3 	.word	0xefff69f3
 8006324:	40011000 	.word	0x40011000
 8006328:	40023800 	.word	0x40023800
 800632c:	40004400 	.word	0x40004400
 8006330:	40004800 	.word	0x40004800
 8006334:	40004c00 	.word	0x40004c00
 8006338:	40005000 	.word	0x40005000
 800633c:	40011400 	.word	0x40011400
 8006340:	40007800 	.word	0x40007800
 8006344:	2310      	movs	r3, #16
 8006346:	77fb      	strb	r3, [r7, #31]
 8006348:	e02c      	b.n	80063a4 <UART_SetConfig+0x348>
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	4a72      	ldr	r2, [pc, #456]	; (8006518 <UART_SetConfig+0x4bc>)
 8006350:	4293      	cmp	r3, r2
 8006352:	d125      	bne.n	80063a0 <UART_SetConfig+0x344>
 8006354:	4b71      	ldr	r3, [pc, #452]	; (800651c <UART_SetConfig+0x4c0>)
 8006356:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800635a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800635e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006362:	d017      	beq.n	8006394 <UART_SetConfig+0x338>
 8006364:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006368:	d817      	bhi.n	800639a <UART_SetConfig+0x33e>
 800636a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800636e:	d00b      	beq.n	8006388 <UART_SetConfig+0x32c>
 8006370:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006374:	d811      	bhi.n	800639a <UART_SetConfig+0x33e>
 8006376:	2b00      	cmp	r3, #0
 8006378:	d003      	beq.n	8006382 <UART_SetConfig+0x326>
 800637a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800637e:	d006      	beq.n	800638e <UART_SetConfig+0x332>
 8006380:	e00b      	b.n	800639a <UART_SetConfig+0x33e>
 8006382:	2300      	movs	r3, #0
 8006384:	77fb      	strb	r3, [r7, #31]
 8006386:	e00d      	b.n	80063a4 <UART_SetConfig+0x348>
 8006388:	2302      	movs	r3, #2
 800638a:	77fb      	strb	r3, [r7, #31]
 800638c:	e00a      	b.n	80063a4 <UART_SetConfig+0x348>
 800638e:	2304      	movs	r3, #4
 8006390:	77fb      	strb	r3, [r7, #31]
 8006392:	e007      	b.n	80063a4 <UART_SetConfig+0x348>
 8006394:	2308      	movs	r3, #8
 8006396:	77fb      	strb	r3, [r7, #31]
 8006398:	e004      	b.n	80063a4 <UART_SetConfig+0x348>
 800639a:	2310      	movs	r3, #16
 800639c:	77fb      	strb	r3, [r7, #31]
 800639e:	e001      	b.n	80063a4 <UART_SetConfig+0x348>
 80063a0:	2310      	movs	r3, #16
 80063a2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	69db      	ldr	r3, [r3, #28]
 80063a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80063ac:	d15b      	bne.n	8006466 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80063ae:	7ffb      	ldrb	r3, [r7, #31]
 80063b0:	2b08      	cmp	r3, #8
 80063b2:	d828      	bhi.n	8006406 <UART_SetConfig+0x3aa>
 80063b4:	a201      	add	r2, pc, #4	; (adr r2, 80063bc <UART_SetConfig+0x360>)
 80063b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063ba:	bf00      	nop
 80063bc:	080063e1 	.word	0x080063e1
 80063c0:	080063e9 	.word	0x080063e9
 80063c4:	080063f1 	.word	0x080063f1
 80063c8:	08006407 	.word	0x08006407
 80063cc:	080063f7 	.word	0x080063f7
 80063d0:	08006407 	.word	0x08006407
 80063d4:	08006407 	.word	0x08006407
 80063d8:	08006407 	.word	0x08006407
 80063dc:	080063ff 	.word	0x080063ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80063e0:	f7fe fb8e 	bl	8004b00 <HAL_RCC_GetPCLK1Freq>
 80063e4:	61b8      	str	r0, [r7, #24]
        break;
 80063e6:	e013      	b.n	8006410 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80063e8:	f7fe fb9e 	bl	8004b28 <HAL_RCC_GetPCLK2Freq>
 80063ec:	61b8      	str	r0, [r7, #24]
        break;
 80063ee:	e00f      	b.n	8006410 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80063f0:	4b4b      	ldr	r3, [pc, #300]	; (8006520 <UART_SetConfig+0x4c4>)
 80063f2:	61bb      	str	r3, [r7, #24]
        break;
 80063f4:	e00c      	b.n	8006410 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80063f6:	f7fe fab1 	bl	800495c <HAL_RCC_GetSysClockFreq>
 80063fa:	61b8      	str	r0, [r7, #24]
        break;
 80063fc:	e008      	b.n	8006410 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80063fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006402:	61bb      	str	r3, [r7, #24]
        break;
 8006404:	e004      	b.n	8006410 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8006406:	2300      	movs	r3, #0
 8006408:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800640a:	2301      	movs	r3, #1
 800640c:	77bb      	strb	r3, [r7, #30]
        break;
 800640e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006410:	69bb      	ldr	r3, [r7, #24]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d074      	beq.n	8006500 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006416:	69bb      	ldr	r3, [r7, #24]
 8006418:	005a      	lsls	r2, r3, #1
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	685b      	ldr	r3, [r3, #4]
 800641e:	085b      	lsrs	r3, r3, #1
 8006420:	441a      	add	r2, r3
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	685b      	ldr	r3, [r3, #4]
 8006426:	fbb2 f3f3 	udiv	r3, r2, r3
 800642a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800642c:	693b      	ldr	r3, [r7, #16]
 800642e:	2b0f      	cmp	r3, #15
 8006430:	d916      	bls.n	8006460 <UART_SetConfig+0x404>
 8006432:	693b      	ldr	r3, [r7, #16]
 8006434:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006438:	d212      	bcs.n	8006460 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800643a:	693b      	ldr	r3, [r7, #16]
 800643c:	b29b      	uxth	r3, r3
 800643e:	f023 030f 	bic.w	r3, r3, #15
 8006442:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006444:	693b      	ldr	r3, [r7, #16]
 8006446:	085b      	lsrs	r3, r3, #1
 8006448:	b29b      	uxth	r3, r3
 800644a:	f003 0307 	and.w	r3, r3, #7
 800644e:	b29a      	uxth	r2, r3
 8006450:	89fb      	ldrh	r3, [r7, #14]
 8006452:	4313      	orrs	r3, r2
 8006454:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	89fa      	ldrh	r2, [r7, #14]
 800645c:	60da      	str	r2, [r3, #12]
 800645e:	e04f      	b.n	8006500 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006460:	2301      	movs	r3, #1
 8006462:	77bb      	strb	r3, [r7, #30]
 8006464:	e04c      	b.n	8006500 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006466:	7ffb      	ldrb	r3, [r7, #31]
 8006468:	2b08      	cmp	r3, #8
 800646a:	d828      	bhi.n	80064be <UART_SetConfig+0x462>
 800646c:	a201      	add	r2, pc, #4	; (adr r2, 8006474 <UART_SetConfig+0x418>)
 800646e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006472:	bf00      	nop
 8006474:	08006499 	.word	0x08006499
 8006478:	080064a1 	.word	0x080064a1
 800647c:	080064a9 	.word	0x080064a9
 8006480:	080064bf 	.word	0x080064bf
 8006484:	080064af 	.word	0x080064af
 8006488:	080064bf 	.word	0x080064bf
 800648c:	080064bf 	.word	0x080064bf
 8006490:	080064bf 	.word	0x080064bf
 8006494:	080064b7 	.word	0x080064b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006498:	f7fe fb32 	bl	8004b00 <HAL_RCC_GetPCLK1Freq>
 800649c:	61b8      	str	r0, [r7, #24]
        break;
 800649e:	e013      	b.n	80064c8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80064a0:	f7fe fb42 	bl	8004b28 <HAL_RCC_GetPCLK2Freq>
 80064a4:	61b8      	str	r0, [r7, #24]
        break;
 80064a6:	e00f      	b.n	80064c8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80064a8:	4b1d      	ldr	r3, [pc, #116]	; (8006520 <UART_SetConfig+0x4c4>)
 80064aa:	61bb      	str	r3, [r7, #24]
        break;
 80064ac:	e00c      	b.n	80064c8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80064ae:	f7fe fa55 	bl	800495c <HAL_RCC_GetSysClockFreq>
 80064b2:	61b8      	str	r0, [r7, #24]
        break;
 80064b4:	e008      	b.n	80064c8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80064b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80064ba:	61bb      	str	r3, [r7, #24]
        break;
 80064bc:	e004      	b.n	80064c8 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80064be:	2300      	movs	r3, #0
 80064c0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80064c2:	2301      	movs	r3, #1
 80064c4:	77bb      	strb	r3, [r7, #30]
        break;
 80064c6:	bf00      	nop
    }

    if (pclk != 0U)
 80064c8:	69bb      	ldr	r3, [r7, #24]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d018      	beq.n	8006500 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	685b      	ldr	r3, [r3, #4]
 80064d2:	085a      	lsrs	r2, r3, #1
 80064d4:	69bb      	ldr	r3, [r7, #24]
 80064d6:	441a      	add	r2, r3
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	685b      	ldr	r3, [r3, #4]
 80064dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80064e0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80064e2:	693b      	ldr	r3, [r7, #16]
 80064e4:	2b0f      	cmp	r3, #15
 80064e6:	d909      	bls.n	80064fc <UART_SetConfig+0x4a0>
 80064e8:	693b      	ldr	r3, [r7, #16]
 80064ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80064ee:	d205      	bcs.n	80064fc <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80064f0:	693b      	ldr	r3, [r7, #16]
 80064f2:	b29a      	uxth	r2, r3
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	60da      	str	r2, [r3, #12]
 80064fa:	e001      	b.n	8006500 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80064fc:	2301      	movs	r3, #1
 80064fe:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2200      	movs	r2, #0
 8006504:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2200      	movs	r2, #0
 800650a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800650c:	7fbb      	ldrb	r3, [r7, #30]
}
 800650e:	4618      	mov	r0, r3
 8006510:	3720      	adds	r7, #32
 8006512:	46bd      	mov	sp, r7
 8006514:	bd80      	pop	{r7, pc}
 8006516:	bf00      	nop
 8006518:	40007c00 	.word	0x40007c00
 800651c:	40023800 	.word	0x40023800
 8006520:	00f42400 	.word	0x00f42400

08006524 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006524:	b480      	push	{r7}
 8006526:	b083      	sub	sp, #12
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006530:	f003 0301 	and.w	r3, r3, #1
 8006534:	2b00      	cmp	r3, #0
 8006536:	d00a      	beq.n	800654e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	685b      	ldr	r3, [r3, #4]
 800653e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	430a      	orrs	r2, r1
 800654c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006552:	f003 0302 	and.w	r3, r3, #2
 8006556:	2b00      	cmp	r3, #0
 8006558:	d00a      	beq.n	8006570 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	685b      	ldr	r3, [r3, #4]
 8006560:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	430a      	orrs	r2, r1
 800656e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006574:	f003 0304 	and.w	r3, r3, #4
 8006578:	2b00      	cmp	r3, #0
 800657a:	d00a      	beq.n	8006592 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	685b      	ldr	r3, [r3, #4]
 8006582:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	430a      	orrs	r2, r1
 8006590:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006596:	f003 0308 	and.w	r3, r3, #8
 800659a:	2b00      	cmp	r3, #0
 800659c:	d00a      	beq.n	80065b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	685b      	ldr	r3, [r3, #4]
 80065a4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	430a      	orrs	r2, r1
 80065b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065b8:	f003 0310 	and.w	r3, r3, #16
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d00a      	beq.n	80065d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	689b      	ldr	r3, [r3, #8]
 80065c6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	430a      	orrs	r2, r1
 80065d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065da:	f003 0320 	and.w	r3, r3, #32
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d00a      	beq.n	80065f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	689b      	ldr	r3, [r3, #8]
 80065e8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	430a      	orrs	r2, r1
 80065f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006600:	2b00      	cmp	r3, #0
 8006602:	d01a      	beq.n	800663a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	685b      	ldr	r3, [r3, #4]
 800660a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	430a      	orrs	r2, r1
 8006618:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800661e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006622:	d10a      	bne.n	800663a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	685b      	ldr	r3, [r3, #4]
 800662a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	430a      	orrs	r2, r1
 8006638:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800663e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006642:	2b00      	cmp	r3, #0
 8006644:	d00a      	beq.n	800665c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	685b      	ldr	r3, [r3, #4]
 800664c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	430a      	orrs	r2, r1
 800665a:	605a      	str	r2, [r3, #4]
  }
}
 800665c:	bf00      	nop
 800665e:	370c      	adds	r7, #12
 8006660:	46bd      	mov	sp, r7
 8006662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006666:	4770      	bx	lr

08006668 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006668:	b580      	push	{r7, lr}
 800666a:	b086      	sub	sp, #24
 800666c:	af02      	add	r7, sp, #8
 800666e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2200      	movs	r2, #0
 8006674:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006678:	f7fc f856 	bl	8002728 <HAL_GetTick>
 800667c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f003 0308 	and.w	r3, r3, #8
 8006688:	2b08      	cmp	r3, #8
 800668a:	d10e      	bne.n	80066aa <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800668c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006690:	9300      	str	r3, [sp, #0]
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	2200      	movs	r2, #0
 8006696:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800669a:	6878      	ldr	r0, [r7, #4]
 800669c:	f000 f831 	bl	8006702 <UART_WaitOnFlagUntilTimeout>
 80066a0:	4603      	mov	r3, r0
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d001      	beq.n	80066aa <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80066a6:	2303      	movs	r3, #3
 80066a8:	e027      	b.n	80066fa <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f003 0304 	and.w	r3, r3, #4
 80066b4:	2b04      	cmp	r3, #4
 80066b6:	d10e      	bne.n	80066d6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80066b8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80066bc:	9300      	str	r3, [sp, #0]
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	2200      	movs	r2, #0
 80066c2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80066c6:	6878      	ldr	r0, [r7, #4]
 80066c8:	f000 f81b 	bl	8006702 <UART_WaitOnFlagUntilTimeout>
 80066cc:	4603      	mov	r3, r0
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d001      	beq.n	80066d6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80066d2:	2303      	movs	r3, #3
 80066d4:	e011      	b.n	80066fa <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	2220      	movs	r2, #32
 80066da:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2220      	movs	r2, #32
 80066e0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2200      	movs	r2, #0
 80066e8:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2200      	movs	r2, #0
 80066ee:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2200      	movs	r2, #0
 80066f4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80066f8:	2300      	movs	r3, #0
}
 80066fa:	4618      	mov	r0, r3
 80066fc:	3710      	adds	r7, #16
 80066fe:	46bd      	mov	sp, r7
 8006700:	bd80      	pop	{r7, pc}

08006702 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006702:	b580      	push	{r7, lr}
 8006704:	b09c      	sub	sp, #112	; 0x70
 8006706:	af00      	add	r7, sp, #0
 8006708:	60f8      	str	r0, [r7, #12]
 800670a:	60b9      	str	r1, [r7, #8]
 800670c:	603b      	str	r3, [r7, #0]
 800670e:	4613      	mov	r3, r2
 8006710:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006712:	e0a7      	b.n	8006864 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006714:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006716:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800671a:	f000 80a3 	beq.w	8006864 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800671e:	f7fc f803 	bl	8002728 <HAL_GetTick>
 8006722:	4602      	mov	r2, r0
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	1ad3      	subs	r3, r2, r3
 8006728:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800672a:	429a      	cmp	r2, r3
 800672c:	d302      	bcc.n	8006734 <UART_WaitOnFlagUntilTimeout+0x32>
 800672e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006730:	2b00      	cmp	r3, #0
 8006732:	d13f      	bne.n	80067b4 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800673a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800673c:	e853 3f00 	ldrex	r3, [r3]
 8006740:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006742:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006744:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006748:	667b      	str	r3, [r7, #100]	; 0x64
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	461a      	mov	r2, r3
 8006750:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006752:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006754:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006756:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006758:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800675a:	e841 2300 	strex	r3, r2, [r1]
 800675e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006760:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006762:	2b00      	cmp	r3, #0
 8006764:	d1e6      	bne.n	8006734 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	3308      	adds	r3, #8
 800676c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800676e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006770:	e853 3f00 	ldrex	r3, [r3]
 8006774:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006776:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006778:	f023 0301 	bic.w	r3, r3, #1
 800677c:	663b      	str	r3, [r7, #96]	; 0x60
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	3308      	adds	r3, #8
 8006784:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006786:	64ba      	str	r2, [r7, #72]	; 0x48
 8006788:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800678a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800678c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800678e:	e841 2300 	strex	r3, r2, [r1]
 8006792:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006794:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006796:	2b00      	cmp	r3, #0
 8006798:	d1e5      	bne.n	8006766 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	2220      	movs	r2, #32
 800679e:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	2220      	movs	r2, #32
 80067a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	2200      	movs	r2, #0
 80067ac:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 80067b0:	2303      	movs	r3, #3
 80067b2:	e068      	b.n	8006886 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f003 0304 	and.w	r3, r3, #4
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d050      	beq.n	8006864 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	69db      	ldr	r3, [r3, #28]
 80067c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80067cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80067d0:	d148      	bne.n	8006864 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80067da:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067e4:	e853 3f00 	ldrex	r3, [r3]
 80067e8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80067ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067ec:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80067f0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	461a      	mov	r2, r3
 80067f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80067fa:	637b      	str	r3, [r7, #52]	; 0x34
 80067fc:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067fe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006800:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006802:	e841 2300 	strex	r3, r2, [r1]
 8006806:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006808:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800680a:	2b00      	cmp	r3, #0
 800680c:	d1e6      	bne.n	80067dc <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	3308      	adds	r3, #8
 8006814:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006816:	697b      	ldr	r3, [r7, #20]
 8006818:	e853 3f00 	ldrex	r3, [r3]
 800681c:	613b      	str	r3, [r7, #16]
   return(result);
 800681e:	693b      	ldr	r3, [r7, #16]
 8006820:	f023 0301 	bic.w	r3, r3, #1
 8006824:	66bb      	str	r3, [r7, #104]	; 0x68
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	3308      	adds	r3, #8
 800682c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800682e:	623a      	str	r2, [r7, #32]
 8006830:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006832:	69f9      	ldr	r1, [r7, #28]
 8006834:	6a3a      	ldr	r2, [r7, #32]
 8006836:	e841 2300 	strex	r3, r2, [r1]
 800683a:	61bb      	str	r3, [r7, #24]
   return(result);
 800683c:	69bb      	ldr	r3, [r7, #24]
 800683e:	2b00      	cmp	r3, #0
 8006840:	d1e5      	bne.n	800680e <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	2220      	movs	r2, #32
 8006846:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	2220      	movs	r2, #32
 800684c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	2220      	movs	r2, #32
 8006854:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	2200      	movs	r2, #0
 800685c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8006860:	2303      	movs	r3, #3
 8006862:	e010      	b.n	8006886 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	69da      	ldr	r2, [r3, #28]
 800686a:	68bb      	ldr	r3, [r7, #8]
 800686c:	4013      	ands	r3, r2
 800686e:	68ba      	ldr	r2, [r7, #8]
 8006870:	429a      	cmp	r2, r3
 8006872:	bf0c      	ite	eq
 8006874:	2301      	moveq	r3, #1
 8006876:	2300      	movne	r3, #0
 8006878:	b2db      	uxtb	r3, r3
 800687a:	461a      	mov	r2, r3
 800687c:	79fb      	ldrb	r3, [r7, #7]
 800687e:	429a      	cmp	r2, r3
 8006880:	f43f af48 	beq.w	8006714 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006884:	2300      	movs	r3, #0
}
 8006886:	4618      	mov	r0, r3
 8006888:	3770      	adds	r7, #112	; 0x70
 800688a:	46bd      	mov	sp, r7
 800688c:	bd80      	pop	{r7, pc}
	...

08006890 <__errno>:
 8006890:	4b01      	ldr	r3, [pc, #4]	; (8006898 <__errno+0x8>)
 8006892:	6818      	ldr	r0, [r3, #0]
 8006894:	4770      	bx	lr
 8006896:	bf00      	nop
 8006898:	20000178 	.word	0x20000178

0800689c <__libc_init_array>:
 800689c:	b570      	push	{r4, r5, r6, lr}
 800689e:	4d0d      	ldr	r5, [pc, #52]	; (80068d4 <__libc_init_array+0x38>)
 80068a0:	4c0d      	ldr	r4, [pc, #52]	; (80068d8 <__libc_init_array+0x3c>)
 80068a2:	1b64      	subs	r4, r4, r5
 80068a4:	10a4      	asrs	r4, r4, #2
 80068a6:	2600      	movs	r6, #0
 80068a8:	42a6      	cmp	r6, r4
 80068aa:	d109      	bne.n	80068c0 <__libc_init_array+0x24>
 80068ac:	4d0b      	ldr	r5, [pc, #44]	; (80068dc <__libc_init_array+0x40>)
 80068ae:	4c0c      	ldr	r4, [pc, #48]	; (80068e0 <__libc_init_array+0x44>)
 80068b0:	f002 fec0 	bl	8009634 <_init>
 80068b4:	1b64      	subs	r4, r4, r5
 80068b6:	10a4      	asrs	r4, r4, #2
 80068b8:	2600      	movs	r6, #0
 80068ba:	42a6      	cmp	r6, r4
 80068bc:	d105      	bne.n	80068ca <__libc_init_array+0x2e>
 80068be:	bd70      	pop	{r4, r5, r6, pc}
 80068c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80068c4:	4798      	blx	r3
 80068c6:	3601      	adds	r6, #1
 80068c8:	e7ee      	b.n	80068a8 <__libc_init_array+0xc>
 80068ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80068ce:	4798      	blx	r3
 80068d0:	3601      	adds	r6, #1
 80068d2:	e7f2      	b.n	80068ba <__libc_init_array+0x1e>
 80068d4:	08009b1c 	.word	0x08009b1c
 80068d8:	08009b1c 	.word	0x08009b1c
 80068dc:	08009b1c 	.word	0x08009b1c
 80068e0:	08009b20 	.word	0x08009b20

080068e4 <memset>:
 80068e4:	4402      	add	r2, r0
 80068e6:	4603      	mov	r3, r0
 80068e8:	4293      	cmp	r3, r2
 80068ea:	d100      	bne.n	80068ee <memset+0xa>
 80068ec:	4770      	bx	lr
 80068ee:	f803 1b01 	strb.w	r1, [r3], #1
 80068f2:	e7f9      	b.n	80068e8 <memset+0x4>

080068f4 <__cvt>:
 80068f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80068f6:	ed2d 8b02 	vpush	{d8}
 80068fa:	eeb0 8b40 	vmov.f64	d8, d0
 80068fe:	b085      	sub	sp, #20
 8006900:	4617      	mov	r7, r2
 8006902:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8006904:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8006906:	ee18 2a90 	vmov	r2, s17
 800690a:	f025 0520 	bic.w	r5, r5, #32
 800690e:	2a00      	cmp	r2, #0
 8006910:	bfb6      	itet	lt
 8006912:	222d      	movlt	r2, #45	; 0x2d
 8006914:	2200      	movge	r2, #0
 8006916:	eeb1 8b40 	vneglt.f64	d8, d0
 800691a:	2d46      	cmp	r5, #70	; 0x46
 800691c:	460c      	mov	r4, r1
 800691e:	701a      	strb	r2, [r3, #0]
 8006920:	d004      	beq.n	800692c <__cvt+0x38>
 8006922:	2d45      	cmp	r5, #69	; 0x45
 8006924:	d100      	bne.n	8006928 <__cvt+0x34>
 8006926:	3401      	adds	r4, #1
 8006928:	2102      	movs	r1, #2
 800692a:	e000      	b.n	800692e <__cvt+0x3a>
 800692c:	2103      	movs	r1, #3
 800692e:	ab03      	add	r3, sp, #12
 8006930:	9301      	str	r3, [sp, #4]
 8006932:	ab02      	add	r3, sp, #8
 8006934:	9300      	str	r3, [sp, #0]
 8006936:	4622      	mov	r2, r4
 8006938:	4633      	mov	r3, r6
 800693a:	eeb0 0b48 	vmov.f64	d0, d8
 800693e:	f000 fd6f 	bl	8007420 <_dtoa_r>
 8006942:	2d47      	cmp	r5, #71	; 0x47
 8006944:	d101      	bne.n	800694a <__cvt+0x56>
 8006946:	07fb      	lsls	r3, r7, #31
 8006948:	d51a      	bpl.n	8006980 <__cvt+0x8c>
 800694a:	2d46      	cmp	r5, #70	; 0x46
 800694c:	eb00 0204 	add.w	r2, r0, r4
 8006950:	d10c      	bne.n	800696c <__cvt+0x78>
 8006952:	7803      	ldrb	r3, [r0, #0]
 8006954:	2b30      	cmp	r3, #48	; 0x30
 8006956:	d107      	bne.n	8006968 <__cvt+0x74>
 8006958:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800695c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006960:	bf1c      	itt	ne
 8006962:	f1c4 0401 	rsbne	r4, r4, #1
 8006966:	6034      	strne	r4, [r6, #0]
 8006968:	6833      	ldr	r3, [r6, #0]
 800696a:	441a      	add	r2, r3
 800696c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006970:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006974:	bf08      	it	eq
 8006976:	9203      	streq	r2, [sp, #12]
 8006978:	2130      	movs	r1, #48	; 0x30
 800697a:	9b03      	ldr	r3, [sp, #12]
 800697c:	4293      	cmp	r3, r2
 800697e:	d307      	bcc.n	8006990 <__cvt+0x9c>
 8006980:	9b03      	ldr	r3, [sp, #12]
 8006982:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006984:	1a1b      	subs	r3, r3, r0
 8006986:	6013      	str	r3, [r2, #0]
 8006988:	b005      	add	sp, #20
 800698a:	ecbd 8b02 	vpop	{d8}
 800698e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006990:	1c5c      	adds	r4, r3, #1
 8006992:	9403      	str	r4, [sp, #12]
 8006994:	7019      	strb	r1, [r3, #0]
 8006996:	e7f0      	b.n	800697a <__cvt+0x86>

08006998 <__exponent>:
 8006998:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800699a:	4603      	mov	r3, r0
 800699c:	2900      	cmp	r1, #0
 800699e:	bfb8      	it	lt
 80069a0:	4249      	neglt	r1, r1
 80069a2:	f803 2b02 	strb.w	r2, [r3], #2
 80069a6:	bfb4      	ite	lt
 80069a8:	222d      	movlt	r2, #45	; 0x2d
 80069aa:	222b      	movge	r2, #43	; 0x2b
 80069ac:	2909      	cmp	r1, #9
 80069ae:	7042      	strb	r2, [r0, #1]
 80069b0:	dd2a      	ble.n	8006a08 <__exponent+0x70>
 80069b2:	f10d 0407 	add.w	r4, sp, #7
 80069b6:	46a4      	mov	ip, r4
 80069b8:	270a      	movs	r7, #10
 80069ba:	46a6      	mov	lr, r4
 80069bc:	460a      	mov	r2, r1
 80069be:	fb91 f6f7 	sdiv	r6, r1, r7
 80069c2:	fb07 1516 	mls	r5, r7, r6, r1
 80069c6:	3530      	adds	r5, #48	; 0x30
 80069c8:	2a63      	cmp	r2, #99	; 0x63
 80069ca:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80069ce:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80069d2:	4631      	mov	r1, r6
 80069d4:	dcf1      	bgt.n	80069ba <__exponent+0x22>
 80069d6:	3130      	adds	r1, #48	; 0x30
 80069d8:	f1ae 0502 	sub.w	r5, lr, #2
 80069dc:	f804 1c01 	strb.w	r1, [r4, #-1]
 80069e0:	1c44      	adds	r4, r0, #1
 80069e2:	4629      	mov	r1, r5
 80069e4:	4561      	cmp	r1, ip
 80069e6:	d30a      	bcc.n	80069fe <__exponent+0x66>
 80069e8:	f10d 0209 	add.w	r2, sp, #9
 80069ec:	eba2 020e 	sub.w	r2, r2, lr
 80069f0:	4565      	cmp	r5, ip
 80069f2:	bf88      	it	hi
 80069f4:	2200      	movhi	r2, #0
 80069f6:	4413      	add	r3, r2
 80069f8:	1a18      	subs	r0, r3, r0
 80069fa:	b003      	add	sp, #12
 80069fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80069fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006a02:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006a06:	e7ed      	b.n	80069e4 <__exponent+0x4c>
 8006a08:	2330      	movs	r3, #48	; 0x30
 8006a0a:	3130      	adds	r1, #48	; 0x30
 8006a0c:	7083      	strb	r3, [r0, #2]
 8006a0e:	70c1      	strb	r1, [r0, #3]
 8006a10:	1d03      	adds	r3, r0, #4
 8006a12:	e7f1      	b.n	80069f8 <__exponent+0x60>
 8006a14:	0000      	movs	r0, r0
	...

08006a18 <_printf_float>:
 8006a18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a1c:	b08b      	sub	sp, #44	; 0x2c
 8006a1e:	460c      	mov	r4, r1
 8006a20:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8006a24:	4616      	mov	r6, r2
 8006a26:	461f      	mov	r7, r3
 8006a28:	4605      	mov	r5, r0
 8006a2a:	f001 fc1f 	bl	800826c <_localeconv_r>
 8006a2e:	f8d0 b000 	ldr.w	fp, [r0]
 8006a32:	4658      	mov	r0, fp
 8006a34:	f7f9 fc04 	bl	8000240 <strlen>
 8006a38:	2300      	movs	r3, #0
 8006a3a:	9308      	str	r3, [sp, #32]
 8006a3c:	f8d8 3000 	ldr.w	r3, [r8]
 8006a40:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006a44:	6822      	ldr	r2, [r4, #0]
 8006a46:	3307      	adds	r3, #7
 8006a48:	f023 0307 	bic.w	r3, r3, #7
 8006a4c:	f103 0108 	add.w	r1, r3, #8
 8006a50:	f8c8 1000 	str.w	r1, [r8]
 8006a54:	4682      	mov	sl, r0
 8006a56:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006a5a:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8006a5e:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8006cc0 <_printf_float+0x2a8>
 8006a62:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8006a66:	eeb0 6bc0 	vabs.f64	d6, d0
 8006a6a:	eeb4 6b47 	vcmp.f64	d6, d7
 8006a6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a72:	dd24      	ble.n	8006abe <_printf_float+0xa6>
 8006a74:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8006a78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a7c:	d502      	bpl.n	8006a84 <_printf_float+0x6c>
 8006a7e:	232d      	movs	r3, #45	; 0x2d
 8006a80:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a84:	4b90      	ldr	r3, [pc, #576]	; (8006cc8 <_printf_float+0x2b0>)
 8006a86:	4891      	ldr	r0, [pc, #580]	; (8006ccc <_printf_float+0x2b4>)
 8006a88:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8006a8c:	bf94      	ite	ls
 8006a8e:	4698      	movls	r8, r3
 8006a90:	4680      	movhi	r8, r0
 8006a92:	2303      	movs	r3, #3
 8006a94:	6123      	str	r3, [r4, #16]
 8006a96:	f022 0204 	bic.w	r2, r2, #4
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	6022      	str	r2, [r4, #0]
 8006a9e:	9304      	str	r3, [sp, #16]
 8006aa0:	9700      	str	r7, [sp, #0]
 8006aa2:	4633      	mov	r3, r6
 8006aa4:	aa09      	add	r2, sp, #36	; 0x24
 8006aa6:	4621      	mov	r1, r4
 8006aa8:	4628      	mov	r0, r5
 8006aaa:	f000 f9d3 	bl	8006e54 <_printf_common>
 8006aae:	3001      	adds	r0, #1
 8006ab0:	f040 808a 	bne.w	8006bc8 <_printf_float+0x1b0>
 8006ab4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006ab8:	b00b      	add	sp, #44	; 0x2c
 8006aba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006abe:	eeb4 0b40 	vcmp.f64	d0, d0
 8006ac2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ac6:	d709      	bvc.n	8006adc <_printf_float+0xc4>
 8006ac8:	ee10 3a90 	vmov	r3, s1
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	bfbc      	itt	lt
 8006ad0:	232d      	movlt	r3, #45	; 0x2d
 8006ad2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006ad6:	487e      	ldr	r0, [pc, #504]	; (8006cd0 <_printf_float+0x2b8>)
 8006ad8:	4b7e      	ldr	r3, [pc, #504]	; (8006cd4 <_printf_float+0x2bc>)
 8006ada:	e7d5      	b.n	8006a88 <_printf_float+0x70>
 8006adc:	6863      	ldr	r3, [r4, #4]
 8006ade:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8006ae2:	9104      	str	r1, [sp, #16]
 8006ae4:	1c59      	adds	r1, r3, #1
 8006ae6:	d13c      	bne.n	8006b62 <_printf_float+0x14a>
 8006ae8:	2306      	movs	r3, #6
 8006aea:	6063      	str	r3, [r4, #4]
 8006aec:	2300      	movs	r3, #0
 8006aee:	9303      	str	r3, [sp, #12]
 8006af0:	ab08      	add	r3, sp, #32
 8006af2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8006af6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006afa:	ab07      	add	r3, sp, #28
 8006afc:	6861      	ldr	r1, [r4, #4]
 8006afe:	9300      	str	r3, [sp, #0]
 8006b00:	6022      	str	r2, [r4, #0]
 8006b02:	f10d 031b 	add.w	r3, sp, #27
 8006b06:	4628      	mov	r0, r5
 8006b08:	f7ff fef4 	bl	80068f4 <__cvt>
 8006b0c:	9b04      	ldr	r3, [sp, #16]
 8006b0e:	9907      	ldr	r1, [sp, #28]
 8006b10:	2b47      	cmp	r3, #71	; 0x47
 8006b12:	4680      	mov	r8, r0
 8006b14:	d108      	bne.n	8006b28 <_printf_float+0x110>
 8006b16:	1cc8      	adds	r0, r1, #3
 8006b18:	db02      	blt.n	8006b20 <_printf_float+0x108>
 8006b1a:	6863      	ldr	r3, [r4, #4]
 8006b1c:	4299      	cmp	r1, r3
 8006b1e:	dd41      	ble.n	8006ba4 <_printf_float+0x18c>
 8006b20:	f1a9 0902 	sub.w	r9, r9, #2
 8006b24:	fa5f f989 	uxtb.w	r9, r9
 8006b28:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006b2c:	d820      	bhi.n	8006b70 <_printf_float+0x158>
 8006b2e:	3901      	subs	r1, #1
 8006b30:	464a      	mov	r2, r9
 8006b32:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006b36:	9107      	str	r1, [sp, #28]
 8006b38:	f7ff ff2e 	bl	8006998 <__exponent>
 8006b3c:	9a08      	ldr	r2, [sp, #32]
 8006b3e:	9004      	str	r0, [sp, #16]
 8006b40:	1813      	adds	r3, r2, r0
 8006b42:	2a01      	cmp	r2, #1
 8006b44:	6123      	str	r3, [r4, #16]
 8006b46:	dc02      	bgt.n	8006b4e <_printf_float+0x136>
 8006b48:	6822      	ldr	r2, [r4, #0]
 8006b4a:	07d2      	lsls	r2, r2, #31
 8006b4c:	d501      	bpl.n	8006b52 <_printf_float+0x13a>
 8006b4e:	3301      	adds	r3, #1
 8006b50:	6123      	str	r3, [r4, #16]
 8006b52:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d0a2      	beq.n	8006aa0 <_printf_float+0x88>
 8006b5a:	232d      	movs	r3, #45	; 0x2d
 8006b5c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b60:	e79e      	b.n	8006aa0 <_printf_float+0x88>
 8006b62:	9904      	ldr	r1, [sp, #16]
 8006b64:	2947      	cmp	r1, #71	; 0x47
 8006b66:	d1c1      	bne.n	8006aec <_printf_float+0xd4>
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d1bf      	bne.n	8006aec <_printf_float+0xd4>
 8006b6c:	2301      	movs	r3, #1
 8006b6e:	e7bc      	b.n	8006aea <_printf_float+0xd2>
 8006b70:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8006b74:	d118      	bne.n	8006ba8 <_printf_float+0x190>
 8006b76:	2900      	cmp	r1, #0
 8006b78:	6863      	ldr	r3, [r4, #4]
 8006b7a:	dd0b      	ble.n	8006b94 <_printf_float+0x17c>
 8006b7c:	6121      	str	r1, [r4, #16]
 8006b7e:	b913      	cbnz	r3, 8006b86 <_printf_float+0x16e>
 8006b80:	6822      	ldr	r2, [r4, #0]
 8006b82:	07d0      	lsls	r0, r2, #31
 8006b84:	d502      	bpl.n	8006b8c <_printf_float+0x174>
 8006b86:	3301      	adds	r3, #1
 8006b88:	440b      	add	r3, r1
 8006b8a:	6123      	str	r3, [r4, #16]
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	65a1      	str	r1, [r4, #88]	; 0x58
 8006b90:	9304      	str	r3, [sp, #16]
 8006b92:	e7de      	b.n	8006b52 <_printf_float+0x13a>
 8006b94:	b913      	cbnz	r3, 8006b9c <_printf_float+0x184>
 8006b96:	6822      	ldr	r2, [r4, #0]
 8006b98:	07d2      	lsls	r2, r2, #31
 8006b9a:	d501      	bpl.n	8006ba0 <_printf_float+0x188>
 8006b9c:	3302      	adds	r3, #2
 8006b9e:	e7f4      	b.n	8006b8a <_printf_float+0x172>
 8006ba0:	2301      	movs	r3, #1
 8006ba2:	e7f2      	b.n	8006b8a <_printf_float+0x172>
 8006ba4:	f04f 0967 	mov.w	r9, #103	; 0x67
 8006ba8:	9b08      	ldr	r3, [sp, #32]
 8006baa:	4299      	cmp	r1, r3
 8006bac:	db05      	blt.n	8006bba <_printf_float+0x1a2>
 8006bae:	6823      	ldr	r3, [r4, #0]
 8006bb0:	6121      	str	r1, [r4, #16]
 8006bb2:	07d8      	lsls	r0, r3, #31
 8006bb4:	d5ea      	bpl.n	8006b8c <_printf_float+0x174>
 8006bb6:	1c4b      	adds	r3, r1, #1
 8006bb8:	e7e7      	b.n	8006b8a <_printf_float+0x172>
 8006bba:	2900      	cmp	r1, #0
 8006bbc:	bfd4      	ite	le
 8006bbe:	f1c1 0202 	rsble	r2, r1, #2
 8006bc2:	2201      	movgt	r2, #1
 8006bc4:	4413      	add	r3, r2
 8006bc6:	e7e0      	b.n	8006b8a <_printf_float+0x172>
 8006bc8:	6823      	ldr	r3, [r4, #0]
 8006bca:	055a      	lsls	r2, r3, #21
 8006bcc:	d407      	bmi.n	8006bde <_printf_float+0x1c6>
 8006bce:	6923      	ldr	r3, [r4, #16]
 8006bd0:	4642      	mov	r2, r8
 8006bd2:	4631      	mov	r1, r6
 8006bd4:	4628      	mov	r0, r5
 8006bd6:	47b8      	blx	r7
 8006bd8:	3001      	adds	r0, #1
 8006bda:	d12a      	bne.n	8006c32 <_printf_float+0x21a>
 8006bdc:	e76a      	b.n	8006ab4 <_printf_float+0x9c>
 8006bde:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006be2:	f240 80e2 	bls.w	8006daa <_printf_float+0x392>
 8006be6:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8006bea:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006bee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006bf2:	d133      	bne.n	8006c5c <_printf_float+0x244>
 8006bf4:	4a38      	ldr	r2, [pc, #224]	; (8006cd8 <_printf_float+0x2c0>)
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	4631      	mov	r1, r6
 8006bfa:	4628      	mov	r0, r5
 8006bfc:	47b8      	blx	r7
 8006bfe:	3001      	adds	r0, #1
 8006c00:	f43f af58 	beq.w	8006ab4 <_printf_float+0x9c>
 8006c04:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8006c08:	429a      	cmp	r2, r3
 8006c0a:	db02      	blt.n	8006c12 <_printf_float+0x1fa>
 8006c0c:	6823      	ldr	r3, [r4, #0]
 8006c0e:	07d8      	lsls	r0, r3, #31
 8006c10:	d50f      	bpl.n	8006c32 <_printf_float+0x21a>
 8006c12:	4653      	mov	r3, sl
 8006c14:	465a      	mov	r2, fp
 8006c16:	4631      	mov	r1, r6
 8006c18:	4628      	mov	r0, r5
 8006c1a:	47b8      	blx	r7
 8006c1c:	3001      	adds	r0, #1
 8006c1e:	f43f af49 	beq.w	8006ab4 <_printf_float+0x9c>
 8006c22:	f04f 0800 	mov.w	r8, #0
 8006c26:	f104 091a 	add.w	r9, r4, #26
 8006c2a:	9b08      	ldr	r3, [sp, #32]
 8006c2c:	3b01      	subs	r3, #1
 8006c2e:	4543      	cmp	r3, r8
 8006c30:	dc09      	bgt.n	8006c46 <_printf_float+0x22e>
 8006c32:	6823      	ldr	r3, [r4, #0]
 8006c34:	079b      	lsls	r3, r3, #30
 8006c36:	f100 8108 	bmi.w	8006e4a <_printf_float+0x432>
 8006c3a:	68e0      	ldr	r0, [r4, #12]
 8006c3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c3e:	4298      	cmp	r0, r3
 8006c40:	bfb8      	it	lt
 8006c42:	4618      	movlt	r0, r3
 8006c44:	e738      	b.n	8006ab8 <_printf_float+0xa0>
 8006c46:	2301      	movs	r3, #1
 8006c48:	464a      	mov	r2, r9
 8006c4a:	4631      	mov	r1, r6
 8006c4c:	4628      	mov	r0, r5
 8006c4e:	47b8      	blx	r7
 8006c50:	3001      	adds	r0, #1
 8006c52:	f43f af2f 	beq.w	8006ab4 <_printf_float+0x9c>
 8006c56:	f108 0801 	add.w	r8, r8, #1
 8006c5a:	e7e6      	b.n	8006c2a <_printf_float+0x212>
 8006c5c:	9b07      	ldr	r3, [sp, #28]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	dc3c      	bgt.n	8006cdc <_printf_float+0x2c4>
 8006c62:	4a1d      	ldr	r2, [pc, #116]	; (8006cd8 <_printf_float+0x2c0>)
 8006c64:	2301      	movs	r3, #1
 8006c66:	4631      	mov	r1, r6
 8006c68:	4628      	mov	r0, r5
 8006c6a:	47b8      	blx	r7
 8006c6c:	3001      	adds	r0, #1
 8006c6e:	f43f af21 	beq.w	8006ab4 <_printf_float+0x9c>
 8006c72:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8006c76:	4313      	orrs	r3, r2
 8006c78:	d102      	bne.n	8006c80 <_printf_float+0x268>
 8006c7a:	6823      	ldr	r3, [r4, #0]
 8006c7c:	07d9      	lsls	r1, r3, #31
 8006c7e:	d5d8      	bpl.n	8006c32 <_printf_float+0x21a>
 8006c80:	4653      	mov	r3, sl
 8006c82:	465a      	mov	r2, fp
 8006c84:	4631      	mov	r1, r6
 8006c86:	4628      	mov	r0, r5
 8006c88:	47b8      	blx	r7
 8006c8a:	3001      	adds	r0, #1
 8006c8c:	f43f af12 	beq.w	8006ab4 <_printf_float+0x9c>
 8006c90:	f04f 0900 	mov.w	r9, #0
 8006c94:	f104 0a1a 	add.w	sl, r4, #26
 8006c98:	9b07      	ldr	r3, [sp, #28]
 8006c9a:	425b      	negs	r3, r3
 8006c9c:	454b      	cmp	r3, r9
 8006c9e:	dc01      	bgt.n	8006ca4 <_printf_float+0x28c>
 8006ca0:	9b08      	ldr	r3, [sp, #32]
 8006ca2:	e795      	b.n	8006bd0 <_printf_float+0x1b8>
 8006ca4:	2301      	movs	r3, #1
 8006ca6:	4652      	mov	r2, sl
 8006ca8:	4631      	mov	r1, r6
 8006caa:	4628      	mov	r0, r5
 8006cac:	47b8      	blx	r7
 8006cae:	3001      	adds	r0, #1
 8006cb0:	f43f af00 	beq.w	8006ab4 <_printf_float+0x9c>
 8006cb4:	f109 0901 	add.w	r9, r9, #1
 8006cb8:	e7ee      	b.n	8006c98 <_printf_float+0x280>
 8006cba:	bf00      	nop
 8006cbc:	f3af 8000 	nop.w
 8006cc0:	ffffffff 	.word	0xffffffff
 8006cc4:	7fefffff 	.word	0x7fefffff
 8006cc8:	08009734 	.word	0x08009734
 8006ccc:	08009738 	.word	0x08009738
 8006cd0:	08009740 	.word	0x08009740
 8006cd4:	0800973c 	.word	0x0800973c
 8006cd8:	08009744 	.word	0x08009744
 8006cdc:	9a08      	ldr	r2, [sp, #32]
 8006cde:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006ce0:	429a      	cmp	r2, r3
 8006ce2:	bfa8      	it	ge
 8006ce4:	461a      	movge	r2, r3
 8006ce6:	2a00      	cmp	r2, #0
 8006ce8:	4691      	mov	r9, r2
 8006cea:	dc38      	bgt.n	8006d5e <_printf_float+0x346>
 8006cec:	2300      	movs	r3, #0
 8006cee:	9305      	str	r3, [sp, #20]
 8006cf0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006cf4:	f104 021a 	add.w	r2, r4, #26
 8006cf8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006cfa:	9905      	ldr	r1, [sp, #20]
 8006cfc:	9304      	str	r3, [sp, #16]
 8006cfe:	eba3 0309 	sub.w	r3, r3, r9
 8006d02:	428b      	cmp	r3, r1
 8006d04:	dc33      	bgt.n	8006d6e <_printf_float+0x356>
 8006d06:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8006d0a:	429a      	cmp	r2, r3
 8006d0c:	db3c      	blt.n	8006d88 <_printf_float+0x370>
 8006d0e:	6823      	ldr	r3, [r4, #0]
 8006d10:	07da      	lsls	r2, r3, #31
 8006d12:	d439      	bmi.n	8006d88 <_printf_float+0x370>
 8006d14:	9b08      	ldr	r3, [sp, #32]
 8006d16:	9a04      	ldr	r2, [sp, #16]
 8006d18:	9907      	ldr	r1, [sp, #28]
 8006d1a:	1a9a      	subs	r2, r3, r2
 8006d1c:	eba3 0901 	sub.w	r9, r3, r1
 8006d20:	4591      	cmp	r9, r2
 8006d22:	bfa8      	it	ge
 8006d24:	4691      	movge	r9, r2
 8006d26:	f1b9 0f00 	cmp.w	r9, #0
 8006d2a:	dc35      	bgt.n	8006d98 <_printf_float+0x380>
 8006d2c:	f04f 0800 	mov.w	r8, #0
 8006d30:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d34:	f104 0a1a 	add.w	sl, r4, #26
 8006d38:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8006d3c:	1a9b      	subs	r3, r3, r2
 8006d3e:	eba3 0309 	sub.w	r3, r3, r9
 8006d42:	4543      	cmp	r3, r8
 8006d44:	f77f af75 	ble.w	8006c32 <_printf_float+0x21a>
 8006d48:	2301      	movs	r3, #1
 8006d4a:	4652      	mov	r2, sl
 8006d4c:	4631      	mov	r1, r6
 8006d4e:	4628      	mov	r0, r5
 8006d50:	47b8      	blx	r7
 8006d52:	3001      	adds	r0, #1
 8006d54:	f43f aeae 	beq.w	8006ab4 <_printf_float+0x9c>
 8006d58:	f108 0801 	add.w	r8, r8, #1
 8006d5c:	e7ec      	b.n	8006d38 <_printf_float+0x320>
 8006d5e:	4613      	mov	r3, r2
 8006d60:	4631      	mov	r1, r6
 8006d62:	4642      	mov	r2, r8
 8006d64:	4628      	mov	r0, r5
 8006d66:	47b8      	blx	r7
 8006d68:	3001      	adds	r0, #1
 8006d6a:	d1bf      	bne.n	8006cec <_printf_float+0x2d4>
 8006d6c:	e6a2      	b.n	8006ab4 <_printf_float+0x9c>
 8006d6e:	2301      	movs	r3, #1
 8006d70:	4631      	mov	r1, r6
 8006d72:	4628      	mov	r0, r5
 8006d74:	9204      	str	r2, [sp, #16]
 8006d76:	47b8      	blx	r7
 8006d78:	3001      	adds	r0, #1
 8006d7a:	f43f ae9b 	beq.w	8006ab4 <_printf_float+0x9c>
 8006d7e:	9b05      	ldr	r3, [sp, #20]
 8006d80:	9a04      	ldr	r2, [sp, #16]
 8006d82:	3301      	adds	r3, #1
 8006d84:	9305      	str	r3, [sp, #20]
 8006d86:	e7b7      	b.n	8006cf8 <_printf_float+0x2e0>
 8006d88:	4653      	mov	r3, sl
 8006d8a:	465a      	mov	r2, fp
 8006d8c:	4631      	mov	r1, r6
 8006d8e:	4628      	mov	r0, r5
 8006d90:	47b8      	blx	r7
 8006d92:	3001      	adds	r0, #1
 8006d94:	d1be      	bne.n	8006d14 <_printf_float+0x2fc>
 8006d96:	e68d      	b.n	8006ab4 <_printf_float+0x9c>
 8006d98:	9a04      	ldr	r2, [sp, #16]
 8006d9a:	464b      	mov	r3, r9
 8006d9c:	4442      	add	r2, r8
 8006d9e:	4631      	mov	r1, r6
 8006da0:	4628      	mov	r0, r5
 8006da2:	47b8      	blx	r7
 8006da4:	3001      	adds	r0, #1
 8006da6:	d1c1      	bne.n	8006d2c <_printf_float+0x314>
 8006da8:	e684      	b.n	8006ab4 <_printf_float+0x9c>
 8006daa:	9a08      	ldr	r2, [sp, #32]
 8006dac:	2a01      	cmp	r2, #1
 8006dae:	dc01      	bgt.n	8006db4 <_printf_float+0x39c>
 8006db0:	07db      	lsls	r3, r3, #31
 8006db2:	d537      	bpl.n	8006e24 <_printf_float+0x40c>
 8006db4:	2301      	movs	r3, #1
 8006db6:	4642      	mov	r2, r8
 8006db8:	4631      	mov	r1, r6
 8006dba:	4628      	mov	r0, r5
 8006dbc:	47b8      	blx	r7
 8006dbe:	3001      	adds	r0, #1
 8006dc0:	f43f ae78 	beq.w	8006ab4 <_printf_float+0x9c>
 8006dc4:	4653      	mov	r3, sl
 8006dc6:	465a      	mov	r2, fp
 8006dc8:	4631      	mov	r1, r6
 8006dca:	4628      	mov	r0, r5
 8006dcc:	47b8      	blx	r7
 8006dce:	3001      	adds	r0, #1
 8006dd0:	f43f ae70 	beq.w	8006ab4 <_printf_float+0x9c>
 8006dd4:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8006dd8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006ddc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006de0:	d01b      	beq.n	8006e1a <_printf_float+0x402>
 8006de2:	9b08      	ldr	r3, [sp, #32]
 8006de4:	f108 0201 	add.w	r2, r8, #1
 8006de8:	3b01      	subs	r3, #1
 8006dea:	4631      	mov	r1, r6
 8006dec:	4628      	mov	r0, r5
 8006dee:	47b8      	blx	r7
 8006df0:	3001      	adds	r0, #1
 8006df2:	d10e      	bne.n	8006e12 <_printf_float+0x3fa>
 8006df4:	e65e      	b.n	8006ab4 <_printf_float+0x9c>
 8006df6:	2301      	movs	r3, #1
 8006df8:	464a      	mov	r2, r9
 8006dfa:	4631      	mov	r1, r6
 8006dfc:	4628      	mov	r0, r5
 8006dfe:	47b8      	blx	r7
 8006e00:	3001      	adds	r0, #1
 8006e02:	f43f ae57 	beq.w	8006ab4 <_printf_float+0x9c>
 8006e06:	f108 0801 	add.w	r8, r8, #1
 8006e0a:	9b08      	ldr	r3, [sp, #32]
 8006e0c:	3b01      	subs	r3, #1
 8006e0e:	4543      	cmp	r3, r8
 8006e10:	dcf1      	bgt.n	8006df6 <_printf_float+0x3de>
 8006e12:	9b04      	ldr	r3, [sp, #16]
 8006e14:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006e18:	e6db      	b.n	8006bd2 <_printf_float+0x1ba>
 8006e1a:	f04f 0800 	mov.w	r8, #0
 8006e1e:	f104 091a 	add.w	r9, r4, #26
 8006e22:	e7f2      	b.n	8006e0a <_printf_float+0x3f2>
 8006e24:	2301      	movs	r3, #1
 8006e26:	4642      	mov	r2, r8
 8006e28:	e7df      	b.n	8006dea <_printf_float+0x3d2>
 8006e2a:	2301      	movs	r3, #1
 8006e2c:	464a      	mov	r2, r9
 8006e2e:	4631      	mov	r1, r6
 8006e30:	4628      	mov	r0, r5
 8006e32:	47b8      	blx	r7
 8006e34:	3001      	adds	r0, #1
 8006e36:	f43f ae3d 	beq.w	8006ab4 <_printf_float+0x9c>
 8006e3a:	f108 0801 	add.w	r8, r8, #1
 8006e3e:	68e3      	ldr	r3, [r4, #12]
 8006e40:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006e42:	1a5b      	subs	r3, r3, r1
 8006e44:	4543      	cmp	r3, r8
 8006e46:	dcf0      	bgt.n	8006e2a <_printf_float+0x412>
 8006e48:	e6f7      	b.n	8006c3a <_printf_float+0x222>
 8006e4a:	f04f 0800 	mov.w	r8, #0
 8006e4e:	f104 0919 	add.w	r9, r4, #25
 8006e52:	e7f4      	b.n	8006e3e <_printf_float+0x426>

08006e54 <_printf_common>:
 8006e54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e58:	4616      	mov	r6, r2
 8006e5a:	4699      	mov	r9, r3
 8006e5c:	688a      	ldr	r2, [r1, #8]
 8006e5e:	690b      	ldr	r3, [r1, #16]
 8006e60:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006e64:	4293      	cmp	r3, r2
 8006e66:	bfb8      	it	lt
 8006e68:	4613      	movlt	r3, r2
 8006e6a:	6033      	str	r3, [r6, #0]
 8006e6c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006e70:	4607      	mov	r7, r0
 8006e72:	460c      	mov	r4, r1
 8006e74:	b10a      	cbz	r2, 8006e7a <_printf_common+0x26>
 8006e76:	3301      	adds	r3, #1
 8006e78:	6033      	str	r3, [r6, #0]
 8006e7a:	6823      	ldr	r3, [r4, #0]
 8006e7c:	0699      	lsls	r1, r3, #26
 8006e7e:	bf42      	ittt	mi
 8006e80:	6833      	ldrmi	r3, [r6, #0]
 8006e82:	3302      	addmi	r3, #2
 8006e84:	6033      	strmi	r3, [r6, #0]
 8006e86:	6825      	ldr	r5, [r4, #0]
 8006e88:	f015 0506 	ands.w	r5, r5, #6
 8006e8c:	d106      	bne.n	8006e9c <_printf_common+0x48>
 8006e8e:	f104 0a19 	add.w	sl, r4, #25
 8006e92:	68e3      	ldr	r3, [r4, #12]
 8006e94:	6832      	ldr	r2, [r6, #0]
 8006e96:	1a9b      	subs	r3, r3, r2
 8006e98:	42ab      	cmp	r3, r5
 8006e9a:	dc26      	bgt.n	8006eea <_printf_common+0x96>
 8006e9c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006ea0:	1e13      	subs	r3, r2, #0
 8006ea2:	6822      	ldr	r2, [r4, #0]
 8006ea4:	bf18      	it	ne
 8006ea6:	2301      	movne	r3, #1
 8006ea8:	0692      	lsls	r2, r2, #26
 8006eaa:	d42b      	bmi.n	8006f04 <_printf_common+0xb0>
 8006eac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006eb0:	4649      	mov	r1, r9
 8006eb2:	4638      	mov	r0, r7
 8006eb4:	47c0      	blx	r8
 8006eb6:	3001      	adds	r0, #1
 8006eb8:	d01e      	beq.n	8006ef8 <_printf_common+0xa4>
 8006eba:	6823      	ldr	r3, [r4, #0]
 8006ebc:	68e5      	ldr	r5, [r4, #12]
 8006ebe:	6832      	ldr	r2, [r6, #0]
 8006ec0:	f003 0306 	and.w	r3, r3, #6
 8006ec4:	2b04      	cmp	r3, #4
 8006ec6:	bf08      	it	eq
 8006ec8:	1aad      	subeq	r5, r5, r2
 8006eca:	68a3      	ldr	r3, [r4, #8]
 8006ecc:	6922      	ldr	r2, [r4, #16]
 8006ece:	bf0c      	ite	eq
 8006ed0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006ed4:	2500      	movne	r5, #0
 8006ed6:	4293      	cmp	r3, r2
 8006ed8:	bfc4      	itt	gt
 8006eda:	1a9b      	subgt	r3, r3, r2
 8006edc:	18ed      	addgt	r5, r5, r3
 8006ede:	2600      	movs	r6, #0
 8006ee0:	341a      	adds	r4, #26
 8006ee2:	42b5      	cmp	r5, r6
 8006ee4:	d11a      	bne.n	8006f1c <_printf_common+0xc8>
 8006ee6:	2000      	movs	r0, #0
 8006ee8:	e008      	b.n	8006efc <_printf_common+0xa8>
 8006eea:	2301      	movs	r3, #1
 8006eec:	4652      	mov	r2, sl
 8006eee:	4649      	mov	r1, r9
 8006ef0:	4638      	mov	r0, r7
 8006ef2:	47c0      	blx	r8
 8006ef4:	3001      	adds	r0, #1
 8006ef6:	d103      	bne.n	8006f00 <_printf_common+0xac>
 8006ef8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006efc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f00:	3501      	adds	r5, #1
 8006f02:	e7c6      	b.n	8006e92 <_printf_common+0x3e>
 8006f04:	18e1      	adds	r1, r4, r3
 8006f06:	1c5a      	adds	r2, r3, #1
 8006f08:	2030      	movs	r0, #48	; 0x30
 8006f0a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006f0e:	4422      	add	r2, r4
 8006f10:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006f14:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006f18:	3302      	adds	r3, #2
 8006f1a:	e7c7      	b.n	8006eac <_printf_common+0x58>
 8006f1c:	2301      	movs	r3, #1
 8006f1e:	4622      	mov	r2, r4
 8006f20:	4649      	mov	r1, r9
 8006f22:	4638      	mov	r0, r7
 8006f24:	47c0      	blx	r8
 8006f26:	3001      	adds	r0, #1
 8006f28:	d0e6      	beq.n	8006ef8 <_printf_common+0xa4>
 8006f2a:	3601      	adds	r6, #1
 8006f2c:	e7d9      	b.n	8006ee2 <_printf_common+0x8e>
	...

08006f30 <_printf_i>:
 8006f30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006f34:	7e0f      	ldrb	r7, [r1, #24]
 8006f36:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006f38:	2f78      	cmp	r7, #120	; 0x78
 8006f3a:	4691      	mov	r9, r2
 8006f3c:	4680      	mov	r8, r0
 8006f3e:	460c      	mov	r4, r1
 8006f40:	469a      	mov	sl, r3
 8006f42:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006f46:	d807      	bhi.n	8006f58 <_printf_i+0x28>
 8006f48:	2f62      	cmp	r7, #98	; 0x62
 8006f4a:	d80a      	bhi.n	8006f62 <_printf_i+0x32>
 8006f4c:	2f00      	cmp	r7, #0
 8006f4e:	f000 80d8 	beq.w	8007102 <_printf_i+0x1d2>
 8006f52:	2f58      	cmp	r7, #88	; 0x58
 8006f54:	f000 80a3 	beq.w	800709e <_printf_i+0x16e>
 8006f58:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006f5c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006f60:	e03a      	b.n	8006fd8 <_printf_i+0xa8>
 8006f62:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006f66:	2b15      	cmp	r3, #21
 8006f68:	d8f6      	bhi.n	8006f58 <_printf_i+0x28>
 8006f6a:	a101      	add	r1, pc, #4	; (adr r1, 8006f70 <_printf_i+0x40>)
 8006f6c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006f70:	08006fc9 	.word	0x08006fc9
 8006f74:	08006fdd 	.word	0x08006fdd
 8006f78:	08006f59 	.word	0x08006f59
 8006f7c:	08006f59 	.word	0x08006f59
 8006f80:	08006f59 	.word	0x08006f59
 8006f84:	08006f59 	.word	0x08006f59
 8006f88:	08006fdd 	.word	0x08006fdd
 8006f8c:	08006f59 	.word	0x08006f59
 8006f90:	08006f59 	.word	0x08006f59
 8006f94:	08006f59 	.word	0x08006f59
 8006f98:	08006f59 	.word	0x08006f59
 8006f9c:	080070e9 	.word	0x080070e9
 8006fa0:	0800700d 	.word	0x0800700d
 8006fa4:	080070cb 	.word	0x080070cb
 8006fa8:	08006f59 	.word	0x08006f59
 8006fac:	08006f59 	.word	0x08006f59
 8006fb0:	0800710b 	.word	0x0800710b
 8006fb4:	08006f59 	.word	0x08006f59
 8006fb8:	0800700d 	.word	0x0800700d
 8006fbc:	08006f59 	.word	0x08006f59
 8006fc0:	08006f59 	.word	0x08006f59
 8006fc4:	080070d3 	.word	0x080070d3
 8006fc8:	682b      	ldr	r3, [r5, #0]
 8006fca:	1d1a      	adds	r2, r3, #4
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	602a      	str	r2, [r5, #0]
 8006fd0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006fd4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006fd8:	2301      	movs	r3, #1
 8006fda:	e0a3      	b.n	8007124 <_printf_i+0x1f4>
 8006fdc:	6820      	ldr	r0, [r4, #0]
 8006fde:	6829      	ldr	r1, [r5, #0]
 8006fe0:	0606      	lsls	r6, r0, #24
 8006fe2:	f101 0304 	add.w	r3, r1, #4
 8006fe6:	d50a      	bpl.n	8006ffe <_printf_i+0xce>
 8006fe8:	680e      	ldr	r6, [r1, #0]
 8006fea:	602b      	str	r3, [r5, #0]
 8006fec:	2e00      	cmp	r6, #0
 8006fee:	da03      	bge.n	8006ff8 <_printf_i+0xc8>
 8006ff0:	232d      	movs	r3, #45	; 0x2d
 8006ff2:	4276      	negs	r6, r6
 8006ff4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ff8:	485e      	ldr	r0, [pc, #376]	; (8007174 <_printf_i+0x244>)
 8006ffa:	230a      	movs	r3, #10
 8006ffc:	e019      	b.n	8007032 <_printf_i+0x102>
 8006ffe:	680e      	ldr	r6, [r1, #0]
 8007000:	602b      	str	r3, [r5, #0]
 8007002:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007006:	bf18      	it	ne
 8007008:	b236      	sxthne	r6, r6
 800700a:	e7ef      	b.n	8006fec <_printf_i+0xbc>
 800700c:	682b      	ldr	r3, [r5, #0]
 800700e:	6820      	ldr	r0, [r4, #0]
 8007010:	1d19      	adds	r1, r3, #4
 8007012:	6029      	str	r1, [r5, #0]
 8007014:	0601      	lsls	r1, r0, #24
 8007016:	d501      	bpl.n	800701c <_printf_i+0xec>
 8007018:	681e      	ldr	r6, [r3, #0]
 800701a:	e002      	b.n	8007022 <_printf_i+0xf2>
 800701c:	0646      	lsls	r6, r0, #25
 800701e:	d5fb      	bpl.n	8007018 <_printf_i+0xe8>
 8007020:	881e      	ldrh	r6, [r3, #0]
 8007022:	4854      	ldr	r0, [pc, #336]	; (8007174 <_printf_i+0x244>)
 8007024:	2f6f      	cmp	r7, #111	; 0x6f
 8007026:	bf0c      	ite	eq
 8007028:	2308      	moveq	r3, #8
 800702a:	230a      	movne	r3, #10
 800702c:	2100      	movs	r1, #0
 800702e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007032:	6865      	ldr	r5, [r4, #4]
 8007034:	60a5      	str	r5, [r4, #8]
 8007036:	2d00      	cmp	r5, #0
 8007038:	bfa2      	ittt	ge
 800703a:	6821      	ldrge	r1, [r4, #0]
 800703c:	f021 0104 	bicge.w	r1, r1, #4
 8007040:	6021      	strge	r1, [r4, #0]
 8007042:	b90e      	cbnz	r6, 8007048 <_printf_i+0x118>
 8007044:	2d00      	cmp	r5, #0
 8007046:	d04d      	beq.n	80070e4 <_printf_i+0x1b4>
 8007048:	4615      	mov	r5, r2
 800704a:	fbb6 f1f3 	udiv	r1, r6, r3
 800704e:	fb03 6711 	mls	r7, r3, r1, r6
 8007052:	5dc7      	ldrb	r7, [r0, r7]
 8007054:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007058:	4637      	mov	r7, r6
 800705a:	42bb      	cmp	r3, r7
 800705c:	460e      	mov	r6, r1
 800705e:	d9f4      	bls.n	800704a <_printf_i+0x11a>
 8007060:	2b08      	cmp	r3, #8
 8007062:	d10b      	bne.n	800707c <_printf_i+0x14c>
 8007064:	6823      	ldr	r3, [r4, #0]
 8007066:	07de      	lsls	r6, r3, #31
 8007068:	d508      	bpl.n	800707c <_printf_i+0x14c>
 800706a:	6923      	ldr	r3, [r4, #16]
 800706c:	6861      	ldr	r1, [r4, #4]
 800706e:	4299      	cmp	r1, r3
 8007070:	bfde      	ittt	le
 8007072:	2330      	movle	r3, #48	; 0x30
 8007074:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007078:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800707c:	1b52      	subs	r2, r2, r5
 800707e:	6122      	str	r2, [r4, #16]
 8007080:	f8cd a000 	str.w	sl, [sp]
 8007084:	464b      	mov	r3, r9
 8007086:	aa03      	add	r2, sp, #12
 8007088:	4621      	mov	r1, r4
 800708a:	4640      	mov	r0, r8
 800708c:	f7ff fee2 	bl	8006e54 <_printf_common>
 8007090:	3001      	adds	r0, #1
 8007092:	d14c      	bne.n	800712e <_printf_i+0x1fe>
 8007094:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007098:	b004      	add	sp, #16
 800709a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800709e:	4835      	ldr	r0, [pc, #212]	; (8007174 <_printf_i+0x244>)
 80070a0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80070a4:	6829      	ldr	r1, [r5, #0]
 80070a6:	6823      	ldr	r3, [r4, #0]
 80070a8:	f851 6b04 	ldr.w	r6, [r1], #4
 80070ac:	6029      	str	r1, [r5, #0]
 80070ae:	061d      	lsls	r5, r3, #24
 80070b0:	d514      	bpl.n	80070dc <_printf_i+0x1ac>
 80070b2:	07df      	lsls	r7, r3, #31
 80070b4:	bf44      	itt	mi
 80070b6:	f043 0320 	orrmi.w	r3, r3, #32
 80070ba:	6023      	strmi	r3, [r4, #0]
 80070bc:	b91e      	cbnz	r6, 80070c6 <_printf_i+0x196>
 80070be:	6823      	ldr	r3, [r4, #0]
 80070c0:	f023 0320 	bic.w	r3, r3, #32
 80070c4:	6023      	str	r3, [r4, #0]
 80070c6:	2310      	movs	r3, #16
 80070c8:	e7b0      	b.n	800702c <_printf_i+0xfc>
 80070ca:	6823      	ldr	r3, [r4, #0]
 80070cc:	f043 0320 	orr.w	r3, r3, #32
 80070d0:	6023      	str	r3, [r4, #0]
 80070d2:	2378      	movs	r3, #120	; 0x78
 80070d4:	4828      	ldr	r0, [pc, #160]	; (8007178 <_printf_i+0x248>)
 80070d6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80070da:	e7e3      	b.n	80070a4 <_printf_i+0x174>
 80070dc:	0659      	lsls	r1, r3, #25
 80070de:	bf48      	it	mi
 80070e0:	b2b6      	uxthmi	r6, r6
 80070e2:	e7e6      	b.n	80070b2 <_printf_i+0x182>
 80070e4:	4615      	mov	r5, r2
 80070e6:	e7bb      	b.n	8007060 <_printf_i+0x130>
 80070e8:	682b      	ldr	r3, [r5, #0]
 80070ea:	6826      	ldr	r6, [r4, #0]
 80070ec:	6961      	ldr	r1, [r4, #20]
 80070ee:	1d18      	adds	r0, r3, #4
 80070f0:	6028      	str	r0, [r5, #0]
 80070f2:	0635      	lsls	r5, r6, #24
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	d501      	bpl.n	80070fc <_printf_i+0x1cc>
 80070f8:	6019      	str	r1, [r3, #0]
 80070fa:	e002      	b.n	8007102 <_printf_i+0x1d2>
 80070fc:	0670      	lsls	r0, r6, #25
 80070fe:	d5fb      	bpl.n	80070f8 <_printf_i+0x1c8>
 8007100:	8019      	strh	r1, [r3, #0]
 8007102:	2300      	movs	r3, #0
 8007104:	6123      	str	r3, [r4, #16]
 8007106:	4615      	mov	r5, r2
 8007108:	e7ba      	b.n	8007080 <_printf_i+0x150>
 800710a:	682b      	ldr	r3, [r5, #0]
 800710c:	1d1a      	adds	r2, r3, #4
 800710e:	602a      	str	r2, [r5, #0]
 8007110:	681d      	ldr	r5, [r3, #0]
 8007112:	6862      	ldr	r2, [r4, #4]
 8007114:	2100      	movs	r1, #0
 8007116:	4628      	mov	r0, r5
 8007118:	f7f9 f89a 	bl	8000250 <memchr>
 800711c:	b108      	cbz	r0, 8007122 <_printf_i+0x1f2>
 800711e:	1b40      	subs	r0, r0, r5
 8007120:	6060      	str	r0, [r4, #4]
 8007122:	6863      	ldr	r3, [r4, #4]
 8007124:	6123      	str	r3, [r4, #16]
 8007126:	2300      	movs	r3, #0
 8007128:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800712c:	e7a8      	b.n	8007080 <_printf_i+0x150>
 800712e:	6923      	ldr	r3, [r4, #16]
 8007130:	462a      	mov	r2, r5
 8007132:	4649      	mov	r1, r9
 8007134:	4640      	mov	r0, r8
 8007136:	47d0      	blx	sl
 8007138:	3001      	adds	r0, #1
 800713a:	d0ab      	beq.n	8007094 <_printf_i+0x164>
 800713c:	6823      	ldr	r3, [r4, #0]
 800713e:	079b      	lsls	r3, r3, #30
 8007140:	d413      	bmi.n	800716a <_printf_i+0x23a>
 8007142:	68e0      	ldr	r0, [r4, #12]
 8007144:	9b03      	ldr	r3, [sp, #12]
 8007146:	4298      	cmp	r0, r3
 8007148:	bfb8      	it	lt
 800714a:	4618      	movlt	r0, r3
 800714c:	e7a4      	b.n	8007098 <_printf_i+0x168>
 800714e:	2301      	movs	r3, #1
 8007150:	4632      	mov	r2, r6
 8007152:	4649      	mov	r1, r9
 8007154:	4640      	mov	r0, r8
 8007156:	47d0      	blx	sl
 8007158:	3001      	adds	r0, #1
 800715a:	d09b      	beq.n	8007094 <_printf_i+0x164>
 800715c:	3501      	adds	r5, #1
 800715e:	68e3      	ldr	r3, [r4, #12]
 8007160:	9903      	ldr	r1, [sp, #12]
 8007162:	1a5b      	subs	r3, r3, r1
 8007164:	42ab      	cmp	r3, r5
 8007166:	dcf2      	bgt.n	800714e <_printf_i+0x21e>
 8007168:	e7eb      	b.n	8007142 <_printf_i+0x212>
 800716a:	2500      	movs	r5, #0
 800716c:	f104 0619 	add.w	r6, r4, #25
 8007170:	e7f5      	b.n	800715e <_printf_i+0x22e>
 8007172:	bf00      	nop
 8007174:	08009746 	.word	0x08009746
 8007178:	08009757 	.word	0x08009757

0800717c <setvbuf>:
 800717c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007180:	461d      	mov	r5, r3
 8007182:	4b5d      	ldr	r3, [pc, #372]	; (80072f8 <setvbuf+0x17c>)
 8007184:	681f      	ldr	r7, [r3, #0]
 8007186:	4604      	mov	r4, r0
 8007188:	460e      	mov	r6, r1
 800718a:	4690      	mov	r8, r2
 800718c:	b127      	cbz	r7, 8007198 <setvbuf+0x1c>
 800718e:	69bb      	ldr	r3, [r7, #24]
 8007190:	b913      	cbnz	r3, 8007198 <setvbuf+0x1c>
 8007192:	4638      	mov	r0, r7
 8007194:	f000 ffcc 	bl	8008130 <__sinit>
 8007198:	4b58      	ldr	r3, [pc, #352]	; (80072fc <setvbuf+0x180>)
 800719a:	429c      	cmp	r4, r3
 800719c:	d167      	bne.n	800726e <setvbuf+0xf2>
 800719e:	687c      	ldr	r4, [r7, #4]
 80071a0:	f1b8 0f02 	cmp.w	r8, #2
 80071a4:	d006      	beq.n	80071b4 <setvbuf+0x38>
 80071a6:	f1b8 0f01 	cmp.w	r8, #1
 80071aa:	f200 809f 	bhi.w	80072ec <setvbuf+0x170>
 80071ae:	2d00      	cmp	r5, #0
 80071b0:	f2c0 809c 	blt.w	80072ec <setvbuf+0x170>
 80071b4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80071b6:	07db      	lsls	r3, r3, #31
 80071b8:	d405      	bmi.n	80071c6 <setvbuf+0x4a>
 80071ba:	89a3      	ldrh	r3, [r4, #12]
 80071bc:	0598      	lsls	r0, r3, #22
 80071be:	d402      	bmi.n	80071c6 <setvbuf+0x4a>
 80071c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80071c2:	f001 f858 	bl	8008276 <__retarget_lock_acquire_recursive>
 80071c6:	4621      	mov	r1, r4
 80071c8:	4638      	mov	r0, r7
 80071ca:	f000 ff1d 	bl	8008008 <_fflush_r>
 80071ce:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80071d0:	b141      	cbz	r1, 80071e4 <setvbuf+0x68>
 80071d2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80071d6:	4299      	cmp	r1, r3
 80071d8:	d002      	beq.n	80071e0 <setvbuf+0x64>
 80071da:	4638      	mov	r0, r7
 80071dc:	f001 fc62 	bl	8008aa4 <_free_r>
 80071e0:	2300      	movs	r3, #0
 80071e2:	6363      	str	r3, [r4, #52]	; 0x34
 80071e4:	2300      	movs	r3, #0
 80071e6:	61a3      	str	r3, [r4, #24]
 80071e8:	6063      	str	r3, [r4, #4]
 80071ea:	89a3      	ldrh	r3, [r4, #12]
 80071ec:	0619      	lsls	r1, r3, #24
 80071ee:	d503      	bpl.n	80071f8 <setvbuf+0x7c>
 80071f0:	6921      	ldr	r1, [r4, #16]
 80071f2:	4638      	mov	r0, r7
 80071f4:	f001 fc56 	bl	8008aa4 <_free_r>
 80071f8:	89a3      	ldrh	r3, [r4, #12]
 80071fa:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80071fe:	f023 0303 	bic.w	r3, r3, #3
 8007202:	f1b8 0f02 	cmp.w	r8, #2
 8007206:	81a3      	strh	r3, [r4, #12]
 8007208:	d06c      	beq.n	80072e4 <setvbuf+0x168>
 800720a:	ab01      	add	r3, sp, #4
 800720c:	466a      	mov	r2, sp
 800720e:	4621      	mov	r1, r4
 8007210:	4638      	mov	r0, r7
 8007212:	f001 f832 	bl	800827a <__swhatbuf_r>
 8007216:	89a3      	ldrh	r3, [r4, #12]
 8007218:	4318      	orrs	r0, r3
 800721a:	81a0      	strh	r0, [r4, #12]
 800721c:	2d00      	cmp	r5, #0
 800721e:	d130      	bne.n	8007282 <setvbuf+0x106>
 8007220:	9d00      	ldr	r5, [sp, #0]
 8007222:	4628      	mov	r0, r5
 8007224:	f001 f88e 	bl	8008344 <malloc>
 8007228:	4606      	mov	r6, r0
 800722a:	2800      	cmp	r0, #0
 800722c:	d155      	bne.n	80072da <setvbuf+0x15e>
 800722e:	f8dd 9000 	ldr.w	r9, [sp]
 8007232:	45a9      	cmp	r9, r5
 8007234:	d14a      	bne.n	80072cc <setvbuf+0x150>
 8007236:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800723a:	2200      	movs	r2, #0
 800723c:	60a2      	str	r2, [r4, #8]
 800723e:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8007242:	6022      	str	r2, [r4, #0]
 8007244:	6122      	str	r2, [r4, #16]
 8007246:	2201      	movs	r2, #1
 8007248:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800724c:	6162      	str	r2, [r4, #20]
 800724e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007250:	f043 0302 	orr.w	r3, r3, #2
 8007254:	07d2      	lsls	r2, r2, #31
 8007256:	81a3      	strh	r3, [r4, #12]
 8007258:	d405      	bmi.n	8007266 <setvbuf+0xea>
 800725a:	f413 7f00 	tst.w	r3, #512	; 0x200
 800725e:	d102      	bne.n	8007266 <setvbuf+0xea>
 8007260:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007262:	f001 f809 	bl	8008278 <__retarget_lock_release_recursive>
 8007266:	4628      	mov	r0, r5
 8007268:	b003      	add	sp, #12
 800726a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800726e:	4b24      	ldr	r3, [pc, #144]	; (8007300 <setvbuf+0x184>)
 8007270:	429c      	cmp	r4, r3
 8007272:	d101      	bne.n	8007278 <setvbuf+0xfc>
 8007274:	68bc      	ldr	r4, [r7, #8]
 8007276:	e793      	b.n	80071a0 <setvbuf+0x24>
 8007278:	4b22      	ldr	r3, [pc, #136]	; (8007304 <setvbuf+0x188>)
 800727a:	429c      	cmp	r4, r3
 800727c:	bf08      	it	eq
 800727e:	68fc      	ldreq	r4, [r7, #12]
 8007280:	e78e      	b.n	80071a0 <setvbuf+0x24>
 8007282:	2e00      	cmp	r6, #0
 8007284:	d0cd      	beq.n	8007222 <setvbuf+0xa6>
 8007286:	69bb      	ldr	r3, [r7, #24]
 8007288:	b913      	cbnz	r3, 8007290 <setvbuf+0x114>
 800728a:	4638      	mov	r0, r7
 800728c:	f000 ff50 	bl	8008130 <__sinit>
 8007290:	f1b8 0f01 	cmp.w	r8, #1
 8007294:	bf08      	it	eq
 8007296:	89a3      	ldrheq	r3, [r4, #12]
 8007298:	6026      	str	r6, [r4, #0]
 800729a:	bf04      	itt	eq
 800729c:	f043 0301 	orreq.w	r3, r3, #1
 80072a0:	81a3      	strheq	r3, [r4, #12]
 80072a2:	89a2      	ldrh	r2, [r4, #12]
 80072a4:	f012 0308 	ands.w	r3, r2, #8
 80072a8:	e9c4 6504 	strd	r6, r5, [r4, #16]
 80072ac:	d01c      	beq.n	80072e8 <setvbuf+0x16c>
 80072ae:	07d3      	lsls	r3, r2, #31
 80072b0:	bf41      	itttt	mi
 80072b2:	2300      	movmi	r3, #0
 80072b4:	426d      	negmi	r5, r5
 80072b6:	60a3      	strmi	r3, [r4, #8]
 80072b8:	61a5      	strmi	r5, [r4, #24]
 80072ba:	bf58      	it	pl
 80072bc:	60a5      	strpl	r5, [r4, #8]
 80072be:	6e65      	ldr	r5, [r4, #100]	; 0x64
 80072c0:	f015 0501 	ands.w	r5, r5, #1
 80072c4:	d115      	bne.n	80072f2 <setvbuf+0x176>
 80072c6:	f412 7f00 	tst.w	r2, #512	; 0x200
 80072ca:	e7c8      	b.n	800725e <setvbuf+0xe2>
 80072cc:	4648      	mov	r0, r9
 80072ce:	f001 f839 	bl	8008344 <malloc>
 80072d2:	4606      	mov	r6, r0
 80072d4:	2800      	cmp	r0, #0
 80072d6:	d0ae      	beq.n	8007236 <setvbuf+0xba>
 80072d8:	464d      	mov	r5, r9
 80072da:	89a3      	ldrh	r3, [r4, #12]
 80072dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80072e0:	81a3      	strh	r3, [r4, #12]
 80072e2:	e7d0      	b.n	8007286 <setvbuf+0x10a>
 80072e4:	2500      	movs	r5, #0
 80072e6:	e7a8      	b.n	800723a <setvbuf+0xbe>
 80072e8:	60a3      	str	r3, [r4, #8]
 80072ea:	e7e8      	b.n	80072be <setvbuf+0x142>
 80072ec:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80072f0:	e7b9      	b.n	8007266 <setvbuf+0xea>
 80072f2:	2500      	movs	r5, #0
 80072f4:	e7b7      	b.n	8007266 <setvbuf+0xea>
 80072f6:	bf00      	nop
 80072f8:	20000178 	.word	0x20000178
 80072fc:	08009818 	.word	0x08009818
 8007300:	08009838 	.word	0x08009838
 8007304:	080097f8 	.word	0x080097f8

08007308 <quorem>:
 8007308:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800730c:	6903      	ldr	r3, [r0, #16]
 800730e:	690c      	ldr	r4, [r1, #16]
 8007310:	42a3      	cmp	r3, r4
 8007312:	4607      	mov	r7, r0
 8007314:	f2c0 8081 	blt.w	800741a <quorem+0x112>
 8007318:	3c01      	subs	r4, #1
 800731a:	f101 0814 	add.w	r8, r1, #20
 800731e:	f100 0514 	add.w	r5, r0, #20
 8007322:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007326:	9301      	str	r3, [sp, #4]
 8007328:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800732c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007330:	3301      	adds	r3, #1
 8007332:	429a      	cmp	r2, r3
 8007334:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007338:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800733c:	fbb2 f6f3 	udiv	r6, r2, r3
 8007340:	d331      	bcc.n	80073a6 <quorem+0x9e>
 8007342:	f04f 0e00 	mov.w	lr, #0
 8007346:	4640      	mov	r0, r8
 8007348:	46ac      	mov	ip, r5
 800734a:	46f2      	mov	sl, lr
 800734c:	f850 2b04 	ldr.w	r2, [r0], #4
 8007350:	b293      	uxth	r3, r2
 8007352:	fb06 e303 	mla	r3, r6, r3, lr
 8007356:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800735a:	b29b      	uxth	r3, r3
 800735c:	ebaa 0303 	sub.w	r3, sl, r3
 8007360:	f8dc a000 	ldr.w	sl, [ip]
 8007364:	0c12      	lsrs	r2, r2, #16
 8007366:	fa13 f38a 	uxtah	r3, r3, sl
 800736a:	fb06 e202 	mla	r2, r6, r2, lr
 800736e:	9300      	str	r3, [sp, #0]
 8007370:	9b00      	ldr	r3, [sp, #0]
 8007372:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007376:	b292      	uxth	r2, r2
 8007378:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800737c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007380:	f8bd 3000 	ldrh.w	r3, [sp]
 8007384:	4581      	cmp	r9, r0
 8007386:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800738a:	f84c 3b04 	str.w	r3, [ip], #4
 800738e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007392:	d2db      	bcs.n	800734c <quorem+0x44>
 8007394:	f855 300b 	ldr.w	r3, [r5, fp]
 8007398:	b92b      	cbnz	r3, 80073a6 <quorem+0x9e>
 800739a:	9b01      	ldr	r3, [sp, #4]
 800739c:	3b04      	subs	r3, #4
 800739e:	429d      	cmp	r5, r3
 80073a0:	461a      	mov	r2, r3
 80073a2:	d32e      	bcc.n	8007402 <quorem+0xfa>
 80073a4:	613c      	str	r4, [r7, #16]
 80073a6:	4638      	mov	r0, r7
 80073a8:	f001 fa64 	bl	8008874 <__mcmp>
 80073ac:	2800      	cmp	r0, #0
 80073ae:	db24      	blt.n	80073fa <quorem+0xf2>
 80073b0:	3601      	adds	r6, #1
 80073b2:	4628      	mov	r0, r5
 80073b4:	f04f 0c00 	mov.w	ip, #0
 80073b8:	f858 2b04 	ldr.w	r2, [r8], #4
 80073bc:	f8d0 e000 	ldr.w	lr, [r0]
 80073c0:	b293      	uxth	r3, r2
 80073c2:	ebac 0303 	sub.w	r3, ip, r3
 80073c6:	0c12      	lsrs	r2, r2, #16
 80073c8:	fa13 f38e 	uxtah	r3, r3, lr
 80073cc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80073d0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80073d4:	b29b      	uxth	r3, r3
 80073d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80073da:	45c1      	cmp	r9, r8
 80073dc:	f840 3b04 	str.w	r3, [r0], #4
 80073e0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80073e4:	d2e8      	bcs.n	80073b8 <quorem+0xb0>
 80073e6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80073ea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80073ee:	b922      	cbnz	r2, 80073fa <quorem+0xf2>
 80073f0:	3b04      	subs	r3, #4
 80073f2:	429d      	cmp	r5, r3
 80073f4:	461a      	mov	r2, r3
 80073f6:	d30a      	bcc.n	800740e <quorem+0x106>
 80073f8:	613c      	str	r4, [r7, #16]
 80073fa:	4630      	mov	r0, r6
 80073fc:	b003      	add	sp, #12
 80073fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007402:	6812      	ldr	r2, [r2, #0]
 8007404:	3b04      	subs	r3, #4
 8007406:	2a00      	cmp	r2, #0
 8007408:	d1cc      	bne.n	80073a4 <quorem+0x9c>
 800740a:	3c01      	subs	r4, #1
 800740c:	e7c7      	b.n	800739e <quorem+0x96>
 800740e:	6812      	ldr	r2, [r2, #0]
 8007410:	3b04      	subs	r3, #4
 8007412:	2a00      	cmp	r2, #0
 8007414:	d1f0      	bne.n	80073f8 <quorem+0xf0>
 8007416:	3c01      	subs	r4, #1
 8007418:	e7eb      	b.n	80073f2 <quorem+0xea>
 800741a:	2000      	movs	r0, #0
 800741c:	e7ee      	b.n	80073fc <quorem+0xf4>
	...

08007420 <_dtoa_r>:
 8007420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007424:	ed2d 8b02 	vpush	{d8}
 8007428:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800742a:	b091      	sub	sp, #68	; 0x44
 800742c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007430:	ec59 8b10 	vmov	r8, r9, d0
 8007434:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 8007436:	9106      	str	r1, [sp, #24]
 8007438:	4606      	mov	r6, r0
 800743a:	9208      	str	r2, [sp, #32]
 800743c:	930c      	str	r3, [sp, #48]	; 0x30
 800743e:	b975      	cbnz	r5, 800745e <_dtoa_r+0x3e>
 8007440:	2010      	movs	r0, #16
 8007442:	f000 ff7f 	bl	8008344 <malloc>
 8007446:	4602      	mov	r2, r0
 8007448:	6270      	str	r0, [r6, #36]	; 0x24
 800744a:	b920      	cbnz	r0, 8007456 <_dtoa_r+0x36>
 800744c:	4baa      	ldr	r3, [pc, #680]	; (80076f8 <_dtoa_r+0x2d8>)
 800744e:	21ea      	movs	r1, #234	; 0xea
 8007450:	48aa      	ldr	r0, [pc, #680]	; (80076fc <_dtoa_r+0x2dc>)
 8007452:	f001 fc6d 	bl	8008d30 <__assert_func>
 8007456:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800745a:	6005      	str	r5, [r0, #0]
 800745c:	60c5      	str	r5, [r0, #12]
 800745e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007460:	6819      	ldr	r1, [r3, #0]
 8007462:	b151      	cbz	r1, 800747a <_dtoa_r+0x5a>
 8007464:	685a      	ldr	r2, [r3, #4]
 8007466:	604a      	str	r2, [r1, #4]
 8007468:	2301      	movs	r3, #1
 800746a:	4093      	lsls	r3, r2
 800746c:	608b      	str	r3, [r1, #8]
 800746e:	4630      	mov	r0, r6
 8007470:	f000 ffbe 	bl	80083f0 <_Bfree>
 8007474:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007476:	2200      	movs	r2, #0
 8007478:	601a      	str	r2, [r3, #0]
 800747a:	f1b9 0300 	subs.w	r3, r9, #0
 800747e:	bfbb      	ittet	lt
 8007480:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007484:	9303      	strlt	r3, [sp, #12]
 8007486:	2300      	movge	r3, #0
 8007488:	2201      	movlt	r2, #1
 800748a:	bfac      	ite	ge
 800748c:	6023      	strge	r3, [r4, #0]
 800748e:	6022      	strlt	r2, [r4, #0]
 8007490:	4b9b      	ldr	r3, [pc, #620]	; (8007700 <_dtoa_r+0x2e0>)
 8007492:	9c03      	ldr	r4, [sp, #12]
 8007494:	43a3      	bics	r3, r4
 8007496:	d11c      	bne.n	80074d2 <_dtoa_r+0xb2>
 8007498:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800749a:	f242 730f 	movw	r3, #9999	; 0x270f
 800749e:	6013      	str	r3, [r2, #0]
 80074a0:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80074a4:	ea53 0308 	orrs.w	r3, r3, r8
 80074a8:	f000 84fd 	beq.w	8007ea6 <_dtoa_r+0xa86>
 80074ac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80074ae:	b963      	cbnz	r3, 80074ca <_dtoa_r+0xaa>
 80074b0:	4b94      	ldr	r3, [pc, #592]	; (8007704 <_dtoa_r+0x2e4>)
 80074b2:	e01f      	b.n	80074f4 <_dtoa_r+0xd4>
 80074b4:	4b94      	ldr	r3, [pc, #592]	; (8007708 <_dtoa_r+0x2e8>)
 80074b6:	9301      	str	r3, [sp, #4]
 80074b8:	3308      	adds	r3, #8
 80074ba:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80074bc:	6013      	str	r3, [r2, #0]
 80074be:	9801      	ldr	r0, [sp, #4]
 80074c0:	b011      	add	sp, #68	; 0x44
 80074c2:	ecbd 8b02 	vpop	{d8}
 80074c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074ca:	4b8e      	ldr	r3, [pc, #568]	; (8007704 <_dtoa_r+0x2e4>)
 80074cc:	9301      	str	r3, [sp, #4]
 80074ce:	3303      	adds	r3, #3
 80074d0:	e7f3      	b.n	80074ba <_dtoa_r+0x9a>
 80074d2:	ed9d 8b02 	vldr	d8, [sp, #8]
 80074d6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80074da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80074de:	d10b      	bne.n	80074f8 <_dtoa_r+0xd8>
 80074e0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80074e2:	2301      	movs	r3, #1
 80074e4:	6013      	str	r3, [r2, #0]
 80074e6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	f000 84d9 	beq.w	8007ea0 <_dtoa_r+0xa80>
 80074ee:	4887      	ldr	r0, [pc, #540]	; (800770c <_dtoa_r+0x2ec>)
 80074f0:	6018      	str	r0, [r3, #0]
 80074f2:	1e43      	subs	r3, r0, #1
 80074f4:	9301      	str	r3, [sp, #4]
 80074f6:	e7e2      	b.n	80074be <_dtoa_r+0x9e>
 80074f8:	a90f      	add	r1, sp, #60	; 0x3c
 80074fa:	aa0e      	add	r2, sp, #56	; 0x38
 80074fc:	4630      	mov	r0, r6
 80074fe:	eeb0 0b48 	vmov.f64	d0, d8
 8007502:	f001 fa5d 	bl	80089c0 <__d2b>
 8007506:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800750a:	4605      	mov	r5, r0
 800750c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800750e:	2900      	cmp	r1, #0
 8007510:	d046      	beq.n	80075a0 <_dtoa_r+0x180>
 8007512:	ee18 4a90 	vmov	r4, s17
 8007516:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800751a:	ec53 2b18 	vmov	r2, r3, d8
 800751e:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 8007522:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007526:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800752a:	2400      	movs	r4, #0
 800752c:	ec43 2b16 	vmov	d6, r2, r3
 8007530:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 8007534:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 80076e0 <_dtoa_r+0x2c0>
 8007538:	ee36 7b47 	vsub.f64	d7, d6, d7
 800753c:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 80076e8 <_dtoa_r+0x2c8>
 8007540:	eea7 6b05 	vfma.f64	d6, d7, d5
 8007544:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 80076f0 <_dtoa_r+0x2d0>
 8007548:	ee07 1a90 	vmov	s15, r1
 800754c:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8007550:	eeb0 7b46 	vmov.f64	d7, d6
 8007554:	eea4 7b05 	vfma.f64	d7, d4, d5
 8007558:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800755c:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8007560:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007564:	ee16 ba90 	vmov	fp, s13
 8007568:	940a      	str	r4, [sp, #40]	; 0x28
 800756a:	d508      	bpl.n	800757e <_dtoa_r+0x15e>
 800756c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8007570:	eeb4 6b47 	vcmp.f64	d6, d7
 8007574:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007578:	bf18      	it	ne
 800757a:	f10b 3bff 	addne.w	fp, fp, #4294967295	; 0xffffffff
 800757e:	f1bb 0f16 	cmp.w	fp, #22
 8007582:	d82f      	bhi.n	80075e4 <_dtoa_r+0x1c4>
 8007584:	4b62      	ldr	r3, [pc, #392]	; (8007710 <_dtoa_r+0x2f0>)
 8007586:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800758a:	ed93 7b00 	vldr	d7, [r3]
 800758e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8007592:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007596:	d501      	bpl.n	800759c <_dtoa_r+0x17c>
 8007598:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800759c:	2300      	movs	r3, #0
 800759e:	e022      	b.n	80075e6 <_dtoa_r+0x1c6>
 80075a0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80075a2:	4401      	add	r1, r0
 80075a4:	f201 4332 	addw	r3, r1, #1074	; 0x432
 80075a8:	2b20      	cmp	r3, #32
 80075aa:	bfc1      	itttt	gt
 80075ac:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80075b0:	fa04 f303 	lslgt.w	r3, r4, r3
 80075b4:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 80075b8:	fa28 f804 	lsrgt.w	r8, r8, r4
 80075bc:	bfd6      	itet	le
 80075be:	f1c3 0320 	rsble	r3, r3, #32
 80075c2:	ea43 0808 	orrgt.w	r8, r3, r8
 80075c6:	fa08 f803 	lslle.w	r8, r8, r3
 80075ca:	ee07 8a90 	vmov	s15, r8
 80075ce:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80075d2:	3901      	subs	r1, #1
 80075d4:	ee17 4a90 	vmov	r4, s15
 80075d8:	ec53 2b17 	vmov	r2, r3, d7
 80075dc:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 80075e0:	2401      	movs	r4, #1
 80075e2:	e7a3      	b.n	800752c <_dtoa_r+0x10c>
 80075e4:	2301      	movs	r3, #1
 80075e6:	930b      	str	r3, [sp, #44]	; 0x2c
 80075e8:	1a43      	subs	r3, r0, r1
 80075ea:	1e5a      	subs	r2, r3, #1
 80075ec:	bf45      	ittet	mi
 80075ee:	f1c3 0301 	rsbmi	r3, r3, #1
 80075f2:	9304      	strmi	r3, [sp, #16]
 80075f4:	2300      	movpl	r3, #0
 80075f6:	2300      	movmi	r3, #0
 80075f8:	9205      	str	r2, [sp, #20]
 80075fa:	bf54      	ite	pl
 80075fc:	9304      	strpl	r3, [sp, #16]
 80075fe:	9305      	strmi	r3, [sp, #20]
 8007600:	f1bb 0f00 	cmp.w	fp, #0
 8007604:	db18      	blt.n	8007638 <_dtoa_r+0x218>
 8007606:	9b05      	ldr	r3, [sp, #20]
 8007608:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 800760c:	445b      	add	r3, fp
 800760e:	9305      	str	r3, [sp, #20]
 8007610:	2300      	movs	r3, #0
 8007612:	9a06      	ldr	r2, [sp, #24]
 8007614:	2a09      	cmp	r2, #9
 8007616:	d849      	bhi.n	80076ac <_dtoa_r+0x28c>
 8007618:	2a05      	cmp	r2, #5
 800761a:	bfc4      	itt	gt
 800761c:	3a04      	subgt	r2, #4
 800761e:	9206      	strgt	r2, [sp, #24]
 8007620:	9a06      	ldr	r2, [sp, #24]
 8007622:	f1a2 0202 	sub.w	r2, r2, #2
 8007626:	bfcc      	ite	gt
 8007628:	2400      	movgt	r4, #0
 800762a:	2401      	movle	r4, #1
 800762c:	2a03      	cmp	r2, #3
 800762e:	d848      	bhi.n	80076c2 <_dtoa_r+0x2a2>
 8007630:	e8df f002 	tbb	[pc, r2]
 8007634:	3a2c2e0b 	.word	0x3a2c2e0b
 8007638:	9b04      	ldr	r3, [sp, #16]
 800763a:	2200      	movs	r2, #0
 800763c:	eba3 030b 	sub.w	r3, r3, fp
 8007640:	9304      	str	r3, [sp, #16]
 8007642:	9209      	str	r2, [sp, #36]	; 0x24
 8007644:	f1cb 0300 	rsb	r3, fp, #0
 8007648:	e7e3      	b.n	8007612 <_dtoa_r+0x1f2>
 800764a:	2200      	movs	r2, #0
 800764c:	9207      	str	r2, [sp, #28]
 800764e:	9a08      	ldr	r2, [sp, #32]
 8007650:	2a00      	cmp	r2, #0
 8007652:	dc39      	bgt.n	80076c8 <_dtoa_r+0x2a8>
 8007654:	f04f 0a01 	mov.w	sl, #1
 8007658:	46d1      	mov	r9, sl
 800765a:	4652      	mov	r2, sl
 800765c:	f8cd a020 	str.w	sl, [sp, #32]
 8007660:	6a77      	ldr	r7, [r6, #36]	; 0x24
 8007662:	2100      	movs	r1, #0
 8007664:	6079      	str	r1, [r7, #4]
 8007666:	2004      	movs	r0, #4
 8007668:	f100 0c14 	add.w	ip, r0, #20
 800766c:	4594      	cmp	ip, r2
 800766e:	6879      	ldr	r1, [r7, #4]
 8007670:	d92f      	bls.n	80076d2 <_dtoa_r+0x2b2>
 8007672:	4630      	mov	r0, r6
 8007674:	930d      	str	r3, [sp, #52]	; 0x34
 8007676:	f000 fe7b 	bl	8008370 <_Balloc>
 800767a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800767c:	9001      	str	r0, [sp, #4]
 800767e:	4602      	mov	r2, r0
 8007680:	2800      	cmp	r0, #0
 8007682:	d149      	bne.n	8007718 <_dtoa_r+0x2f8>
 8007684:	4b23      	ldr	r3, [pc, #140]	; (8007714 <_dtoa_r+0x2f4>)
 8007686:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800768a:	e6e1      	b.n	8007450 <_dtoa_r+0x30>
 800768c:	2201      	movs	r2, #1
 800768e:	e7dd      	b.n	800764c <_dtoa_r+0x22c>
 8007690:	2200      	movs	r2, #0
 8007692:	9207      	str	r2, [sp, #28]
 8007694:	9a08      	ldr	r2, [sp, #32]
 8007696:	eb0b 0a02 	add.w	sl, fp, r2
 800769a:	f10a 0901 	add.w	r9, sl, #1
 800769e:	464a      	mov	r2, r9
 80076a0:	2a01      	cmp	r2, #1
 80076a2:	bfb8      	it	lt
 80076a4:	2201      	movlt	r2, #1
 80076a6:	e7db      	b.n	8007660 <_dtoa_r+0x240>
 80076a8:	2201      	movs	r2, #1
 80076aa:	e7f2      	b.n	8007692 <_dtoa_r+0x272>
 80076ac:	2401      	movs	r4, #1
 80076ae:	2200      	movs	r2, #0
 80076b0:	e9cd 2406 	strd	r2, r4, [sp, #24]
 80076b4:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80076b8:	2100      	movs	r1, #0
 80076ba:	46d1      	mov	r9, sl
 80076bc:	2212      	movs	r2, #18
 80076be:	9108      	str	r1, [sp, #32]
 80076c0:	e7ce      	b.n	8007660 <_dtoa_r+0x240>
 80076c2:	2201      	movs	r2, #1
 80076c4:	9207      	str	r2, [sp, #28]
 80076c6:	e7f5      	b.n	80076b4 <_dtoa_r+0x294>
 80076c8:	f8dd a020 	ldr.w	sl, [sp, #32]
 80076cc:	46d1      	mov	r9, sl
 80076ce:	4652      	mov	r2, sl
 80076d0:	e7c6      	b.n	8007660 <_dtoa_r+0x240>
 80076d2:	3101      	adds	r1, #1
 80076d4:	6079      	str	r1, [r7, #4]
 80076d6:	0040      	lsls	r0, r0, #1
 80076d8:	e7c6      	b.n	8007668 <_dtoa_r+0x248>
 80076da:	bf00      	nop
 80076dc:	f3af 8000 	nop.w
 80076e0:	636f4361 	.word	0x636f4361
 80076e4:	3fd287a7 	.word	0x3fd287a7
 80076e8:	8b60c8b3 	.word	0x8b60c8b3
 80076ec:	3fc68a28 	.word	0x3fc68a28
 80076f0:	509f79fb 	.word	0x509f79fb
 80076f4:	3fd34413 	.word	0x3fd34413
 80076f8:	08009775 	.word	0x08009775
 80076fc:	0800978c 	.word	0x0800978c
 8007700:	7ff00000 	.word	0x7ff00000
 8007704:	08009771 	.word	0x08009771
 8007708:	08009768 	.word	0x08009768
 800770c:	08009745 	.word	0x08009745
 8007710:	080098e0 	.word	0x080098e0
 8007714:	080097e7 	.word	0x080097e7
 8007718:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800771a:	9901      	ldr	r1, [sp, #4]
 800771c:	6011      	str	r1, [r2, #0]
 800771e:	f1b9 0f0e 	cmp.w	r9, #14
 8007722:	d86c      	bhi.n	80077fe <_dtoa_r+0x3de>
 8007724:	2c00      	cmp	r4, #0
 8007726:	d06a      	beq.n	80077fe <_dtoa_r+0x3de>
 8007728:	f1bb 0f00 	cmp.w	fp, #0
 800772c:	f340 80a0 	ble.w	8007870 <_dtoa_r+0x450>
 8007730:	49c1      	ldr	r1, [pc, #772]	; (8007a38 <_dtoa_r+0x618>)
 8007732:	f00b 020f 	and.w	r2, fp, #15
 8007736:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800773a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800773e:	ed92 7b00 	vldr	d7, [r2]
 8007742:	ea4f 112b 	mov.w	r1, fp, asr #4
 8007746:	f000 8087 	beq.w	8007858 <_dtoa_r+0x438>
 800774a:	4abc      	ldr	r2, [pc, #752]	; (8007a3c <_dtoa_r+0x61c>)
 800774c:	ed92 6b08 	vldr	d6, [r2, #32]
 8007750:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8007754:	ed8d 6b02 	vstr	d6, [sp, #8]
 8007758:	f001 010f 	and.w	r1, r1, #15
 800775c:	2203      	movs	r2, #3
 800775e:	48b7      	ldr	r0, [pc, #732]	; (8007a3c <_dtoa_r+0x61c>)
 8007760:	2900      	cmp	r1, #0
 8007762:	d17b      	bne.n	800785c <_dtoa_r+0x43c>
 8007764:	ed9d 6b02 	vldr	d6, [sp, #8]
 8007768:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800776c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007770:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007772:	2900      	cmp	r1, #0
 8007774:	f000 80a2 	beq.w	80078bc <_dtoa_r+0x49c>
 8007778:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800777c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007780:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8007784:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007788:	f140 8098 	bpl.w	80078bc <_dtoa_r+0x49c>
 800778c:	f1b9 0f00 	cmp.w	r9, #0
 8007790:	f000 8094 	beq.w	80078bc <_dtoa_r+0x49c>
 8007794:	f1ba 0f00 	cmp.w	sl, #0
 8007798:	dd2f      	ble.n	80077fa <_dtoa_r+0x3da>
 800779a:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800779e:	ee27 7b06 	vmul.f64	d7, d7, d6
 80077a2:	ed8d 7b02 	vstr	d7, [sp, #8]
 80077a6:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 80077aa:	3201      	adds	r2, #1
 80077ac:	4650      	mov	r0, sl
 80077ae:	ed9d 6b02 	vldr	d6, [sp, #8]
 80077b2:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 80077b6:	ee07 2a90 	vmov	s15, r2
 80077ba:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80077be:	eea7 5b06 	vfma.f64	d5, d7, d6
 80077c2:	ee15 4a90 	vmov	r4, s11
 80077c6:	ec52 1b15 	vmov	r1, r2, d5
 80077ca:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 80077ce:	2800      	cmp	r0, #0
 80077d0:	d177      	bne.n	80078c2 <_dtoa_r+0x4a2>
 80077d2:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80077d6:	ee36 6b47 	vsub.f64	d6, d6, d7
 80077da:	ec42 1b17 	vmov	d7, r1, r2
 80077de:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80077e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80077e6:	f300 8263 	bgt.w	8007cb0 <_dtoa_r+0x890>
 80077ea:	eeb1 7b47 	vneg.f64	d7, d7
 80077ee:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80077f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80077f6:	f100 8258 	bmi.w	8007caa <_dtoa_r+0x88a>
 80077fa:	ed8d 8b02 	vstr	d8, [sp, #8]
 80077fe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007800:	2a00      	cmp	r2, #0
 8007802:	f2c0 811d 	blt.w	8007a40 <_dtoa_r+0x620>
 8007806:	f1bb 0f0e 	cmp.w	fp, #14
 800780a:	f300 8119 	bgt.w	8007a40 <_dtoa_r+0x620>
 800780e:	4b8a      	ldr	r3, [pc, #552]	; (8007a38 <_dtoa_r+0x618>)
 8007810:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007814:	ed93 6b00 	vldr	d6, [r3]
 8007818:	9b08      	ldr	r3, [sp, #32]
 800781a:	2b00      	cmp	r3, #0
 800781c:	f280 80b7 	bge.w	800798e <_dtoa_r+0x56e>
 8007820:	f1b9 0f00 	cmp.w	r9, #0
 8007824:	f300 80b3 	bgt.w	800798e <_dtoa_r+0x56e>
 8007828:	f040 823f 	bne.w	8007caa <_dtoa_r+0x88a>
 800782c:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8007830:	ee26 6b07 	vmul.f64	d6, d6, d7
 8007834:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007838:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800783c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007840:	464c      	mov	r4, r9
 8007842:	464f      	mov	r7, r9
 8007844:	f280 8215 	bge.w	8007c72 <_dtoa_r+0x852>
 8007848:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800784c:	2331      	movs	r3, #49	; 0x31
 800784e:	f808 3b01 	strb.w	r3, [r8], #1
 8007852:	f10b 0b01 	add.w	fp, fp, #1
 8007856:	e211      	b.n	8007c7c <_dtoa_r+0x85c>
 8007858:	2202      	movs	r2, #2
 800785a:	e780      	b.n	800775e <_dtoa_r+0x33e>
 800785c:	07cc      	lsls	r4, r1, #31
 800785e:	d504      	bpl.n	800786a <_dtoa_r+0x44a>
 8007860:	ed90 6b00 	vldr	d6, [r0]
 8007864:	3201      	adds	r2, #1
 8007866:	ee27 7b06 	vmul.f64	d7, d7, d6
 800786a:	1049      	asrs	r1, r1, #1
 800786c:	3008      	adds	r0, #8
 800786e:	e777      	b.n	8007760 <_dtoa_r+0x340>
 8007870:	d022      	beq.n	80078b8 <_dtoa_r+0x498>
 8007872:	f1cb 0100 	rsb	r1, fp, #0
 8007876:	4a70      	ldr	r2, [pc, #448]	; (8007a38 <_dtoa_r+0x618>)
 8007878:	f001 000f 	and.w	r0, r1, #15
 800787c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8007880:	ed92 7b00 	vldr	d7, [r2]
 8007884:	ee28 7b07 	vmul.f64	d7, d8, d7
 8007888:	ed8d 7b02 	vstr	d7, [sp, #8]
 800788c:	486b      	ldr	r0, [pc, #428]	; (8007a3c <_dtoa_r+0x61c>)
 800788e:	1109      	asrs	r1, r1, #4
 8007890:	2400      	movs	r4, #0
 8007892:	2202      	movs	r2, #2
 8007894:	b929      	cbnz	r1, 80078a2 <_dtoa_r+0x482>
 8007896:	2c00      	cmp	r4, #0
 8007898:	f43f af6a 	beq.w	8007770 <_dtoa_r+0x350>
 800789c:	ed8d 7b02 	vstr	d7, [sp, #8]
 80078a0:	e766      	b.n	8007770 <_dtoa_r+0x350>
 80078a2:	07cf      	lsls	r7, r1, #31
 80078a4:	d505      	bpl.n	80078b2 <_dtoa_r+0x492>
 80078a6:	ed90 6b00 	vldr	d6, [r0]
 80078aa:	3201      	adds	r2, #1
 80078ac:	2401      	movs	r4, #1
 80078ae:	ee27 7b06 	vmul.f64	d7, d7, d6
 80078b2:	1049      	asrs	r1, r1, #1
 80078b4:	3008      	adds	r0, #8
 80078b6:	e7ed      	b.n	8007894 <_dtoa_r+0x474>
 80078b8:	2202      	movs	r2, #2
 80078ba:	e759      	b.n	8007770 <_dtoa_r+0x350>
 80078bc:	465f      	mov	r7, fp
 80078be:	4648      	mov	r0, r9
 80078c0:	e775      	b.n	80077ae <_dtoa_r+0x38e>
 80078c2:	ec42 1b17 	vmov	d7, r1, r2
 80078c6:	4a5c      	ldr	r2, [pc, #368]	; (8007a38 <_dtoa_r+0x618>)
 80078c8:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80078cc:	ed12 4b02 	vldr	d4, [r2, #-8]
 80078d0:	9a01      	ldr	r2, [sp, #4]
 80078d2:	1814      	adds	r4, r2, r0
 80078d4:	9a07      	ldr	r2, [sp, #28]
 80078d6:	b352      	cbz	r2, 800792e <_dtoa_r+0x50e>
 80078d8:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 80078dc:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 80078e0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80078e4:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80078e8:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80078ec:	ee35 7b47 	vsub.f64	d7, d5, d7
 80078f0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80078f4:	ee14 2a90 	vmov	r2, s9
 80078f8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80078fc:	3230      	adds	r2, #48	; 0x30
 80078fe:	ee36 6b45 	vsub.f64	d6, d6, d5
 8007902:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007906:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800790a:	f808 2b01 	strb.w	r2, [r8], #1
 800790e:	d439      	bmi.n	8007984 <_dtoa_r+0x564>
 8007910:	ee32 5b46 	vsub.f64	d5, d2, d6
 8007914:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8007918:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800791c:	d472      	bmi.n	8007a04 <_dtoa_r+0x5e4>
 800791e:	45a0      	cmp	r8, r4
 8007920:	f43f af6b 	beq.w	80077fa <_dtoa_r+0x3da>
 8007924:	ee27 7b03 	vmul.f64	d7, d7, d3
 8007928:	ee26 6b03 	vmul.f64	d6, d6, d3
 800792c:	e7e0      	b.n	80078f0 <_dtoa_r+0x4d0>
 800792e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007932:	ee27 7b04 	vmul.f64	d7, d7, d4
 8007936:	4621      	mov	r1, r4
 8007938:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800793c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8007940:	ee14 2a90 	vmov	r2, s9
 8007944:	3230      	adds	r2, #48	; 0x30
 8007946:	f808 2b01 	strb.w	r2, [r8], #1
 800794a:	45a0      	cmp	r8, r4
 800794c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8007950:	ee36 6b45 	vsub.f64	d6, d6, d5
 8007954:	d118      	bne.n	8007988 <_dtoa_r+0x568>
 8007956:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800795a:	ee37 4b05 	vadd.f64	d4, d7, d5
 800795e:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8007962:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007966:	dc4d      	bgt.n	8007a04 <_dtoa_r+0x5e4>
 8007968:	ee35 7b47 	vsub.f64	d7, d5, d7
 800796c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007970:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007974:	f57f af41 	bpl.w	80077fa <_dtoa_r+0x3da>
 8007978:	4688      	mov	r8, r1
 800797a:	3901      	subs	r1, #1
 800797c:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8007980:	2b30      	cmp	r3, #48	; 0x30
 8007982:	d0f9      	beq.n	8007978 <_dtoa_r+0x558>
 8007984:	46bb      	mov	fp, r7
 8007986:	e02a      	b.n	80079de <_dtoa_r+0x5be>
 8007988:	ee26 6b03 	vmul.f64	d6, d6, d3
 800798c:	e7d6      	b.n	800793c <_dtoa_r+0x51c>
 800798e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007992:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8007996:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800799a:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800799e:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80079a2:	ee15 3a10 	vmov	r3, s10
 80079a6:	3330      	adds	r3, #48	; 0x30
 80079a8:	f808 3b01 	strb.w	r3, [r8], #1
 80079ac:	9b01      	ldr	r3, [sp, #4]
 80079ae:	eba8 0303 	sub.w	r3, r8, r3
 80079b2:	4599      	cmp	r9, r3
 80079b4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80079b8:	eea3 7b46 	vfms.f64	d7, d3, d6
 80079bc:	d133      	bne.n	8007a26 <_dtoa_r+0x606>
 80079be:	ee37 7b07 	vadd.f64	d7, d7, d7
 80079c2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80079c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079ca:	dc1a      	bgt.n	8007a02 <_dtoa_r+0x5e2>
 80079cc:	eeb4 7b46 	vcmp.f64	d7, d6
 80079d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079d4:	d103      	bne.n	80079de <_dtoa_r+0x5be>
 80079d6:	ee15 3a10 	vmov	r3, s10
 80079da:	07d9      	lsls	r1, r3, #31
 80079dc:	d411      	bmi.n	8007a02 <_dtoa_r+0x5e2>
 80079de:	4629      	mov	r1, r5
 80079e0:	4630      	mov	r0, r6
 80079e2:	f000 fd05 	bl	80083f0 <_Bfree>
 80079e6:	2300      	movs	r3, #0
 80079e8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80079ea:	f888 3000 	strb.w	r3, [r8]
 80079ee:	f10b 0301 	add.w	r3, fp, #1
 80079f2:	6013      	str	r3, [r2, #0]
 80079f4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	f43f ad61 	beq.w	80074be <_dtoa_r+0x9e>
 80079fc:	f8c3 8000 	str.w	r8, [r3]
 8007a00:	e55d      	b.n	80074be <_dtoa_r+0x9e>
 8007a02:	465f      	mov	r7, fp
 8007a04:	4643      	mov	r3, r8
 8007a06:	4698      	mov	r8, r3
 8007a08:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007a0c:	2a39      	cmp	r2, #57	; 0x39
 8007a0e:	d106      	bne.n	8007a1e <_dtoa_r+0x5fe>
 8007a10:	9a01      	ldr	r2, [sp, #4]
 8007a12:	429a      	cmp	r2, r3
 8007a14:	d1f7      	bne.n	8007a06 <_dtoa_r+0x5e6>
 8007a16:	9901      	ldr	r1, [sp, #4]
 8007a18:	2230      	movs	r2, #48	; 0x30
 8007a1a:	3701      	adds	r7, #1
 8007a1c:	700a      	strb	r2, [r1, #0]
 8007a1e:	781a      	ldrb	r2, [r3, #0]
 8007a20:	3201      	adds	r2, #1
 8007a22:	701a      	strb	r2, [r3, #0]
 8007a24:	e7ae      	b.n	8007984 <_dtoa_r+0x564>
 8007a26:	ee27 7b04 	vmul.f64	d7, d7, d4
 8007a2a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007a2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a32:	d1b2      	bne.n	800799a <_dtoa_r+0x57a>
 8007a34:	e7d3      	b.n	80079de <_dtoa_r+0x5be>
 8007a36:	bf00      	nop
 8007a38:	080098e0 	.word	0x080098e0
 8007a3c:	080098b8 	.word	0x080098b8
 8007a40:	9907      	ldr	r1, [sp, #28]
 8007a42:	2900      	cmp	r1, #0
 8007a44:	f000 80d0 	beq.w	8007be8 <_dtoa_r+0x7c8>
 8007a48:	9906      	ldr	r1, [sp, #24]
 8007a4a:	2901      	cmp	r1, #1
 8007a4c:	f300 80b4 	bgt.w	8007bb8 <_dtoa_r+0x798>
 8007a50:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007a52:	2900      	cmp	r1, #0
 8007a54:	f000 80ac 	beq.w	8007bb0 <_dtoa_r+0x790>
 8007a58:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007a5c:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8007a60:	461c      	mov	r4, r3
 8007a62:	930a      	str	r3, [sp, #40]	; 0x28
 8007a64:	9b04      	ldr	r3, [sp, #16]
 8007a66:	4413      	add	r3, r2
 8007a68:	9304      	str	r3, [sp, #16]
 8007a6a:	9b05      	ldr	r3, [sp, #20]
 8007a6c:	2101      	movs	r1, #1
 8007a6e:	4413      	add	r3, r2
 8007a70:	4630      	mov	r0, r6
 8007a72:	9305      	str	r3, [sp, #20]
 8007a74:	f000 fd74 	bl	8008560 <__i2b>
 8007a78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a7a:	4607      	mov	r7, r0
 8007a7c:	f1b8 0f00 	cmp.w	r8, #0
 8007a80:	dd0d      	ble.n	8007a9e <_dtoa_r+0x67e>
 8007a82:	9a05      	ldr	r2, [sp, #20]
 8007a84:	2a00      	cmp	r2, #0
 8007a86:	dd0a      	ble.n	8007a9e <_dtoa_r+0x67e>
 8007a88:	4542      	cmp	r2, r8
 8007a8a:	9904      	ldr	r1, [sp, #16]
 8007a8c:	bfa8      	it	ge
 8007a8e:	4642      	movge	r2, r8
 8007a90:	1a89      	subs	r1, r1, r2
 8007a92:	9104      	str	r1, [sp, #16]
 8007a94:	9905      	ldr	r1, [sp, #20]
 8007a96:	eba8 0802 	sub.w	r8, r8, r2
 8007a9a:	1a8a      	subs	r2, r1, r2
 8007a9c:	9205      	str	r2, [sp, #20]
 8007a9e:	b303      	cbz	r3, 8007ae2 <_dtoa_r+0x6c2>
 8007aa0:	9a07      	ldr	r2, [sp, #28]
 8007aa2:	2a00      	cmp	r2, #0
 8007aa4:	f000 80a5 	beq.w	8007bf2 <_dtoa_r+0x7d2>
 8007aa8:	2c00      	cmp	r4, #0
 8007aaa:	dd13      	ble.n	8007ad4 <_dtoa_r+0x6b4>
 8007aac:	4639      	mov	r1, r7
 8007aae:	4622      	mov	r2, r4
 8007ab0:	4630      	mov	r0, r6
 8007ab2:	930d      	str	r3, [sp, #52]	; 0x34
 8007ab4:	f000 fe14 	bl	80086e0 <__pow5mult>
 8007ab8:	462a      	mov	r2, r5
 8007aba:	4601      	mov	r1, r0
 8007abc:	4607      	mov	r7, r0
 8007abe:	4630      	mov	r0, r6
 8007ac0:	f000 fd64 	bl	800858c <__multiply>
 8007ac4:	4629      	mov	r1, r5
 8007ac6:	900a      	str	r0, [sp, #40]	; 0x28
 8007ac8:	4630      	mov	r0, r6
 8007aca:	f000 fc91 	bl	80083f0 <_Bfree>
 8007ace:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007ad0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007ad2:	4615      	mov	r5, r2
 8007ad4:	1b1a      	subs	r2, r3, r4
 8007ad6:	d004      	beq.n	8007ae2 <_dtoa_r+0x6c2>
 8007ad8:	4629      	mov	r1, r5
 8007ada:	4630      	mov	r0, r6
 8007adc:	f000 fe00 	bl	80086e0 <__pow5mult>
 8007ae0:	4605      	mov	r5, r0
 8007ae2:	2101      	movs	r1, #1
 8007ae4:	4630      	mov	r0, r6
 8007ae6:	f000 fd3b 	bl	8008560 <__i2b>
 8007aea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	4604      	mov	r4, r0
 8007af0:	f340 8081 	ble.w	8007bf6 <_dtoa_r+0x7d6>
 8007af4:	461a      	mov	r2, r3
 8007af6:	4601      	mov	r1, r0
 8007af8:	4630      	mov	r0, r6
 8007afa:	f000 fdf1 	bl	80086e0 <__pow5mult>
 8007afe:	9b06      	ldr	r3, [sp, #24]
 8007b00:	2b01      	cmp	r3, #1
 8007b02:	4604      	mov	r4, r0
 8007b04:	dd7a      	ble.n	8007bfc <_dtoa_r+0x7dc>
 8007b06:	2300      	movs	r3, #0
 8007b08:	930a      	str	r3, [sp, #40]	; 0x28
 8007b0a:	6922      	ldr	r2, [r4, #16]
 8007b0c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8007b10:	6910      	ldr	r0, [r2, #16]
 8007b12:	f000 fcd5 	bl	80084c0 <__hi0bits>
 8007b16:	f1c0 0020 	rsb	r0, r0, #32
 8007b1a:	9b05      	ldr	r3, [sp, #20]
 8007b1c:	4418      	add	r0, r3
 8007b1e:	f010 001f 	ands.w	r0, r0, #31
 8007b22:	f000 808c 	beq.w	8007c3e <_dtoa_r+0x81e>
 8007b26:	f1c0 0220 	rsb	r2, r0, #32
 8007b2a:	2a04      	cmp	r2, #4
 8007b2c:	f340 8085 	ble.w	8007c3a <_dtoa_r+0x81a>
 8007b30:	f1c0 001c 	rsb	r0, r0, #28
 8007b34:	9b04      	ldr	r3, [sp, #16]
 8007b36:	4403      	add	r3, r0
 8007b38:	9304      	str	r3, [sp, #16]
 8007b3a:	9b05      	ldr	r3, [sp, #20]
 8007b3c:	4403      	add	r3, r0
 8007b3e:	4480      	add	r8, r0
 8007b40:	9305      	str	r3, [sp, #20]
 8007b42:	9b04      	ldr	r3, [sp, #16]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	dd05      	ble.n	8007b54 <_dtoa_r+0x734>
 8007b48:	4629      	mov	r1, r5
 8007b4a:	461a      	mov	r2, r3
 8007b4c:	4630      	mov	r0, r6
 8007b4e:	f000 fe21 	bl	8008794 <__lshift>
 8007b52:	4605      	mov	r5, r0
 8007b54:	9b05      	ldr	r3, [sp, #20]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	dd05      	ble.n	8007b66 <_dtoa_r+0x746>
 8007b5a:	4621      	mov	r1, r4
 8007b5c:	461a      	mov	r2, r3
 8007b5e:	4630      	mov	r0, r6
 8007b60:	f000 fe18 	bl	8008794 <__lshift>
 8007b64:	4604      	mov	r4, r0
 8007b66:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d06a      	beq.n	8007c42 <_dtoa_r+0x822>
 8007b6c:	4621      	mov	r1, r4
 8007b6e:	4628      	mov	r0, r5
 8007b70:	f000 fe80 	bl	8008874 <__mcmp>
 8007b74:	2800      	cmp	r0, #0
 8007b76:	da64      	bge.n	8007c42 <_dtoa_r+0x822>
 8007b78:	2300      	movs	r3, #0
 8007b7a:	4629      	mov	r1, r5
 8007b7c:	220a      	movs	r2, #10
 8007b7e:	4630      	mov	r0, r6
 8007b80:	f000 fc58 	bl	8008434 <__multadd>
 8007b84:	9b07      	ldr	r3, [sp, #28]
 8007b86:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8007b8a:	4605      	mov	r5, r0
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	f000 8191 	beq.w	8007eb4 <_dtoa_r+0xa94>
 8007b92:	4639      	mov	r1, r7
 8007b94:	2300      	movs	r3, #0
 8007b96:	220a      	movs	r2, #10
 8007b98:	4630      	mov	r0, r6
 8007b9a:	f000 fc4b 	bl	8008434 <__multadd>
 8007b9e:	f1ba 0f00 	cmp.w	sl, #0
 8007ba2:	4607      	mov	r7, r0
 8007ba4:	f300 808d 	bgt.w	8007cc2 <_dtoa_r+0x8a2>
 8007ba8:	9b06      	ldr	r3, [sp, #24]
 8007baa:	2b02      	cmp	r3, #2
 8007bac:	dc50      	bgt.n	8007c50 <_dtoa_r+0x830>
 8007bae:	e088      	b.n	8007cc2 <_dtoa_r+0x8a2>
 8007bb0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007bb2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007bb6:	e751      	b.n	8007a5c <_dtoa_r+0x63c>
 8007bb8:	f109 34ff 	add.w	r4, r9, #4294967295	; 0xffffffff
 8007bbc:	42a3      	cmp	r3, r4
 8007bbe:	bfbf      	itttt	lt
 8007bc0:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 8007bc2:	1ae3      	sublt	r3, r4, r3
 8007bc4:	18d2      	addlt	r2, r2, r3
 8007bc6:	9209      	strlt	r2, [sp, #36]	; 0x24
 8007bc8:	bfb6      	itet	lt
 8007bca:	4623      	movlt	r3, r4
 8007bcc:	1b1c      	subge	r4, r3, r4
 8007bce:	2400      	movlt	r4, #0
 8007bd0:	f1b9 0f00 	cmp.w	r9, #0
 8007bd4:	bfb5      	itete	lt
 8007bd6:	9a04      	ldrlt	r2, [sp, #16]
 8007bd8:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 8007bdc:	eba2 0809 	sublt.w	r8, r2, r9
 8007be0:	464a      	movge	r2, r9
 8007be2:	bfb8      	it	lt
 8007be4:	2200      	movlt	r2, #0
 8007be6:	e73c      	b.n	8007a62 <_dtoa_r+0x642>
 8007be8:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8007bec:	9f07      	ldr	r7, [sp, #28]
 8007bee:	461c      	mov	r4, r3
 8007bf0:	e744      	b.n	8007a7c <_dtoa_r+0x65c>
 8007bf2:	461a      	mov	r2, r3
 8007bf4:	e770      	b.n	8007ad8 <_dtoa_r+0x6b8>
 8007bf6:	9b06      	ldr	r3, [sp, #24]
 8007bf8:	2b01      	cmp	r3, #1
 8007bfa:	dc18      	bgt.n	8007c2e <_dtoa_r+0x80e>
 8007bfc:	9b02      	ldr	r3, [sp, #8]
 8007bfe:	b9b3      	cbnz	r3, 8007c2e <_dtoa_r+0x80e>
 8007c00:	9b03      	ldr	r3, [sp, #12]
 8007c02:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8007c06:	b9a2      	cbnz	r2, 8007c32 <_dtoa_r+0x812>
 8007c08:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007c0c:	0d12      	lsrs	r2, r2, #20
 8007c0e:	0512      	lsls	r2, r2, #20
 8007c10:	b18a      	cbz	r2, 8007c36 <_dtoa_r+0x816>
 8007c12:	9b04      	ldr	r3, [sp, #16]
 8007c14:	3301      	adds	r3, #1
 8007c16:	9304      	str	r3, [sp, #16]
 8007c18:	9b05      	ldr	r3, [sp, #20]
 8007c1a:	3301      	adds	r3, #1
 8007c1c:	9305      	str	r3, [sp, #20]
 8007c1e:	2301      	movs	r3, #1
 8007c20:	930a      	str	r3, [sp, #40]	; 0x28
 8007c22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	f47f af70 	bne.w	8007b0a <_dtoa_r+0x6ea>
 8007c2a:	2001      	movs	r0, #1
 8007c2c:	e775      	b.n	8007b1a <_dtoa_r+0x6fa>
 8007c2e:	2300      	movs	r3, #0
 8007c30:	e7f6      	b.n	8007c20 <_dtoa_r+0x800>
 8007c32:	9b02      	ldr	r3, [sp, #8]
 8007c34:	e7f4      	b.n	8007c20 <_dtoa_r+0x800>
 8007c36:	920a      	str	r2, [sp, #40]	; 0x28
 8007c38:	e7f3      	b.n	8007c22 <_dtoa_r+0x802>
 8007c3a:	d082      	beq.n	8007b42 <_dtoa_r+0x722>
 8007c3c:	4610      	mov	r0, r2
 8007c3e:	301c      	adds	r0, #28
 8007c40:	e778      	b.n	8007b34 <_dtoa_r+0x714>
 8007c42:	f1b9 0f00 	cmp.w	r9, #0
 8007c46:	dc37      	bgt.n	8007cb8 <_dtoa_r+0x898>
 8007c48:	9b06      	ldr	r3, [sp, #24]
 8007c4a:	2b02      	cmp	r3, #2
 8007c4c:	dd34      	ble.n	8007cb8 <_dtoa_r+0x898>
 8007c4e:	46ca      	mov	sl, r9
 8007c50:	f1ba 0f00 	cmp.w	sl, #0
 8007c54:	d10d      	bne.n	8007c72 <_dtoa_r+0x852>
 8007c56:	4621      	mov	r1, r4
 8007c58:	4653      	mov	r3, sl
 8007c5a:	2205      	movs	r2, #5
 8007c5c:	4630      	mov	r0, r6
 8007c5e:	f000 fbe9 	bl	8008434 <__multadd>
 8007c62:	4601      	mov	r1, r0
 8007c64:	4604      	mov	r4, r0
 8007c66:	4628      	mov	r0, r5
 8007c68:	f000 fe04 	bl	8008874 <__mcmp>
 8007c6c:	2800      	cmp	r0, #0
 8007c6e:	f73f adeb 	bgt.w	8007848 <_dtoa_r+0x428>
 8007c72:	9b08      	ldr	r3, [sp, #32]
 8007c74:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007c78:	ea6f 0b03 	mvn.w	fp, r3
 8007c7c:	f04f 0900 	mov.w	r9, #0
 8007c80:	4621      	mov	r1, r4
 8007c82:	4630      	mov	r0, r6
 8007c84:	f000 fbb4 	bl	80083f0 <_Bfree>
 8007c88:	2f00      	cmp	r7, #0
 8007c8a:	f43f aea8 	beq.w	80079de <_dtoa_r+0x5be>
 8007c8e:	f1b9 0f00 	cmp.w	r9, #0
 8007c92:	d005      	beq.n	8007ca0 <_dtoa_r+0x880>
 8007c94:	45b9      	cmp	r9, r7
 8007c96:	d003      	beq.n	8007ca0 <_dtoa_r+0x880>
 8007c98:	4649      	mov	r1, r9
 8007c9a:	4630      	mov	r0, r6
 8007c9c:	f000 fba8 	bl	80083f0 <_Bfree>
 8007ca0:	4639      	mov	r1, r7
 8007ca2:	4630      	mov	r0, r6
 8007ca4:	f000 fba4 	bl	80083f0 <_Bfree>
 8007ca8:	e699      	b.n	80079de <_dtoa_r+0x5be>
 8007caa:	2400      	movs	r4, #0
 8007cac:	4627      	mov	r7, r4
 8007cae:	e7e0      	b.n	8007c72 <_dtoa_r+0x852>
 8007cb0:	46bb      	mov	fp, r7
 8007cb2:	4604      	mov	r4, r0
 8007cb4:	4607      	mov	r7, r0
 8007cb6:	e5c7      	b.n	8007848 <_dtoa_r+0x428>
 8007cb8:	9b07      	ldr	r3, [sp, #28]
 8007cba:	46ca      	mov	sl, r9
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	f000 8100 	beq.w	8007ec2 <_dtoa_r+0xaa2>
 8007cc2:	f1b8 0f00 	cmp.w	r8, #0
 8007cc6:	dd05      	ble.n	8007cd4 <_dtoa_r+0x8b4>
 8007cc8:	4639      	mov	r1, r7
 8007cca:	4642      	mov	r2, r8
 8007ccc:	4630      	mov	r0, r6
 8007cce:	f000 fd61 	bl	8008794 <__lshift>
 8007cd2:	4607      	mov	r7, r0
 8007cd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d05d      	beq.n	8007d96 <_dtoa_r+0x976>
 8007cda:	6879      	ldr	r1, [r7, #4]
 8007cdc:	4630      	mov	r0, r6
 8007cde:	f000 fb47 	bl	8008370 <_Balloc>
 8007ce2:	4680      	mov	r8, r0
 8007ce4:	b928      	cbnz	r0, 8007cf2 <_dtoa_r+0x8d2>
 8007ce6:	4b82      	ldr	r3, [pc, #520]	; (8007ef0 <_dtoa_r+0xad0>)
 8007ce8:	4602      	mov	r2, r0
 8007cea:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007cee:	f7ff bbaf 	b.w	8007450 <_dtoa_r+0x30>
 8007cf2:	693a      	ldr	r2, [r7, #16]
 8007cf4:	3202      	adds	r2, #2
 8007cf6:	0092      	lsls	r2, r2, #2
 8007cf8:	f107 010c 	add.w	r1, r7, #12
 8007cfc:	300c      	adds	r0, #12
 8007cfe:	f000 fb29 	bl	8008354 <memcpy>
 8007d02:	2201      	movs	r2, #1
 8007d04:	4641      	mov	r1, r8
 8007d06:	4630      	mov	r0, r6
 8007d08:	f000 fd44 	bl	8008794 <__lshift>
 8007d0c:	9b01      	ldr	r3, [sp, #4]
 8007d0e:	3301      	adds	r3, #1
 8007d10:	9304      	str	r3, [sp, #16]
 8007d12:	9b01      	ldr	r3, [sp, #4]
 8007d14:	4453      	add	r3, sl
 8007d16:	9308      	str	r3, [sp, #32]
 8007d18:	9b02      	ldr	r3, [sp, #8]
 8007d1a:	f003 0301 	and.w	r3, r3, #1
 8007d1e:	46b9      	mov	r9, r7
 8007d20:	9307      	str	r3, [sp, #28]
 8007d22:	4607      	mov	r7, r0
 8007d24:	9b04      	ldr	r3, [sp, #16]
 8007d26:	4621      	mov	r1, r4
 8007d28:	3b01      	subs	r3, #1
 8007d2a:	4628      	mov	r0, r5
 8007d2c:	9302      	str	r3, [sp, #8]
 8007d2e:	f7ff faeb 	bl	8007308 <quorem>
 8007d32:	4603      	mov	r3, r0
 8007d34:	3330      	adds	r3, #48	; 0x30
 8007d36:	9005      	str	r0, [sp, #20]
 8007d38:	4649      	mov	r1, r9
 8007d3a:	4628      	mov	r0, r5
 8007d3c:	9309      	str	r3, [sp, #36]	; 0x24
 8007d3e:	f000 fd99 	bl	8008874 <__mcmp>
 8007d42:	463a      	mov	r2, r7
 8007d44:	4682      	mov	sl, r0
 8007d46:	4621      	mov	r1, r4
 8007d48:	4630      	mov	r0, r6
 8007d4a:	f000 fdaf 	bl	80088ac <__mdiff>
 8007d4e:	68c2      	ldr	r2, [r0, #12]
 8007d50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d52:	4680      	mov	r8, r0
 8007d54:	bb0a      	cbnz	r2, 8007d9a <_dtoa_r+0x97a>
 8007d56:	4601      	mov	r1, r0
 8007d58:	4628      	mov	r0, r5
 8007d5a:	f000 fd8b 	bl	8008874 <__mcmp>
 8007d5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d60:	4602      	mov	r2, r0
 8007d62:	4641      	mov	r1, r8
 8007d64:	4630      	mov	r0, r6
 8007d66:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 8007d6a:	f000 fb41 	bl	80083f0 <_Bfree>
 8007d6e:	9b06      	ldr	r3, [sp, #24]
 8007d70:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007d72:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8007d76:	ea43 0102 	orr.w	r1, r3, r2
 8007d7a:	9b07      	ldr	r3, [sp, #28]
 8007d7c:	430b      	orrs	r3, r1
 8007d7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d80:	d10d      	bne.n	8007d9e <_dtoa_r+0x97e>
 8007d82:	2b39      	cmp	r3, #57	; 0x39
 8007d84:	d029      	beq.n	8007dda <_dtoa_r+0x9ba>
 8007d86:	f1ba 0f00 	cmp.w	sl, #0
 8007d8a:	dd01      	ble.n	8007d90 <_dtoa_r+0x970>
 8007d8c:	9b05      	ldr	r3, [sp, #20]
 8007d8e:	3331      	adds	r3, #49	; 0x31
 8007d90:	9a02      	ldr	r2, [sp, #8]
 8007d92:	7013      	strb	r3, [r2, #0]
 8007d94:	e774      	b.n	8007c80 <_dtoa_r+0x860>
 8007d96:	4638      	mov	r0, r7
 8007d98:	e7b8      	b.n	8007d0c <_dtoa_r+0x8ec>
 8007d9a:	2201      	movs	r2, #1
 8007d9c:	e7e1      	b.n	8007d62 <_dtoa_r+0x942>
 8007d9e:	f1ba 0f00 	cmp.w	sl, #0
 8007da2:	db06      	blt.n	8007db2 <_dtoa_r+0x992>
 8007da4:	9906      	ldr	r1, [sp, #24]
 8007da6:	ea41 0a0a 	orr.w	sl, r1, sl
 8007daa:	9907      	ldr	r1, [sp, #28]
 8007dac:	ea5a 0101 	orrs.w	r1, sl, r1
 8007db0:	d120      	bne.n	8007df4 <_dtoa_r+0x9d4>
 8007db2:	2a00      	cmp	r2, #0
 8007db4:	ddec      	ble.n	8007d90 <_dtoa_r+0x970>
 8007db6:	4629      	mov	r1, r5
 8007db8:	2201      	movs	r2, #1
 8007dba:	4630      	mov	r0, r6
 8007dbc:	9304      	str	r3, [sp, #16]
 8007dbe:	f000 fce9 	bl	8008794 <__lshift>
 8007dc2:	4621      	mov	r1, r4
 8007dc4:	4605      	mov	r5, r0
 8007dc6:	f000 fd55 	bl	8008874 <__mcmp>
 8007dca:	2800      	cmp	r0, #0
 8007dcc:	9b04      	ldr	r3, [sp, #16]
 8007dce:	dc02      	bgt.n	8007dd6 <_dtoa_r+0x9b6>
 8007dd0:	d1de      	bne.n	8007d90 <_dtoa_r+0x970>
 8007dd2:	07da      	lsls	r2, r3, #31
 8007dd4:	d5dc      	bpl.n	8007d90 <_dtoa_r+0x970>
 8007dd6:	2b39      	cmp	r3, #57	; 0x39
 8007dd8:	d1d8      	bne.n	8007d8c <_dtoa_r+0x96c>
 8007dda:	9a02      	ldr	r2, [sp, #8]
 8007ddc:	2339      	movs	r3, #57	; 0x39
 8007dde:	7013      	strb	r3, [r2, #0]
 8007de0:	4643      	mov	r3, r8
 8007de2:	4698      	mov	r8, r3
 8007de4:	3b01      	subs	r3, #1
 8007de6:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8007dea:	2a39      	cmp	r2, #57	; 0x39
 8007dec:	d051      	beq.n	8007e92 <_dtoa_r+0xa72>
 8007dee:	3201      	adds	r2, #1
 8007df0:	701a      	strb	r2, [r3, #0]
 8007df2:	e745      	b.n	8007c80 <_dtoa_r+0x860>
 8007df4:	2a00      	cmp	r2, #0
 8007df6:	dd03      	ble.n	8007e00 <_dtoa_r+0x9e0>
 8007df8:	2b39      	cmp	r3, #57	; 0x39
 8007dfa:	d0ee      	beq.n	8007dda <_dtoa_r+0x9ba>
 8007dfc:	3301      	adds	r3, #1
 8007dfe:	e7c7      	b.n	8007d90 <_dtoa_r+0x970>
 8007e00:	9a04      	ldr	r2, [sp, #16]
 8007e02:	9908      	ldr	r1, [sp, #32]
 8007e04:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007e08:	428a      	cmp	r2, r1
 8007e0a:	d02b      	beq.n	8007e64 <_dtoa_r+0xa44>
 8007e0c:	4629      	mov	r1, r5
 8007e0e:	2300      	movs	r3, #0
 8007e10:	220a      	movs	r2, #10
 8007e12:	4630      	mov	r0, r6
 8007e14:	f000 fb0e 	bl	8008434 <__multadd>
 8007e18:	45b9      	cmp	r9, r7
 8007e1a:	4605      	mov	r5, r0
 8007e1c:	f04f 0300 	mov.w	r3, #0
 8007e20:	f04f 020a 	mov.w	r2, #10
 8007e24:	4649      	mov	r1, r9
 8007e26:	4630      	mov	r0, r6
 8007e28:	d107      	bne.n	8007e3a <_dtoa_r+0xa1a>
 8007e2a:	f000 fb03 	bl	8008434 <__multadd>
 8007e2e:	4681      	mov	r9, r0
 8007e30:	4607      	mov	r7, r0
 8007e32:	9b04      	ldr	r3, [sp, #16]
 8007e34:	3301      	adds	r3, #1
 8007e36:	9304      	str	r3, [sp, #16]
 8007e38:	e774      	b.n	8007d24 <_dtoa_r+0x904>
 8007e3a:	f000 fafb 	bl	8008434 <__multadd>
 8007e3e:	4639      	mov	r1, r7
 8007e40:	4681      	mov	r9, r0
 8007e42:	2300      	movs	r3, #0
 8007e44:	220a      	movs	r2, #10
 8007e46:	4630      	mov	r0, r6
 8007e48:	f000 faf4 	bl	8008434 <__multadd>
 8007e4c:	4607      	mov	r7, r0
 8007e4e:	e7f0      	b.n	8007e32 <_dtoa_r+0xa12>
 8007e50:	f1ba 0f00 	cmp.w	sl, #0
 8007e54:	9a01      	ldr	r2, [sp, #4]
 8007e56:	bfcc      	ite	gt
 8007e58:	46d0      	movgt	r8, sl
 8007e5a:	f04f 0801 	movle.w	r8, #1
 8007e5e:	4490      	add	r8, r2
 8007e60:	f04f 0900 	mov.w	r9, #0
 8007e64:	4629      	mov	r1, r5
 8007e66:	2201      	movs	r2, #1
 8007e68:	4630      	mov	r0, r6
 8007e6a:	9302      	str	r3, [sp, #8]
 8007e6c:	f000 fc92 	bl	8008794 <__lshift>
 8007e70:	4621      	mov	r1, r4
 8007e72:	4605      	mov	r5, r0
 8007e74:	f000 fcfe 	bl	8008874 <__mcmp>
 8007e78:	2800      	cmp	r0, #0
 8007e7a:	dcb1      	bgt.n	8007de0 <_dtoa_r+0x9c0>
 8007e7c:	d102      	bne.n	8007e84 <_dtoa_r+0xa64>
 8007e7e:	9b02      	ldr	r3, [sp, #8]
 8007e80:	07db      	lsls	r3, r3, #31
 8007e82:	d4ad      	bmi.n	8007de0 <_dtoa_r+0x9c0>
 8007e84:	4643      	mov	r3, r8
 8007e86:	4698      	mov	r8, r3
 8007e88:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007e8c:	2a30      	cmp	r2, #48	; 0x30
 8007e8e:	d0fa      	beq.n	8007e86 <_dtoa_r+0xa66>
 8007e90:	e6f6      	b.n	8007c80 <_dtoa_r+0x860>
 8007e92:	9a01      	ldr	r2, [sp, #4]
 8007e94:	429a      	cmp	r2, r3
 8007e96:	d1a4      	bne.n	8007de2 <_dtoa_r+0x9c2>
 8007e98:	f10b 0b01 	add.w	fp, fp, #1
 8007e9c:	2331      	movs	r3, #49	; 0x31
 8007e9e:	e778      	b.n	8007d92 <_dtoa_r+0x972>
 8007ea0:	4b14      	ldr	r3, [pc, #80]	; (8007ef4 <_dtoa_r+0xad4>)
 8007ea2:	f7ff bb27 	b.w	80074f4 <_dtoa_r+0xd4>
 8007ea6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	f47f ab03 	bne.w	80074b4 <_dtoa_r+0x94>
 8007eae:	4b12      	ldr	r3, [pc, #72]	; (8007ef8 <_dtoa_r+0xad8>)
 8007eb0:	f7ff bb20 	b.w	80074f4 <_dtoa_r+0xd4>
 8007eb4:	f1ba 0f00 	cmp.w	sl, #0
 8007eb8:	dc03      	bgt.n	8007ec2 <_dtoa_r+0xaa2>
 8007eba:	9b06      	ldr	r3, [sp, #24]
 8007ebc:	2b02      	cmp	r3, #2
 8007ebe:	f73f aec7 	bgt.w	8007c50 <_dtoa_r+0x830>
 8007ec2:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007ec6:	4621      	mov	r1, r4
 8007ec8:	4628      	mov	r0, r5
 8007eca:	f7ff fa1d 	bl	8007308 <quorem>
 8007ece:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007ed2:	f808 3b01 	strb.w	r3, [r8], #1
 8007ed6:	9a01      	ldr	r2, [sp, #4]
 8007ed8:	eba8 0202 	sub.w	r2, r8, r2
 8007edc:	4592      	cmp	sl, r2
 8007ede:	ddb7      	ble.n	8007e50 <_dtoa_r+0xa30>
 8007ee0:	4629      	mov	r1, r5
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	220a      	movs	r2, #10
 8007ee6:	4630      	mov	r0, r6
 8007ee8:	f000 faa4 	bl	8008434 <__multadd>
 8007eec:	4605      	mov	r5, r0
 8007eee:	e7ea      	b.n	8007ec6 <_dtoa_r+0xaa6>
 8007ef0:	080097e7 	.word	0x080097e7
 8007ef4:	08009744 	.word	0x08009744
 8007ef8:	08009768 	.word	0x08009768

08007efc <__sflush_r>:
 8007efc:	898a      	ldrh	r2, [r1, #12]
 8007efe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f02:	4605      	mov	r5, r0
 8007f04:	0710      	lsls	r0, r2, #28
 8007f06:	460c      	mov	r4, r1
 8007f08:	d458      	bmi.n	8007fbc <__sflush_r+0xc0>
 8007f0a:	684b      	ldr	r3, [r1, #4]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	dc05      	bgt.n	8007f1c <__sflush_r+0x20>
 8007f10:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	dc02      	bgt.n	8007f1c <__sflush_r+0x20>
 8007f16:	2000      	movs	r0, #0
 8007f18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f1c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007f1e:	2e00      	cmp	r6, #0
 8007f20:	d0f9      	beq.n	8007f16 <__sflush_r+0x1a>
 8007f22:	2300      	movs	r3, #0
 8007f24:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007f28:	682f      	ldr	r7, [r5, #0]
 8007f2a:	602b      	str	r3, [r5, #0]
 8007f2c:	d032      	beq.n	8007f94 <__sflush_r+0x98>
 8007f2e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007f30:	89a3      	ldrh	r3, [r4, #12]
 8007f32:	075a      	lsls	r2, r3, #29
 8007f34:	d505      	bpl.n	8007f42 <__sflush_r+0x46>
 8007f36:	6863      	ldr	r3, [r4, #4]
 8007f38:	1ac0      	subs	r0, r0, r3
 8007f3a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007f3c:	b10b      	cbz	r3, 8007f42 <__sflush_r+0x46>
 8007f3e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007f40:	1ac0      	subs	r0, r0, r3
 8007f42:	2300      	movs	r3, #0
 8007f44:	4602      	mov	r2, r0
 8007f46:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007f48:	6a21      	ldr	r1, [r4, #32]
 8007f4a:	4628      	mov	r0, r5
 8007f4c:	47b0      	blx	r6
 8007f4e:	1c43      	adds	r3, r0, #1
 8007f50:	89a3      	ldrh	r3, [r4, #12]
 8007f52:	d106      	bne.n	8007f62 <__sflush_r+0x66>
 8007f54:	6829      	ldr	r1, [r5, #0]
 8007f56:	291d      	cmp	r1, #29
 8007f58:	d82c      	bhi.n	8007fb4 <__sflush_r+0xb8>
 8007f5a:	4a2a      	ldr	r2, [pc, #168]	; (8008004 <__sflush_r+0x108>)
 8007f5c:	40ca      	lsrs	r2, r1
 8007f5e:	07d6      	lsls	r6, r2, #31
 8007f60:	d528      	bpl.n	8007fb4 <__sflush_r+0xb8>
 8007f62:	2200      	movs	r2, #0
 8007f64:	6062      	str	r2, [r4, #4]
 8007f66:	04d9      	lsls	r1, r3, #19
 8007f68:	6922      	ldr	r2, [r4, #16]
 8007f6a:	6022      	str	r2, [r4, #0]
 8007f6c:	d504      	bpl.n	8007f78 <__sflush_r+0x7c>
 8007f6e:	1c42      	adds	r2, r0, #1
 8007f70:	d101      	bne.n	8007f76 <__sflush_r+0x7a>
 8007f72:	682b      	ldr	r3, [r5, #0]
 8007f74:	b903      	cbnz	r3, 8007f78 <__sflush_r+0x7c>
 8007f76:	6560      	str	r0, [r4, #84]	; 0x54
 8007f78:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007f7a:	602f      	str	r7, [r5, #0]
 8007f7c:	2900      	cmp	r1, #0
 8007f7e:	d0ca      	beq.n	8007f16 <__sflush_r+0x1a>
 8007f80:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007f84:	4299      	cmp	r1, r3
 8007f86:	d002      	beq.n	8007f8e <__sflush_r+0x92>
 8007f88:	4628      	mov	r0, r5
 8007f8a:	f000 fd8b 	bl	8008aa4 <_free_r>
 8007f8e:	2000      	movs	r0, #0
 8007f90:	6360      	str	r0, [r4, #52]	; 0x34
 8007f92:	e7c1      	b.n	8007f18 <__sflush_r+0x1c>
 8007f94:	6a21      	ldr	r1, [r4, #32]
 8007f96:	2301      	movs	r3, #1
 8007f98:	4628      	mov	r0, r5
 8007f9a:	47b0      	blx	r6
 8007f9c:	1c41      	adds	r1, r0, #1
 8007f9e:	d1c7      	bne.n	8007f30 <__sflush_r+0x34>
 8007fa0:	682b      	ldr	r3, [r5, #0]
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d0c4      	beq.n	8007f30 <__sflush_r+0x34>
 8007fa6:	2b1d      	cmp	r3, #29
 8007fa8:	d001      	beq.n	8007fae <__sflush_r+0xb2>
 8007faa:	2b16      	cmp	r3, #22
 8007fac:	d101      	bne.n	8007fb2 <__sflush_r+0xb6>
 8007fae:	602f      	str	r7, [r5, #0]
 8007fb0:	e7b1      	b.n	8007f16 <__sflush_r+0x1a>
 8007fb2:	89a3      	ldrh	r3, [r4, #12]
 8007fb4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007fb8:	81a3      	strh	r3, [r4, #12]
 8007fba:	e7ad      	b.n	8007f18 <__sflush_r+0x1c>
 8007fbc:	690f      	ldr	r7, [r1, #16]
 8007fbe:	2f00      	cmp	r7, #0
 8007fc0:	d0a9      	beq.n	8007f16 <__sflush_r+0x1a>
 8007fc2:	0793      	lsls	r3, r2, #30
 8007fc4:	680e      	ldr	r6, [r1, #0]
 8007fc6:	bf08      	it	eq
 8007fc8:	694b      	ldreq	r3, [r1, #20]
 8007fca:	600f      	str	r7, [r1, #0]
 8007fcc:	bf18      	it	ne
 8007fce:	2300      	movne	r3, #0
 8007fd0:	eba6 0807 	sub.w	r8, r6, r7
 8007fd4:	608b      	str	r3, [r1, #8]
 8007fd6:	f1b8 0f00 	cmp.w	r8, #0
 8007fda:	dd9c      	ble.n	8007f16 <__sflush_r+0x1a>
 8007fdc:	6a21      	ldr	r1, [r4, #32]
 8007fde:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007fe0:	4643      	mov	r3, r8
 8007fe2:	463a      	mov	r2, r7
 8007fe4:	4628      	mov	r0, r5
 8007fe6:	47b0      	blx	r6
 8007fe8:	2800      	cmp	r0, #0
 8007fea:	dc06      	bgt.n	8007ffa <__sflush_r+0xfe>
 8007fec:	89a3      	ldrh	r3, [r4, #12]
 8007fee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ff2:	81a3      	strh	r3, [r4, #12]
 8007ff4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007ff8:	e78e      	b.n	8007f18 <__sflush_r+0x1c>
 8007ffa:	4407      	add	r7, r0
 8007ffc:	eba8 0800 	sub.w	r8, r8, r0
 8008000:	e7e9      	b.n	8007fd6 <__sflush_r+0xda>
 8008002:	bf00      	nop
 8008004:	20400001 	.word	0x20400001

08008008 <_fflush_r>:
 8008008:	b538      	push	{r3, r4, r5, lr}
 800800a:	690b      	ldr	r3, [r1, #16]
 800800c:	4605      	mov	r5, r0
 800800e:	460c      	mov	r4, r1
 8008010:	b913      	cbnz	r3, 8008018 <_fflush_r+0x10>
 8008012:	2500      	movs	r5, #0
 8008014:	4628      	mov	r0, r5
 8008016:	bd38      	pop	{r3, r4, r5, pc}
 8008018:	b118      	cbz	r0, 8008022 <_fflush_r+0x1a>
 800801a:	6983      	ldr	r3, [r0, #24]
 800801c:	b90b      	cbnz	r3, 8008022 <_fflush_r+0x1a>
 800801e:	f000 f887 	bl	8008130 <__sinit>
 8008022:	4b14      	ldr	r3, [pc, #80]	; (8008074 <_fflush_r+0x6c>)
 8008024:	429c      	cmp	r4, r3
 8008026:	d11b      	bne.n	8008060 <_fflush_r+0x58>
 8008028:	686c      	ldr	r4, [r5, #4]
 800802a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800802e:	2b00      	cmp	r3, #0
 8008030:	d0ef      	beq.n	8008012 <_fflush_r+0xa>
 8008032:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008034:	07d0      	lsls	r0, r2, #31
 8008036:	d404      	bmi.n	8008042 <_fflush_r+0x3a>
 8008038:	0599      	lsls	r1, r3, #22
 800803a:	d402      	bmi.n	8008042 <_fflush_r+0x3a>
 800803c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800803e:	f000 f91a 	bl	8008276 <__retarget_lock_acquire_recursive>
 8008042:	4628      	mov	r0, r5
 8008044:	4621      	mov	r1, r4
 8008046:	f7ff ff59 	bl	8007efc <__sflush_r>
 800804a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800804c:	07da      	lsls	r2, r3, #31
 800804e:	4605      	mov	r5, r0
 8008050:	d4e0      	bmi.n	8008014 <_fflush_r+0xc>
 8008052:	89a3      	ldrh	r3, [r4, #12]
 8008054:	059b      	lsls	r3, r3, #22
 8008056:	d4dd      	bmi.n	8008014 <_fflush_r+0xc>
 8008058:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800805a:	f000 f90d 	bl	8008278 <__retarget_lock_release_recursive>
 800805e:	e7d9      	b.n	8008014 <_fflush_r+0xc>
 8008060:	4b05      	ldr	r3, [pc, #20]	; (8008078 <_fflush_r+0x70>)
 8008062:	429c      	cmp	r4, r3
 8008064:	d101      	bne.n	800806a <_fflush_r+0x62>
 8008066:	68ac      	ldr	r4, [r5, #8]
 8008068:	e7df      	b.n	800802a <_fflush_r+0x22>
 800806a:	4b04      	ldr	r3, [pc, #16]	; (800807c <_fflush_r+0x74>)
 800806c:	429c      	cmp	r4, r3
 800806e:	bf08      	it	eq
 8008070:	68ec      	ldreq	r4, [r5, #12]
 8008072:	e7da      	b.n	800802a <_fflush_r+0x22>
 8008074:	08009818 	.word	0x08009818
 8008078:	08009838 	.word	0x08009838
 800807c:	080097f8 	.word	0x080097f8

08008080 <std>:
 8008080:	2300      	movs	r3, #0
 8008082:	b510      	push	{r4, lr}
 8008084:	4604      	mov	r4, r0
 8008086:	e9c0 3300 	strd	r3, r3, [r0]
 800808a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800808e:	6083      	str	r3, [r0, #8]
 8008090:	8181      	strh	r1, [r0, #12]
 8008092:	6643      	str	r3, [r0, #100]	; 0x64
 8008094:	81c2      	strh	r2, [r0, #14]
 8008096:	6183      	str	r3, [r0, #24]
 8008098:	4619      	mov	r1, r3
 800809a:	2208      	movs	r2, #8
 800809c:	305c      	adds	r0, #92	; 0x5c
 800809e:	f7fe fc21 	bl	80068e4 <memset>
 80080a2:	4b05      	ldr	r3, [pc, #20]	; (80080b8 <std+0x38>)
 80080a4:	6263      	str	r3, [r4, #36]	; 0x24
 80080a6:	4b05      	ldr	r3, [pc, #20]	; (80080bc <std+0x3c>)
 80080a8:	62a3      	str	r3, [r4, #40]	; 0x28
 80080aa:	4b05      	ldr	r3, [pc, #20]	; (80080c0 <std+0x40>)
 80080ac:	62e3      	str	r3, [r4, #44]	; 0x2c
 80080ae:	4b05      	ldr	r3, [pc, #20]	; (80080c4 <std+0x44>)
 80080b0:	6224      	str	r4, [r4, #32]
 80080b2:	6323      	str	r3, [r4, #48]	; 0x30
 80080b4:	bd10      	pop	{r4, pc}
 80080b6:	bf00      	nop
 80080b8:	08008c85 	.word	0x08008c85
 80080bc:	08008ca7 	.word	0x08008ca7
 80080c0:	08008cdf 	.word	0x08008cdf
 80080c4:	08008d03 	.word	0x08008d03

080080c8 <_cleanup_r>:
 80080c8:	4901      	ldr	r1, [pc, #4]	; (80080d0 <_cleanup_r+0x8>)
 80080ca:	f000 b8af 	b.w	800822c <_fwalk_reent>
 80080ce:	bf00      	nop
 80080d0:	08008009 	.word	0x08008009

080080d4 <__sfmoreglue>:
 80080d4:	b570      	push	{r4, r5, r6, lr}
 80080d6:	2268      	movs	r2, #104	; 0x68
 80080d8:	1e4d      	subs	r5, r1, #1
 80080da:	4355      	muls	r5, r2
 80080dc:	460e      	mov	r6, r1
 80080de:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80080e2:	f000 fd4b 	bl	8008b7c <_malloc_r>
 80080e6:	4604      	mov	r4, r0
 80080e8:	b140      	cbz	r0, 80080fc <__sfmoreglue+0x28>
 80080ea:	2100      	movs	r1, #0
 80080ec:	e9c0 1600 	strd	r1, r6, [r0]
 80080f0:	300c      	adds	r0, #12
 80080f2:	60a0      	str	r0, [r4, #8]
 80080f4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80080f8:	f7fe fbf4 	bl	80068e4 <memset>
 80080fc:	4620      	mov	r0, r4
 80080fe:	bd70      	pop	{r4, r5, r6, pc}

08008100 <__sfp_lock_acquire>:
 8008100:	4801      	ldr	r0, [pc, #4]	; (8008108 <__sfp_lock_acquire+0x8>)
 8008102:	f000 b8b8 	b.w	8008276 <__retarget_lock_acquire_recursive>
 8008106:	bf00      	nop
 8008108:	20000619 	.word	0x20000619

0800810c <__sfp_lock_release>:
 800810c:	4801      	ldr	r0, [pc, #4]	; (8008114 <__sfp_lock_release+0x8>)
 800810e:	f000 b8b3 	b.w	8008278 <__retarget_lock_release_recursive>
 8008112:	bf00      	nop
 8008114:	20000619 	.word	0x20000619

08008118 <__sinit_lock_acquire>:
 8008118:	4801      	ldr	r0, [pc, #4]	; (8008120 <__sinit_lock_acquire+0x8>)
 800811a:	f000 b8ac 	b.w	8008276 <__retarget_lock_acquire_recursive>
 800811e:	bf00      	nop
 8008120:	2000061a 	.word	0x2000061a

08008124 <__sinit_lock_release>:
 8008124:	4801      	ldr	r0, [pc, #4]	; (800812c <__sinit_lock_release+0x8>)
 8008126:	f000 b8a7 	b.w	8008278 <__retarget_lock_release_recursive>
 800812a:	bf00      	nop
 800812c:	2000061a 	.word	0x2000061a

08008130 <__sinit>:
 8008130:	b510      	push	{r4, lr}
 8008132:	4604      	mov	r4, r0
 8008134:	f7ff fff0 	bl	8008118 <__sinit_lock_acquire>
 8008138:	69a3      	ldr	r3, [r4, #24]
 800813a:	b11b      	cbz	r3, 8008144 <__sinit+0x14>
 800813c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008140:	f7ff bff0 	b.w	8008124 <__sinit_lock_release>
 8008144:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008148:	6523      	str	r3, [r4, #80]	; 0x50
 800814a:	4b13      	ldr	r3, [pc, #76]	; (8008198 <__sinit+0x68>)
 800814c:	4a13      	ldr	r2, [pc, #76]	; (800819c <__sinit+0x6c>)
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	62a2      	str	r2, [r4, #40]	; 0x28
 8008152:	42a3      	cmp	r3, r4
 8008154:	bf04      	itt	eq
 8008156:	2301      	moveq	r3, #1
 8008158:	61a3      	streq	r3, [r4, #24]
 800815a:	4620      	mov	r0, r4
 800815c:	f000 f820 	bl	80081a0 <__sfp>
 8008160:	6060      	str	r0, [r4, #4]
 8008162:	4620      	mov	r0, r4
 8008164:	f000 f81c 	bl	80081a0 <__sfp>
 8008168:	60a0      	str	r0, [r4, #8]
 800816a:	4620      	mov	r0, r4
 800816c:	f000 f818 	bl	80081a0 <__sfp>
 8008170:	2200      	movs	r2, #0
 8008172:	60e0      	str	r0, [r4, #12]
 8008174:	2104      	movs	r1, #4
 8008176:	6860      	ldr	r0, [r4, #4]
 8008178:	f7ff ff82 	bl	8008080 <std>
 800817c:	68a0      	ldr	r0, [r4, #8]
 800817e:	2201      	movs	r2, #1
 8008180:	2109      	movs	r1, #9
 8008182:	f7ff ff7d 	bl	8008080 <std>
 8008186:	68e0      	ldr	r0, [r4, #12]
 8008188:	2202      	movs	r2, #2
 800818a:	2112      	movs	r1, #18
 800818c:	f7ff ff78 	bl	8008080 <std>
 8008190:	2301      	movs	r3, #1
 8008192:	61a3      	str	r3, [r4, #24]
 8008194:	e7d2      	b.n	800813c <__sinit+0xc>
 8008196:	bf00      	nop
 8008198:	08009730 	.word	0x08009730
 800819c:	080080c9 	.word	0x080080c9

080081a0 <__sfp>:
 80081a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081a2:	4607      	mov	r7, r0
 80081a4:	f7ff ffac 	bl	8008100 <__sfp_lock_acquire>
 80081a8:	4b1e      	ldr	r3, [pc, #120]	; (8008224 <__sfp+0x84>)
 80081aa:	681e      	ldr	r6, [r3, #0]
 80081ac:	69b3      	ldr	r3, [r6, #24]
 80081ae:	b913      	cbnz	r3, 80081b6 <__sfp+0x16>
 80081b0:	4630      	mov	r0, r6
 80081b2:	f7ff ffbd 	bl	8008130 <__sinit>
 80081b6:	3648      	adds	r6, #72	; 0x48
 80081b8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80081bc:	3b01      	subs	r3, #1
 80081be:	d503      	bpl.n	80081c8 <__sfp+0x28>
 80081c0:	6833      	ldr	r3, [r6, #0]
 80081c2:	b30b      	cbz	r3, 8008208 <__sfp+0x68>
 80081c4:	6836      	ldr	r6, [r6, #0]
 80081c6:	e7f7      	b.n	80081b8 <__sfp+0x18>
 80081c8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80081cc:	b9d5      	cbnz	r5, 8008204 <__sfp+0x64>
 80081ce:	4b16      	ldr	r3, [pc, #88]	; (8008228 <__sfp+0x88>)
 80081d0:	60e3      	str	r3, [r4, #12]
 80081d2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80081d6:	6665      	str	r5, [r4, #100]	; 0x64
 80081d8:	f000 f84c 	bl	8008274 <__retarget_lock_init_recursive>
 80081dc:	f7ff ff96 	bl	800810c <__sfp_lock_release>
 80081e0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80081e4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80081e8:	6025      	str	r5, [r4, #0]
 80081ea:	61a5      	str	r5, [r4, #24]
 80081ec:	2208      	movs	r2, #8
 80081ee:	4629      	mov	r1, r5
 80081f0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80081f4:	f7fe fb76 	bl	80068e4 <memset>
 80081f8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80081fc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008200:	4620      	mov	r0, r4
 8008202:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008204:	3468      	adds	r4, #104	; 0x68
 8008206:	e7d9      	b.n	80081bc <__sfp+0x1c>
 8008208:	2104      	movs	r1, #4
 800820a:	4638      	mov	r0, r7
 800820c:	f7ff ff62 	bl	80080d4 <__sfmoreglue>
 8008210:	4604      	mov	r4, r0
 8008212:	6030      	str	r0, [r6, #0]
 8008214:	2800      	cmp	r0, #0
 8008216:	d1d5      	bne.n	80081c4 <__sfp+0x24>
 8008218:	f7ff ff78 	bl	800810c <__sfp_lock_release>
 800821c:	230c      	movs	r3, #12
 800821e:	603b      	str	r3, [r7, #0]
 8008220:	e7ee      	b.n	8008200 <__sfp+0x60>
 8008222:	bf00      	nop
 8008224:	08009730 	.word	0x08009730
 8008228:	ffff0001 	.word	0xffff0001

0800822c <_fwalk_reent>:
 800822c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008230:	4606      	mov	r6, r0
 8008232:	4688      	mov	r8, r1
 8008234:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008238:	2700      	movs	r7, #0
 800823a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800823e:	f1b9 0901 	subs.w	r9, r9, #1
 8008242:	d505      	bpl.n	8008250 <_fwalk_reent+0x24>
 8008244:	6824      	ldr	r4, [r4, #0]
 8008246:	2c00      	cmp	r4, #0
 8008248:	d1f7      	bne.n	800823a <_fwalk_reent+0xe>
 800824a:	4638      	mov	r0, r7
 800824c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008250:	89ab      	ldrh	r3, [r5, #12]
 8008252:	2b01      	cmp	r3, #1
 8008254:	d907      	bls.n	8008266 <_fwalk_reent+0x3a>
 8008256:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800825a:	3301      	adds	r3, #1
 800825c:	d003      	beq.n	8008266 <_fwalk_reent+0x3a>
 800825e:	4629      	mov	r1, r5
 8008260:	4630      	mov	r0, r6
 8008262:	47c0      	blx	r8
 8008264:	4307      	orrs	r7, r0
 8008266:	3568      	adds	r5, #104	; 0x68
 8008268:	e7e9      	b.n	800823e <_fwalk_reent+0x12>
	...

0800826c <_localeconv_r>:
 800826c:	4800      	ldr	r0, [pc, #0]	; (8008270 <_localeconv_r+0x4>)
 800826e:	4770      	bx	lr
 8008270:	200002cc 	.word	0x200002cc

08008274 <__retarget_lock_init_recursive>:
 8008274:	4770      	bx	lr

08008276 <__retarget_lock_acquire_recursive>:
 8008276:	4770      	bx	lr

08008278 <__retarget_lock_release_recursive>:
 8008278:	4770      	bx	lr

0800827a <__swhatbuf_r>:
 800827a:	b570      	push	{r4, r5, r6, lr}
 800827c:	460e      	mov	r6, r1
 800827e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008282:	2900      	cmp	r1, #0
 8008284:	b096      	sub	sp, #88	; 0x58
 8008286:	4614      	mov	r4, r2
 8008288:	461d      	mov	r5, r3
 800828a:	da08      	bge.n	800829e <__swhatbuf_r+0x24>
 800828c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008290:	2200      	movs	r2, #0
 8008292:	602a      	str	r2, [r5, #0]
 8008294:	061a      	lsls	r2, r3, #24
 8008296:	d410      	bmi.n	80082ba <__swhatbuf_r+0x40>
 8008298:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800829c:	e00e      	b.n	80082bc <__swhatbuf_r+0x42>
 800829e:	466a      	mov	r2, sp
 80082a0:	f000 fd86 	bl	8008db0 <_fstat_r>
 80082a4:	2800      	cmp	r0, #0
 80082a6:	dbf1      	blt.n	800828c <__swhatbuf_r+0x12>
 80082a8:	9a01      	ldr	r2, [sp, #4]
 80082aa:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80082ae:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80082b2:	425a      	negs	r2, r3
 80082b4:	415a      	adcs	r2, r3
 80082b6:	602a      	str	r2, [r5, #0]
 80082b8:	e7ee      	b.n	8008298 <__swhatbuf_r+0x1e>
 80082ba:	2340      	movs	r3, #64	; 0x40
 80082bc:	2000      	movs	r0, #0
 80082be:	6023      	str	r3, [r4, #0]
 80082c0:	b016      	add	sp, #88	; 0x58
 80082c2:	bd70      	pop	{r4, r5, r6, pc}

080082c4 <__smakebuf_r>:
 80082c4:	898b      	ldrh	r3, [r1, #12]
 80082c6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80082c8:	079d      	lsls	r5, r3, #30
 80082ca:	4606      	mov	r6, r0
 80082cc:	460c      	mov	r4, r1
 80082ce:	d507      	bpl.n	80082e0 <__smakebuf_r+0x1c>
 80082d0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80082d4:	6023      	str	r3, [r4, #0]
 80082d6:	6123      	str	r3, [r4, #16]
 80082d8:	2301      	movs	r3, #1
 80082da:	6163      	str	r3, [r4, #20]
 80082dc:	b002      	add	sp, #8
 80082de:	bd70      	pop	{r4, r5, r6, pc}
 80082e0:	ab01      	add	r3, sp, #4
 80082e2:	466a      	mov	r2, sp
 80082e4:	f7ff ffc9 	bl	800827a <__swhatbuf_r>
 80082e8:	9900      	ldr	r1, [sp, #0]
 80082ea:	4605      	mov	r5, r0
 80082ec:	4630      	mov	r0, r6
 80082ee:	f000 fc45 	bl	8008b7c <_malloc_r>
 80082f2:	b948      	cbnz	r0, 8008308 <__smakebuf_r+0x44>
 80082f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082f8:	059a      	lsls	r2, r3, #22
 80082fa:	d4ef      	bmi.n	80082dc <__smakebuf_r+0x18>
 80082fc:	f023 0303 	bic.w	r3, r3, #3
 8008300:	f043 0302 	orr.w	r3, r3, #2
 8008304:	81a3      	strh	r3, [r4, #12]
 8008306:	e7e3      	b.n	80082d0 <__smakebuf_r+0xc>
 8008308:	4b0d      	ldr	r3, [pc, #52]	; (8008340 <__smakebuf_r+0x7c>)
 800830a:	62b3      	str	r3, [r6, #40]	; 0x28
 800830c:	89a3      	ldrh	r3, [r4, #12]
 800830e:	6020      	str	r0, [r4, #0]
 8008310:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008314:	81a3      	strh	r3, [r4, #12]
 8008316:	9b00      	ldr	r3, [sp, #0]
 8008318:	6163      	str	r3, [r4, #20]
 800831a:	9b01      	ldr	r3, [sp, #4]
 800831c:	6120      	str	r0, [r4, #16]
 800831e:	b15b      	cbz	r3, 8008338 <__smakebuf_r+0x74>
 8008320:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008324:	4630      	mov	r0, r6
 8008326:	f000 fd55 	bl	8008dd4 <_isatty_r>
 800832a:	b128      	cbz	r0, 8008338 <__smakebuf_r+0x74>
 800832c:	89a3      	ldrh	r3, [r4, #12]
 800832e:	f023 0303 	bic.w	r3, r3, #3
 8008332:	f043 0301 	orr.w	r3, r3, #1
 8008336:	81a3      	strh	r3, [r4, #12]
 8008338:	89a0      	ldrh	r0, [r4, #12]
 800833a:	4305      	orrs	r5, r0
 800833c:	81a5      	strh	r5, [r4, #12]
 800833e:	e7cd      	b.n	80082dc <__smakebuf_r+0x18>
 8008340:	080080c9 	.word	0x080080c9

08008344 <malloc>:
 8008344:	4b02      	ldr	r3, [pc, #8]	; (8008350 <malloc+0xc>)
 8008346:	4601      	mov	r1, r0
 8008348:	6818      	ldr	r0, [r3, #0]
 800834a:	f000 bc17 	b.w	8008b7c <_malloc_r>
 800834e:	bf00      	nop
 8008350:	20000178 	.word	0x20000178

08008354 <memcpy>:
 8008354:	440a      	add	r2, r1
 8008356:	4291      	cmp	r1, r2
 8008358:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800835c:	d100      	bne.n	8008360 <memcpy+0xc>
 800835e:	4770      	bx	lr
 8008360:	b510      	push	{r4, lr}
 8008362:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008366:	f803 4f01 	strb.w	r4, [r3, #1]!
 800836a:	4291      	cmp	r1, r2
 800836c:	d1f9      	bne.n	8008362 <memcpy+0xe>
 800836e:	bd10      	pop	{r4, pc}

08008370 <_Balloc>:
 8008370:	b570      	push	{r4, r5, r6, lr}
 8008372:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008374:	4604      	mov	r4, r0
 8008376:	460d      	mov	r5, r1
 8008378:	b976      	cbnz	r6, 8008398 <_Balloc+0x28>
 800837a:	2010      	movs	r0, #16
 800837c:	f7ff ffe2 	bl	8008344 <malloc>
 8008380:	4602      	mov	r2, r0
 8008382:	6260      	str	r0, [r4, #36]	; 0x24
 8008384:	b920      	cbnz	r0, 8008390 <_Balloc+0x20>
 8008386:	4b18      	ldr	r3, [pc, #96]	; (80083e8 <_Balloc+0x78>)
 8008388:	4818      	ldr	r0, [pc, #96]	; (80083ec <_Balloc+0x7c>)
 800838a:	2166      	movs	r1, #102	; 0x66
 800838c:	f000 fcd0 	bl	8008d30 <__assert_func>
 8008390:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008394:	6006      	str	r6, [r0, #0]
 8008396:	60c6      	str	r6, [r0, #12]
 8008398:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800839a:	68f3      	ldr	r3, [r6, #12]
 800839c:	b183      	cbz	r3, 80083c0 <_Balloc+0x50>
 800839e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80083a0:	68db      	ldr	r3, [r3, #12]
 80083a2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80083a6:	b9b8      	cbnz	r0, 80083d8 <_Balloc+0x68>
 80083a8:	2101      	movs	r1, #1
 80083aa:	fa01 f605 	lsl.w	r6, r1, r5
 80083ae:	1d72      	adds	r2, r6, #5
 80083b0:	0092      	lsls	r2, r2, #2
 80083b2:	4620      	mov	r0, r4
 80083b4:	f000 fb60 	bl	8008a78 <_calloc_r>
 80083b8:	b160      	cbz	r0, 80083d4 <_Balloc+0x64>
 80083ba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80083be:	e00e      	b.n	80083de <_Balloc+0x6e>
 80083c0:	2221      	movs	r2, #33	; 0x21
 80083c2:	2104      	movs	r1, #4
 80083c4:	4620      	mov	r0, r4
 80083c6:	f000 fb57 	bl	8008a78 <_calloc_r>
 80083ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80083cc:	60f0      	str	r0, [r6, #12]
 80083ce:	68db      	ldr	r3, [r3, #12]
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d1e4      	bne.n	800839e <_Balloc+0x2e>
 80083d4:	2000      	movs	r0, #0
 80083d6:	bd70      	pop	{r4, r5, r6, pc}
 80083d8:	6802      	ldr	r2, [r0, #0]
 80083da:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80083de:	2300      	movs	r3, #0
 80083e0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80083e4:	e7f7      	b.n	80083d6 <_Balloc+0x66>
 80083e6:	bf00      	nop
 80083e8:	08009775 	.word	0x08009775
 80083ec:	08009858 	.word	0x08009858

080083f0 <_Bfree>:
 80083f0:	b570      	push	{r4, r5, r6, lr}
 80083f2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80083f4:	4605      	mov	r5, r0
 80083f6:	460c      	mov	r4, r1
 80083f8:	b976      	cbnz	r6, 8008418 <_Bfree+0x28>
 80083fa:	2010      	movs	r0, #16
 80083fc:	f7ff ffa2 	bl	8008344 <malloc>
 8008400:	4602      	mov	r2, r0
 8008402:	6268      	str	r0, [r5, #36]	; 0x24
 8008404:	b920      	cbnz	r0, 8008410 <_Bfree+0x20>
 8008406:	4b09      	ldr	r3, [pc, #36]	; (800842c <_Bfree+0x3c>)
 8008408:	4809      	ldr	r0, [pc, #36]	; (8008430 <_Bfree+0x40>)
 800840a:	218a      	movs	r1, #138	; 0x8a
 800840c:	f000 fc90 	bl	8008d30 <__assert_func>
 8008410:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008414:	6006      	str	r6, [r0, #0]
 8008416:	60c6      	str	r6, [r0, #12]
 8008418:	b13c      	cbz	r4, 800842a <_Bfree+0x3a>
 800841a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800841c:	6862      	ldr	r2, [r4, #4]
 800841e:	68db      	ldr	r3, [r3, #12]
 8008420:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008424:	6021      	str	r1, [r4, #0]
 8008426:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800842a:	bd70      	pop	{r4, r5, r6, pc}
 800842c:	08009775 	.word	0x08009775
 8008430:	08009858 	.word	0x08009858

08008434 <__multadd>:
 8008434:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008438:	690d      	ldr	r5, [r1, #16]
 800843a:	4607      	mov	r7, r0
 800843c:	460c      	mov	r4, r1
 800843e:	461e      	mov	r6, r3
 8008440:	f101 0c14 	add.w	ip, r1, #20
 8008444:	2000      	movs	r0, #0
 8008446:	f8dc 3000 	ldr.w	r3, [ip]
 800844a:	b299      	uxth	r1, r3
 800844c:	fb02 6101 	mla	r1, r2, r1, r6
 8008450:	0c1e      	lsrs	r6, r3, #16
 8008452:	0c0b      	lsrs	r3, r1, #16
 8008454:	fb02 3306 	mla	r3, r2, r6, r3
 8008458:	b289      	uxth	r1, r1
 800845a:	3001      	adds	r0, #1
 800845c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008460:	4285      	cmp	r5, r0
 8008462:	f84c 1b04 	str.w	r1, [ip], #4
 8008466:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800846a:	dcec      	bgt.n	8008446 <__multadd+0x12>
 800846c:	b30e      	cbz	r6, 80084b2 <__multadd+0x7e>
 800846e:	68a3      	ldr	r3, [r4, #8]
 8008470:	42ab      	cmp	r3, r5
 8008472:	dc19      	bgt.n	80084a8 <__multadd+0x74>
 8008474:	6861      	ldr	r1, [r4, #4]
 8008476:	4638      	mov	r0, r7
 8008478:	3101      	adds	r1, #1
 800847a:	f7ff ff79 	bl	8008370 <_Balloc>
 800847e:	4680      	mov	r8, r0
 8008480:	b928      	cbnz	r0, 800848e <__multadd+0x5a>
 8008482:	4602      	mov	r2, r0
 8008484:	4b0c      	ldr	r3, [pc, #48]	; (80084b8 <__multadd+0x84>)
 8008486:	480d      	ldr	r0, [pc, #52]	; (80084bc <__multadd+0x88>)
 8008488:	21b5      	movs	r1, #181	; 0xb5
 800848a:	f000 fc51 	bl	8008d30 <__assert_func>
 800848e:	6922      	ldr	r2, [r4, #16]
 8008490:	3202      	adds	r2, #2
 8008492:	f104 010c 	add.w	r1, r4, #12
 8008496:	0092      	lsls	r2, r2, #2
 8008498:	300c      	adds	r0, #12
 800849a:	f7ff ff5b 	bl	8008354 <memcpy>
 800849e:	4621      	mov	r1, r4
 80084a0:	4638      	mov	r0, r7
 80084a2:	f7ff ffa5 	bl	80083f0 <_Bfree>
 80084a6:	4644      	mov	r4, r8
 80084a8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80084ac:	3501      	adds	r5, #1
 80084ae:	615e      	str	r6, [r3, #20]
 80084b0:	6125      	str	r5, [r4, #16]
 80084b2:	4620      	mov	r0, r4
 80084b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80084b8:	080097e7 	.word	0x080097e7
 80084bc:	08009858 	.word	0x08009858

080084c0 <__hi0bits>:
 80084c0:	0c03      	lsrs	r3, r0, #16
 80084c2:	041b      	lsls	r3, r3, #16
 80084c4:	b9d3      	cbnz	r3, 80084fc <__hi0bits+0x3c>
 80084c6:	0400      	lsls	r0, r0, #16
 80084c8:	2310      	movs	r3, #16
 80084ca:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80084ce:	bf04      	itt	eq
 80084d0:	0200      	lsleq	r0, r0, #8
 80084d2:	3308      	addeq	r3, #8
 80084d4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80084d8:	bf04      	itt	eq
 80084da:	0100      	lsleq	r0, r0, #4
 80084dc:	3304      	addeq	r3, #4
 80084de:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80084e2:	bf04      	itt	eq
 80084e4:	0080      	lsleq	r0, r0, #2
 80084e6:	3302      	addeq	r3, #2
 80084e8:	2800      	cmp	r0, #0
 80084ea:	db05      	blt.n	80084f8 <__hi0bits+0x38>
 80084ec:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80084f0:	f103 0301 	add.w	r3, r3, #1
 80084f4:	bf08      	it	eq
 80084f6:	2320      	moveq	r3, #32
 80084f8:	4618      	mov	r0, r3
 80084fa:	4770      	bx	lr
 80084fc:	2300      	movs	r3, #0
 80084fe:	e7e4      	b.n	80084ca <__hi0bits+0xa>

08008500 <__lo0bits>:
 8008500:	6803      	ldr	r3, [r0, #0]
 8008502:	f013 0207 	ands.w	r2, r3, #7
 8008506:	4601      	mov	r1, r0
 8008508:	d00b      	beq.n	8008522 <__lo0bits+0x22>
 800850a:	07da      	lsls	r2, r3, #31
 800850c:	d423      	bmi.n	8008556 <__lo0bits+0x56>
 800850e:	0798      	lsls	r0, r3, #30
 8008510:	bf49      	itett	mi
 8008512:	085b      	lsrmi	r3, r3, #1
 8008514:	089b      	lsrpl	r3, r3, #2
 8008516:	2001      	movmi	r0, #1
 8008518:	600b      	strmi	r3, [r1, #0]
 800851a:	bf5c      	itt	pl
 800851c:	600b      	strpl	r3, [r1, #0]
 800851e:	2002      	movpl	r0, #2
 8008520:	4770      	bx	lr
 8008522:	b298      	uxth	r0, r3
 8008524:	b9a8      	cbnz	r0, 8008552 <__lo0bits+0x52>
 8008526:	0c1b      	lsrs	r3, r3, #16
 8008528:	2010      	movs	r0, #16
 800852a:	b2da      	uxtb	r2, r3
 800852c:	b90a      	cbnz	r2, 8008532 <__lo0bits+0x32>
 800852e:	3008      	adds	r0, #8
 8008530:	0a1b      	lsrs	r3, r3, #8
 8008532:	071a      	lsls	r2, r3, #28
 8008534:	bf04      	itt	eq
 8008536:	091b      	lsreq	r3, r3, #4
 8008538:	3004      	addeq	r0, #4
 800853a:	079a      	lsls	r2, r3, #30
 800853c:	bf04      	itt	eq
 800853e:	089b      	lsreq	r3, r3, #2
 8008540:	3002      	addeq	r0, #2
 8008542:	07da      	lsls	r2, r3, #31
 8008544:	d403      	bmi.n	800854e <__lo0bits+0x4e>
 8008546:	085b      	lsrs	r3, r3, #1
 8008548:	f100 0001 	add.w	r0, r0, #1
 800854c:	d005      	beq.n	800855a <__lo0bits+0x5a>
 800854e:	600b      	str	r3, [r1, #0]
 8008550:	4770      	bx	lr
 8008552:	4610      	mov	r0, r2
 8008554:	e7e9      	b.n	800852a <__lo0bits+0x2a>
 8008556:	2000      	movs	r0, #0
 8008558:	4770      	bx	lr
 800855a:	2020      	movs	r0, #32
 800855c:	4770      	bx	lr
	...

08008560 <__i2b>:
 8008560:	b510      	push	{r4, lr}
 8008562:	460c      	mov	r4, r1
 8008564:	2101      	movs	r1, #1
 8008566:	f7ff ff03 	bl	8008370 <_Balloc>
 800856a:	4602      	mov	r2, r0
 800856c:	b928      	cbnz	r0, 800857a <__i2b+0x1a>
 800856e:	4b05      	ldr	r3, [pc, #20]	; (8008584 <__i2b+0x24>)
 8008570:	4805      	ldr	r0, [pc, #20]	; (8008588 <__i2b+0x28>)
 8008572:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008576:	f000 fbdb 	bl	8008d30 <__assert_func>
 800857a:	2301      	movs	r3, #1
 800857c:	6144      	str	r4, [r0, #20]
 800857e:	6103      	str	r3, [r0, #16]
 8008580:	bd10      	pop	{r4, pc}
 8008582:	bf00      	nop
 8008584:	080097e7 	.word	0x080097e7
 8008588:	08009858 	.word	0x08009858

0800858c <__multiply>:
 800858c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008590:	4691      	mov	r9, r2
 8008592:	690a      	ldr	r2, [r1, #16]
 8008594:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008598:	429a      	cmp	r2, r3
 800859a:	bfb8      	it	lt
 800859c:	460b      	movlt	r3, r1
 800859e:	460c      	mov	r4, r1
 80085a0:	bfbc      	itt	lt
 80085a2:	464c      	movlt	r4, r9
 80085a4:	4699      	movlt	r9, r3
 80085a6:	6927      	ldr	r7, [r4, #16]
 80085a8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80085ac:	68a3      	ldr	r3, [r4, #8]
 80085ae:	6861      	ldr	r1, [r4, #4]
 80085b0:	eb07 060a 	add.w	r6, r7, sl
 80085b4:	42b3      	cmp	r3, r6
 80085b6:	b085      	sub	sp, #20
 80085b8:	bfb8      	it	lt
 80085ba:	3101      	addlt	r1, #1
 80085bc:	f7ff fed8 	bl	8008370 <_Balloc>
 80085c0:	b930      	cbnz	r0, 80085d0 <__multiply+0x44>
 80085c2:	4602      	mov	r2, r0
 80085c4:	4b44      	ldr	r3, [pc, #272]	; (80086d8 <__multiply+0x14c>)
 80085c6:	4845      	ldr	r0, [pc, #276]	; (80086dc <__multiply+0x150>)
 80085c8:	f240 115d 	movw	r1, #349	; 0x15d
 80085cc:	f000 fbb0 	bl	8008d30 <__assert_func>
 80085d0:	f100 0514 	add.w	r5, r0, #20
 80085d4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80085d8:	462b      	mov	r3, r5
 80085da:	2200      	movs	r2, #0
 80085dc:	4543      	cmp	r3, r8
 80085de:	d321      	bcc.n	8008624 <__multiply+0x98>
 80085e0:	f104 0314 	add.w	r3, r4, #20
 80085e4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80085e8:	f109 0314 	add.w	r3, r9, #20
 80085ec:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80085f0:	9202      	str	r2, [sp, #8]
 80085f2:	1b3a      	subs	r2, r7, r4
 80085f4:	3a15      	subs	r2, #21
 80085f6:	f022 0203 	bic.w	r2, r2, #3
 80085fa:	3204      	adds	r2, #4
 80085fc:	f104 0115 	add.w	r1, r4, #21
 8008600:	428f      	cmp	r7, r1
 8008602:	bf38      	it	cc
 8008604:	2204      	movcc	r2, #4
 8008606:	9201      	str	r2, [sp, #4]
 8008608:	9a02      	ldr	r2, [sp, #8]
 800860a:	9303      	str	r3, [sp, #12]
 800860c:	429a      	cmp	r2, r3
 800860e:	d80c      	bhi.n	800862a <__multiply+0x9e>
 8008610:	2e00      	cmp	r6, #0
 8008612:	dd03      	ble.n	800861c <__multiply+0x90>
 8008614:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008618:	2b00      	cmp	r3, #0
 800861a:	d05a      	beq.n	80086d2 <__multiply+0x146>
 800861c:	6106      	str	r6, [r0, #16]
 800861e:	b005      	add	sp, #20
 8008620:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008624:	f843 2b04 	str.w	r2, [r3], #4
 8008628:	e7d8      	b.n	80085dc <__multiply+0x50>
 800862a:	f8b3 a000 	ldrh.w	sl, [r3]
 800862e:	f1ba 0f00 	cmp.w	sl, #0
 8008632:	d024      	beq.n	800867e <__multiply+0xf2>
 8008634:	f104 0e14 	add.w	lr, r4, #20
 8008638:	46a9      	mov	r9, r5
 800863a:	f04f 0c00 	mov.w	ip, #0
 800863e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008642:	f8d9 1000 	ldr.w	r1, [r9]
 8008646:	fa1f fb82 	uxth.w	fp, r2
 800864a:	b289      	uxth	r1, r1
 800864c:	fb0a 110b 	mla	r1, sl, fp, r1
 8008650:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008654:	f8d9 2000 	ldr.w	r2, [r9]
 8008658:	4461      	add	r1, ip
 800865a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800865e:	fb0a c20b 	mla	r2, sl, fp, ip
 8008662:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008666:	b289      	uxth	r1, r1
 8008668:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800866c:	4577      	cmp	r7, lr
 800866e:	f849 1b04 	str.w	r1, [r9], #4
 8008672:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008676:	d8e2      	bhi.n	800863e <__multiply+0xb2>
 8008678:	9a01      	ldr	r2, [sp, #4]
 800867a:	f845 c002 	str.w	ip, [r5, r2]
 800867e:	9a03      	ldr	r2, [sp, #12]
 8008680:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008684:	3304      	adds	r3, #4
 8008686:	f1b9 0f00 	cmp.w	r9, #0
 800868a:	d020      	beq.n	80086ce <__multiply+0x142>
 800868c:	6829      	ldr	r1, [r5, #0]
 800868e:	f104 0c14 	add.w	ip, r4, #20
 8008692:	46ae      	mov	lr, r5
 8008694:	f04f 0a00 	mov.w	sl, #0
 8008698:	f8bc b000 	ldrh.w	fp, [ip]
 800869c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80086a0:	fb09 220b 	mla	r2, r9, fp, r2
 80086a4:	4492      	add	sl, r2
 80086a6:	b289      	uxth	r1, r1
 80086a8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80086ac:	f84e 1b04 	str.w	r1, [lr], #4
 80086b0:	f85c 2b04 	ldr.w	r2, [ip], #4
 80086b4:	f8be 1000 	ldrh.w	r1, [lr]
 80086b8:	0c12      	lsrs	r2, r2, #16
 80086ba:	fb09 1102 	mla	r1, r9, r2, r1
 80086be:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80086c2:	4567      	cmp	r7, ip
 80086c4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80086c8:	d8e6      	bhi.n	8008698 <__multiply+0x10c>
 80086ca:	9a01      	ldr	r2, [sp, #4]
 80086cc:	50a9      	str	r1, [r5, r2]
 80086ce:	3504      	adds	r5, #4
 80086d0:	e79a      	b.n	8008608 <__multiply+0x7c>
 80086d2:	3e01      	subs	r6, #1
 80086d4:	e79c      	b.n	8008610 <__multiply+0x84>
 80086d6:	bf00      	nop
 80086d8:	080097e7 	.word	0x080097e7
 80086dc:	08009858 	.word	0x08009858

080086e0 <__pow5mult>:
 80086e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80086e4:	4615      	mov	r5, r2
 80086e6:	f012 0203 	ands.w	r2, r2, #3
 80086ea:	4606      	mov	r6, r0
 80086ec:	460f      	mov	r7, r1
 80086ee:	d007      	beq.n	8008700 <__pow5mult+0x20>
 80086f0:	4c25      	ldr	r4, [pc, #148]	; (8008788 <__pow5mult+0xa8>)
 80086f2:	3a01      	subs	r2, #1
 80086f4:	2300      	movs	r3, #0
 80086f6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80086fa:	f7ff fe9b 	bl	8008434 <__multadd>
 80086fe:	4607      	mov	r7, r0
 8008700:	10ad      	asrs	r5, r5, #2
 8008702:	d03d      	beq.n	8008780 <__pow5mult+0xa0>
 8008704:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008706:	b97c      	cbnz	r4, 8008728 <__pow5mult+0x48>
 8008708:	2010      	movs	r0, #16
 800870a:	f7ff fe1b 	bl	8008344 <malloc>
 800870e:	4602      	mov	r2, r0
 8008710:	6270      	str	r0, [r6, #36]	; 0x24
 8008712:	b928      	cbnz	r0, 8008720 <__pow5mult+0x40>
 8008714:	4b1d      	ldr	r3, [pc, #116]	; (800878c <__pow5mult+0xac>)
 8008716:	481e      	ldr	r0, [pc, #120]	; (8008790 <__pow5mult+0xb0>)
 8008718:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800871c:	f000 fb08 	bl	8008d30 <__assert_func>
 8008720:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008724:	6004      	str	r4, [r0, #0]
 8008726:	60c4      	str	r4, [r0, #12]
 8008728:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800872c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008730:	b94c      	cbnz	r4, 8008746 <__pow5mult+0x66>
 8008732:	f240 2171 	movw	r1, #625	; 0x271
 8008736:	4630      	mov	r0, r6
 8008738:	f7ff ff12 	bl	8008560 <__i2b>
 800873c:	2300      	movs	r3, #0
 800873e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008742:	4604      	mov	r4, r0
 8008744:	6003      	str	r3, [r0, #0]
 8008746:	f04f 0900 	mov.w	r9, #0
 800874a:	07eb      	lsls	r3, r5, #31
 800874c:	d50a      	bpl.n	8008764 <__pow5mult+0x84>
 800874e:	4639      	mov	r1, r7
 8008750:	4622      	mov	r2, r4
 8008752:	4630      	mov	r0, r6
 8008754:	f7ff ff1a 	bl	800858c <__multiply>
 8008758:	4639      	mov	r1, r7
 800875a:	4680      	mov	r8, r0
 800875c:	4630      	mov	r0, r6
 800875e:	f7ff fe47 	bl	80083f0 <_Bfree>
 8008762:	4647      	mov	r7, r8
 8008764:	106d      	asrs	r5, r5, #1
 8008766:	d00b      	beq.n	8008780 <__pow5mult+0xa0>
 8008768:	6820      	ldr	r0, [r4, #0]
 800876a:	b938      	cbnz	r0, 800877c <__pow5mult+0x9c>
 800876c:	4622      	mov	r2, r4
 800876e:	4621      	mov	r1, r4
 8008770:	4630      	mov	r0, r6
 8008772:	f7ff ff0b 	bl	800858c <__multiply>
 8008776:	6020      	str	r0, [r4, #0]
 8008778:	f8c0 9000 	str.w	r9, [r0]
 800877c:	4604      	mov	r4, r0
 800877e:	e7e4      	b.n	800874a <__pow5mult+0x6a>
 8008780:	4638      	mov	r0, r7
 8008782:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008786:	bf00      	nop
 8008788:	080099a8 	.word	0x080099a8
 800878c:	08009775 	.word	0x08009775
 8008790:	08009858 	.word	0x08009858

08008794 <__lshift>:
 8008794:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008798:	460c      	mov	r4, r1
 800879a:	6849      	ldr	r1, [r1, #4]
 800879c:	6923      	ldr	r3, [r4, #16]
 800879e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80087a2:	68a3      	ldr	r3, [r4, #8]
 80087a4:	4607      	mov	r7, r0
 80087a6:	4691      	mov	r9, r2
 80087a8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80087ac:	f108 0601 	add.w	r6, r8, #1
 80087b0:	42b3      	cmp	r3, r6
 80087b2:	db0b      	blt.n	80087cc <__lshift+0x38>
 80087b4:	4638      	mov	r0, r7
 80087b6:	f7ff fddb 	bl	8008370 <_Balloc>
 80087ba:	4605      	mov	r5, r0
 80087bc:	b948      	cbnz	r0, 80087d2 <__lshift+0x3e>
 80087be:	4602      	mov	r2, r0
 80087c0:	4b2a      	ldr	r3, [pc, #168]	; (800886c <__lshift+0xd8>)
 80087c2:	482b      	ldr	r0, [pc, #172]	; (8008870 <__lshift+0xdc>)
 80087c4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80087c8:	f000 fab2 	bl	8008d30 <__assert_func>
 80087cc:	3101      	adds	r1, #1
 80087ce:	005b      	lsls	r3, r3, #1
 80087d0:	e7ee      	b.n	80087b0 <__lshift+0x1c>
 80087d2:	2300      	movs	r3, #0
 80087d4:	f100 0114 	add.w	r1, r0, #20
 80087d8:	f100 0210 	add.w	r2, r0, #16
 80087dc:	4618      	mov	r0, r3
 80087de:	4553      	cmp	r3, sl
 80087e0:	db37      	blt.n	8008852 <__lshift+0xbe>
 80087e2:	6920      	ldr	r0, [r4, #16]
 80087e4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80087e8:	f104 0314 	add.w	r3, r4, #20
 80087ec:	f019 091f 	ands.w	r9, r9, #31
 80087f0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80087f4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80087f8:	d02f      	beq.n	800885a <__lshift+0xc6>
 80087fa:	f1c9 0e20 	rsb	lr, r9, #32
 80087fe:	468a      	mov	sl, r1
 8008800:	f04f 0c00 	mov.w	ip, #0
 8008804:	681a      	ldr	r2, [r3, #0]
 8008806:	fa02 f209 	lsl.w	r2, r2, r9
 800880a:	ea42 020c 	orr.w	r2, r2, ip
 800880e:	f84a 2b04 	str.w	r2, [sl], #4
 8008812:	f853 2b04 	ldr.w	r2, [r3], #4
 8008816:	4298      	cmp	r0, r3
 8008818:	fa22 fc0e 	lsr.w	ip, r2, lr
 800881c:	d8f2      	bhi.n	8008804 <__lshift+0x70>
 800881e:	1b03      	subs	r3, r0, r4
 8008820:	3b15      	subs	r3, #21
 8008822:	f023 0303 	bic.w	r3, r3, #3
 8008826:	3304      	adds	r3, #4
 8008828:	f104 0215 	add.w	r2, r4, #21
 800882c:	4290      	cmp	r0, r2
 800882e:	bf38      	it	cc
 8008830:	2304      	movcc	r3, #4
 8008832:	f841 c003 	str.w	ip, [r1, r3]
 8008836:	f1bc 0f00 	cmp.w	ip, #0
 800883a:	d001      	beq.n	8008840 <__lshift+0xac>
 800883c:	f108 0602 	add.w	r6, r8, #2
 8008840:	3e01      	subs	r6, #1
 8008842:	4638      	mov	r0, r7
 8008844:	612e      	str	r6, [r5, #16]
 8008846:	4621      	mov	r1, r4
 8008848:	f7ff fdd2 	bl	80083f0 <_Bfree>
 800884c:	4628      	mov	r0, r5
 800884e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008852:	f842 0f04 	str.w	r0, [r2, #4]!
 8008856:	3301      	adds	r3, #1
 8008858:	e7c1      	b.n	80087de <__lshift+0x4a>
 800885a:	3904      	subs	r1, #4
 800885c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008860:	f841 2f04 	str.w	r2, [r1, #4]!
 8008864:	4298      	cmp	r0, r3
 8008866:	d8f9      	bhi.n	800885c <__lshift+0xc8>
 8008868:	e7ea      	b.n	8008840 <__lshift+0xac>
 800886a:	bf00      	nop
 800886c:	080097e7 	.word	0x080097e7
 8008870:	08009858 	.word	0x08009858

08008874 <__mcmp>:
 8008874:	b530      	push	{r4, r5, lr}
 8008876:	6902      	ldr	r2, [r0, #16]
 8008878:	690c      	ldr	r4, [r1, #16]
 800887a:	1b12      	subs	r2, r2, r4
 800887c:	d10e      	bne.n	800889c <__mcmp+0x28>
 800887e:	f100 0314 	add.w	r3, r0, #20
 8008882:	3114      	adds	r1, #20
 8008884:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008888:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800888c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008890:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008894:	42a5      	cmp	r5, r4
 8008896:	d003      	beq.n	80088a0 <__mcmp+0x2c>
 8008898:	d305      	bcc.n	80088a6 <__mcmp+0x32>
 800889a:	2201      	movs	r2, #1
 800889c:	4610      	mov	r0, r2
 800889e:	bd30      	pop	{r4, r5, pc}
 80088a0:	4283      	cmp	r3, r0
 80088a2:	d3f3      	bcc.n	800888c <__mcmp+0x18>
 80088a4:	e7fa      	b.n	800889c <__mcmp+0x28>
 80088a6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80088aa:	e7f7      	b.n	800889c <__mcmp+0x28>

080088ac <__mdiff>:
 80088ac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088b0:	460c      	mov	r4, r1
 80088b2:	4606      	mov	r6, r0
 80088b4:	4611      	mov	r1, r2
 80088b6:	4620      	mov	r0, r4
 80088b8:	4690      	mov	r8, r2
 80088ba:	f7ff ffdb 	bl	8008874 <__mcmp>
 80088be:	1e05      	subs	r5, r0, #0
 80088c0:	d110      	bne.n	80088e4 <__mdiff+0x38>
 80088c2:	4629      	mov	r1, r5
 80088c4:	4630      	mov	r0, r6
 80088c6:	f7ff fd53 	bl	8008370 <_Balloc>
 80088ca:	b930      	cbnz	r0, 80088da <__mdiff+0x2e>
 80088cc:	4b3a      	ldr	r3, [pc, #232]	; (80089b8 <__mdiff+0x10c>)
 80088ce:	4602      	mov	r2, r0
 80088d0:	f240 2132 	movw	r1, #562	; 0x232
 80088d4:	4839      	ldr	r0, [pc, #228]	; (80089bc <__mdiff+0x110>)
 80088d6:	f000 fa2b 	bl	8008d30 <__assert_func>
 80088da:	2301      	movs	r3, #1
 80088dc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80088e0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088e4:	bfa4      	itt	ge
 80088e6:	4643      	movge	r3, r8
 80088e8:	46a0      	movge	r8, r4
 80088ea:	4630      	mov	r0, r6
 80088ec:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80088f0:	bfa6      	itte	ge
 80088f2:	461c      	movge	r4, r3
 80088f4:	2500      	movge	r5, #0
 80088f6:	2501      	movlt	r5, #1
 80088f8:	f7ff fd3a 	bl	8008370 <_Balloc>
 80088fc:	b920      	cbnz	r0, 8008908 <__mdiff+0x5c>
 80088fe:	4b2e      	ldr	r3, [pc, #184]	; (80089b8 <__mdiff+0x10c>)
 8008900:	4602      	mov	r2, r0
 8008902:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008906:	e7e5      	b.n	80088d4 <__mdiff+0x28>
 8008908:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800890c:	6926      	ldr	r6, [r4, #16]
 800890e:	60c5      	str	r5, [r0, #12]
 8008910:	f104 0914 	add.w	r9, r4, #20
 8008914:	f108 0514 	add.w	r5, r8, #20
 8008918:	f100 0e14 	add.w	lr, r0, #20
 800891c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008920:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008924:	f108 0210 	add.w	r2, r8, #16
 8008928:	46f2      	mov	sl, lr
 800892a:	2100      	movs	r1, #0
 800892c:	f859 3b04 	ldr.w	r3, [r9], #4
 8008930:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008934:	fa1f f883 	uxth.w	r8, r3
 8008938:	fa11 f18b 	uxtah	r1, r1, fp
 800893c:	0c1b      	lsrs	r3, r3, #16
 800893e:	eba1 0808 	sub.w	r8, r1, r8
 8008942:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008946:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800894a:	fa1f f888 	uxth.w	r8, r8
 800894e:	1419      	asrs	r1, r3, #16
 8008950:	454e      	cmp	r6, r9
 8008952:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008956:	f84a 3b04 	str.w	r3, [sl], #4
 800895a:	d8e7      	bhi.n	800892c <__mdiff+0x80>
 800895c:	1b33      	subs	r3, r6, r4
 800895e:	3b15      	subs	r3, #21
 8008960:	f023 0303 	bic.w	r3, r3, #3
 8008964:	3304      	adds	r3, #4
 8008966:	3415      	adds	r4, #21
 8008968:	42a6      	cmp	r6, r4
 800896a:	bf38      	it	cc
 800896c:	2304      	movcc	r3, #4
 800896e:	441d      	add	r5, r3
 8008970:	4473      	add	r3, lr
 8008972:	469e      	mov	lr, r3
 8008974:	462e      	mov	r6, r5
 8008976:	4566      	cmp	r6, ip
 8008978:	d30e      	bcc.n	8008998 <__mdiff+0xec>
 800897a:	f10c 0203 	add.w	r2, ip, #3
 800897e:	1b52      	subs	r2, r2, r5
 8008980:	f022 0203 	bic.w	r2, r2, #3
 8008984:	3d03      	subs	r5, #3
 8008986:	45ac      	cmp	ip, r5
 8008988:	bf38      	it	cc
 800898a:	2200      	movcc	r2, #0
 800898c:	441a      	add	r2, r3
 800898e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008992:	b17b      	cbz	r3, 80089b4 <__mdiff+0x108>
 8008994:	6107      	str	r7, [r0, #16]
 8008996:	e7a3      	b.n	80088e0 <__mdiff+0x34>
 8008998:	f856 8b04 	ldr.w	r8, [r6], #4
 800899c:	fa11 f288 	uxtah	r2, r1, r8
 80089a0:	1414      	asrs	r4, r2, #16
 80089a2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80089a6:	b292      	uxth	r2, r2
 80089a8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80089ac:	f84e 2b04 	str.w	r2, [lr], #4
 80089b0:	1421      	asrs	r1, r4, #16
 80089b2:	e7e0      	b.n	8008976 <__mdiff+0xca>
 80089b4:	3f01      	subs	r7, #1
 80089b6:	e7ea      	b.n	800898e <__mdiff+0xe2>
 80089b8:	080097e7 	.word	0x080097e7
 80089bc:	08009858 	.word	0x08009858

080089c0 <__d2b>:
 80089c0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80089c4:	4689      	mov	r9, r1
 80089c6:	2101      	movs	r1, #1
 80089c8:	ec57 6b10 	vmov	r6, r7, d0
 80089cc:	4690      	mov	r8, r2
 80089ce:	f7ff fccf 	bl	8008370 <_Balloc>
 80089d2:	4604      	mov	r4, r0
 80089d4:	b930      	cbnz	r0, 80089e4 <__d2b+0x24>
 80089d6:	4602      	mov	r2, r0
 80089d8:	4b25      	ldr	r3, [pc, #148]	; (8008a70 <__d2b+0xb0>)
 80089da:	4826      	ldr	r0, [pc, #152]	; (8008a74 <__d2b+0xb4>)
 80089dc:	f240 310a 	movw	r1, #778	; 0x30a
 80089e0:	f000 f9a6 	bl	8008d30 <__assert_func>
 80089e4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80089e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80089ec:	bb35      	cbnz	r5, 8008a3c <__d2b+0x7c>
 80089ee:	2e00      	cmp	r6, #0
 80089f0:	9301      	str	r3, [sp, #4]
 80089f2:	d028      	beq.n	8008a46 <__d2b+0x86>
 80089f4:	4668      	mov	r0, sp
 80089f6:	9600      	str	r6, [sp, #0]
 80089f8:	f7ff fd82 	bl	8008500 <__lo0bits>
 80089fc:	9900      	ldr	r1, [sp, #0]
 80089fe:	b300      	cbz	r0, 8008a42 <__d2b+0x82>
 8008a00:	9a01      	ldr	r2, [sp, #4]
 8008a02:	f1c0 0320 	rsb	r3, r0, #32
 8008a06:	fa02 f303 	lsl.w	r3, r2, r3
 8008a0a:	430b      	orrs	r3, r1
 8008a0c:	40c2      	lsrs	r2, r0
 8008a0e:	6163      	str	r3, [r4, #20]
 8008a10:	9201      	str	r2, [sp, #4]
 8008a12:	9b01      	ldr	r3, [sp, #4]
 8008a14:	61a3      	str	r3, [r4, #24]
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	bf14      	ite	ne
 8008a1a:	2202      	movne	r2, #2
 8008a1c:	2201      	moveq	r2, #1
 8008a1e:	6122      	str	r2, [r4, #16]
 8008a20:	b1d5      	cbz	r5, 8008a58 <__d2b+0x98>
 8008a22:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008a26:	4405      	add	r5, r0
 8008a28:	f8c9 5000 	str.w	r5, [r9]
 8008a2c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008a30:	f8c8 0000 	str.w	r0, [r8]
 8008a34:	4620      	mov	r0, r4
 8008a36:	b003      	add	sp, #12
 8008a38:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008a3c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008a40:	e7d5      	b.n	80089ee <__d2b+0x2e>
 8008a42:	6161      	str	r1, [r4, #20]
 8008a44:	e7e5      	b.n	8008a12 <__d2b+0x52>
 8008a46:	a801      	add	r0, sp, #4
 8008a48:	f7ff fd5a 	bl	8008500 <__lo0bits>
 8008a4c:	9b01      	ldr	r3, [sp, #4]
 8008a4e:	6163      	str	r3, [r4, #20]
 8008a50:	2201      	movs	r2, #1
 8008a52:	6122      	str	r2, [r4, #16]
 8008a54:	3020      	adds	r0, #32
 8008a56:	e7e3      	b.n	8008a20 <__d2b+0x60>
 8008a58:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008a5c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008a60:	f8c9 0000 	str.w	r0, [r9]
 8008a64:	6918      	ldr	r0, [r3, #16]
 8008a66:	f7ff fd2b 	bl	80084c0 <__hi0bits>
 8008a6a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008a6e:	e7df      	b.n	8008a30 <__d2b+0x70>
 8008a70:	080097e7 	.word	0x080097e7
 8008a74:	08009858 	.word	0x08009858

08008a78 <_calloc_r>:
 8008a78:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008a7a:	fba1 2402 	umull	r2, r4, r1, r2
 8008a7e:	b94c      	cbnz	r4, 8008a94 <_calloc_r+0x1c>
 8008a80:	4611      	mov	r1, r2
 8008a82:	9201      	str	r2, [sp, #4]
 8008a84:	f000 f87a 	bl	8008b7c <_malloc_r>
 8008a88:	9a01      	ldr	r2, [sp, #4]
 8008a8a:	4605      	mov	r5, r0
 8008a8c:	b930      	cbnz	r0, 8008a9c <_calloc_r+0x24>
 8008a8e:	4628      	mov	r0, r5
 8008a90:	b003      	add	sp, #12
 8008a92:	bd30      	pop	{r4, r5, pc}
 8008a94:	220c      	movs	r2, #12
 8008a96:	6002      	str	r2, [r0, #0]
 8008a98:	2500      	movs	r5, #0
 8008a9a:	e7f8      	b.n	8008a8e <_calloc_r+0x16>
 8008a9c:	4621      	mov	r1, r4
 8008a9e:	f7fd ff21 	bl	80068e4 <memset>
 8008aa2:	e7f4      	b.n	8008a8e <_calloc_r+0x16>

08008aa4 <_free_r>:
 8008aa4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008aa6:	2900      	cmp	r1, #0
 8008aa8:	d044      	beq.n	8008b34 <_free_r+0x90>
 8008aaa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008aae:	9001      	str	r0, [sp, #4]
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	f1a1 0404 	sub.w	r4, r1, #4
 8008ab6:	bfb8      	it	lt
 8008ab8:	18e4      	addlt	r4, r4, r3
 8008aba:	f000 f9bf 	bl	8008e3c <__malloc_lock>
 8008abe:	4a1e      	ldr	r2, [pc, #120]	; (8008b38 <_free_r+0x94>)
 8008ac0:	9801      	ldr	r0, [sp, #4]
 8008ac2:	6813      	ldr	r3, [r2, #0]
 8008ac4:	b933      	cbnz	r3, 8008ad4 <_free_r+0x30>
 8008ac6:	6063      	str	r3, [r4, #4]
 8008ac8:	6014      	str	r4, [r2, #0]
 8008aca:	b003      	add	sp, #12
 8008acc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008ad0:	f000 b9ba 	b.w	8008e48 <__malloc_unlock>
 8008ad4:	42a3      	cmp	r3, r4
 8008ad6:	d908      	bls.n	8008aea <_free_r+0x46>
 8008ad8:	6825      	ldr	r5, [r4, #0]
 8008ada:	1961      	adds	r1, r4, r5
 8008adc:	428b      	cmp	r3, r1
 8008ade:	bf01      	itttt	eq
 8008ae0:	6819      	ldreq	r1, [r3, #0]
 8008ae2:	685b      	ldreq	r3, [r3, #4]
 8008ae4:	1949      	addeq	r1, r1, r5
 8008ae6:	6021      	streq	r1, [r4, #0]
 8008ae8:	e7ed      	b.n	8008ac6 <_free_r+0x22>
 8008aea:	461a      	mov	r2, r3
 8008aec:	685b      	ldr	r3, [r3, #4]
 8008aee:	b10b      	cbz	r3, 8008af4 <_free_r+0x50>
 8008af0:	42a3      	cmp	r3, r4
 8008af2:	d9fa      	bls.n	8008aea <_free_r+0x46>
 8008af4:	6811      	ldr	r1, [r2, #0]
 8008af6:	1855      	adds	r5, r2, r1
 8008af8:	42a5      	cmp	r5, r4
 8008afa:	d10b      	bne.n	8008b14 <_free_r+0x70>
 8008afc:	6824      	ldr	r4, [r4, #0]
 8008afe:	4421      	add	r1, r4
 8008b00:	1854      	adds	r4, r2, r1
 8008b02:	42a3      	cmp	r3, r4
 8008b04:	6011      	str	r1, [r2, #0]
 8008b06:	d1e0      	bne.n	8008aca <_free_r+0x26>
 8008b08:	681c      	ldr	r4, [r3, #0]
 8008b0a:	685b      	ldr	r3, [r3, #4]
 8008b0c:	6053      	str	r3, [r2, #4]
 8008b0e:	4421      	add	r1, r4
 8008b10:	6011      	str	r1, [r2, #0]
 8008b12:	e7da      	b.n	8008aca <_free_r+0x26>
 8008b14:	d902      	bls.n	8008b1c <_free_r+0x78>
 8008b16:	230c      	movs	r3, #12
 8008b18:	6003      	str	r3, [r0, #0]
 8008b1a:	e7d6      	b.n	8008aca <_free_r+0x26>
 8008b1c:	6825      	ldr	r5, [r4, #0]
 8008b1e:	1961      	adds	r1, r4, r5
 8008b20:	428b      	cmp	r3, r1
 8008b22:	bf04      	itt	eq
 8008b24:	6819      	ldreq	r1, [r3, #0]
 8008b26:	685b      	ldreq	r3, [r3, #4]
 8008b28:	6063      	str	r3, [r4, #4]
 8008b2a:	bf04      	itt	eq
 8008b2c:	1949      	addeq	r1, r1, r5
 8008b2e:	6021      	streq	r1, [r4, #0]
 8008b30:	6054      	str	r4, [r2, #4]
 8008b32:	e7ca      	b.n	8008aca <_free_r+0x26>
 8008b34:	b003      	add	sp, #12
 8008b36:	bd30      	pop	{r4, r5, pc}
 8008b38:	2000061c 	.word	0x2000061c

08008b3c <sbrk_aligned>:
 8008b3c:	b570      	push	{r4, r5, r6, lr}
 8008b3e:	4e0e      	ldr	r6, [pc, #56]	; (8008b78 <sbrk_aligned+0x3c>)
 8008b40:	460c      	mov	r4, r1
 8008b42:	6831      	ldr	r1, [r6, #0]
 8008b44:	4605      	mov	r5, r0
 8008b46:	b911      	cbnz	r1, 8008b4e <sbrk_aligned+0x12>
 8008b48:	f000 f88c 	bl	8008c64 <_sbrk_r>
 8008b4c:	6030      	str	r0, [r6, #0]
 8008b4e:	4621      	mov	r1, r4
 8008b50:	4628      	mov	r0, r5
 8008b52:	f000 f887 	bl	8008c64 <_sbrk_r>
 8008b56:	1c43      	adds	r3, r0, #1
 8008b58:	d00a      	beq.n	8008b70 <sbrk_aligned+0x34>
 8008b5a:	1cc4      	adds	r4, r0, #3
 8008b5c:	f024 0403 	bic.w	r4, r4, #3
 8008b60:	42a0      	cmp	r0, r4
 8008b62:	d007      	beq.n	8008b74 <sbrk_aligned+0x38>
 8008b64:	1a21      	subs	r1, r4, r0
 8008b66:	4628      	mov	r0, r5
 8008b68:	f000 f87c 	bl	8008c64 <_sbrk_r>
 8008b6c:	3001      	adds	r0, #1
 8008b6e:	d101      	bne.n	8008b74 <sbrk_aligned+0x38>
 8008b70:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8008b74:	4620      	mov	r0, r4
 8008b76:	bd70      	pop	{r4, r5, r6, pc}
 8008b78:	20000620 	.word	0x20000620

08008b7c <_malloc_r>:
 8008b7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b80:	1ccd      	adds	r5, r1, #3
 8008b82:	f025 0503 	bic.w	r5, r5, #3
 8008b86:	3508      	adds	r5, #8
 8008b88:	2d0c      	cmp	r5, #12
 8008b8a:	bf38      	it	cc
 8008b8c:	250c      	movcc	r5, #12
 8008b8e:	2d00      	cmp	r5, #0
 8008b90:	4607      	mov	r7, r0
 8008b92:	db01      	blt.n	8008b98 <_malloc_r+0x1c>
 8008b94:	42a9      	cmp	r1, r5
 8008b96:	d905      	bls.n	8008ba4 <_malloc_r+0x28>
 8008b98:	230c      	movs	r3, #12
 8008b9a:	603b      	str	r3, [r7, #0]
 8008b9c:	2600      	movs	r6, #0
 8008b9e:	4630      	mov	r0, r6
 8008ba0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ba4:	4e2e      	ldr	r6, [pc, #184]	; (8008c60 <_malloc_r+0xe4>)
 8008ba6:	f000 f949 	bl	8008e3c <__malloc_lock>
 8008baa:	6833      	ldr	r3, [r6, #0]
 8008bac:	461c      	mov	r4, r3
 8008bae:	bb34      	cbnz	r4, 8008bfe <_malloc_r+0x82>
 8008bb0:	4629      	mov	r1, r5
 8008bb2:	4638      	mov	r0, r7
 8008bb4:	f7ff ffc2 	bl	8008b3c <sbrk_aligned>
 8008bb8:	1c43      	adds	r3, r0, #1
 8008bba:	4604      	mov	r4, r0
 8008bbc:	d14d      	bne.n	8008c5a <_malloc_r+0xde>
 8008bbe:	6834      	ldr	r4, [r6, #0]
 8008bc0:	4626      	mov	r6, r4
 8008bc2:	2e00      	cmp	r6, #0
 8008bc4:	d140      	bne.n	8008c48 <_malloc_r+0xcc>
 8008bc6:	6823      	ldr	r3, [r4, #0]
 8008bc8:	4631      	mov	r1, r6
 8008bca:	4638      	mov	r0, r7
 8008bcc:	eb04 0803 	add.w	r8, r4, r3
 8008bd0:	f000 f848 	bl	8008c64 <_sbrk_r>
 8008bd4:	4580      	cmp	r8, r0
 8008bd6:	d13a      	bne.n	8008c4e <_malloc_r+0xd2>
 8008bd8:	6821      	ldr	r1, [r4, #0]
 8008bda:	3503      	adds	r5, #3
 8008bdc:	1a6d      	subs	r5, r5, r1
 8008bde:	f025 0503 	bic.w	r5, r5, #3
 8008be2:	3508      	adds	r5, #8
 8008be4:	2d0c      	cmp	r5, #12
 8008be6:	bf38      	it	cc
 8008be8:	250c      	movcc	r5, #12
 8008bea:	4629      	mov	r1, r5
 8008bec:	4638      	mov	r0, r7
 8008bee:	f7ff ffa5 	bl	8008b3c <sbrk_aligned>
 8008bf2:	3001      	adds	r0, #1
 8008bf4:	d02b      	beq.n	8008c4e <_malloc_r+0xd2>
 8008bf6:	6823      	ldr	r3, [r4, #0]
 8008bf8:	442b      	add	r3, r5
 8008bfa:	6023      	str	r3, [r4, #0]
 8008bfc:	e00e      	b.n	8008c1c <_malloc_r+0xa0>
 8008bfe:	6822      	ldr	r2, [r4, #0]
 8008c00:	1b52      	subs	r2, r2, r5
 8008c02:	d41e      	bmi.n	8008c42 <_malloc_r+0xc6>
 8008c04:	2a0b      	cmp	r2, #11
 8008c06:	d916      	bls.n	8008c36 <_malloc_r+0xba>
 8008c08:	1961      	adds	r1, r4, r5
 8008c0a:	42a3      	cmp	r3, r4
 8008c0c:	6025      	str	r5, [r4, #0]
 8008c0e:	bf18      	it	ne
 8008c10:	6059      	strne	r1, [r3, #4]
 8008c12:	6863      	ldr	r3, [r4, #4]
 8008c14:	bf08      	it	eq
 8008c16:	6031      	streq	r1, [r6, #0]
 8008c18:	5162      	str	r2, [r4, r5]
 8008c1a:	604b      	str	r3, [r1, #4]
 8008c1c:	4638      	mov	r0, r7
 8008c1e:	f104 060b 	add.w	r6, r4, #11
 8008c22:	f000 f911 	bl	8008e48 <__malloc_unlock>
 8008c26:	f026 0607 	bic.w	r6, r6, #7
 8008c2a:	1d23      	adds	r3, r4, #4
 8008c2c:	1af2      	subs	r2, r6, r3
 8008c2e:	d0b6      	beq.n	8008b9e <_malloc_r+0x22>
 8008c30:	1b9b      	subs	r3, r3, r6
 8008c32:	50a3      	str	r3, [r4, r2]
 8008c34:	e7b3      	b.n	8008b9e <_malloc_r+0x22>
 8008c36:	6862      	ldr	r2, [r4, #4]
 8008c38:	42a3      	cmp	r3, r4
 8008c3a:	bf0c      	ite	eq
 8008c3c:	6032      	streq	r2, [r6, #0]
 8008c3e:	605a      	strne	r2, [r3, #4]
 8008c40:	e7ec      	b.n	8008c1c <_malloc_r+0xa0>
 8008c42:	4623      	mov	r3, r4
 8008c44:	6864      	ldr	r4, [r4, #4]
 8008c46:	e7b2      	b.n	8008bae <_malloc_r+0x32>
 8008c48:	4634      	mov	r4, r6
 8008c4a:	6876      	ldr	r6, [r6, #4]
 8008c4c:	e7b9      	b.n	8008bc2 <_malloc_r+0x46>
 8008c4e:	230c      	movs	r3, #12
 8008c50:	603b      	str	r3, [r7, #0]
 8008c52:	4638      	mov	r0, r7
 8008c54:	f000 f8f8 	bl	8008e48 <__malloc_unlock>
 8008c58:	e7a1      	b.n	8008b9e <_malloc_r+0x22>
 8008c5a:	6025      	str	r5, [r4, #0]
 8008c5c:	e7de      	b.n	8008c1c <_malloc_r+0xa0>
 8008c5e:	bf00      	nop
 8008c60:	2000061c 	.word	0x2000061c

08008c64 <_sbrk_r>:
 8008c64:	b538      	push	{r3, r4, r5, lr}
 8008c66:	4d06      	ldr	r5, [pc, #24]	; (8008c80 <_sbrk_r+0x1c>)
 8008c68:	2300      	movs	r3, #0
 8008c6a:	4604      	mov	r4, r0
 8008c6c:	4608      	mov	r0, r1
 8008c6e:	602b      	str	r3, [r5, #0]
 8008c70:	f7f9 fb0a 	bl	8002288 <_sbrk>
 8008c74:	1c43      	adds	r3, r0, #1
 8008c76:	d102      	bne.n	8008c7e <_sbrk_r+0x1a>
 8008c78:	682b      	ldr	r3, [r5, #0]
 8008c7a:	b103      	cbz	r3, 8008c7e <_sbrk_r+0x1a>
 8008c7c:	6023      	str	r3, [r4, #0]
 8008c7e:	bd38      	pop	{r3, r4, r5, pc}
 8008c80:	20000624 	.word	0x20000624

08008c84 <__sread>:
 8008c84:	b510      	push	{r4, lr}
 8008c86:	460c      	mov	r4, r1
 8008c88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c8c:	f000 fa3c 	bl	8009108 <_read_r>
 8008c90:	2800      	cmp	r0, #0
 8008c92:	bfab      	itete	ge
 8008c94:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008c96:	89a3      	ldrhlt	r3, [r4, #12]
 8008c98:	181b      	addge	r3, r3, r0
 8008c9a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008c9e:	bfac      	ite	ge
 8008ca0:	6563      	strge	r3, [r4, #84]	; 0x54
 8008ca2:	81a3      	strhlt	r3, [r4, #12]
 8008ca4:	bd10      	pop	{r4, pc}

08008ca6 <__swrite>:
 8008ca6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008caa:	461f      	mov	r7, r3
 8008cac:	898b      	ldrh	r3, [r1, #12]
 8008cae:	05db      	lsls	r3, r3, #23
 8008cb0:	4605      	mov	r5, r0
 8008cb2:	460c      	mov	r4, r1
 8008cb4:	4616      	mov	r6, r2
 8008cb6:	d505      	bpl.n	8008cc4 <__swrite+0x1e>
 8008cb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cbc:	2302      	movs	r3, #2
 8008cbe:	2200      	movs	r2, #0
 8008cc0:	f000 f898 	bl	8008df4 <_lseek_r>
 8008cc4:	89a3      	ldrh	r3, [r4, #12]
 8008cc6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008cca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008cce:	81a3      	strh	r3, [r4, #12]
 8008cd0:	4632      	mov	r2, r6
 8008cd2:	463b      	mov	r3, r7
 8008cd4:	4628      	mov	r0, r5
 8008cd6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008cda:	f000 b817 	b.w	8008d0c <_write_r>

08008cde <__sseek>:
 8008cde:	b510      	push	{r4, lr}
 8008ce0:	460c      	mov	r4, r1
 8008ce2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ce6:	f000 f885 	bl	8008df4 <_lseek_r>
 8008cea:	1c43      	adds	r3, r0, #1
 8008cec:	89a3      	ldrh	r3, [r4, #12]
 8008cee:	bf15      	itete	ne
 8008cf0:	6560      	strne	r0, [r4, #84]	; 0x54
 8008cf2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008cf6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008cfa:	81a3      	strheq	r3, [r4, #12]
 8008cfc:	bf18      	it	ne
 8008cfe:	81a3      	strhne	r3, [r4, #12]
 8008d00:	bd10      	pop	{r4, pc}

08008d02 <__sclose>:
 8008d02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d06:	f000 b831 	b.w	8008d6c <_close_r>
	...

08008d0c <_write_r>:
 8008d0c:	b538      	push	{r3, r4, r5, lr}
 8008d0e:	4d07      	ldr	r5, [pc, #28]	; (8008d2c <_write_r+0x20>)
 8008d10:	4604      	mov	r4, r0
 8008d12:	4608      	mov	r0, r1
 8008d14:	4611      	mov	r1, r2
 8008d16:	2200      	movs	r2, #0
 8008d18:	602a      	str	r2, [r5, #0]
 8008d1a:	461a      	mov	r2, r3
 8008d1c:	f7f9 f868 	bl	8001df0 <_write>
 8008d20:	1c43      	adds	r3, r0, #1
 8008d22:	d102      	bne.n	8008d2a <_write_r+0x1e>
 8008d24:	682b      	ldr	r3, [r5, #0]
 8008d26:	b103      	cbz	r3, 8008d2a <_write_r+0x1e>
 8008d28:	6023      	str	r3, [r4, #0]
 8008d2a:	bd38      	pop	{r3, r4, r5, pc}
 8008d2c:	20000624 	.word	0x20000624

08008d30 <__assert_func>:
 8008d30:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008d32:	4614      	mov	r4, r2
 8008d34:	461a      	mov	r2, r3
 8008d36:	4b09      	ldr	r3, [pc, #36]	; (8008d5c <__assert_func+0x2c>)
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	4605      	mov	r5, r0
 8008d3c:	68d8      	ldr	r0, [r3, #12]
 8008d3e:	b14c      	cbz	r4, 8008d54 <__assert_func+0x24>
 8008d40:	4b07      	ldr	r3, [pc, #28]	; (8008d60 <__assert_func+0x30>)
 8008d42:	9100      	str	r1, [sp, #0]
 8008d44:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008d48:	4906      	ldr	r1, [pc, #24]	; (8008d64 <__assert_func+0x34>)
 8008d4a:	462b      	mov	r3, r5
 8008d4c:	f000 f81e 	bl	8008d8c <fiprintf>
 8008d50:	f000 faba 	bl	80092c8 <abort>
 8008d54:	4b04      	ldr	r3, [pc, #16]	; (8008d68 <__assert_func+0x38>)
 8008d56:	461c      	mov	r4, r3
 8008d58:	e7f3      	b.n	8008d42 <__assert_func+0x12>
 8008d5a:	bf00      	nop
 8008d5c:	20000178 	.word	0x20000178
 8008d60:	080099b4 	.word	0x080099b4
 8008d64:	080099c1 	.word	0x080099c1
 8008d68:	080099ef 	.word	0x080099ef

08008d6c <_close_r>:
 8008d6c:	b538      	push	{r3, r4, r5, lr}
 8008d6e:	4d06      	ldr	r5, [pc, #24]	; (8008d88 <_close_r+0x1c>)
 8008d70:	2300      	movs	r3, #0
 8008d72:	4604      	mov	r4, r0
 8008d74:	4608      	mov	r0, r1
 8008d76:	602b      	str	r3, [r5, #0]
 8008d78:	f7f9 f864 	bl	8001e44 <_close>
 8008d7c:	1c43      	adds	r3, r0, #1
 8008d7e:	d102      	bne.n	8008d86 <_close_r+0x1a>
 8008d80:	682b      	ldr	r3, [r5, #0]
 8008d82:	b103      	cbz	r3, 8008d86 <_close_r+0x1a>
 8008d84:	6023      	str	r3, [r4, #0]
 8008d86:	bd38      	pop	{r3, r4, r5, pc}
 8008d88:	20000624 	.word	0x20000624

08008d8c <fiprintf>:
 8008d8c:	b40e      	push	{r1, r2, r3}
 8008d8e:	b503      	push	{r0, r1, lr}
 8008d90:	4601      	mov	r1, r0
 8008d92:	ab03      	add	r3, sp, #12
 8008d94:	4805      	ldr	r0, [pc, #20]	; (8008dac <fiprintf+0x20>)
 8008d96:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d9a:	6800      	ldr	r0, [r0, #0]
 8008d9c:	9301      	str	r3, [sp, #4]
 8008d9e:	f000 f883 	bl	8008ea8 <_vfiprintf_r>
 8008da2:	b002      	add	sp, #8
 8008da4:	f85d eb04 	ldr.w	lr, [sp], #4
 8008da8:	b003      	add	sp, #12
 8008daa:	4770      	bx	lr
 8008dac:	20000178 	.word	0x20000178

08008db0 <_fstat_r>:
 8008db0:	b538      	push	{r3, r4, r5, lr}
 8008db2:	4d07      	ldr	r5, [pc, #28]	; (8008dd0 <_fstat_r+0x20>)
 8008db4:	2300      	movs	r3, #0
 8008db6:	4604      	mov	r4, r0
 8008db8:	4608      	mov	r0, r1
 8008dba:	4611      	mov	r1, r2
 8008dbc:	602b      	str	r3, [r5, #0]
 8008dbe:	f7f9 f891 	bl	8001ee4 <_fstat>
 8008dc2:	1c43      	adds	r3, r0, #1
 8008dc4:	d102      	bne.n	8008dcc <_fstat_r+0x1c>
 8008dc6:	682b      	ldr	r3, [r5, #0]
 8008dc8:	b103      	cbz	r3, 8008dcc <_fstat_r+0x1c>
 8008dca:	6023      	str	r3, [r4, #0]
 8008dcc:	bd38      	pop	{r3, r4, r5, pc}
 8008dce:	bf00      	nop
 8008dd0:	20000624 	.word	0x20000624

08008dd4 <_isatty_r>:
 8008dd4:	b538      	push	{r3, r4, r5, lr}
 8008dd6:	4d06      	ldr	r5, [pc, #24]	; (8008df0 <_isatty_r+0x1c>)
 8008dd8:	2300      	movs	r3, #0
 8008dda:	4604      	mov	r4, r0
 8008ddc:	4608      	mov	r0, r1
 8008dde:	602b      	str	r3, [r5, #0]
 8008de0:	f7f8 fff0 	bl	8001dc4 <_isatty>
 8008de4:	1c43      	adds	r3, r0, #1
 8008de6:	d102      	bne.n	8008dee <_isatty_r+0x1a>
 8008de8:	682b      	ldr	r3, [r5, #0]
 8008dea:	b103      	cbz	r3, 8008dee <_isatty_r+0x1a>
 8008dec:	6023      	str	r3, [r4, #0]
 8008dee:	bd38      	pop	{r3, r4, r5, pc}
 8008df0:	20000624 	.word	0x20000624

08008df4 <_lseek_r>:
 8008df4:	b538      	push	{r3, r4, r5, lr}
 8008df6:	4d07      	ldr	r5, [pc, #28]	; (8008e14 <_lseek_r+0x20>)
 8008df8:	4604      	mov	r4, r0
 8008dfa:	4608      	mov	r0, r1
 8008dfc:	4611      	mov	r1, r2
 8008dfe:	2200      	movs	r2, #0
 8008e00:	602a      	str	r2, [r5, #0]
 8008e02:	461a      	mov	r2, r3
 8008e04:	f7f9 f835 	bl	8001e72 <_lseek>
 8008e08:	1c43      	adds	r3, r0, #1
 8008e0a:	d102      	bne.n	8008e12 <_lseek_r+0x1e>
 8008e0c:	682b      	ldr	r3, [r5, #0]
 8008e0e:	b103      	cbz	r3, 8008e12 <_lseek_r+0x1e>
 8008e10:	6023      	str	r3, [r4, #0]
 8008e12:	bd38      	pop	{r3, r4, r5, pc}
 8008e14:	20000624 	.word	0x20000624

08008e18 <__ascii_mbtowc>:
 8008e18:	b082      	sub	sp, #8
 8008e1a:	b901      	cbnz	r1, 8008e1e <__ascii_mbtowc+0x6>
 8008e1c:	a901      	add	r1, sp, #4
 8008e1e:	b142      	cbz	r2, 8008e32 <__ascii_mbtowc+0x1a>
 8008e20:	b14b      	cbz	r3, 8008e36 <__ascii_mbtowc+0x1e>
 8008e22:	7813      	ldrb	r3, [r2, #0]
 8008e24:	600b      	str	r3, [r1, #0]
 8008e26:	7812      	ldrb	r2, [r2, #0]
 8008e28:	1e10      	subs	r0, r2, #0
 8008e2a:	bf18      	it	ne
 8008e2c:	2001      	movne	r0, #1
 8008e2e:	b002      	add	sp, #8
 8008e30:	4770      	bx	lr
 8008e32:	4610      	mov	r0, r2
 8008e34:	e7fb      	b.n	8008e2e <__ascii_mbtowc+0x16>
 8008e36:	f06f 0001 	mvn.w	r0, #1
 8008e3a:	e7f8      	b.n	8008e2e <__ascii_mbtowc+0x16>

08008e3c <__malloc_lock>:
 8008e3c:	4801      	ldr	r0, [pc, #4]	; (8008e44 <__malloc_lock+0x8>)
 8008e3e:	f7ff ba1a 	b.w	8008276 <__retarget_lock_acquire_recursive>
 8008e42:	bf00      	nop
 8008e44:	20000618 	.word	0x20000618

08008e48 <__malloc_unlock>:
 8008e48:	4801      	ldr	r0, [pc, #4]	; (8008e50 <__malloc_unlock+0x8>)
 8008e4a:	f7ff ba15 	b.w	8008278 <__retarget_lock_release_recursive>
 8008e4e:	bf00      	nop
 8008e50:	20000618 	.word	0x20000618

08008e54 <__sfputc_r>:
 8008e54:	6893      	ldr	r3, [r2, #8]
 8008e56:	3b01      	subs	r3, #1
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	b410      	push	{r4}
 8008e5c:	6093      	str	r3, [r2, #8]
 8008e5e:	da08      	bge.n	8008e72 <__sfputc_r+0x1e>
 8008e60:	6994      	ldr	r4, [r2, #24]
 8008e62:	42a3      	cmp	r3, r4
 8008e64:	db01      	blt.n	8008e6a <__sfputc_r+0x16>
 8008e66:	290a      	cmp	r1, #10
 8008e68:	d103      	bne.n	8008e72 <__sfputc_r+0x1e>
 8008e6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008e6e:	f000 b95d 	b.w	800912c <__swbuf_r>
 8008e72:	6813      	ldr	r3, [r2, #0]
 8008e74:	1c58      	adds	r0, r3, #1
 8008e76:	6010      	str	r0, [r2, #0]
 8008e78:	7019      	strb	r1, [r3, #0]
 8008e7a:	4608      	mov	r0, r1
 8008e7c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008e80:	4770      	bx	lr

08008e82 <__sfputs_r>:
 8008e82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e84:	4606      	mov	r6, r0
 8008e86:	460f      	mov	r7, r1
 8008e88:	4614      	mov	r4, r2
 8008e8a:	18d5      	adds	r5, r2, r3
 8008e8c:	42ac      	cmp	r4, r5
 8008e8e:	d101      	bne.n	8008e94 <__sfputs_r+0x12>
 8008e90:	2000      	movs	r0, #0
 8008e92:	e007      	b.n	8008ea4 <__sfputs_r+0x22>
 8008e94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e98:	463a      	mov	r2, r7
 8008e9a:	4630      	mov	r0, r6
 8008e9c:	f7ff ffda 	bl	8008e54 <__sfputc_r>
 8008ea0:	1c43      	adds	r3, r0, #1
 8008ea2:	d1f3      	bne.n	8008e8c <__sfputs_r+0xa>
 8008ea4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008ea8 <_vfiprintf_r>:
 8008ea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008eac:	460d      	mov	r5, r1
 8008eae:	b09d      	sub	sp, #116	; 0x74
 8008eb0:	4614      	mov	r4, r2
 8008eb2:	4698      	mov	r8, r3
 8008eb4:	4606      	mov	r6, r0
 8008eb6:	b118      	cbz	r0, 8008ec0 <_vfiprintf_r+0x18>
 8008eb8:	6983      	ldr	r3, [r0, #24]
 8008eba:	b90b      	cbnz	r3, 8008ec0 <_vfiprintf_r+0x18>
 8008ebc:	f7ff f938 	bl	8008130 <__sinit>
 8008ec0:	4b89      	ldr	r3, [pc, #548]	; (80090e8 <_vfiprintf_r+0x240>)
 8008ec2:	429d      	cmp	r5, r3
 8008ec4:	d11b      	bne.n	8008efe <_vfiprintf_r+0x56>
 8008ec6:	6875      	ldr	r5, [r6, #4]
 8008ec8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008eca:	07d9      	lsls	r1, r3, #31
 8008ecc:	d405      	bmi.n	8008eda <_vfiprintf_r+0x32>
 8008ece:	89ab      	ldrh	r3, [r5, #12]
 8008ed0:	059a      	lsls	r2, r3, #22
 8008ed2:	d402      	bmi.n	8008eda <_vfiprintf_r+0x32>
 8008ed4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008ed6:	f7ff f9ce 	bl	8008276 <__retarget_lock_acquire_recursive>
 8008eda:	89ab      	ldrh	r3, [r5, #12]
 8008edc:	071b      	lsls	r3, r3, #28
 8008ede:	d501      	bpl.n	8008ee4 <_vfiprintf_r+0x3c>
 8008ee0:	692b      	ldr	r3, [r5, #16]
 8008ee2:	b9eb      	cbnz	r3, 8008f20 <_vfiprintf_r+0x78>
 8008ee4:	4629      	mov	r1, r5
 8008ee6:	4630      	mov	r0, r6
 8008ee8:	f000 f980 	bl	80091ec <__swsetup_r>
 8008eec:	b1c0      	cbz	r0, 8008f20 <_vfiprintf_r+0x78>
 8008eee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008ef0:	07dc      	lsls	r4, r3, #31
 8008ef2:	d50e      	bpl.n	8008f12 <_vfiprintf_r+0x6a>
 8008ef4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008ef8:	b01d      	add	sp, #116	; 0x74
 8008efa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008efe:	4b7b      	ldr	r3, [pc, #492]	; (80090ec <_vfiprintf_r+0x244>)
 8008f00:	429d      	cmp	r5, r3
 8008f02:	d101      	bne.n	8008f08 <_vfiprintf_r+0x60>
 8008f04:	68b5      	ldr	r5, [r6, #8]
 8008f06:	e7df      	b.n	8008ec8 <_vfiprintf_r+0x20>
 8008f08:	4b79      	ldr	r3, [pc, #484]	; (80090f0 <_vfiprintf_r+0x248>)
 8008f0a:	429d      	cmp	r5, r3
 8008f0c:	bf08      	it	eq
 8008f0e:	68f5      	ldreq	r5, [r6, #12]
 8008f10:	e7da      	b.n	8008ec8 <_vfiprintf_r+0x20>
 8008f12:	89ab      	ldrh	r3, [r5, #12]
 8008f14:	0598      	lsls	r0, r3, #22
 8008f16:	d4ed      	bmi.n	8008ef4 <_vfiprintf_r+0x4c>
 8008f18:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008f1a:	f7ff f9ad 	bl	8008278 <__retarget_lock_release_recursive>
 8008f1e:	e7e9      	b.n	8008ef4 <_vfiprintf_r+0x4c>
 8008f20:	2300      	movs	r3, #0
 8008f22:	9309      	str	r3, [sp, #36]	; 0x24
 8008f24:	2320      	movs	r3, #32
 8008f26:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008f2a:	f8cd 800c 	str.w	r8, [sp, #12]
 8008f2e:	2330      	movs	r3, #48	; 0x30
 8008f30:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80090f4 <_vfiprintf_r+0x24c>
 8008f34:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008f38:	f04f 0901 	mov.w	r9, #1
 8008f3c:	4623      	mov	r3, r4
 8008f3e:	469a      	mov	sl, r3
 8008f40:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f44:	b10a      	cbz	r2, 8008f4a <_vfiprintf_r+0xa2>
 8008f46:	2a25      	cmp	r2, #37	; 0x25
 8008f48:	d1f9      	bne.n	8008f3e <_vfiprintf_r+0x96>
 8008f4a:	ebba 0b04 	subs.w	fp, sl, r4
 8008f4e:	d00b      	beq.n	8008f68 <_vfiprintf_r+0xc0>
 8008f50:	465b      	mov	r3, fp
 8008f52:	4622      	mov	r2, r4
 8008f54:	4629      	mov	r1, r5
 8008f56:	4630      	mov	r0, r6
 8008f58:	f7ff ff93 	bl	8008e82 <__sfputs_r>
 8008f5c:	3001      	adds	r0, #1
 8008f5e:	f000 80aa 	beq.w	80090b6 <_vfiprintf_r+0x20e>
 8008f62:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008f64:	445a      	add	r2, fp
 8008f66:	9209      	str	r2, [sp, #36]	; 0x24
 8008f68:	f89a 3000 	ldrb.w	r3, [sl]
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	f000 80a2 	beq.w	80090b6 <_vfiprintf_r+0x20e>
 8008f72:	2300      	movs	r3, #0
 8008f74:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008f78:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008f7c:	f10a 0a01 	add.w	sl, sl, #1
 8008f80:	9304      	str	r3, [sp, #16]
 8008f82:	9307      	str	r3, [sp, #28]
 8008f84:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008f88:	931a      	str	r3, [sp, #104]	; 0x68
 8008f8a:	4654      	mov	r4, sl
 8008f8c:	2205      	movs	r2, #5
 8008f8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f92:	4858      	ldr	r0, [pc, #352]	; (80090f4 <_vfiprintf_r+0x24c>)
 8008f94:	f7f7 f95c 	bl	8000250 <memchr>
 8008f98:	9a04      	ldr	r2, [sp, #16]
 8008f9a:	b9d8      	cbnz	r0, 8008fd4 <_vfiprintf_r+0x12c>
 8008f9c:	06d1      	lsls	r1, r2, #27
 8008f9e:	bf44      	itt	mi
 8008fa0:	2320      	movmi	r3, #32
 8008fa2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008fa6:	0713      	lsls	r3, r2, #28
 8008fa8:	bf44      	itt	mi
 8008faa:	232b      	movmi	r3, #43	; 0x2b
 8008fac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008fb0:	f89a 3000 	ldrb.w	r3, [sl]
 8008fb4:	2b2a      	cmp	r3, #42	; 0x2a
 8008fb6:	d015      	beq.n	8008fe4 <_vfiprintf_r+0x13c>
 8008fb8:	9a07      	ldr	r2, [sp, #28]
 8008fba:	4654      	mov	r4, sl
 8008fbc:	2000      	movs	r0, #0
 8008fbe:	f04f 0c0a 	mov.w	ip, #10
 8008fc2:	4621      	mov	r1, r4
 8008fc4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008fc8:	3b30      	subs	r3, #48	; 0x30
 8008fca:	2b09      	cmp	r3, #9
 8008fcc:	d94e      	bls.n	800906c <_vfiprintf_r+0x1c4>
 8008fce:	b1b0      	cbz	r0, 8008ffe <_vfiprintf_r+0x156>
 8008fd0:	9207      	str	r2, [sp, #28]
 8008fd2:	e014      	b.n	8008ffe <_vfiprintf_r+0x156>
 8008fd4:	eba0 0308 	sub.w	r3, r0, r8
 8008fd8:	fa09 f303 	lsl.w	r3, r9, r3
 8008fdc:	4313      	orrs	r3, r2
 8008fde:	9304      	str	r3, [sp, #16]
 8008fe0:	46a2      	mov	sl, r4
 8008fe2:	e7d2      	b.n	8008f8a <_vfiprintf_r+0xe2>
 8008fe4:	9b03      	ldr	r3, [sp, #12]
 8008fe6:	1d19      	adds	r1, r3, #4
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	9103      	str	r1, [sp, #12]
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	bfbb      	ittet	lt
 8008ff0:	425b      	neglt	r3, r3
 8008ff2:	f042 0202 	orrlt.w	r2, r2, #2
 8008ff6:	9307      	strge	r3, [sp, #28]
 8008ff8:	9307      	strlt	r3, [sp, #28]
 8008ffa:	bfb8      	it	lt
 8008ffc:	9204      	strlt	r2, [sp, #16]
 8008ffe:	7823      	ldrb	r3, [r4, #0]
 8009000:	2b2e      	cmp	r3, #46	; 0x2e
 8009002:	d10c      	bne.n	800901e <_vfiprintf_r+0x176>
 8009004:	7863      	ldrb	r3, [r4, #1]
 8009006:	2b2a      	cmp	r3, #42	; 0x2a
 8009008:	d135      	bne.n	8009076 <_vfiprintf_r+0x1ce>
 800900a:	9b03      	ldr	r3, [sp, #12]
 800900c:	1d1a      	adds	r2, r3, #4
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	9203      	str	r2, [sp, #12]
 8009012:	2b00      	cmp	r3, #0
 8009014:	bfb8      	it	lt
 8009016:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800901a:	3402      	adds	r4, #2
 800901c:	9305      	str	r3, [sp, #20]
 800901e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009104 <_vfiprintf_r+0x25c>
 8009022:	7821      	ldrb	r1, [r4, #0]
 8009024:	2203      	movs	r2, #3
 8009026:	4650      	mov	r0, sl
 8009028:	f7f7 f912 	bl	8000250 <memchr>
 800902c:	b140      	cbz	r0, 8009040 <_vfiprintf_r+0x198>
 800902e:	2340      	movs	r3, #64	; 0x40
 8009030:	eba0 000a 	sub.w	r0, r0, sl
 8009034:	fa03 f000 	lsl.w	r0, r3, r0
 8009038:	9b04      	ldr	r3, [sp, #16]
 800903a:	4303      	orrs	r3, r0
 800903c:	3401      	adds	r4, #1
 800903e:	9304      	str	r3, [sp, #16]
 8009040:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009044:	482c      	ldr	r0, [pc, #176]	; (80090f8 <_vfiprintf_r+0x250>)
 8009046:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800904a:	2206      	movs	r2, #6
 800904c:	f7f7 f900 	bl	8000250 <memchr>
 8009050:	2800      	cmp	r0, #0
 8009052:	d03f      	beq.n	80090d4 <_vfiprintf_r+0x22c>
 8009054:	4b29      	ldr	r3, [pc, #164]	; (80090fc <_vfiprintf_r+0x254>)
 8009056:	bb1b      	cbnz	r3, 80090a0 <_vfiprintf_r+0x1f8>
 8009058:	9b03      	ldr	r3, [sp, #12]
 800905a:	3307      	adds	r3, #7
 800905c:	f023 0307 	bic.w	r3, r3, #7
 8009060:	3308      	adds	r3, #8
 8009062:	9303      	str	r3, [sp, #12]
 8009064:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009066:	443b      	add	r3, r7
 8009068:	9309      	str	r3, [sp, #36]	; 0x24
 800906a:	e767      	b.n	8008f3c <_vfiprintf_r+0x94>
 800906c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009070:	460c      	mov	r4, r1
 8009072:	2001      	movs	r0, #1
 8009074:	e7a5      	b.n	8008fc2 <_vfiprintf_r+0x11a>
 8009076:	2300      	movs	r3, #0
 8009078:	3401      	adds	r4, #1
 800907a:	9305      	str	r3, [sp, #20]
 800907c:	4619      	mov	r1, r3
 800907e:	f04f 0c0a 	mov.w	ip, #10
 8009082:	4620      	mov	r0, r4
 8009084:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009088:	3a30      	subs	r2, #48	; 0x30
 800908a:	2a09      	cmp	r2, #9
 800908c:	d903      	bls.n	8009096 <_vfiprintf_r+0x1ee>
 800908e:	2b00      	cmp	r3, #0
 8009090:	d0c5      	beq.n	800901e <_vfiprintf_r+0x176>
 8009092:	9105      	str	r1, [sp, #20]
 8009094:	e7c3      	b.n	800901e <_vfiprintf_r+0x176>
 8009096:	fb0c 2101 	mla	r1, ip, r1, r2
 800909a:	4604      	mov	r4, r0
 800909c:	2301      	movs	r3, #1
 800909e:	e7f0      	b.n	8009082 <_vfiprintf_r+0x1da>
 80090a0:	ab03      	add	r3, sp, #12
 80090a2:	9300      	str	r3, [sp, #0]
 80090a4:	462a      	mov	r2, r5
 80090a6:	4b16      	ldr	r3, [pc, #88]	; (8009100 <_vfiprintf_r+0x258>)
 80090a8:	a904      	add	r1, sp, #16
 80090aa:	4630      	mov	r0, r6
 80090ac:	f7fd fcb4 	bl	8006a18 <_printf_float>
 80090b0:	4607      	mov	r7, r0
 80090b2:	1c78      	adds	r0, r7, #1
 80090b4:	d1d6      	bne.n	8009064 <_vfiprintf_r+0x1bc>
 80090b6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80090b8:	07d9      	lsls	r1, r3, #31
 80090ba:	d405      	bmi.n	80090c8 <_vfiprintf_r+0x220>
 80090bc:	89ab      	ldrh	r3, [r5, #12]
 80090be:	059a      	lsls	r2, r3, #22
 80090c0:	d402      	bmi.n	80090c8 <_vfiprintf_r+0x220>
 80090c2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80090c4:	f7ff f8d8 	bl	8008278 <__retarget_lock_release_recursive>
 80090c8:	89ab      	ldrh	r3, [r5, #12]
 80090ca:	065b      	lsls	r3, r3, #25
 80090cc:	f53f af12 	bmi.w	8008ef4 <_vfiprintf_r+0x4c>
 80090d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80090d2:	e711      	b.n	8008ef8 <_vfiprintf_r+0x50>
 80090d4:	ab03      	add	r3, sp, #12
 80090d6:	9300      	str	r3, [sp, #0]
 80090d8:	462a      	mov	r2, r5
 80090da:	4b09      	ldr	r3, [pc, #36]	; (8009100 <_vfiprintf_r+0x258>)
 80090dc:	a904      	add	r1, sp, #16
 80090de:	4630      	mov	r0, r6
 80090e0:	f7fd ff26 	bl	8006f30 <_printf_i>
 80090e4:	e7e4      	b.n	80090b0 <_vfiprintf_r+0x208>
 80090e6:	bf00      	nop
 80090e8:	08009818 	.word	0x08009818
 80090ec:	08009838 	.word	0x08009838
 80090f0:	080097f8 	.word	0x080097f8
 80090f4:	080099fa 	.word	0x080099fa
 80090f8:	08009a04 	.word	0x08009a04
 80090fc:	08006a19 	.word	0x08006a19
 8009100:	08008e83 	.word	0x08008e83
 8009104:	08009a00 	.word	0x08009a00

08009108 <_read_r>:
 8009108:	b538      	push	{r3, r4, r5, lr}
 800910a:	4d07      	ldr	r5, [pc, #28]	; (8009128 <_read_r+0x20>)
 800910c:	4604      	mov	r4, r0
 800910e:	4608      	mov	r0, r1
 8009110:	4611      	mov	r1, r2
 8009112:	2200      	movs	r2, #0
 8009114:	602a      	str	r2, [r5, #0]
 8009116:	461a      	mov	r2, r3
 8009118:	f7f8 febc 	bl	8001e94 <_read>
 800911c:	1c43      	adds	r3, r0, #1
 800911e:	d102      	bne.n	8009126 <_read_r+0x1e>
 8009120:	682b      	ldr	r3, [r5, #0]
 8009122:	b103      	cbz	r3, 8009126 <_read_r+0x1e>
 8009124:	6023      	str	r3, [r4, #0]
 8009126:	bd38      	pop	{r3, r4, r5, pc}
 8009128:	20000624 	.word	0x20000624

0800912c <__swbuf_r>:
 800912c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800912e:	460e      	mov	r6, r1
 8009130:	4614      	mov	r4, r2
 8009132:	4605      	mov	r5, r0
 8009134:	b118      	cbz	r0, 800913e <__swbuf_r+0x12>
 8009136:	6983      	ldr	r3, [r0, #24]
 8009138:	b90b      	cbnz	r3, 800913e <__swbuf_r+0x12>
 800913a:	f7fe fff9 	bl	8008130 <__sinit>
 800913e:	4b21      	ldr	r3, [pc, #132]	; (80091c4 <__swbuf_r+0x98>)
 8009140:	429c      	cmp	r4, r3
 8009142:	d12b      	bne.n	800919c <__swbuf_r+0x70>
 8009144:	686c      	ldr	r4, [r5, #4]
 8009146:	69a3      	ldr	r3, [r4, #24]
 8009148:	60a3      	str	r3, [r4, #8]
 800914a:	89a3      	ldrh	r3, [r4, #12]
 800914c:	071a      	lsls	r2, r3, #28
 800914e:	d52f      	bpl.n	80091b0 <__swbuf_r+0x84>
 8009150:	6923      	ldr	r3, [r4, #16]
 8009152:	b36b      	cbz	r3, 80091b0 <__swbuf_r+0x84>
 8009154:	6923      	ldr	r3, [r4, #16]
 8009156:	6820      	ldr	r0, [r4, #0]
 8009158:	1ac0      	subs	r0, r0, r3
 800915a:	6963      	ldr	r3, [r4, #20]
 800915c:	b2f6      	uxtb	r6, r6
 800915e:	4283      	cmp	r3, r0
 8009160:	4637      	mov	r7, r6
 8009162:	dc04      	bgt.n	800916e <__swbuf_r+0x42>
 8009164:	4621      	mov	r1, r4
 8009166:	4628      	mov	r0, r5
 8009168:	f7fe ff4e 	bl	8008008 <_fflush_r>
 800916c:	bb30      	cbnz	r0, 80091bc <__swbuf_r+0x90>
 800916e:	68a3      	ldr	r3, [r4, #8]
 8009170:	3b01      	subs	r3, #1
 8009172:	60a3      	str	r3, [r4, #8]
 8009174:	6823      	ldr	r3, [r4, #0]
 8009176:	1c5a      	adds	r2, r3, #1
 8009178:	6022      	str	r2, [r4, #0]
 800917a:	701e      	strb	r6, [r3, #0]
 800917c:	6963      	ldr	r3, [r4, #20]
 800917e:	3001      	adds	r0, #1
 8009180:	4283      	cmp	r3, r0
 8009182:	d004      	beq.n	800918e <__swbuf_r+0x62>
 8009184:	89a3      	ldrh	r3, [r4, #12]
 8009186:	07db      	lsls	r3, r3, #31
 8009188:	d506      	bpl.n	8009198 <__swbuf_r+0x6c>
 800918a:	2e0a      	cmp	r6, #10
 800918c:	d104      	bne.n	8009198 <__swbuf_r+0x6c>
 800918e:	4621      	mov	r1, r4
 8009190:	4628      	mov	r0, r5
 8009192:	f7fe ff39 	bl	8008008 <_fflush_r>
 8009196:	b988      	cbnz	r0, 80091bc <__swbuf_r+0x90>
 8009198:	4638      	mov	r0, r7
 800919a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800919c:	4b0a      	ldr	r3, [pc, #40]	; (80091c8 <__swbuf_r+0x9c>)
 800919e:	429c      	cmp	r4, r3
 80091a0:	d101      	bne.n	80091a6 <__swbuf_r+0x7a>
 80091a2:	68ac      	ldr	r4, [r5, #8]
 80091a4:	e7cf      	b.n	8009146 <__swbuf_r+0x1a>
 80091a6:	4b09      	ldr	r3, [pc, #36]	; (80091cc <__swbuf_r+0xa0>)
 80091a8:	429c      	cmp	r4, r3
 80091aa:	bf08      	it	eq
 80091ac:	68ec      	ldreq	r4, [r5, #12]
 80091ae:	e7ca      	b.n	8009146 <__swbuf_r+0x1a>
 80091b0:	4621      	mov	r1, r4
 80091b2:	4628      	mov	r0, r5
 80091b4:	f000 f81a 	bl	80091ec <__swsetup_r>
 80091b8:	2800      	cmp	r0, #0
 80091ba:	d0cb      	beq.n	8009154 <__swbuf_r+0x28>
 80091bc:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80091c0:	e7ea      	b.n	8009198 <__swbuf_r+0x6c>
 80091c2:	bf00      	nop
 80091c4:	08009818 	.word	0x08009818
 80091c8:	08009838 	.word	0x08009838
 80091cc:	080097f8 	.word	0x080097f8

080091d0 <__ascii_wctomb>:
 80091d0:	b149      	cbz	r1, 80091e6 <__ascii_wctomb+0x16>
 80091d2:	2aff      	cmp	r2, #255	; 0xff
 80091d4:	bf85      	ittet	hi
 80091d6:	238a      	movhi	r3, #138	; 0x8a
 80091d8:	6003      	strhi	r3, [r0, #0]
 80091da:	700a      	strbls	r2, [r1, #0]
 80091dc:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80091e0:	bf98      	it	ls
 80091e2:	2001      	movls	r0, #1
 80091e4:	4770      	bx	lr
 80091e6:	4608      	mov	r0, r1
 80091e8:	4770      	bx	lr
	...

080091ec <__swsetup_r>:
 80091ec:	4b32      	ldr	r3, [pc, #200]	; (80092b8 <__swsetup_r+0xcc>)
 80091ee:	b570      	push	{r4, r5, r6, lr}
 80091f0:	681d      	ldr	r5, [r3, #0]
 80091f2:	4606      	mov	r6, r0
 80091f4:	460c      	mov	r4, r1
 80091f6:	b125      	cbz	r5, 8009202 <__swsetup_r+0x16>
 80091f8:	69ab      	ldr	r3, [r5, #24]
 80091fa:	b913      	cbnz	r3, 8009202 <__swsetup_r+0x16>
 80091fc:	4628      	mov	r0, r5
 80091fe:	f7fe ff97 	bl	8008130 <__sinit>
 8009202:	4b2e      	ldr	r3, [pc, #184]	; (80092bc <__swsetup_r+0xd0>)
 8009204:	429c      	cmp	r4, r3
 8009206:	d10f      	bne.n	8009228 <__swsetup_r+0x3c>
 8009208:	686c      	ldr	r4, [r5, #4]
 800920a:	89a3      	ldrh	r3, [r4, #12]
 800920c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009210:	0719      	lsls	r1, r3, #28
 8009212:	d42c      	bmi.n	800926e <__swsetup_r+0x82>
 8009214:	06dd      	lsls	r5, r3, #27
 8009216:	d411      	bmi.n	800923c <__swsetup_r+0x50>
 8009218:	2309      	movs	r3, #9
 800921a:	6033      	str	r3, [r6, #0]
 800921c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009220:	81a3      	strh	r3, [r4, #12]
 8009222:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009226:	e03e      	b.n	80092a6 <__swsetup_r+0xba>
 8009228:	4b25      	ldr	r3, [pc, #148]	; (80092c0 <__swsetup_r+0xd4>)
 800922a:	429c      	cmp	r4, r3
 800922c:	d101      	bne.n	8009232 <__swsetup_r+0x46>
 800922e:	68ac      	ldr	r4, [r5, #8]
 8009230:	e7eb      	b.n	800920a <__swsetup_r+0x1e>
 8009232:	4b24      	ldr	r3, [pc, #144]	; (80092c4 <__swsetup_r+0xd8>)
 8009234:	429c      	cmp	r4, r3
 8009236:	bf08      	it	eq
 8009238:	68ec      	ldreq	r4, [r5, #12]
 800923a:	e7e6      	b.n	800920a <__swsetup_r+0x1e>
 800923c:	0758      	lsls	r0, r3, #29
 800923e:	d512      	bpl.n	8009266 <__swsetup_r+0x7a>
 8009240:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009242:	b141      	cbz	r1, 8009256 <__swsetup_r+0x6a>
 8009244:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009248:	4299      	cmp	r1, r3
 800924a:	d002      	beq.n	8009252 <__swsetup_r+0x66>
 800924c:	4630      	mov	r0, r6
 800924e:	f7ff fc29 	bl	8008aa4 <_free_r>
 8009252:	2300      	movs	r3, #0
 8009254:	6363      	str	r3, [r4, #52]	; 0x34
 8009256:	89a3      	ldrh	r3, [r4, #12]
 8009258:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800925c:	81a3      	strh	r3, [r4, #12]
 800925e:	2300      	movs	r3, #0
 8009260:	6063      	str	r3, [r4, #4]
 8009262:	6923      	ldr	r3, [r4, #16]
 8009264:	6023      	str	r3, [r4, #0]
 8009266:	89a3      	ldrh	r3, [r4, #12]
 8009268:	f043 0308 	orr.w	r3, r3, #8
 800926c:	81a3      	strh	r3, [r4, #12]
 800926e:	6923      	ldr	r3, [r4, #16]
 8009270:	b94b      	cbnz	r3, 8009286 <__swsetup_r+0x9a>
 8009272:	89a3      	ldrh	r3, [r4, #12]
 8009274:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009278:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800927c:	d003      	beq.n	8009286 <__swsetup_r+0x9a>
 800927e:	4621      	mov	r1, r4
 8009280:	4630      	mov	r0, r6
 8009282:	f7ff f81f 	bl	80082c4 <__smakebuf_r>
 8009286:	89a0      	ldrh	r0, [r4, #12]
 8009288:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800928c:	f010 0301 	ands.w	r3, r0, #1
 8009290:	d00a      	beq.n	80092a8 <__swsetup_r+0xbc>
 8009292:	2300      	movs	r3, #0
 8009294:	60a3      	str	r3, [r4, #8]
 8009296:	6963      	ldr	r3, [r4, #20]
 8009298:	425b      	negs	r3, r3
 800929a:	61a3      	str	r3, [r4, #24]
 800929c:	6923      	ldr	r3, [r4, #16]
 800929e:	b943      	cbnz	r3, 80092b2 <__swsetup_r+0xc6>
 80092a0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80092a4:	d1ba      	bne.n	800921c <__swsetup_r+0x30>
 80092a6:	bd70      	pop	{r4, r5, r6, pc}
 80092a8:	0781      	lsls	r1, r0, #30
 80092aa:	bf58      	it	pl
 80092ac:	6963      	ldrpl	r3, [r4, #20]
 80092ae:	60a3      	str	r3, [r4, #8]
 80092b0:	e7f4      	b.n	800929c <__swsetup_r+0xb0>
 80092b2:	2000      	movs	r0, #0
 80092b4:	e7f7      	b.n	80092a6 <__swsetup_r+0xba>
 80092b6:	bf00      	nop
 80092b8:	20000178 	.word	0x20000178
 80092bc:	08009818 	.word	0x08009818
 80092c0:	08009838 	.word	0x08009838
 80092c4:	080097f8 	.word	0x080097f8

080092c8 <abort>:
 80092c8:	b508      	push	{r3, lr}
 80092ca:	2006      	movs	r0, #6
 80092cc:	f000 f82c 	bl	8009328 <raise>
 80092d0:	2001      	movs	r0, #1
 80092d2:	f000 f9ad 	bl	8009630 <_exit>

080092d6 <_raise_r>:
 80092d6:	291f      	cmp	r1, #31
 80092d8:	b538      	push	{r3, r4, r5, lr}
 80092da:	4604      	mov	r4, r0
 80092dc:	460d      	mov	r5, r1
 80092de:	d904      	bls.n	80092ea <_raise_r+0x14>
 80092e0:	2316      	movs	r3, #22
 80092e2:	6003      	str	r3, [r0, #0]
 80092e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80092e8:	bd38      	pop	{r3, r4, r5, pc}
 80092ea:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80092ec:	b112      	cbz	r2, 80092f4 <_raise_r+0x1e>
 80092ee:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80092f2:	b94b      	cbnz	r3, 8009308 <_raise_r+0x32>
 80092f4:	4620      	mov	r0, r4
 80092f6:	f000 f831 	bl	800935c <_getpid_r>
 80092fa:	462a      	mov	r2, r5
 80092fc:	4601      	mov	r1, r0
 80092fe:	4620      	mov	r0, r4
 8009300:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009304:	f000 b818 	b.w	8009338 <_kill_r>
 8009308:	2b01      	cmp	r3, #1
 800930a:	d00a      	beq.n	8009322 <_raise_r+0x4c>
 800930c:	1c59      	adds	r1, r3, #1
 800930e:	d103      	bne.n	8009318 <_raise_r+0x42>
 8009310:	2316      	movs	r3, #22
 8009312:	6003      	str	r3, [r0, #0]
 8009314:	2001      	movs	r0, #1
 8009316:	e7e7      	b.n	80092e8 <_raise_r+0x12>
 8009318:	2400      	movs	r4, #0
 800931a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800931e:	4628      	mov	r0, r5
 8009320:	4798      	blx	r3
 8009322:	2000      	movs	r0, #0
 8009324:	e7e0      	b.n	80092e8 <_raise_r+0x12>
	...

08009328 <raise>:
 8009328:	4b02      	ldr	r3, [pc, #8]	; (8009334 <raise+0xc>)
 800932a:	4601      	mov	r1, r0
 800932c:	6818      	ldr	r0, [r3, #0]
 800932e:	f7ff bfd2 	b.w	80092d6 <_raise_r>
 8009332:	bf00      	nop
 8009334:	20000178 	.word	0x20000178

08009338 <_kill_r>:
 8009338:	b538      	push	{r3, r4, r5, lr}
 800933a:	4d07      	ldr	r5, [pc, #28]	; (8009358 <_kill_r+0x20>)
 800933c:	2300      	movs	r3, #0
 800933e:	4604      	mov	r4, r0
 8009340:	4608      	mov	r0, r1
 8009342:	4611      	mov	r1, r2
 8009344:	602b      	str	r3, [r5, #0]
 8009346:	f000 f96b 	bl	8009620 <_kill>
 800934a:	1c43      	adds	r3, r0, #1
 800934c:	d102      	bne.n	8009354 <_kill_r+0x1c>
 800934e:	682b      	ldr	r3, [r5, #0]
 8009350:	b103      	cbz	r3, 8009354 <_kill_r+0x1c>
 8009352:	6023      	str	r3, [r4, #0]
 8009354:	bd38      	pop	{r3, r4, r5, pc}
 8009356:	bf00      	nop
 8009358:	20000624 	.word	0x20000624

0800935c <_getpid_r>:
 800935c:	f000 b958 	b.w	8009610 <_getpid>

08009360 <floorf>:
 8009360:	ee10 3a10 	vmov	r3, s0
 8009364:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8009368:	3a7f      	subs	r2, #127	; 0x7f
 800936a:	2a16      	cmp	r2, #22
 800936c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8009370:	dc2a      	bgt.n	80093c8 <floorf+0x68>
 8009372:	2a00      	cmp	r2, #0
 8009374:	da11      	bge.n	800939a <floorf+0x3a>
 8009376:	eddf 7a18 	vldr	s15, [pc, #96]	; 80093d8 <floorf+0x78>
 800937a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800937e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8009382:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009386:	dd05      	ble.n	8009394 <floorf+0x34>
 8009388:	2b00      	cmp	r3, #0
 800938a:	da23      	bge.n	80093d4 <floorf+0x74>
 800938c:	4a13      	ldr	r2, [pc, #76]	; (80093dc <floorf+0x7c>)
 800938e:	2900      	cmp	r1, #0
 8009390:	bf18      	it	ne
 8009392:	4613      	movne	r3, r2
 8009394:	ee00 3a10 	vmov	s0, r3
 8009398:	4770      	bx	lr
 800939a:	4911      	ldr	r1, [pc, #68]	; (80093e0 <floorf+0x80>)
 800939c:	4111      	asrs	r1, r2
 800939e:	420b      	tst	r3, r1
 80093a0:	d0fa      	beq.n	8009398 <floorf+0x38>
 80093a2:	eddf 7a0d 	vldr	s15, [pc, #52]	; 80093d8 <floorf+0x78>
 80093a6:	ee30 0a27 	vadd.f32	s0, s0, s15
 80093aa:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80093ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093b2:	ddef      	ble.n	8009394 <floorf+0x34>
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	bfbe      	ittt	lt
 80093b8:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 80093bc:	fa40 f202 	asrlt.w	r2, r0, r2
 80093c0:	189b      	addlt	r3, r3, r2
 80093c2:	ea23 0301 	bic.w	r3, r3, r1
 80093c6:	e7e5      	b.n	8009394 <floorf+0x34>
 80093c8:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 80093cc:	d3e4      	bcc.n	8009398 <floorf+0x38>
 80093ce:	ee30 0a00 	vadd.f32	s0, s0, s0
 80093d2:	4770      	bx	lr
 80093d4:	2300      	movs	r3, #0
 80093d6:	e7dd      	b.n	8009394 <floorf+0x34>
 80093d8:	7149f2ca 	.word	0x7149f2ca
 80093dc:	bf800000 	.word	0xbf800000
 80093e0:	007fffff 	.word	0x007fffff

080093e4 <fmaxf>:
 80093e4:	b508      	push	{r3, lr}
 80093e6:	ed2d 8b02 	vpush	{d8}
 80093ea:	eeb0 8a40 	vmov.f32	s16, s0
 80093ee:	eef0 8a60 	vmov.f32	s17, s1
 80093f2:	f000 f82d 	bl	8009450 <__fpclassifyf>
 80093f6:	b148      	cbz	r0, 800940c <fmaxf+0x28>
 80093f8:	eeb0 0a68 	vmov.f32	s0, s17
 80093fc:	f000 f828 	bl	8009450 <__fpclassifyf>
 8009400:	b130      	cbz	r0, 8009410 <fmaxf+0x2c>
 8009402:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8009406:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800940a:	dc01      	bgt.n	8009410 <fmaxf+0x2c>
 800940c:	eeb0 8a68 	vmov.f32	s16, s17
 8009410:	eeb0 0a48 	vmov.f32	s0, s16
 8009414:	ecbd 8b02 	vpop	{d8}
 8009418:	bd08      	pop	{r3, pc}

0800941a <fminf>:
 800941a:	b508      	push	{r3, lr}
 800941c:	ed2d 8b02 	vpush	{d8}
 8009420:	eeb0 8a40 	vmov.f32	s16, s0
 8009424:	eef0 8a60 	vmov.f32	s17, s1
 8009428:	f000 f812 	bl	8009450 <__fpclassifyf>
 800942c:	b148      	cbz	r0, 8009442 <fminf+0x28>
 800942e:	eeb0 0a68 	vmov.f32	s0, s17
 8009432:	f000 f80d 	bl	8009450 <__fpclassifyf>
 8009436:	b130      	cbz	r0, 8009446 <fminf+0x2c>
 8009438:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800943c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009440:	d401      	bmi.n	8009446 <fminf+0x2c>
 8009442:	eeb0 8a68 	vmov.f32	s16, s17
 8009446:	eeb0 0a48 	vmov.f32	s0, s16
 800944a:	ecbd 8b02 	vpop	{d8}
 800944e:	bd08      	pop	{r3, pc}

08009450 <__fpclassifyf>:
 8009450:	ee10 3a10 	vmov	r3, s0
 8009454:	f033 4000 	bics.w	r0, r3, #2147483648	; 0x80000000
 8009458:	d00d      	beq.n	8009476 <__fpclassifyf+0x26>
 800945a:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
 800945e:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 8009462:	d30a      	bcc.n	800947a <__fpclassifyf+0x2a>
 8009464:	4b07      	ldr	r3, [pc, #28]	; (8009484 <__fpclassifyf+0x34>)
 8009466:	1e42      	subs	r2, r0, #1
 8009468:	429a      	cmp	r2, r3
 800946a:	d908      	bls.n	800947e <__fpclassifyf+0x2e>
 800946c:	f1a0 43ff 	sub.w	r3, r0, #2139095040	; 0x7f800000
 8009470:	4258      	negs	r0, r3
 8009472:	4158      	adcs	r0, r3
 8009474:	4770      	bx	lr
 8009476:	2002      	movs	r0, #2
 8009478:	4770      	bx	lr
 800947a:	2004      	movs	r0, #4
 800947c:	4770      	bx	lr
 800947e:	2003      	movs	r0, #3
 8009480:	4770      	bx	lr
 8009482:	bf00      	nop
 8009484:	007ffffe 	.word	0x007ffffe

08009488 <fmodf>:
 8009488:	b508      	push	{r3, lr}
 800948a:	ed2d 8b02 	vpush	{d8}
 800948e:	eef0 8a40 	vmov.f32	s17, s0
 8009492:	eeb0 8a60 	vmov.f32	s16, s1
 8009496:	f000 f835 	bl	8009504 <__ieee754_fmodf>
 800949a:	eef4 8a48 	vcmp.f32	s17, s16
 800949e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094a2:	d60c      	bvs.n	80094be <fmodf+0x36>
 80094a4:	eddf 8a07 	vldr	s17, [pc, #28]	; 80094c4 <fmodf+0x3c>
 80094a8:	eeb4 8a68 	vcmp.f32	s16, s17
 80094ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094b0:	d105      	bne.n	80094be <fmodf+0x36>
 80094b2:	f7fd f9ed 	bl	8006890 <__errno>
 80094b6:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80094ba:	2321      	movs	r3, #33	; 0x21
 80094bc:	6003      	str	r3, [r0, #0]
 80094be:	ecbd 8b02 	vpop	{d8}
 80094c2:	bd08      	pop	{r3, pc}
 80094c4:	00000000 	.word	0x00000000

080094c8 <sqrtf>:
 80094c8:	b508      	push	{r3, lr}
 80094ca:	ed2d 8b02 	vpush	{d8}
 80094ce:	eeb0 8a40 	vmov.f32	s16, s0
 80094d2:	f000 f899 	bl	8009608 <__ieee754_sqrtf>
 80094d6:	eeb4 8a48 	vcmp.f32	s16, s16
 80094da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094de:	d60c      	bvs.n	80094fa <sqrtf+0x32>
 80094e0:	eddf 8a07 	vldr	s17, [pc, #28]	; 8009500 <sqrtf+0x38>
 80094e4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80094e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094ec:	d505      	bpl.n	80094fa <sqrtf+0x32>
 80094ee:	f7fd f9cf 	bl	8006890 <__errno>
 80094f2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80094f6:	2321      	movs	r3, #33	; 0x21
 80094f8:	6003      	str	r3, [r0, #0]
 80094fa:	ecbd 8b02 	vpop	{d8}
 80094fe:	bd08      	pop	{r3, pc}
 8009500:	00000000 	.word	0x00000000

08009504 <__ieee754_fmodf>:
 8009504:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009506:	ee10 5a90 	vmov	r5, s1
 800950a:	f035 4400 	bics.w	r4, r5, #2147483648	; 0x80000000
 800950e:	d009      	beq.n	8009524 <__ieee754_fmodf+0x20>
 8009510:	ee10 2a10 	vmov	r2, s0
 8009514:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8009518:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800951c:	da02      	bge.n	8009524 <__ieee754_fmodf+0x20>
 800951e:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8009522:	dd04      	ble.n	800952e <__ieee754_fmodf+0x2a>
 8009524:	ee60 0a20 	vmul.f32	s1, s0, s1
 8009528:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 800952c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800952e:	42a3      	cmp	r3, r4
 8009530:	dbfc      	blt.n	800952c <__ieee754_fmodf+0x28>
 8009532:	f002 4600 	and.w	r6, r2, #2147483648	; 0x80000000
 8009536:	d105      	bne.n	8009544 <__ieee754_fmodf+0x40>
 8009538:	4b32      	ldr	r3, [pc, #200]	; (8009604 <__ieee754_fmodf+0x100>)
 800953a:	eb03 7356 	add.w	r3, r3, r6, lsr #29
 800953e:	ed93 0a00 	vldr	s0, [r3]
 8009542:	e7f3      	b.n	800952c <__ieee754_fmodf+0x28>
 8009544:	f012 4fff 	tst.w	r2, #2139095040	; 0x7f800000
 8009548:	d13f      	bne.n	80095ca <__ieee754_fmodf+0xc6>
 800954a:	0219      	lsls	r1, r3, #8
 800954c:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 8009550:	2900      	cmp	r1, #0
 8009552:	dc37      	bgt.n	80095c4 <__ieee754_fmodf+0xc0>
 8009554:	f015 4fff 	tst.w	r5, #2139095040	; 0x7f800000
 8009558:	d13d      	bne.n	80095d6 <__ieee754_fmodf+0xd2>
 800955a:	0227      	lsls	r7, r4, #8
 800955c:	f06f 017d 	mvn.w	r1, #125	; 0x7d
 8009560:	2f00      	cmp	r7, #0
 8009562:	da35      	bge.n	80095d0 <__ieee754_fmodf+0xcc>
 8009564:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 8009568:	bfbb      	ittet	lt
 800956a:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 800956e:	1a12      	sublt	r2, r2, r0
 8009570:	f3c2 0316 	ubfxge	r3, r2, #0, #23
 8009574:	4093      	lsllt	r3, r2
 8009576:	bfa8      	it	ge
 8009578:	f443 0300 	orrge.w	r3, r3, #8388608	; 0x800000
 800957c:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 8009580:	bfb5      	itete	lt
 8009582:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 8009586:	f3c5 0416 	ubfxge	r4, r5, #0, #23
 800958a:	1a52      	sublt	r2, r2, r1
 800958c:	f444 0400 	orrge.w	r4, r4, #8388608	; 0x800000
 8009590:	bfb8      	it	lt
 8009592:	4094      	lsllt	r4, r2
 8009594:	1a40      	subs	r0, r0, r1
 8009596:	1b1a      	subs	r2, r3, r4
 8009598:	bb00      	cbnz	r0, 80095dc <__ieee754_fmodf+0xd8>
 800959a:	ea13 0322 	ands.w	r3, r3, r2, asr #32
 800959e:	bf38      	it	cc
 80095a0:	4613      	movcc	r3, r2
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d0c8      	beq.n	8009538 <__ieee754_fmodf+0x34>
 80095a6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80095aa:	db1f      	blt.n	80095ec <__ieee754_fmodf+0xe8>
 80095ac:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 80095b0:	db1f      	blt.n	80095f2 <__ieee754_fmodf+0xee>
 80095b2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80095b6:	317f      	adds	r1, #127	; 0x7f
 80095b8:	4333      	orrs	r3, r6
 80095ba:	ea43 53c1 	orr.w	r3, r3, r1, lsl #23
 80095be:	ee00 3a10 	vmov	s0, r3
 80095c2:	e7b3      	b.n	800952c <__ieee754_fmodf+0x28>
 80095c4:	3801      	subs	r0, #1
 80095c6:	0049      	lsls	r1, r1, #1
 80095c8:	e7c2      	b.n	8009550 <__ieee754_fmodf+0x4c>
 80095ca:	15d8      	asrs	r0, r3, #23
 80095cc:	387f      	subs	r0, #127	; 0x7f
 80095ce:	e7c1      	b.n	8009554 <__ieee754_fmodf+0x50>
 80095d0:	3901      	subs	r1, #1
 80095d2:	007f      	lsls	r7, r7, #1
 80095d4:	e7c4      	b.n	8009560 <__ieee754_fmodf+0x5c>
 80095d6:	15e1      	asrs	r1, r4, #23
 80095d8:	397f      	subs	r1, #127	; 0x7f
 80095da:	e7c3      	b.n	8009564 <__ieee754_fmodf+0x60>
 80095dc:	2a00      	cmp	r2, #0
 80095de:	da02      	bge.n	80095e6 <__ieee754_fmodf+0xe2>
 80095e0:	005b      	lsls	r3, r3, #1
 80095e2:	3801      	subs	r0, #1
 80095e4:	e7d7      	b.n	8009596 <__ieee754_fmodf+0x92>
 80095e6:	d0a7      	beq.n	8009538 <__ieee754_fmodf+0x34>
 80095e8:	0053      	lsls	r3, r2, #1
 80095ea:	e7fa      	b.n	80095e2 <__ieee754_fmodf+0xde>
 80095ec:	005b      	lsls	r3, r3, #1
 80095ee:	3901      	subs	r1, #1
 80095f0:	e7d9      	b.n	80095a6 <__ieee754_fmodf+0xa2>
 80095f2:	f1c1 21ff 	rsb	r1, r1, #4278255360	; 0xff00ff00
 80095f6:	f501 017f 	add.w	r1, r1, #16711680	; 0xff0000
 80095fa:	3182      	adds	r1, #130	; 0x82
 80095fc:	410b      	asrs	r3, r1
 80095fe:	4333      	orrs	r3, r6
 8009600:	e7dd      	b.n	80095be <__ieee754_fmodf+0xba>
 8009602:	bf00      	nop
 8009604:	08009b0c 	.word	0x08009b0c

08009608 <__ieee754_sqrtf>:
 8009608:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800960c:	4770      	bx	lr
	...

08009610 <_getpid>:
 8009610:	4b02      	ldr	r3, [pc, #8]	; (800961c <_getpid+0xc>)
 8009612:	2258      	movs	r2, #88	; 0x58
 8009614:	601a      	str	r2, [r3, #0]
 8009616:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800961a:	4770      	bx	lr
 800961c:	20000624 	.word	0x20000624

08009620 <_kill>:
 8009620:	4b02      	ldr	r3, [pc, #8]	; (800962c <_kill+0xc>)
 8009622:	2258      	movs	r2, #88	; 0x58
 8009624:	601a      	str	r2, [r3, #0]
 8009626:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800962a:	4770      	bx	lr
 800962c:	20000624 	.word	0x20000624

08009630 <_exit>:
 8009630:	e7fe      	b.n	8009630 <_exit>
	...

08009634 <_init>:
 8009634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009636:	bf00      	nop
 8009638:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800963a:	bc08      	pop	{r3}
 800963c:	469e      	mov	lr, r3
 800963e:	4770      	bx	lr

08009640 <_fini>:
 8009640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009642:	bf00      	nop
 8009644:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009646:	bc08      	pop	{r3}
 8009648:	469e      	mov	lr, r3
 800964a:	4770      	bx	lr
