Analysis & Synthesis report for lgdst_rxglue
Mon Nov 21 16:17:15 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |lgdst_rxglue|spi_prog:i_ufm_spi|avmm_csr_fsm_cs
 10. State Machine - |lgdst_rxglue|spi_prog:i_ufm_spi|avmm_dat_fsm_cs
 11. State Machine - |lgdst_rxglue|spi_prog:i_ufm_spi|spi_fsm_cs
 12. State Machine - |lgdst_rxglue|spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|op_state
 13. Registers Protected by Synthesis
 14. User-Specified and Inferred Latches
 15. Registers Removed During Synthesis
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_1
 20. Source assignments for spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_2
 21. Parameter Settings for User Entity Instance: Top-level Entity: |lgdst_rxglue
 22. Parameter Settings for User Entity Instance: i2c_dummy:i_i2c
 23. Parameter Settings for User Entity Instance: flash_pll:i_pll|altpll:altpll_component
 24. Parameter Settings for User Entity Instance: spi_prog:i_ufm_spi
 25. Parameter Settings for User Entity Instance: spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0
 26. Parameter Settings for User Entity Instance: spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller
 27. Parameter Settings for User Entity Instance: spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller
 28. Parameter Settings for User Entity Instance: spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_1
 29. Parameter Settings for User Entity Instance: spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_2
 30. Parameter Settings for User Entity Instance: spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_address_range_check:address_range_checker
 31. Parameter Settings for User Entity Instance: spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_address:address_convertor
 32. Parameter Settings for User Entity Instance: spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_address_write_protection_check:address_write_protection_checker
 33. Parameter Settings for User Entity Instance: spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_sector:sector_convertor
 34. Parameter Settings for User Entity Instance: spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_addr_shiftreg
 35. altpll Parameter Settings by Entity Instance
 36. lpm_shiftreg Parameter Settings by Entity Instance
 37. Port Connectivity Checks: "spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block"
 38. Port Connectivity Checks: "spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"
 39. Port Connectivity Checks: "i2c_dummy:i_i2c"
 40. Post-Synthesis Netlist Statistics for Top Partition
 41. Elapsed Time Per Partition
 42. Analysis & Synthesis Messages
 43. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 21 16:17:15 2016           ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Revision Name                      ; lgdst_rxglue                                    ;
; Top-level Entity Name              ; lgdst_rxglue                                    ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; 789                                             ;
;     Total combinational functions  ; 640                                             ;
;     Dedicated logic registers      ; 471                                             ;
; Total registers                    ; 471                                             ;
; Total pins                         ; 38                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
; UFM blocks                         ; 1                                               ;
; ADC blocks                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M02SCM153C8G     ;                    ;
; Top-level entity name                                                      ; lgdst_rxglue       ; lgdst_rxglue       ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Auto Resource Sharing                                                      ; On                 ; Off                ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path                                             ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                                                 ; Library      ;
+------------------------------------------------------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; ../rtl/i2c_dummy.v                                                           ; yes             ; User Verilog HDL File            ; D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/i2c_dummy.v                                                                  ;              ;
; onchip_flash/synthesis/onchip_flash.v                                        ; yes             ; User Verilog HDL File            ; D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/onchip_flash.v                                        ; onchip_flash ;
; onchip_flash/synthesis/submodules/altera_onchip_flash_util.v                 ; yes             ; User Verilog HDL File            ; D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_util.v                 ; onchip_flash ;
; onchip_flash/synthesis/submodules/altera_onchip_flash.v                      ; yes             ; User Verilog HDL File            ; D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash.v                      ; onchip_flash ;
; onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v ; yes             ; User Verilog HDL File            ; D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v ; onchip_flash ;
; onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v  ; yes             ; User Verilog HDL File            ; D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v  ; onchip_flash ;
; onchip_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v            ; yes             ; Encrypted User Verilog HDL File  ; D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v            ; onchip_flash ;
; ../rtl/spi_prog.v                                                            ; yes             ; User Verilog HDL File            ; D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v                                                                   ;              ;
; ../rtl/lgdst_rxglue.v                                                        ; yes             ; User Verilog HDL File            ; D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v                                                               ;              ;
; flash_pll.v                                                                  ; yes             ; User Wizard-Generated File       ; D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/flash_pll.v                                                                  ;              ;
; /sncvs/cpld/working/rxcpld161013_v2_max10/rtl/ver_info.v                     ; yes             ; Auto-Found Verilog HDL File      ; /sncvs/cpld/working/rxcpld161013_v2_max10/rtl/ver_info.v                                                                     ;              ;
; altpll.tdf                                                                   ; yes             ; Megafunction                     ; c:/altera/15.1/quartus/libraries/megafunctions/altpll.tdf                                                                    ;              ;
; aglobal151.inc                                                               ; yes             ; Megafunction                     ; c:/altera/15.1/quartus/libraries/megafunctions/aglobal151.inc                                                                ;              ;
; stratix_pll.inc                                                              ; yes             ; Megafunction                     ; c:/altera/15.1/quartus/libraries/megafunctions/stratix_pll.inc                                                               ;              ;
; stratixii_pll.inc                                                            ; yes             ; Megafunction                     ; c:/altera/15.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                             ;              ;
; cycloneii_pll.inc                                                            ; yes             ; Megafunction                     ; c:/altera/15.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                             ;              ;
; db/flash_pll_altpll.v                                                        ; yes             ; Auto-Generated Megafunction      ; D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/db/flash_pll_altpll.v                                                        ;              ;
; altera_std_synchronizer.v                                                    ; yes             ; Megafunction                     ; c:/altera/15.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                     ;              ;
; lpm_shiftreg.tdf                                                             ; yes             ; Megafunction                     ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                              ;              ;
; lpm_constant.inc                                                             ; yes             ; Megafunction                     ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_constant.inc                                                              ;              ;
; dffeea.inc                                                                   ; yes             ; Megafunction                     ; c:/altera/15.1/quartus/libraries/megafunctions/dffeea.inc                                                                    ;              ;
+------------------------------------------------------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                            ;
+---------------------------------------------+------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                    ;
+---------------------------------------------+------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 789                                                                                      ;
;                                             ;                                                                                          ;
; Total combinational functions               ; 640                                                                                      ;
; Logic element usage by number of LUT inputs ;                                                                                          ;
;     -- 4 input functions                    ; 311                                                                                      ;
;     -- 3 input functions                    ; 131                                                                                      ;
;     -- <=2 input functions                  ; 198                                                                                      ;
;                                             ;                                                                                          ;
; Logic elements by mode                      ;                                                                                          ;
;     -- normal mode                          ; 551                                                                                      ;
;     -- arithmetic mode                      ; 89                                                                                       ;
;                                             ;                                                                                          ;
; Total registers                             ; 471                                                                                      ;
;     -- Dedicated logic registers            ; 471                                                                                      ;
;     -- I/O registers                        ; 0                                                                                        ;
;                                             ;                                                                                          ;
; I/O pins                                    ; 38                                                                                       ;
; UFM blocks                                  ; 1                                                                                        ;
;                                             ;                                                                                          ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                        ;
;                                             ;                                                                                          ;
; Total PLLs                                  ; 1                                                                                        ;
;     -- PLLs                                 ; 1                                                                                        ;
;                                             ;                                                                                          ;
; Maximum fan-out node                        ; flash_pll:i_pll|altpll:altpll_component|flash_pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 225                                                                                      ;
; Total fan-out                               ; 3767                                                                                     ;
; Average fan-out                             ; 3.16                                                                                     ;
+---------------------------------------------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                           ; LC Combinationals ; LC Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                        ; Library Name ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |lgdst_rxglue                                                                                        ; 640 (36)          ; 471 (22)     ; 0           ; 1          ; 0            ; 0       ; 0         ; 38   ; 0            ; 0          ; |lgdst_rxglue                                                                                                                                                                                                                              ; work         ;
;    |flash_pll:i_pll|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lgdst_rxglue|flash_pll:i_pll                                                                                                                                                                                                              ; work         ;
;       |altpll:altpll_component|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lgdst_rxglue|flash_pll:i_pll|altpll:altpll_component                                                                                                                                                                                      ; work         ;
;          |flash_pll_altpll:auto_generated|                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lgdst_rxglue|flash_pll:i_pll|altpll:altpll_component|flash_pll_altpll:auto_generated                                                                                                                                                      ; work         ;
;    |i2c_dummy:i_i2c|                                                                                 ; 15 (15)           ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lgdst_rxglue|i2c_dummy:i_i2c                                                                                                                                                                                                              ; work         ;
;    |spi5_bypass:spi5_gen.i_bypass|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lgdst_rxglue|spi5_bypass:spi5_gen.i_bypass                                                                                                                                                                                                ; work         ;
;    |spi_prog:i_ufm_spi|                                                                              ; 589 (205)         ; 437 (301)    ; 0           ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lgdst_rxglue|spi_prog:i_ufm_spi                                                                                                                                                                                                           ; work         ;
;       |onchip_flash:i_flash|                                                                         ; 384 (0)           ; 136 (0)      ; 0           ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lgdst_rxglue|spi_prog:i_ufm_spi|onchip_flash:i_flash                                                                                                                                                                                      ; onchip_flash ;
;          |altera_onchip_flash:onchip_flash_0|                                                        ; 384 (0)           ; 136 (0)      ; 0           ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lgdst_rxglue|spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0                                                                                                                                                   ; onchip_flash ;
;             |altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|                            ; 73 (73)           ; 33 (33)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lgdst_rxglue|spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller                                                                                       ; onchip_flash ;
;             |altera_onchip_flash_avmm_data_controller:avmm_data_controller|                          ; 311 (243)         ; 103 (71)     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lgdst_rxglue|spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller                                                                                     ; onchip_flash ;
;                |altera_onchip_flash_address_write_protection_check:address_write_protection_checker| ; 26 (26)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lgdst_rxglue|spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_address_write_protection_check:address_write_protection_checker ; onchip_flash ;
;                |altera_onchip_flash_convert_address:address_convertor|                               ; 12 (12)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lgdst_rxglue|spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_address:address_convertor                               ; onchip_flash ;
;                |altera_onchip_flash_counter:share_counter|                                           ; 5 (5)             ; 5 (5)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lgdst_rxglue|spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_counter:share_counter                                           ; onchip_flash ;
;                |altera_std_synchronizer:stdsync_1|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lgdst_rxglue|spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_1                                                   ; work         ;
;                |altera_std_synchronizer:stdsync_2|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lgdst_rxglue|spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_2                                                   ; work         ;
;                |lpm_shiftreg:ufm_addr_shiftreg|                                                      ; 25 (25)           ; 23 (23)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lgdst_rxglue|spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_addr_shiftreg                                                      ; work         ;
;             |altera_onchip_flash_block:altera_onchip_flash_block|                                    ; 0 (0)             ; 0 (0)        ; 0           ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lgdst_rxglue|spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block                                                                                               ; onchip_flash ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                   ;
+--------+---------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name        ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                              ; IP Include File   ;
+--------+---------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Altera ; ALTPLL              ; 15.1    ; N/A          ; N/A          ; |lgdst_rxglue|flash_pll:i_pll                                                                                                                ; flash_pll.v       ;
; N/A    ; altera_onchip_flash ; 15.1    ; N/A          ; N/A          ; |lgdst_rxglue|spi_prog:i_ufm_spi|onchip_flash:i_flash                                                                                        ; onchip_flash.qsys ;
; Altera ; 6AF7_FFFF           ; N/A     ; N/A          ; Licensed     ; |lgdst_rxglue|spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block ;                   ;
+--------+---------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |lgdst_rxglue|spi_prog:i_ufm_spi|avmm_csr_fsm_cs                  ;
+--------------------+--------------------+--------------------+--------------------+
; Name               ; avmm_csr_fsm_cs.00 ; avmm_csr_fsm_cs.10 ; avmm_csr_fsm_cs.01 ;
+--------------------+--------------------+--------------------+--------------------+
; avmm_csr_fsm_cs.00 ; 0                  ; 0                  ; 0                  ;
; avmm_csr_fsm_cs.01 ; 1                  ; 0                  ; 1                  ;
; avmm_csr_fsm_cs.10 ; 1                  ; 1                  ; 0                  ;
+--------------------+--------------------+--------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lgdst_rxglue|spi_prog:i_ufm_spi|avmm_dat_fsm_cs                                                                                                              ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; Name                ; avmm_dat_fsm_cs.110 ; avmm_dat_fsm_cs.101 ; avmm_dat_fsm_cs.100 ; avmm_dat_fsm_cs.011 ; avmm_dat_fsm_cs.010 ; avmm_dat_fsm_cs.001 ; avmm_dat_fsm_cs.000 ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; avmm_dat_fsm_cs.000 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ;
; avmm_dat_fsm_cs.001 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 1                   ;
; avmm_dat_fsm_cs.010 ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 1                   ;
; avmm_dat_fsm_cs.011 ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 1                   ;
; avmm_dat_fsm_cs.100 ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; avmm_dat_fsm_cs.101 ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; avmm_dat_fsm_cs.110 ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lgdst_rxglue|spi_prog:i_ufm_spi|spi_fsm_cs                                                                 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; spi_fsm_cs.0111 ; spi_fsm_cs.0110 ; spi_fsm_cs.0100 ; spi_fsm_cs.0011 ; spi_fsm_cs.0001 ; spi_fsm_cs.0000 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; spi_fsm_cs.0000 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ;
; spi_fsm_cs.0001 ; 0               ; 0               ; 0               ; 0               ; 1               ; 1               ;
; spi_fsm_cs.0011 ; 0               ; 0               ; 0               ; 1               ; 0               ; 1               ;
; spi_fsm_cs.0100 ; 0               ; 0               ; 1               ; 0               ; 0               ; 1               ;
; spi_fsm_cs.0110 ; 0               ; 1               ; 0               ; 0               ; 0               ; 1               ;
; spi_fsm_cs.0111 ; 1               ; 0               ; 0               ; 0               ; 0               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lgdst_rxglue|spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|op_state                                                                                                       ;
+------------------------------+-----------------------------+-----------------------------+-------------------------+-------------------------+-----------------------------+------------------------------+------------------------+------------------------+-------------------------+
; Name                         ; op_state.OP_STATE_WAIT_DONE ; op_state.OP_STATE_WAIT_BUSY ; op_state.OP_STATE_WRITE ; op_state.OP_STATE_CLEAR ; op_state.OP_STATE_READ_DATA ; op_state.OP_STATE_READ_SHIFT ; op_state.OP_STATE_ADDR ; op_state.OP_STATE_IDLE ; op_state.OP_STATE_RESET ;
+------------------------------+-----------------------------+-----------------------------+-------------------------+-------------------------+-----------------------------+------------------------------+------------------------+------------------------+-------------------------+
; op_state.OP_STATE_IDLE       ; 0                           ; 0                           ; 0                       ; 0                       ; 0                           ; 0                            ; 0                      ; 0                      ; 0                       ;
; op_state.OP_STATE_ADDR       ; 0                           ; 0                           ; 0                       ; 0                       ; 0                           ; 0                            ; 1                      ; 1                      ; 0                       ;
; op_state.OP_STATE_READ_SHIFT ; 0                           ; 0                           ; 0                       ; 0                       ; 0                           ; 1                            ; 0                      ; 1                      ; 0                       ;
; op_state.OP_STATE_READ_DATA  ; 0                           ; 0                           ; 0                       ; 0                       ; 1                           ; 0                            ; 0                      ; 1                      ; 0                       ;
; op_state.OP_STATE_CLEAR      ; 0                           ; 0                           ; 0                       ; 1                       ; 0                           ; 0                            ; 0                      ; 1                      ; 0                       ;
; op_state.OP_STATE_WRITE      ; 0                           ; 0                           ; 1                       ; 0                       ; 0                           ; 0                            ; 0                      ; 1                      ; 0                       ;
; op_state.OP_STATE_WAIT_BUSY  ; 0                           ; 1                           ; 0                       ; 0                       ; 0                           ; 0                            ; 0                      ; 1                      ; 0                       ;
; op_state.OP_STATE_WAIT_DONE  ; 1                           ; 0                           ; 0                       ; 0                       ; 0                           ; 0                            ; 0                      ; 1                      ; 0                       ;
; op_state.OP_STATE_RESET      ; 0                           ; 0                           ; 0                       ; 0                       ; 0                           ; 0                            ; 0                      ; 1                      ; 1                       ;
+------------------------------+-----------------------------+-----------------------------+-------------------------+-------------------------+-----------------------------+------------------------------+------------------------+------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                      ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_1|dreg[0] ; yes                                                              ; yes                                        ;
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_2|dreg[0] ; yes                                                              ; yes                                        ;
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_1|din_s1  ; yes                                                              ; yes                                        ;
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_2|din_s1  ; yes                                                              ; yes                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; spi0_miso_ver                                      ; data_start          ; yes                    ;
; addr_check                                         ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 2  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                         ; Reason for Removal                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; spi_prog:i_ufm_spi|onchip_status[29]                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                          ;
; spi_prog:i_ufm_spi|avmm_csr_write                                                                                                                     ; Merged with spi_prog:i_ufm_spi|avmm_csr_addr                                                                                                                    ;
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|reset_n_reg2 ; Merged with spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|reset_n_reg2 ;
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|reset_n_reg1 ; Merged with spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|reset_n_reg1 ;
; spi_prog:i_ufm_spi|avmm_csr_fsm_cs.01                                                                                                                 ; Lost fanout                                                                                                                                                     ;
; spi_prog:i_ufm_spi|avmm_csr_fsm_cs.10                                                                                                                 ; Lost fanout                                                                                                                                                     ;
; spi_prog:i_ufm_spi|avmm_dat_fsm_cs~4                                                                                                                  ; Lost fanout                                                                                                                                                     ;
; spi_prog:i_ufm_spi|avmm_dat_fsm_cs~5                                                                                                                  ; Lost fanout                                                                                                                                                     ;
; spi_prog:i_ufm_spi|avmm_dat_fsm_cs~6                                                                                                                  ; Lost fanout                                                                                                                                                     ;
; spi_prog:i_ufm_spi|spi_fsm_cs~4                                                                                                                       ; Lost fanout                                                                                                                                                     ;
; spi_prog:i_ufm_spi|spi_fsm_cs~5                                                                                                                       ; Lost fanout                                                                                                                                                     ;
; spi_prog:i_ufm_spi|spi_fsm_cs~6                                                                                                                       ; Lost fanout                                                                                                                                                     ;
; spi_prog:i_ufm_spi|spi_fsm_cs~7                                                                                                                       ; Lost fanout                                                                                                                                                     ;
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|op_state~2   ; Lost fanout                                                                                                                                                     ;
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|op_state~3   ; Lost fanout                                                                                                                                                     ;
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|op_state~4   ; Lost fanout                                                                                                                                                     ;
; spi_prog:i_ufm_spi|spi_fsm_cs.0001                                                                                                                    ; Lost fanout                                                                                                                                                     ;
; spi_prog:i_ufm_spi|avmm_data_read                                                                                                                     ; Merged with spi_prog:i_ufm_spi|avmm_dat_fsm_cs.100                                                                                                              ;
; spi_prog:i_ufm_spi|flash_adr_cmpl                                                                                                                     ; Merged with spi_prog:i_ufm_spi|avmm_dat_fsm_cs.011                                                                                                              ;
; Total Number of Removed Registers = 19                                                                                                                ;                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 471   ;
; Number of registers using Synchronous Clear  ; 27    ;
; Number of registers using Synchronous Load   ; 69    ;
; Number of registers using Asynchronous Clear ; 222   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 361   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                         ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; spi_prog:i_ufm_spi|data_bitcntr[0]                                                                                                                                        ; 2       ;
; spi_prog:i_ufm_spi|data_bitcntr[1]                                                                                                                                        ; 2       ;
; spi_prog:i_ufm_spi|data_bitcntr[2]                                                                                                                                        ; 2       ;
; spi_prog:i_ufm_spi|data_bitcntr[3]                                                                                                                                        ; 2       ;
; spi_prog:i_ufm_spi|data_bitcntr[4]                                                                                                                                        ; 4       ;
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_arshft_neg_reg             ; 1       ;
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_drshft_neg_reg             ; 1       ;
; cntbyte[0]                                                                                                                                                                ; 4       ;
; cntbit[0]                                                                                                                                                                 ; 2       ;
; spi_prog:i_ufm_spi|spi_clk_sync[0]                                                                                                                                        ; 5       ;
; spi_prog:i_ufm_spi|spi_clk_sync[1]                                                                                                                                        ; 4       ;
; ufm_rst_ff[3]                                                                                                                                                             ; 93      ;
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_arshft_reg                 ; 2       ;
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_drshft_reg                 ; 2       ;
; spi_prog:i_ufm_spi|onchip_status[31]                                                                                                                                      ; 1       ;
; spi_prog:i_ufm_spi|spi_en_sync[1]                                                                                                                                         ; 9       ;
; ufm_rst_ff[2]                                                                                                                                                             ; 1       ;
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[20] ; 5       ;
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[21] ; 5       ;
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[22] ; 5       ;
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[16] ; 4       ;
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[15] ; 4       ;
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[12] ; 2       ;
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[13] ; 2       ;
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[14] ; 3       ;
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[18] ; 4       ;
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[17] ; 4       ;
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[1]                     ; 4       ;
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[0]                     ; 4       ;
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[11] ; 5       ;
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[10] ; 2       ;
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[9]  ; 2       ;
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[2]  ; 2       ;
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[4]  ; 2       ;
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[8]  ; 2       ;
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[7]  ; 2       ;
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[6]  ; 2       ;
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[5]  ; 2       ;
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[3]  ; 2       ;
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[0]  ; 2       ;
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[1]  ; 2       ;
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[2]                     ; 3       ;
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[19] ; 3       ;
; spi_prog:i_ufm_spi|spi_mosi_sync[1]                                                                                                                                       ; 1       ;
; spi_prog:i_ufm_spi|spi_en_sync[0]                                                                                                                                         ; 2       ;
; ufm_rst_ff[1]                                                                                                                                                             ; 1       ;
; i2c_dummy:i_i2c|trig_sync                                                                                                                                                 ; 3       ;
; i2c_dummy:i_i2c|bit_cntr[2]                                                                                                                                               ; 6       ;
; spi_prog:i_ufm_spi|spi_mosi_sync[0]                                                                                                                                       ; 1       ;
; ufm_rst_ff[0]                                                                                                                                                             ; 1       ;
; spi0_ck_cnt[3]                                                                                                                                                            ; 2       ;
; spi_prog:i_ufm_spi|onchip_status[26]                                                                                                                                      ; 1       ;
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[4]                     ; 1       ;
; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[3]                     ; 1       ;
; spi_prog:i_ufm_spi|onchip_status[24]                                                                                                                                      ; 1       ;
; spi_prog:i_ufm_spi|onchip_status[22]                                                                                                                                      ; 1       ;
; spi_prog:i_ufm_spi|onchip_status[20]                                                                                                                                      ; 1       ;
; spi_prog:i_ufm_spi|onchip_status[19]                                                                                                                                      ; 1       ;
; spi_prog:i_ufm_spi|onchip_status[17]                                                                                                                                      ; 1       ;
; spi_prog:i_ufm_spi|onchip_status[15]                                                                                                                                      ; 1       ;
; spi_prog:i_ufm_spi|onchip_status[11]                                                                                                                                      ; 1       ;
; spi_prog:i_ufm_spi|onchip_status[6]                                                                                                                                       ; 1       ;
; spi_prog:i_ufm_spi|onchip_status[5]                                                                                                                                       ; 1       ;
; spi_prog:i_ufm_spi|onchip_status[4]                                                                                                                                       ; 1       ;
; spi_prog:i_ufm_spi|onchip_status[2]                                                                                                                                       ; 1       ;
; spi_prog:i_ufm_spi|onchip_status[1]                                                                                                                                       ; 1       ;
; spi_prog:i_ufm_spi|onchip_status[0]                                                                                                                                       ; 1       ;
; Total number of inverted registers = 67                                                                                                                                   ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lgdst_rxglue|spi_prog:i_ufm_spi|onchip_addr[17]                                                                                                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lgdst_rxglue|spi_prog:i_ufm_spi|spi_shcntr[3]                                                                                                                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lgdst_rxglue|cntbit[3]                                                                                                                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lgdst_rxglue|i2c_dummy:i_i2c|bit_cntr[0]                                                                                                                                                      ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |lgdst_rxglue|spi_prog:i_ufm_spi|flash_wrdata[4]                                                                                                                                               ;
; 5:1                ; 19 bits   ; 57 LEs        ; 57 LEs               ; 0 LEs                  ; Yes        ; |lgdst_rxglue|spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_addr_shiftreg|dffs[3]  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lgdst_rxglue|spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_addr_shiftreg|dffs[21] ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |lgdst_rxglue|spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_erase_state[1]                        ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |lgdst_rxglue|spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|cur_burstcount[5]                       ;
; 8:1                ; 15 bits   ; 75 LEs        ; 30 LEs               ; 45 LEs                 ; Yes        ; |lgdst_rxglue|spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|op_addr[12]                             ;
; 258:1              ; 30 bits   ; 5160 LEs      ; 60 LEs               ; 5100 LEs               ; Yes        ; |lgdst_rxglue|spi_prog:i_ufm_spi|spi_shobuf[26]                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |lgdst_rxglue|spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[1]                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |lgdst_rxglue|spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[1]         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |lgdst_rxglue|spi_prog:i_ufm_spi|data_bitcntr[1]                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |lgdst_rxglue|spi_prog:i_ufm_spi|avmm_csr_fsm_ns.10                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |lgdst_rxglue|spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|op_addr                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |lgdst_rxglue|spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|cur_addr[12]                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lgdst_rxglue|spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|cur_addr[2]                             ;
; 18:1               ; 2 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; No         ; |lgdst_rxglue|spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|op_state                                ;
; 19:1               ; 2 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; No         ; |lgdst_rxglue|spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|op_state                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |lgdst_rxglue ;
+----------------+--------+----------------------------------------------------+
; Parameter Name ; Value  ; Type                                               ;
+----------------+--------+----------------------------------------------------+
; TS_MODE        ; BYPASS ; String                                             ;
; INC_AD6612     ; TRUE   ; String                                             ;
+----------------+--------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_dummy:i_i2c ;
+----------------+---------+-----------------------------------+
; Parameter Name ; Value   ; Type                              ;
+----------------+---------+-----------------------------------+
; SLAVE_ADR      ; 1101000 ; Unsigned Binary                   ;
; RW_BIT         ; 1       ; Unsigned Binary                   ;
+----------------+---------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flash_pll:i_pll|altpll:altpll_component ;
+-------------------------------+-----------------------------+------------------------+
; Parameter Name                ; Value                       ; Type                   ;
+-------------------------------+-----------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                ;
; PLL_TYPE                      ; AUTO                        ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=flash_pll ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                ;
; LOCK_HIGH                     ; 1                           ; Untyped                ;
; LOCK_LOW                      ; 1                           ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                ;
; SKIP_VCO                      ; OFF                         ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                ;
; BANDWIDTH                     ; 0                           ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                ;
; DOWN_SPREAD                   ; 0                           ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 1                           ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK0_DIVIDE_BY                ; 8                           ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                ;
; DPA_DIVIDER                   ; 0                           ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                ;
; VCO_MIN                       ; 0                           ; Untyped                ;
; VCO_MAX                       ; 0                           ; Untyped                ;
; VCO_CENTER                    ; 0                           ; Untyped                ;
; PFD_MIN                       ; 0                           ; Untyped                ;
; PFD_MAX                       ; 0                           ; Untyped                ;
; M_INITIAL                     ; 0                           ; Untyped                ;
; M                             ; 0                           ; Untyped                ;
; N                             ; 1                           ; Untyped                ;
; M2                            ; 1                           ; Untyped                ;
; N2                            ; 1                           ; Untyped                ;
; SS                            ; 1                           ; Untyped                ;
; C0_HIGH                       ; 0                           ; Untyped                ;
; C1_HIGH                       ; 0                           ; Untyped                ;
; C2_HIGH                       ; 0                           ; Untyped                ;
; C3_HIGH                       ; 0                           ; Untyped                ;
; C4_HIGH                       ; 0                           ; Untyped                ;
; C5_HIGH                       ; 0                           ; Untyped                ;
; C6_HIGH                       ; 0                           ; Untyped                ;
; C7_HIGH                       ; 0                           ; Untyped                ;
; C8_HIGH                       ; 0                           ; Untyped                ;
; C9_HIGH                       ; 0                           ; Untyped                ;
; C0_LOW                        ; 0                           ; Untyped                ;
; C1_LOW                        ; 0                           ; Untyped                ;
; C2_LOW                        ; 0                           ; Untyped                ;
; C3_LOW                        ; 0                           ; Untyped                ;
; C4_LOW                        ; 0                           ; Untyped                ;
; C5_LOW                        ; 0                           ; Untyped                ;
; C6_LOW                        ; 0                           ; Untyped                ;
; C7_LOW                        ; 0                           ; Untyped                ;
; C8_LOW                        ; 0                           ; Untyped                ;
; C9_LOW                        ; 0                           ; Untyped                ;
; C0_INITIAL                    ; 0                           ; Untyped                ;
; C1_INITIAL                    ; 0                           ; Untyped                ;
; C2_INITIAL                    ; 0                           ; Untyped                ;
; C3_INITIAL                    ; 0                           ; Untyped                ;
; C4_INITIAL                    ; 0                           ; Untyped                ;
; C5_INITIAL                    ; 0                           ; Untyped                ;
; C6_INITIAL                    ; 0                           ; Untyped                ;
; C7_INITIAL                    ; 0                           ; Untyped                ;
; C8_INITIAL                    ; 0                           ; Untyped                ;
; C9_INITIAL                    ; 0                           ; Untyped                ;
; C0_MODE                       ; BYPASS                      ; Untyped                ;
; C1_MODE                       ; BYPASS                      ; Untyped                ;
; C2_MODE                       ; BYPASS                      ; Untyped                ;
; C3_MODE                       ; BYPASS                      ; Untyped                ;
; C4_MODE                       ; BYPASS                      ; Untyped                ;
; C5_MODE                       ; BYPASS                      ; Untyped                ;
; C6_MODE                       ; BYPASS                      ; Untyped                ;
; C7_MODE                       ; BYPASS                      ; Untyped                ;
; C8_MODE                       ; BYPASS                      ; Untyped                ;
; C9_MODE                       ; BYPASS                      ; Untyped                ;
; C0_PH                         ; 0                           ; Untyped                ;
; C1_PH                         ; 0                           ; Untyped                ;
; C2_PH                         ; 0                           ; Untyped                ;
; C3_PH                         ; 0                           ; Untyped                ;
; C4_PH                         ; 0                           ; Untyped                ;
; C5_PH                         ; 0                           ; Untyped                ;
; C6_PH                         ; 0                           ; Untyped                ;
; C7_PH                         ; 0                           ; Untyped                ;
; C8_PH                         ; 0                           ; Untyped                ;
; C9_PH                         ; 0                           ; Untyped                ;
; L0_HIGH                       ; 1                           ; Untyped                ;
; L1_HIGH                       ; 1                           ; Untyped                ;
; G0_HIGH                       ; 1                           ; Untyped                ;
; G1_HIGH                       ; 1                           ; Untyped                ;
; G2_HIGH                       ; 1                           ; Untyped                ;
; G3_HIGH                       ; 1                           ; Untyped                ;
; E0_HIGH                       ; 1                           ; Untyped                ;
; E1_HIGH                       ; 1                           ; Untyped                ;
; E2_HIGH                       ; 1                           ; Untyped                ;
; E3_HIGH                       ; 1                           ; Untyped                ;
; L0_LOW                        ; 1                           ; Untyped                ;
; L1_LOW                        ; 1                           ; Untyped                ;
; G0_LOW                        ; 1                           ; Untyped                ;
; G1_LOW                        ; 1                           ; Untyped                ;
; G2_LOW                        ; 1                           ; Untyped                ;
; G3_LOW                        ; 1                           ; Untyped                ;
; E0_LOW                        ; 1                           ; Untyped                ;
; E1_LOW                        ; 1                           ; Untyped                ;
; E2_LOW                        ; 1                           ; Untyped                ;
; E3_LOW                        ; 1                           ; Untyped                ;
; L0_INITIAL                    ; 1                           ; Untyped                ;
; L1_INITIAL                    ; 1                           ; Untyped                ;
; G0_INITIAL                    ; 1                           ; Untyped                ;
; G1_INITIAL                    ; 1                           ; Untyped                ;
; G2_INITIAL                    ; 1                           ; Untyped                ;
; G3_INITIAL                    ; 1                           ; Untyped                ;
; E0_INITIAL                    ; 1                           ; Untyped                ;
; E1_INITIAL                    ; 1                           ; Untyped                ;
; E2_INITIAL                    ; 1                           ; Untyped                ;
; E3_INITIAL                    ; 1                           ; Untyped                ;
; L0_MODE                       ; BYPASS                      ; Untyped                ;
; L1_MODE                       ; BYPASS                      ; Untyped                ;
; G0_MODE                       ; BYPASS                      ; Untyped                ;
; G1_MODE                       ; BYPASS                      ; Untyped                ;
; G2_MODE                       ; BYPASS                      ; Untyped                ;
; G3_MODE                       ; BYPASS                      ; Untyped                ;
; E0_MODE                       ; BYPASS                      ; Untyped                ;
; E1_MODE                       ; BYPASS                      ; Untyped                ;
; E2_MODE                       ; BYPASS                      ; Untyped                ;
; E3_MODE                       ; BYPASS                      ; Untyped                ;
; L0_PH                         ; 0                           ; Untyped                ;
; L1_PH                         ; 0                           ; Untyped                ;
; G0_PH                         ; 0                           ; Untyped                ;
; G1_PH                         ; 0                           ; Untyped                ;
; G2_PH                         ; 0                           ; Untyped                ;
; G3_PH                         ; 0                           ; Untyped                ;
; E0_PH                         ; 0                           ; Untyped                ;
; E1_PH                         ; 0                           ; Untyped                ;
; E2_PH                         ; 0                           ; Untyped                ;
; E3_PH                         ; 0                           ; Untyped                ;
; M_PH                          ; 0                           ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                ;
; CLK0_COUNTER                  ; G0                          ; Untyped                ;
; CLK1_COUNTER                  ; G0                          ; Untyped                ;
; CLK2_COUNTER                  ; G0                          ; Untyped                ;
; CLK3_COUNTER                  ; G0                          ; Untyped                ;
; CLK4_COUNTER                  ; G0                          ; Untyped                ;
; CLK5_COUNTER                  ; G0                          ; Untyped                ;
; CLK6_COUNTER                  ; E0                          ; Untyped                ;
; CLK7_COUNTER                  ; E1                          ; Untyped                ;
; CLK8_COUNTER                  ; E2                          ; Untyped                ;
; CLK9_COUNTER                  ; E3                          ; Untyped                ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                ;
; M_TIME_DELAY                  ; 0                           ; Untyped                ;
; N_TIME_DELAY                  ; 0                           ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                ;
; VCO_POST_SCALE                ; 0                           ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                      ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                ;
; CBXI_PARAMETER                ; flash_pll_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                ;
; DEVICE_FAMILY                 ; MAX 10                      ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_prog:i_ufm_spi     ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATECODE       ; 10000000000000100011010001010110 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0 ;
+-------------------------------------+----------------+------------------------------------------------------------------+
; Parameter Name                      ; Value          ; Type                                                             ;
+-------------------------------------+----------------+------------------------------------------------------------------+
; DEVICE_FAMILY                       ; MAX 10         ; String                                                           ;
; PART_NAME                           ; 10M02SCM153C8G ; String                                                           ;
; IS_DUAL_BOOT                        ; False          ; String                                                           ;
; IS_ERAM_SKIP                        ; True           ; String                                                           ;
; IS_COMPRESSED_IMAGE                 ; False          ; String                                                           ;
; INIT_FILENAME                       ;                ; String                                                           ;
; DEVICE_ID                           ; 02             ; String                                                           ;
; INIT_FILENAME_SIM                   ;                ; String                                                           ;
; PARALLEL_MODE                       ; 0              ; Signed Integer                                                   ;
; READ_AND_WRITE_MODE                 ; 1              ; Signed Integer                                                   ;
; WRAPPING_BURST_MODE                 ; 0              ; Signed Integer                                                   ;
; AVMM_CSR_DATA_WIDTH                 ; 32             ; Signed Integer                                                   ;
; AVMM_DATA_DATA_WIDTH                ; 1              ; Signed Integer                                                   ;
; AVMM_DATA_ADDR_WIDTH                ; 15             ; Signed Integer                                                   ;
; AVMM_DATA_BURSTCOUNT_WIDTH          ; 11             ; Signed Integer                                                   ;
; FLASH_DATA_WIDTH                    ; 32             ; Signed Integer                                                   ;
; FLASH_ADDR_WIDTH                    ; 23             ; Signed Integer                                                   ;
; FLASH_SEQ_READ_DATA_COUNT           ; 4              ; Signed Integer                                                   ;
; FLASH_READ_CYCLE_MAX_INDEX          ; 3              ; Signed Integer                                                   ;
; FLASH_ADDR_ALIGNMENT_BITS           ; 2              ; Signed Integer                                                   ;
; FLASH_RESET_CYCLE_MAX_INDEX         ; 1              ; Signed Integer                                                   ;
; FLASH_BUSY_TIMEOUT_CYCLE_MAX_INDEX  ; 6              ; Signed Integer                                                   ;
; FLASH_ERASE_TIMEOUT_CYCLE_MAX_INDEX ; 2537500        ; Signed Integer                                                   ;
; FLASH_WRITE_TIMEOUT_CYCLE_MAX_INDEX ; 2211           ; Signed Integer                                                   ;
; MIN_VALID_ADDR                      ; 0              ; Signed Integer                                                   ;
; MAX_VALID_ADDR                      ; 20479          ; Signed Integer                                                   ;
; MIN_UFM_VALID_ADDR                  ; 0              ; Signed Integer                                                   ;
; MAX_UFM_VALID_ADDR                  ; 3071           ; Signed Integer                                                   ;
; SECTOR1_START_ADDR                  ; 0              ; Signed Integer                                                   ;
; SECTOR1_END_ADDR                    ; 1535           ; Signed Integer                                                   ;
; SECTOR2_START_ADDR                  ; 1536           ; Signed Integer                                                   ;
; SECTOR2_END_ADDR                    ; 3071           ; Signed Integer                                                   ;
; SECTOR3_START_ADDR                  ; 3072           ; Signed Integer                                                   ;
; SECTOR3_END_ADDR                    ; 20479          ; Signed Integer                                                   ;
; SECTOR4_START_ADDR                  ; 0              ; Signed Integer                                                   ;
; SECTOR4_END_ADDR                    ; 0              ; Signed Integer                                                   ;
; SECTOR5_START_ADDR                  ; 0              ; Signed Integer                                                   ;
; SECTOR5_END_ADDR                    ; 0              ; Signed Integer                                                   ;
; SECTOR_READ_PROTECTION_MODE         ; 24             ; Signed Integer                                                   ;
; SECTOR1_MAP                         ; 1              ; Signed Integer                                                   ;
; SECTOR2_MAP                         ; 2              ; Signed Integer                                                   ;
; SECTOR3_MAP                         ; 5              ; Signed Integer                                                   ;
; SECTOR4_MAP                         ; 0              ; Signed Integer                                                   ;
; SECTOR5_MAP                         ; 0              ; Signed Integer                                                   ;
; ADDR_RANGE1_END_ADDR                ; 3071           ; Signed Integer                                                   ;
; ADDR_RANGE1_OFFSET                  ; 512            ; Signed Integer                                                   ;
; ADDR_RANGE2_OFFSET                  ; 512            ; Signed Integer                                                   ;
+-------------------------------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AVMM_CSR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller ;
+-------------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value   ; Type                                                                                                                                  ;
+-------------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------+
; READ_AND_WRITE_MODE                 ; 1       ; Signed Integer                                                                                                                        ;
; WRAPPING_BURST_MODE                 ; 0       ; Signed Integer                                                                                                                        ;
; DATA_WIDTH                          ; 32      ; Signed Integer                                                                                                                        ;
; AVMM_DATA_ADDR_WIDTH                ; 15      ; Signed Integer                                                                                                                        ;
; AVMM_DATA_BURSTCOUNT_WIDTH          ; 11      ; Signed Integer                                                                                                                        ;
; FLASH_ADDR_WIDTH                    ; 23      ; Signed Integer                                                                                                                        ;
; FLASH_SEQ_READ_DATA_COUNT           ; 4       ; Signed Integer                                                                                                                        ;
; FLASH_READ_CYCLE_MAX_INDEX          ; 3       ; Signed Integer                                                                                                                        ;
; FLASH_ADDR_ALIGNMENT_BITS           ; 2       ; Signed Integer                                                                                                                        ;
; FLASH_RESET_CYCLE_MAX_INDEX         ; 1       ; Signed Integer                                                                                                                        ;
; FLASH_BUSY_TIMEOUT_CYCLE_MAX_INDEX  ; 6       ; Signed Integer                                                                                                                        ;
; FLASH_ERASE_TIMEOUT_CYCLE_MAX_INDEX ; 2537500 ; Signed Integer                                                                                                                        ;
; FLASH_WRITE_TIMEOUT_CYCLE_MAX_INDEX ; 2211    ; Signed Integer                                                                                                                        ;
; MIN_VALID_ADDR                      ; 0       ; Signed Integer                                                                                                                        ;
; MAX_VALID_ADDR                      ; 20479   ; Signed Integer                                                                                                                        ;
; SECTOR1_START_ADDR                  ; 0       ; Signed Integer                                                                                                                        ;
; SECTOR1_END_ADDR                    ; 1535    ; Signed Integer                                                                                                                        ;
; SECTOR2_START_ADDR                  ; 1536    ; Signed Integer                                                                                                                        ;
; SECTOR2_END_ADDR                    ; 3071    ; Signed Integer                                                                                                                        ;
; SECTOR3_START_ADDR                  ; 3072    ; Signed Integer                                                                                                                        ;
; SECTOR3_END_ADDR                    ; 20479   ; Signed Integer                                                                                                                        ;
; SECTOR4_START_ADDR                  ; 0       ; Signed Integer                                                                                                                        ;
; SECTOR4_END_ADDR                    ; 0       ; Signed Integer                                                                                                                        ;
; SECTOR5_START_ADDR                  ; 0       ; Signed Integer                                                                                                                        ;
; SECTOR5_END_ADDR                    ; 0       ; Signed Integer                                                                                                                        ;
; SECTOR_READ_PROTECTION_MODE         ; 24      ; Signed Integer                                                                                                                        ;
; SECTOR1_MAP                         ; 1       ; Signed Integer                                                                                                                        ;
; SECTOR2_MAP                         ; 2       ; Signed Integer                                                                                                                        ;
; SECTOR3_MAP                         ; 5       ; Signed Integer                                                                                                                        ;
; SECTOR4_MAP                         ; 0       ; Signed Integer                                                                                                                        ;
; SECTOR5_MAP                         ; 0       ; Signed Integer                                                                                                                        ;
; ADDR_RANGE1_END_ADDR                ; 3071    ; Signed Integer                                                                                                                        ;
; ADDR_RANGE1_OFFSET                  ; 512     ; Signed Integer                                                                                                                        ;
; ADDR_RANGE2_OFFSET                  ; 512     ; Signed Integer                                                                                                                        ;
+-------------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_address_range_check:address_range_checker ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                     ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FLASH_ADDR_WIDTH ; 23    ; Signed Integer                                                                                                                                                                                                           ;
; MIN_VALID_ADDR   ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; MAX_VALID_ADDR   ; 20479 ; Signed Integer                                                                                                                                                                                                           ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_address:address_convertor ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                         ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FLASH_ADDR_WIDTH     ; 23    ; Signed Integer                                                                                                                                                                                               ;
; ADDR_RANGE1_END_ADDR ; 3071  ; Signed Integer                                                                                                                                                                                               ;
; ADDR_RANGE1_OFFSET   ; 512   ; Signed Integer                                                                                                                                                                                               ;
; ADDR_RANGE2_OFFSET   ; 512   ; Signed Integer                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_address_write_protection_check:address_write_protection_checker ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FLASH_ADDR_WIDTH            ; 23    ; Signed Integer                                                                                                                                                                                                                      ;
; SECTOR1_START_ADDR          ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; SECTOR1_END_ADDR            ; 1535  ; Signed Integer                                                                                                                                                                                                                      ;
; SECTOR2_START_ADDR          ; 1536  ; Signed Integer                                                                                                                                                                                                                      ;
; SECTOR2_END_ADDR            ; 3071  ; Signed Integer                                                                                                                                                                                                                      ;
; SECTOR3_START_ADDR          ; 3072  ; Signed Integer                                                                                                                                                                                                                      ;
; SECTOR3_END_ADDR            ; 20479 ; Signed Integer                                                                                                                                                                                                                      ;
; SECTOR4_START_ADDR          ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; SECTOR4_END_ADDR            ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; SECTOR5_START_ADDR          ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; SECTOR5_END_ADDR            ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; SECTOR_READ_PROTECTION_MODE ; 24    ; Signed Integer                                                                                                                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_sector:sector_convertor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SECTOR1_MAP    ; 1     ; Signed Integer                                                                                                                                                                                                   ;
; SECTOR2_MAP    ; 2     ; Signed Integer                                                                                                                                                                                                   ;
; SECTOR3_MAP    ; 5     ; Signed Integer                                                                                                                                                                                                   ;
; SECTOR4_MAP    ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; SECTOR5_MAP    ; 0     ; Signed Integer                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_addr_shiftreg ;
+------------------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value  ; Type                                                                                                                                                                               ;
+------------------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 23     ; Signed Integer                                                                                                                                                                     ;
; LPM_DIRECTION          ; LEFT   ; Untyped                                                                                                                                                                            ;
; LPM_AVALUE             ; UNUSED ; Untyped                                                                                                                                                                            ;
; LPM_SVALUE             ; UNUSED ; Untyped                                                                                                                                                                            ;
; DEVICE_FAMILY          ; MAX 10 ; Untyped                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON     ; AUTO_CARRY                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF    ; IGNORE_CARRY                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON     ; AUTO_CASCADE                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF    ; IGNORE_CASCADE                                                                                                                                                                     ;
+------------------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                            ;
+-------------------------------+-----------------------------------------+
; Name                          ; Value                                   ;
+-------------------------------+-----------------------------------------+
; Number of entity instances    ; 1                                       ;
; Entity Instance               ; flash_pll:i_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                  ;
;     -- PLL_TYPE               ; AUTO                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                       ;
+-------------------------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_shiftreg Parameter Settings by Entity Instance                                                                                                                                                   ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                   ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                       ;
; Entity Instance            ; spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_addr_shiftreg ;
;     -- LPM_WIDTH           ; 23                                                                                                                                                                      ;
;     -- LPM_DIRECTION       ; LEFT                                                                                                                                                                    ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                      ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; xe_ye    ; Input ; Info     ; Stuck at VCC                                                                                                                 ;
; se       ; Input ; Info     ; Stuck at VCC                                                                                                                 ;
; nosc_ena ; Input ; Info     ; Stuck at GND                                                                                                                 ;
; par_en   ; Input ; Info     ; Stuck at VCC                                                                                                                 ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller" ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                            ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; flash_xe_ye ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
; flash_se    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_dummy:i_i2c"                                                                                              ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; scl_reg   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; byte_cmpl ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; nack      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; dummy_en  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 38                          ;
; cycloneiii_ff         ; 471                         ;
;     CLR               ; 64                          ;
;     ENA               ; 150                         ;
;     ENA CLR           ; 125                         ;
;     ENA CLR SCLR      ; 6                           ;
;     ENA CLR SLD       ; 27                          ;
;     ENA SCLR          ; 11                          ;
;     ENA SLD           ; 42                          ;
;     SCLR              ; 10                          ;
;     plain             ; 36                          ;
; cycloneiii_io_obuf    ; 3                           ;
; cycloneiii_lcell_comb ; 640                         ;
;     arith             ; 89                          ;
;         2 data inputs ; 70                          ;
;         3 data inputs ; 19                          ;
;     normal            ; 551                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 112                         ;
;         3 data inputs ; 112                         ;
;         4 data inputs ; 311                         ;
; cycloneiii_pll        ; 1                           ;
; fiftyfivenm_unvm      ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 3.41                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Mon Nov 21 16:17:03 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lgdst_rxglue -c lgdst_rxglue
Info (16303): Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /sncvs/cpld/working/rxcpld161013_v2_max10/rtl/i2c_dummy.v
    Info (12023): Found entity 1: i2c_dummy File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/i2c_dummy.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file onchip_flash/synthesis/onchip_flash.v
    Info (12023): Found entity 1: onchip_flash File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/onchip_flash.v Line: 6
Info (12021): Found 5 design units, including 5 entities, in source file onchip_flash/synthesis/submodules/altera_onchip_flash_util.v
    Info (12023): Found entity 1: altera_onchip_flash_address_range_check File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_util.v Line: 38
    Info (12023): Found entity 2: altera_onchip_flash_address_write_protection_check File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_util.v Line: 55
    Info (12023): Found entity 3: altera_onchip_flash_convert_address File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_util.v Line: 110
    Info (12023): Found entity 4: altera_onchip_flash_convert_sector File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_util.v Line: 130
    Info (12023): Found entity 5: altera_onchip_flash_counter File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_util.v Line: 155
Info (12021): Found 1 design units, including 1 entities, in source file onchip_flash/synthesis/submodules/altera_onchip_flash.v
    Info (12023): Found entity 1: altera_onchip_flash File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v
    Info (12023): Found entity 1: altera_onchip_flash_avmm_data_controller File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v
    Info (12023): Found entity 1: altera_onchip_flash_avmm_csr_controller File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file onchip_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v
    Info (12023): Found entity 1: altera_onchip_flash_block File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v
    Info (12023): Found entity 1: spi_prog File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v Line: 3
Warning (12136): Clear box output file D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/io_buf.v is not compatible with the current compile. Used regenerated output file D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/db/io_buf.v for elaboration
Info (12021): Found 2 design units, including 2 entities, in source file db/io_buf.v
    Info (12023): Found entity 1: io_buf_iobuf_bidir_loo File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/db/io_buf.v Line: 47
    Info (12023): Found entity 2: io_buf File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/db/io_buf.v Line: 111
Info (12021): Found 4 design units, including 4 entities, in source file /sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v
    Info (12023): Found entity 1: lgdst_rxglue File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v Line: 8
    Info (12023): Found entity 2: spi5_bypass File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v Line: 448
    Info (12023): Found entity 3: ts_pattern File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v Line: 465
    Info (12023): Found entity 4: null_filter File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v Line: 506
Info (12021): Found 1 design units, including 1 entities, in source file flash_pll.v
    Info (12023): Found entity 1: flash_pll File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/flash_pll.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at spi_prog.v(45): created implicit net for "spi_clk_rise" File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v Line: 45
Warning (10236): Verilog HDL Implicit Net warning at spi_prog.v(46): created implicit net for "spi_clk_fall" File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v Line: 46
Info (12127): Elaborating entity "lgdst_rxglue" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at lgdst_rxglue.v(97): object "byte_start_end" assigned a value but never read File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v Line: 97
Warning (10036): Verilog HDL or VHDL warning at lgdst_rxglue.v(431): object "cnt_out" assigned a value but never read File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v Line: 431
Warning (10230): Verilog HDL assignment warning at lgdst_rxglue.v(314): truncated value with size 8 to match size of target (2) File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v Line: 314
Warning (10230): Verilog HDL assignment warning at lgdst_rxglue.v(315): truncated value with size 8 to match size of target (3) File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v Line: 315
Warning (10230): Verilog HDL assignment warning at lgdst_rxglue.v(316): truncated value with size 8 to match size of target (3) File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v Line: 316
Warning (10230): Verilog HDL assignment warning at lgdst_rxglue.v(424): truncated value with size 5 to match size of target (1) File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v Line: 424
Warning (10240): Verilog HDL Always Construct warning at lgdst_rxglue.v(400): inferring latch(es) for variable "addr_check", which holds its previous value in one or more paths through the always construct File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v Line: 400
Warning (10240): Verilog HDL Always Construct warning at lgdst_rxglue.v(400): inferring latch(es) for variable "spi0_miso_ver", which holds its previous value in one or more paths through the always construct File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v Line: 400
Info (10041): Inferred latch for "addr_check" at lgdst_rxglue.v(400) File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v Line: 400
Info (10041): Inferred latch for "spi0_miso_ver" at lgdst_rxglue.v(405) File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v Line: 405
Info (12128): Elaborating entity "spi5_bypass" for hierarchy "spi5_bypass:spi5_gen.i_bypass" File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v Line: 190
Info (12128): Elaborating entity "i2c_dummy" for hierarchy "i2c_dummy:i_i2c" File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v Line: 284
Info (12128): Elaborating entity "flash_pll" for hierarchy "flash_pll:i_pll" File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v Line: 296
Info (12128): Elaborating entity "altpll" for hierarchy "flash_pll:i_pll|altpll:altpll_component" File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/flash_pll.v Line: 91
Info (12130): Elaborated megafunction instantiation "flash_pll:i_pll|altpll:altpll_component" File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/flash_pll.v Line: 91
Info (12133): Instantiated megafunction "flash_pll:i_pll|altpll:altpll_component" with the following parameter: File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/flash_pll.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "8"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=flash_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/flash_pll_altpll.v
    Info (12023): Found entity 1: flash_pll_altpll File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/db/flash_pll_altpll.v Line: 30
Info (12128): Elaborating entity "flash_pll_altpll" for hierarchy "flash_pll:i_pll|altpll:altpll_component|flash_pll_altpll:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "spi_prog" for hierarchy "spi_prog:i_ufm_spi" File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v Line: 308
Warning (10230): Verilog HDL assignment warning at spi_prog.v(84): truncated value with size 33 to match size of target (32) File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v Line: 84
Info (10264): Verilog HDL Case Statement information at spi_prog.v(105): all case item expressions in this case statement are onehot File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v Line: 105
Warning (10230): Verilog HDL assignment warning at spi_prog.v(201): truncated value with size 4 to match size of target (3) File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v Line: 201
Warning (10230): Verilog HDL assignment warning at spi_prog.v(243): truncated value with size 33 to match size of target (32) File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v Line: 243
Warning (10230): Verilog HDL assignment warning at spi_prog.v(258): truncated value with size 33 to match size of target (32) File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v Line: 258
Warning (10230): Verilog HDL assignment warning at spi_prog.v(259): truncated value with size 6 to match size of target (5) File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v Line: 259
Warning (10230): Verilog HDL assignment warning at spi_prog.v(286): truncated value with size 6 to match size of target (5) File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v Line: 286
Info (10264): Verilog HDL Case Statement information at spi_prog.v(245): all case item expressions in this case statement are onehot File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v Line: 245
Info (10264): Verilog HDL Case Statement information at spi_prog.v(303): all case item expressions in this case statement are onehot File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v Line: 303
Info (10264): Verilog HDL Case Statement information at spi_prog.v(355): all case item expressions in this case statement are onehot File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v Line: 355
Info (10264): Verilog HDL Case Statement information at spi_prog.v(381): all case item expressions in this case statement are onehot File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v Line: 381
Info (12128): Elaborating entity "onchip_flash" for hierarchy "spi_prog:i_ufm_spi|onchip_flash:i_flash" File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v Line: 531
Info (12128): Elaborating entity "altera_onchip_flash" for hierarchy "spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0" File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/onchip_flash.v Line: 85
Info (12128): Elaborating entity "altera_onchip_flash_avmm_csr_controller" for hierarchy "spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller" File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash.v Line: 202
Info (12128): Elaborating entity "altera_onchip_flash_avmm_data_controller" for hierarchy "spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller" File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash.v Line: 279
Warning (10036): Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(221): object "is_busy" assigned a value but never read File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 221
Info (10264): Verilog HDL Case Statement information at altera_onchip_flash_avmm_data_controller.v(489): all case item expressions in this case statement are onehot File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 489
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_1" File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 402
Info (12130): Elaborated megafunction instantiation "spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_1" File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 402
Info (12133): Instantiated megafunction "spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_1" with the following parameter: File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 402
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "altera_onchip_flash_address_range_check" for hierarchy "spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_address_range_check:address_range_checker" File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 789
Info (12128): Elaborating entity "altera_onchip_flash_convert_address" for hierarchy "spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_address:address_convertor" File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 798
Info (12128): Elaborating entity "altera_onchip_flash_address_write_protection_check" for hierarchy "spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_address_write_protection_check:address_write_protection_checker" File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 819
Info (12128): Elaborating entity "altera_onchip_flash_convert_sector" for hierarchy "spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_sector:sector_convertor" File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 830
Info (12128): Elaborating entity "altera_onchip_flash_counter" for hierarchy "spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_counter:share_counter" File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 838
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_addr_shiftreg" File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 854
Info (12130): Elaborated megafunction instantiation "spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_addr_shiftreg" File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 854
Info (12133): Instantiated megafunction "spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_addr_shiftreg" with the following parameter: File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 854
    Info (12134): Parameter "lpm_type" = "LPM_SHIFTREG"
    Info (12134): Parameter "lpm_width" = "23"
    Info (12134): Parameter "lpm_direction" = "LEFT"
Info (12128): Elaborating entity "altera_onchip_flash_block" for hierarchy "spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block" File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash.v Line: 323
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v Line: 372
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register cntbyte[0] will power up to High File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v Line: 372
    Critical Warning (18010): Register ad_spi_oe_b will power up to Low File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v Line: 78
    Critical Warning (18010): Register spi0_ck_cnt[3] will power up to High File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v Line: 266
Info (17049): 13 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/output_files/lgdst_rxglue.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ts_sync" File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v Line: 46
    Warning (15610): No output dependent on input pin "cnt_in[0]" File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v Line: 61
    Warning (15610): No output dependent on input pin "cnt_in[1]" File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v Line: 61
    Warning (15610): No output dependent on input pin "cnt_in[2]" File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v Line: 61
    Warning (15610): No output dependent on input pin "cnt_in[3]" File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v Line: 61
    Warning (15610): No output dependent on input pin "cnt_in[4]" File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v Line: 61
    Warning (15610): No output dependent on input pin "cnt_in[5]" File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v Line: 61
    Warning (15610): No output dependent on input pin "cnt_in[6]" File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v Line: 61
    Warning (15610): No output dependent on input pin "cnt_in[7]" File: D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v Line: 61
Info (21057): Implemented 839 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 12 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 799 logic cells
    Info (21065): Implemented 1 PLLs
    Info (21070): Implemented 1 User Flash Memory blocks
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 852 megabytes
    Info: Processing ended: Mon Nov 21 16:17:15 2016
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/output_files/lgdst_rxglue.map.smsg.


