Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jan 16 14:51:09 2019
| Host         : DESKTOP-ND2U3FO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hdmi_in_wrapper_control_sets_placed.rpt
| Design       : hdmi_in_wrapper
| Device       : xc7z010
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   328 |
| Unused register locations in slices containing registers |   526 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            9 |
|      6 |            4 |
|      8 |           51 |
|     10 |           15 |
|     12 |            5 |
|     14 |            7 |
|    16+ |          235 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3488 |          518 |
| No           | No                    | Yes                    |             106 |           18 |
| No           | Yes                   | No                     |            1944 |          345 |
| Yes          | No                    | No                     |            2374 |          304 |
| Yes          | No                    | Yes                    |              80 |            8 |
| Yes          | Yes                   | No                     |            5930 |          883 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                  |                                                                                                                                                 Enable Signal                                                                                                                                                |                                                                                                                                                  Set/Reset Signal                                                                                                                                                  | Slice Load Count | Bel Load Count |
+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2                                                                                    |                1 |              2 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/sdata_reg_i_1_n_0                                                                                                                                                                                                                                   | hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg                                                                                                                                                                                                                                                 |                1 |              2 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                                        | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                        |                1 |              4 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit_nosync_reg                                                                                                                                                                                                                           |                1 |              4 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset__0                                                                                                          |                1 |              4 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                              | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                                                   |                1 |              4 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                   |                                                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_buf_0                                                                                                                                          | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                        |                1 |              4 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                                                           |                1 |              4 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                               |                1 |              4 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1] |                1 |              6 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                               |                                                                                                                                                                                                                                                                                                                    |                1 |              6 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                           |                1 |              6 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                                                                   |                3 |              6 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                                                    | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                                             |                1 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                                                    | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                                             |                1 |              8 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                                                                       |                2 |              8 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                           |                2 |              8 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                            |                2 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                                             | hdmi_in_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                  |                1 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_IsrReg[30]_i_1_n_0                                                                                                                                                                                                                                          | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                                                                          |                2 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_ps2_0/U0/Wrapper/Ps2Interface/E[0]                                                                                                                                                                                                                                                             | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_IsrBuffReg0                                                                                                                                                                                                                                                       |                1 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_ps2_0/U0/Wrapper/Ps2Interface/shift_frame                                                                                                                                                                                                                                                      | hdmi_in_i/axi_ps2_0/U0/Wrapper/Ps2Interface/reset_bit_count                                                                                                                                                                                                                                                        |                1 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                           | hdmi_in_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                    |                1 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                                                             |                1 |              8 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                                                         | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                               |                1 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                         | hdmi_in_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                  |                1 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                          | hdmi_in_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                   |                1 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                                            | hdmi_in_i/axi_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                 |                1 |              8 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                             | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_strb                                                                                                                    |                1 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_4                                           |                                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_0                                           |                                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_6                                           |                                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_1                                           |                                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]                                             |                                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_2                                           |                                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_3                                           |                                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                                                             |                1 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_5                                           |                                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                        | hdmi_in_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                 |                2 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/Digital_Mute/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                          | hdmi_in_i/Digital_Mute/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                   |                1 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/rresp_fifo_pop                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/Digital_Mute/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                        | hdmi_in_i/Digital_Mute/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                 |                1 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                  | hdmi_in_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                 |                1 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_wrap_cnt                                                                                                                                       | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_raddr[9]_i_1_n_0                                                                                                                                     |                1 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/axi_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                 |                1 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rbuf_en                                                                                                                                        | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                        |                1 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                                            | hdmi_in_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                 |                1 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                          | hdmi_in_i/axi_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                   |                1 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                        | hdmi_in_i/axi_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                 |                1 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/state_count[3]_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/next_rom_addr                                                                                                                                                                                                                                                      | hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr[3]_i_1_n_0                                                                                                                                                                                                                                                      |                1 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                                                                                                                          |                1 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                         |                3 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                                                         |                3 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_1_n_0                                                                                                                                             |                3 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                               | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                                                             |                2 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                  |                1 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[28]                                                                                                                                                                                              |                2 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/axi_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[28]                                                                                                                                                                                             |                1 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                 |                1 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                                 | hdmi_in_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/SR[0]                                                                                                                                                                                                             |                1 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/Digital_Mute/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                 |                1 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/rst_processing_system7_0_150M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                         |                3 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[3][0]                                                                                                                                 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                                   |                2 |              8 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/E[0]                                                                                                                                                                                                                                                               | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                            |                1 |             10 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                   | hdmi_in_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                 |                1 |             10 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                    | hdmi_in_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                  |                2 |             10 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                                                      | hdmi_in_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                                                        |                1 |             10 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                                                                            | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MASTER_MODE_FRAME_CNT.frame_number_i_reg[4][0]                                                                                                                                                                                     |                2 |             10 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/p_3_in                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                1 |             10 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                            | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_slverr_reg_reg                                                                                                                    |                1 |             10 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                         |                3 |             10 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                                                            | hdmi_in_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                              |                2 |             10 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/NO_CMD_QUEUE.cmd_cnt0                                                                                                                                                          | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                        |                1 |             10 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/FSM_onehot_iis_state[4]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_cntr_reg[4]_0[0]                                                                                                                                                                                                                              | hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/bit_cntr[4]_i_1__0_n_0                                                                                                                                                                                                                                    |                2 |             10 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                   | hdmi_in_i/axi_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                 |                1 |             10 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_rdy                                                                                                                                                                                                                                           | hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_cntr[4]_i_1_n_0                                                                                                                                                                                                                                     |                2 |             10 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[1]                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                                                        |                1 |             10 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/rst_processing_system7_0_150M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                    | hdmi_in_i/rst_processing_system7_0_150M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                   |                1 |             12 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                              |                3 |             12 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                                                       | hdmi_in_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                         |                1 |             12 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                    | hdmi_in_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                   |                1 |             12 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                                                       | hdmi_in_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                         |                1 |             12 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_2_n_0                                                                                                                                                                                                                                                   | hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_1_n_0                                                                                                                                                                                                                                                         |                2 |             14 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                  |                1 |             14 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0][0]                                                                                                                                                                                   | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                2 |             14 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                                                        |                                                                                                                                                                                                                                                                                                                    |                4 |             14 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_ps2_0/U0/Wrapper/Ps2Interface/delay_63clk_count[6]_i_2_n_0                                                                                                                                                                                                                                     | hdmi_in_i/axi_ps2_0/U0/Wrapper/Ps2Interface/delay_63clk_count[6]_i_1_n_0                                                                                                                                                                                                                                           |                2 |             14 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_ps2_0/U0/Wrapper/Ps2Interface/clk_count                                                                                                                                                                                                                                                        | hdmi_in_i/axi_ps2_0/U0/Wrapper/Ps2Interface/SyncAsyncClk/SR[0]                                                                                                                                                                                                                                                     |                2 |             14 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/FSM_onehot_iis_state[6]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |                1 |             14 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt[7]_i_1_n_0                                                                                                                                | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                        |                3 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                        | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                 |                5 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                                                                                | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0][0]                                                                                                                                                                 |                2 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                                                | hdmi_in_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/cmnds_queued_reg[0][0]                                                                                                                                                                                                                             |                3 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16]                                                                                                                | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22][0]                                                                                                                   |                2 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                                        | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                            |                1 |             16 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                                                                                          |                2 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0[0]                                                                                                                                                               | hdmi_in_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                                                        |                5 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/axi_gpio_led/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                                                                 |                2 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                                                 | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                            |                1 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                                                 | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                            |                2 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                                        | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                            |                1 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                                       | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                            |                4 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                                       | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                            |                2 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                                                       | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                            |                1 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                                       | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                            |                1 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                                                       | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                            |                3 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                                       | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                            |                1 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                                       | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                            |                3 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                                       | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                            |                2 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                                       | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                            |                2 |             16 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                                                                      | hdmi_in_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                                                        | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                            |                4 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                                                       | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                            |                2 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                                                       | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                            |                2 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                                                       | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                            |                2 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                                                       | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                            |                2 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                                                        | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                            |                2 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                                                       | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                            |                2 |             16 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                                                       | hdmi_in_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                                                        | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                            |                2 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                                                       | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                            |                2 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                                                        | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                            |                2 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                                                       | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                            |                2 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                                                       | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                            |                2 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                                                       | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                            |                2 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                                                                  | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                            |                1 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                                                 | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                            |                2 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_ps2_0/U0/Wrapper/TxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                   | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                                                                          |                2 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_ps2_0/U0/Wrapper/TxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[7][0]                                                                                                                                                              | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                                                                          |                1 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_ps2_0/U0/Wrapper/TxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                                                                                                                                                                 | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                                                                          |                2 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_ps2_0/U0/Wrapper/TxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                           | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                                                                          |                2 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_ps2_0/U0/Wrapper/Ps2Interface/load_rx_data                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |                1 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_GieReg[31]_i_1_n_0                                                                                                                                                                                                                                          | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                                                                          |                4 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_GieReg[23]_i_1_n_0                                                                                                                                                                                                                                          | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                                                                          |                2 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_GieReg[15]_i_1_n_0                                                                                                                                                                                                                                          | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                                                                          |                3 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_GieReg[7]_i_1_n_0                                                                                                                                                                                                                                           | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                                                                          |                3 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_IerReg[15]_i_1_n_0                                                                                                                                                                                                                                          | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                                                                          |                1 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_IerReg[23]_i_1_n_0                                                                                                                                                                                                                                          | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                                                                          |                2 |             16 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7][0]                                                                                                                                                                                   | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                6 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_IerReg[31]_i_1_n_0                                                                                                                                                                                                                                          | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                                                                          |                2 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_IerReg[7]_i_1_n_0                                                                                                                                                                                                                                           | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                                                                          |                1 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_TxDataReg[15]_i_1_n_0                                                                                                                                                                                                                                       | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                                                                          |                3 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg[15]_i_1_n_0                                                                                                                                                                                                                                         | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                                                                          |                2 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg[23]_i_1_n_0                                                                                                                                                                                                                                         | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                                                                          |                2 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_TxDataReg[7]_i_1_n_0                                                                                                                                                                                                                                        | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                                                                          |                2 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg[7]_i_1_n_0                                                                                                                                                                                                                                          | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                                                                          |                1 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_TxDataReg[23]_i_1_n_0                                                                                                                                                                                                                                       | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                                                                          |                2 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg[31]_i_1_n_0                                                                                                                                                                                                                                         | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                                                                          |                1 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_TxDataReg[31]_i_1_n_0                                                                                                                                                                                                                                       | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                                                                          |                2 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_ps2_0/U0/Wrapper/RxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[7][0]                                                                                                                                                              | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                                                                          |                2 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_ps2_0/U0/Wrapper/RxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                   | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                                                                          |                2 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_ps2_0/U0/Wrapper/RxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                                                                                                                                                                 | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                                                                          |                1 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_ps2_0/U0/Wrapper/RxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                           | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                                                                          |                2 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                         | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                           |                3 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                             | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                        |                1 |             16 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_ps2_0/U0/Wrapper/Ps2Interface/frame[9]_i_1_n_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |                2 |             18 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                                                                                                            |                3 |             18 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                      | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                |                2 |             20 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                      | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                |                2 |             20 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                             | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                |                3 |             20 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                |                2 |             20 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                |                2 |             20 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                   | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4]                                                                                 |                2 |             20 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                      |                3 |             20 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_wrap_cnt                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                3 |             20 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                             | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                |                2 |             20 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                           | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4]                                                                                 |                2 |             20 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_ps2_0/U0/Wrapper/Ps2Interface/delay_20us_count[10]_i_2_n_0                                                                                                                                                                                                                                     | hdmi_in_i/axi_ps2_0/U0/Wrapper/Ps2Interface/delay_20us_count[10]_i_1_n_0                                                                                                                                                                                                                                           |                4 |             22 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                |                3 |             22 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                              | hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                            |                3 |             22 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_buf_0                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |                4 |             22 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                                                                             | hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                            |                4 |             22 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                        |                5 |             22 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |                3 |             24 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4]                                                                                 |                3 |             24 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[0]_0                                                                                                                                        |                9 |             24 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                                                                                                                                                           | hdmi_in_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                                                                                             |                3 |             24 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                                                                             |                3 |             24 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                                                                  |                3 |             24 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                 |                6 |             24 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |                5 |             24 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |                3 |             24 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                    |                6 |             24 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |                4 |             26 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                                                                   | hdmi_in_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                                                                                 |                4 |             26 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                                                                 | hdmi_in_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                                                        |                4 |             26 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                                   | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                |                7 |             26 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                                                        |                4 |             26 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                                                           |                5 |             28 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                    |                3 |             28 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_ps2_0/U0/Wrapper/Ps2Interface/delay_100us_count[0]_i_2_n_0                                                                                                                                                                                                                                     | hdmi_in_i/axi_ps2_0/U0/Wrapper/Ps2Interface/clear                                                                                                                                                                                                                                                                  |                4 |             28 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                     | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg                                                                                        |                4 |             28 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |                4 |             28 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                                 | hdmi_in_i/axi_vdma_0/U0/I_RST_MODULE/GEN_DWIDTH_NO_SOF.vsize_counter_reg[12][0]                                                                                                                                                                                                                                    |                5 |             28 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_wrap_cnt                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                8 |             28 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                    |                4 |             30 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                                 |                                                                                                                                                                                                                                                                                                                    |                4 |             30 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                     |                                                                                                                                                                                                                                                                                                                    |                4 |             30 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/rgb2vga_0/U0/int_pData[23]_i_1_n_0                                                                                                                                                                                                                                                                       |                6 |             32 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                      | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                |                4 |             32 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_ps2_0/U0/Wrapper/TxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                    |                2 |             32 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16]                                                                                                                | hdmi_in_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                                                        |                4 |             32 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_ps2_0/U0/Wrapper/RxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                    |                2 |             32 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                                                        |                5 |             32 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                                                              | hdmi_in_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                                                                   |                5 |             32 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_dynclk_0/U0/Inst_mmcme2_drp/next_di                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                    |                4 |             32 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |                3 |             32 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                                                        |                3 |             32 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                            |                                                                                                                                                                                                                                                                                                                    |                3 |             34 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                   | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                |                6 |             34 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                |                5 |             34 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                               |                9 |             34 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_d1_reg[8][0]                                | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                |                5 |             36 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                               | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                |                5 |             36 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0                                                                                                                                             |                8 |             36 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/axi_vdma_0/U0/I_RST_MODULE/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0[0]                                                                                                                                                                                                                      |                4 |             38 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/Digital_Mute/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                 |                6 |             38 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                                      | hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                            |                6 |             38 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                    |                5 |             38 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/axi_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                 |                7 |             40 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                 |                7 |             40 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                  |                7 |             40 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |               10 |             42 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                                                                         |                7 |             42 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |                8 |             42 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                            |                9 |             42 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8][0]                                                                                                                                                                                    | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                7 |             44 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][0][0]                                                                                                                                                                                    | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                9 |             48 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][0][0]                                                                                                                                                                                    | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |               11 |             48 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg[23]_i_1__0_n_0                                                                                                                                                                                                                            | hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg                                                                                                                                                                                                                                                 |                8 |             48 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg_reg[23]_0[0]                                                                                                                                                                                                                            | hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg                                                                                                                                                                                                                                                 |                9 |             48 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg0                                                                                                                                                                                                                                        | hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg                                                                                                                                                                                                                                               |                5 |             48 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][0][0]                                                                                                                                                                                    | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                5 |             48 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0][0]                                                                                                                                                                                   | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |               10 |             48 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][0][0]                                                                                                                                                                                    | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |               11 |             48 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][0][0]                                                                                                                                                                                   | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                6 |             48 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][0][0]                                                                                                                                                                                   | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                8 |             48 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg0                                                                                                                                                                                                                                        | hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg                                                                                                                                                                                                                                               |                4 |             48 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][0][0]                                                                                                                                                                                    | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                6 |             48 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][0][0]                                                                                                                                                                                   | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |               10 |             48 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][0][0]                                                                                                                                                                                   | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                5 |             48 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][0][0]                                                                                                                                                                                   | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                9 |             48 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][0][0]                                                                                                                                                                                   | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                7 |             48 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0][0]                                                                                                                                                                                    | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                8 |             48 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0][0]                                                                                                                                                                                    | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                6 |             48 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0][0]                                                                                                                                                                                    | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                9 |             48 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0][0]                                                                                                                                                                                    | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |               10 |             48 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][0][0]                                                                                                                                                                                    | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                8 |             48 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                                   | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                |                7 |             50 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0][0]                                                                                                                                                                                    | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |               13 |             50 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0][0]                                                                                                                                                                                   | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |               12 |             52 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0][0]                                                                                                                                                                                   | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                7 |             52 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                                                                           |                                                                                                                                                                                                                                                                                                                    |               10 |             52 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                                      | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                8 |             52 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][0][0]                                                                                                                                                                                   | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |               12 |             52 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                                 |                                                                                                                                                                                                                                                                                                                    |                5 |             52 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][0][0]                                                                                                                                                                                   | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                6 |             52 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0][0]                                                                                                                                                                                   | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |               13 |             52 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0][0]                                                                                                                                                                                   | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |               12 |             52 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0][0]                                                                                                                                                                                   | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                9 |             52 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0][0]                                                                                                                                                                                   | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                8 |             52 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][0][0]                                                                                                                                                                                   | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |                6 |             52 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                     |                                                                                                                                                                                                                                                                                                                    |                6 |             52 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                    | hdmi_in_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                               |               13 |             54 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                 |               12 |             62 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                                                         |                                                                                                                                                                                                                                                                                                                    |                6 |             64 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                             |                                                                                                                                                                                                                                                                                                                    |                8 |             64 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                                                                   | hdmi_in_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                                                        |                8 |             64 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                             |                                                                                                                                                                                                                                                                                                                    |                4 |             64 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                              | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                |               10 |             64 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                     | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                |               10 |             64 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                                                        |               10 |             64 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                                                        |                8 |             64 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                                                                  | hdmi_in_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                                                        |               12 |             64 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/slv_reg_rden                                                                                                                                                                                                                                                  | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                 |               15 |             64 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                             | hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/SR[0]                                                                                                                                                                                                                                                                  |                5 |             64 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                                                               | hdmi_in_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                            |               24 |             64 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/DataTx_L_reg[0][0]                                                                                                                                                                                                               | hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/SR[0]                                                                                                                                                                                                                                                                  |               11 |             64 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                              | hdmi_in_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                              |               17 |             64 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                                                           | hdmi_in_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag[0]_i_1_n_0                                                                                                                                                                                                                                                      |                8 |             64 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0                                                                                                                                                                                         |               10 |             64 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                                                                                              |               14 |             66 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                        | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                        |                8 |             66 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[3][0]                                                                                                                                 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                                                           |                9 |             66 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                         |                                                                                                                                                                                                                                                                                                                    |               11 |             68 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |                9 |             68 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                    |                6 |             70 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/r.r_pipe/skid_buffer_reg[35]_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |               12 |             70 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |               12 |             70 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                |               10 |             72 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/sig_last_reg_out_reg[0]                                                                                               | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/SR[0]                                                                                                                                                                                                      |               14 |             76 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_user_reg[0]_0                                                                                                      |                                                                                                                                                                                                                                                                                                                    |                8 |             76 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                                                    | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/SR[0]                                                                                                                                                                                                      |                9 |             76 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                    |                5 |             80 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[54]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                                                                    |               13 |             80 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                    |                                                                                                                                                                                                                                                                                                                    |                5 |             80 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                             |                                                                                                                                                                                                                                                                                                                    |                5 |             80 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[53]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                    |               14 |             82 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                                                                          |               14 |             86 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                              | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                                              |                7 |             86 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                    |                8 |             94 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |                9 |             94 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/E[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                    |               11 |             96 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                                                                            | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                                                                  |                8 |             96 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                       |                                                                                                                                                                                                                                                                                                                    |                7 |            100 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                           | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                                                                              |               11 |            100 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |               10 |            104 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                    |               13 |            104 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                    |               12 |            104 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                                                    |                9 |            104 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                         |               20 |            110 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                                                        |               22 |            110 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[60][0] |                                                                                                                                                                                                                                                                                                                    |               11 |            114 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                                                                 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                                                           |               17 |            118 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                 |               20 |            122 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                                                    |               11 |            176 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                                           |                                                                                                                                                                                                                                                                                                                    |               18 |            196 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |               47 |            206 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_in_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                           | hdmi_in_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                                                        |               34 |            282 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                              | hdmi_in_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                                                                             |               29 |            290 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int[16][28]_i_1_n_0                                                                                                                                                                                                                  | hdmi_in_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                           |               33 |            346 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                    |               79 |            410 |
|  hdmi_in_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                    |              189 |           1102 |
|  hdmi_in_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                    |              256 |           1998 |
+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


