# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:

>UP COUNTER:

![image](https://github.com/prasanna-765/Experiment--02-Implementation-of-combinational-logic-/assets/150009505/82e5a9d8-dbdb-4384-a0a5-81c312d52255)


>DOWN COUNTER:

![image](https://github.com/prasanna-765/Experiment--02-Implementation-of-combinational-logic-/assets/150009505/54a71c59-456d-4f66-aa55-de9e9e066a1a)


Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: Prasanna A
RegisterNumber:23006806  

## RTL realization

>UP COUNTER:

![image](https://github.com/prasanna-765/Experiment--02-Implementation-of-combinational-logic-/assets/150009505/8514e26f-edf0-49b7-90c3-c96c12211ad1)


>DOWN COUNTER:

![image](https://github.com/prasanna-765/Experiment--02-Implementation-of-combinational-logic-/assets/150009505/bb3ea992-744d-4f9c-af9f-e3ba7902c0c7)

## Output:
## RTL
TRUTH TABLE:
>UP COUNTER:

![image](https://github.com/prasanna-765/Experiment--02-Implementation-of-combinational-logic-/assets/150009505/f9c88064-6239-4cf9-89b0-2b570c80461e)


>DOWN COUNTER:

![image](https://github.com/prasanna-765/Experiment--02-Implementation-of-combinational-logic-/assets/150009505/16eb82a4-0b8a-4dc1-baf7-0832a842bcc5)


## Timing Diagram

>UP COUNTER:

![image](https://github.com/prasanna-765/Experiment--02-Implementation-of-combinational-logic-/assets/150009505/68206fcc-2ea3-468a-912a-4b05e4dfd0db)


>DOWN COUNTER:

![image](https://github.com/prasanna-765/Experiment--02-Implementation-of-combinational-logic-/assets/150009505/7dc8602c-3880-4bbe-8cc7-6207d95c3e74)


## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
