#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Apr  5 15:58:56 2017
# Process ID: 2296
# Current directory: /home/a5er/Documents/ETHZ/DoDC/Labs/Lab4/Lab4.runs/synth_1
# Command line: vivado -log FSM.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FSM.tcl
# Log file: /home/a5er/Documents/ETHZ/DoDC/Labs/Lab4/Lab4.runs/synth_1/FSM.vds
# Journal file: /home/a5er/Documents/ETHZ/DoDC/Labs/Lab4/Lab4.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source FSM.tcl -notrace
Command: synth_design -top FSM -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2301 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1053.207 ; gain = 126.086 ; free physical = 13123 ; free virtual = 22384
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FSM' [/home/a5er/Documents/ETHZ/DoDC/Labs/Lab4/Lab4.srcs/sources_1/new/FSM.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_div' [/home/a5er/Documents/ETHZ/DoDC/Labs/Lab4/Lab4.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (1#1) [/home/a5er/Documents/ETHZ/DoDC/Labs/Lab4/Lab4.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-638] synthesizing module 'OutputLogic' [/home/a5er/Documents/ETHZ/DoDC/Labs/Lab4/Lab4.srcs/sources_1/new/OutputLogic.v:23]
INFO: [Synth 8-256] done synthesizing module 'OutputLogic' (2#1) [/home/a5er/Documents/ETHZ/DoDC/Labs/Lab4/Lab4.srcs/sources_1/new/OutputLogic.v:23]
INFO: [Synth 8-256] done synthesizing module 'FSM' (3#1) [/home/a5er/Documents/ETHZ/DoDC/Labs/Lab4/Lab4.srcs/sources_1/new/FSM.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1093.676 ; gain = 166.555 ; free physical = 13079 ; free virtual = 22342
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1093.676 ; gain = 166.555 ; free physical = 13079 ; free virtual = 22342
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/a5er/Documents/ETHZ/DoDC/Labs/Lab4/Lab4.srcs/constrs_1/new/constraints_FSM.xdc]
Finished Parsing XDC File [/home/a5er/Documents/ETHZ/DoDC/Labs/Lab4/Lab4.srcs/constrs_1/new/constraints_FSM.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/a5er/Documents/ETHZ/DoDC/Labs/Lab4/Lab4.srcs/constrs_1/new/constraints_FSM.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FSM_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FSM_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1375.059 ; gain = 0.000 ; free physical = 12868 ; free virtual = 22173
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1375.059 ; gain = 447.938 ; free physical = 12867 ; free virtual = 22173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1375.059 ; gain = 447.938 ; free physical = 12867 ; free virtual = 22173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1375.059 ; gain = 447.938 ; free physical = 12867 ; free virtual = 22173
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "L" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1375.059 ; gain = 447.938 ; free physical = 12864 ; free virtual = 22169
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FSM 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
