

================================================================
== Vivado HLS Report for 'effect_delay'
================================================================
* Date:           Sun Mar 15 02:30:39 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        pynq_dsp_hls
* Solution:       pynq_dsp_hls
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     7.000|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   10|   50|   10|   50|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1215|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     24|    2182|   3973|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    536|    -|
|Register         |        -|      -|    1290|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     24|    3472|   5724|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     10|       3|     10|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |pynq_dsp_hls_faddbkb_U12  |pynq_dsp_hls_faddbkb  |        0|      2|  306|  418|    0|
    |pynq_dsp_hls_faddbkb_U13  |pynq_dsp_hls_faddbkb  |        0|      2|  306|  418|    0|
    |pynq_dsp_hls_faddbkb_U14  |pynq_dsp_hls_faddbkb  |        0|      2|  306|  418|    0|
    |pynq_dsp_hls_fcmpeOg_U22  |pynq_dsp_hls_fcmpeOg  |        0|      0|   66|  239|    0|
    |pynq_dsp_hls_fmulcud_U15  |pynq_dsp_hls_fmulcud  |        0|      3|  143|  321|    0|
    |pynq_dsp_hls_fmulcud_U16  |pynq_dsp_hls_fmulcud  |        0|      3|  143|  321|    0|
    |pynq_dsp_hls_fmulcud_U17  |pynq_dsp_hls_fmulcud  |        0|      3|  143|  321|    0|
    |pynq_dsp_hls_fmulcud_U18  |pynq_dsp_hls_fmulcud  |        0|      3|  143|  321|    0|
    |pynq_dsp_hls_fmulcud_U19  |pynq_dsp_hls_fmulcud  |        0|      3|  143|  321|    0|
    |pynq_dsp_hls_fmulcud_U20  |pynq_dsp_hls_fmulcud  |        0|      3|  143|  321|    0|
    |pynq_dsp_hls_uitodEe_U21  |pynq_dsp_hls_uitodEe  |        0|      0|  340|  554|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|     24| 2182| 3973|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+-----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+-----+------------+------------+
    |add_ln339_fu_694_p2         |     +    |      0|  0|   15|           8|           9|
    |add_ln72_fu_801_p2          |     +    |      0|  0|   32|          32|          32|
    |add_ln78_fu_849_p2          |     +    |      0|  0|   41|          34|          34|
    |add_ln79_1_fu_875_p2        |     +    |      0|  0|   41|          34|          34|
    |add_ln79_fu_865_p2          |     +    |      0|  0|   40|          33|           1|
    |add_ln82_fu_901_p2          |     +    |      0|  0|   39|          32|           1|
    |add_ln89_fu_967_p2          |     +    |      0|  0|   41|          34|          34|
    |add_ln90_1_fu_993_p2        |     +    |      0|  0|   41|          34|          34|
    |add_ln90_fu_983_p2          |     +    |      0|  0|   40|          33|           1|
    |add_ln91_fu_935_p2          |     +    |      0|  0|   39|          32|           1|
    |grp_fu_396_p2               |     +    |      0|  0|   39|          32|           3|
    |sub_ln1311_fu_708_p2        |     -    |      0|  0|   15|           7|           8|
    |sub_ln72_1_fu_795_p2        |     -    |      0|  0|   32|          32|          32|
    |sub_ln72_fu_807_p2          |     -    |      0|  0|   39|          32|          32|
    |and_ln257_fu_531_p2         |    and   |      0|  0|    2|           1|           1|
    |ap_block_state51            |    and   |      0|  0|    2|           1|           1|
    |grp_fu_391_p2               |   icmp   |      0|  0|   18|          32|          32|
    |hasMemSizeError_fu_578_p2   |   icmp   |      0|  0|   18|          31|           1|
    |icmp_ln257_6_fu_481_p2      |   icmp   |      0|  0|   18|          23|           1|
    |icmp_ln257_fu_475_p2        |   icmp   |      0|  0|   11|           8|           2|
    |icmp_ln72_fu_789_p2         |   icmp   |      0|  0|   18|          32|          32|
    |icmp_ln76_fu_821_p2         |   icmp   |      0|  0|   18|          32|          32|
    |icmp_ln887_1_fu_929_p2      |   icmp   |      0|  0|   21|          33|          33|
    |icmp_ln887_fu_895_p2        |   icmp   |      0|  0|   21|          33|          33|
    |r_V_fu_748_p2               |   lshr   |      0|  0|   73|          25|          25|
    |ap_block_state45_io         |    or    |      0|  0|    2|           1|           1|
    |or_ln257_fu_527_p2          |    or    |      0|  0|    2|           1|           1|
    |or_ln46_fu_443_p2           |    or    |      0|  0|    9|           9|           1|
    |or_ln48_fu_487_p2           |    or    |      0|  0|    9|           9|           2|
    |or_ln49_fu_513_p2           |    or    |      0|  0|    9|           9|           2|
    |or_ln50_fu_544_p2           |    or    |      0|  0|    9|           9|           3|
    |or_ln51_fu_590_p2           |    or    |      0|  0|    9|           9|           3|
    |or_ln52_fu_428_p2           |    or    |      0|  0|    9|           9|           3|
    |or_ln53_fu_604_p2           |    or    |      0|  0|    9|           9|           3|
    |or_ln55_fu_618_p2           |    or    |      0|  0|    9|           9|           4|
    |or_ln56_fu_632_p2           |    or    |      0|  0|    9|           9|           4|
    |or_ln62_fu_584_p2           |    or    |      0|  0|    2|           1|           1|
    |currentPeriod_fu_813_p3     |  select  |      0|  0|   32|           1|          32|
    |feedbackVolRatio_fu_537_p3  |  select  |      0|  0|   32|           1|          30|
    |select_ln82_fu_907_p3       |  select  |      0|  0|   32|           1|          32|
    |select_ln91_fu_941_p3       |  select  |      0|  0|   32|           1|          32|
    |ush_fu_717_p3               |  select  |      0|  0|    9|           1|           9|
    |val_V_fu_782_p3             |  select  |      0|  0|   32|           1|          32|
    |r_V_1_fu_754_p2             |    shl   |      0|  0|  243|          79|          79|
    |isNotRunning_fu_572_p2      |    xor   |      0|  0|    2|           1|           2|
    +----------------------------+----------+-------+---+-----+------------+------------+
    |Total                       |          |      0|  0| 1215|         830|         725|
    +----------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |                      Name                     | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |agg_result_l_write_a_reg_325                   |    9|          2|   32|         64|
    |agg_result_r_write_a_reg_334                   |    9|          2|   32|         64|
    |ap_NS_fsm                                      |  225|         52|    1|         52|
    |ap_phi_mux_agg_result_l_write_a_phi_fu_328_p4  |    9|          2|   32|         64|
    |ap_phi_mux_agg_result_r_write_a_phi_fu_337_p4  |    9|          2|   32|         64|
    |ap_return_0                                    |    9|          2|   32|         64|
    |ap_return_1                                    |    9|          2|   32|         64|
    |auxL_0_reg_301                                 |    9|          2|   32|         64|
    |auxR_0_reg_313                                 |    9|          2|   32|         64|
    |config_r_address0                              |   50|         11|    8|         88|
    |config_r_d0                                    |   21|          4|   32|        128|
    |extMemPtr_V_blk_n_AR                           |    9|          2|    1|          2|
    |extMemPtr_V_blk_n_AW                           |    9|          2|    1|          2|
    |extMemPtr_V_blk_n_B                            |    9|          2|    1|          2|
    |extMemPtr_V_blk_n_R                            |    9|          2|    1|          2|
    |extMemPtr_V_blk_n_W                            |    9|          2|    1|          2|
    |grp_fu_343_p0                                  |   15|          3|   32|         96|
    |grp_fu_343_p1                                  |   15|          3|   32|         96|
    |grp_fu_355_p0                                  |   15|          3|   32|         96|
    |grp_fu_355_p1                                  |   15|          3|   32|         96|
    |i_op_assign_2_reg_279                          |    9|          2|   32|         64|
    |i_op_assign_3_reg_290                          |    9|          2|   32|         64|
    |m_axi_extMemPtr_V_ARADDR                       |   15|          3|   32|         96|
    |m_axi_extMemPtr_V_AWADDR                       |   15|          3|   32|         96|
    |m_axi_extMemPtr_V_WDATA                        |   15|          3|   32|         96|
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |Total                                          |  536|        118|  590|       1590|
    +-----------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |agg_result_l_write_a_reg_325  |  32|   0|   32|          0|
    |agg_result_r_write_a_reg_334  |  32|   0|   32|          0|
    |ap_CS_fsm                     |  51|   0|   51|          0|
    |ap_return_0_preg              |  32|   0|   32|          0|
    |ap_return_1_preg              |  32|   0|   32|          0|
    |auxL_0_reg_301                |  32|   0|   32|          0|
    |auxR_0_reg_313                |  32|   0|   32|          0|
    |auxRawL_V_reg_1225            |  32|   0|   32|          0|
    |auxRawR_V_reg_1230            |  32|   0|   32|          0|
    |bitcast_ln348_reg_1073        |  31|   0|   32|          1|
    |delayVolRatio_reg_1152        |  32|   0|   32|          0|
    |directVolRatio_reg_1146       |  32|   0|   32|          0|
    |dst_l_reg_1292                |  32|   0|   32|          0|
    |dst_r_reg_1297                |  32|   0|   32|          0|
    |extMemPtr_V_addr_1_reg_1214   |  32|   0|   32|          0|
    |extMemPtr_V_addr_2_reg_1280   |  32|   0|   32|          0|
    |extMemPtr_V_addr_3_reg_1286   |  32|   0|   32|          0|
    |extMemPtr_V_addr_reg_1208     |  32|   0|   32|          0|
    |feedbackVolRatio_reg_1092     |  31|   0|   32|          1|
    |i_op_assign_2_reg_279         |  32|   0|   32|          0|
    |i_op_assign_3_reg_290         |  32|   0|   32|          0|
    |icmp_ln257_6_reg_1063         |   1|   0|    1|          0|
    |icmp_ln257_reg_1058           |   1|   0|    1|          0|
    |icmp_ln76_reg_1204            |   1|   0|    1|          0|
    |icmp_ln887_1_reg_1245         |   1|   0|    1|          0|
    |icmp_ln891_1_reg_1173         |   1|   0|    1|          0|
    |icmp_ln891_reg_1169           |   1|   0|    1|          0|
    |isNeg_reg_1193                |   1|   0|    1|          0|
    |maxIndex_V_reg_1163           |  31|   0|   32|          1|
    |memAddr_reg_1084              |  32|   0|   32|          0|
    |or_ln62_reg_1108              |   1|   0|    1|          0|
    |periodRatio_reg_1158          |  31|   0|   32|          1|
    |rdIndex_reg_1141              |   4|   0|    8|          4|
    |reg_401                       |  32|   0|   32|          0|
    |reg_406                       |  32|   0|   32|          0|
    |reg_411                       |  32|   0|   32|          0|
    |reg_416                       |  32|   0|   32|          0|
    |select_ln82_reg_1220          |  32|   0|   32|          0|
    |tmp_16_reg_1250               |  32|   0|   32|          0|
    |tmp_17_reg_1255               |  32|   0|   32|          0|
    |tmp_18_reg_1260               |  32|   0|   32|          0|
    |tmp_19_reg_1265               |  32|   0|   32|          0|
    |tmp_20_reg_1270               |  32|   0|   32|          0|
    |tmp_21_reg_1275               |  32|   0|   32|          0|
    |tmp_31_reg_1031               |   5|   0|    9|          4|
    |tmp_V_1_reg_1188              |  23|   0|   23|          0|
    |tmp_V_reg_1182                |   8|   0|    8|          0|
    |tmp_s_reg_1177                |  32|   0|   32|          0|
    |trunc_ln368_reg_1053          |  31|   0|   31|          0|
    |ush_reg_1198                  |   9|   0|    9|          0|
    |val_assign_s_reg_1103         |  31|   0|   31|          0|
    |wrIndex_reg_1136              |   4|   0|    8|          4|
    +------------------------------+----+----+-----+-----------+
    |Total                         |1290|   0| 1306|         16|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |  effect_delay | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |  effect_delay | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |  effect_delay | return value |
|ap_done                     | out |    1| ap_ctrl_hs |  effect_delay | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |  effect_delay | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |  effect_delay | return value |
|ap_return_0                 | out |   32| ap_ctrl_hs |  effect_delay | return value |
|ap_return_1                 | out |   32| ap_ctrl_hs |  effect_delay | return value |
|inData_l                    |  in |   32|   ap_none  |    inData_l   |    scalar    |
|inData_r                    |  in |   32|   ap_none  |    inData_r   |    scalar    |
|config_r_address0           | out |    8|  ap_memory |    config_r   |     array    |
|config_r_ce0                | out |    1|  ap_memory |    config_r   |     array    |
|config_r_we0                | out |    1|  ap_memory |    config_r   |     array    |
|config_r_d0                 | out |   32|  ap_memory |    config_r   |     array    |
|config_r_q0                 |  in |   32|  ap_memory |    config_r   |     array    |
|config_offset               |  in |    5|   ap_none  | config_offset |    scalar    |
|m_axi_extMemPtr_V_AWVALID   | out |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_AWREADY   |  in |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_AWADDR    | out |   32|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_AWID      | out |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_AWLEN     | out |   32|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_AWSIZE    | out |    3|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_AWBURST   | out |    2|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_AWLOCK    | out |    2|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_AWCACHE   | out |    4|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_AWPROT    | out |    3|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_AWQOS     | out |    4|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_AWREGION  | out |    4|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_AWUSER    | out |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_WVALID    | out |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_WREADY    |  in |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_WDATA     | out |   32|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_WSTRB     | out |    4|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_WLAST     | out |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_WID       | out |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_WUSER     | out |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_ARVALID   | out |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_ARREADY   |  in |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_ARADDR    | out |   32|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_ARID      | out |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_ARLEN     | out |   32|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_ARSIZE    | out |    3|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_ARBURST   | out |    2|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_ARLOCK    | out |    2|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_ARCACHE   | out |    4|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_ARPROT    | out |    3|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_ARQOS     | out |    4|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_ARREGION  | out |    4|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_ARUSER    | out |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_RVALID    |  in |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_RREADY    | out |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_RDATA     |  in |   32|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_RLAST     |  in |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_RID       |  in |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_RUSER     |  in |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_RRESP     |  in |    2|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_BVALID    |  in |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_BREADY    | out |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_BRESP     |  in |    2|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_BID       |  in |    1|    m_axi   |  extMemPtr_V  |    pointer   |
|m_axi_extMemPtr_V_BUSER     |  in |    1|    m_axi   |  extMemPtr_V  |    pointer   |
+----------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 51
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 10 
9 --> 10 
10 --> 11 
11 --> 12 51 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 33 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%config_offset_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %config_offset)" [pynq_dsp_hls.cpp:46]   --->   Operation 52 'read' 'config_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_31 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %config_offset_read, i4 0)" [pynq_dsp_hls.cpp:46]   --->   Operation 53 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln52 = or i9 %tmp_31, 6" [pynq_dsp_hls.cpp:52]   --->   Operation 54 'or' 'or_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_37 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln52)" [pynq_dsp_hls.cpp:52]   --->   Operation 55 'bitconcatenate' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%config_addr_17 = getelementptr [256 x i32]* %config_r, i64 0, i64 %tmp_37" [pynq_dsp_hls.cpp:52]   --->   Operation 56 'getelementptr' 'config_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (2.26ns)   --->   "%p_Val2_s = load i32* %config_addr_17, align 4" [pynq_dsp_hls.cpp:52]   --->   Operation 57 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>

State 2 <SV = 1> <Delay = 4.71>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln46 = or i9 %tmp_31, 1" [pynq_dsp_hls.cpp:46]   --->   Operation 58 'or' 'or_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_32 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln46)" [pynq_dsp_hls.cpp:46]   --->   Operation 59 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%config_addr = getelementptr [256 x i32]* %config_r, i64 0, i64 %tmp_32" [pynq_dsp_hls.cpp:46]   --->   Operation 60 'getelementptr' 'config_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (2.26ns)   --->   "%p_Val2_7 = load i32* %config_addr, align 4" [pynq_dsp_hls.cpp:46]   --->   Operation 61 'load' 'p_Val2_7' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 62 [1/2] (2.26ns)   --->   "%p_Val2_s = load i32* %config_addr_17, align 4" [pynq_dsp_hls.cpp:52]   --->   Operation 62 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i32 %p_Val2_s to i31" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:52]   --->   Operation 63 'trunc' 'trunc_ln368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln257 = trunc i32 %p_Val2_s to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:52]   --->   Operation 64 'trunc' 'trunc_ln257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:52]   --->   Operation 65 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.55ns)   --->   "%icmp_ln257 = icmp ne i8 %tmp_23, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:52]   --->   Operation 66 'icmp' 'icmp_ln257' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (2.44ns)   --->   "%icmp_ln257_6 = icmp eq i23 %trunc_ln257, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:52]   --->   Operation 67 'icmp' 'icmp_ln257_6' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.43>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%or_ln48 = or i9 %tmp_31, 2" [pynq_dsp_hls.cpp:48]   --->   Operation 68 'or' 'or_ln48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_33 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln48)" [pynq_dsp_hls.cpp:48]   --->   Operation 69 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%config_addr_13 = getelementptr [256 x i32]* %config_r, i64 0, i64 %tmp_33" [pynq_dsp_hls.cpp:48]   --->   Operation 70 'getelementptr' 'config_addr_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/2] (2.26ns)   --->   "%p_Val2_7 = load i32* %config_addr, align 4" [pynq_dsp_hls.cpp:46]   --->   Operation 71 'load' 'p_Val2_7' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 72 [2/2] (2.26ns)   --->   "%memAddr = load i32* %config_addr_13, align 4" [pynq_dsp_hls.cpp:48]   --->   Operation 72 'load' 'memAddr' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368)" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:52]   --->   Operation 73 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%bitcast_ln348 = bitcast i32 %p_Result_s to float" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:52]   --->   Operation 74 'bitcast' 'bitcast_ln348' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [2/2] (5.43ns)   --->   "%tmp_24 = fcmp ogt float %bitcast_ln348, 0x3FE99999A0000000" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:52]   --->   Operation 75 'fcmp' 'tmp_24' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.40>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%or_ln49 = or i9 %tmp_31, 3" [pynq_dsp_hls.cpp:49]   --->   Operation 76 'or' 'or_ln49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_34 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln49)" [pynq_dsp_hls.cpp:49]   --->   Operation 77 'bitconcatenate' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%config_addr_14 = getelementptr [256 x i32]* %config_r, i64 0, i64 %tmp_34" [pynq_dsp_hls.cpp:49]   --->   Operation 78 'getelementptr' 'config_addr_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/2] (2.26ns)   --->   "%memAddr = load i32* %config_addr_13, align 4" [pynq_dsp_hls.cpp:48]   --->   Operation 79 'load' 'memAddr' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 80 [2/2] (2.26ns)   --->   "%memSize = load i32* %config_addr_14, align 4" [pynq_dsp_hls.cpp:49]   --->   Operation 80 'load' 'memSize' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node feedbackVolRatio)   --->   "%or_ln257 = or i1 %icmp_ln257_6, %icmp_ln257" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:52]   --->   Operation 81 'or' 'or_ln257' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/2] (5.43ns)   --->   "%tmp_24 = fcmp ogt float %bitcast_ln348, 0x3FE99999A0000000" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:52]   --->   Operation 82 'fcmp' 'tmp_24' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node feedbackVolRatio)   --->   "%and_ln257 = and i1 %or_ln257, %tmp_24" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:52]   --->   Operation 83 'and' 'and_ln257' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.97ns) (out node of the LUT)   --->   "%feedbackVolRatio = select i1 %and_ln257, float 0x3FE99999A0000000, float %bitcast_ln348" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:52]   --->   Operation 84 'select' 'feedbackVolRatio' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.71>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%or_ln50 = or i9 %tmp_31, 4" [pynq_dsp_hls.cpp:50]   --->   Operation 85 'or' 'or_ln50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_35 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln50)" [pynq_dsp_hls.cpp:50]   --->   Operation 86 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%config_addr_15 = getelementptr [256 x i32]* %config_r, i64 0, i64 %tmp_35" [pynq_dsp_hls.cpp:50]   --->   Operation 87 'getelementptr' 'config_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node or_ln62)   --->   "%trunc_ln302 = trunc i32 %p_Val2_7 to i1" [pynq_dsp_hls.cpp:46]   --->   Operation 88 'trunc' 'trunc_ln302' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/2] (2.26ns)   --->   "%memSize = load i32* %config_addr_14, align 4" [pynq_dsp_hls.cpp:49]   --->   Operation 89 'load' 'memSize' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 90 [2/2] (2.26ns)   --->   "%config_load = load i32* %config_addr_15, align 4" [pynq_dsp_hls.cpp:50]   --->   Operation 90 'load' 'config_load' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%val_assign_s = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %memSize, i32 1, i32 31)" [pynq_dsp_hls.cpp:59]   --->   Operation 91 'partselect' 'val_assign_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln62)   --->   "%isNotRunning = xor i1 %trunc_ln302, true" [pynq_dsp_hls.cpp:60]   --->   Operation 92 'xor' 'isNotRunning' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (2.47ns)   --->   "%hasMemSizeError = icmp eq i31 %val_assign_s, 0" [pynq_dsp_hls.cpp:61]   --->   Operation 93 'icmp' 'hasMemSizeError' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln62 = or i1 %hasMemSizeError, %isNotRunning" [pynq_dsp_hls.cpp:62]   --->   Operation 94 'or' 'or_ln62' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.26>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%or_ln51 = or i9 %tmp_31, 5" [pynq_dsp_hls.cpp:51]   --->   Operation 95 'or' 'or_ln51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_36 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln51)" [pynq_dsp_hls.cpp:51]   --->   Operation 96 'bitconcatenate' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%config_addr_16 = getelementptr [256 x i32]* %config_r, i64 0, i64 %tmp_36" [pynq_dsp_hls.cpp:51]   --->   Operation 97 'getelementptr' 'config_addr_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/2] (2.26ns)   --->   "%config_load = load i32* %config_addr_15, align 4" [pynq_dsp_hls.cpp:50]   --->   Operation 98 'load' 'config_load' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 99 [2/2] (2.26ns)   --->   "%config_load_13 = load i32* %config_addr_16, align 4" [pynq_dsp_hls.cpp:51]   --->   Operation 99 'load' 'config_load_13' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>

State 7 <SV = 6> <Delay = 2.26>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%or_ln53 = or i9 %tmp_31, 7" [pynq_dsp_hls.cpp:53]   --->   Operation 100 'or' 'or_ln53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_38 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln53)" [pynq_dsp_hls.cpp:53]   --->   Operation 101 'bitconcatenate' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%config_addr_18 = getelementptr [256 x i32]* %config_r, i64 0, i64 %tmp_38" [pynq_dsp_hls.cpp:53]   --->   Operation 102 'getelementptr' 'config_addr_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/2] (2.26ns)   --->   "%config_load_13 = load i32* %config_addr_16, align 4" [pynq_dsp_hls.cpp:51]   --->   Operation 103 'load' 'config_load_13' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 104 [2/2] (2.26ns)   --->   "%p_Val2_6 = load i32* %config_addr_18, align 4" [pynq_dsp_hls.cpp:53]   --->   Operation 104 'load' 'p_Val2_6' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>

State 8 <SV = 7> <Delay = 2.26>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i32]* %config_r, [1 x i8]* @p_str8, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str8, i32 -1, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8)"   --->   Operation 105 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%inData_r_read = call float @_ssdm_op_Read.ap_auto.float(float %inData_r)" [pynq_dsp_hls.cpp:46]   --->   Operation 106 'read' 'inData_r_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%inData_l_read = call float @_ssdm_op_Read.ap_auto.float(float %inData_l)" [pynq_dsp_hls.cpp:46]   --->   Operation 107 'read' 'inData_l_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%or_ln55 = or i9 %tmp_31, 8" [pynq_dsp_hls.cpp:55]   --->   Operation 108 'or' 'or_ln55' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_39 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln55)" [pynq_dsp_hls.cpp:55]   --->   Operation 109 'bitconcatenate' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%wrIndex = getelementptr [256 x i32]* %config_r, i64 0, i64 %tmp_39" [pynq_dsp_hls.cpp:55]   --->   Operation 110 'getelementptr' 'wrIndex' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%or_ln56 = or i9 %tmp_31, 9" [pynq_dsp_hls.cpp:56]   --->   Operation 111 'or' 'or_ln56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_40 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln56)" [pynq_dsp_hls.cpp:56]   --->   Operation 112 'bitconcatenate' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%rdIndex = getelementptr [256 x i32]* %config_r, i64 0, i64 %tmp_40" [pynq_dsp_hls.cpp:56]   --->   Operation 113 'getelementptr' 'rdIndex' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %extMemPtr_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 32, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind"   --->   Operation 114 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%directVolRatio = bitcast i32 %config_load to float" [pynq_dsp_hls.cpp:50]   --->   Operation 115 'bitcast' 'directVolRatio' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%delayVolRatio = bitcast i32 %config_load_13 to float" [pynq_dsp_hls.cpp:51]   --->   Operation 116 'bitcast' 'delayVolRatio' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/2] (2.26ns)   --->   "%p_Val2_6 = load i32* %config_addr_18, align 4" [pynq_dsp_hls.cpp:53]   --->   Operation 117 'load' 'p_Val2_6' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln368_3 = trunc i32 %p_Val2_6 to i31" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:53]   --->   Operation 118 'trunc' 'trunc_ln368_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_8 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_3)" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:53]   --->   Operation 119 'bitconcatenate' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%periodRatio = bitcast i32 %p_Result_8 to float" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:53]   --->   Operation 120 'bitcast' 'periodRatio' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%maxIndex_V = zext i31 %val_assign_s to i32" [pynq_dsp_hls.cpp:59]   --->   Operation 121 'zext' 'maxIndex_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %or_ln62, label %._crit_edge, label %1" [pynq_dsp_hls.cpp:62]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [2/2] (2.26ns)   --->   "%wrIndex_load = load i32* %wrIndex, align 4" [pynq_dsp_hls.cpp:62]   --->   Operation 123 'load' 'wrIndex_load' <Predicate = (!or_ln62)> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>

State 9 <SV = 8> <Delay = 4.74>
ST_9 : Operation 124 [1/2] (2.26ns)   --->   "%wrIndex_load = load i32* %wrIndex, align 4" [pynq_dsp_hls.cpp:62]   --->   Operation 124 'load' 'wrIndex_load' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 125 [1/1] (2.47ns)   --->   "%icmp_ln891 = icmp ult i32 %wrIndex_load, %maxIndex_V" [pynq_dsp_hls.cpp:62]   --->   Operation 125 'icmp' 'icmp_ln891' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %icmp_ln891, label %2, label %._crit_edge" [pynq_dsp_hls.cpp:62]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [2/2] (2.26ns)   --->   "%rdIndex_load = load i32* %rdIndex, align 4" [pynq_dsp_hls.cpp:62]   --->   Operation 127 'load' 'rdIndex_load' <Predicate = (icmp_ln891)> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>

State 10 <SV = 9> <Delay = 6.50>
ST_10 : Operation 128 [1/2] (2.26ns)   --->   "%rdIndex_load = load i32* %rdIndex, align 4" [pynq_dsp_hls.cpp:62]   --->   Operation 128 'load' 'rdIndex_load' <Predicate = (!or_ln62 & icmp_ln891)> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 129 [1/1] (2.47ns)   --->   "%icmp_ln891_1 = icmp ult i32 %rdIndex_load, %maxIndex_V" [pynq_dsp_hls.cpp:62]   --->   Operation 129 'icmp' 'icmp_ln891_1' <Predicate = (!or_ln62 & icmp_ln891)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (1.76ns)   --->   "br i1 %icmp_ln891_1, label %._crit_edge220, label %._crit_edge" [pynq_dsp_hls.cpp:62]   --->   Operation 130 'br' <Predicate = (!or_ln62 & icmp_ln891)> <Delay = 1.76>
ST_10 : Operation 131 [1/1] (2.26ns)   --->   "store i32 0, i32* %wrIndex, align 4" [pynq_dsp_hls.cpp:63]   --->   Operation 131 'store' <Predicate = (!icmp_ln891_1) | (!icmp_ln891) | (or_ln62)> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>

State 11 <SV = 10> <Delay = 6.41>
ST_11 : Operation 132 [1/1] (2.26ns)   --->   "store i32 0, i32* %rdIndex, align 4" [pynq_dsp_hls.cpp:64]   --->   Operation 132 'store' <Predicate = (!icmp_ln891_1) | (!icmp_ln891) | (or_ln62)> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 133 [1/1] (1.76ns)   --->   "br label %._crit_edge220" [pynq_dsp_hls.cpp:65]   --->   Operation 133 'br' <Predicate = (!icmp_ln891_1) | (!icmp_ln891) | (or_ln62)> <Delay = 1.76>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%i_op_assign_2 = phi i32 [ 0, %._crit_edge ], [ %rdIndex_load, %2 ]" [pynq_dsp_hls.cpp:62]   --->   Operation 134 'phi' 'i_op_assign_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%i_op_assign_3 = phi i32 [ 0, %._crit_edge ], [ %wrIndex_load, %2 ]" [pynq_dsp_hls.cpp:62]   --->   Operation 135 'phi' 'i_op_assign_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (1.76ns)   --->   "br i1 %or_ln62, label %3, label %_ifconv" [pynq_dsp_hls.cpp:66]   --->   Operation 136 'br' <Predicate = true> <Delay = 1.76>
ST_11 : Operation 137 [6/6] (6.41ns)   --->   "%tmp_s = uitofp i32 %memSize to float" [pynq_dsp_hls.cpp:70]   --->   Operation 137 'uitofp' 'tmp_s' <Predicate = (!or_ln62)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.41>
ST_12 : Operation 138 [5/6] (6.41ns)   --->   "%tmp_s = uitofp i32 %memSize to float" [pynq_dsp_hls.cpp:70]   --->   Operation 138 'uitofp' 'tmp_s' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.41>
ST_13 : Operation 139 [4/6] (6.41ns)   --->   "%tmp_s = uitofp i32 %memSize to float" [pynq_dsp_hls.cpp:70]   --->   Operation 139 'uitofp' 'tmp_s' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.41>
ST_14 : Operation 140 [3/6] (6.41ns)   --->   "%tmp_s = uitofp i32 %memSize to float" [pynq_dsp_hls.cpp:70]   --->   Operation 140 'uitofp' 'tmp_s' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.41>
ST_15 : Operation 141 [2/6] (6.41ns)   --->   "%tmp_s = uitofp i32 %memSize to float" [pynq_dsp_hls.cpp:70]   --->   Operation 141 'uitofp' 'tmp_s' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.41>
ST_16 : Operation 142 [1/6] (6.41ns)   --->   "%tmp_s = uitofp i32 %memSize to float" [pynq_dsp_hls.cpp:70]   --->   Operation 142 'uitofp' 'tmp_s' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.70>
ST_17 : Operation 143 [4/4] (5.70ns)   --->   "%x_assign = fmul float %tmp_s, %periodRatio" [pynq_dsp_hls.cpp:70]   --->   Operation 143 'fmul' 'x_assign' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.70>
ST_18 : Operation 144 [3/4] (5.70ns)   --->   "%x_assign = fmul float %tmp_s, %periodRatio" [pynq_dsp_hls.cpp:70]   --->   Operation 144 'fmul' 'x_assign' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.70>
ST_19 : Operation 145 [2/4] (5.70ns)   --->   "%x_assign = fmul float %tmp_s, %periodRatio" [pynq_dsp_hls.cpp:70]   --->   Operation 145 'fmul' 'x_assign' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.70>
ST_20 : Operation 146 [1/4] (5.70ns)   --->   "%x_assign = fmul float %tmp_s, %periodRatio" [pynq_dsp_hls.cpp:70]   --->   Operation 146 'fmul' 'x_assign' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 147 [1/1] (0.00ns)   --->   "%p_Val2_8 = bitcast float %x_assign to i32" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:70]   --->   Operation 147 'bitcast' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_8, i32 23, i32 30) nounwind" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:70]   --->   Operation 148 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i32 %p_Val2_8 to i23" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:70]   --->   Operation 149 'trunc' 'tmp_V_1' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 2.88>
ST_21 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V to i9" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:70]   --->   Operation 150 'zext' 'zext_ln339' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 151 [1/1] (1.91ns)   --->   "%add_ln339 = add i9 -127, %zext_ln339" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:70]   --->   Operation 151 'add' 'add_ln339' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 152 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:70]   --->   Operation 152 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 153 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, %tmp_V" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:70]   --->   Operation 153 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311 to i9" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:70]   --->   Operation 154 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 155 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:70]   --->   Operation 155 'select' 'ush' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.89>
ST_22 : Operation 156 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_1, i1 false)" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:70]   --->   Operation 156 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%zext_ln682 = zext i25 %mantissa_V to i79" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:70]   --->   Operation 157 'zext' 'zext_ln682' <Predicate = (!isNeg)> <Delay = 0.00>
ST_22 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%sext_ln1311_1 = sext i9 %ush to i32" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:70]   --->   Operation 158 'sext' 'sext_ln1311_1' <Predicate = (!isNeg)> <Delay = 0.00>
ST_22 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%sext_ln1311_2 = sext i9 %ush to i25" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:70]   --->   Operation 159 'sext' 'sext_ln1311_2' <Predicate = (isNeg)> <Delay = 0.00>
ST_22 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i79" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:70]   --->   Operation 160 'zext' 'zext_ln1287' <Predicate = (!isNeg)> <Delay = 0.00>
ST_22 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%r_V = lshr i25 %mantissa_V, %sext_ln1311_2" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:70]   --->   Operation 161 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.23> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%r_V_1 = shl i79 %zext_ln682, %zext_ln1287" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:70]   --->   Operation 162 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.23> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:70]   --->   Operation 163 'bitselect' 'tmp' <Predicate = (isNeg)> <Delay = 0.00>
ST_22 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%zext_ln662 = zext i1 %tmp to i32" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:70]   --->   Operation 164 'zext' 'zext_ln662' <Predicate = (isNeg)> <Delay = 0.00>
ST_22 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%tmp_42 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_1, i32 24, i32 55)" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:70]   --->   Operation 165 'partselect' 'tmp_42' <Predicate = (!isNeg)> <Delay = 0.00>
ST_22 : Operation 166 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_V = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_42" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->pynq_dsp_hls.cpp:70]   --->   Operation 166 'select' 'val_V' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 167 [1/1] (2.47ns)   --->   "%icmp_ln72 = icmp ult i32 %i_op_assign_3, %i_op_assign_2" [pynq_dsp_hls.cpp:72]   --->   Operation 167 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 168 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_1 = sub i32 %i_op_assign_3, %memSize" [pynq_dsp_hls.cpp:72]   --->   Operation 168 'sub' 'sub_ln72_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 169 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln72 = add i32 %i_op_assign_2, %sub_ln72_1" [pynq_dsp_hls.cpp:72]   --->   Operation 169 'add' 'add_ln72' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 170 [1/1] (2.55ns)   --->   "%sub_ln72 = sub i32 %i_op_assign_3, %i_op_assign_2" [pynq_dsp_hls.cpp:72]   --->   Operation 170 'sub' 'sub_ln72' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln76)   --->   "%currentPeriod = select i1 %icmp_ln72, i32 %add_ln72, i32 %sub_ln72" [pynq_dsp_hls.cpp:72]   --->   Operation 171 'select' 'currentPeriod' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 172 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln76 = icmp ult i32 %currentPeriod, %val_V" [pynq_dsp_hls.cpp:76]   --->   Operation 172 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.69>
ST_23 : Operation 173 [1/1] (1.76ns)   --->   "br i1 %icmp_ln76, label %._crit_edge222, label %._crit_edge223" [pynq_dsp_hls.cpp:76]   --->   Operation 173 'br' <Predicate = true> <Delay = 1.76>
ST_23 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i32 %memAddr to i33" [pynq_dsp_hls.cpp:78]   --->   Operation 174 'zext' 'zext_ln78' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_23 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i32 %memAddr to i34" [pynq_dsp_hls.cpp:78]   --->   Operation 175 'zext' 'zext_ln78_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_23 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln78_2 = zext i32 %i_op_assign_2 to i33" [pynq_dsp_hls.cpp:78]   --->   Operation 176 'zext' 'zext_ln78_2' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_23 : Operation 177 [1/1] (0.00ns)   --->   "%shl_ln = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %i_op_assign_2, i1 false)" [pynq_dsp_hls.cpp:78]   --->   Operation 177 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_23 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln78_3 = zext i33 %shl_ln to i34" [pynq_dsp_hls.cpp:78]   --->   Operation 178 'zext' 'zext_ln78_3' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_23 : Operation 179 [1/1] (2.59ns)   --->   "%add_ln78 = add i34 %zext_ln78_1, %zext_ln78_3" [pynq_dsp_hls.cpp:78]   --->   Operation 179 'add' 'add_ln78' <Predicate = (!icmp_ln76)> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln78_4 = zext i34 %add_ln78 to i64" [pynq_dsp_hls.cpp:78]   --->   Operation 180 'zext' 'zext_ln78_4' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_23 : Operation 181 [1/1] (0.00ns)   --->   "%extMemPtr_V_addr = getelementptr i32* %extMemPtr_V, i64 %zext_ln78_4" [pynq_dsp_hls.cpp:78]   --->   Operation 181 'getelementptr' 'extMemPtr_V_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_23 : Operation 182 [1/1] (2.55ns)   --->   "%add_ln79 = add i33 %zext_ln78, 1" [pynq_dsp_hls.cpp:79]   --->   Operation 182 'add' 'add_ln79' <Predicate = (!icmp_ln76)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i33 %add_ln79 to i34" [pynq_dsp_hls.cpp:79]   --->   Operation 183 'zext' 'zext_ln79' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_23 : Operation 184 [1/1] (2.59ns)   --->   "%add_ln79_1 = add i34 %zext_ln78_3, %zext_ln79" [pynq_dsp_hls.cpp:79]   --->   Operation 184 'add' 'add_ln79_1' <Predicate = (!icmp_ln76)> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i34 %add_ln79_1 to i64" [pynq_dsp_hls.cpp:79]   --->   Operation 185 'zext' 'zext_ln79_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_23 : Operation 186 [1/1] (0.00ns)   --->   "%extMemPtr_V_addr_1 = getelementptr i32* %extMemPtr_V, i64 %zext_ln79_1" [pynq_dsp_hls.cpp:79]   --->   Operation 186 'getelementptr' 'extMemPtr_V_addr_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_23 : Operation 187 [1/1] (2.52ns)   --->   "%ret_V = add i32 %maxIndex_V, -2" [pynq_dsp_hls.cpp:82]   --->   Operation 187 'add' 'ret_V' <Predicate = (!icmp_ln76)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln1354 = sext i32 %ret_V to i33" [pynq_dsp_hls.cpp:82]   --->   Operation 188 'sext' 'sext_ln1354' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_23 : Operation 189 [1/1] (2.47ns)   --->   "%icmp_ln887 = icmp slt i33 %zext_ln78_2, %sext_ln1354" [pynq_dsp_hls.cpp:82]   --->   Operation 189 'icmp' 'icmp_ln887' <Predicate = (!icmp_ln76)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 190 [1/1] (2.55ns)   --->   "%add_ln82 = add i32 %i_op_assign_2, 1" [pynq_dsp_hls.cpp:82]   --->   Operation 190 'add' 'add_ln82' <Predicate = (!icmp_ln76)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 191 [1/1] (0.69ns)   --->   "%select_ln82 = select i1 %icmp_ln887, i32 %add_ln82, i32 0" [pynq_dsp_hls.cpp:82]   --->   Operation 191 'select' 'select_ln82' <Predicate = (!icmp_ln76)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.00>
ST_24 : Operation 192 [7/7] (7.00ns)   --->   "%auxRawL_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:78]   --->   Operation 192 'readreq' 'auxRawL_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 193 [1/1] (2.26ns)   --->   "store i32 %select_ln82, i32* %rdIndex, align 4" [pynq_dsp_hls.cpp:82]   --->   Operation 193 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>

State 25 <SV = 24> <Delay = 7.00>
ST_25 : Operation 194 [6/7] (7.00ns)   --->   "%auxRawL_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:78]   --->   Operation 194 'readreq' 'auxRawL_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 195 [7/7] (7.00ns)   --->   "%auxRawR_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_1, i32 1)" [pynq_dsp_hls.cpp:79]   --->   Operation 195 'readreq' 'auxRawR_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.00>
ST_26 : Operation 196 [5/7] (7.00ns)   --->   "%auxRawL_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:78]   --->   Operation 196 'readreq' 'auxRawL_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 197 [6/7] (7.00ns)   --->   "%auxRawR_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_1, i32 1)" [pynq_dsp_hls.cpp:79]   --->   Operation 197 'readreq' 'auxRawR_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.00>
ST_27 : Operation 198 [4/7] (7.00ns)   --->   "%auxRawL_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:78]   --->   Operation 198 'readreq' 'auxRawL_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 199 [5/7] (7.00ns)   --->   "%auxRawR_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_1, i32 1)" [pynq_dsp_hls.cpp:79]   --->   Operation 199 'readreq' 'auxRawR_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.00>
ST_28 : Operation 200 [3/7] (7.00ns)   --->   "%auxRawL_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:78]   --->   Operation 200 'readreq' 'auxRawL_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 201 [4/7] (7.00ns)   --->   "%auxRawR_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_1, i32 1)" [pynq_dsp_hls.cpp:79]   --->   Operation 201 'readreq' 'auxRawR_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.00>
ST_29 : Operation 202 [2/7] (7.00ns)   --->   "%auxRawL_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:78]   --->   Operation 202 'readreq' 'auxRawL_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 203 [3/7] (7.00ns)   --->   "%auxRawR_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_1, i32 1)" [pynq_dsp_hls.cpp:79]   --->   Operation 203 'readreq' 'auxRawR_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.00>
ST_30 : Operation 204 [1/7] (7.00ns)   --->   "%auxRawL_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:78]   --->   Operation 204 'readreq' 'auxRawL_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 205 [2/7] (7.00ns)   --->   "%auxRawR_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_1, i32 1)" [pynq_dsp_hls.cpp:79]   --->   Operation 205 'readreq' 'auxRawR_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.00>
ST_31 : Operation 206 [1/1] (7.00ns)   --->   "%auxRawL_V = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %extMemPtr_V_addr)" [pynq_dsp_hls.cpp:78]   --->   Operation 206 'read' 'auxRawL_V' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 207 [1/7] (7.00ns)   --->   "%auxRawR_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_1, i32 1)" [pynq_dsp_hls.cpp:79]   --->   Operation 207 'readreq' 'auxRawR_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.00>
ST_32 : Operation 208 [1/1] (7.00ns)   --->   "%auxRawR_V = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %extMemPtr_V_addr_1)" [pynq_dsp_hls.cpp:79]   --->   Operation 208 'read' 'auxRawR_V' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 4.99>
ST_33 : Operation 209 [1/1] (0.00ns)   --->   "%auxL = bitcast i32 %auxRawL_V to float" [pynq_dsp_hls.cpp:80]   --->   Operation 209 'bitcast' 'auxL' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_33 : Operation 210 [1/1] (0.00ns)   --->   "%auxR = bitcast i32 %auxRawR_V to float" [pynq_dsp_hls.cpp:81]   --->   Operation 210 'bitcast' 'auxR' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_33 : Operation 211 [1/1] (1.76ns)   --->   "br label %._crit_edge222" [pynq_dsp_hls.cpp:83]   --->   Operation 211 'br' <Predicate = (!icmp_ln76)> <Delay = 1.76>
ST_33 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln89_2 = zext i32 %i_op_assign_3 to i33" [pynq_dsp_hls.cpp:89]   --->   Operation 212 'zext' 'zext_ln89_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 213 [1/1] (2.52ns)   --->   "%ret_V_4 = add i32 %maxIndex_V, -2" [pynq_dsp_hls.cpp:91]   --->   Operation 213 'add' 'ret_V_4' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1354_1 = sext i32 %ret_V_4 to i33" [pynq_dsp_hls.cpp:91]   --->   Operation 214 'sext' 'sext_ln1354_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 215 [1/1] (2.47ns)   --->   "%icmp_ln887_1 = icmp slt i33 %zext_ln89_2, %sext_ln1354_1" [pynq_dsp_hls.cpp:91]   --->   Operation 215 'icmp' 'icmp_ln887_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.70>
ST_34 : Operation 216 [1/1] (0.00ns)   --->   "%auxL_0 = phi float [ %auxL, %._crit_edge223 ], [ 0.000000e+00, %_ifconv ]"   --->   Operation 216 'phi' 'auxL_0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 217 [1/1] (0.00ns)   --->   "%auxR_0 = phi float [ %auxR, %._crit_edge223 ], [ 0.000000e+00, %_ifconv ]"   --->   Operation 217 'phi' 'auxR_0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 218 [4/4] (5.70ns)   --->   "%tmp_16 = fmul float %auxL_0, %feedbackVolRatio" [pynq_dsp_hls.cpp:87]   --->   Operation 218 'fmul' 'tmp_16' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 219 [4/4] (5.70ns)   --->   "%tmp_17 = fmul float %auxR_0, %feedbackVolRatio" [pynq_dsp_hls.cpp:88]   --->   Operation 219 'fmul' 'tmp_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 220 [1/1] (2.55ns)   --->   "%add_ln91 = add i32 %i_op_assign_3, 1" [pynq_dsp_hls.cpp:91]   --->   Operation 220 'add' 'add_ln91' <Predicate = (icmp_ln887_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 221 [1/1] (0.69ns)   --->   "%select_ln91 = select i1 %icmp_ln887_1, i32 %add_ln91, i32 0" [pynq_dsp_hls.cpp:91]   --->   Operation 221 'select' 'select_ln91' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 222 [1/1] (2.26ns)   --->   "store i32 %select_ln91, i32* %wrIndex, align 4" [pynq_dsp_hls.cpp:91]   --->   Operation 222 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_34 : Operation 223 [4/4] (5.70ns)   --->   "%tmp_18 = fmul float %directVolRatio, %inData_l_read" [pynq_dsp_hls.cpp:94]   --->   Operation 223 'fmul' 'tmp_18' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 224 [4/4] (5.70ns)   --->   "%tmp_19 = fmul float %auxL_0, %delayVolRatio" [pynq_dsp_hls.cpp:94]   --->   Operation 224 'fmul' 'tmp_19' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 225 [4/4] (5.70ns)   --->   "%tmp_20 = fmul float %directVolRatio, %inData_r_read" [pynq_dsp_hls.cpp:95]   --->   Operation 225 'fmul' 'tmp_20' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 226 [4/4] (5.70ns)   --->   "%tmp_21 = fmul float %auxR_0, %delayVolRatio" [pynq_dsp_hls.cpp:95]   --->   Operation 226 'fmul' 'tmp_21' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.70>
ST_35 : Operation 227 [3/4] (5.70ns)   --->   "%tmp_16 = fmul float %auxL_0, %feedbackVolRatio" [pynq_dsp_hls.cpp:87]   --->   Operation 227 'fmul' 'tmp_16' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 228 [3/4] (5.70ns)   --->   "%tmp_17 = fmul float %auxR_0, %feedbackVolRatio" [pynq_dsp_hls.cpp:88]   --->   Operation 228 'fmul' 'tmp_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 229 [3/4] (5.70ns)   --->   "%tmp_18 = fmul float %directVolRatio, %inData_l_read" [pynq_dsp_hls.cpp:94]   --->   Operation 229 'fmul' 'tmp_18' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 230 [3/4] (5.70ns)   --->   "%tmp_19 = fmul float %auxL_0, %delayVolRatio" [pynq_dsp_hls.cpp:94]   --->   Operation 230 'fmul' 'tmp_19' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 231 [3/4] (5.70ns)   --->   "%tmp_20 = fmul float %directVolRatio, %inData_r_read" [pynq_dsp_hls.cpp:95]   --->   Operation 231 'fmul' 'tmp_20' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 232 [3/4] (5.70ns)   --->   "%tmp_21 = fmul float %auxR_0, %delayVolRatio" [pynq_dsp_hls.cpp:95]   --->   Operation 232 'fmul' 'tmp_21' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.70>
ST_36 : Operation 233 [2/4] (5.70ns)   --->   "%tmp_16 = fmul float %auxL_0, %feedbackVolRatio" [pynq_dsp_hls.cpp:87]   --->   Operation 233 'fmul' 'tmp_16' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 234 [2/4] (5.70ns)   --->   "%tmp_17 = fmul float %auxR_0, %feedbackVolRatio" [pynq_dsp_hls.cpp:88]   --->   Operation 234 'fmul' 'tmp_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 235 [2/4] (5.70ns)   --->   "%tmp_18 = fmul float %directVolRatio, %inData_l_read" [pynq_dsp_hls.cpp:94]   --->   Operation 235 'fmul' 'tmp_18' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 236 [2/4] (5.70ns)   --->   "%tmp_19 = fmul float %auxL_0, %delayVolRatio" [pynq_dsp_hls.cpp:94]   --->   Operation 236 'fmul' 'tmp_19' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 237 [2/4] (5.70ns)   --->   "%tmp_20 = fmul float %directVolRatio, %inData_r_read" [pynq_dsp_hls.cpp:95]   --->   Operation 237 'fmul' 'tmp_20' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 238 [2/4] (5.70ns)   --->   "%tmp_21 = fmul float %auxR_0, %delayVolRatio" [pynq_dsp_hls.cpp:95]   --->   Operation 238 'fmul' 'tmp_21' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.70>
ST_37 : Operation 239 [1/4] (5.70ns)   --->   "%tmp_16 = fmul float %auxL_0, %feedbackVolRatio" [pynq_dsp_hls.cpp:87]   --->   Operation 239 'fmul' 'tmp_16' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 240 [1/4] (5.70ns)   --->   "%tmp_17 = fmul float %auxR_0, %feedbackVolRatio" [pynq_dsp_hls.cpp:88]   --->   Operation 240 'fmul' 'tmp_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 241 [1/4] (5.70ns)   --->   "%tmp_18 = fmul float %directVolRatio, %inData_l_read" [pynq_dsp_hls.cpp:94]   --->   Operation 241 'fmul' 'tmp_18' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 242 [1/4] (5.70ns)   --->   "%tmp_19 = fmul float %auxL_0, %delayVolRatio" [pynq_dsp_hls.cpp:94]   --->   Operation 242 'fmul' 'tmp_19' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 243 [1/4] (5.70ns)   --->   "%tmp_20 = fmul float %directVolRatio, %inData_r_read" [pynq_dsp_hls.cpp:95]   --->   Operation 243 'fmul' 'tmp_20' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 244 [1/4] (5.70ns)   --->   "%tmp_21 = fmul float %auxR_0, %delayVolRatio" [pynq_dsp_hls.cpp:95]   --->   Operation 244 'fmul' 'tmp_21' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.44>
ST_38 : Operation 245 [7/7] (6.44ns)   --->   "%delayInL = fadd float %tmp_16, %inData_l_read" [pynq_dsp_hls.cpp:87]   --->   Operation 245 'fadd' 'delayInL' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 246 [7/7] (6.44ns)   --->   "%dst_l = fadd float %tmp_18, %tmp_19" [pynq_dsp_hls.cpp:94]   --->   Operation 246 'fadd' 'dst_l' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 247 [7/7] (6.44ns)   --->   "%dst_r = fadd float %tmp_20, %tmp_21" [pynq_dsp_hls.cpp:95]   --->   Operation 247 'fadd' 'dst_r' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.44>
ST_39 : Operation 248 [6/7] (6.44ns)   --->   "%delayInL = fadd float %tmp_16, %inData_l_read" [pynq_dsp_hls.cpp:87]   --->   Operation 248 'fadd' 'delayInL' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 249 [7/7] (6.44ns)   --->   "%delayInR = fadd float %tmp_17, %inData_r_read" [pynq_dsp_hls.cpp:88]   --->   Operation 249 'fadd' 'delayInR' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 250 [6/7] (6.44ns)   --->   "%dst_l = fadd float %tmp_18, %tmp_19" [pynq_dsp_hls.cpp:94]   --->   Operation 250 'fadd' 'dst_l' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 251 [6/7] (6.44ns)   --->   "%dst_r = fadd float %tmp_20, %tmp_21" [pynq_dsp_hls.cpp:95]   --->   Operation 251 'fadd' 'dst_r' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.44>
ST_40 : Operation 252 [5/7] (6.44ns)   --->   "%delayInL = fadd float %tmp_16, %inData_l_read" [pynq_dsp_hls.cpp:87]   --->   Operation 252 'fadd' 'delayInL' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 253 [6/7] (6.44ns)   --->   "%delayInR = fadd float %tmp_17, %inData_r_read" [pynq_dsp_hls.cpp:88]   --->   Operation 253 'fadd' 'delayInR' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 254 [5/7] (6.44ns)   --->   "%dst_l = fadd float %tmp_18, %tmp_19" [pynq_dsp_hls.cpp:94]   --->   Operation 254 'fadd' 'dst_l' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 255 [5/7] (6.44ns)   --->   "%dst_r = fadd float %tmp_20, %tmp_21" [pynq_dsp_hls.cpp:95]   --->   Operation 255 'fadd' 'dst_r' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.44>
ST_41 : Operation 256 [4/7] (6.44ns)   --->   "%delayInL = fadd float %tmp_16, %inData_l_read" [pynq_dsp_hls.cpp:87]   --->   Operation 256 'fadd' 'delayInL' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 257 [5/7] (6.44ns)   --->   "%delayInR = fadd float %tmp_17, %inData_r_read" [pynq_dsp_hls.cpp:88]   --->   Operation 257 'fadd' 'delayInR' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 258 [4/7] (6.44ns)   --->   "%dst_l = fadd float %tmp_18, %tmp_19" [pynq_dsp_hls.cpp:94]   --->   Operation 258 'fadd' 'dst_l' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 259 [4/7] (6.44ns)   --->   "%dst_r = fadd float %tmp_20, %tmp_21" [pynq_dsp_hls.cpp:95]   --->   Operation 259 'fadd' 'dst_r' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.44>
ST_42 : Operation 260 [3/7] (6.44ns)   --->   "%delayInL = fadd float %tmp_16, %inData_l_read" [pynq_dsp_hls.cpp:87]   --->   Operation 260 'fadd' 'delayInL' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 261 [4/7] (6.44ns)   --->   "%delayInR = fadd float %tmp_17, %inData_r_read" [pynq_dsp_hls.cpp:88]   --->   Operation 261 'fadd' 'delayInR' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 262 [3/7] (6.44ns)   --->   "%dst_l = fadd float %tmp_18, %tmp_19" [pynq_dsp_hls.cpp:94]   --->   Operation 262 'fadd' 'dst_l' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 263 [3/7] (6.44ns)   --->   "%dst_r = fadd float %tmp_20, %tmp_21" [pynq_dsp_hls.cpp:95]   --->   Operation 263 'fadd' 'dst_r' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.44>
ST_43 : Operation 264 [2/7] (6.44ns)   --->   "%delayInL = fadd float %tmp_16, %inData_l_read" [pynq_dsp_hls.cpp:87]   --->   Operation 264 'fadd' 'delayInL' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 265 [3/7] (6.44ns)   --->   "%delayInR = fadd float %tmp_17, %inData_r_read" [pynq_dsp_hls.cpp:88]   --->   Operation 265 'fadd' 'delayInR' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i32 %memAddr to i33" [pynq_dsp_hls.cpp:89]   --->   Operation 266 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i32 %memAddr to i34" [pynq_dsp_hls.cpp:89]   --->   Operation 267 'zext' 'zext_ln89_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 268 [1/1] (0.00ns)   --->   "%shl_ln1 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %i_op_assign_3, i1 false)" [pynq_dsp_hls.cpp:89]   --->   Operation 268 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln89_3 = zext i33 %shl_ln1 to i34" [pynq_dsp_hls.cpp:89]   --->   Operation 269 'zext' 'zext_ln89_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 270 [1/1] (2.59ns)   --->   "%add_ln89 = add i34 %zext_ln89_1, %zext_ln89_3" [pynq_dsp_hls.cpp:89]   --->   Operation 270 'add' 'add_ln89' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln89_4 = zext i34 %add_ln89 to i64" [pynq_dsp_hls.cpp:89]   --->   Operation 271 'zext' 'zext_ln89_4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 272 [1/1] (0.00ns)   --->   "%extMemPtr_V_addr_2 = getelementptr i32* %extMemPtr_V, i64 %zext_ln89_4" [pynq_dsp_hls.cpp:89]   --->   Operation 272 'getelementptr' 'extMemPtr_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 273 [1/1] (2.55ns)   --->   "%add_ln90 = add i33 %zext_ln89, 1" [pynq_dsp_hls.cpp:90]   --->   Operation 273 'add' 'add_ln90' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i33 %add_ln90 to i34" [pynq_dsp_hls.cpp:90]   --->   Operation 274 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 275 [1/1] (2.59ns)   --->   "%add_ln90_1 = add i34 %zext_ln89_3, %zext_ln90" [pynq_dsp_hls.cpp:90]   --->   Operation 275 'add' 'add_ln90_1' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln90_1 = zext i34 %add_ln90_1 to i64" [pynq_dsp_hls.cpp:90]   --->   Operation 276 'zext' 'zext_ln90_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 277 [1/1] (0.00ns)   --->   "%extMemPtr_V_addr_3 = getelementptr i32* %extMemPtr_V, i64 %zext_ln90_1" [pynq_dsp_hls.cpp:90]   --->   Operation 277 'getelementptr' 'extMemPtr_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 278 [2/7] (6.44ns)   --->   "%dst_l = fadd float %tmp_18, %tmp_19" [pynq_dsp_hls.cpp:94]   --->   Operation 278 'fadd' 'dst_l' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 279 [2/7] (6.44ns)   --->   "%dst_r = fadd float %tmp_20, %tmp_21" [pynq_dsp_hls.cpp:95]   --->   Operation 279 'fadd' 'dst_r' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.00>
ST_44 : Operation 280 [1/7] (6.44ns)   --->   "%delayInL = fadd float %tmp_16, %inData_l_read" [pynq_dsp_hls.cpp:87]   --->   Operation 280 'fadd' 'delayInL' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 281 [2/7] (6.44ns)   --->   "%delayInR = fadd float %tmp_17, %inData_r_read" [pynq_dsp_hls.cpp:88]   --->   Operation 281 'fadd' 'delayInR' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 282 [1/1] (7.00ns)   --->   "%extMemPtr_V_addr_2_r = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %extMemPtr_V_addr_2, i32 1)" [pynq_dsp_hls.cpp:89]   --->   Operation 282 'writereq' 'extMemPtr_V_addr_2_r' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 283 [1/7] (6.44ns)   --->   "%dst_l = fadd float %tmp_18, %tmp_19" [pynq_dsp_hls.cpp:94]   --->   Operation 283 'fadd' 'dst_l' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 284 [1/7] (6.44ns)   --->   "%dst_r = fadd float %tmp_20, %tmp_21" [pynq_dsp_hls.cpp:95]   --->   Operation 284 'fadd' 'dst_r' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.00>
ST_45 : Operation 285 [1/7] (6.44ns)   --->   "%delayInR = fadd float %tmp_17, %inData_r_read" [pynq_dsp_hls.cpp:88]   --->   Operation 285 'fadd' 'delayInR' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 286 [1/1] (0.00ns)   --->   "%bitcast_ln705 = bitcast float %delayInL to i32" [pynq_dsp_hls.cpp:89]   --->   Operation 286 'bitcast' 'bitcast_ln705' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 287 [1/1] (7.00ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %extMemPtr_V_addr_2, i32 %bitcast_ln705, i4 -1)" [pynq_dsp_hls.cpp:89]   --->   Operation 287 'write' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 288 [1/1] (7.00ns)   --->   "%extMemPtr_V_addr_3_r = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %extMemPtr_V_addr_3, i32 1)" [pynq_dsp_hls.cpp:90]   --->   Operation 288 'writereq' 'extMemPtr_V_addr_3_r' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.00>
ST_46 : Operation 289 [5/5] (7.00ns)   --->   "%extMemPtr_V_addr_2_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:89]   --->   Operation 289 'writeresp' 'extMemPtr_V_addr_2_r_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 290 [1/1] (0.00ns)   --->   "%bitcast_ln705_4 = bitcast float %delayInR to i32" [pynq_dsp_hls.cpp:90]   --->   Operation 290 'bitcast' 'bitcast_ln705_4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 291 [1/1] (7.00ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %extMemPtr_V_addr_3, i32 %bitcast_ln705_4, i4 -1)" [pynq_dsp_hls.cpp:90]   --->   Operation 291 'write' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 7.00>
ST_47 : Operation 292 [4/5] (7.00ns)   --->   "%extMemPtr_V_addr_2_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:89]   --->   Operation 292 'writeresp' 'extMemPtr_V_addr_2_r_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 293 [5/5] (7.00ns)   --->   "%extMemPtr_V_addr_3_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr_3)" [pynq_dsp_hls.cpp:90]   --->   Operation 293 'writeresp' 'extMemPtr_V_addr_3_r_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 7.00>
ST_48 : Operation 294 [3/5] (7.00ns)   --->   "%extMemPtr_V_addr_2_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:89]   --->   Operation 294 'writeresp' 'extMemPtr_V_addr_2_r_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 295 [4/5] (7.00ns)   --->   "%extMemPtr_V_addr_3_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr_3)" [pynq_dsp_hls.cpp:90]   --->   Operation 295 'writeresp' 'extMemPtr_V_addr_3_r_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 7.00>
ST_49 : Operation 296 [2/5] (7.00ns)   --->   "%extMemPtr_V_addr_2_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:89]   --->   Operation 296 'writeresp' 'extMemPtr_V_addr_2_r_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 297 [3/5] (7.00ns)   --->   "%extMemPtr_V_addr_3_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr_3)" [pynq_dsp_hls.cpp:90]   --->   Operation 297 'writeresp' 'extMemPtr_V_addr_3_r_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 7.00>
ST_50 : Operation 298 [1/5] (7.00ns)   --->   "%extMemPtr_V_addr_2_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:89]   --->   Operation 298 'writeresp' 'extMemPtr_V_addr_2_r_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 299 [2/5] (7.00ns)   --->   "%extMemPtr_V_addr_3_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr_3)" [pynq_dsp_hls.cpp:90]   --->   Operation 299 'writeresp' 'extMemPtr_V_addr_3_r_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.00>
ST_51 : Operation 300 [1/5] (7.00ns)   --->   "%extMemPtr_V_addr_3_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr_3)" [pynq_dsp_hls.cpp:90]   --->   Operation 300 'writeresp' 'extMemPtr_V_addr_3_r_1' <Predicate = (!or_ln62)> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 301 [1/1] (1.76ns)   --->   "br label %3" [pynq_dsp_hls.cpp:96]   --->   Operation 301 'br' <Predicate = (!or_ln62)> <Delay = 1.76>
ST_51 : Operation 302 [1/1] (0.00ns)   --->   "%agg_result_l_write_a = phi float [ %dst_l, %._crit_edge222 ], [ %inData_l_read, %._crit_edge220 ]"   --->   Operation 302 'phi' 'agg_result_l_write_a' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 303 [1/1] (0.00ns)   --->   "%agg_result_r_write_a = phi float [ %dst_r, %._crit_edge222 ], [ %inData_r_read, %._crit_edge220 ]"   --->   Operation 303 'phi' 'agg_result_r_write_a' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 304 [1/1] (0.00ns)   --->   "%mrv = insertvalue { float, float } undef, float %agg_result_l_write_a, 0" [pynq_dsp_hls.cpp:97]   --->   Operation 304 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 305 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { float, float } %mrv, float %agg_result_r_write_a, 1" [pynq_dsp_hls.cpp:97]   --->   Operation 305 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 306 [1/1] (0.00ns)   --->   "ret { float, float } %mrv_1" [pynq_dsp_hls.cpp:97]   --->   Operation 306 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inData_l]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inData_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ config_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ config_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ extMemPtr_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
config_offset_read     (read          ) [ 0000000000000000000000000000000000000000000000000000]
tmp_31                 (bitconcatenate) [ 0011111110000000000000000000000000000000000000000000]
or_ln52                (or            ) [ 0000000000000000000000000000000000000000000000000000]
tmp_37                 (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
config_addr_17         (getelementptr ) [ 0010000000000000000000000000000000000000000000000000]
or_ln46                (or            ) [ 0000000000000000000000000000000000000000000000000000]
tmp_32                 (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
config_addr            (getelementptr ) [ 0001000000000000000000000000000000000000000000000000]
p_Val2_s               (load          ) [ 0000000000000000000000000000000000000000000000000000]
trunc_ln368            (trunc         ) [ 0001000000000000000000000000000000000000000000000000]
trunc_ln257            (trunc         ) [ 0000000000000000000000000000000000000000000000000000]
tmp_23                 (partselect    ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln257             (icmp          ) [ 0001100000000000000000000000000000000000000000000000]
icmp_ln257_6           (icmp          ) [ 0001100000000000000000000000000000000000000000000000]
or_ln48                (or            ) [ 0000000000000000000000000000000000000000000000000000]
tmp_33                 (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
config_addr_13         (getelementptr ) [ 0000100000000000000000000000000000000000000000000000]
p_Val2_7               (load          ) [ 0000110000000000000000000000000000000000000000000000]
p_Result_s             (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
bitcast_ln348          (bitcast       ) [ 0000100000000000000000000000000000000000000000000000]
or_ln49                (or            ) [ 0000000000000000000000000000000000000000000000000000]
tmp_34                 (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
config_addr_14         (getelementptr ) [ 0000010000000000000000000000000000000000000000000000]
memAddr                (load          ) [ 0000011111111111111111111111111111111111111100000000]
or_ln257               (or            ) [ 0000000000000000000000000000000000000000000000000000]
tmp_24                 (fcmp          ) [ 0000000000000000000000000000000000000000000000000000]
and_ln257              (and           ) [ 0000000000000000000000000000000000000000000000000000]
feedbackVolRatio       (select        ) [ 0000011111111111111111111111111111111100000000000000]
or_ln50                (or            ) [ 0000000000000000000000000000000000000000000000000000]
tmp_35                 (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
config_addr_15         (getelementptr ) [ 0000001000000000000000000000000000000000000000000000]
trunc_ln302            (trunc         ) [ 0000000000000000000000000000000000000000000000000000]
memSize                (load          ) [ 0000001111111111111111100000000000000000000000000000]
val_assign_s           (partselect    ) [ 0000001110000000000000000000000000000000000000000000]
isNotRunning           (xor           ) [ 0000000000000000000000000000000000000000000000000000]
hasMemSizeError        (icmp          ) [ 0000000000000000000000000000000000000000000000000000]
or_ln62                (or            ) [ 0000001111111111111111111111111111111111111111111111]
or_ln51                (or            ) [ 0000000000000000000000000000000000000000000000000000]
tmp_36                 (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
config_addr_16         (getelementptr ) [ 0000000100000000000000000000000000000000000000000000]
config_load            (load          ) [ 0000000110000000000000000000000000000000000000000000]
or_ln53                (or            ) [ 0000000000000000000000000000000000000000000000000000]
tmp_38                 (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
config_addr_18         (getelementptr ) [ 0000000010000000000000000000000000000000000000000000]
config_load_13         (load          ) [ 0000000010000000000000000000000000000000000000000000]
empty                  (specmemcore   ) [ 0000000000000000000000000000000000000000000000000000]
inData_r_read          (read          ) [ 0000000001111111111111111111111111111111111111111111]
inData_l_read          (read          ) [ 0000000001111111111111111111111111111111111111111111]
or_ln55                (or            ) [ 0000000000000000000000000000000000000000000000000000]
tmp_39                 (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
wrIndex                (getelementptr ) [ 0000000001111111111111111111111111100000000000000000]
or_ln56                (or            ) [ 0000000000000000000000000000000000000000000000000000]
tmp_40                 (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
rdIndex                (getelementptr ) [ 0000000001111111111111111000000000000000000000000000]
specinterface_ln0      (specinterface ) [ 0000000000000000000000000000000000000000000000000000]
directVolRatio         (bitcast       ) [ 0000000001111111111111111111111111111100000000000000]
delayVolRatio          (bitcast       ) [ 0000000001111111111111111111111111111100000000000000]
p_Val2_6               (load          ) [ 0000000000000000000000000000000000000000000000000000]
trunc_ln368_3          (trunc         ) [ 0000000000000000000000000000000000000000000000000000]
p_Result_8             (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
periodRatio            (bitcast       ) [ 0000000001111111111110000000000000000000000000000000]
maxIndex_V             (zext          ) [ 0000000001111111111111111111111111000000000000000000]
br_ln62                (br            ) [ 0000000000000000000000000000000000000000000000000000]
wrIndex_load           (load          ) [ 0000000000110000000000000000000000000000000000000000]
icmp_ln891             (icmp          ) [ 0000000001110000000000000000000000000000000000000000]
br_ln62                (br            ) [ 0000000000000000000000000000000000000000000000000000]
rdIndex_load           (load          ) [ 0000000000110000000000000000000000000000000000000000]
icmp_ln891_1           (icmp          ) [ 0000000000110000000000000000000000000000000000000000]
br_ln62                (br            ) [ 0000000000110000000000000000000000000000000000000000]
store_ln63             (store         ) [ 0000000000000000000000000000000000000000000000000000]
store_ln64             (store         ) [ 0000000000000000000000000000000000000000000000000000]
br_ln65                (br            ) [ 0000000000000000000000000000000000000000000000000000]
i_op_assign_2          (phi           ) [ 0000000000011111111111110000000000000000000000000000]
i_op_assign_3          (phi           ) [ 0000000000011111111111111111111111111111111100000000]
br_ln66                (br            ) [ 0000000000011111111111111111111111111111111111111111]
tmp_s                  (uitofp        ) [ 0000000000000000011110000000000000000000000000000000]
x_assign               (fmul          ) [ 0000000000000000000000000000000000000000000000000000]
p_Val2_8               (bitcast       ) [ 0000000000000000000000000000000000000000000000000000]
tmp_V                  (partselect    ) [ 0000000000000000000001000000000000000000000000000000]
tmp_V_1                (trunc         ) [ 0000000000000000000001100000000000000000000000000000]
zext_ln339             (zext          ) [ 0000000000000000000000000000000000000000000000000000]
add_ln339              (add           ) [ 0000000000000000000000000000000000000000000000000000]
isNeg                  (bitselect     ) [ 0000000000000000000000100000000000000000000000000000]
sub_ln1311             (sub           ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln1311            (sext          ) [ 0000000000000000000000000000000000000000000000000000]
ush                    (select        ) [ 0000000000000000000000100000000000000000000000000000]
mantissa_V             (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
zext_ln682             (zext          ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln1311_1          (sext          ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln1311_2          (sext          ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln1287            (zext          ) [ 0000000000000000000000000000000000000000000000000000]
r_V                    (lshr          ) [ 0000000000000000000000000000000000000000000000000000]
r_V_1                  (shl           ) [ 0000000000000000000000000000000000000000000000000000]
tmp                    (bitselect     ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln662             (zext          ) [ 0000000000000000000000000000000000000000000000000000]
tmp_42                 (partselect    ) [ 0000000000000000000000000000000000000000000000000000]
val_V                  (select        ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln72              (icmp          ) [ 0000000000000000000000000000000000000000000000000000]
sub_ln72_1             (sub           ) [ 0000000000000000000000000000000000000000000000000000]
add_ln72               (add           ) [ 0000000000000000000000000000000000000000000000000000]
sub_ln72               (sub           ) [ 0000000000000000000000000000000000000000000000000000]
currentPeriod          (select        ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln76              (icmp          ) [ 0000000000000000000000011111111111000000000000000000]
br_ln76                (br            ) [ 0000000000000000000000011111111111100000000000000000]
zext_ln78              (zext          ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln78_1            (zext          ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln78_2            (zext          ) [ 0000000000000000000000000000000000000000000000000000]
shl_ln                 (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
zext_ln78_3            (zext          ) [ 0000000000000000000000000000000000000000000000000000]
add_ln78               (add           ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln78_4            (zext          ) [ 0000000000000000000000000000000000000000000000000000]
extMemPtr_V_addr       (getelementptr ) [ 0000000000000000000000001111111100000000000000000000]
add_ln79               (add           ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln79              (zext          ) [ 0000000000000000000000000000000000000000000000000000]
add_ln79_1             (add           ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln79_1            (zext          ) [ 0000000000000000000000000000000000000000000000000000]
extMemPtr_V_addr_1     (getelementptr ) [ 0000000000000000000000001111111110000000000000000000]
ret_V                  (add           ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln1354            (sext          ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln887             (icmp          ) [ 0000000000000000000000000000000000000000000000000000]
add_ln82               (add           ) [ 0000000000000000000000000000000000000000000000000000]
select_ln82            (select        ) [ 0000000000000000000000001000000000000000000000000000]
store_ln82             (store         ) [ 0000000000000000000000000000000000000000000000000000]
auxRawL_V_req          (readreq       ) [ 0000000000000000000000000000000000000000000000000000]
auxRawL_V              (read          ) [ 0000000000000000000000000000000011000000000000000000]
auxRawR_V_req          (readreq       ) [ 0000000000000000000000000000000000000000000000000000]
auxRawR_V              (read          ) [ 0000000000000000000000000000000001000000000000000000]
auxL                   (bitcast       ) [ 0000000000000000000000010000000001100000000000000000]
auxR                   (bitcast       ) [ 0000000000000000000000010000000001100000000000000000]
br_ln83                (br            ) [ 0000000000000000000000010000000001100000000000000000]
zext_ln89_2            (zext          ) [ 0000000000000000000000000000000000000000000000000000]
ret_V_4                (add           ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln1354_1          (sext          ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln887_1           (icmp          ) [ 0000000000000000000000000000000000100000000000000000]
auxL_0                 (phi           ) [ 0000000000000000000000000000000000111100000000000000]
auxR_0                 (phi           ) [ 0000000000000000000000000000000000111100000000000000]
add_ln91               (add           ) [ 0000000000000000000000000000000000000000000000000000]
select_ln91            (select        ) [ 0000000000000000000000000000000000000000000000000000]
store_ln91             (store         ) [ 0000000000000000000000000000000000000000000000000000]
tmp_16                 (fmul          ) [ 0000000000000000000000000000000000000011111110000000]
tmp_17                 (fmul          ) [ 0000000000000000000000000000000000000011111111000000]
tmp_18                 (fmul          ) [ 0000000000000000000000000000000000000011111110000000]
tmp_19                 (fmul          ) [ 0000000000000000000000000000000000000011111110000000]
tmp_20                 (fmul          ) [ 0000000000000000000000000000000000000011111110000000]
tmp_21                 (fmul          ) [ 0000000000000000000000000000000000000011111110000000]
zext_ln89              (zext          ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln89_1            (zext          ) [ 0000000000000000000000000000000000000000000000000000]
shl_ln1                (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
zext_ln89_3            (zext          ) [ 0000000000000000000000000000000000000000000000000000]
add_ln89               (add           ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln89_4            (zext          ) [ 0000000000000000000000000000000000000000000000000000]
extMemPtr_V_addr_2     (getelementptr ) [ 0000000000000000000000000000000000000000000011111110]
add_ln90               (add           ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln90              (zext          ) [ 0000000000000000000000000000000000000000000000000000]
add_ln90_1             (add           ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln90_1            (zext          ) [ 0000000000000000000000000000000000000000000000000000]
extMemPtr_V_addr_3     (getelementptr ) [ 0000000000000000000000000000000000000000000011111111]
delayInL               (fadd          ) [ 0000000000000000000000000000000000000000000001000000]
extMemPtr_V_addr_2_r   (writereq      ) [ 0000000000000000000000000000000000000000000000000000]
dst_l                  (fadd          ) [ 0000000000010000000000000000000000000000000001111111]
dst_r                  (fadd          ) [ 0000000000010000000000000000000000000000000001111111]
delayInR               (fadd          ) [ 0000000000000000000000000000000000000000000000100000]
bitcast_ln705          (bitcast       ) [ 0000000000000000000000000000000000000000000000000000]
write_ln89             (write         ) [ 0000000000000000000000000000000000000000000000000000]
extMemPtr_V_addr_3_r   (writereq      ) [ 0000000000000000000000000000000000000000000000000000]
bitcast_ln705_4        (bitcast       ) [ 0000000000000000000000000000000000000000000000000000]
write_ln90             (write         ) [ 0000000000000000000000000000000000000000000000000000]
extMemPtr_V_addr_2_r_1 (writeresp     ) [ 0000000000000000000000000000000000000000000000000000]
extMemPtr_V_addr_3_r_1 (writeresp     ) [ 0000000000000000000000000000000000000000000000000000]
br_ln96                (br            ) [ 0000000000000000000000000000000000000000000000000000]
agg_result_l_write_a   (phi           ) [ 0000000000000000000000000000000000000000000000000001]
agg_result_r_write_a   (phi           ) [ 0000000000000000000000000000000000000000000000000001]
mrv                    (insertvalue   ) [ 0000000000000000000000000000000000000000000000000000]
mrv_1                  (insertvalue   ) [ 0000000000000000000000000000000000000000000000000000]
ret_ln97               (ret           ) [ 0000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inData_l">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inData_l"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inData_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inData_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="config_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="config_r"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="config_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="config_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="extMemPtr_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="extMemPtr_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i55.i9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="11"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="config_offset_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="5" slack="0"/>
<pin id="130" dir="0" index="1" bw="5" slack="0"/>
<pin id="131" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="config_offset_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="inData_r_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="26"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inData_r_read/8 "/>
</bind>
</comp>

<comp id="140" class="1004" name="inData_l_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="26"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inData_l_read/8 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_readreq_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="1"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="auxRawL_V_req/24 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_readreq_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="2"/>
<pin id="156" dir="0" index="2" bw="1" slack="0"/>
<pin id="157" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="auxRawR_V_req/25 "/>
</bind>
</comp>

<comp id="160" class="1004" name="auxRawL_V_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="8"/>
<pin id="163" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="auxRawL_V/31 "/>
</bind>
</comp>

<comp id="165" class="1004" name="auxRawR_V_read_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="9"/>
<pin id="168" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="auxRawR_V/32 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_writeresp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="1"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="extMemPtr_V_addr_2_r/44 extMemPtr_V_addr_2_r_1/46 "/>
</bind>
</comp>

<comp id="177" class="1004" name="write_ln89_write_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="0" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="2"/>
<pin id="180" dir="0" index="2" bw="32" slack="0"/>
<pin id="181" dir="0" index="3" bw="1" slack="0"/>
<pin id="182" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln89/45 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_writeresp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="2"/>
<pin id="188" dir="0" index="2" bw="1" slack="0"/>
<pin id="189" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="extMemPtr_V_addr_3_r/45 extMemPtr_V_addr_3_r_1/47 "/>
</bind>
</comp>

<comp id="193" class="1004" name="write_ln90_write_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="3"/>
<pin id="196" dir="0" index="2" bw="32" slack="0"/>
<pin id="197" dir="0" index="3" bw="1" slack="0"/>
<pin id="198" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln90/46 "/>
</bind>
</comp>

<comp id="202" class="1004" name="config_addr_17_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="64" slack="0"/>
<pin id="206" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="config_addr_17/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_Val2_s/1 p_Val2_7/2 memAddr/3 memSize/4 config_load/5 config_load_13/6 p_Val2_6/7 wrIndex_load/8 rdIndex_load/9 store_ln63/10 store_ln64/11 store_ln82/24 store_ln91/34 "/>
</bind>
</comp>

<comp id="215" class="1004" name="config_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="64" slack="0"/>
<pin id="219" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="config_addr/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="config_addr_13_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="64" slack="0"/>
<pin id="227" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="config_addr_13/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="config_addr_14_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="64" slack="0"/>
<pin id="235" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="config_addr_14/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="config_addr_15_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="64" slack="0"/>
<pin id="243" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="config_addr_15/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="config_addr_16_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="64" slack="0"/>
<pin id="251" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="config_addr_16/6 "/>
</bind>
</comp>

<comp id="255" class="1004" name="config_addr_18_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="64" slack="0"/>
<pin id="259" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="config_addr_18/7 "/>
</bind>
</comp>

<comp id="263" class="1004" name="wrIndex_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="64" slack="0"/>
<pin id="267" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wrIndex/8 "/>
</bind>
</comp>

<comp id="270" class="1004" name="rdIndex_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="64" slack="0"/>
<pin id="274" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rdIndex/8 "/>
</bind>
</comp>

<comp id="279" class="1005" name="i_op_assign_2_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="11"/>
<pin id="281" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="i_op_assign_2 (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="i_op_assign_2_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="32" slack="1"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_2/11 "/>
</bind>
</comp>

<comp id="290" class="1005" name="i_op_assign_3_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="11"/>
<pin id="292" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="i_op_assign_3 (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="i_op_assign_3_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="32" slack="2"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_3/11 "/>
</bind>
</comp>

<comp id="301" class="1005" name="auxL_0_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="auxL_0 (phireg) "/>
</bind>
</comp>

<comp id="305" class="1004" name="auxL_0_phi_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="32" slack="11"/>
<pin id="309" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="auxL_0/34 "/>
</bind>
</comp>

<comp id="313" class="1005" name="auxR_0_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="1"/>
<pin id="315" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="auxR_0 (phireg) "/>
</bind>
</comp>

<comp id="317" class="1004" name="auxR_0_phi_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="32" slack="11"/>
<pin id="321" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="auxR_0/34 "/>
</bind>
</comp>

<comp id="325" class="1005" name="agg_result_l_write_a_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="327" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_l_write_a (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="agg_result_l_write_a_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="7"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="32" slack="43"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_l_write_a/51 "/>
</bind>
</comp>

<comp id="334" class="1005" name="agg_result_r_write_a_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="336" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_r_write_a (phireg) "/>
</bind>
</comp>

<comp id="337" class="1004" name="agg_result_r_write_a_phi_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="7"/>
<pin id="339" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="32" slack="43"/>
<pin id="341" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_r_write_a/51 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="1"/>
<pin id="345" dir="0" index="1" bw="32" slack="30"/>
<pin id="346" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="delayInL/38 delayInR/39 "/>
</bind>
</comp>

<comp id="347" class="1004" name="grp_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="1"/>
<pin id="349" dir="0" index="1" bw="32" slack="1"/>
<pin id="350" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="dst_l/38 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="0" index="1" bw="32" slack="1"/>
<pin id="354" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="dst_r/38 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="9"/>
<pin id="358" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="x_assign/17 tmp_16/34 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="30"/>
<pin id="363" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_17/34 "/>
</bind>
</comp>

<comp id="365" class="1004" name="grp_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="26"/>
<pin id="367" dir="0" index="1" bw="32" slack="26"/>
<pin id="368" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_18/34 "/>
</bind>
</comp>

<comp id="369" class="1004" name="grp_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="26"/>
<pin id="372" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_19/34 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="26"/>
<pin id="376" dir="0" index="1" bw="32" slack="26"/>
<pin id="377" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_20/34 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="26"/>
<pin id="381" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_21/34 "/>
</bind>
</comp>

<comp id="383" class="1004" name="grp_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="6"/>
<pin id="385" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="tmp_s/11 "/>
</bind>
</comp>

<comp id="386" class="1004" name="grp_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_24/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="grp_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="1"/>
<pin id="394" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln891/9 icmp_ln891_1/10 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="31" slack="15"/>
<pin id="398" dir="0" index="1" bw="2" slack="0"/>
<pin id="399" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/23 ret_V_4/33 "/>
</bind>
</comp>

<comp id="401" class="1005" name="reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="2"/>
<pin id="403" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_7 memSize "/>
</bind>
</comp>

<comp id="406" class="1005" name="reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="2"/>
<pin id="408" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="config_load wrIndex_load "/>
</bind>
</comp>

<comp id="411" class="1005" name="reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="1"/>
<pin id="413" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="config_load_13 rdIndex_load "/>
</bind>
</comp>

<comp id="416" class="1005" name="reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="1"/>
<pin id="418" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="delayInL delayInR "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_31_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="9" slack="0"/>
<pin id="422" dir="0" index="1" bw="5" slack="0"/>
<pin id="423" dir="0" index="2" bw="1" slack="0"/>
<pin id="424" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_31/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="or_ln52_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="9" slack="0"/>
<pin id="430" dir="0" index="1" bw="9" slack="0"/>
<pin id="431" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_37_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="64" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="0" index="2" bw="9" slack="0"/>
<pin id="438" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_37/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="or_ln46_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="9" slack="1"/>
<pin id="445" dir="0" index="1" bw="9" slack="0"/>
<pin id="446" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_32_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="64" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="9" slack="0"/>
<pin id="452" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_32/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="trunc_ln368_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="trunc_ln257_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln257/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_23_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="0"/>
<pin id="468" dir="0" index="2" bw="6" slack="0"/>
<pin id="469" dir="0" index="3" bw="6" slack="0"/>
<pin id="470" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="icmp_ln257_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="0"/>
<pin id="477" dir="0" index="1" bw="8" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln257/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="icmp_ln257_6_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="23" slack="0"/>
<pin id="483" dir="0" index="1" bw="23" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln257_6/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="or_ln48_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="9" slack="2"/>
<pin id="489" dir="0" index="1" bw="9" slack="0"/>
<pin id="490" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln48/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_33_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="64" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="0" index="2" bw="9" slack="0"/>
<pin id="496" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_33/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="p_Result_s_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="0" index="2" bw="31" slack="1"/>
<pin id="505" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="bitcast_ln348_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln348/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="or_ln49_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="9" slack="3"/>
<pin id="515" dir="0" index="1" bw="9" slack="0"/>
<pin id="516" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln49/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_34_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="64" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="0" index="2" bw="9" slack="0"/>
<pin id="522" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_34/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="or_ln257_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="2"/>
<pin id="529" dir="0" index="1" bw="1" slack="2"/>
<pin id="530" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln257/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="and_ln257_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln257/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="feedbackVolRatio_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="0"/>
<pin id="540" dir="0" index="2" bw="32" slack="1"/>
<pin id="541" dir="1" index="3" bw="32" slack="30"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="feedbackVolRatio/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="or_ln50_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="9" slack="4"/>
<pin id="546" dir="0" index="1" bw="9" slack="0"/>
<pin id="547" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln50/5 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_35_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="64" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="0" index="2" bw="9" slack="0"/>
<pin id="553" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_35/5 "/>
</bind>
</comp>

<comp id="558" class="1004" name="trunc_ln302_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="2"/>
<pin id="560" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln302/5 "/>
</bind>
</comp>

<comp id="562" class="1004" name="val_assign_s_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="31" slack="0"/>
<pin id="564" dir="0" index="1" bw="32" slack="0"/>
<pin id="565" dir="0" index="2" bw="1" slack="0"/>
<pin id="566" dir="0" index="3" bw="6" slack="0"/>
<pin id="567" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="val_assign_s/5 "/>
</bind>
</comp>

<comp id="572" class="1004" name="isNotRunning_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="isNotRunning/5 "/>
</bind>
</comp>

<comp id="578" class="1004" name="hasMemSizeError_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="31" slack="0"/>
<pin id="580" dir="0" index="1" bw="31" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="hasMemSizeError/5 "/>
</bind>
</comp>

<comp id="584" class="1004" name="or_ln62_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln62/5 "/>
</bind>
</comp>

<comp id="590" class="1004" name="or_ln51_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="9" slack="5"/>
<pin id="592" dir="0" index="1" bw="9" slack="0"/>
<pin id="593" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln51/6 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_36_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="64" slack="0"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="0" index="2" bw="9" slack="0"/>
<pin id="599" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_36/6 "/>
</bind>
</comp>

<comp id="604" class="1004" name="or_ln53_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="9" slack="6"/>
<pin id="606" dir="0" index="1" bw="9" slack="0"/>
<pin id="607" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln53/7 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_38_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="64" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="0" index="2" bw="9" slack="0"/>
<pin id="613" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_38/7 "/>
</bind>
</comp>

<comp id="618" class="1004" name="or_ln55_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="9" slack="7"/>
<pin id="620" dir="0" index="1" bw="9" slack="0"/>
<pin id="621" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln55/8 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_39_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="64" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="0" index="2" bw="9" slack="0"/>
<pin id="627" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_39/8 "/>
</bind>
</comp>

<comp id="632" class="1004" name="or_ln56_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="9" slack="7"/>
<pin id="634" dir="0" index="1" bw="9" slack="0"/>
<pin id="635" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln56/8 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_40_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="64" slack="0"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="0" index="2" bw="9" slack="0"/>
<pin id="641" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_40/8 "/>
</bind>
</comp>

<comp id="646" class="1004" name="directVolRatio_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="2"/>
<pin id="648" dir="1" index="1" bw="32" slack="26"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="directVolRatio/8 "/>
</bind>
</comp>

<comp id="650" class="1004" name="delayVolRatio_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="1"/>
<pin id="652" dir="1" index="1" bw="32" slack="26"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="delayVolRatio/8 "/>
</bind>
</comp>

<comp id="654" class="1004" name="trunc_ln368_3_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="0"/>
<pin id="656" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368_3/8 "/>
</bind>
</comp>

<comp id="658" class="1004" name="p_Result_8_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="0" index="2" bw="31" slack="0"/>
<pin id="662" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_8/8 "/>
</bind>
</comp>

<comp id="666" class="1004" name="periodRatio_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="0"/>
<pin id="668" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="periodRatio/8 "/>
</bind>
</comp>

<comp id="670" class="1004" name="maxIndex_V_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="31" slack="3"/>
<pin id="672" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="maxIndex_V/8 "/>
</bind>
</comp>

<comp id="673" class="1004" name="p_Val2_8_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="0"/>
<pin id="675" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_8/20 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp_V_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="8" slack="0"/>
<pin id="679" dir="0" index="1" bw="32" slack="0"/>
<pin id="680" dir="0" index="2" bw="6" slack="0"/>
<pin id="681" dir="0" index="3" bw="6" slack="0"/>
<pin id="682" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/20 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_V_1_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="0"/>
<pin id="689" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_1/20 "/>
</bind>
</comp>

<comp id="691" class="1004" name="zext_ln339_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="8" slack="1"/>
<pin id="693" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339/21 "/>
</bind>
</comp>

<comp id="694" class="1004" name="add_ln339_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="8" slack="0"/>
<pin id="696" dir="0" index="1" bw="8" slack="0"/>
<pin id="697" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln339/21 "/>
</bind>
</comp>

<comp id="700" class="1004" name="isNeg_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="9" slack="0"/>
<pin id="703" dir="0" index="2" bw="5" slack="0"/>
<pin id="704" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/21 "/>
</bind>
</comp>

<comp id="708" class="1004" name="sub_ln1311_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="0"/>
<pin id="710" dir="0" index="1" bw="8" slack="1"/>
<pin id="711" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/21 "/>
</bind>
</comp>

<comp id="713" class="1004" name="sext_ln1311_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="8" slack="0"/>
<pin id="715" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/21 "/>
</bind>
</comp>

<comp id="717" class="1004" name="ush_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="9" slack="0"/>
<pin id="720" dir="0" index="2" bw="9" slack="0"/>
<pin id="721" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/21 "/>
</bind>
</comp>

<comp id="725" class="1004" name="mantissa_V_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="25" slack="0"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="0" index="2" bw="23" slack="2"/>
<pin id="729" dir="0" index="3" bw="1" slack="0"/>
<pin id="730" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V/22 "/>
</bind>
</comp>

<comp id="734" class="1004" name="zext_ln682_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="25" slack="0"/>
<pin id="736" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682/22 "/>
</bind>
</comp>

<comp id="738" class="1004" name="sext_ln1311_1_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="9" slack="1"/>
<pin id="740" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_1/22 "/>
</bind>
</comp>

<comp id="741" class="1004" name="sext_ln1311_2_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="9" slack="1"/>
<pin id="743" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_2/22 "/>
</bind>
</comp>

<comp id="744" class="1004" name="zext_ln1287_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="9" slack="0"/>
<pin id="746" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287/22 "/>
</bind>
</comp>

<comp id="748" class="1004" name="r_V_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="25" slack="0"/>
<pin id="750" dir="0" index="1" bw="9" slack="0"/>
<pin id="751" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/22 "/>
</bind>
</comp>

<comp id="754" class="1004" name="r_V_1_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="25" slack="0"/>
<pin id="756" dir="0" index="1" bw="32" slack="0"/>
<pin id="757" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/22 "/>
</bind>
</comp>

<comp id="760" class="1004" name="tmp_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="0"/>
<pin id="762" dir="0" index="1" bw="25" slack="0"/>
<pin id="763" dir="0" index="2" bw="6" slack="0"/>
<pin id="764" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/22 "/>
</bind>
</comp>

<comp id="768" class="1004" name="zext_ln662_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/22 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_42_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="0"/>
<pin id="774" dir="0" index="1" bw="79" slack="0"/>
<pin id="775" dir="0" index="2" bw="6" slack="0"/>
<pin id="776" dir="0" index="3" bw="7" slack="0"/>
<pin id="777" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_42/22 "/>
</bind>
</comp>

<comp id="782" class="1004" name="val_V_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="1"/>
<pin id="784" dir="0" index="1" bw="32" slack="0"/>
<pin id="785" dir="0" index="2" bw="32" slack="0"/>
<pin id="786" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_V/22 "/>
</bind>
</comp>

<comp id="789" class="1004" name="icmp_ln72_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="11"/>
<pin id="791" dir="0" index="1" bw="32" slack="11"/>
<pin id="792" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/22 "/>
</bind>
</comp>

<comp id="795" class="1004" name="sub_ln72_1_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="11"/>
<pin id="797" dir="0" index="1" bw="32" slack="17"/>
<pin id="798" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln72_1/22 "/>
</bind>
</comp>

<comp id="801" class="1004" name="add_ln72_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="11"/>
<pin id="803" dir="0" index="1" bw="32" slack="0"/>
<pin id="804" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/22 "/>
</bind>
</comp>

<comp id="807" class="1004" name="sub_ln72_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="11"/>
<pin id="809" dir="0" index="1" bw="32" slack="11"/>
<pin id="810" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln72/22 "/>
</bind>
</comp>

<comp id="813" class="1004" name="currentPeriod_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="0"/>
<pin id="815" dir="0" index="1" bw="32" slack="0"/>
<pin id="816" dir="0" index="2" bw="32" slack="0"/>
<pin id="817" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="currentPeriod/22 "/>
</bind>
</comp>

<comp id="821" class="1004" name="icmp_ln76_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="0"/>
<pin id="823" dir="0" index="1" bw="32" slack="0"/>
<pin id="824" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/22 "/>
</bind>
</comp>

<comp id="827" class="1004" name="zext_ln78_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="19"/>
<pin id="829" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/23 "/>
</bind>
</comp>

<comp id="830" class="1004" name="zext_ln78_1_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="19"/>
<pin id="832" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78_1/23 "/>
</bind>
</comp>

<comp id="833" class="1004" name="zext_ln78_2_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="12"/>
<pin id="835" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78_2/23 "/>
</bind>
</comp>

<comp id="837" class="1004" name="shl_ln_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="33" slack="0"/>
<pin id="839" dir="0" index="1" bw="32" slack="12"/>
<pin id="840" dir="0" index="2" bw="1" slack="0"/>
<pin id="841" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/23 "/>
</bind>
</comp>

<comp id="845" class="1004" name="zext_ln78_3_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="33" slack="0"/>
<pin id="847" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78_3/23 "/>
</bind>
</comp>

<comp id="849" class="1004" name="add_ln78_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="0"/>
<pin id="851" dir="0" index="1" bw="33" slack="0"/>
<pin id="852" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/23 "/>
</bind>
</comp>

<comp id="855" class="1004" name="zext_ln78_4_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="34" slack="0"/>
<pin id="857" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78_4/23 "/>
</bind>
</comp>

<comp id="859" class="1004" name="extMemPtr_V_addr_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="0"/>
<pin id="861" dir="0" index="1" bw="32" slack="0"/>
<pin id="862" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="extMemPtr_V_addr/23 "/>
</bind>
</comp>

<comp id="865" class="1004" name="add_ln79_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="0"/>
<pin id="867" dir="0" index="1" bw="1" slack="0"/>
<pin id="868" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/23 "/>
</bind>
</comp>

<comp id="871" class="1004" name="zext_ln79_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="33" slack="0"/>
<pin id="873" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/23 "/>
</bind>
</comp>

<comp id="875" class="1004" name="add_ln79_1_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="33" slack="0"/>
<pin id="877" dir="0" index="1" bw="33" slack="0"/>
<pin id="878" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_1/23 "/>
</bind>
</comp>

<comp id="881" class="1004" name="zext_ln79_1_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="34" slack="0"/>
<pin id="883" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_1/23 "/>
</bind>
</comp>

<comp id="885" class="1004" name="extMemPtr_V_addr_1_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="0"/>
<pin id="887" dir="0" index="1" bw="32" slack="0"/>
<pin id="888" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="extMemPtr_V_addr_1/23 "/>
</bind>
</comp>

<comp id="891" class="1004" name="sext_ln1354_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="32" slack="0"/>
<pin id="893" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1354/23 "/>
</bind>
</comp>

<comp id="895" class="1004" name="icmp_ln887_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="32" slack="0"/>
<pin id="897" dir="0" index="1" bw="32" slack="0"/>
<pin id="898" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/23 "/>
</bind>
</comp>

<comp id="901" class="1004" name="add_ln82_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="12"/>
<pin id="903" dir="0" index="1" bw="1" slack="0"/>
<pin id="904" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82/23 "/>
</bind>
</comp>

<comp id="907" class="1004" name="select_ln82_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="0"/>
<pin id="909" dir="0" index="1" bw="32" slack="0"/>
<pin id="910" dir="0" index="2" bw="32" slack="0"/>
<pin id="911" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82/23 "/>
</bind>
</comp>

<comp id="915" class="1004" name="auxL_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="32" slack="2"/>
<pin id="917" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="auxL/33 "/>
</bind>
</comp>

<comp id="918" class="1004" name="auxR_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="1"/>
<pin id="920" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="auxR/33 "/>
</bind>
</comp>

<comp id="921" class="1004" name="zext_ln89_2_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="32" slack="22"/>
<pin id="923" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_2/33 "/>
</bind>
</comp>

<comp id="925" class="1004" name="sext_ln1354_1_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="32" slack="0"/>
<pin id="927" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1354_1/33 "/>
</bind>
</comp>

<comp id="929" class="1004" name="icmp_ln887_1_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="32" slack="0"/>
<pin id="931" dir="0" index="1" bw="32" slack="0"/>
<pin id="932" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_1/33 "/>
</bind>
</comp>

<comp id="935" class="1004" name="add_ln91_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="32" slack="23"/>
<pin id="937" dir="0" index="1" bw="1" slack="0"/>
<pin id="938" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/34 "/>
</bind>
</comp>

<comp id="941" class="1004" name="select_ln91_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="1"/>
<pin id="943" dir="0" index="1" bw="32" slack="0"/>
<pin id="944" dir="0" index="2" bw="32" slack="0"/>
<pin id="945" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln91/34 "/>
</bind>
</comp>

<comp id="949" class="1004" name="zext_ln89_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="39"/>
<pin id="951" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/43 "/>
</bind>
</comp>

<comp id="952" class="1004" name="zext_ln89_1_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="32" slack="39"/>
<pin id="954" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_1/43 "/>
</bind>
</comp>

<comp id="955" class="1004" name="shl_ln1_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="33" slack="0"/>
<pin id="957" dir="0" index="1" bw="32" slack="32"/>
<pin id="958" dir="0" index="2" bw="1" slack="0"/>
<pin id="959" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/43 "/>
</bind>
</comp>

<comp id="963" class="1004" name="zext_ln89_3_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="33" slack="0"/>
<pin id="965" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_3/43 "/>
</bind>
</comp>

<comp id="967" class="1004" name="add_ln89_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="0"/>
<pin id="969" dir="0" index="1" bw="33" slack="0"/>
<pin id="970" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/43 "/>
</bind>
</comp>

<comp id="973" class="1004" name="zext_ln89_4_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="34" slack="0"/>
<pin id="975" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_4/43 "/>
</bind>
</comp>

<comp id="977" class="1004" name="extMemPtr_V_addr_2_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="32" slack="0"/>
<pin id="979" dir="0" index="1" bw="32" slack="0"/>
<pin id="980" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="extMemPtr_V_addr_2/43 "/>
</bind>
</comp>

<comp id="983" class="1004" name="add_ln90_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="32" slack="0"/>
<pin id="985" dir="0" index="1" bw="1" slack="0"/>
<pin id="986" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/43 "/>
</bind>
</comp>

<comp id="989" class="1004" name="zext_ln90_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="33" slack="0"/>
<pin id="991" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/43 "/>
</bind>
</comp>

<comp id="993" class="1004" name="add_ln90_1_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="33" slack="0"/>
<pin id="995" dir="0" index="1" bw="33" slack="0"/>
<pin id="996" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90_1/43 "/>
</bind>
</comp>

<comp id="999" class="1004" name="zext_ln90_1_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="34" slack="0"/>
<pin id="1001" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_1/43 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="extMemPtr_V_addr_3_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="32" slack="0"/>
<pin id="1005" dir="0" index="1" bw="32" slack="0"/>
<pin id="1006" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="extMemPtr_V_addr_3/43 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="bitcast_ln705_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="32" slack="1"/>
<pin id="1011" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln705/45 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="bitcast_ln705_4_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="32" slack="1"/>
<pin id="1016" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln705_4/46 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="mrv_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="64" slack="0"/>
<pin id="1021" dir="0" index="1" bw="32" slack="0"/>
<pin id="1022" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/51 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="mrv_1_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="64" slack="0"/>
<pin id="1027" dir="0" index="1" bw="32" slack="0"/>
<pin id="1028" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/51 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="tmp_31_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="9" slack="1"/>
<pin id="1033" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="config_addr_17_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="8" slack="1"/>
<pin id="1045" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="config_addr_17 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="config_addr_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="8" slack="1"/>
<pin id="1050" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="config_addr "/>
</bind>
</comp>

<comp id="1053" class="1005" name="trunc_ln368_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="31" slack="1"/>
<pin id="1055" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln368 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="icmp_ln257_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="1" slack="2"/>
<pin id="1060" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln257 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="icmp_ln257_6_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="1" slack="2"/>
<pin id="1065" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln257_6 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="config_addr_13_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="8" slack="1"/>
<pin id="1070" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="config_addr_13 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="bitcast_ln348_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="32" slack="1"/>
<pin id="1075" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln348 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="config_addr_14_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="8" slack="1"/>
<pin id="1081" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="config_addr_14 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="memAddr_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="32" slack="19"/>
<pin id="1086" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="memAddr "/>
</bind>
</comp>

<comp id="1092" class="1005" name="feedbackVolRatio_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="32" slack="30"/>
<pin id="1094" dir="1" index="1" bw="32" slack="30"/>
</pin_list>
<bind>
<opset="feedbackVolRatio "/>
</bind>
</comp>

<comp id="1098" class="1005" name="config_addr_15_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="8" slack="1"/>
<pin id="1100" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="config_addr_15 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="val_assign_s_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="31" slack="3"/>
<pin id="1105" dir="1" index="1" bw="31" slack="3"/>
</pin_list>
<bind>
<opset="val_assign_s "/>
</bind>
</comp>

<comp id="1108" class="1005" name="or_ln62_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="1" slack="3"/>
<pin id="1110" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln62 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="config_addr_16_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="8" slack="1"/>
<pin id="1114" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="config_addr_16 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="config_addr_18_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="8" slack="1"/>
<pin id="1119" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="config_addr_18 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="inData_r_read_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="32" slack="26"/>
<pin id="1124" dir="1" index="1" bw="32" slack="26"/>
</pin_list>
<bind>
<opset="inData_r_read "/>
</bind>
</comp>

<comp id="1129" class="1005" name="inData_l_read_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="32" slack="26"/>
<pin id="1131" dir="1" index="1" bw="32" slack="26"/>
</pin_list>
<bind>
<opset="inData_l_read "/>
</bind>
</comp>

<comp id="1136" class="1005" name="wrIndex_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="8" slack="1"/>
<pin id="1138" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="wrIndex "/>
</bind>
</comp>

<comp id="1141" class="1005" name="rdIndex_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="8" slack="1"/>
<pin id="1143" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rdIndex "/>
</bind>
</comp>

<comp id="1146" class="1005" name="directVolRatio_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="32" slack="26"/>
<pin id="1148" dir="1" index="1" bw="32" slack="26"/>
</pin_list>
<bind>
<opset="directVolRatio "/>
</bind>
</comp>

<comp id="1152" class="1005" name="delayVolRatio_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="32" slack="26"/>
<pin id="1154" dir="1" index="1" bw="32" slack="26"/>
</pin_list>
<bind>
<opset="delayVolRatio "/>
</bind>
</comp>

<comp id="1158" class="1005" name="periodRatio_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="32" slack="9"/>
<pin id="1160" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="periodRatio "/>
</bind>
</comp>

<comp id="1163" class="1005" name="maxIndex_V_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="32" slack="1"/>
<pin id="1165" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="maxIndex_V "/>
</bind>
</comp>

<comp id="1169" class="1005" name="icmp_ln891_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="1" slack="1"/>
<pin id="1171" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln891 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="icmp_ln891_1_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="1" slack="1"/>
<pin id="1175" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln891_1 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="tmp_s_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="32" slack="1"/>
<pin id="1179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1182" class="1005" name="tmp_V_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="8" slack="1"/>
<pin id="1184" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1188" class="1005" name="tmp_V_1_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="23" slack="2"/>
<pin id="1190" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="isNeg_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="1" slack="1"/>
<pin id="1195" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="1198" class="1005" name="ush_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="9" slack="1"/>
<pin id="1200" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush "/>
</bind>
</comp>

<comp id="1204" class="1005" name="icmp_ln76_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="1" slack="1"/>
<pin id="1206" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="extMemPtr_V_addr_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="32" slack="1"/>
<pin id="1210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="extMemPtr_V_addr "/>
</bind>
</comp>

<comp id="1214" class="1005" name="extMemPtr_V_addr_1_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="32" slack="2"/>
<pin id="1216" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="extMemPtr_V_addr_1 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="select_ln82_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="32" slack="1"/>
<pin id="1222" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln82 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="auxRawL_V_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="32" slack="2"/>
<pin id="1227" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="auxRawL_V "/>
</bind>
</comp>

<comp id="1230" class="1005" name="auxRawR_V_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="32" slack="1"/>
<pin id="1232" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="auxRawR_V "/>
</bind>
</comp>

<comp id="1235" class="1005" name="auxL_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="32" slack="1"/>
<pin id="1237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="auxL "/>
</bind>
</comp>

<comp id="1240" class="1005" name="auxR_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="32" slack="1"/>
<pin id="1242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="auxR "/>
</bind>
</comp>

<comp id="1245" class="1005" name="icmp_ln887_1_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="1" slack="1"/>
<pin id="1247" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln887_1 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="tmp_16_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="32" slack="1"/>
<pin id="1252" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="tmp_17_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="32" slack="2"/>
<pin id="1257" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="tmp_18_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="32" slack="1"/>
<pin id="1262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="tmp_19_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="32" slack="1"/>
<pin id="1267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="tmp_20_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="32" slack="1"/>
<pin id="1272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="tmp_21_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="32" slack="1"/>
<pin id="1277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="extMemPtr_V_addr_2_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="32" slack="1"/>
<pin id="1282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="extMemPtr_V_addr_2 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="extMemPtr_V_addr_3_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="32" slack="2"/>
<pin id="1288" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="extMemPtr_V_addr_3 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="dst_l_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="32" slack="7"/>
<pin id="1294" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="dst_l "/>
</bind>
</comp>

<comp id="1297" class="1005" name="dst_r_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="32" slack="7"/>
<pin id="1299" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="dst_r "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="132"><net_src comp="10" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="70" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="70" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="112" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="50" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="158"><net_src comp="112" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="50" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="164"><net_src comp="114" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="114" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="118" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="50" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="183"><net_src comp="120" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="122" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="190"><net_src comp="118" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="50" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="192"><net_src comp="124" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="199"><net_src comp="120" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="122" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="201"><net_src comp="124" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="207"><net_src comp="4" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="22" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="202" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="4" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="22" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="215" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="228"><net_src comp="4" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="22" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="223" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="236"><net_src comp="4" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="22" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="231" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="244"><net_src comp="4" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="22" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="239" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="252"><net_src comp="4" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="22" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="247" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="260"><net_src comp="4" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="22" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="255" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="268"><net_src comp="4" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="22" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="4" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="22" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="263" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="278"><net_src comp="80" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="288"><net_src comp="80" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="282" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="299"><net_src comp="80" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="293" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="304"><net_src comp="116" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="301" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="312"><net_src comp="305" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="316"><net_src comp="116" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="323"><net_src comp="313" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="324"><net_src comp="317" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="359"><net_src comp="305" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="317" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="373"><net_src comp="305" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="382"><net_src comp="317" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="390"><net_src comp="42" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="209" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="110" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="209" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="409"><net_src comp="209" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="414"><net_src comp="209" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="419"><net_src comp="343" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="425"><net_src comp="12" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="128" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="14" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="432"><net_src comp="420" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="16" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="439"><net_src comp="18" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="20" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="428" pin="2"/><net_sink comp="434" pin=2"/></net>

<net id="442"><net_src comp="434" pin="3"/><net_sink comp="202" pin=2"/></net>

<net id="447"><net_src comp="24" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="18" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="20" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="443" pin="2"/><net_sink comp="448" pin=2"/></net>

<net id="456"><net_src comp="448" pin="3"/><net_sink comp="215" pin=2"/></net>

<net id="460"><net_src comp="209" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="209" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="471"><net_src comp="26" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="209" pin="3"/><net_sink comp="465" pin=1"/></net>

<net id="473"><net_src comp="28" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="474"><net_src comp="30" pin="0"/><net_sink comp="465" pin=3"/></net>

<net id="479"><net_src comp="465" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="32" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="461" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="34" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="36" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="18" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="20" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="487" pin="2"/><net_sink comp="492" pin=2"/></net>

<net id="500"><net_src comp="492" pin="3"/><net_sink comp="223" pin=2"/></net>

<net id="506"><net_src comp="38" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="40" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="501" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="517"><net_src comp="44" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="18" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="20" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="513" pin="2"/><net_sink comp="518" pin=2"/></net>

<net id="526"><net_src comp="518" pin="3"/><net_sink comp="231" pin=2"/></net>

<net id="535"><net_src comp="527" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="386" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="542"><net_src comp="531" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="42" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="548"><net_src comp="46" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="18" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="20" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="544" pin="2"/><net_sink comp="549" pin=2"/></net>

<net id="557"><net_src comp="549" pin="3"/><net_sink comp="239" pin=2"/></net>

<net id="561"><net_src comp="401" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="568"><net_src comp="48" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="209" pin="3"/><net_sink comp="562" pin=1"/></net>

<net id="570"><net_src comp="50" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="571"><net_src comp="52" pin="0"/><net_sink comp="562" pin=3"/></net>

<net id="576"><net_src comp="558" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="54" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="562" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="56" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="578" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="572" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="58" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="18" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="20" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="602"><net_src comp="590" pin="2"/><net_sink comp="595" pin=2"/></net>

<net id="603"><net_src comp="595" pin="3"/><net_sink comp="247" pin=2"/></net>

<net id="608"><net_src comp="60" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="18" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="20" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="604" pin="2"/><net_sink comp="609" pin=2"/></net>

<net id="617"><net_src comp="609" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="622"><net_src comp="72" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="18" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="20" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="618" pin="2"/><net_sink comp="623" pin=2"/></net>

<net id="631"><net_src comp="623" pin="3"/><net_sink comp="263" pin=2"/></net>

<net id="636"><net_src comp="74" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="18" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="643"><net_src comp="20" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="644"><net_src comp="632" pin="2"/><net_sink comp="637" pin=2"/></net>

<net id="645"><net_src comp="637" pin="3"/><net_sink comp="270" pin=2"/></net>

<net id="649"><net_src comp="406" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="653"><net_src comp="411" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="209" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="663"><net_src comp="38" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="40" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="654" pin="1"/><net_sink comp="658" pin=2"/></net>

<net id="669"><net_src comp="658" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="676"><net_src comp="355" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="683"><net_src comp="26" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="684"><net_src comp="673" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="685"><net_src comp="28" pin="0"/><net_sink comp="677" pin=2"/></net>

<net id="686"><net_src comp="30" pin="0"/><net_sink comp="677" pin=3"/></net>

<net id="690"><net_src comp="673" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="698"><net_src comp="88" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="691" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="705"><net_src comp="90" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="706"><net_src comp="694" pin="2"/><net_sink comp="700" pin=1"/></net>

<net id="707"><net_src comp="92" pin="0"/><net_sink comp="700" pin=2"/></net>

<net id="712"><net_src comp="94" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="716"><net_src comp="708" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="722"><net_src comp="700" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="723"><net_src comp="713" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="724"><net_src comp="694" pin="2"/><net_sink comp="717" pin=2"/></net>

<net id="731"><net_src comp="96" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="732"><net_src comp="54" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="733"><net_src comp="40" pin="0"/><net_sink comp="725" pin=3"/></net>

<net id="737"><net_src comp="725" pin="4"/><net_sink comp="734" pin=0"/></net>

<net id="747"><net_src comp="738" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="752"><net_src comp="725" pin="4"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="741" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="758"><net_src comp="734" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="744" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="765"><net_src comp="98" pin="0"/><net_sink comp="760" pin=0"/></net>

<net id="766"><net_src comp="748" pin="2"/><net_sink comp="760" pin=1"/></net>

<net id="767"><net_src comp="100" pin="0"/><net_sink comp="760" pin=2"/></net>

<net id="771"><net_src comp="760" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="778"><net_src comp="102" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="754" pin="2"/><net_sink comp="772" pin=1"/></net>

<net id="780"><net_src comp="100" pin="0"/><net_sink comp="772" pin=2"/></net>

<net id="781"><net_src comp="104" pin="0"/><net_sink comp="772" pin=3"/></net>

<net id="787"><net_src comp="768" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="788"><net_src comp="772" pin="4"/><net_sink comp="782" pin=2"/></net>

<net id="793"><net_src comp="290" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="279" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="799"><net_src comp="290" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="401" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="805"><net_src comp="279" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="795" pin="2"/><net_sink comp="801" pin=1"/></net>

<net id="811"><net_src comp="290" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="279" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="818"><net_src comp="789" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="819"><net_src comp="801" pin="2"/><net_sink comp="813" pin=1"/></net>

<net id="820"><net_src comp="807" pin="2"/><net_sink comp="813" pin=2"/></net>

<net id="825"><net_src comp="813" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="782" pin="3"/><net_sink comp="821" pin=1"/></net>

<net id="836"><net_src comp="279" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="842"><net_src comp="106" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="843"><net_src comp="279" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="844"><net_src comp="40" pin="0"/><net_sink comp="837" pin=2"/></net>

<net id="848"><net_src comp="837" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="853"><net_src comp="830" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="845" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="858"><net_src comp="849" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="863"><net_src comp="8" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="864"><net_src comp="855" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="869"><net_src comp="827" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="870"><net_src comp="108" pin="0"/><net_sink comp="865" pin=1"/></net>

<net id="874"><net_src comp="865" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="879"><net_src comp="845" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="880"><net_src comp="871" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="884"><net_src comp="875" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="889"><net_src comp="8" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="881" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="894"><net_src comp="396" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="899"><net_src comp="833" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="891" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="905"><net_src comp="279" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="906"><net_src comp="50" pin="0"/><net_sink comp="901" pin=1"/></net>

<net id="912"><net_src comp="895" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="913"><net_src comp="901" pin="2"/><net_sink comp="907" pin=1"/></net>

<net id="914"><net_src comp="80" pin="0"/><net_sink comp="907" pin=2"/></net>

<net id="924"><net_src comp="290" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="928"><net_src comp="396" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="933"><net_src comp="921" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="934"><net_src comp="925" pin="1"/><net_sink comp="929" pin=1"/></net>

<net id="939"><net_src comp="290" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="50" pin="0"/><net_sink comp="935" pin=1"/></net>

<net id="946"><net_src comp="935" pin="2"/><net_sink comp="941" pin=1"/></net>

<net id="947"><net_src comp="80" pin="0"/><net_sink comp="941" pin=2"/></net>

<net id="948"><net_src comp="941" pin="3"/><net_sink comp="209" pin=1"/></net>

<net id="960"><net_src comp="106" pin="0"/><net_sink comp="955" pin=0"/></net>

<net id="961"><net_src comp="290" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="962"><net_src comp="40" pin="0"/><net_sink comp="955" pin=2"/></net>

<net id="966"><net_src comp="955" pin="3"/><net_sink comp="963" pin=0"/></net>

<net id="971"><net_src comp="952" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="972"><net_src comp="963" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="976"><net_src comp="967" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="981"><net_src comp="8" pin="0"/><net_sink comp="977" pin=0"/></net>

<net id="982"><net_src comp="973" pin="1"/><net_sink comp="977" pin=1"/></net>

<net id="987"><net_src comp="949" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="988"><net_src comp="108" pin="0"/><net_sink comp="983" pin=1"/></net>

<net id="992"><net_src comp="983" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="997"><net_src comp="963" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="998"><net_src comp="989" pin="1"/><net_sink comp="993" pin=1"/></net>

<net id="1002"><net_src comp="993" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1007"><net_src comp="8" pin="0"/><net_sink comp="1003" pin=0"/></net>

<net id="1008"><net_src comp="999" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1012"><net_src comp="416" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="1017"><net_src comp="416" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="1023"><net_src comp="126" pin="0"/><net_sink comp="1019" pin=0"/></net>

<net id="1024"><net_src comp="328" pin="4"/><net_sink comp="1019" pin=1"/></net>

<net id="1029"><net_src comp="1019" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1030"><net_src comp="337" pin="4"/><net_sink comp="1025" pin=1"/></net>

<net id="1034"><net_src comp="420" pin="3"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="1036"><net_src comp="1031" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="1037"><net_src comp="1031" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="1038"><net_src comp="1031" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="1039"><net_src comp="1031" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="1040"><net_src comp="1031" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="1041"><net_src comp="1031" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="1042"><net_src comp="1031" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="1046"><net_src comp="202" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="1051"><net_src comp="215" pin="3"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="1056"><net_src comp="457" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="1061"><net_src comp="475" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="1066"><net_src comp="481" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="1071"><net_src comp="223" pin="3"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="1076"><net_src comp="508" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="1078"><net_src comp="1073" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="1082"><net_src comp="231" pin="3"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="1087"><net_src comp="209" pin="3"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1089"><net_src comp="1084" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1090"><net_src comp="1084" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="1091"><net_src comp="1084" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="1095"><net_src comp="537" pin="3"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="1097"><net_src comp="1092" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="1101"><net_src comp="239" pin="3"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="1106"><net_src comp="562" pin="4"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="1111"><net_src comp="584" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1115"><net_src comp="247" pin="3"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="1120"><net_src comp="255" pin="3"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="1125"><net_src comp="134" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="1127"><net_src comp="1122" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="1128"><net_src comp="1122" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="1132"><net_src comp="140" pin="2"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="1134"><net_src comp="1129" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="1135"><net_src comp="1129" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="1139"><net_src comp="263" pin="3"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="1144"><net_src comp="270" pin="3"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="1149"><net_src comp="646" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="1151"><net_src comp="1146" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="1155"><net_src comp="650" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="1157"><net_src comp="1152" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="1161"><net_src comp="666" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="1166"><net_src comp="670" pin="1"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="1168"><net_src comp="1163" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1172"><net_src comp="391" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1176"><net_src comp="391" pin="2"/><net_sink comp="1173" pin=0"/></net>

<net id="1180"><net_src comp="383" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="1185"><net_src comp="677" pin="4"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="1187"><net_src comp="1182" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="1191"><net_src comp="687" pin="1"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="725" pin=2"/></net>

<net id="1196"><net_src comp="700" pin="3"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="1201"><net_src comp="717" pin="3"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1203"><net_src comp="1198" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="1207"><net_src comp="821" pin="2"/><net_sink comp="1204" pin=0"/></net>

<net id="1211"><net_src comp="859" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="1213"><net_src comp="1208" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="1217"><net_src comp="885" pin="2"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="1219"><net_src comp="1214" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="1223"><net_src comp="907" pin="3"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="1228"><net_src comp="160" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="1233"><net_src comp="165" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="1238"><net_src comp="915" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="1243"><net_src comp="918" pin="1"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="1248"><net_src comp="929" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="1253"><net_src comp="355" pin="2"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="1258"><net_src comp="360" pin="2"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="1263"><net_src comp="365" pin="2"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="1268"><net_src comp="369" pin="2"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="1273"><net_src comp="374" pin="2"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="1278"><net_src comp="378" pin="2"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="1283"><net_src comp="977" pin="2"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="1285"><net_src comp="1280" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="1289"><net_src comp="1003" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="1291"><net_src comp="1286" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="1295"><net_src comp="347" pin="2"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="1300"><net_src comp="351" pin="2"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="337" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: config_r | {10 11 24 34 }
	Port: extMemPtr_V | {44 45 46 47 48 49 50 51 }
 - Input state : 
	Port: effect_delay : inData_l | {8 }
	Port: effect_delay : inData_r | {8 }
	Port: effect_delay : config_r | {1 2 3 4 5 6 7 8 9 10 }
	Port: effect_delay : config_offset | {1 }
	Port: effect_delay : extMemPtr_V | {24 25 26 27 28 29 30 31 32 }
  - Chain level:
	State 1
		or_ln52 : 1
		tmp_37 : 1
		config_addr_17 : 2
		p_Val2_s : 3
	State 2
		config_addr : 1
		p_Val2_7 : 2
		trunc_ln368 : 1
		trunc_ln257 : 1
		tmp_23 : 1
		icmp_ln257 : 2
		icmp_ln257_6 : 2
	State 3
		config_addr_13 : 1
		memAddr : 2
		bitcast_ln348 : 1
		tmp_24 : 2
	State 4
		config_addr_14 : 1
		memSize : 2
		and_ln257 : 1
		feedbackVolRatio : 1
	State 5
		config_addr_15 : 1
		config_load : 2
		val_assign_s : 1
		isNotRunning : 1
		hasMemSizeError : 2
		or_ln62 : 3
	State 6
		config_addr_16 : 1
		config_load_13 : 2
	State 7
		config_addr_18 : 1
		p_Val2_6 : 2
	State 8
		wrIndex : 1
		rdIndex : 1
		trunc_ln368_3 : 1
		p_Result_8 : 2
		periodRatio : 3
		wrIndex_load : 2
	State 9
		icmp_ln891 : 1
		br_ln62 : 2
	State 10
		icmp_ln891_1 : 1
		br_ln62 : 2
	State 11
		i_op_assign_2 : 1
		i_op_assign_3 : 1
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		p_Val2_8 : 1
		tmp_V : 2
		tmp_V_1 : 2
	State 21
		add_ln339 : 1
		isNeg : 2
		sext_ln1311 : 1
		ush : 3
	State 22
		zext_ln682 : 1
		zext_ln1287 : 1
		r_V : 1
		r_V_1 : 2
		tmp : 2
		zext_ln662 : 3
		tmp_42 : 3
		val_V : 4
		add_ln72 : 1
		currentPeriod : 2
		icmp_ln76 : 5
	State 23
		zext_ln78_3 : 1
		add_ln78 : 2
		zext_ln78_4 : 3
		extMemPtr_V_addr : 4
		add_ln79 : 1
		zext_ln79 : 2
		add_ln79_1 : 3
		zext_ln79_1 : 4
		extMemPtr_V_addr_1 : 5
		sext_ln1354 : 1
		icmp_ln887 : 2
		select_ln82 : 3
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
		sext_ln1354_1 : 1
		icmp_ln887_1 : 2
	State 34
		tmp_16 : 1
		tmp_17 : 1
		select_ln91 : 1
		store_ln91 : 2
		tmp_19 : 1
		tmp_21 : 1
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
		zext_ln89_3 : 1
		add_ln89 : 2
		zext_ln89_4 : 3
		extMemPtr_V_addr_2 : 4
		add_ln90 : 1
		zext_ln90 : 2
		add_ln90_1 : 3
		zext_ln90_1 : 4
		extMemPtr_V_addr_3 : 5
	State 44
	State 45
		write_ln89 : 1
	State 46
		write_ln90 : 1
	State 47
	State 48
	State 49
	State 50
	State 51
		agg_result_l_write_a : 1
		agg_result_r_write_a : 1
		mrv : 2
		mrv_1 : 3
		ret_ln97 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_355           |    3    |   143   |   321   |
|          |           grp_fu_360           |    3    |   143   |   321   |
|   fmul   |           grp_fu_365           |    3    |   143   |   321   |
|          |           grp_fu_369           |    3    |   143   |   321   |
|          |           grp_fu_374           |    3    |   143   |   321   |
|          |           grp_fu_378           |    3    |   143   |   321   |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_343           |    2    |   306   |   418   |
|   fadd   |           grp_fu_347           |    2    |   306   |   418   |
|          |           grp_fu_351           |    2    |   306   |   418   |
|----------|--------------------------------|---------|---------|---------|
|  uitofp  |           grp_fu_383           |    0    |   340   |   554   |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_396           |    0    |    0    |    38   |
|          |        add_ln339_fu_694        |    0    |    0    |    15   |
|          |         add_ln72_fu_801        |    0    |    0    |    32   |
|          |         add_ln78_fu_849        |    0    |    0    |    40   |
|          |         add_ln79_fu_865        |    0    |    0    |    39   |
|    add   |        add_ln79_1_fu_875       |    0    |    0    |    40   |
|          |         add_ln82_fu_901        |    0    |    0    |    39   |
|          |         add_ln91_fu_935        |    0    |    0    |    39   |
|          |         add_ln89_fu_967        |    0    |    0    |    40   |
|          |         add_ln90_fu_983        |    0    |    0    |    39   |
|          |        add_ln90_1_fu_993       |    0    |    0    |    40   |
|----------|--------------------------------|---------|---------|---------|
|   fcmp   |           grp_fu_386           |    0    |    66   |   239   |
|----------|--------------------------------|---------|---------|---------|
|          |     feedbackVolRatio_fu_537    |    0    |    0    |    32   |
|          |           ush_fu_717           |    0    |    0    |    9    |
|  select  |          val_V_fu_782          |    0    |    0    |    32   |
|          |      currentPeriod_fu_813      |    0    |    0    |    32   |
|          |       select_ln82_fu_907       |    0    |    0    |    32   |
|          |       select_ln91_fu_941       |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_391           |    0    |    0    |    18   |
|          |        icmp_ln257_fu_475       |    0    |    0    |    11   |
|          |       icmp_ln257_6_fu_481      |    0    |    0    |    18   |
|   icmp   |     hasMemSizeError_fu_578     |    0    |    0    |    18   |
|          |        icmp_ln72_fu_789        |    0    |    0    |    18   |
|          |        icmp_ln76_fu_821        |    0    |    0    |    18   |
|          |        icmp_ln887_fu_895       |    0    |    0    |    18   |
|          |       icmp_ln887_1_fu_929      |    0    |    0    |    18   |
|----------|--------------------------------|---------|---------|---------|
|    shl   |          r_V_1_fu_754          |    0    |    0    |   101   |
|----------|--------------------------------|---------|---------|---------|
|          |        sub_ln1311_fu_708       |    0    |    0    |    15   |
|    sub   |        sub_ln72_1_fu_795       |    0    |    0    |    32   |
|          |         sub_ln72_fu_807        |    0    |    0    |    39   |
|----------|--------------------------------|---------|---------|---------|
|   lshr   |           r_V_fu_748           |    0    |    0    |    73   |
|----------|--------------------------------|---------|---------|---------|
|          |         or_ln52_fu_428         |    0    |    0    |    0    |
|          |         or_ln46_fu_443         |    0    |    0    |    0    |
|          |         or_ln48_fu_487         |    0    |    0    |    0    |
|          |         or_ln49_fu_513         |    0    |    0    |    0    |
|          |         or_ln257_fu_527        |    0    |    0    |    2    |
|    or    |         or_ln50_fu_544         |    0    |    0    |    0    |
|          |         or_ln62_fu_584         |    0    |    0    |    2    |
|          |         or_ln51_fu_590         |    0    |    0    |    0    |
|          |         or_ln53_fu_604         |    0    |    0    |    0    |
|          |         or_ln55_fu_618         |    0    |    0    |    0    |
|          |         or_ln56_fu_632         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|    and   |        and_ln257_fu_531        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|    xor   |       isNotRunning_fu_572      |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          | config_offset_read_read_fu_128 |    0    |    0    |    0    |
|          |    inData_r_read_read_fu_134   |    0    |    0    |    0    |
|   read   |    inData_l_read_read_fu_140   |    0    |    0    |    0    |
|          |      auxRawL_V_read_fu_160     |    0    |    0    |    0    |
|          |      auxRawR_V_read_fu_165     |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|  readreq |       grp_readreq_fu_146       |    0    |    0    |    0    |
|          |       grp_readreq_fu_153       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_170      |    0    |    0    |    0    |
|          |      grp_writeresp_fu_185      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |     write_ln89_write_fu_177    |    0    |    0    |    0    |
|          |     write_ln90_write_fu_193    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_31_fu_420         |    0    |    0    |    0    |
|          |          tmp_37_fu_434         |    0    |    0    |    0    |
|          |          tmp_32_fu_448         |    0    |    0    |    0    |
|          |          tmp_33_fu_492         |    0    |    0    |    0    |
|          |        p_Result_s_fu_501       |    0    |    0    |    0    |
|          |          tmp_34_fu_518         |    0    |    0    |    0    |
|          |          tmp_35_fu_549         |    0    |    0    |    0    |
|bitconcatenate|          tmp_36_fu_595         |    0    |    0    |    0    |
|          |          tmp_38_fu_609         |    0    |    0    |    0    |
|          |          tmp_39_fu_623         |    0    |    0    |    0    |
|          |          tmp_40_fu_637         |    0    |    0    |    0    |
|          |        p_Result_8_fu_658       |    0    |    0    |    0    |
|          |        mantissa_V_fu_725       |    0    |    0    |    0    |
|          |          shl_ln_fu_837         |    0    |    0    |    0    |
|          |         shl_ln1_fu_955         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       trunc_ln368_fu_457       |    0    |    0    |    0    |
|          |       trunc_ln257_fu_461       |    0    |    0    |    0    |
|   trunc  |       trunc_ln302_fu_558       |    0    |    0    |    0    |
|          |      trunc_ln368_3_fu_654      |    0    |    0    |    0    |
|          |         tmp_V_1_fu_687         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_23_fu_465         |    0    |    0    |    0    |
|partselect|       val_assign_s_fu_562      |    0    |    0    |    0    |
|          |          tmp_V_fu_677          |    0    |    0    |    0    |
|          |          tmp_42_fu_772         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        maxIndex_V_fu_670       |    0    |    0    |    0    |
|          |        zext_ln339_fu_691       |    0    |    0    |    0    |
|          |        zext_ln682_fu_734       |    0    |    0    |    0    |
|          |       zext_ln1287_fu_744       |    0    |    0    |    0    |
|          |        zext_ln662_fu_768       |    0    |    0    |    0    |
|          |        zext_ln78_fu_827        |    0    |    0    |    0    |
|          |       zext_ln78_1_fu_830       |    0    |    0    |    0    |
|          |       zext_ln78_2_fu_833       |    0    |    0    |    0    |
|          |       zext_ln78_3_fu_845       |    0    |    0    |    0    |
|   zext   |       zext_ln78_4_fu_855       |    0    |    0    |    0    |
|          |        zext_ln79_fu_871        |    0    |    0    |    0    |
|          |       zext_ln79_1_fu_881       |    0    |    0    |    0    |
|          |       zext_ln89_2_fu_921       |    0    |    0    |    0    |
|          |        zext_ln89_fu_949        |    0    |    0    |    0    |
|          |       zext_ln89_1_fu_952       |    0    |    0    |    0    |
|          |       zext_ln89_3_fu_963       |    0    |    0    |    0    |
|          |       zext_ln89_4_fu_973       |    0    |    0    |    0    |
|          |        zext_ln90_fu_989        |    0    |    0    |    0    |
|          |       zext_ln90_1_fu_999       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
| bitselect|          isNeg_fu_700          |    0    |    0    |    0    |
|          |           tmp_fu_760           |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       sext_ln1311_fu_713       |    0    |    0    |    0    |
|          |      sext_ln1311_1_fu_738      |    0    |    0    |    0    |
|   sext   |      sext_ln1311_2_fu_741      |    0    |    0    |    0    |
|          |       sext_ln1354_fu_891       |    0    |    0    |    0    |
|          |      sext_ln1354_1_fu_925      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|insertvalue|           mrv_fu_1019          |    0    |    0    |    0    |
|          |          mrv_1_fu_1025         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    24   |   2182  |   4948  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|agg_result_l_write_a_reg_325|   32   |
|agg_result_r_write_a_reg_334|   32   |
|       auxL_0_reg_301       |   32   |
|        auxL_reg_1235       |   32   |
|       auxR_0_reg_313       |   32   |
|        auxR_reg_1240       |   32   |
|     auxRawL_V_reg_1225     |   32   |
|     auxRawR_V_reg_1230     |   32   |
|   bitcast_ln348_reg_1073   |   32   |
|   config_addr_13_reg_1068  |    8   |
|   config_addr_14_reg_1079  |    8   |
|   config_addr_15_reg_1098  |    8   |
|   config_addr_16_reg_1112  |    8   |
|   config_addr_17_reg_1043  |    8   |
|   config_addr_18_reg_1117  |    8   |
|    config_addr_reg_1048    |    8   |
|   delayVolRatio_reg_1152   |   32   |
|   directVolRatio_reg_1146  |   32   |
|       dst_l_reg_1292       |   32   |
|       dst_r_reg_1297       |   32   |
| extMemPtr_V_addr_1_reg_1214|   32   |
| extMemPtr_V_addr_2_reg_1280|   32   |
| extMemPtr_V_addr_3_reg_1286|   32   |
|  extMemPtr_V_addr_reg_1208 |   32   |
|  feedbackVolRatio_reg_1092 |   32   |
|    i_op_assign_2_reg_279   |   32   |
|    i_op_assign_3_reg_290   |   32   |
|    icmp_ln257_6_reg_1063   |    1   |
|     icmp_ln257_reg_1058    |    1   |
|     icmp_ln76_reg_1204     |    1   |
|    icmp_ln887_1_reg_1245   |    1   |
|    icmp_ln891_1_reg_1173   |    1   |
|     icmp_ln891_reg_1169    |    1   |
|   inData_l_read_reg_1129   |   32   |
|   inData_r_read_reg_1122   |   32   |
|       isNeg_reg_1193       |    1   |
|     maxIndex_V_reg_1163    |   32   |
|      memAddr_reg_1084      |   32   |
|      or_ln62_reg_1108      |    1   |
|    periodRatio_reg_1158    |   32   |
|      rdIndex_reg_1141      |    8   |
|           reg_401          |   32   |
|           reg_406          |   32   |
|           reg_411          |   32   |
|           reg_416          |   32   |
|    select_ln82_reg_1220    |   32   |
|       tmp_16_reg_1250      |   32   |
|       tmp_17_reg_1255      |   32   |
|       tmp_18_reg_1260      |   32   |
|       tmp_19_reg_1265      |   32   |
|       tmp_20_reg_1270      |   32   |
|       tmp_21_reg_1275      |   32   |
|       tmp_31_reg_1031      |    9   |
|      tmp_V_1_reg_1188      |   23   |
|       tmp_V_reg_1182       |    8   |
|       tmp_s_reg_1177       |   32   |
|    trunc_ln368_reg_1053    |   31   |
|        ush_reg_1198        |    9   |
|    val_assign_s_reg_1103   |   31   |
|      wrIndex_reg_1136      |    8   |
+----------------------------+--------+
|            Total           |  1375  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_170 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_185 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_209  |  p0  |  17  |   8  |   136  ||    85   |
|   grp_access_fu_209  |  p1  |   3  |  32  |   96   ||    15   |
|    auxL_0_reg_301    |  p0  |   2  |  32  |   64   ||    9    |
|    auxR_0_reg_313    |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_343      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_343      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_355      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_355      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_386      |  p0  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   684  || 19.9682 ||   163   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   24   |    -   |  2182  |  4948  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   19   |    -   |   163  |
|  Register |    -   |    -   |  1375  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   24   |   19   |  3557  |  5111  |
+-----------+--------+--------+--------+--------+
