#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Thu Jun 02 19:36:26 2016
# Process ID: 4140
# Log file: d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/example_top.vdi
# Journal file: d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source example_top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/vio_twm_ddrx_synth_1/vio_twm_ddrx.dcp' for cell 'CHIPSCOPE_INST.u_vio_twm_ddrx'
INFO: [Project 1-454] Reading design checkpoint 'd:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/mig_7series_1_synth_1/mig_7series_1.dcp' for cell 'u_mig_7series_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/ila_ddrx_axi_synth_1/ila_ddrx_axi.dcp' for cell 'CHIPSCOPE_INST.u_ila_ddrx_axi'
INFO: [Netlist 29-17] Analyzing 2183 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/ddr3_ila_rdpath[21]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:845716]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/ddr3_ila_rdpath[20]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:845709]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/ddr3_ila_rdpath[15]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:845702]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/ddr3_ila_rdpath[14]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:845695]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/ddr3_ila_rdpath[13]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:845688]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/ddr3_ila_rdpath[12]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:845681]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/ddr3_ila_rdpath[11]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:845674]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/ddr3_ila_rdpath[10]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:845667]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/ddr3_ila_rdpath[9]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:845660]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/ddr3_ila_rdpath[8]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:845653]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/ddr3_ila_rdpath[3]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:845646]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/ddr3_ila_rdpath[2]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:845639]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/ddr3_ila_rdpath[1]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:845632]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/ddr3_ila_rdpath[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:845625]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/ddr3_ila_basic[5]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:845182]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/ddr3_ila_basic[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:845155]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/ddr3_ila_rdpath[849]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:848438]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/ddr3_ila_rdpath[848]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:848431]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/ddr3_ila_rdpath[847]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:848424]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/ui_clk' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:844213]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/ui_clk_sync_rst' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:844220]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/ddr3_ila_rdpath[22]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:845723]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/dbg_pi_counter_read_val[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:844250]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/dbg_pi_counter_read_val[1]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:844258]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/dbg_pi_counter_read_val[2]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:844266]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/dbg_pi_counter_read_val[3]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:844274]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/dbg_pi_counter_read_val[4]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:844282]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/dbg_pi_counter_read_val[5]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:844290]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/ddr3_ila_rdpath[23]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:845730]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/dbg_po_counter_read_val[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:844298]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/dbg_po_counter_read_val[1]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:844305]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/dbg_po_counter_read_val[2]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:844312]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/dbg_po_counter_read_val[3]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:844319]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/dbg_po_counter_read_val[4]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:844326]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/dbg_po_counter_read_val[5]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:844333]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/dbg_po_counter_read_val[6]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:844340]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/dbg_po_counter_read_val[7]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:844347]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/dbg_po_counter_read_val[8]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:844354]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/ddr3_ila_rdpath[763]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:848012]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/ddr3_ila_rdpath[841]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:848382]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/ddr3_ila_rdpath[842]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:848389]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/ddr3_ila_rdpath[843]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:848396]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/ddr3_ila_rdpath[844]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:848403]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/ddr3_ila_rdpath[845]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:848410]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_7series_1/ddr3_ila_rdpath[846]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/.Xil/Vivado-4140-radar-PC/dcp_3/mig_7series_1.edf:848417]
Parsing XDC File [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/constrs_1/imports/par/example_top.xdc]
Finished Parsing XDC File [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/constrs_1/imports/par/example_top.xdc]
Parsing XDC File [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/ip/vio_twm_ddrx/vio_twm_ddrx.xdc] for cell 'CHIPSCOPE_INST.u_vio_twm_ddrx/inst'
Finished Parsing XDC File [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/ip/vio_twm_ddrx/vio_twm_ddrx.xdc] for cell 'CHIPSCOPE_INST.u_vio_twm_ddrx/inst'
Parsing XDC File [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/constraints/mig_7series_1.xdc] for cell 'u_mig_7series_1'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/constraints/mig_7series_1.xdc:807]
INFO: [Vivado 12-3489] Using the max delay datapath only value '20.000' scoped to cell 'u_mig_7series_1' from the checkpoint. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/constraints/mig_7series_1.xdc:807]
set_max_delay: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1265.379 ; gain = 505.750
INFO: [Vivado 12-3489] Using the max delay datapath only value '5.000' scoped to cell 'u_mig_7series_1' from the checkpoint. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/constraints/mig_7series_1.xdc:808]
INFO: [Vivado 12-3489] Using the max delay datapath only value '20.000' scoped to cell 'u_mig_7series_1' from the checkpoint. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/constraints/mig_7series_1.xdc:812]
Finished Parsing XDC File [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/constraints/mig_7series_1.xdc] for cell 'u_mig_7series_1'
Parsing XDC File [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/ip/ila_ddrx_axi/constraints/ila.xdc] for cell 'CHIPSCOPE_INST.u_ila_ddrx_axi'
Finished Parsing XDC File [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/ip/ila_ddrx_axi/constraints/ila.xdc] for cell 'CHIPSCOPE_INST.u_ila_ddrx_axi'
INFO: [Project 1-538] Ignoring constraints in dcp 'd:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/vio_twm_ddrx_synth_1/vio_twm_ddrx.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp 'd:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/mig_7series_1_synth_1/mig_7series_1.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp 'd:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/ila_ddrx_axi_synth_1/ila_ddrx_axi.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1439 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 884 instances
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 28 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 30 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 424 instances

link_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:00 . Memory (MB): peak = 1332.336 ; gain = 1145.684
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.560 . Memory (MB): peak = 1332.336 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
INFO: [IP_Flow 19-3806] Generating IP xilinx.com:ip:labtools_xsdb_master_lib:3.0 for dbg_hub_CV.
INFO: [Common 17-87] Messaging disabled: WARNING limit exceeded.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1333.586 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1ef2b4dde

Time (s): cpu = 00:00:06 ; elapsed = 00:01:19 . Memory (MB): peak = 1333.586 ; gain = 1.250

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
INFO: [Opt 31-194] Inserted BUFG xlnx_opt_BUFG to drive 62 load(s) on clock net xlnx_opt__1
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 2050ca92d

Time (s): cpu = 00:00:08 ; elapsed = 00:01:21 . Memory (MB): peak = 1333.586 ; gain = 1.250

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 432 cells.
Phase 3 Constant Propagation | Checksum: 1622b190e

Time (s): cpu = 00:00:12 ; elapsed = 00:01:24 . Memory (MB): peak = 1333.586 ; gain = 1.250

Phase 4 Sweep
WARNING: [Opt 31-6] Deleting driverless net: u_mig_7series_1/u_mig_7series_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_curr_word_inst/last_beat_ii.
WARNING: [Opt 31-6] Deleting driverless net: u_mig_7series_1/u_mig_7series_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_WORD_COMPLETED.next_word_wrap_inst/next_word_wrap.
WARNING: [Opt 31-6] Deleting driverless net: u_mig_7series_1/u_mig_7series_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_LAST_WORD.last_beat_curr_word_inst/last_beat_curr_word.
WARNING: [Opt 31-6] Deleting driverless net: u_mig_7series_1/u_mig_7series_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.next_word_wrap_inst/next_word_wrap.
INFO: [Opt 31-12] Eliminated 2234 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 806 unconnected cells.
Phase 4 Sweep | Checksum: 20d7209b5

Time (s): cpu = 00:00:15 ; elapsed = 00:01:28 . Memory (MB): peak = 1333.586 ; gain = 1.250
Ending Logic Optimization Task | Checksum: 20d7209b5

Time (s): cpu = 00:00:00 ; elapsed = 00:01:28 . Memory (MB): peak = 1333.586 ; gain = 1.250
Implement Debug Cores | Checksum: 1ef2b4dde
Logic Optimization | Checksum: 23485b50e

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 39 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 78
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 1dca22934

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1544.910 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1dca22934

Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1544.910 ; gain = 211.324
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:01:42 . Memory (MB): peak = 1544.910 ; gain = 212.574
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.500 . Memory (MB): peak = 1544.910 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1544.910 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1ce097521

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.550 . Memory (MB): peak = 1544.910 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1544.910 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1544.910 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: fcfcee78

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1544.910 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: fcfcee78

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1544.910 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: fcfcee78

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1544.910 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: 14d67c37b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1544.910 ; gain = 0.000
Phase 2.1.4 Build Shapes/ HD Config | Checksum: 14d67c37b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1544.910 ; gain = 0.000

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: c318d0ef

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1544.910 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.5.2 IO & Clk Clean Up
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: c318d0ef

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1544.910 ; gain = 0.000

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: c318d0ef

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1544.910 ; gain = 0.000

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: 2c4af95b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1544.910 ; gain = 0.000
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7cb5ce5e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1544.910 ; gain = 0.000

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design

Phase 2.1.6.1.1 Init Lut Pin Assignment
Phase 2.1.6.1.1 Init Lut Pin Assignment | Checksum: 1485e0fef

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1544.910 ; gain = 0.000

Phase 2.1.6.1.2 Build Clock Data
Phase 2.1.6.1.2 Build Clock Data | Checksum: 1517b0eeb

Time (s): cpu = 00:01:21 ; elapsed = 00:00:50 . Memory (MB): peak = 1544.910 ; gain = 0.000

Phase 2.1.6.1.3 setBudgets in placeInitDesign
Phase 2.1.6.1.3 setBudgets in placeInitDesign | Checksum: 158c5e0fc

Time (s): cpu = 00:01:22 ; elapsed = 00:00:51 . Memory (MB): peak = 1544.910 ; gain = 0.000
Phase 2.1.6.1 Place Init Design | Checksum: f6a9cc7c

Time (s): cpu = 00:01:22 ; elapsed = 00:00:52 . Memory (MB): peak = 1544.910 ; gain = 0.000
Phase 2.1.6 Build Placer Netlist Model | Checksum: f6a9cc7c

Time (s): cpu = 00:01:22 ; elapsed = 00:00:52 . Memory (MB): peak = 1544.910 ; gain = 0.000

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: f6a9cc7c

Time (s): cpu = 00:01:22 ; elapsed = 00:00:52 . Memory (MB): peak = 1544.910 ; gain = 0.000
Phase 2.1.7 Constrain Clocks/Macros | Checksum: f6a9cc7c

Time (s): cpu = 00:01:23 ; elapsed = 00:00:52 . Memory (MB): peak = 1544.910 ; gain = 0.000
Phase 2.1 Placer Initialization Core | Checksum: f6a9cc7c

Time (s): cpu = 00:01:23 ; elapsed = 00:00:52 . Memory (MB): peak = 1544.910 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: f6a9cc7c

Time (s): cpu = 00:01:23 ; elapsed = 00:00:52 . Memory (MB): peak = 1544.910 ; gain = 0.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: db4015ad

Time (s): cpu = 00:01:57 ; elapsed = 00:01:16 . Memory (MB): peak = 1544.910 ; gain = 0.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: db4015ad

Time (s): cpu = 00:01:57 ; elapsed = 00:01:16 . Memory (MB): peak = 1544.910 ; gain = 0.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: e2d34cd7

Time (s): cpu = 00:02:03 ; elapsed = 00:01:21 . Memory (MB): peak = 1544.910 ; gain = 0.000

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 12d598b27

Time (s): cpu = 00:02:03 ; elapsed = 00:01:21 . Memory (MB): peak = 1544.910 ; gain = 0.000

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 1b547d4b4

Time (s): cpu = 00:02:05 ; elapsed = 00:01:23 . Memory (MB): peak = 1544.910 ; gain = 0.000

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 11687ca31

Time (s): cpu = 00:02:05 ; elapsed = 00:01:23 . Memory (MB): peak = 1544.910 ; gain = 0.000
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 17e0733cc

Time (s): cpu = 00:02:18 ; elapsed = 00:01:36 . Memory (MB): peak = 1544.910 ; gain = 0.000

Phase 4.6 Re-assign LUT pins
Phase 4.6 Re-assign LUT pins | Checksum: 17e0733cc

Time (s): cpu = 00:02:20 ; elapsed = 00:01:38 . Memory (MB): peak = 1546.680 ; gain = 1.770
Phase 4 Detail Placement | Checksum: 17e0733cc

Time (s): cpu = 00:02:20 ; elapsed = 00:01:38 . Memory (MB): peak = 1546.680 ; gain = 1.770

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 2df6cd39c

Time (s): cpu = 00:02:21 ; elapsed = 00:01:38 . Memory (MB): peak = 1546.680 ; gain = 1.770

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.299. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 24e4db8f5

Time (s): cpu = 00:02:29 ; elapsed = 00:01:43 . Memory (MB): peak = 1560.891 ; gain = 15.980
Phase 5.2 Post Placement Optimization | Checksum: 24e4db8f5

Time (s): cpu = 00:02:29 ; elapsed = 00:01:43 . Memory (MB): peak = 1560.891 ; gain = 15.980

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 24e4db8f5

Time (s): cpu = 00:02:29 ; elapsed = 00:01:43 . Memory (MB): peak = 1560.891 ; gain = 15.980

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 24e4db8f5

Time (s): cpu = 00:02:29 ; elapsed = 00:01:43 . Memory (MB): peak = 1560.891 ; gain = 15.980
Phase 5.4 Placer Reporting | Checksum: 24e4db8f5

Time (s): cpu = 00:02:30 ; elapsed = 00:01:43 . Memory (MB): peak = 1560.891 ; gain = 15.980

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 232cf7461

Time (s): cpu = 00:02:30 ; elapsed = 00:01:44 . Memory (MB): peak = 1560.891 ; gain = 15.980
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 232cf7461

Time (s): cpu = 00:02:30 ; elapsed = 00:01:44 . Memory (MB): peak = 1560.891 ; gain = 15.980
Ending Placer Task | Checksum: 1c5548354

Time (s): cpu = 00:00:00 ; elapsed = 00:01:44 . Memory (MB): peak = 1560.891 ; gain = 15.980
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:33 ; elapsed = 00:01:46 . Memory (MB): peak = 1560.891 ; gain = 15.980
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1560.891 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1560.891 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.610 . Memory (MB): peak = 1560.891 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13aa1ccff

Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 1775.410 ; gain = 133.633

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13aa1ccff

Time (s): cpu = 00:01:06 ; elapsed = 00:00:53 . Memory (MB): peak = 1775.410 ; gain = 133.633
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: 18bd2a92b

Time (s): cpu = 00:01:21 ; elapsed = 00:01:03 . Memory (MB): peak = 1845.223 ; gain = 203.445
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.38   | TNS=0      | WHS=-0.261 | THS=-55.8  |

Phase 2 Router Initialization | Checksum: 18bd2a92b

Time (s): cpu = 00:01:24 ; elapsed = 00:01:05 . Memory (MB): peak = 1845.223 ; gain = 203.445

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16f2c3f8f

Time (s): cpu = 00:01:30 ; elapsed = 00:01:08 . Memory (MB): peak = 1845.223 ; gain = 203.445

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3640
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 103afb2ba

Time (s): cpu = 00:01:47 ; elapsed = 00:01:18 . Memory (MB): peak = 1845.223 ; gain = 203.445
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.36   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 103afb2ba

Time (s): cpu = 00:01:47 ; elapsed = 00:01:18 . Memory (MB): peak = 1845.223 ; gain = 203.445
Phase 4 Rip-up And Reroute | Checksum: 103afb2ba

Time (s): cpu = 00:01:47 ; elapsed = 00:01:19 . Memory (MB): peak = 1845.223 ; gain = 203.445

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 103afb2ba

Time (s): cpu = 00:01:48 ; elapsed = 00:01:19 . Memory (MB): peak = 1845.223 ; gain = 203.445
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.36   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 103afb2ba

Time (s): cpu = 00:01:48 ; elapsed = 00:01:19 . Memory (MB): peak = 1845.223 ; gain = 203.445

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 103afb2ba

Time (s): cpu = 00:01:49 ; elapsed = 00:01:20 . Memory (MB): peak = 1845.223 ; gain = 203.445

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 103afb2ba

Time (s): cpu = 00:01:51 ; elapsed = 00:01:21 . Memory (MB): peak = 1845.223 ; gain = 203.445
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.36   | TNS=0      | WHS=0.041  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 103afb2ba

Time (s): cpu = 00:01:51 ; elapsed = 00:01:21 . Memory (MB): peak = 1845.223 ; gain = 203.445

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.85364 %
  Global Horizontal Routing Utilization  = 4.1176 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 103afb2ba

Time (s): cpu = 00:01:51 ; elapsed = 00:01:21 . Memory (MB): peak = 1845.223 ; gain = 203.445

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 103afb2ba

Time (s): cpu = 00:01:51 ; elapsed = 00:01:21 . Memory (MB): peak = 1845.223 ; gain = 203.445

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: de1f2903

Time (s): cpu = 00:01:54 ; elapsed = 00:01:24 . Memory (MB): peak = 1845.223 ; gain = 203.445

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.36   | TNS=0      | WHS=0.041  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: de1f2903

Time (s): cpu = 00:01:54 ; elapsed = 00:01:24 . Memory (MB): peak = 1845.223 ; gain = 203.445
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: de1f2903

Time (s): cpu = 00:00:00 ; elapsed = 00:01:24 . Memory (MB): peak = 1845.223 ; gain = 203.445

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:01:24 . Memory (MB): peak = 1845.223 ; gain = 203.445
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:01 ; elapsed = 00:01:28 . Memory (MB): peak = 1845.223 ; gain = 284.332
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1845.223 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1845.223 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/impl_1/example_top_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1960.809 ; gain = 115.586
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1960.809 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1960.809 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jun 02 19:43:19 2016...
