<dec f='codebrowser/include/hw/pci/pcie_port.h' l='28'/>
<use f='codebrowser/hw/pci-bridge/pcie_root_port.c' l='57' u='c'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='61' u='c'/>
<use f='codebrowser/hw/pci-bridge/xio3130_upstream.c' l='58' u='c'/>
<use f='codebrowser/hw/pci-bridge/xio3130_upstream.c' l='131' u='c'/>
