{
  "board": {
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.09999999999999999,
        "copper_line_width": 0.19999999999999998,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 3,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.15,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.0,
          "height": 2.54,
          "width": 2.54
        },
        "silk_line_width": 0.15,
        "silk_text_italic": false,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.15,
        "silk_text_upright": false,
        "zones": {
          "45_degree_only": false,
          "min_clearance": 0.0
        }
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.0,
          "via_gap": 0.0,
          "width": 0.0
        }
      ],
      "drc_exclusions": [],
      "meta": {
        "filename": "board_design_settings.json",
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "copper_edge_clearance": "error",
        "courtyards_overlap": "error",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "footprint_type_mismatch": "error",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "malformed_courtyard": "error",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "error",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_over_copper": "warning",
        "silk_overlap": "warning",
        "skew_out_of_range": "error",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "zone_has_empty_net": "error",
        "zones_intersect": "error"
      },
      "rule_severitieslegacy_courtyards_overlap": true,
      "rule_severitieslegacy_no_courtyard_defined": false,
      "rules": {
        "allow_blind_buried_vias": false,
        "allow_microvias": false,
        "max_error": 0.005,
        "min_clearance": 0.127,
        "min_copper_edge_clearance": 0.19999999999999998,
        "min_hole_clearance": 0.254,
        "min_hole_to_hole": 0.5,
        "min_microvia_diameter": 0.19999999999999998,
        "min_microvia_drill": 0.09999999999999999,
        "min_silk_clearance": 0.0,
        "min_through_hole_diameter": 0.3,
        "min_track_width": 0.127,
        "min_via_annular_width": 0.13,
        "min_via_diameter": 0.5,
        "use_height_for_length_calcs": true
      },
      "track_widths": [
        0.0,
        0.2,
        0.28,
        0.4,
        0.8,
        1.27
      ],
      "via_dimensions": [
        {
          "diameter": 0.0,
          "drill": 0.0
        },
        {
          "diameter": 0.6,
          "drill": 0.3
        },
        {
          "diameter": 1.27,
          "drill": 0.508
        }
      ],
      "zones_allow_external_fillets": false,
      "zones_use_no_outline": true
    },
    "layer_presets": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "erc_exclusions": [],
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        0,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_entry_needed": "error",
      "bus_label_syntax": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_reference": "error",
      "duplicate_sheet_names": "error",
      "extra_units": "error",
      "global_label_dangling": "warning",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "lib_symbol_issues": "warning",
      "multiple_net_names": "warning",
      "net_not_bus_member": "warning",
      "no_connect_connected": "warning",
      "no_connect_dangling": "warning",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "error",
      "power_pin_not_driven": "error",
      "similar_labels": "warning",
      "unannotated": "error",
      "unit_value_mismatch": "error",
      "unresolved_variable": "error",
      "wire_dangling": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "Mainboard.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.28,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.13,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.9,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DIFF90",
        "nets": [
          "/MAGIC/MCU/USB_D+",
          "/MAGIC/MCU/USB_D-"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.13,
        "diff_pair_gap": 0.13,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DVI",
        "nets": [
          "/MAGIC/MCU/DVI_CK+",
          "/MAGIC/MCU/DVI_CK-",
          "/MAGIC/MCU/DVI_D0+",
          "/MAGIC/MCU/DVI_D0-",
          "/MAGIC/MCU/DVI_D1+",
          "/MAGIC/MCU/DVI_D1-",
          "/MAGIC/MCU/DVI_D2+",
          "/MAGIC/MCU/DVI_D2-",
          "/MAGIC/MCU/MCU_DVI_CK+",
          "/MAGIC/MCU/MCU_DVI_CK-",
          "/MAGIC/MCU/MCU_DVI_D0+",
          "/MAGIC/MCU/MCU_DVI_D0-",
          "/MAGIC/MCU/MCU_DVI_D1+",
          "/MAGIC/MCU/MCU_DVI_D1-",
          "/MAGIC/MCU/MCU_DVI_D2+",
          "/MAGIC/MCU/MCU_DVI_D2-"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.28,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "FPGA",
        "nets": [
          "/MAGIC/FPGA/AUDIO",
          "/MAGIC/FPGA/BE",
          "/MAGIC/FPGA/CBUS1",
          "/MAGIC/FPGA/CBUS2",
          "/MAGIC/FPGA/CDONE",
          "/MAGIC/FPGA/CLK_50",
          "/MAGIC/FPGA/CSI",
          "/MAGIC/FPGA/DIAG",
          "/MAGIC/FPGA/GRAPHICS",
          "/MAGIC/FPGA/NSTATUS",
          "/MAGIC/FPGA/RDY",
          "/MAGIC/FPGA/S1",
          "/MAGIC/FPGA/S2",
          "/MAGIC/FPGA/S3",
          "/MAGIC/FPGA/S4",
          "/MAGIC/FPGA/S5",
          "/MAGIC/FPGA/S6",
          "/MAGIC/FPGA/SYNC",
          "/MAGIC/FPGA/TCK",
          "/MAGIC/FPGA/TDI",
          "/MAGIC/FPGA/TDO",
          "/MAGIC/FPGA/TMS",
          "/MAGIC/FPGA/VIA_CB2",
          "/MAGIC/FPGA/X1",
          "/MAGIC/FPGA/X2",
          "/MAGIC/FPGA/X3",
          "/MAGIC/FPGA/~{IRQ}",
          "/MAGIC/FPGA/~{ML}",
          "/MAGIC/FPGA/~{NMI}",
          "/MAGIC/FPGA/~{RAM_CE}",
          "/MAGIC/FPGA/~{RD_STROBE}",
          "/MAGIC/FPGA/~{SO}",
          "/MAGIC/FPGA/~{TEST}",
          "/MAGIC/FPGA/~{VP}",
          "/MAGIC/FPGA/~{WR_STROBE}"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.28,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.15,
        "diff_pair_gap": 0.13,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "MCU",
        "nets": [
          "/MAGIC/FPGA/CBUS0",
          "/MAGIC/FPGA/CCK",
          "/MAGIC/FPGA/CDI0",
          "/MAGIC/FPGA/CDI1",
          "/MAGIC/FPGA/I2C1_SCL",
          "/MAGIC/FPGA/MCU_CLK",
          "/MAGIC/FPGA/SPI1_RX",
          "/MAGIC/FPGA/SPI1_SCK",
          "/MAGIC/FPGA/SPI1_TX",
          "/MAGIC/FPGA/SPI1_~{CS}",
          "/MAGIC/FPGA/SPI1_~{READY}",
          "/MAGIC/FPGA/~{CRESET}",
          "/MAGIC/FPGA/~{SS}",
          "/MAGIC/MCU/BOOTSEL",
          "/MAGIC/MCU/DVI_CEC",
          "/MAGIC/MCU/DVI_SCL",
          "/MAGIC/MCU/DVI_SDA",
          "/MAGIC/MCU/GP25",
          "/MAGIC/MCU/GP27",
          "/MAGIC/MCU/I2C0_SCL",
          "/MAGIC/MCU/I2C0_SDA",
          "/MAGIC/MCU/MCU_CEC",
          "/MAGIC/MCU/MCU_USB_D+",
          "/MAGIC/MCU/MCU_USB_D-",
          "/MAGIC/MCU/QSPI_SCLK",
          "/MAGIC/MCU/QSPI_SD0",
          "/MAGIC/MCU/QSPI_SD1",
          "/MAGIC/MCU/QSPI_SD2",
          "/MAGIC/MCU/QSPI_SD3",
          "/MAGIC/MCU/QSPI_~{CS}",
          "/MAGIC/MCU/RUN",
          "/MAGIC/MCU/SD_DETECT",
          "/MAGIC/MCU/SD_~{CS}",
          "/MAGIC/MCU/SWCLK",
          "/MAGIC/MCU/SWD",
          "/MAGIC/MCU/UART0_RX",
          "/MAGIC/MCU/UART0_TX",
          "/MAGIC/MCU/XIN",
          "/MAGIC/MCU/XOUT"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "PWR",
        "nets": [
          "+6V",
          "+9V_Unreg",
          "/CASS/CASS_A_MOTOR",
          "/CASS/CASS_B_MOTOR",
          "GNDPWR"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 1.27,
        "via_diameter": 1.27,
        "via_drill": 0.508,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Wide",
        "nets": [
          "/CASS/CASS1_READ",
          "/CASS/CASS2_READ",
          "/CASS/CASS_A_READ",
          "/CASS/CASS_A_~{MOTOR}",
          "/CASS/CASS_A_~{SWITCH}",
          "/CASS/CASS_B_READ",
          "/CASS/CASS_B_~{MOTOR}",
          "/CASS/CASS_B_~{SWITCH}",
          "/CASS/CASS_WRITE",
          "/CASS/~{CASS1_MOTOR}",
          "/CASS/~{CASS1_SWITCH}",
          "/CASS/~{CASS2_MOTOR}",
          "/CASS/~{CASS2_SWITCH}",
          "/IEEE/ATN",
          "/IEEE/ATN_IN",
          "/IEEE/ATN_OUT",
          "/IEEE/DAV",
          "/IEEE/DAV_IN",
          "/IEEE/DAV_OUT",
          "/IEEE/DIO1",
          "/IEEE/DIO2",
          "/IEEE/DIO3",
          "/IEEE/DIO4",
          "/IEEE/DIO5",
          "/IEEE/DIO6",
          "/IEEE/DIO7",
          "/IEEE/DIO8",
          "/IEEE/DIO_IN1",
          "/IEEE/DIO_IN2",
          "/IEEE/DIO_IN3",
          "/IEEE/DIO_IN4",
          "/IEEE/DIO_IN5",
          "/IEEE/DIO_IN6",
          "/IEEE/DIO_IN7",
          "/IEEE/DIO_IN8",
          "/IEEE/DIO_OUT1",
          "/IEEE/DIO_OUT2",
          "/IEEE/DIO_OUT3",
          "/IEEE/DIO_OUT4",
          "/IEEE/DIO_OUT5",
          "/IEEE/DIO_OUT6",
          "/IEEE/DIO_OUT7",
          "/IEEE/DIO_OUT8",
          "/IEEE/EOI",
          "/IEEE/EOI_IN",
          "/IEEE/EOI_OUT",
          "/IEEE/IFC",
          "/IEEE/IFC_OUT",
          "/IEEE/NDAC",
          "/IEEE/NDAC_IN",
          "/IEEE/NDAC_OUT",
          "/IEEE/NRFD",
          "/IEEE/NRFD_IN",
          "/IEEE/NRFD_OUT",
          "/IEEE/SRQ",
          "/IEEE/SRQ_IN",
          "/IO/BA0",
          "/IO/BA1",
          "/IO/BA2",
          "/IO/BA3",
          "/IO/BD0",
          "/IO/BD1",
          "/IO/BD2",
          "/IO/BD3",
          "/IO/BD4",
          "/IO/BD5",
          "/IO/BD6",
          "/IO/BD7",
          "/IO/BR~{W}",
          "/IO/BVERT",
          "/IO/B~{PIA1_CS}",
          "/IO/B~{PIA2_CS}",
          "/IO/B~{VIA_CS}",
          "/IO/BÏ•2",
          "/IO/DIAG",
          "/IO/GRAPHIC",
          "/IO/KEY_COL0",
          "/IO/KEY_COL1",
          "/IO/KEY_COL2",
          "/IO/KEY_COL3",
          "/IO/KEY_COL4",
          "/IO/KEY_COL5",
          "/IO/KEY_COL6",
          "/IO/KEY_COL7",
          "/IO/KEY_ROW0",
          "/IO/KEY_ROW1",
          "/IO/KEY_ROW2",
          "/IO/KEY_ROW3",
          "/IO/VIA_CA1",
          "/IO/VIA_CB2",
          "/IO/VIA_PA0",
          "/IO/VIA_PA1",
          "/IO/VIA_PA2",
          "/IO/VIA_PA3",
          "/IO/VIA_PA4",
          "/IO/VIA_PA5",
          "/IO/VIA_PA6",
          "/IO/VIA_PA7",
          "/Keyboard/R0",
          "/Keyboard/R1",
          "/Keyboard/R2",
          "/Keyboard/R3",
          "/Keyboard/R4",
          "/Keyboard/R5",
          "/Keyboard/R6",
          "/Keyboard/R7",
          "/Keyboard/R8",
          "/Keyboard/R9",
          "/MAGIC/BHORIZ",
          "/MAGIC/~{BVIDEO}"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.4,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6.0
      }
    ],
    "meta": {
      "version": 2
    },
    "net_colors": null
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "C:/Users/danle/OneDrive/Documents/Mainboard.dsn",
      "step": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "annotate_start_num": 0,
    "drawing": {
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "field_names": [],
      "intersheets_ref_own_page": false,
      "intersheets_ref_prefix": "",
      "intersheets_ref_short": false,
      "intersheets_ref_show": false,
      "intersheets_ref_suffix": "",
      "junction_size_choice": 3,
      "label_size_ratio": 0.25,
      "pin_symbol_size": 0.0,
      "text_offset_ratio": 0.08
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 1
    },
    "net_format_name": "",
    "ngspice": {
      "fix_include_paths": true,
      "fix_passive_vals": false,
      "meta": {
        "version": 0
      },
      "model_mode": 0,
      "workbook_filename": ""
    },
    "page_layout_descr_file": "",
    "plot_directory": "",
    "spice_adjust_passive_values": false,
    "spice_external_command": "spice \"%I\"",
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "2eea20e6-112c-411a-b615-885ae773135a",
      ""
    ],
    [
      "00000000-0000-0000-0000-0000614e685e",
      "CPU \\ RAM"
    ],
    [
      "00000000-0000-0000-0000-000061ed99de",
      "POWER"
    ],
    [
      "00000000-0000-0000-0000-0000617d6918",
      "MAGIC"
    ],
    [
      "00000000-0000-0000-0000-000062edbe39",
      "FPGA"
    ],
    [
      "00000000-0000-0000-0000-000061b9c2eb",
      "IO"
    ],
    [
      "00000000-0000-0000-0000-00006151ec26",
      "IEEE"
    ],
    [
      "00000000-0000-0000-0000-000061b3f8ab",
      "USER"
    ],
    [
      "00000000-0000-0000-0000-000061bef9ce",
      "CASS"
    ],
    [
      "00000000-0000-0000-0000-000061a7d9c6",
      "Keyboard"
    ],
    [
      "5178399f-3ceb-4969-8efa-17e54018f3f1",
      "AUDIO"
    ],
    [
      "1dc0595f-3832-49f8-98ab-9c5f13feffce",
      "VIDEO"
    ],
    [
      "b70241ab-8a5c-42d5-a1ab-8f4bc50a1197",
      "MCU"
    ]
  ],
  "text_variables": {}
}
