Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win32) Build 1071353 Tue Nov 18 18:06:20 MST 2014
| Date              : Wed Oct 30 08:50:40 2019
| Host              : S42-4 running 32-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file counter_timing_summary_routed.rpt -rpx counter_timing_summary_routed.rpx
| Design            : counter
| Device            : 7a35t-cpg236
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 192 register/latch pins with no clock driven by root clock pin: clk1_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 544 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.150        0.000                      0                   93        0.252        0.000                      0                   93        4.500        0.000                       0                    63  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.150        0.000                      0                   93        0.252        0.000                      0                   93        4.500        0.000                       0                    63  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.150ns  (required time - arrival time)
  Source:                 div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 1.188ns (24.663%)  route 3.629ns (75.337%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.625     5.146    clk_IBUF_BUFG
    SLICE_X61Y19                                                      r  div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  div_reg[15]/Q
                         net (fo=49, routed)          1.667     7.269    WhichDisplay[0]
    SLICE_X58Y7          LUT5 (Prop_lut5_I0_O)        0.152     7.421 r  segments[6]_i_9/O
                         net (fo=1, routed)           0.560     7.981    n_2_segments[6]_i_9
    SLICE_X61Y7          LUT6 (Prop_lut6_I5_O)        0.332     8.313 f  segments[6]_i_8/O
                         net (fo=1, routed)           0.780     9.093    n_2_segments[6]_i_8
    SLICE_X65Y6          LUT6 (Prop_lut6_I4_O)        0.124     9.217 f  segments[6]_i_5/O
                         net (fo=1, routed)           0.622     9.839    n_2_segments[6]_i_5
    SLICE_X65Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.963 r  segments[6]_i_1/O
                         net (fo=1, routed)           0.000     9.963    n_2_segments[6]_i_1
    SLICE_X65Y7          FDRE                                         r  segments_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X65Y7                                                       r  segments_reg[6]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y7          FDRE (Setup_fdre_C_D)        0.029    15.113    segments_reg[6]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -9.963    
  -------------------------------------------------------------------
                         slack                                  5.150    

Slack (MET) :             5.261ns  (required time - arrival time)
  Source:                 div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 0.730ns (16.531%)  route 3.686ns (83.469%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.625     5.146    clk_IBUF_BUFG
    SLICE_X61Y19                                                      r  div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  div_reg[15]/Q
                         net (fo=49, routed)          1.801     7.403    WhichDisplay[0]
    SLICE_X64Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.527 r  segments[2]_i_3/O
                         net (fo=1, routed)           0.680     8.207    n_2_segments[2]_i_3
    SLICE_X64Y7          LUT5 (Prop_lut5_I3_O)        0.150     8.357 r  segments[2]_i_1/O
                         net (fo=1, routed)           1.205     9.562    n_2_segments[2]_i_1
    SLICE_X64Y12         FDRE                                         r  segments_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.515    14.856    clk_IBUF_BUFG
    SLICE_X64Y12                                                      r  segments_reg[2]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X64Y12         FDRE (Setup_fdre_C_D)       -0.258    14.823    segments_reg[2]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.562    
  -------------------------------------------------------------------
                         slack                                  5.261    

Slack (MET) :             5.842ns  (required time - arrival time)
  Source:                 div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 0.952ns (22.786%)  route 3.226ns (77.214%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X61Y20                                                      r  div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  div_reg[16]/Q
                         net (fo=34, routed)          1.312     6.913    WhichDisplay[1]
    SLICE_X64Y7          LUT2 (Prop_lut2_I0_O)        0.124     7.037 f  segments[1]_i_6/O
                         net (fo=3, routed)           0.627     7.664    n_2_segments[1]_i_6
    SLICE_X64Y6          LUT6 (Prop_lut6_I5_O)        0.124     7.788 r  segments[4]_i_7/O
                         net (fo=1, routed)           0.492     8.280    n_2_segments[4]_i_7
    SLICE_X64Y5          LUT6 (Prop_lut6_I5_O)        0.124     8.404 f  segments[4]_i_5/O
                         net (fo=1, routed)           0.795     9.199    n_2_segments[4]_i_5
    SLICE_X64Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.323 r  segments[4]_i_1/O
                         net (fo=1, routed)           0.000     9.323    n_2_segments[4]_i_1
    SLICE_X64Y7          FDRE                                         r  segments_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X64Y7                                                       r  segments_reg[4]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y7          FDRE (Setup_fdre_C_D)        0.081    15.165    segments_reg[4]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  5.842    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.704ns (19.274%)  route 2.949ns (80.726%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X35Y45                                                      r  count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  count_reg[26]/Q
                         net (fo=2, routed)           0.881     6.422    n_2_count_reg[26]
    SLICE_X34Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.546 f  count[31]_i_9/O
                         net (fo=1, routed)           0.798     7.344    n_2_count[31]_i_9
    SLICE_X34Y42         LUT6 (Prop_lut6_I2_O)        0.124     7.468 r  count[31]_i_3/O
                         net (fo=32, routed)          1.270     8.738    clk1
    SLICE_X35Y46         FDRE                                         r  count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.444    14.785    clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  count_reg[29]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y46         FDRE (Setup_fdre_C_R)       -0.429    14.596    count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.738    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.704ns (19.274%)  route 2.949ns (80.726%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X35Y45                                                      r  count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  count_reg[26]/Q
                         net (fo=2, routed)           0.881     6.422    n_2_count_reg[26]
    SLICE_X34Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.546 f  count[31]_i_9/O
                         net (fo=1, routed)           0.798     7.344    n_2_count[31]_i_9
    SLICE_X34Y42         LUT6 (Prop_lut6_I2_O)        0.124     7.468 r  count[31]_i_3/O
                         net (fo=32, routed)          1.270     8.738    clk1
    SLICE_X35Y46         FDRE                                         r  count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.444    14.785    clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  count_reg[30]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y46         FDRE (Setup_fdre_C_R)       -0.429    14.596    count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.738    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.704ns (19.274%)  route 2.949ns (80.726%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X35Y45                                                      r  count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  count_reg[26]/Q
                         net (fo=2, routed)           0.881     6.422    n_2_count_reg[26]
    SLICE_X34Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.546 f  count[31]_i_9/O
                         net (fo=1, routed)           0.798     7.344    n_2_count[31]_i_9
    SLICE_X34Y42         LUT6 (Prop_lut6_I2_O)        0.124     7.468 r  count[31]_i_3/O
                         net (fo=32, routed)          1.270     8.738    clk1
    SLICE_X35Y46         FDRE                                         r  count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.444    14.785    clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  count_reg[31]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y46         FDRE (Setup_fdre_C_R)       -0.429    14.596    count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.738    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.976ns  (required time - arrival time)
  Source:                 div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 1.146ns (28.461%)  route 2.881ns (71.539%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X61Y20                                                      r  div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  div_reg[16]/Q
                         net (fo=34, routed)          1.934     7.535    WhichDisplay[1]
    SLICE_X58Y8          LUT5 (Prop_lut5_I4_O)        0.152     7.687 f  segments[0]_i_4/O
                         net (fo=1, routed)           0.947     8.634    n_2_segments[0]_i_4
    SLICE_X65Y8          LUT6 (Prop_lut6_I0_O)        0.326     8.960 r  segments[0]_i_2/O
                         net (fo=1, routed)           0.000     8.960    n_2_segments[0]_i_2
    SLICE_X65Y8          MUXF7 (Prop_muxf7_I0_O)      0.212     9.172 r  segments_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.172    n_2_segments_reg[0]_i_1
    SLICE_X65Y8          FDRE                                         r  segments_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X65Y8                                                       r  segments_reg[0]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y8          FDRE (Setup_fdre_C_D)        0.064    15.148    segments_reg[0]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                          -9.172    
  -------------------------------------------------------------------
                         slack                                  5.976    

Slack (MET) :             6.000ns  (required time - arrival time)
  Source:                 div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 0.828ns (20.865%)  route 3.140ns (79.135%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.625     5.146    clk_IBUF_BUFG
    SLICE_X61Y19                                                      r  div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  div_reg[15]/Q
                         net (fo=49, routed)          1.667     7.269    WhichDisplay[0]
    SLICE_X58Y7          LUT5 (Prop_lut5_I4_O)        0.124     7.393 f  segments[5]_i_5/O
                         net (fo=1, routed)           0.161     7.555    n_2_segments[5]_i_5
    SLICE_X58Y7          LUT6 (Prop_lut6_I5_O)        0.124     7.679 r  segments[5]_i_2/O
                         net (fo=1, routed)           1.312     8.991    n_2_segments[5]_i_2
    SLICE_X65Y7          LUT5 (Prop_lut5_I0_O)        0.124     9.115 r  segments[5]_i_1/O
                         net (fo=1, routed)           0.000     9.115    n_2_segments[5]_i_1
    SLICE_X65Y7          FDRE                                         r  segments_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X65Y7                                                       r  segments_reg[5]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y7          FDRE (Setup_fdre_C_D)        0.031    15.115    segments_reg[5]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -9.115    
  -------------------------------------------------------------------
                         slack                                  6.000    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.704ns (20.085%)  route 2.801ns (79.915%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X35Y45                                                      r  count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  count_reg[26]/Q
                         net (fo=2, routed)           0.881     6.422    n_2_count_reg[26]
    SLICE_X34Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.546 f  count[31]_i_9/O
                         net (fo=1, routed)           0.798     7.344    n_2_count[31]_i_9
    SLICE_X34Y42         LUT6 (Prop_lut6_I2_O)        0.124     7.468 r  count[31]_i_3/O
                         net (fo=32, routed)          1.123     8.590    clk1
    SLICE_X35Y45         FDRE                                         r  count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.444    14.785    clk_IBUF_BUFG
    SLICE_X35Y45                                                      r  count_reg[25]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    14.621    count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                  6.030    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.704ns (20.085%)  route 2.801ns (79.915%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X35Y45                                                      r  count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  count_reg[26]/Q
                         net (fo=2, routed)           0.881     6.422    n_2_count_reg[26]
    SLICE_X34Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.546 f  count[31]_i_9/O
                         net (fo=1, routed)           0.798     7.344    n_2_count[31]_i_9
    SLICE_X34Y42         LUT6 (Prop_lut6_I2_O)        0.124     7.468 r  count[31]_i_3/O
                         net (fo=32, routed)          1.123     8.590    clk1
    SLICE_X35Y45         FDRE                                         r  count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.444    14.785    clk_IBUF_BUFG
    SLICE_X35Y45                                                      r  count_reg[26]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    14.621    count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                  6.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 div_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X61Y18                                                      r  div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  div_reg[11]/Q
                         net (fo=1, routed)           0.108     1.719    n_2_div_reg[11]
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    n_6_div_reg[8]_i_1
    SLICE_X61Y18         FDRE                                         r  div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X61Y18                                                      r  div_reg[11]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X61Y18         FDRE (Hold_fdre_C_D)         0.105     1.575    div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X61Y16                                                      r  div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  div_reg[3]/Q
                         net (fo=1, routed)           0.108     1.721    n_2_div_reg[3]
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  div_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    n_6_div_reg[0]_i_1
    SLICE_X61Y16         FDRE                                         r  div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X61Y16                                                      r  div_reg[3]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X61Y16         FDRE (Hold_fdre_C_D)         0.105     1.577    div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X61Y17                                                      r  div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  div_reg[7]/Q
                         net (fo=1, routed)           0.108     1.720    n_2_div_reg[7]
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.828    n_6_div_reg[4]_i_1
    SLICE_X61Y17         FDRE                                         r  div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X61Y17                                                      r  div_reg[7]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X61Y17         FDRE (Hold_fdre_C_D)         0.105     1.576    div_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 div_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X61Y18                                                      r  div_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  div_reg[8]/Q
                         net (fo=1, routed)           0.105     1.716    n_2_div_reg[8]
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.831 r  div_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.831    n_9_div_reg[8]_i_1
    SLICE_X61Y18         FDRE                                         r  div_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X61Y18                                                      r  div_reg[8]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X61Y18         FDRE (Hold_fdre_C_D)         0.105     1.575    div_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X61Y17                                                      r  div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  div_reg[4]/Q
                         net (fo=1, routed)           0.105     1.717    n_2_div_reg[4]
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.832 r  div_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.832    n_9_div_reg[4]_i_1
    SLICE_X61Y17         FDRE                                         r  div_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X61Y17                                                      r  div_reg[4]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X61Y17         FDRE (Hold_fdre_C_D)         0.105     1.576    div_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 div_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X61Y19                                                      r  div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  div_reg[12]/Q
                         net (fo=1, routed)           0.105     1.715    n_2_div_reg[12]
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.830 r  div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.830    n_9_div_reg[12]_i_1
    SLICE_X61Y19         FDRE                                         r  div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X61Y19                                                      r  div_reg[12]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X61Y19         FDRE (Hold_fdre_C_D)         0.105     1.574    div_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X61Y18                                                      r  div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  div_reg[10]/Q
                         net (fo=1, routed)           0.109     1.721    n_2_div_reg[10]
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    n_7_div_reg[8]_i_1
    SLICE_X61Y18         FDRE                                         r  div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X61Y18                                                      r  div_reg[10]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X61Y18         FDRE (Hold_fdre_C_D)         0.105     1.575    div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X61Y16                                                      r  div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  div_reg[2]/Q
                         net (fo=1, routed)           0.109     1.723    n_2_div_reg[2]
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.834 r  div_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    n_7_div_reg[0]_i_1
    SLICE_X61Y16         FDRE                                         r  div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X61Y16                                                      r  div_reg[2]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X61Y16         FDRE (Hold_fdre_C_D)         0.105     1.577    div_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X61Y17                                                      r  div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  div_reg[6]/Q
                         net (fo=1, routed)           0.109     1.722    n_2_div_reg[6]
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.833 r  div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    n_7_div_reg[4]_i_1
    SLICE_X61Y17         FDRE                                         r  div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X61Y17                                                      r  div_reg[6]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X61Y17         FDRE (Hold_fdre_C_D)         0.105     1.576    div_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X61Y19                                                      r  div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  div_reg[14]/Q
                         net (fo=1, routed)           0.109     1.720    n_2_div_reg[14]
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    n_7_div_reg[12]_i_1
    SLICE_X61Y19         FDRE                                         r  div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X61Y19                                                      r  div_reg[14]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X61Y19         FDRE (Hold_fdre_C_D)         0.105     1.574    div_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin                   
Min Period        n/a     BUFG/I   n/a            2.155     10.000  7.845  BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X65Y23   anode_reg[0]/C        
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X64Y25   anode_reg[1]/C        
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X65Y25   anode_reg[2]/C        
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X65Y20   anode_reg[3]/C        
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X34Y46   clk1_reg/C            
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X34Y42   count_reg[0]/C        
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X35Y41   count_reg[10]/C       
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X35Y41   count_reg[11]/C       
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X35Y41   count_reg[12]/C       
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X61Y18   div_reg[10]/C         
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X61Y18   div_reg[11]/C         
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X61Y19   div_reg[12]/C         
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X61Y19   div_reg[13]/C         
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X61Y19   div_reg[14]/C         
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X61Y19   div_reg[15]/C         
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X61Y20   div_reg[16]/C         
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X61Y18   div_reg[8]/C          
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X61Y18   div_reg[9]/C          
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X65Y20   anode_reg[3]/C        
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X61Y18   div_reg[10]/C         
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X61Y18   div_reg[11]/C         
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X61Y18   div_reg[8]/C          
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X61Y18   div_reg[9]/C          
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X65Y8    segments_reg[0]/C     
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X62Y7    segments_reg[3]/C     
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X64Y7    segments_reg[4]/C     
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X65Y7    segments_reg[5]/C     
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X65Y7    segments_reg[6]/C     
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X62Y8    segments_reg[7]/C     



