

================================================================
== Vitis HLS Report for 'extract_ip_meta_512_s'
================================================================
* Date:           Sat Mar 18 14:33:46 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ip_handler_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.149 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %myIpAddress, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (1.16ns)   --->   "%myIpAddress_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %myIpAddress" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:136]   --->   Operation 4 'read' 'myIpAddress_read' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %ipDataFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %ipDataFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %ipDataFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipDataMetaFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipDataMetaFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipDataMetaFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipv4ProtocolFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipv4ProtocolFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipv4ProtocolFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %validIpAddressFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %validIpAddressFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %validIpAddressFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipv4ProtocolFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %validIpAddressFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipDataMetaFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %ipDataFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln136 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:136]   --->   Operation 21 'specpipeline' 'specpipeline_ln136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i577P0A, i577 %ipDataFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 22 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %tmp_i, void %extract_ip_meta<512>.exit, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:147]   --->   Operation 23 'br' 'br_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.16ns)   --->   "%ipDataFifo_read = read i577 @_ssdm_op_Read.ap_fifo.volatile.i577P0A, i577 %ipDataFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 24 'read' 'ipDataFifo_read' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %ipDataFifo_read, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 25 'bitselect' 'tmp_last_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%header_ready_load = load i1 %header_ready" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ethernet/../packet.hpp:55]   --->   Operation 26 'load' 'header_ready_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%header_idx_load = load i16 %header_idx" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ethernet/../packet.hpp:58]   --->   Operation 27 'load' 'header_idx_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Val2_s = load i160 %header_header_V"   --->   Operation 28 'load' 'p_Val2_s' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %header_ready_load, void %.critedge7.i, void %.critedge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ethernet/../packet.hpp:55]   --->   Operation 29 'br' 'br_ln55' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %header_idx_load, i9 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ethernet/../packet.hpp:58]   --->   Operation 30 'bitconcatenate' 'shl_ln' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_65 = trunc i577 %ipDataFifo_read"   --->   Operation 31 'trunc' 'tmp_65' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.78ns)   --->   "%add_ln67 = add i16 %header_idx_load, i16 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ethernet/../packet.hpp:67]   --->   Operation 32 'add' 'add_ln67' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.77ns)   --->   "%icmp_ln414 = icmp_ugt  i25 %shl_ln, i25 159"   --->   Operation 33 'icmp' 'icmp_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%trunc_ln414 = trunc i577 %ipDataFifo_read"   --->   Operation 34 'trunc' 'trunc_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%st = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i1.i159, i1 %trunc_ln414, i159 0"   --->   Operation 35 'bitconcatenate' 'st' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%select_ln414 = select i1 %icmp_ln414, i160 %st, i160 %tmp_65"   --->   Operation 36 'select' 'select_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%tmp = partselect i160 @llvm.part.select.i160, i160 %select_ln414, i32 159, i32 0"   --->   Operation 37 'partselect' 'tmp' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%select_ln414_1 = select i1 %icmp_ln414, i160 %tmp, i160 %tmp_65"   --->   Operation 38 'select' 'select_ln414_1' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_2 = select i1 %icmp_ln414, i160 730750818665451459101842416358141509827966271488, i160 1461501637330902918203684832716283019655932542975"   --->   Operation 39 'select' 'select_ln414_2' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_3 = select i1 %icmp_ln414, i160 1, i160 1461501637330902918203684832716283019655932542975"   --->   Operation 40 'select' 'select_ln414_3' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.39ns) (out node of the LUT)   --->   "%and_ln414 = and i160 %select_ln414_2, i160 %select_ln414_3"   --->   Operation 41 'and' 'and_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.39> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln414 = xor i160 %and_ln414, i160 1461501637330902918203684832716283019655932542975"   --->   Operation 42 'xor' 'xor_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln414_1 = and i160 %p_Val2_s, i160 %xor_ln414"   --->   Operation 43 'and' 'and_ln414_1' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.39ns) (out node of the LUT)   --->   "%and_ln414_2 = and i160 %select_ln414_1, i160 %and_ln414"   --->   Operation 44 'and' 'and_ln414_2' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.39> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.25ns) (out node of the LUT)   --->   "%p_Result_s = or i160 %and_ln414_1, i160 %and_ln414_2"   --->   Operation 45 'or' 'p_Result_s' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln414 = store i160 %p_Result_s, i160 %header_header_V"   --->   Operation 46 'store' 'store_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 47 'br' 'br_ln0' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.38>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 48 'br' 'br_ln0' <Predicate = (tmp_i & header_ready_load)> <Delay = 0.38>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%header_ready_flag_0_i = phi i1 0, void %.critedge.i, i1 1, void %.critedge7.i"   --->   Operation 49 'phi' 'header_ready_flag_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%header_idx_new_0_i = phi i16 0, void %.critedge.i, i16 %add_ln67, void %.critedge7.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ethernet/../packet.hpp:67]   --->   Operation 50 'phi' 'header_idx_new_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%metaWritten_load = load i1 %metaWritten" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:153]   --->   Operation 51 'load' 'metaWritten_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.38ns)   --->   "%br_ln153 = br i1 %metaWritten_load, void, void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:153]   --->   Operation 52 'br' 'br_ln153' <Predicate = (tmp_i)> <Delay = 0.38>
ST_1 : Operation 53 [1/1] (0.38ns)   --->   "%br_ln160 = br void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:160]   --->   Operation 53 'br' 'br_ln160' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.38>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln162_1)   --->   "%metaWritten_flag_0_i = phi i1 0, void, i1 1, void"   --->   Operation 54 'phi' 'metaWritten_flag_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.12ns)   --->   "%or_ln162 = or i1 %tmp_last_V, i1 %header_ready_flag_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:162]   --->   Operation 55 'or' 'or_ln162' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.12ns)   --->   "%xor_ln162 = xor i1 %tmp_last_V, i1 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:162]   --->   Operation 56 'xor' 'xor_ln162' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.24ns)   --->   "%select_ln162 = select i1 %tmp_last_V, i16 0, i16 %header_idx_new_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:162]   --->   Operation 57 'select' 'select_ln162' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln162_1 = or i1 %tmp_last_V, i1 %metaWritten_flag_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:162]   --->   Operation 58 'or' 'or_ln162_1' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln162 = br i1 %or_ln162_1, void %._crit_edge3.new4.i, void %mergeST3.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:162]   --->   Operation 59 'br' 'br_ln162' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln159 = store i1 %xor_ln162, i1 %metaWritten" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:159]   --->   Operation 60 'store' 'store_ln159' <Predicate = (tmp_i & or_ln162_1)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge3.new4.i"   --->   Operation 61 'br' 'br_ln0' <Predicate = (tmp_i & or_ln162_1)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln162 = br i1 %or_ln162, void %._crit_edge3.new.i, void %mergeST1.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:162]   --->   Operation 62 'br' 'br_ln162' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln67 = store i16 %select_ln162, i16 %header_idx" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ethernet/../packet.hpp:67]   --->   Operation 63 'store' 'store_ln67' <Predicate = (tmp_i & or_ln162)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %xor_ln162, i1 %header_ready" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ethernet/../packet.hpp:65]   --->   Operation 64 'store' 'store_ln65' <Predicate = (tmp_i & or_ln162)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge3.new.i"   --->   Operation 65 'br' 'br_ln0' <Predicate = (tmp_i & or_ln162)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln167 = br void %extract_ip_meta<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:167]   --->   Operation 66 'br' 'br_ln167' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.14>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%p_07 = zext i577 %ipDataFifo_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 67 'zext' 'p_07' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %ipDataMetaFifo, i1024 %p_07" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 68 'write' 'write_ln173' <Predicate = (tmp_i & !header_ready_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 69 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %ipDataMetaFifo, i1024 %p_07" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 69 'write' 'write_ln173' <Predicate = (tmp_i & header_ready_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%p_Val2_7 = phi i160 %p_Val2_s, void %.critedge.i, i160 %p_Result_s, void %.critedge7.i"   --->   Operation 70 'phi' 'p_Val2_7' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%dstIpAddress_V = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %p_Val2_7, i32 128, i32 159"   --->   Operation 71 'partselect' 'dstIpAddress_V' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.85ns)   --->   "%icmp_ln1064 = icmp_eq  i32 %dstIpAddress_V, i32 %myIpAddress_read"   --->   Operation 72 'icmp' 'icmp_ln1064' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.85ns)   --->   "%icmp_ln1064_1 = icmp_eq  i32 %dstIpAddress_V, i32 4294967295"   --->   Operation 73 'icmp' 'icmp_ln1064_1' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.12ns)   --->   "%or_ln156 = or i1 %icmp_ln1064, i1 %icmp_ln1064_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:156]   --->   Operation 74 'or' 'or_ln156' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %validIpAddressFifo, i1 %or_ln156" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 75 'write' 'write_ln173' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%p_0 = partselect i8 @_ssdm_op_PartSelect.i8.i160.i32.i32, i160 %p_Val2_7, i32 72, i32 79"   --->   Operation 76 'partselect' 'p_0' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %ipv4ProtocolFifo, i8 %p_0" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 77 'write' 'write_ln173' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 32> <FIFO>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 78 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ myIpAddress]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ipDataFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ header_ready]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_idx]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_header_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ipDataMetaFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ metaWritten]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ validIpAddressFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ipv4ProtocolFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface ) [ 000]
myIpAddress_read      (read          ) [ 011]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specpipeline_ln136    (specpipeline  ) [ 000]
tmp_i                 (nbreadreq     ) [ 011]
br_ln147              (br            ) [ 000]
ipDataFifo_read       (read          ) [ 011]
tmp_last_V            (bitselect     ) [ 000]
header_ready_load     (load          ) [ 011]
header_idx_load       (load          ) [ 000]
p_Val2_s              (load          ) [ 011]
br_ln55               (br            ) [ 000]
shl_ln                (bitconcatenate) [ 000]
tmp_65                (trunc         ) [ 000]
add_ln67              (add           ) [ 000]
icmp_ln414            (icmp          ) [ 000]
trunc_ln414           (trunc         ) [ 000]
st                    (bitconcatenate) [ 000]
select_ln414          (select        ) [ 000]
tmp                   (partselect    ) [ 000]
select_ln414_1        (select        ) [ 000]
select_ln414_2        (select        ) [ 000]
select_ln414_3        (select        ) [ 000]
and_ln414             (and           ) [ 000]
xor_ln414             (xor           ) [ 000]
and_ln414_1           (and           ) [ 000]
and_ln414_2           (and           ) [ 000]
p_Result_s            (or            ) [ 011]
store_ln414           (store         ) [ 000]
br_ln0                (br            ) [ 011]
br_ln0                (br            ) [ 011]
header_ready_flag_0_i (phi           ) [ 000]
header_idx_new_0_i    (phi           ) [ 000]
metaWritten_load      (load          ) [ 011]
br_ln153              (br            ) [ 000]
br_ln160              (br            ) [ 000]
metaWritten_flag_0_i  (phi           ) [ 000]
or_ln162              (or            ) [ 010]
xor_ln162             (xor           ) [ 000]
select_ln162          (select        ) [ 000]
or_ln162_1            (or            ) [ 010]
br_ln162              (br            ) [ 000]
store_ln159           (store         ) [ 000]
br_ln0                (br            ) [ 000]
br_ln162              (br            ) [ 000]
store_ln67            (store         ) [ 000]
store_ln65            (store         ) [ 000]
br_ln0                (br            ) [ 000]
br_ln167              (br            ) [ 000]
p_07                  (zext          ) [ 000]
write_ln173           (write         ) [ 000]
write_ln173           (write         ) [ 000]
p_Val2_7              (phi           ) [ 011]
dstIpAddress_V        (partselect    ) [ 000]
icmp_ln1064           (icmp          ) [ 000]
icmp_ln1064_1         (icmp          ) [ 000]
or_ln156              (or            ) [ 000]
write_ln173           (write         ) [ 000]
p_0                   (partselect    ) [ 000]
write_ln173           (write         ) [ 000]
ret_ln0               (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="myIpAddress">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myIpAddress"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ipDataFifo">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipDataFifo"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="header_ready">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_ready"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="header_idx">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_idx"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="header_header_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_header_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ipDataMetaFifo">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipDataMetaFifo"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="metaWritten">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="metaWritten"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="validIpAddressFifo">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="validIpAddressFifo"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ipv4ProtocolFifo">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipv4ProtocolFifo"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i577P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i577P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i577.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i16.i9"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i160.i1.i159"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i160"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="myIpAddress_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="myIpAddress_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_i_nbreadreq_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="577" slack="0"/>
<pin id="107" dir="0" index="2" bw="1" slack="0"/>
<pin id="108" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="ipDataFifo_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="577" slack="0"/>
<pin id="114" dir="0" index="1" bw="577" slack="0"/>
<pin id="115" dir="1" index="2" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ipDataFifo_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="1024" slack="0"/>
<pin id="121" dir="0" index="2" bw="577" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 write_ln173/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="write_ln173_write_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="0" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="1" slack="0"/>
<pin id="129" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln173_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="0" index="2" bw="8" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 "/>
</bind>
</comp>

<comp id="139" class="1005" name="header_ready_flag_0_i_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="141" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="header_ready_flag_0_i (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="header_ready_flag_0_i_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_ready_flag_0_i/1 "/>
</bind>
</comp>

<comp id="150" class="1005" name="header_idx_new_0_i_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="152" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="header_idx_new_0_i (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="header_idx_new_0_i_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="16" slack="0"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_idx_new_0_i/1 "/>
</bind>
</comp>

<comp id="160" class="1005" name="metaWritten_flag_0_i_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="162" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="metaWritten_flag_0_i (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="metaWritten_flag_0_i_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="1" slack="0"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="metaWritten_flag_0_i/1 "/>
</bind>
</comp>

<comp id="171" class="1005" name="p_Val2_7_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="160" slack="2147483647"/>
<pin id="173" dir="1" index="1" bw="160" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_7 (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_Val2_7_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="160" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="160" slack="1"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_7/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_last_V_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="577" slack="0"/>
<pin id="183" dir="0" index="2" bw="11" slack="0"/>
<pin id="184" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="header_ready_load_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="header_ready_load/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="header_idx_load_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="header_idx_load/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_Val2_s_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="160" slack="0"/>
<pin id="198" dir="1" index="1" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="shl_ln_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="25" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_65_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="577" slack="0"/>
<pin id="210" dir="1" index="1" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_65/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln67_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="icmp_ln414_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="25" slack="0"/>
<pin id="221" dir="0" index="1" bw="9" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="trunc_ln414_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="577" slack="0"/>
<pin id="227" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="st_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="160" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="1" slack="0"/>
<pin id="233" dir="1" index="3" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="st/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="select_ln414_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="160" slack="0"/>
<pin id="240" dir="0" index="2" bw="160" slack="0"/>
<pin id="241" dir="1" index="3" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="160" slack="0"/>
<pin id="247" dir="0" index="1" bw="160" slack="0"/>
<pin id="248" dir="0" index="2" bw="9" slack="0"/>
<pin id="249" dir="0" index="3" bw="1" slack="0"/>
<pin id="250" dir="1" index="4" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="select_ln414_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="160" slack="0"/>
<pin id="258" dir="0" index="2" bw="160" slack="0"/>
<pin id="259" dir="1" index="3" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_1/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="select_ln414_2_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="160" slack="0"/>
<pin id="266" dir="0" index="2" bw="1" slack="0"/>
<pin id="267" dir="1" index="3" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_2/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="select_ln414_3_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="1" slack="0"/>
<pin id="275" dir="1" index="3" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_3/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="and_ln414_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="160" slack="0"/>
<pin id="281" dir="0" index="1" bw="160" slack="0"/>
<pin id="282" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="xor_ln414_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="160" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln414/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="and_ln414_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="160" slack="0"/>
<pin id="293" dir="0" index="1" bw="160" slack="0"/>
<pin id="294" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_1/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="and_ln414_2_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="160" slack="0"/>
<pin id="299" dir="0" index="1" bw="160" slack="0"/>
<pin id="300" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_2/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="p_Result_s_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="160" slack="0"/>
<pin id="305" dir="0" index="1" bw="160" slack="0"/>
<pin id="306" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln414_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="160" slack="0"/>
<pin id="311" dir="0" index="1" bw="160" slack="0"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln414/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="metaWritten_load_load_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="metaWritten_load/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="or_ln162_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln162/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="xor_ln162_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln162/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="select_ln162_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="0" index="2" bw="16" slack="0"/>
<pin id="335" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln162/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="or_ln162_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln162_1/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln159_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln159/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln67_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="0"/>
<pin id="353" dir="0" index="1" bw="16" slack="0"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="store_ln65_store_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="p_07_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="577" slack="1"/>
<pin id="365" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_07/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="dstIpAddress_V_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="160" slack="0"/>
<pin id="370" dir="0" index="2" bw="9" slack="0"/>
<pin id="371" dir="0" index="3" bw="9" slack="0"/>
<pin id="372" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="dstIpAddress_V/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="icmp_ln1064_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="1"/>
<pin id="380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="icmp_ln1064_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064_1/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="or_ln156_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln156/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="p_0_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="0"/>
<pin id="397" dir="0" index="1" bw="160" slack="0"/>
<pin id="398" dir="0" index="2" bw="8" slack="0"/>
<pin id="399" dir="0" index="3" bw="8" slack="0"/>
<pin id="400" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="406" class="1005" name="myIpAddress_read_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="1"/>
<pin id="408" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="myIpAddress_read "/>
</bind>
</comp>

<comp id="411" class="1005" name="tmp_i_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="1"/>
<pin id="413" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="415" class="1005" name="ipDataFifo_read_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="577" slack="1"/>
<pin id="417" dir="1" index="1" bw="577" slack="1"/>
</pin_list>
<bind>
<opset="ipDataFifo_read "/>
</bind>
</comp>

<comp id="420" class="1005" name="header_ready_load_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="1"/>
<pin id="422" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="header_ready_load "/>
</bind>
</comp>

<comp id="424" class="1005" name="p_Val2_s_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="160" slack="1"/>
<pin id="426" dir="1" index="1" bw="160" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="429" class="1005" name="p_Result_s_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="160" slack="1"/>
<pin id="431" dir="1" index="1" bw="160" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="434" class="1005" name="metaWritten_load_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="1"/>
<pin id="436" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="metaWritten_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="32" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="42" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="40" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="116"><net_src comp="44" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="80" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="88" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="96" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="148"><net_src comp="72" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="74" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="159"><net_src comp="76" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="169"><net_src comp="72" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="74" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="185"><net_src comp="46" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="112" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="48" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="191"><net_src comp="4" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="6" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="8" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="50" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="192" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="52" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="112" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="192" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="54" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="218"><net_src comp="212" pin="2"/><net_sink comp="153" pin=2"/></net>

<net id="223"><net_src comp="200" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="56" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="228"><net_src comp="112" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="58" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="60" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="242"><net_src comp="219" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="229" pin="3"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="208" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="251"><net_src comp="62" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="237" pin="3"/><net_sink comp="245" pin=1"/></net>

<net id="253"><net_src comp="64" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="254"><net_src comp="22" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="260"><net_src comp="219" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="245" pin="4"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="208" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="268"><net_src comp="219" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="66" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="68" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="276"><net_src comp="219" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="70" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="68" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="283"><net_src comp="263" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="271" pin="3"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="68" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="196" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="285" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="255" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="279" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="291" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="297" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="303" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="8" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="12" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="180" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="142" pin="4"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="180" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="74" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="336"><net_src comp="180" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="78" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="153" pin="4"/><net_sink comp="331" pin=2"/></net>

<net id="343"><net_src comp="180" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="163" pin="4"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="325" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="12" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="331" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="6" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="325" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="4" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="363" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="373"><net_src comp="82" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="174" pin="4"/><net_sink comp="367" pin=1"/></net>

<net id="375"><net_src comp="84" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="376"><net_src comp="64" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="381"><net_src comp="367" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="386"><net_src comp="367" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="86" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="377" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="382" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="394"><net_src comp="388" pin="2"/><net_sink comp="125" pin=2"/></net>

<net id="401"><net_src comp="90" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="174" pin="4"/><net_sink comp="395" pin=1"/></net>

<net id="403"><net_src comp="92" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="404"><net_src comp="94" pin="0"/><net_sink comp="395" pin=3"/></net>

<net id="405"><net_src comp="395" pin="4"/><net_sink comp="132" pin=2"/></net>

<net id="409"><net_src comp="98" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="414"><net_src comp="104" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="112" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="423"><net_src comp="188" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="196" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="432"><net_src comp="303" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="437"><net_src comp="315" pin="1"/><net_sink comp="434" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: header_ready | {1 }
	Port: header_idx | {1 }
	Port: header_header_V | {1 }
	Port: ipDataMetaFifo | {2 }
	Port: metaWritten | {1 }
	Port: validIpAddressFifo | {2 }
	Port: ipv4ProtocolFifo | {2 }
 - Input state : 
	Port: extract_ip_meta<512> : myIpAddress | {1 }
	Port: extract_ip_meta<512> : ipDataFifo | {1 }
	Port: extract_ip_meta<512> : header_ready | {1 }
	Port: extract_ip_meta<512> : header_idx | {1 }
	Port: extract_ip_meta<512> : header_header_V | {1 }
	Port: extract_ip_meta<512> : metaWritten | {1 }
  - Chain level:
	State 1
		br_ln55 : 1
		shl_ln : 1
		add_ln67 : 1
		icmp_ln414 : 2
		st : 1
		select_ln414 : 3
		tmp : 4
		select_ln414_1 : 5
		select_ln414_2 : 3
		select_ln414_3 : 3
		and_ln414 : 4
		xor_ln414 : 4
		and_ln414_1 : 4
		and_ln414_2 : 6
		p_Result_s : 4
		store_ln414 : 4
		header_ready_flag_0_i : 1
		header_idx_new_0_i : 2
		br_ln153 : 1
		metaWritten_flag_0_i : 2
		or_ln162 : 2
		xor_ln162 : 1
		select_ln162 : 3
		or_ln162_1 : 3
		br_ln162 : 3
		store_ln159 : 1
		br_ln162 : 2
		store_ln67 : 4
		store_ln65 : 1
	State 2
		write_ln173 : 1
		write_ln173 : 1
		dstIpAddress_V : 1
		icmp_ln1064 : 2
		icmp_ln1064_1 : 2
		or_ln156 : 3
		write_ln173 : 3
		p_0 : 1
		write_ln173 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       and_ln414_fu_279      |    0    |   160   |
|    and   |      and_ln414_1_fu_291     |    0    |   160   |
|          |      and_ln414_2_fu_297     |    0    |   160   |
|----------|-----------------------------|---------|---------|
|          |     select_ln414_fu_237     |    0    |   148   |
|          |    select_ln414_1_fu_255    |    0    |   148   |
|  select  |    select_ln414_2_fu_263    |    0    |   148   |
|          |    select_ln414_3_fu_271    |    0    |    2    |
|          |     select_ln162_fu_331     |    0    |    16   |
|----------|-----------------------------|---------|---------|
|          |      p_Result_s_fu_303      |    0    |   160   |
|    or    |       or_ln162_fu_319       |    0    |    2    |
|          |      or_ln162_1_fu_339      |    0    |    2    |
|          |       or_ln156_fu_388       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    xor   |       xor_ln414_fu_285      |    0    |   160   |
|          |       xor_ln162_fu_325      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |      icmp_ln414_fu_219      |    0    |    16   |
|   icmp   |      icmp_ln1064_fu_377     |    0    |    20   |
|          |     icmp_ln1064_1_fu_382    |    0    |    20   |
|----------|-----------------------------|---------|---------|
|    add   |       add_ln67_fu_212       |    0    |    23   |
|----------|-----------------------------|---------|---------|
|   read   | myIpAddress_read_read_fu_98 |    0    |    0    |
|          | ipDataFifo_read_read_fu_112 |    0    |    0    |
|----------|-----------------------------|---------|---------|
| nbreadreq|    tmp_i_nbreadreq_fu_104   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       grp_write_fu_118      |    0    |    0    |
|   write  |   write_ln173_write_fu_125  |    0    |    0    |
|          |   write_ln173_write_fu_132  |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|      tmp_last_V_fu_180      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|        shl_ln_fu_200        |    0    |    0    |
|          |          st_fu_229          |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |        tmp_65_fu_208        |    0    |    0    |
|          |      trunc_ln414_fu_225     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |          tmp_fu_245         |    0    |    0    |
|partselect|    dstIpAddress_V_fu_367    |    0    |    0    |
|          |          p_0_fu_395         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |         p_07_fu_363         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   1349  |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|  header_idx_new_0_i_reg_150 |   16   |
|header_ready_flag_0_i_reg_139|    1   |
|  header_ready_load_reg_420  |    1   |
|   ipDataFifo_read_reg_415   |   577  |
| metaWritten_flag_0_i_reg_160|    1   |
|   metaWritten_load_reg_434  |    1   |
|   myIpAddress_read_reg_406  |   32   |
|      p_Result_s_reg_429     |   160  |
|       p_Val2_7_reg_171      |   160  |
|       p_Val2_s_reg_424      |   160  |
|        tmp_i_reg_411        |    1   |
+-----------------------------+--------+
|            Total            |  1110  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1349  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1110  |    -   |
+-----------+--------+--------+
|   Total   |  1110  |  1349  |
+-----------+--------+--------+
