# Reading C:/altera_lite/16.0/modelsim_ase/tcl/vsim/pref.tcl
# do uppgift_vhdl_4_Moore_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying C:/altera_lite/16.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift4/Uppgift4_Moore/uppgift_vhdl_4_Moore.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:51:43 on Oct 08,2016
# vcom -reportprogress 300 -93 -work work C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift4/Uppgift4_Moore/uppgift_vhdl_4_Moore.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity uppgift_vhdl_4_Moore
# -- Compiling architecture rtl of uppgift_vhdl_4_Moore
# End time: 23:51:43 on Oct 08,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift4/Uppgift4_Moore/simulation/modelsim/uppgift_vhdl_4_Moore.vht}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:51:43 on Oct 08,2016
# vcom -reportprogress 300 -93 -work work C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift4/Uppgift4_Moore/simulation/modelsim/uppgift_vhdl_4_Moore.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uppgift_vhdl_4_Moore_vhd_tst
# -- Compiling architecture uppgift_vhdl_4_Moore_arch of uppgift_vhdl_4_Moore_vhd_tst
# ** Warning: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift4/Uppgift4_Moore/simulation/modelsim/uppgift_vhdl_4_Moore.vht(64): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift4/Uppgift4_Moore/simulation/modelsim/uppgift_vhdl_4_Moore.vht(71): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift4/Uppgift4_Moore/simulation/modelsim/uppgift_vhdl_4_Moore.vht(76): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift4/Uppgift4_Moore/simulation/modelsim/uppgift_vhdl_4_Moore.vht(82): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift4/Uppgift4_Moore/simulation/modelsim/uppgift_vhdl_4_Moore.vht(87): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 23:51:43 on Oct 08,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  uppgift_vhdl_4_Moore_vhd_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" uppgift_vhdl_4_Moore_vhd_tst 
# Start time: 23:51:43 on Oct 08,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.uppgift_vhdl_4_moore_vhd_tst(uppgift_vhdl_4_moore_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.uppgift_vhdl_4_moore(rtl)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
add wave -position insertpoint  \
sim:/uppgift_vhdl_4_moore_vhd_tst/i1/state
do uppgift_vhdl_4_Moore_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift4/Uppgift4_Moore/uppgift_vhdl_4_Moore.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:53:50 on Oct 08,2016
# vcom -reportprogress 300 -93 -work work C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift4/Uppgift4_Moore/uppgift_vhdl_4_Moore.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity uppgift_vhdl_4_Moore
# -- Compiling architecture rtl of uppgift_vhdl_4_Moore
# End time: 23:53:50 on Oct 08,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift4/Uppgift4_Moore/simulation/modelsim/uppgift_vhdl_4_Moore.vht}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:53:50 on Oct 08,2016
# vcom -reportprogress 300 -93 -work work C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift4/Uppgift4_Moore/simulation/modelsim/uppgift_vhdl_4_Moore.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uppgift_vhdl_4_Moore_vhd_tst
# -- Compiling architecture uppgift_vhdl_4_Moore_arch of uppgift_vhdl_4_Moore_vhd_tst
# ** Warning: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift4/Uppgift4_Moore/simulation/modelsim/uppgift_vhdl_4_Moore.vht(64): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift4/Uppgift4_Moore/simulation/modelsim/uppgift_vhdl_4_Moore.vht(71): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift4/Uppgift4_Moore/simulation/modelsim/uppgift_vhdl_4_Moore.vht(76): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift4/Uppgift4_Moore/simulation/modelsim/uppgift_vhdl_4_Moore.vht(82): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift4/Uppgift4_Moore/simulation/modelsim/uppgift_vhdl_4_Moore.vht(87): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 23:53:51 on Oct 08,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 5
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  uppgift_vhdl_4_Moore_vhd_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" uppgift_vhdl_4_Moore_vhd_tst 
# Start time: 23:53:52 on Oct 08,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.uppgift_vhdl_4_moore_vhd_tst(uppgift_vhdl_4_moore_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.uppgift_vhdl_4_moore(rtl)
# 
# add wave *
# add wave -position insertpoint  \
# sim:/uppgift_vhdl_4_moore_vhd_tst/i1/state
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
# End time: 00:01:59 on Oct 09,2016, Elapsed time: 0:08:07
# Errors: 0, Warnings: 0
