 
set ::env(PROJECT_NAME) gost89_ecb
set ::env(DESIGN_TOP) gost89_ecb
set ::env(DESIGN_DIR)  RTL_Benchmark/Verilog/Cores/crypto_core/gost28147-89/rtl/gost89_ecb
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/Cores/crypto_core/gost28147-89/rtl/gost89_ecb/gost89_ecb.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design

