 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mac_unit
Version: V-2023.12-SP5
Date   : Wed Sep 24 08:42:58 2025
****************************************

Operating Conditions: typical   Library: NanGate_15nm_OCL
Wire Load Model Mode: top

  Startpoint: result_reg[1]
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: mac_reg_reg[31]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.50       0.50
  result_reg[1]/CLK (DFFSNQ_X1)            0.00       0.50 r
  result_reg[1]/Q (DFFSNQ_X1)             12.29      12.79 f
  U393/ZN (AOI22_X1)                      25.33      38.12 r
  U396/ZN (INV_X1)                        20.61      58.73 f
  U624/ZN (AOI22_X1)                       8.21      66.94 r
  U628/ZN (NOR2_X1)                        3.78      70.73 f
  U638/S (FA_X1)                          14.61      85.33 r
  U630/ZN (INV_X1)                         2.52      87.86 f
  intadd_0/U28/S (FA_X1)                  14.27     102.13 r
  U610/ZN (INV_X1)                         2.53     104.66 f
  intadd_18/U2/CO (FA_X1)                  7.27     111.93 f
  U599/ZN (INV_X1)                         2.58     114.51 r
  intadd_0/U27/CO (FA_X1)                  9.44     123.95 r
  intadd_0/U26/CO (FA_X1)                  8.90     132.84 r
  intadd_0/U25/CO (FA_X1)                  8.90     141.74 r
  intadd_0/U24/CO (FA_X1)                  8.90     150.64 r
  intadd_0/U23/CO (FA_X1)                  8.90     159.54 r
  intadd_0/U22/CO (FA_X1)                  8.90     168.44 r
  intadd_0/U21/CO (FA_X1)                  8.90     177.33 r
  intadd_0/U20/CO (FA_X1)                  8.90     186.23 r
  intadd_0/U19/CO (FA_X1)                  8.90     195.13 r
  intadd_0/U18/CO (FA_X1)                  8.90     204.03 r
  intadd_0/U17/CO (FA_X1)                  8.90     212.93 r
  intadd_0/U16/CO (FA_X1)                  8.90     221.82 r
  intadd_0/U15/CO (FA_X1)                  8.90     230.72 r
  intadd_0/U14/CO (FA_X1)                  8.90     239.62 r
  intadd_0/U13/CO (FA_X1)                  8.90     248.52 r
  intadd_0/U12/CO (FA_X1)                  8.90     257.42 r
  intadd_0/U11/CO (FA_X1)                  8.90     266.31 r
  intadd_0/U10/CO (FA_X1)                  8.90     275.21 r
  intadd_0/U9/CO (FA_X1)                   8.90     284.11 r
  intadd_0/U8/CO (FA_X1)                   8.90     293.01 r
  intadd_0/U7/CO (FA_X1)                   8.90     301.90 r
  intadd_0/U6/CO (FA_X1)                   8.90     310.80 r
  intadd_0/U5/CO (FA_X1)                   8.90     319.70 r
  intadd_0/U4/CO (FA_X1)                   8.90     328.60 r
  intadd_0/U3/CO (FA_X1)                   8.90     337.50 r
  intadd_0/U2/CO (FA_X1)                   9.56     347.06 r
  U588/Z (XOR2_X1)                         6.11     353.18 r
  U592/Z (XOR2_X1)                         8.08     361.25 r
  U598/ZN (OAI22_X1)                       3.96     365.21 f
  mac_reg_reg[31]/D (DFFSNQ_X1)            0.00     365.21 f
  data arrival time                                 365.21

  clock MAIN_CLOCK (rise edge)          1000.00    1000.00
  clock network delay (ideal)              0.50    1000.50
  clock uncertainty                       -0.30    1000.20
  mac_reg_reg[31]/CLK (DFFSNQ_X1)          0.00    1000.20 r
  library setup time                      -9.93     990.27
  data required time                                990.27
  -----------------------------------------------------------
  data required time                                990.27
  data arrival time                                -365.21
  -----------------------------------------------------------
  slack (MET)                                       625.05


  Startpoint: sel1[1] (input port clocked by MAIN_CLOCK)
  Endpoint: mac_reg_reg[31]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: INPUTS
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     0.10       0.60 f
  sel1[1] (in)                             0.00       0.60 f
  U371/ZN (NOR2_X1)                       20.58      21.18 r
  U611/ZN (AOI22_X1)                      27.04      48.22 f
  U612/ZN (INV_X1)                        22.13      70.36 r
  U613/ZN (AOI22_X1)                       6.58      76.94 f
  U614/ZN (AOI21_X1)                       7.68      84.61 r
  U1113/Z (XOR2_X1)                        7.27      91.89 r
  U1119/S (FA_X1)                         14.87     106.75 f
  intadd_18/U3/CO (FA_X1)                  7.90     114.65 f
  intadd_18/U2/CO (FA_X1)                  7.14     121.79 f
  U599/ZN (INV_X1)                         2.58     124.38 r
  intadd_0/U27/CO (FA_X1)                  9.44     133.81 r
  intadd_0/U26/CO (FA_X1)                  8.90     142.71 r
  intadd_0/U25/CO (FA_X1)                  8.90     151.61 r
  intadd_0/U24/CO (FA_X1)                  8.90     160.51 r
  intadd_0/U23/CO (FA_X1)                  8.90     169.41 r
  intadd_0/U22/CO (FA_X1)                  8.90     178.30 r
  intadd_0/U21/CO (FA_X1)                  8.90     187.20 r
  intadd_0/U20/CO (FA_X1)                  8.90     196.10 r
  intadd_0/U19/CO (FA_X1)                  8.90     205.00 r
  intadd_0/U18/CO (FA_X1)                  8.90     213.90 r
  intadd_0/U17/CO (FA_X1)                  8.90     222.79 r
  intadd_0/U16/CO (FA_X1)                  8.90     231.69 r
  intadd_0/U15/CO (FA_X1)                  8.90     240.59 r
  intadd_0/U14/CO (FA_X1)                  8.90     249.49 r
  intadd_0/U13/CO (FA_X1)                  8.90     258.38 r
  intadd_0/U12/CO (FA_X1)                  8.90     267.28 r
  intadd_0/U11/CO (FA_X1)                  8.90     276.18 r
  intadd_0/U10/CO (FA_X1)                  8.90     285.08 r
  intadd_0/U9/CO (FA_X1)                   8.90     293.98 r
  intadd_0/U8/CO (FA_X1)                   8.90     302.87 r
  intadd_0/U7/CO (FA_X1)                   8.90     311.77 r
  intadd_0/U6/CO (FA_X1)                   8.90     320.67 r
  intadd_0/U5/CO (FA_X1)                   8.90     329.57 r
  intadd_0/U4/CO (FA_X1)                   8.90     338.47 r
  intadd_0/U3/CO (FA_X1)                   8.90     347.36 r
  intadd_0/U2/CO (FA_X1)                   9.56     356.93 r
  U588/Z (XOR2_X1)                         6.11     363.04 r
  U592/Z (XOR2_X1)                         8.08     371.12 r
  U598/ZN (OAI22_X1)                       3.96     375.08 f
  mac_reg_reg[31]/D (DFFSNQ_X1)            0.00     375.08 f
  data arrival time                                 375.08

  clock MAIN_CLOCK (rise edge)          1000.00    1000.00
  clock network delay (ideal)              0.50    1000.50
  clock uncertainty                       -0.30    1000.20
  mac_reg_reg[31]/CLK (DFFSNQ_X1)          0.00    1000.20 r
  library setup time                      -9.93     990.27
  data required time                                990.27
  -----------------------------------------------------------
  data required time                                990.27
  data arrival time                                -375.08
  -----------------------------------------------------------
  slack (MET)                                       615.19


  Startpoint: mac_reg_reg[5]
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: pe_val_out[5]
            (output port clocked by MAIN_CLOCK)
  Path Group: OUTPUTS
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.50       0.50
  mac_reg_reg[5]/CLK (DFFSNQ_X1)           0.00       0.50 r
  mac_reg_reg[5]/Q (DFFSNQ_X1)            12.45      12.95 f
  U1299/Z (BUF_X1)                         3.38      16.33 f
  pe_val_out[5] (out)                      0.00      16.33 f
  data arrival time                                  16.33

  clock MAIN_CLOCK (rise edge)          1000.00    1000.00
  clock network delay (ideal)              0.50    1000.50
  clock uncertainty                       -0.30    1000.20
  output external delay                   -0.10    1000.10
  data required time                               1000.10
  -----------------------------------------------------------
  data required time                               1000.10
  data arrival time                                 -16.33
  -----------------------------------------------------------
  slack (MET)                                       983.77


1
