

================================================================
== Vivado HLS Report for 'parseEvents'
================================================================
* Date:           Thu Aug 23 23:48:17 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        parseEvents
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     10.49|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  44673|  64693|  44673|  64693|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name| min |  max  |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+
        |- loop_1  |    0|  20020|        23|          2|          1| 0 ~ 10000 |    yes   |
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 2, D = 23, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	26  / (tmp_8)
	4  / (!tmp_8)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	3  / true
26 --> 
	27  / true
27 --> 

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 28 [2/2] (0.00ns)   --->   "call fastcc void @resetCurrentSliceHW()" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:40]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 2> : 3.26ns
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %eventSlice), !map !26"
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %data) nounwind, !map !32"
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %eventsArraySize) nounwind, !map !36"
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @parseEvents_str) nounwind"
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%eventSlice_offset_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %eventSlice_offset)"
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%eventsArraySize_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %eventsArraySize)"
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:40]
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 1, i32 65535, [1 x i8]* @p_str2) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:40]
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %eventSlice, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [11 x i8]* @p_str8, [7 x i8]* @p_str9, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:40]
ST_2 : Operation 38 [1/2] (0.00ns)   --->   "call fastcc void @resetCurrentSliceHW()" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:40]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = shl i32 %eventsArraySize_read, 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node tmp_6)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %eventsArraySize_read, i32 30)"
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_op_op8 = or i32 %tmp, 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node tmp_6)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_op_op8, i32 31)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node p_neg_t)   --->   "%p_neg = xor i32 %tmp, -1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node p_neg_t)   --->   "%p_lshr = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg, i32 1, i32 31)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]
ST_2 : Operation 45 [1/1] (2.52ns) (out node of the LUT)   --->   "%p_neg_t = sub i31 0, %p_lshr" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node tmp_6)   --->   "%tmp_4 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %tmp_op_op8, i32 1, i32 31)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node tmp_6)   --->   "%tmp_5 = select i1 %tmp_3, i31 %p_neg_t, i31 %tmp_4" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.73ns) (out node of the LUT)   --->   "%tmp_6 = select i1 %tmp_1, i31 0, i31 %tmp_5" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_6, i1 false)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]
ST_2 : Operation 50 [1/1] (1.76ns)   --->   "br label %1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]

 <State 3> : 2.47ns
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%i = phi i32 [ 0, %0 ], [ %i_2, %2 ]"
ST_3 : Operation 52 [1/1] (2.47ns)   --->   "%tmp_8 = icmp eq i32 %i, %tmp_7" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %3, label %2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]

 <State 4> : 3.63ns
ST_4 : Operation 54 [1/1] (3.63ns)   --->   "%data_read = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_s = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %data_read, i32 17, i32 31)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46]
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%y = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %data_read, i32 2, i32 16)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:47]
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%pol = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %data_read, i32 1)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:48]
ST_4 : Operation 58 [1/1] (2.55ns)   --->   "%i_2 = add nsw i32 2, %i" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 6.38ns
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%x = zext i15 %tmp_s to i16" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46]
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%y_cast = zext i15 %y to i16" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:47]
ST_5 : Operation 61 [21/21] (6.38ns)   --->   "call fastcc void @accumulateHW(i16 signext %x, i16 signext %y_cast, i1 zeroext %pol)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 6> : 7.30ns
ST_6 : Operation 62 [20/21] (7.30ns)   --->   "call fastcc void @accumulateHW(i16 signext %x, i16 signext %y_cast, i1 zeroext %pol)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 7> : 7.30ns
ST_7 : Operation 63 [19/21] (7.30ns)   --->   "call fastcc void @accumulateHW(i16 signext %x, i16 signext %y_cast, i1 zeroext %pol)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 8> : 7.30ns
ST_8 : Operation 64 [18/21] (7.30ns)   --->   "call fastcc void @accumulateHW(i16 signext %x, i16 signext %y_cast, i1 zeroext %pol)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 9> : 7.30ns
ST_9 : Operation 65 [17/21] (7.30ns)   --->   "call fastcc void @accumulateHW(i16 signext %x, i16 signext %y_cast, i1 zeroext %pol)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 10> : 7.30ns
ST_10 : Operation 66 [16/21] (7.30ns)   --->   "call fastcc void @accumulateHW(i16 signext %x, i16 signext %y_cast, i1 zeroext %pol)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 11> : 7.30ns
ST_11 : Operation 67 [15/21] (7.30ns)   --->   "call fastcc void @accumulateHW(i16 signext %x, i16 signext %y_cast, i1 zeroext %pol)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 12> : 7.30ns
ST_12 : Operation 68 [14/21] (7.30ns)   --->   "call fastcc void @accumulateHW(i16 signext %x, i16 signext %y_cast, i1 zeroext %pol)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 13> : 7.30ns
ST_13 : Operation 69 [13/21] (7.30ns)   --->   "call fastcc void @accumulateHW(i16 signext %x, i16 signext %y_cast, i1 zeroext %pol)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 14> : 7.30ns
ST_14 : Operation 70 [12/21] (7.30ns)   --->   "call fastcc void @accumulateHW(i16 signext %x, i16 signext %y_cast, i1 zeroext %pol)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 15> : 7.30ns
ST_15 : Operation 71 [11/21] (7.30ns)   --->   "call fastcc void @accumulateHW(i16 signext %x, i16 signext %y_cast, i1 zeroext %pol)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 16> : 7.30ns
ST_16 : Operation 72 [10/21] (7.30ns)   --->   "call fastcc void @accumulateHW(i16 signext %x, i16 signext %y_cast, i1 zeroext %pol)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 17> : 7.30ns
ST_17 : Operation 73 [9/21] (7.30ns)   --->   "call fastcc void @accumulateHW(i16 signext %x, i16 signext %y_cast, i1 zeroext %pol)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 18> : 7.30ns
ST_18 : Operation 74 [8/21] (7.30ns)   --->   "call fastcc void @accumulateHW(i16 signext %x, i16 signext %y_cast, i1 zeroext %pol)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 19> : 7.30ns
ST_19 : Operation 75 [7/21] (7.30ns)   --->   "call fastcc void @accumulateHW(i16 signext %x, i16 signext %y_cast, i1 zeroext %pol)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 20> : 7.30ns
ST_20 : Operation 76 [6/21] (7.30ns)   --->   "call fastcc void @accumulateHW(i16 signext %x, i16 signext %y_cast, i1 zeroext %pol)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 21> : 7.30ns
ST_21 : Operation 77 [5/21] (7.30ns)   --->   "call fastcc void @accumulateHW(i16 signext %x, i16 signext %y_cast, i1 zeroext %pol)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 22> : 7.30ns
ST_22 : Operation 78 [4/21] (7.30ns)   --->   "call fastcc void @accumulateHW(i16 signext %x, i16 signext %y_cast, i1 zeroext %pol)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 23> : 7.30ns
ST_23 : Operation 79 [3/21] (7.30ns)   --->   "call fastcc void @accumulateHW(i16 signext %x, i16 signext %y_cast, i1 zeroext %pol)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 24> : 7.30ns
ST_24 : Operation 80 [2/21] (7.30ns)   --->   "call fastcc void @accumulateHW(i16 signext %x, i16 signext %y_cast, i1 zeroext %pol)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 25> : 0.00ns
ST_25 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str10) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:44]
ST_25 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str10) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:44]
ST_25 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 10000, i32 5000, [1 x i8]* @p_str2) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:45]
ST_25 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:45]
ST_25 : Operation 85 [1/21] (0.00ns)   --->   "call fastcc void @accumulateHW(i16 signext %x, i16 signext %y_cast, i1 zeroext %pol)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 86 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str10, i32 %tmp_2) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:53]
ST_25 : Operation 87 [1/1] (0.00ns)   --->   "br label %1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]

 <State 26> : 0.00ns
ST_26 : Operation 88 [2/2] (0.00ns)   --->   "call fastcc void @copyToPS(i8* %eventSlice, i32 %eventSlice_offset_re)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:55]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 27> : 0.00ns
ST_27 : Operation 89 [1/2] (0.00ns)   --->   "call fastcc void @copyToPS(i8* %eventSlice, i32 %eventSlice_offset_re)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:55]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 90 [1/1] (0.00ns)   --->   "ret void" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:56]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 3.26ns
The critical path consists of the following:
	wire read on port 'eventsArraySize' [26]  (0 ns)
	'shl' operation ('tmp', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43) [31]  (0 ns)
	'xor' operation ('p_neg', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43) [35]  (0 ns)
	'sub' operation ('p_neg_t', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43) [37]  (2.52 ns)
	'select' operation ('tmp_5', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43) [39]  (0 ns)
	'select' operation ('tmp_6', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43) [40]  (0.733 ns)

 <State 3>: 2.47ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43) [44]  (0 ns)
	'icmp' operation ('tmp_8', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43) [45]  (2.47 ns)

 <State 4>: 3.63ns
The critical path consists of the following:
	fifo read on port 'data' (../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46) [52]  (3.63 ns)

 <State 5>: 6.38ns
The critical path consists of the following:
	'call' operation (../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52) to 'accumulateHW' [58]  (6.38 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	'call' operation (../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52) to 'accumulateHW' [58]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	'call' operation (../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52) to 'accumulateHW' [58]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	'call' operation (../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52) to 'accumulateHW' [58]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	'call' operation (../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52) to 'accumulateHW' [58]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	'call' operation (../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52) to 'accumulateHW' [58]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	'call' operation (../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52) to 'accumulateHW' [58]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	'call' operation (../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52) to 'accumulateHW' [58]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	'call' operation (../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52) to 'accumulateHW' [58]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	'call' operation (../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52) to 'accumulateHW' [58]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	'call' operation (../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52) to 'accumulateHW' [58]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	'call' operation (../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52) to 'accumulateHW' [58]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	'call' operation (../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52) to 'accumulateHW' [58]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	'call' operation (../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52) to 'accumulateHW' [58]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	'call' operation (../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52) to 'accumulateHW' [58]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	'call' operation (../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52) to 'accumulateHW' [58]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	'call' operation (../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52) to 'accumulateHW' [58]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	'call' operation (../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52) to 'accumulateHW' [58]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	'call' operation (../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52) to 'accumulateHW' [58]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	'call' operation (../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52) to 'accumulateHW' [58]  (7.3 ns)

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
