
D:\DESKTOP\Integrated\lab4\lab4\solution1\sim\verilog>set PATH= 

D:\DESKTOP\Integrated\lab4\lab4\solution1\sim\verilog>call D:/Xilinx_2019/Vivado/2019.2/bin/xelab xil_defaultlib.apatb_sobel_accel_top glbl -prj sobel_accel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "D:/Xilinx_2019/Vivado/2019.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s sobel_accel  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Xilinx_2019/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx_2019/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_sobel_accel_top glbl -prj sobel_accel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile D:/Xilinx_2019/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s sobel_accel 
Multi-threading is on. Using 10 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/AddWeighted.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddWeighted
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/AESL_axi_slave_CONTROL_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CONTROL_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/AESL_axi_s_INPUT_STREAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_INPUT_STREAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/AESL_axi_s_OUTPUT_STREAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_OUTPUT_STREAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/AXIvideo2Mat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIvideo2Mat
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/Block_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/ConvertScaleAbs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvertScaleAbs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/ConvertScaleAbs273.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvertScaleAbs273
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/CvtColor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CvtColor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/CvtColor_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CvtColor_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/Duplicate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Duplicate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/fifo_w12_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w12_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w12_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/fifo_w12_d8_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w12_d8_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w12_d8_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/fifo_w16_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/fifo_w8_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w8_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w8_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/Filter2D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Filter2D
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/Filter2D_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Filter2D_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/Filter2D_1_k_buf_eOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Filter2D_1_k_buf_eOg_ram
INFO: [VRFC 10-311] analyzing module Filter2D_1_k_buf_eOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/GaussianBlur.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GaussianBlur
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/Mat2AXIvideo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat2AXIvideo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/regslice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regslice_both
INFO: [VRFC 10-311] analyzing module regslice_forward
INFO: [VRFC 10-311] analyzing module regslice_reverse
INFO: [VRFC 10-311] analyzing module regslice_both_w1
INFO: [VRFC 10-311] analyzing module regslice_forward_w1
INFO: [VRFC 10-311] analyzing module regslice_reverse_w1
INFO: [VRFC 10-311] analyzing module ibuf
INFO: [VRFC 10-311] analyzing module obuf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/Sobel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sobel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/Sobel_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sobel_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/sobel_accel.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_sobel_accel_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/sobel_accel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_accel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/sobel_accel_ama_akbM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_accel_ama_akbM_DSP48_5
INFO: [VRFC 10-311] analyzing module sobel_accel_ama_akbM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/sobel_accel_CONTROL_BUS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_accel_CONTROL_BUS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/sobel_accel_dadd_udo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_accel_dadd_udo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/sobel_accel_dmul_vdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_accel_dmul_vdy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/sobel_accel_mac_mcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_accel_mac_mcud_DSP48_1
INFO: [VRFC 10-311] analyzing module sobel_accel_mac_mcud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/sobel_accel_mac_mdEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_accel_mac_mdEe_DSP48_2
INFO: [VRFC 10-311] analyzing module sobel_accel_mac_mdEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/sobel_accel_mac_mjbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_accel_mac_mjbC_DSP48_4
INFO: [VRFC 10-311] analyzing module sobel_accel_mac_mjbC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/sobel_accel_mac_mlbW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_accel_mac_mlbW_DSP48_6
INFO: [VRFC 10-311] analyzing module sobel_accel_mac_mlbW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/sobel_accel_mac_mpcA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_accel_mac_mpcA_DSP48_7
INFO: [VRFC 10-311] analyzing module sobel_accel_mac_mpcA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/sobel_accel_mac_mqcK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_accel_mac_mqcK_DSP48_8
INFO: [VRFC 10-311] analyzing module sobel_accel_mac_mqcK
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/sobel_accel_mac_mrcU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_accel_mac_mrcU_DSP48_9
INFO: [VRFC 10-311] analyzing module sobel_accel_mac_mrcU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/sobel_accel_mac_msc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_accel_mac_msc4_DSP48_10
INFO: [VRFC 10-311] analyzing module sobel_accel_mac_msc4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/sobel_accel_mul_mbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_accel_mul_mbkb_DSP48_0
INFO: [VRFC 10-311] analyzing module sobel_accel_mul_mbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/sobel_accel_mul_mibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_accel_mul_mibs_DSP48_3
INFO: [VRFC 10-311] analyzing module sobel_accel_mul_mibs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/sobel_accel_mux_3hbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_accel_mux_3hbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/sobel_accel_sitodtde.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_accel_sitodtde
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/sobel_accel_uitodwdI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_accel_uitodwdI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/start_for_AddWeigxdS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_AddWeigxdS_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_AddWeigxdS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/start_for_ConvertCeG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_ConvertCeG_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_ConvertCeG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/start_for_ConvertDeQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_ConvertDeQ_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_ConvertDeQ
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/start_for_CvtColoEe0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_CvtColoEe0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_CvtColoEe0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/start_for_CvtColoyd2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_CvtColoyd2_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_CvtColoyd2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/start_for_DuplicaAem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_DuplicaAem_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_DuplicaAem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/start_for_Gaussiazec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Gaussiazec_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Gaussiazec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/start_for_Mat2AXIFfa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Mat2AXIFfa_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Mat2AXIFfa
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/start_for_Sobel_1Bew.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Sobel_1Bew_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Sobel_1Bew
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/start_for_Sobel_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Sobel_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Sobel_U0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/ip/xil_defaultlib/sobel_accel_ap_dadd_3_full_dsp_64.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sobel_accel_ap_dadd_3_full_dsp_64'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/ip/xil_defaultlib/sobel_accel_ap_dmul_4_max_dsp_64.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sobel_accel_ap_dmul_4_max_dsp_64'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/ip/xil_defaultlib/sobel_accel_ap_sitodp_4_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sobel_accel_ap_sitodp_4_no_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/ip/xil_defaultlib/sobel_accel_ap_uitodp_4_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sobel_accel_ap_uitodp_4_no_dsp_32'
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/ip/xil_defaultlib/sobel_accel_ap_sitodp_4_no_dsp_32.vhd:196]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/sobel_accel_ap_dadd_3_full_dsp_64.vhd:201]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/sobel_accel_ap_dmul_4_max_dsp_64.vhd:201]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/sobel_accel_ap_uitodp_4_no_dsp_32.vhd:196]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_9.floating_point_v7_1_9_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_9.floating_point_v7_1_9_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_9.floating_point_v7_1_9_exp_table_...
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_9.floating_point_v7_1_9_pkg
Compiling package floating_point_v7_1_9.flt_utils
Compiling package floating_point_v7_1_9.vt2mutils
Compiling package floating_point_v7_1_9.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.sobel_accel_CONTROL_BUS_s_axi
Compiling module xil_defaultlib.Block_proc
Compiling module xil_defaultlib.ibuf(W=25)
Compiling module xil_defaultlib.obuf(W=25)
Compiling module xil_defaultlib.regslice_both(DataWidth=24)
Compiling module xil_defaultlib.ibuf(W=4)
Compiling module xil_defaultlib.obuf(W=4)
Compiling module xil_defaultlib.regslice_both(DataWidth=3)
Compiling module xil_defaultlib.ibuf(W=2)
Compiling module xil_defaultlib.obuf(W=2)
Compiling module xil_defaultlib.regslice_both(DataWidth=1)
Compiling module xil_defaultlib.AXIvideo2Mat
Compiling module xil_defaultlib.sobel_accel_mul_mbkb_DSP48_0
Compiling module xil_defaultlib.sobel_accel_mul_mbkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.sobel_accel_mac_mcud_DSP48_1
Compiling module xil_defaultlib.sobel_accel_mac_mcud(ID=1,NUM_ST...
Compiling module xil_defaultlib.sobel_accel_mac_mdEe_DSP48_2
Compiling module xil_defaultlib.sobel_accel_mac_mdEe(ID=1,NUM_ST...
Compiling module xil_defaultlib.CvtColor_1
Compiling module xil_defaultlib.Filter2D_1_k_buf_eOg_ram
Compiling module xil_defaultlib.Filter2D_1_k_buf_eOg(DataWidth=8...
Compiling module xil_defaultlib.sobel_accel_mux_3hbi(ID=1,din0_W...
Compiling module xil_defaultlib.sobel_accel_mul_mibs_DSP48_3
Compiling module xil_defaultlib.sobel_accel_mul_mibs(ID=1,NUM_ST...
Compiling module xil_defaultlib.sobel_accel_mac_mjbC_DSP48_4
Compiling module xil_defaultlib.sobel_accel_mac_mjbC(ID=1,NUM_ST...
Compiling module xil_defaultlib.sobel_accel_ama_akbM_DSP48_5
Compiling module xil_defaultlib.sobel_accel_ama_akbM(ID=1,NUM_ST...
Compiling module xil_defaultlib.sobel_accel_mac_mlbW_DSP48_6
Compiling module xil_defaultlib.sobel_accel_mac_mlbW(ID=1,NUM_ST...
Compiling module xil_defaultlib.Filter2D_1
Compiling module xil_defaultlib.GaussianBlur
Compiling module xil_defaultlib.Duplicate
Compiling module xil_defaultlib.sobel_accel_mac_mpcA_DSP48_7
Compiling module xil_defaultlib.sobel_accel_mac_mpcA(ID=1,NUM_ST...
Compiling module xil_defaultlib.sobel_accel_mac_mqcK_DSP48_8
Compiling module xil_defaultlib.sobel_accel_mac_mqcK(ID=1,NUM_ST...
Compiling module xil_defaultlib.sobel_accel_mac_mrcU_DSP48_9
Compiling module xil_defaultlib.sobel_accel_mac_mrcU(ID=1,NUM_ST...
Compiling module xil_defaultlib.sobel_accel_mac_msc4_DSP48_10
Compiling module xil_defaultlib.sobel_accel_mac_msc4(ID=1,NUM_ST...
Compiling module xil_defaultlib.Filter2D
Compiling module xil_defaultlib.Sobel
Compiling module xil_defaultlib.Sobel_1
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_9.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_9.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_9.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=32,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_9.shift_msb_first [\shift_msb_first(a_width=32,dist...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=26,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=27,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=29,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_9.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [delay_default]
Compiling architecture synth of entity floating_point_v7_1_9.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_9.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_9.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9_viv [\floating_point_v7_1_9_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9 [\floating_point_v7_1_9(c_xdevice...]
Compiling architecture sobel_accel_ap_sitodp_4_no_dsp_32_arch of entity xil_defaultlib.sobel_accel_ap_sitodp_4_no_dsp_32 [sobel_accel_ap_sitodp_4_no_dsp_3...]
Compiling module xil_defaultlib.sobel_accel_sitodtde(ID=1)
Compiling module xil_defaultlib.ConvertScaleAbs273
Compiling module xil_defaultlib.ConvertScaleAbs
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_9.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_9.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=55,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_9.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture rtl of entity floating_point_v7_1_9.alignment [\alignment(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=47,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=48,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=9,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=9)\]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_9.addsub_dsp [\addsub_dsp(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_9.addsub [\addsub(c_xdevicefamily="zynq",c...]
Compiling architecture rtl of entity floating_point_v7_1_9.align_add [\align_add(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_9.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture rtl of entity floating_point_v7_1_9.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture rtl of entity floating_point_v7_1_9.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_9.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=56)\]
Compiling architecture rtl of entity floating_point_v7_1_9.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=19,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_9.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_9.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=12,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_9.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_9.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_9.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_9.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_9.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=2,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_add_exp [\flt_add_exp(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_9.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9_viv [\floating_point_v7_1_9_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9 [\floating_point_v7_1_9(c_xdevice...]
Compiling architecture sobel_accel_ap_dadd_3_full_dsp_64_arch of entity xil_defaultlib.sobel_accel_ap_dadd_3_full_dsp_64 [sobel_accel_ap_dadd_3_full_dsp_6...]
Compiling module xil_defaultlib.sobel_accel_dadd_udo(ID=1)
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,b_...]
Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=17)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_9.fix_mult_dsp48e1_dbl [\fix_mult_dsp48e1_dbl(mult_usage...]
Compiling architecture rtl of entity floating_point_v7_1_9.fix_mult [\fix_mult(c_xdevicefamily="zynq"...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_9.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_9.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,length=3,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=11,length=3)\]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=54,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_9.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_9.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_mult [\flt_mult(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9_viv [\floating_point_v7_1_9_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9 [\floating_point_v7_1_9(c_xdevice...]
Compiling architecture sobel_accel_ap_dmul_4_max_dsp_64_arch of entity xil_defaultlib.sobel_accel_ap_dmul_4_max_dsp_64 [sobel_accel_ap_dmul_4_max_dsp_64...]
Compiling module xil_defaultlib.sobel_accel_dmul_vdy(ID=1)
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=16,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=16)\]
Compiling architecture rtl of entity floating_point_v7_1_9.norm_zero_det [\norm_zero_det(data_width=10,nor...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=64)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_9.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture rtl of entity floating_point_v7_1_9.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_9.shift_msb_first [\shift_msb_first(a_width=64,dist...]
Compiling architecture rtl of entity floating_point_v7_1_9.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_9.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_9.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9_viv [\floating_point_v7_1_9_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9 [\floating_point_v7_1_9(c_xdevice...]
Compiling architecture sobel_accel_ap_uitodp_4_no_dsp_32_arch of entity xil_defaultlib.sobel_accel_ap_uitodp_4_no_dsp_32 [sobel_accel_ap_uitodp_4_no_dsp_3...]
Compiling module xil_defaultlib.sobel_accel_uitodwdI(ID=1)
Compiling module xil_defaultlib.AddWeighted
Compiling module xil_defaultlib.CvtColor
Compiling module xil_defaultlib.Mat2AXIvideo
Compiling module xil_defaultlib.fifo_w12_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w12_d2_A
Compiling module xil_defaultlib.fifo_w12_d8_A_shiftReg
Compiling module xil_defaultlib.fifo_w12_d8_A
Compiling module xil_defaultlib.fifo_w8_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w8_d2_A
Compiling module xil_defaultlib.fifo_w16_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d2_A
Compiling module xil_defaultlib.start_for_AddWeigxdS_shiftReg
Compiling module xil_defaultlib.start_for_AddWeigxdS
Compiling module xil_defaultlib.start_for_CvtColoyd2_shiftReg
Compiling module xil_defaultlib.start_for_CvtColoyd2
Compiling module xil_defaultlib.start_for_Gaussiazec_shiftReg
Compiling module xil_defaultlib.start_for_Gaussiazec
Compiling module xil_defaultlib.start_for_DuplicaAem_shiftReg
Compiling module xil_defaultlib.start_for_DuplicaAem
Compiling module xil_defaultlib.start_for_Sobel_U0_shiftReg
Compiling module xil_defaultlib.start_for_Sobel_U0
Compiling module xil_defaultlib.start_for_Sobel_1Bew_shiftReg
Compiling module xil_defaultlib.start_for_Sobel_1Bew
Compiling module xil_defaultlib.start_for_ConvertCeG_shiftReg
Compiling module xil_defaultlib.start_for_ConvertCeG
Compiling module xil_defaultlib.start_for_ConvertDeQ_shiftReg
Compiling module xil_defaultlib.start_for_ConvertDeQ
Compiling module xil_defaultlib.start_for_CvtColoEe0_shiftReg
Compiling module xil_defaultlib.start_for_CvtColoEe0
Compiling module xil_defaultlib.start_for_Mat2AXIFfa_shiftReg
Compiling module xil_defaultlib.start_for_Mat2AXIFfa
Compiling module xil_defaultlib.sobel_accel
Compiling module xil_defaultlib.fifo(DEPTH=2073600,WIDTH=24)
Compiling module xil_defaultlib.fifo(DEPTH=2073600,WIDTH=3)
Compiling module xil_defaultlib.fifo(DEPTH=2073600,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_INPUT_STREAM
Compiling module xil_defaultlib.AESL_axi_s_OUTPUT_STREAM
Compiling module xil_defaultlib.AESL_axi_slave_CONTROL_BUS
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_sobel_accel_top
Compiling module work.glbl
Built simulation snapshot sobel_accel

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/xsim.dir/sobel_accel/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/xsim.dir/sobel_accel/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Dec  7 18:43:19 2022. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx_2019/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Dec  7 18:43:19 2022...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/sobel_accel/xsim_script.tcl
# xsim {sobel_accel} -autoloadwcfg -tclbatch {sobel_accel.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source sobel_accel.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
