# util_funcs

# TODO
verilog_utils:\
return a dictionary with all gate mapped.\
- Toplevel:
  - gates:
    - gate1:(gate_name)
      - "index"
      - "gate_name"
      - "type"
      - "type_name"
    - gate2:
  - modules:
    - module1:
      - IO:
        - input1:
        - output1:
      - Gates:
        - gate1:
          - "index"
          - "name"
          - "type"
          - "type_name"
        - gate2:...
    - module2:...
  
write a log file to same path of circuit folder.
