// Seed: 3853200329
module module_0 (
    input tri1 id_0,
    input tri  id_1
);
  id_3(
      .id_0(1), .id_1(id_0), .id_2(1)
  );
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1,
    output tri0 id_2,
    input logic id_3,
    output tri0 id_4,
    input wire id_5,
    output wire id_6,
    input wand id_7,
    input tri1 id_8,
    output tri id_9,
    output tri0 id_10,
    input supply1 id_11,
    output tri0 id_12,
    input supply0 id_13,
    input supply1 id_14,
    output logic id_15,
    output wor id_16,
    input tri1 id_17
);
  module_0(
      id_7, id_11
  );
  always @(posedge id_7) id_15 <= id_3;
endmodule
