

================================================================
== Vivado HLS Report for 'warp_stream_accel'
================================================================
* Date:           Fri Jul 31 10:42:11 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        warpPerpective
* Solution:       FullHD_solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.913|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+----------+
    |    Latency    |    Interval   | Pipeline |
    | min |   max   | min |   max   |   Type   |
    +-----+---------+-----+---------+----------+
    |  123|  2162200|  119|  2162196| dataflow |
    +-----+---------+-----+---------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%imgOutput1_cols_c7 = alloca i12, align 2"   --->   Operation 9 'alloca' 'imgOutput1_cols_c7' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%imgOutput1_rows_c6 = alloca i12, align 2"   --->   Operation 10 'alloca' 'imgOutput1_rows_c6' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%imgInput1_cols_c5 = alloca i12, align 2"   --->   Operation 11 'alloca' 'imgInput1_cols_c5' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%imgInput1_rows_c4 = alloca i12, align 2"   --->   Operation 12 'alloca' 'imgInput1_rows_c4' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%imgOutput1_cols_c = alloca i12, align 2"   --->   Operation 13 'alloca' 'imgOutput1_cols_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%imgOutput1_rows_c = alloca i12, align 2"   --->   Operation 14 'alloca' 'imgOutput1_rows_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%imgInput1_cols_c = alloca i12, align 2"   --->   Operation 15 'alloca' 'imgInput1_cols_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%imgInput1_rows_c = alloca i12, align 2"   --->   Operation 16 'alloca' 'imgInput1_rows_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%imgInput1_data_V = alloca i8, align 1" [warpPerpective/warpPerspective_accel.cpp:9]   --->   Operation 17 'alloca' 'imgInput1_data_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%imgOutput1_data_V = alloca i8, align 1" [warpPerpective/warpPerspective_accel.cpp:10]   --->   Operation 18 'alloca' 'imgOutput1_data_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call fastcc void @Block__proc(i12* %imgInput1_rows_c, i12* %imgInput1_cols_c, i12* %imgOutput1_rows_c, i12* %imgOutput1_cols_c)"   --->   Operation 19 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (0.00ns)   --->   "call fastcc void @AXIvideo2xfMat(i8* %p_src_V_data_V, i1* %p_src_V_keep_V, i1* %p_src_V_strb_V, i1* %p_src_V_user_V, i1* %p_src_V_last_V, i1* %p_src_V_id_V, i1* %p_src_V_dest_V, i12* %imgInput1_rows_c, i12* %imgInput1_cols_c, i8* %imgInput1_data_V, i12* %imgInput1_rows_c4, i12* %imgInput1_cols_c5)" [warpPerpective/warpPerspective_accel.cpp:19]   --->   Operation 20 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 21 [1/2] (0.00ns)   --->   "call fastcc void @AXIvideo2xfMat(i8* %p_src_V_data_V, i1* %p_src_V_keep_V, i1* %p_src_V_strb_V, i1* %p_src_V_user_V, i1* %p_src_V_last_V, i1* %p_src_V_id_V, i1* %p_src_V_dest_V, i12* %imgInput1_rows_c, i12* %imgInput1_cols_c, i8* %imgInput1_data_V, i12* %imgInput1_rows_c4, i12* %imgInput1_cols_c5)" [warpPerpective/warpPerspective_accel.cpp:19]   --->   Operation 21 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 22 [2/2] (0.00ns)   --->   "call fastcc void @warpTransform(i12* %imgInput1_rows_c4, i12* %imgInput1_cols_c5, i8* %imgInput1_data_V, i12* %imgOutput1_rows_c, i12* %imgOutput1_cols_c, i8* %imgOutput1_data_V, [9 x float]* %R, i12* %imgOutput1_rows_c6, i12* %imgOutput1_cols_c7)" [warpPerpective/warpPerspective_accel.cpp:21]   --->   Operation 22 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 23 [1/2] (0.00ns)   --->   "call fastcc void @warpTransform(i12* %imgInput1_rows_c4, i12* %imgInput1_cols_c5, i8* %imgInput1_data_V, i12* %imgOutput1_rows_c, i12* %imgOutput1_cols_c, i8* %imgOutput1_data_V, [9 x float]* %R, i12* %imgOutput1_rows_c6, i12* %imgOutput1_cols_c7)" [warpPerpective/warpPerspective_accel.cpp:21]   --->   Operation 23 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 24 [2/2] (0.00ns)   --->   "call fastcc void @xfMat2AXIvideo(i12* %imgOutput1_rows_c6, i12* %imgOutput1_cols_c7, i8* %imgOutput1_data_V, i8* %p_dst_V_data_V, i1* %p_dst_V_keep_V, i1* %p_dst_V_strb_V, i1* %p_dst_V_user_V, i1* %p_dst_V_last_V, i1* %p_dst_V_id_V, i1* %p_dst_V_dest_V)" [warpPerpective/warpPerspective_accel.cpp:23]   --->   Operation 24 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 25 [1/2] (0.00ns)   --->   "call fastcc void @xfMat2AXIvideo(i12* %imgOutput1_rows_c6, i12* %imgOutput1_cols_c7, i8* %imgOutput1_data_V, i8* %p_dst_V_data_V, i1* %p_dst_V_keep_V, i1* %p_dst_V_strb_V, i1* %p_dst_V_user_V, i1* %p_dst_V_last_V, i1* %p_dst_V_id_V, i1* %p_dst_V_dest_V)" [warpPerpective/warpPerspective_accel.cpp:23]   --->   Operation 25 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str2) nounwind" [warpPerpective/warpPerspective_accel.cpp:17]   --->   Operation 26 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %p_src_V_data_V), !map !171"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_src_V_keep_V), !map !177"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_src_V_strb_V), !map !181"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_src_V_user_V), !map !185"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_src_V_last_V), !map !189"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_src_V_id_V), !map !193"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_src_V_dest_V), !map !197"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %p_dst_V_data_V), !map !201"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_dst_V_keep_V), !map !205"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_dst_V_strb_V), !map !209"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_dst_V_user_V), !map !213"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_dst_V_last_V), !map !217"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_dst_V_id_V), !map !221"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_dst_V_dest_V), !map !225"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x float]* %R), !map !229"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @warp_stream_accel_st) nounwind"   --->   Operation 42 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @imgInput1_OC_data_OC, i32 1, [1 x i8]* @p_str396, [1 x i8]* @p_str396, i32 1, i32 2073600, i8* %imgInput1_data_V, i8* %imgInput1_data_V)"   --->   Operation 43 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imgInput1_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str397, i32 0, i32 0, [1 x i8]* @p_str398, [1 x i8]* @p_str399, [1 x i8]* @p_str400, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str401, [1 x i8]* @p_str402)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @imgOutput1_OC_data_O, i32 1, [1 x i8]* @p_str389, [1 x i8]* @p_str389, i32 1, i32 2073600, i8* %imgOutput1_data_V, i8* %imgOutput1_data_V)"   --->   Operation 45 'specchannel' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imgOutput1_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str390, i32 0, i32 0, [1 x i8]* @p_str391, [1 x i8]* @p_str392, [1 x i8]* @p_str393, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str394, [1 x i8]* @p_str395)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_V_data_V, i1* %p_src_V_keep_V, i1* %p_src_V_strb_V, i1* %p_src_V_user_V, i1* %p_src_V_last_V, i1* %p_src_V_id_V, i1* %p_src_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [warpPerpective/warpPerspective_accel.cpp:4]   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_V_data_V, i1* %p_dst_V_keep_V, i1* %p_dst_V_strb_V, i1* %p_dst_V_user_V, i1* %p_dst_V_last_V, i1* %p_dst_V_id_V, i1* %p_dst_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [warpPerpective/warpPerspective_accel.cpp:5]   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @imgInput1_OC_rows_c_s, i32 1, [1 x i8]* @p_str232, [1 x i8]* @p_str232, i32 2, i32 0, i12* %imgInput1_rows_c, i12* %imgInput1_rows_c)"   --->   Operation 49 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %imgInput1_rows_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str233, i32 0, i32 0, [1 x i8]* @p_str234, [1 x i8]* @p_str235, [1 x i8]* @p_str236, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str237, [1 x i8]* @p_str238)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @imgInput1_OC_cols_c_s, i32 1, [1 x i8]* @p_str239, [1 x i8]* @p_str239, i32 2, i32 0, i12* %imgInput1_cols_c, i12* %imgInput1_cols_c)"   --->   Operation 51 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %imgInput1_cols_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str240, i32 0, i32 0, [1 x i8]* @p_str241, [1 x i8]* @p_str242, [1 x i8]* @p_str243, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str244, [1 x i8]* @p_str245)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @imgOutput1_OC_rows_c_1, i32 1, [1 x i8]* @p_str246, [1 x i8]* @p_str246, i32 3, i32 0, i12* %imgOutput1_rows_c, i12* %imgOutput1_rows_c)"   --->   Operation 53 'specchannel' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %imgOutput1_rows_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str247, i32 0, i32 0, [1 x i8]* @p_str248, [1 x i8]* @p_str249, [1 x i8]* @p_str250, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str251, [1 x i8]* @p_str252)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @imgOutput1_OC_cols_c_1, i32 1, [1 x i8]* @p_str253, [1 x i8]* @p_str253, i32 3, i32 0, i12* %imgOutput1_cols_c, i12* %imgOutput1_cols_c)"   --->   Operation 55 'specchannel' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %imgOutput1_cols_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str254, i32 0, i32 0, [1 x i8]* @p_str255, [1 x i8]* @p_str256, [1 x i8]* @p_str257, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str258, [1 x i8]* @p_str259)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @imgInput1_OC_rows_c4, i32 1, [1 x i8]* @p_str281, [1 x i8]* @p_str281, i32 2, i32 0, i12* %imgInput1_rows_c4, i12* %imgInput1_rows_c4)"   --->   Operation 57 'specchannel' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %imgInput1_rows_c4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str282, i32 0, i32 0, [1 x i8]* @p_str283, [1 x i8]* @p_str284, [1 x i8]* @p_str285, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str286, [1 x i8]* @p_str287)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @imgInput1_OC_cols_c5, i32 1, [1 x i8]* @p_str288, [1 x i8]* @p_str288, i32 2, i32 0, i12* %imgInput1_cols_c5, i12* %imgInput1_cols_c5)"   --->   Operation 59 'specchannel' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %imgInput1_cols_c5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str289, i32 0, i32 0, [1 x i8]* @p_str290, [1 x i8]* @p_str291, [1 x i8]* @p_str292, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str293, [1 x i8]* @p_str294)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @imgOutput1_OC_rows_c, i32 1, [1 x i8]* @p_str360, [1 x i8]* @p_str360, i32 2, i32 0, i12* %imgOutput1_rows_c6, i12* %imgOutput1_rows_c6)"   --->   Operation 61 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %imgOutput1_rows_c6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str361, i32 0, i32 0, [1 x i8]* @p_str362, [1 x i8]* @p_str363, [1 x i8]* @p_str364, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str365, [1 x i8]* @p_str366)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @imgOutput1_OC_cols_c, i32 1, [1 x i8]* @p_str367, [1 x i8]* @p_str367, i32 2, i32 0, i12* %imgOutput1_cols_c7, i12* %imgOutput1_cols_c7)"   --->   Operation 63 'specchannel' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %imgOutput1_cols_c7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str368, i32 0, i32 0, [1 x i8]* @p_str369, [1 x i8]* @p_str370, [1 x i8]* @p_str371, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str372, [1 x i8]* @p_str373)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "ret void" [warpPerpective/warpPerspective_accel.cpp:27]   --->   Operation 65 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
