{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1689644245346 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689644245346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 17 22:37:25 2023 " "Processing started: Mon Jul 17 22:37:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689644245346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644245346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off xm23_cpu -c xm23_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off xm23_cpu -c xm23_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644245346 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1689644245549 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1689644245550 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "xm23_cpu.v(150) " "Verilog HDL information at xm23_cpu.v(150): always construct contains both blocking and non-blocking assignments" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 150 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1689644250543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xm23_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file xm23_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 xm23_cpu " "Found entity 1: xm23_cpu" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689644250544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250544 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "view_data.v(31) " "Verilog HDL information at view_data.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1689644250545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "view_data.v 1 1 " "Found 1 design units, including 1 entities, in source file view_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 view_data " "Found entity 1: view_data" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689644250545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689644250546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689644250547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250547 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "instruction_decoder.v(41) " "Verilog HDL information at instruction_decoder.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "instruction_decoder.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/instruction_decoder.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1689644250548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "instruction_decoder.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/instruction_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689644250548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Found entity 1: sign_extender" {  } { { "sign_extender.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/sign_extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689644250549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250549 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "byte_manip.v(14) " "Verilog HDL information at byte_manip.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1689644250550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "byte_manip.v 1 1 " "Found 1 design units, including 1 entities, in source file byte_manip.v" { { "Info" "ISGN_ENTITY_NAME" "1 byte_manip " "Found entity 1: byte_manip" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689644250550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cex_code.v 1 1 " "Found 1 design units, including 1 entities, in source file cex_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 cex_code " "Found entity 1: cex_code" {  } { { "cex_code.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/cex_code.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689644250551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250551 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 control_unit.v(359) " "Verilog HDL Expression warning at control_unit.v(359): truncated literal to match 1 bits" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 359 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1689644250552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689644250553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689644250553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250553 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FLTi xm23_cpu.v(120) " "Verilog HDL Implicit Net warning at xm23_cpu.v(120): created implicit net for \"FLTi\"" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689644250553 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "xm23_cpu " "Elaborating entity \"xm23_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1689644250575 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mar_mem_bus xm23_cpu.v(46) " "Verilog HDL or VHDL warning at xm23_cpu.v(46): object \"mar_mem_bus\" assigned a value but never read" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689644250582 "|xm23_cpu"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "65536 0 255 xm23_cpu.v(27) " "Verilog HDL warning at xm23_cpu.v(27): number of words (65536) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 27 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1689644250582 "|xm23_cpu"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "reg_file xm23_cpu.v(26) " "Verilog HDL warning at xm23_cpu.v(26): initial value for variable reg_file should be constant" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 26 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1689644250582 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "xm23_cpu.v(90) " "Verilog HDL or VHDL warning at the xm23_cpu.v(90): index expression is not wide enough to address all of the elements in the array" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 90 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1689644250582 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 xm23_cpu.v(95) " "Verilog HDL assignment warning at xm23_cpu.v(95): truncated value with size 32 to match size of target (16)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689644250582 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "xm23_cpu.v(100) " "Verilog HDL or VHDL warning at the xm23_cpu.v(100): index expression is not wide enough to address all of the elements in the array" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 100 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1689644250582 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "xm23_cpu.v(101) " "Verilog HDL or VHDL warning at the xm23_cpu.v(101): index expression is not wide enough to address all of the elements in the array" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 101 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1689644250582 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "xm23_cpu.v(102) " "Verilog HDL or VHDL warning at the xm23_cpu.v(102): index expression is not wide enough to address all of the elements in the array" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 102 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1689644250582 "|xm23_cpu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr xm23_cpu.v(153) " "Verilog HDL Always Construct warning at xm23_cpu.v(153): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689644250582 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bkpnt xm23_cpu.v(150) " "Verilog HDL Always Construct warning at xm23_cpu.v(150): inferring latch(es) for variable \"bkpnt\", which holds its previous value in one or more paths through the always construct" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 150 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689644250582 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[0\] xm23_cpu.v(150) " "Inferred latch for \"bkpnt\[0\]\" at xm23_cpu.v(150)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250582 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[1\] xm23_cpu.v(150) " "Inferred latch for \"bkpnt\[1\]\" at xm23_cpu.v(150)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250582 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[2\] xm23_cpu.v(150) " "Inferred latch for \"bkpnt\[2\]\" at xm23_cpu.v(150)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250582 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[3\] xm23_cpu.v(150) " "Inferred latch for \"bkpnt\[3\]\" at xm23_cpu.v(150)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250582 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[4\] xm23_cpu.v(150) " "Inferred latch for \"bkpnt\[4\]\" at xm23_cpu.v(150)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250582 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[5\] xm23_cpu.v(150) " "Inferred latch for \"bkpnt\[5\]\" at xm23_cpu.v(150)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250582 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[6\] xm23_cpu.v(150) " "Inferred latch for \"bkpnt\[6\]\" at xm23_cpu.v(150)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250582 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[7\] xm23_cpu.v(150) " "Inferred latch for \"bkpnt\[7\]\" at xm23_cpu.v(150)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250582 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[8\] xm23_cpu.v(150) " "Inferred latch for \"bkpnt\[8\]\" at xm23_cpu.v(150)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250582 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[9\] xm23_cpu.v(150) " "Inferred latch for \"bkpnt\[9\]\" at xm23_cpu.v(150)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250582 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[10\] xm23_cpu.v(150) " "Inferred latch for \"bkpnt\[10\]\" at xm23_cpu.v(150)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250582 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[11\] xm23_cpu.v(150) " "Inferred latch for \"bkpnt\[11\]\" at xm23_cpu.v(150)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250582 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[12\] xm23_cpu.v(150) " "Inferred latch for \"bkpnt\[12\]\" at xm23_cpu.v(150)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250582 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[13\] xm23_cpu.v(150) " "Inferred latch for \"bkpnt\[13\]\" at xm23_cpu.v(150)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250582 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[14\] xm23_cpu.v(150) " "Inferred latch for \"bkpnt\[14\]\" at xm23_cpu.v(150)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250583 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[15\] xm23_cpu.v(150) " "Inferred latch for \"bkpnt\[15\]\" at xm23_cpu.v(150)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250583 "|xm23_cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:ram " "Elaborating entity \"memory\" for hierarchy \"memory:ram\"" {  } { { "xm23_cpu.v" "ram" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689644250583 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "65536 0 255 memory.v(12) " "Verilog HDL warning at memory.v(12): number of words (65536) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "memory.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/memory.v" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1689644250595 "|xm23_cpu|memory:ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "view_data view_data:data_viewer " "Elaborating entity \"view_data\" for hierarchy \"view_data:data_viewer\"" {  } { { "xm23_cpu.v" "data_viewer" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689644250608 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LEDG view_data.v(41) " "Verilog HDL Always Construct warning at view_data.v(41): variable \"LEDG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689644250622 "|xm23_cpu|view_data:data_viewer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr view_data.v(43) " "Verilog HDL Always Construct warning at view_data.v(43): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689644250622 "|xm23_cpu|view_data:data_viewer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mem_data view_data.v(44) " "Verilog HDL Always Construct warning at view_data.v(44): variable \"mem_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689644250622 "|xm23_cpu|view_data:data_viewer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LEDG view_data.v(46) " "Verilog HDL Always Construct warning at view_data.v(46): variable \"LEDG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689644250622 "|xm23_cpu|view_data:data_viewer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr view_data.v(48) " "Verilog HDL Always Construct warning at view_data.v(48): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689644250622 "|xm23_cpu|view_data:data_viewer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr view_data.v(49) " "Verilog HDL Always Construct warning at view_data.v(49): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689644250622 "|xm23_cpu|view_data:data_viewer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "psw_data view_data.v(50) " "Verilog HDL Always Construct warning at view_data.v(50): variable \"psw_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689644250622 "|xm23_cpu|view_data:data_viewer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_data view_data.v(52) " "Verilog HDL Always Construct warning at view_data.v(52): variable \"reg_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689644250622 "|xm23_cpu|view_data:data_viewer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDG view_data.v(31) " "Verilog HDL Always Construct warning at view_data.v(31): inferring latch(es) for variable \"LEDG\", which holds its previous value in one or more paths through the always construct" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689644250622 "|xm23_cpu|view_data:data_viewer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDR view_data.v(31) " "Verilog HDL Always Construct warning at view_data.v(31): inferring latch(es) for variable \"LEDR\", which holds its previous value in one or more paths through the always construct" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689644250622 "|xm23_cpu|view_data:data_viewer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data view_data.v(31) " "Verilog HDL Always Construct warning at view_data.v(31): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689644250622 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] view_data.v(31) " "Inferred latch for \"data\[0\]\" at view_data.v(31)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250622 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] view_data.v(31) " "Inferred latch for \"data\[1\]\" at view_data.v(31)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250622 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] view_data.v(31) " "Inferred latch for \"data\[2\]\" at view_data.v(31)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250622 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] view_data.v(31) " "Inferred latch for \"data\[3\]\" at view_data.v(31)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250622 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] view_data.v(31) " "Inferred latch for \"data\[4\]\" at view_data.v(31)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250622 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] view_data.v(31) " "Inferred latch for \"data\[5\]\" at view_data.v(31)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250623 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] view_data.v(31) " "Inferred latch for \"data\[6\]\" at view_data.v(31)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250623 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] view_data.v(31) " "Inferred latch for \"data\[7\]\" at view_data.v(31)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250623 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] view_data.v(31) " "Inferred latch for \"data\[8\]\" at view_data.v(31)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250623 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] view_data.v(31) " "Inferred latch for \"data\[9\]\" at view_data.v(31)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250623 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] view_data.v(31) " "Inferred latch for \"data\[10\]\" at view_data.v(31)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250623 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] view_data.v(31) " "Inferred latch for \"data\[11\]\" at view_data.v(31)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250623 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] view_data.v(31) " "Inferred latch for \"data\[12\]\" at view_data.v(31)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250623 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] view_data.v(31) " "Inferred latch for \"data\[13\]\" at view_data.v(31)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250623 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] view_data.v(31) " "Inferred latch for \"data\[14\]\" at view_data.v(31)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250623 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] view_data.v(31) " "Inferred latch for \"data\[15\]\" at view_data.v(31)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250623 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[0\] view_data.v(34) " "Inferred latch for \"LEDR\[0\]\" at view_data.v(34)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250623 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[1\] view_data.v(34) " "Inferred latch for \"LEDR\[1\]\" at view_data.v(34)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250623 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[2\] view_data.v(34) " "Inferred latch for \"LEDR\[2\]\" at view_data.v(34)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250623 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[3\] view_data.v(34) " "Inferred latch for \"LEDR\[3\]\" at view_data.v(34)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250623 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[4\] view_data.v(34) " "Inferred latch for \"LEDR\[4\]\" at view_data.v(34)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250623 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[5\] view_data.v(34) " "Inferred latch for \"LEDR\[5\]\" at view_data.v(34)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250623 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[6\] view_data.v(34) " "Inferred latch for \"LEDR\[6\]\" at view_data.v(34)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250623 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[7\] view_data.v(34) " "Inferred latch for \"LEDR\[7\]\" at view_data.v(34)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250623 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[8\] view_data.v(34) " "Inferred latch for \"LEDR\[8\]\" at view_data.v(34)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250623 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[9\] view_data.v(34) " "Inferred latch for \"LEDR\[9\]\" at view_data.v(34)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250623 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[10\] view_data.v(34) " "Inferred latch for \"LEDR\[10\]\" at view_data.v(34)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250623 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[11\] view_data.v(34) " "Inferred latch for \"LEDR\[11\]\" at view_data.v(34)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250623 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[12\] view_data.v(34) " "Inferred latch for \"LEDR\[12\]\" at view_data.v(34)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250623 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[13\] view_data.v(34) " "Inferred latch for \"LEDR\[13\]\" at view_data.v(34)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250623 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[14\] view_data.v(34) " "Inferred latch for \"LEDR\[14\]\" at view_data.v(34)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250623 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[15\] view_data.v(34) " "Inferred latch for \"LEDR\[15\]\" at view_data.v(34)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250623 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[0\] view_data.v(34) " "Inferred latch for \"LEDG\[0\]\" at view_data.v(34)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250623 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[1\] view_data.v(34) " "Inferred latch for \"LEDG\[1\]\" at view_data.v(34)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250623 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[2\] view_data.v(34) " "Inferred latch for \"LEDG\[2\]\" at view_data.v(34)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250623 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[3\] view_data.v(34) " "Inferred latch for \"LEDG\[3\]\" at view_data.v(34)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250623 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[4\] view_data.v(34) " "Inferred latch for \"LEDG\[4\]\" at view_data.v(34)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250623 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[5\] view_data.v(34) " "Inferred latch for \"LEDG\[5\]\" at view_data.v(34)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250623 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder view_data:data_viewer\|seven_seg_decoder:decode1 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"view_data:data_viewer\|seven_seg_decoder:decode1\"" {  } { { "view_data.v" "decode1" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689644250624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender sign_extender:sxt_ext " "Elaborating entity \"sign_extender\" for hierarchy \"sign_extender:sxt_ext\"" {  } { { "xm23_cpu.v" "sxt_ext" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689644250640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byte_manip byte_manip:byte_manipulator " "Elaborating entity \"byte_manip\" for hierarchy \"byte_manip:byte_manipulator\"" {  } { { "xm23_cpu.v" "byte_manipulator" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689644250649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder instruction_decoder:ID " "Elaborating entity \"instruction_decoder\" for hierarchy \"instruction_decoder:ID\"" {  } { { "xm23_cpu.v" "ID" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689644250658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:ctrl_unit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:ctrl_unit\"" {  } { { "xm23_cpu.v" "ctrl_unit" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689644250667 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 control_unit.v(112) " "Verilog HDL assignment warning at control_unit.v(112): truncated value with size 7 to match size of target (4)" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689644250677 "|xm23_cpu|control_unit:ctrl_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 control_unit.v(113) " "Verilog HDL assignment warning at control_unit.v(113): truncated value with size 7 to match size of target (4)" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689644250678 "|xm23_cpu|control_unit:ctrl_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 control_unit.v(137) " "Verilog HDL assignment warning at control_unit.v(137): truncated value with size 7 to match size of target (6)" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689644250678 "|xm23_cpu|control_unit:ctrl_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 control_unit.v(162) " "Verilog HDL assignment warning at control_unit.v(162): truncated value with size 7 to match size of target (6)" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689644250678 "|xm23_cpu|control_unit:ctrl_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 3 control_unit.v(261) " "Verilog HDL assignment warning at control_unit.v(261): truncated value with size 7 to match size of target (3)" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689644250678 "|xm23_cpu|control_unit:ctrl_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control_unit.v(384) " "Verilog HDL assignment warning at control_unit.v(384): truncated value with size 32 to match size of target (4)" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689644250678 "|xm23_cpu|control_unit:ctrl_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cex_code control_unit:ctrl_unit\|cex_code:cex_code_ctrl " "Elaborating entity \"cex_code\" for hierarchy \"control_unit:ctrl_unit\|cex_code:cex_code_ctrl\"" {  } { { "control_unit.v" "cex_code_ctrl" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689644250678 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cex_code.v(8) " "Verilog HDL Case Statement warning at cex_code.v(8): incomplete case statement has no default case item" {  } { { "cex_code.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/cex_code.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1689644250694 "|xm23_cpu|control_unit:ctrl_unit|cex_code:cex_code_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result cex_code.v(7) " "Verilog HDL Always Construct warning at cex_code.v(7): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "cex_code.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/cex_code.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689644250694 "|xm23_cpu|control_unit:ctrl_unit|cex_code:cex_code_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result cex_code.v(7) " "Inferred latch for \"result\" at cex_code.v(7)" {  } { { "cex_code.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/cex_code.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644250694 "|xm23_cpu|control_unit:ctrl_unit|cex_code:cex_code_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:arithmetic_logic_unit " "Elaborating entity \"alu\" for hierarchy \"alu:arithmetic_logic_unit\"" {  } { { "xm23_cpu.v" "arithmetic_logic_unit" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689644250695 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(81) " "Verilog HDL assignment warning at alu.v(81): truncated value with size 32 to match size of target (8)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689644250713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(83) " "Verilog HDL assignment warning at alu.v(83): truncated value with size 32 to match size of target (8)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689644250714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(92) " "Verilog HDL assignment warning at alu.v(92): truncated value with size 32 to match size of target (8)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689644250714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(101) " "Verilog HDL assignment warning at alu.v(101): truncated value with size 32 to match size of target (8)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689644250714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(145) " "Verilog HDL assignment warning at alu.v(145): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689644250714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(147) " "Verilog HDL assignment warning at alu.v(147): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689644250714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(152) " "Verilog HDL assignment warning at alu.v(152): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689644250714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(154) " "Verilog HDL assignment warning at alu.v(154): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689644250714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(159) " "Verilog HDL assignment warning at alu.v(159): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689644250714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(161) " "Verilog HDL assignment warning at alu.v(161): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689644250714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(166) " "Verilog HDL assignment warning at alu.v(166): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689644250714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(168) " "Verilog HDL assignment warning at alu.v(168): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689644250714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(173) " "Verilog HDL assignment warning at alu.v(173): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689644250714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(175) " "Verilog HDL assignment warning at alu.v(175): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689644250714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(180) " "Verilog HDL assignment warning at alu.v(180): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689644250714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(182) " "Verilog HDL assignment warning at alu.v(182): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689644250714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PSW_o\[15..5\] alu.v(11) " "Output port \"PSW_o\[15..5\]\" at alu.v(11) has no driver" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689644250714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PSW_o\[3\] alu.v(11) " "Output port \"PSW_o\[3\]\" at alu.v(11) has no driver" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689644250714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FLTi " "Net \"FLTi\" is missing source, defaulting to GND" {  } { { "xm23_cpu.v" "FLTi" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1689644250759 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1689644250759 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FLTi " "Net \"FLTi\" is missing source, defaulting to GND" {  } { { "xm23_cpu.v" "FLTi" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1689644250760 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1689644250760 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FLTi " "Net \"FLTi\" is missing source, defaulting to GND" {  } { { "xm23_cpu.v" "FLTi" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1689644250760 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1689644250760 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FLTi " "Net \"FLTi\" is missing source, defaulting to GND" {  } { { "xm23_cpu.v" "FLTi" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1689644250761 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1689644250761 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FLTi " "Net \"FLTi\" is missing source, defaulting to GND" {  } { { "xm23_cpu.v" "FLTi" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1689644250761 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1689644250761 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Clock " "Found clock multiplexer Clock" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 38 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1689644251011 "|xm23_cpu|Clock"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1689644251011 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory:ram\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory:ram\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689644252842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689644252842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689644252842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689644252842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689644252842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689644252842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689644252842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689644252842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689644252842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689644252842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689644252842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689644252842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689644252842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689644252842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689644252842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689644252842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689644252842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689644252842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_B OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_B set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689644252842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/xm23_cpu.ram0_memory_e411fb78.hdl.mif " "Parameter INIT_FILE set to db/xm23_cpu.ram0_memory_e411fb78.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689644252842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689644252842 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1689644252842 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1689644252842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:ram\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"memory:ram\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689644253023 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:ram\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"memory:ram\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689644253023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689644253023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689644253023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689644253023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689644253023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689644253023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689644253023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689644253023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689644253023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689644253023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689644253023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689644253023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689644253023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689644253023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689644253023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689644253023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689644253023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689644253023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689644253023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/xm23_cpu.ram0_memory_e411fb78.hdl.mif " "Parameter \"INIT_FILE\" = \"db/xm23_cpu.ram0_memory_e411fb78.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689644253023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689644253023 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689644253023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ci72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ci72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ci72 " "Found entity 1: altsyncram_ci72" {  } { { "db/altsyncram_ci72.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/db/altsyncram_ci72.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689644253080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644253080 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1689644253351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[0\] " "Latch view_data:data_viewer\|LEDR\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689644253365 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689644253365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[1\] " "Latch view_data:data_viewer\|LEDR\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689644253365 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689644253365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[2\] " "Latch view_data:data_viewer\|LEDR\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689644253365 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689644253365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[3\] " "Latch view_data:data_viewer\|LEDR\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689644253365 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689644253365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[4\] " "Latch view_data:data_viewer\|LEDR\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689644253365 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689644253365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[5\] " "Latch view_data:data_viewer\|LEDR\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689644253365 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689644253365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[6\] " "Latch view_data:data_viewer\|LEDR\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689644253365 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689644253365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[7\] " "Latch view_data:data_viewer\|LEDR\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689644253365 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689644253365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[8\] " "Latch view_data:data_viewer\|LEDR\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689644253365 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689644253365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[9\] " "Latch view_data:data_viewer\|LEDR\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689644253365 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689644253365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[10\] " "Latch view_data:data_viewer\|LEDR\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689644253365 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689644253365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[11\] " "Latch view_data:data_viewer\|LEDR\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689644253365 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689644253365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[12\] " "Latch view_data:data_viewer\|LEDR\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689644253366 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689644253366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[13\] " "Latch view_data:data_viewer\|LEDR\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689644253366 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689644253366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[14\] " "Latch view_data:data_viewer\|LEDR\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689644253366 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689644253366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[15\] " "Latch view_data:data_viewer\|LEDR\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689644253366 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689644253366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[0\] " "Latch view_data:data_viewer\|data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|LEDG\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|LEDG\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689644253366 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689644253366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[1\] " "Latch view_data:data_viewer\|data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|LEDG\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|LEDG\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689644253366 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689644253366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[2\] " "Latch view_data:data_viewer\|data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|LEDG\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|LEDG\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689644253366 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689644253366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[3\] " "Latch view_data:data_viewer\|data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|LEDG\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|LEDG\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689644253366 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689644253366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[4\] " "Latch view_data:data_viewer\|data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|LEDG\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|LEDG\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689644253366 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689644253366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[5\] " "Latch view_data:data_viewer\|data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|LEDG\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|LEDG\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689644253366 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689644253366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[6\] " "Latch view_data:data_viewer\|data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|LEDG\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|LEDG\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689644253366 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689644253366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[7\] " "Latch view_data:data_viewer\|data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|LEDG\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|LEDG\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689644253366 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689644253366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[8\] " "Latch view_data:data_viewer\|data\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|LEDG\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|LEDG\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689644253366 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689644253366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[9\] " "Latch view_data:data_viewer\|data\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|LEDG\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|LEDG\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689644253366 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689644253366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[10\] " "Latch view_data:data_viewer\|data\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|LEDG\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|LEDG\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689644253366 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689644253366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[11\] " "Latch view_data:data_viewer\|data\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|LEDG\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|LEDG\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689644253366 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689644253366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[12\] " "Latch view_data:data_viewer\|data\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|LEDG\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|LEDG\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689644253366 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689644253366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[13\] " "Latch view_data:data_viewer\|data\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|LEDG\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|LEDG\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689644253366 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689644253366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[14\] " "Latch view_data:data_viewer\|data\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|LEDG\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|LEDG\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689644253366 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689644253366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[15\] " "Latch view_data:data_viewer\|data\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|LEDG\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|LEDG\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689644253366 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689644253366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:ctrl_unit\|cex_code:cex_code_ctrl\|result " "Latch control_unit:ctrl_unit\|cex_code:cex_code_ctrl\|result has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|code\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|code\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689644253366 ""}  } { { "cex_code.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/cex_code.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689644253366 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1689644254238 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31 " "31 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1689644257676 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mccoy/Documents/ECED3900/basic_cpu/output_files/xm23_cpu.map.smsg " "Generated suppressed messages file C:/Users/mccoy/Documents/ECED3900/basic_cpu/output_files/xm23_cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644257744 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1689644257861 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689644257861 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2492 " "Implemented 2492 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1689644257973 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1689644257973 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2408 " "Implemented 2408 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1689644257973 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1689644257973 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1689644257973 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 130 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 130 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689644257988 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 17 22:37:37 2023 " "Processing ended: Mon Jul 17 22:37:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689644257988 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689644257988 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689644257988 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1689644257988 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1689644259314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689644259314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 17 22:37:38 2023 " "Processing started: Mon Jul 17 22:37:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689644259314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1689644259314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off xm23_cpu -c xm23_cpu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off xm23_cpu -c xm23_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1689644259314 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1689644261367 ""}
{ "Info" "0" "" "Project  = xm23_cpu" {  } {  } 0 0 "Project  = xm23_cpu" 0 0 "Fitter" 0 0 1689644261368 ""}
{ "Info" "0" "" "Revision = xm23_cpu" {  } {  } 0 0 "Revision = xm23_cpu" 0 0 "Fitter" 0 0 1689644261368 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1689644261416 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1689644261417 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "xm23_cpu EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"xm23_cpu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1689644261430 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1689644261459 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1689644261459 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1689644261719 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1689644261740 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689644262029 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689644262029 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689644262029 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689644262029 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689644262029 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689644262029 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689644262029 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689644262029 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689644262029 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1689644262029 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mccoy/Documents/ECED3900/basic_cpu/" { { 0 { 0 ""} 0 3419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1689644262049 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mccoy/Documents/ECED3900/basic_cpu/" { { 0 { 0 ""} 0 3421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1689644262049 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mccoy/Documents/ECED3900/basic_cpu/" { { 0 { 0 ""} 0 3423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1689644262049 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mccoy/Documents/ECED3900/basic_cpu/" { { 0 { 0 ""} 0 3425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1689644262049 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mccoy/Documents/ECED3900/basic_cpu/" { { 0 { 0 ""} 0 3427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1689644262049 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1689644262049 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1689644262054 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1689644262240 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "76 76 " "No exact pin location assignment(s) for 76 pins of 76 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1689644262724 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "55 " "The Timing Analyzer is analyzing 55 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1689644263082 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "xm23_cpu.sdc " "Synopsys Design Constraints File file not found: 'xm23_cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1689644263083 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1689644263084 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1689644263096 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1689644263096 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1689644263097 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY\[3\]~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node KEY\[3\]~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1689644263227 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "view_data:data_viewer\|LEDG\[5\]~0 " "Destination node view_data:data_viewer\|LEDG\[5\]~0" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mccoy/Documents/ECED3900/basic_cpu/" { { 0 { 0 ""} 0 1116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689644263227 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "view_data:data_viewer\|LEDR\[15\]~1 " "Destination node view_data:data_viewer\|LEDR\[15\]~1" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mccoy/Documents/ECED3900/basic_cpu/" { { 0 { 0 ""} 0 1119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689644263227 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "view_data:data_viewer\|data\[0\]~30 " "Destination node view_data:data_viewer\|data\[0\]~30" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mccoy/Documents/ECED3900/basic_cpu/" { { 0 { 0 ""} 0 1173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689644263227 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1689644263227 ""}  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mccoy/Documents/ECED3900/basic_cpu/" { { 0 { 0 ""} 0 3394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689644263227 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SW\[17\]~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node SW\[17\]~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1689644263227 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDG7~output " "Destination node LEDG7~output" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mccoy/Documents/ECED3900/basic_cpu/" { { 0 { 0 ""} 0 3373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689644263227 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1689644263227 ""}  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mccoy/Documents/ECED3900/basic_cpu/" { { 0 { 0 ""} 0 3392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689644263227 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock  " "Automatically promoted node Clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1689644263227 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:ctrl_unit\|code\[1\] " "Destination node control_unit:ctrl_unit\|code\[1\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mccoy/Documents/ECED3900/basic_cpu/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689644263227 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:ctrl_unit\|code\[2\] " "Destination node control_unit:ctrl_unit\|code\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mccoy/Documents/ECED3900/basic_cpu/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689644263227 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:ctrl_unit\|code\[3\] " "Destination node control_unit:ctrl_unit\|code\[3\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mccoy/Documents/ECED3900/basic_cpu/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689644263227 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1689644263227 ""}  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mccoy/Documents/ECED3900/basic_cpu/" { { 0 { 0 ""} 0 884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689644263227 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_unit:ctrl_unit\|enables\[14\]  " "Automatically promoted node control_unit:ctrl_unit\|enables\[14\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1689644263227 ""}  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mccoy/Documents/ECED3900/basic_cpu/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689644263227 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_unit:ctrl_unit\|enables\[15\]  " "Automatically promoted node control_unit:ctrl_unit\|enables\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1689644263227 ""}  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mccoy/Documents/ECED3900/basic_cpu/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689644263227 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_unit:ctrl_unit\|enables\[12\]  " "Automatically promoted node control_unit:ctrl_unit\|enables\[12\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1689644263227 ""}  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mccoy/Documents/ECED3900/basic_cpu/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689644263227 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "view_data:data_viewer\|data\[0\]~30  " "Automatically promoted node view_data:data_viewer\|data\[0\]~30 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1689644263227 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mccoy/Documents/ECED3900/basic_cpu/" { { 0 { 0 ""} 0 1173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689644263227 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "view_data:data_viewer\|LEDR\[15\]~1  " "Automatically promoted node view_data:data_viewer\|LEDR\[15\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1689644263227 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mccoy/Documents/ECED3900/basic_cpu/" { { 0 { 0 ""} 0 1119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689644263227 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "view_data:data_viewer\|LEDG\[5\]~0  " "Automatically promoted node view_data:data_viewer\|LEDG\[5\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1689644263227 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mccoy/Documents/ECED3900/basic_cpu/" { { 0 { 0 ""} 0 1116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689644263227 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1689644263497 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1689644263498 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1689644263498 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1689644263500 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1689644263502 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1689644263505 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1689644263505 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1689644263506 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1689644263570 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1689644263571 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1689644263571 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "74 unused 2.5V 21 53 0 " "Number of I/O pins in group: 74 (unused VREF, 2.5V VCCIO, 21 input, 53 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1689644263576 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1689644263576 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1689644263576 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1689644263577 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1689644263577 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1689644263577 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1689644263577 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1689644263577 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1689644263577 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1689644263577 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1689644263577 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1689644263577 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1689644263577 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689644263815 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1689644263827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1689644265213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689644265541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1689644265579 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1689644271143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689644271143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1689644271467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X58_Y12 X68_Y23 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X58_Y12 to location X68_Y23" {  } { { "loc" "" { Generic "C:/Users/mccoy/Documents/ECED3900/basic_cpu/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X58_Y12 to location X68_Y23"} { { 12 { 0 ""} 58 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1689644274544 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1689644274544 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1689644288595 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1689644365382 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1689644365382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:32 " "Fitter routing operations ending: elapsed time is 00:01:32" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689644365390 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.47 " "Total time spent on timing analysis during the Fitter is 1.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1689644365498 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1689644365515 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1689644365816 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1689644365816 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1689644366062 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689644366487 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mccoy/Documents/ECED3900/basic_cpu/output_files/xm23_cpu.fit.smsg " "Generated suppressed messages file C:/Users/mccoy/Documents/ECED3900/basic_cpu/output_files/xm23_cpu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1689644367035 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5859 " "Peak virtual memory: 5859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689644367443 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 17 22:39:27 2023 " "Processing ended: Mon Jul 17 22:39:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689644367443 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:49 " "Elapsed time: 00:01:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689644367443 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:39 " "Total CPU time (on all processors): 00:01:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689644367443 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1689644367443 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1689644368321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689644368322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 17 22:39:28 2023 " "Processing started: Mon Jul 17 22:39:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689644368322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1689644368322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off xm23_cpu -c xm23_cpu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off xm23_cpu -c xm23_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1689644368322 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1689644368531 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1689644370032 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1689644370096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689644370389 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 17 22:39:30 2023 " "Processing ended: Mon Jul 17 22:39:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689644370389 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689644370389 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689644370389 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1689644370389 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1689644370982 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1689644371656 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689644371656 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 17 22:39:31 2023 " "Processing started: Mon Jul 17 22:39:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689644371656 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1689644371656 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta xm23_cpu -c xm23_cpu " "Command: quartus_sta xm23_cpu -c xm23_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1689644371656 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1689644371763 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1689644371879 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1689644371879 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689644371910 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689644371910 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "55 " "The Timing Analyzer is analyzing 55 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1689644372197 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "xm23_cpu.sdc " "Synopsys Design Constraints File file not found: 'xm23_cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1689644372235 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1689644372235 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1689644372239 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control_unit:ctrl_unit\|code\[0\] control_unit:ctrl_unit\|code\[0\] " "create_clock -period 1.000 -name control_unit:ctrl_unit\|code\[0\] control_unit:ctrl_unit\|code\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1689644372239 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[17\] SW\[17\] " "create_clock -period 1.000 -name SW\[17\] SW\[17\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1689644372239 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control_unit:ctrl_unit\|enables\[14\] control_unit:ctrl_unit\|enables\[14\] " "create_clock -period 1.000 -name control_unit:ctrl_unit\|enables\[14\] control_unit:ctrl_unit\|enables\[14\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1689644372239 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control_unit:ctrl_unit\|enables\[15\] control_unit:ctrl_unit\|enables\[15\] " "create_clock -period 1.000 -name control_unit:ctrl_unit\|enables\[15\] control_unit:ctrl_unit\|enables\[15\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1689644372239 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control_unit:ctrl_unit\|enables\[12\] control_unit:ctrl_unit\|enables\[12\] " "create_clock -period 1.000 -name control_unit:ctrl_unit\|enables\[12\] control_unit:ctrl_unit\|enables\[12\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1689644372239 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[3\] KEY\[3\] " "create_clock -period 1.000 -name KEY\[3\] KEY\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1689644372239 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1689644372239 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1689644372248 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1689644372249 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1689644372250 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1689644372261 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1689644372328 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1689644372328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.678 " "Worst-case setup slack is -14.678" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.678            -273.064 control_unit:ctrl_unit\|enables\[15\]  " "  -14.678            -273.064 control_unit:ctrl_unit\|enables\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.648           -2474.765 CLOCK_50  " "  -11.648           -2474.765 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.726              -7.726 control_unit:ctrl_unit\|code\[0\]  " "   -7.726              -7.726 control_unit:ctrl_unit\|code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.947            -182.416 KEY\[3\]  " "   -6.947            -182.416 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.830            -229.810 control_unit:ctrl_unit\|enables\[14\]  " "   -6.830            -229.810 control_unit:ctrl_unit\|enables\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.758            -147.216 control_unit:ctrl_unit\|enables\[12\]  " "   -5.758            -147.216 control_unit:ctrl_unit\|enables\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689644372330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.899 " "Worst-case hold slack is -1.899" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.899              -4.238 CLOCK_50  " "   -1.899              -4.238 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 control_unit:ctrl_unit\|code\[0\]  " "    0.308               0.000 control_unit:ctrl_unit\|code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 control_unit:ctrl_unit\|enables\[14\]  " "    0.387               0.000 control_unit:ctrl_unit\|enables\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.566               0.000 control_unit:ctrl_unit\|enables\[12\]  " "    0.566               0.000 control_unit:ctrl_unit\|enables\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.771               0.000 control_unit:ctrl_unit\|enables\[15\]  " "    0.771               0.000 control_unit:ctrl_unit\|enables\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.929               0.000 KEY\[3\]  " "    0.929               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372338 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689644372338 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689644372341 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689644372342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -513.883 CLOCK_50  " "   -3.000            -513.883 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.980 KEY\[3\]  " "   -3.000             -38.980 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SW\[17\]  " "   -3.000              -3.000 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -51.400 control_unit:ctrl_unit\|enables\[14\]  " "   -1.285             -51.400 control_unit:ctrl_unit\|enables\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -46.260 control_unit:ctrl_unit\|enables\[15\]  " "   -1.285             -46.260 control_unit:ctrl_unit\|enables\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -41.120 control_unit:ctrl_unit\|enables\[12\]  " "   -1.285             -41.120 control_unit:ctrl_unit\|enables\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 control_unit:ctrl_unit\|code\[0\]  " "    0.426               0.000 control_unit:ctrl_unit\|code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689644372344 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1689644372449 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1689644372449 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1689644372453 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1689644372482 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1689644372814 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1689644372904 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1689644372920 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1689644372920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.460 " "Worst-case setup slack is -13.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.460            -248.936 control_unit:ctrl_unit\|enables\[15\]  " "  -13.460            -248.936 control_unit:ctrl_unit\|enables\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.036           -2304.698 CLOCK_50  " "  -11.036           -2304.698 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.991              -6.991 control_unit:ctrl_unit\|code\[0\]  " "   -6.991              -6.991 control_unit:ctrl_unit\|code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.348            -161.897 KEY\[3\]  " "   -6.348            -161.897 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.110            -204.874 control_unit:ctrl_unit\|enables\[14\]  " "   -6.110            -204.874 control_unit:ctrl_unit\|enables\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.297            -134.719 control_unit:ctrl_unit\|enables\[12\]  " "   -5.297            -134.719 control_unit:ctrl_unit\|enables\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689644372923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.629 " "Worst-case hold slack is -1.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.629              -3.528 CLOCK_50  " "   -1.629              -3.528 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227               0.000 control_unit:ctrl_unit\|code\[0\]  " "    0.227               0.000 control_unit:ctrl_unit\|code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 control_unit:ctrl_unit\|enables\[14\]  " "    0.339               0.000 control_unit:ctrl_unit\|enables\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.525               0.000 control_unit:ctrl_unit\|enables\[12\]  " "    0.525               0.000 control_unit:ctrl_unit\|enables\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.713               0.000 control_unit:ctrl_unit\|enables\[15\]  " "    0.713               0.000 control_unit:ctrl_unit\|enables\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.002               0.000 KEY\[3\]  " "    1.002               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689644372933 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689644372937 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689644372941 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -513.619 CLOCK_50  " "   -3.000            -513.619 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.980 KEY\[3\]  " "   -3.000             -38.980 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SW\[17\]  " "   -3.000              -3.000 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -51.400 control_unit:ctrl_unit\|enables\[14\]  " "   -1.285             -51.400 control_unit:ctrl_unit\|enables\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -46.260 control_unit:ctrl_unit\|enables\[15\]  " "   -1.285             -46.260 control_unit:ctrl_unit\|enables\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -41.120 control_unit:ctrl_unit\|enables\[12\]  " "   -1.285             -41.120 control_unit:ctrl_unit\|enables\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483               0.000 control_unit:ctrl_unit\|code\[0\]  " "    0.483               0.000 control_unit:ctrl_unit\|code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644372944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689644372944 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1689644373066 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1689644373066 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1689644373071 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1689644373150 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1689644373156 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1689644373156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.492 " "Worst-case setup slack is -7.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644373162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644373162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.492            -132.996 control_unit:ctrl_unit\|enables\[15\]  " "   -7.492            -132.996 control_unit:ctrl_unit\|enables\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644373162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.396           -1090.728 CLOCK_50  " "   -5.396           -1090.728 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644373162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.658            -126.770 control_unit:ctrl_unit\|enables\[14\]  " "   -3.658            -126.770 control_unit:ctrl_unit\|enables\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644373162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.614             -84.742 KEY\[3\]  " "   -3.614             -84.742 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644373162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.386              -3.386 control_unit:ctrl_unit\|code\[0\]  " "   -3.386              -3.386 control_unit:ctrl_unit\|code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644373162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.286             -54.344 control_unit:ctrl_unit\|enables\[12\]  " "   -2.286             -54.344 control_unit:ctrl_unit\|enables\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644373162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689644373162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.253 " "Worst-case hold slack is -1.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644373174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644373174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.253              -8.292 CLOCK_50  " "   -1.253              -8.292 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644373174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.078               0.000 KEY\[3\]  " "    0.078               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644373174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 control_unit:ctrl_unit\|code\[0\]  " "    0.115               0.000 control_unit:ctrl_unit\|code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644373174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 control_unit:ctrl_unit\|enables\[14\]  " "    0.174               0.000 control_unit:ctrl_unit\|enables\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644373174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 control_unit:ctrl_unit\|enables\[12\]  " "    0.228               0.000 control_unit:ctrl_unit\|enables\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644373174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 control_unit:ctrl_unit\|enables\[15\]  " "    0.344               0.000 control_unit:ctrl_unit\|enables\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644373174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689644373174 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689644373179 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689644373185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644373189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644373189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -548.162 CLOCK_50  " "   -3.000            -548.162 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644373189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -33.339 KEY\[3\]  " "   -3.000             -33.339 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644373189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SW\[17\]  " "   -3.000              -3.000 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644373189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -40.000 control_unit:ctrl_unit\|enables\[14\]  " "   -1.000             -40.000 control_unit:ctrl_unit\|enables\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644373189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 control_unit:ctrl_unit\|enables\[15\]  " "   -1.000             -36.000 control_unit:ctrl_unit\|enables\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644373189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -32.000 control_unit:ctrl_unit\|enables\[12\]  " "   -1.000             -32.000 control_unit:ctrl_unit\|enables\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644373189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 control_unit:ctrl_unit\|code\[0\]  " "    0.354               0.000 control_unit:ctrl_unit\|code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689644373189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689644373189 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1689644373329 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1689644373329 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1689644373590 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1689644373590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689644373673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 17 22:39:33 2023 " "Processing ended: Mon Jul 17 22:39:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689644373673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689644373673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689644373673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1689644373673 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1689644374556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689644374557 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 17 22:39:34 2023 " "Processing started: Mon Jul 17 22:39:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689644374557 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1689644374557 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off xm23_cpu -c xm23_cpu " "Command: quartus_eda --read_settings_files=off --write_settings_files=off xm23_cpu -c xm23_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1689644374557 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1689644374841 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "xm23_cpu.vo C:/Users/mccoy/Documents/ECED3900/basic_cpu/simulation/modelsim/ simulation " "Generated file xm23_cpu.vo in folder \"C:/Users/mccoy/Documents/ECED3900/basic_cpu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1689644375079 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689644375102 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 17 22:39:35 2023 " "Processing ended: Mon Jul 17 22:39:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689644375102 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689644375102 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689644375102 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1689644375102 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 144 s " "Quartus Prime Full Compilation was successful. 0 errors, 144 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1689644375709 ""}
