###############################################################
#  Generated by:      Cadence Encounter 10.12-s181_1
#  OS:                Linux x86_64(Host ID co2046-04.ece.iastate.edu)
#  Generated on:      Fri Oct  9 16:27:58 2015
#  Design:            ALT_MULTADD
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix ALT_MULTADD_preCTS -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin oR_reg[16]/CP 
Endpoint:   oR_reg[16]/D (v) checked with  leading edge of 'iCLK'
Beginpoint: A1_reg[1]/Q  (v) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.018
+ Phase Shift                   4.000
= Required Time                 3.982
- Arrival Time                  3.852
= Slack Time                    0.130
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                  |               |          |       |  Time   |   Time   | 
     |----------------------------------+---------------+----------+-------+---------+----------| 
     |                                  | iCLK ^        |          |       |   0.000 |    0.130 | 
     | iCLK__L1_I0                      | I ^ -> ZN v   | INVD24   | 0.000 |   0.000 |    0.130 | 
     | iCLK__L2_I1                      | I v -> ZN ^   | INVD20   | 0.000 |   0.000 |    0.130 | 
     | A1_reg[1]                        | CP ^ -> Q v   | DFQD1    | 0.124 |   0.124 |    0.254 | 
     | FE_OFC6_A1_1_                    | I v -> Z v    | BUFFD2   | 0.077 |   0.201 |    0.331 | 
     | mul_25_35/g5580                  | A1 v -> ZN ^  | CKND2D1  | 0.048 |   0.249 |    0.379 | 
     | mul_25_35/g5525                  | A2 ^ -> ZN v  | NR2D1    | 0.032 |   0.281 |    0.412 | 
     | mul_25_35/g5514                  | B v -> ZN ^   | AOI21D1  | 0.071 |   0.353 |    0.483 | 
     | mul_25_35/g5597                  | A1 ^ -> ZN v  | XNR3D2   | 0.202 |   0.554 |    0.685 | 
     | mul_25_35/g5593                  | CIN v -> CO ^ | FCICIND1 | 0.120 |   0.675 |    0.805 | 
     | mul_25_35/g5453                  | B ^ -> CO ^   | FA1D1    | 0.133 |   0.807 |    0.938 | 
     | mul_25_35/g5592                  | CIN ^ -> CO v | FCICIND1 | 0.120 |   0.928 |    1.058 | 
     | mul_25_35/g5441                  | CI v -> CO v  | FA1D1    | 0.073 |   1.001 |    1.131 | 
     | mul_25_35/g5439                  | CI v -> CO v  | FA1D1    | 0.078 |   1.079 |    1.209 | 
     | mul_25_35/g5598                  | A1 v -> ZN ^  | XNR3D4   | 0.190 |   1.269 |    1.399 | 
     | csa_tree_mul_25_40_groupi/g8897  | S ^ -> ZN v   | MUX2ND1  | 0.113 |   1.382 |    1.512 | 
     | csa_tree_mul_25_40_groupi/g8858  | B2 v -> Z v   | OA22D1   | 0.094 |   1.476 |    1.606 | 
     | csa_tree_mul_25_40_groupi/g8978  | D v -> S v    | CMPE42D1 | 0.205 |   1.680 |    1.811 | 
     | csa_tree_mul_25_40_groupi/g8739  | A v -> CO v   | FA1D1    | 0.149 |   1.829 |    1.960 | 
     | csa_tree_mul_25_40_groupi/g8737  | CI v -> CO v  | FA1D1    | 0.072 |   1.902 |    2.032 | 
     | csa_tree_mul_25_40_groupi/g8735  | CI v -> CO v  | FA1D1    | 0.073 |   1.975 |    2.105 | 
     | csa_tree_mul_25_40_groupi/g8982  | D v -> CO v   | CMPE42D1 | 0.124 |   2.099 |    2.229 | 
     | csa_tree_mul_25_40_groupi/g8731  | CI v -> CO v  | FA1D0    | 0.104 |   2.203 |    2.333 | 
     | csa_tree_mul_25_40_groupi/g8975  | D v -> CO v   | CMPE42D1 | 0.127 |   2.329 |    2.460 | 
     | csa_tree_mul_25_40_groupi/g8727  | CI v -> CO v  | FA1D0    | 0.083 |   2.413 |    2.543 | 
     | csa_tree_mul_25_40_groupi/g8726  | I v -> ZN ^   | CKND0    | 0.042 |   2.455 |    2.585 | 
     | csa_tree_mul_25_40_groupi/g8974  | D ^ -> CO ^   | CMPE42D1 | 0.149 |   2.604 |    2.734 | 
     | csa_tree_mul_25_40_groupi/g8723  | A3 ^ -> ZN v  | XNR4D0   | 0.195 |   2.798 |    2.929 | 
     | csa_tree_mul_25_40_groupi/g8722  | A3 v -> Z ^   | XOR3D0   | 0.162 |   2.961 |    3.091 | 
     | csa_tree_add_25_30_groupi/g12286 | S ^ -> ZN v   | MUX2ND0  | 0.092 |   3.053 |    3.183 | 
     | csa_tree_add_25_30_groupi/g12260 | B1 v -> ZN ^  | AOI22D0  | 0.091 |   3.144 |    3.274 | 
     | csa_tree_add_25_30_groupi/g12188 | A3 ^ -> Z v   | XOR3D0   | 0.134 |   3.278 |    3.408 | 
     | csa_tree_add_25_30_groupi/g12166 | A3 v -> Z v   | XOR3D0   | 0.122 |   3.400 |    3.530 | 
     | csa_tree_add_25_30_groupi/g12112 | A3 v -> Z v   | XOR3D0   | 0.129 |   3.529 |    3.660 | 
     | csa_tree_add_25_30_groupi/g12102 | A3 v -> Z v   | XOR3D0   | 0.123 |   3.652 |    3.783 | 
     | csa_tree_add_25_30_groupi/g12078 | A3 v -> Z v   | XOR3D0   | 0.124 |   3.776 |    3.907 | 
     | g914                             | A1 v -> Z v   | AO22D1   | 0.075 |   3.852 |    3.982 | 
     | oR_reg[16]                       | D v           | DFQD1    | 0.000 |   3.852 |    3.982 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.130 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -0.130 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.000 |   0.000 |   -0.130 | 
     | oR_reg[16]  | CP ^        | DFQD1  | 0.000 |   0.000 |   -0.130 | 
     +-----------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin oR_reg[15]/CP 
Endpoint:   oR_reg[15]/D (v) checked with  leading edge of 'iCLK'
Beginpoint: A1_reg[1]/Q  (v) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   4.000
= Required Time                 3.978
- Arrival Time                  3.692
= Slack Time                    0.286
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                  |               |          |       |  Time   |   Time   | 
     |----------------------------------+---------------+----------+-------+---------+----------| 
     |                                  | iCLK ^        |          |       |   0.000 |    0.286 | 
     | iCLK__L1_I0                      | I ^ -> ZN v   | INVD24   | 0.000 |   0.000 |    0.286 | 
     | iCLK__L2_I1                      | I v -> ZN ^   | INVD20   | 0.000 |   0.000 |    0.286 | 
     | A1_reg[1]                        | CP ^ -> Q v   | DFQD1    | 0.124 |   0.124 |    0.410 | 
     | FE_OFC6_A1_1_                    | I v -> Z v    | BUFFD2   | 0.077 |   0.201 |    0.487 | 
     | mul_25_35/g5580                  | A1 v -> ZN ^  | CKND2D1  | 0.048 |   0.249 |    0.535 | 
     | mul_25_35/g5525                  | A2 ^ -> ZN v  | NR2D1    | 0.032 |   0.281 |    0.567 | 
     | mul_25_35/g5514                  | B v -> ZN ^   | AOI21D1  | 0.071 |   0.353 |    0.639 | 
     | mul_25_35/g5597                  | A1 ^ -> ZN v  | XNR3D2   | 0.202 |   0.554 |    0.840 | 
     | mul_25_35/g5593                  | CIN v -> CO ^ | FCICIND1 | 0.120 |   0.675 |    0.961 | 
     | mul_25_35/g5453                  | B ^ -> CO ^   | FA1D1    | 0.133 |   0.807 |    1.093 | 
     | mul_25_35/g5592                  | CIN ^ -> CO v | FCICIND1 | 0.120 |   0.928 |    1.214 | 
     | mul_25_35/g5441                  | CI v -> CO v  | FA1D1    | 0.073 |   1.001 |    1.287 | 
     | mul_25_35/g5439                  | CI v -> CO v  | FA1D1    | 0.078 |   1.079 |    1.365 | 
     | mul_25_35/g5598                  | A1 v -> ZN ^  | XNR3D4   | 0.190 |   1.269 |    1.555 | 
     | csa_tree_mul_25_40_groupi/g8896  | S ^ -> ZN v   | MUX2ND0  | 0.091 |   1.360 |    1.646 | 
     | csa_tree_mul_25_40_groupi/g8825  | B2 v -> Z v   | OA22D0   | 0.136 |   1.496 |    1.782 | 
     | csa_tree_mul_25_40_groupi/g8981  | D v -> S v    | CMPE42D1 | 0.205 |   1.701 |    1.987 | 
     | csa_tree_mul_25_40_groupi/g8759  | CI v -> S ^   | FA1D0    | 0.122 |   1.823 |    2.109 | 
     | csa_tree_mul_25_40_groupi/g8735  | A ^ -> CO ^   | FA1D1    | 0.145 |   1.967 |    2.253 | 
     | csa_tree_mul_25_40_groupi/g8982  | D ^ -> CO ^   | CMPE42D1 | 0.141 |   2.109 |    2.395 | 
     | csa_tree_mul_25_40_groupi/g8731  | CI ^ -> CO ^  | FA1D0    | 0.095 |   2.204 |    2.490 | 
     | csa_tree_mul_25_40_groupi/g8975  | D ^ -> S v    | CMPE42D1 | 0.208 |   2.412 |    2.698 | 
     | csa_tree_mul_25_40_groupi/g3     | I v -> ZN ^   | CKND0    | 0.067 |   2.478 |    2.764 | 
     | csa_tree_add_25_30_groupi/g12290 | S ^ -> ZN v   | MUX2ND0  | 0.106 |   2.585 |    2.871 | 
     | csa_tree_add_25_30_groupi/g12263 | B2 v -> Z v   | AO22D0   | 0.128 |   2.712 |    2.998 | 
     | csa_tree_add_25_30_groupi/g12185 | CI v -> S ^   | FA1D0    | 0.120 |   2.832 |    3.118 | 
     | csa_tree_add_25_30_groupi/g12405 | D ^ -> S v    | CMPE42D1 | 0.206 |   3.038 |    3.324 | 
     | csa_tree_add_25_30_groupi/g12119 | CI v -> S v   | FA1D0    | 0.115 |   3.153 |    3.439 | 
     | csa_tree_add_25_30_groupi/g12081 | A v -> CO v   | FA1D2    | 0.168 |   3.321 |    3.607 | 
     | csa_tree_add_25_30_groupi/g12080 | CI v -> CO v  | FA1D1    | 0.078 |   3.398 |    3.684 | 
     | csa_tree_add_25_30_groupi/g12399 | D v -> S v    | CMPE42D1 | 0.197 |   3.596 |    3.882 | 
     | g915                             | A1 v -> Z v   | AO22D0   | 0.097 |   3.692 |    3.978 | 
     | oR_reg[15]                       | D v           | DFQD1    | 0.000 |   3.692 |    3.978 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.286 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -0.286 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.000 |   0.000 |   -0.286 | 
     | oR_reg[15]  | CP ^        | DFQD1  | 0.000 |   0.000 |   -0.286 | 
     +-----------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin oR_reg[14]/CP 
Endpoint:   oR_reg[14]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: A1_reg[1]/Q  (v) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                   4.000
= Required Time                 3.960
- Arrival Time                  3.500
= Slack Time                    0.460
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                  |               |          |       |  Time   |   Time   | 
     |----------------------------------+---------------+----------+-------+---------+----------| 
     |                                  | iCLK ^        |          |       |   0.000 |    0.460 | 
     | iCLK__L1_I0                      | I ^ -> ZN v   | INVD24   | 0.000 |   0.000 |    0.460 | 
     | iCLK__L2_I1                      | I v -> ZN ^   | INVD20   | 0.000 |   0.000 |    0.460 | 
     | A1_reg[1]                        | CP ^ -> Q v   | DFQD1    | 0.124 |   0.124 |    0.584 | 
     | FE_OFC6_A1_1_                    | I v -> Z v    | BUFFD2   | 0.077 |   0.201 |    0.661 | 
     | mul_25_35/g5580                  | A1 v -> ZN ^  | CKND2D1  | 0.048 |   0.249 |    0.709 | 
     | mul_25_35/g5525                  | A2 ^ -> ZN v  | NR2D1    | 0.032 |   0.281 |    0.742 | 
     | mul_25_35/g5514                  | B v -> ZN ^   | AOI21D1  | 0.071 |   0.353 |    0.813 | 
     | mul_25_35/g5597                  | A1 ^ -> ZN v  | XNR3D2   | 0.202 |   0.554 |    1.014 | 
     | mul_25_35/g5593                  | CIN v -> CO ^ | FCICIND1 | 0.120 |   0.675 |    1.135 | 
     | mul_25_35/g5453                  | B ^ -> CO ^   | FA1D1    | 0.133 |   0.807 |    1.268 | 
     | mul_25_35/g5592                  | CIN ^ -> CO v | FCICIND1 | 0.120 |   0.928 |    1.388 | 
     | mul_25_35/g5441                  | CI v -> CO v  | FA1D1    | 0.073 |   1.001 |    1.461 | 
     | mul_25_35/g5439                  | CI v -> CO v  | FA1D1    | 0.078 |   1.079 |    1.539 | 
     | mul_25_35/g5598                  | A1 v -> ZN ^  | XNR3D4   | 0.190 |   1.269 |    1.729 | 
     | csa_tree_mul_25_40_groupi/g8896  | S ^ -> ZN v   | MUX2ND0  | 0.091 |   1.360 |    1.820 | 
     | csa_tree_mul_25_40_groupi/g8825  | B2 v -> Z v   | OA22D0   | 0.136 |   1.496 |    1.956 | 
     | csa_tree_mul_25_40_groupi/g8981  | D v -> S v    | CMPE42D1 | 0.205 |   1.701 |    2.161 | 
     | csa_tree_mul_25_40_groupi/g8759  | CI v -> S ^   | FA1D0    | 0.122 |   1.823 |    2.283 | 
     | csa_tree_mul_25_40_groupi/g8735  | A ^ -> CO ^   | FA1D1    | 0.145 |   1.967 |    2.428 | 
     | csa_tree_mul_25_40_groupi/g8982  | D ^ -> CO ^   | CMPE42D1 | 0.141 |   2.109 |    2.569 | 
     | csa_tree_mul_25_40_groupi/g8731  | CI ^ -> CO ^  | FA1D0    | 0.095 |   2.204 |    2.664 | 
     | csa_tree_mul_25_40_groupi/g8975  | D ^ -> S v    | CMPE42D1 | 0.208 |   2.412 |    2.872 | 
     | csa_tree_mul_25_40_groupi/g3     | I v -> ZN ^   | CKND0    | 0.067 |   2.478 |    2.939 | 
     | csa_tree_add_25_30_groupi/g12290 | S ^ -> ZN v   | MUX2ND0  | 0.106 |   2.585 |    3.045 | 
     | csa_tree_add_25_30_groupi/g12263 | B2 v -> Z v   | AO22D0   | 0.128 |   2.712 |    3.173 | 
     | csa_tree_add_25_30_groupi/g12185 | CI v -> S ^   | FA1D0    | 0.120 |   2.832 |    3.292 | 
     | csa_tree_add_25_30_groupi/g12405 | D ^ -> S v    | CMPE42D1 | 0.206 |   3.038 |    3.498 | 
     | csa_tree_add_25_30_groupi/g12119 | CI v -> S v   | FA1D0    | 0.115 |   3.153 |    3.613 | 
     | csa_tree_add_25_30_groupi/g12081 | A v -> CO v   | FA1D2    | 0.168 |   3.321 |    3.781 | 
     | csa_tree_add_25_30_groupi/g12080 | CI v -> S ^   | FA1D1    | 0.098 |   3.418 |    3.878 | 
     | g916                             | A1 ^ -> Z ^   | AO22D0   | 0.082 |   3.500 |    3.960 | 
     | oR_reg[14]                       | D ^           | DFQD1    | 0.000 |   3.500 |    3.960 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.460 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -0.460 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.000 |   0.000 |   -0.460 | 
     | oR_reg[14]  | CP ^        | DFQD1  | 0.000 |   0.000 |   -0.460 | 
     +-----------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin oR_reg[13]/CP 
Endpoint:   oR_reg[13]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: A1_reg[1]/Q  (v) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   4.000
= Required Time                 3.958
- Arrival Time                  3.399
= Slack Time                    0.559
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                  |               |          |       |  Time   |   Time   | 
     |----------------------------------+---------------+----------+-------+---------+----------| 
     |                                  | iCLK ^        |          |       |   0.000 |    0.559 | 
     | iCLK__L1_I0                      | I ^ -> ZN v   | INVD24   | 0.000 |   0.000 |    0.559 | 
     | iCLK__L2_I1                      | I v -> ZN ^   | INVD20   | 0.000 |   0.000 |    0.559 | 
     | A1_reg[1]                        | CP ^ -> Q v   | DFQD1    | 0.124 |   0.124 |    0.683 | 
     | FE_OFC6_A1_1_                    | I v -> Z v    | BUFFD2   | 0.077 |   0.201 |    0.760 | 
     | mul_25_35/g5580                  | A1 v -> ZN ^  | CKND2D1  | 0.048 |   0.249 |    0.808 | 
     | mul_25_35/g5525                  | A2 ^ -> ZN v  | NR2D1    | 0.032 |   0.281 |    0.840 | 
     | mul_25_35/g5514                  | B v -> ZN ^   | AOI21D1  | 0.071 |   0.353 |    0.911 | 
     | mul_25_35/g5597                  | A1 ^ -> ZN v  | XNR3D2   | 0.202 |   0.554 |    1.113 | 
     | mul_25_35/g5593                  | CIN v -> CO ^ | FCICIND1 | 0.120 |   0.675 |    1.233 | 
     | mul_25_35/g5453                  | B ^ -> CO ^   | FA1D1    | 0.133 |   0.807 |    1.366 | 
     | mul_25_35/g5592                  | CIN ^ -> CO v | FCICIND1 | 0.120 |   0.928 |    1.487 | 
     | mul_25_35/g5441                  | CI v -> CO v  | FA1D1    | 0.073 |   1.001 |    1.560 | 
     | mul_25_35/g5439                  | CI v -> CO v  | FA1D1    | 0.078 |   1.079 |    1.638 | 
     | mul_25_35/g5598                  | A1 v -> ZN ^  | XNR3D4   | 0.190 |   1.269 |    1.828 | 
     | csa_tree_mul_25_40_groupi/g8896  | S ^ -> ZN v   | MUX2ND0  | 0.091 |   1.360 |    1.919 | 
     | csa_tree_mul_25_40_groupi/g8825  | B2 v -> Z v   | OA22D0   | 0.136 |   1.496 |    2.055 | 
     | csa_tree_mul_25_40_groupi/g8981  | D v -> S v    | CMPE42D1 | 0.205 |   1.701 |    2.260 | 
     | csa_tree_mul_25_40_groupi/g8759  | CI v -> S ^   | FA1D0    | 0.122 |   1.823 |    2.381 | 
     | csa_tree_mul_25_40_groupi/g8735  | A ^ -> CO ^   | FA1D1    | 0.145 |   1.967 |    2.526 | 
     | csa_tree_mul_25_40_groupi/g8982  | D ^ -> CO ^   | CMPE42D1 | 0.141 |   2.109 |    2.667 | 
     | csa_tree_mul_25_40_groupi/g8731  | CI ^ -> CO ^  | FA1D0    | 0.095 |   2.204 |    2.762 | 
     | csa_tree_mul_25_40_groupi/g8975  | D ^ -> S v    | CMPE42D1 | 0.208 |   2.412 |    2.971 | 
     | csa_tree_mul_25_40_groupi/g3     | I v -> ZN ^   | CKND0    | 0.067 |   2.478 |    3.037 | 
     | csa_tree_add_25_30_groupi/g12290 | S ^ -> ZN v   | MUX2ND0  | 0.106 |   2.585 |    3.143 | 
     | csa_tree_add_25_30_groupi/g12263 | B2 v -> Z v   | AO22D0   | 0.128 |   2.712 |    3.271 | 
     | csa_tree_add_25_30_groupi/g12185 | CI v -> S ^   | FA1D0    | 0.120 |   2.832 |    3.391 | 
     | csa_tree_add_25_30_groupi/g12405 | D ^ -> S v    | CMPE42D1 | 0.206 |   3.038 |    3.596 | 
     | csa_tree_add_25_30_groupi/g12119 | CI v -> S ^   | FA1D0    | 0.123 |   3.160 |    3.719 | 
     | csa_tree_add_25_30_groupi/g12081 | A ^ -> S ^    | FA1D2    | 0.150 |   3.311 |    3.869 | 
     | g917                             | A1 ^ -> Z ^   | AO22D0   | 0.089 |   3.399 |    3.958 | 
     | oR_reg[13]                       | D ^           | DFQD1    | 0.000 |   3.399 |    3.958 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.559 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -0.559 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.000 |   0.000 |   -0.559 | 
     | oR_reg[13]  | CP ^        | DFQD1  | 0.000 |   0.000 |   -0.559 | 
     +-----------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin oR_reg[12]/CP 
Endpoint:   oR_reg[12]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: A0_reg[1]/Q  (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   4.000
= Required Time                 3.961
- Arrival Time                  3.241
= Slack Time                    0.721
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     |                                  | iCLK ^       |           |       |   0.000 |    0.721 | 
     | iCLK__L1_I0                      | I ^ -> ZN v  | INVD24    | 0.000 |   0.000 |    0.721 | 
     | iCLK__L2_I1                      | I v -> ZN ^  | INVD20    | 0.000 |   0.000 |    0.721 | 
     | A0_reg[1]                        | CP ^ -> Q ^  | DFQD1     | 0.105 |   0.105 |    0.826 | 
     | FE_OFC4_A0_1_                    | I ^ -> Z ^   | CKBD1     | 0.140 |   0.246 |    0.966 | 
     | mul_25_35/g5571                  | A2 ^ -> Z ^  | AN2D0     | 0.133 |   0.379 |    1.099 | 
     | mul_25_35/g5522                  | A2 ^ -> Z ^  | AN2XD1    | 0.072 |   0.451 |    1.171 | 
     | mul_25_35/g5502                  | A2 ^ -> ZN v | NR2D1     | 0.027 |   0.478 |    1.198 | 
     | mul_25_35/g5489                  | B v -> ZN ^  | AOI21D0   | 0.091 |   0.568 |    1.289 | 
     | mul_25_35/g5589                  | S ^ -> ZN ^  | MUX2ND1   | 0.164 |   0.732 |    1.453 | 
     | csa_tree_mul_25_40_groupi/g8919  | S ^ -> ZN v  | MUX2ND0   | 0.110 |   0.842 |    1.563 | 
     | csa_tree_mul_25_40_groupi/g8864  | B1 v -> ZN v | MAOI22D1  | 0.089 |   0.931 |    1.651 | 
     | csa_tree_mul_25_40_groupi/g8797  | A1 v -> Z v  | OR2D1     | 0.071 |   1.002 |    1.723 | 
     | csa_tree_mul_25_40_groupi/g8777  | B v -> CO v  | FCICIND1  | 0.102 |   1.104 |    1.825 | 
     | csa_tree_mul_25_40_groupi/g8761  | A v -> CO v  | FA1D1     | 0.141 |   1.246 |    1.966 | 
     | csa_tree_mul_25_40_groupi/g8746  | A v -> CO v  | FA1D0     | 0.177 |   1.423 |    2.143 | 
     | csa_tree_mul_25_40_groupi/g8976  | D v -> S v   | CMPE42D1  | 0.209 |   1.632 |    2.352 | 
     | csa_tree_mul_25_40_groupi/g8977  | I v -> ZN ^  | CKND3     | 0.033 |   1.665 |    2.385 | 
     | csa_tree_add_25_30_groupi/g12315 | S ^ -> ZN v  | MUX2ND0   | 0.090 |   1.755 |    2.475 | 
     | csa_tree_add_25_30_groupi/g12270 | B2 v -> Z v  | AO22D0    | 0.147 |   1.901 |    2.622 | 
     | csa_tree_add_25_30_groupi/g12204 | A1 v -> Z v  | CKXOR2D0  | 0.126 |   2.027 |    2.748 | 
     | csa_tree_add_25_30_groupi/g12384 | A2 v -> Z v  | XOR4D1    | 0.236 |   2.263 |    2.983 | 
     | csa_tree_add_25_30_groupi/g12094 | A v -> CO v  | FCICIND1  | 0.102 |   2.365 |    3.086 | 
     | csa_tree_add_25_30_groupi/g12092 | A v -> CO v  | FA1D0     | 0.180 |   2.545 |    3.266 | 
     | csa_tree_add_25_30_groupi/g12401 | D v -> CO v  | CMPE42D1  | 0.138 |   2.683 |    3.403 | 
     | csa_tree_add_25_30_groupi/g12087 | A v -> ZN ^  | MAOI222D0 | 0.106 |   2.789 |    3.510 | 
     | csa_tree_add_25_30_groupi/g12084 | CI ^ -> CO ^ | FA1D0     | 0.115 |   2.904 |    3.625 | 
     | csa_tree_add_25_30_groupi/g12083 | A ^ -> CO ^  | FA1D0     | 0.154 |   3.059 |    3.779 | 
     | csa_tree_add_25_30_groupi/g12082 | CI ^ -> S ^  | FA1D0     | 0.105 |   3.164 |    3.884 | 
     | g918                             | A1 ^ -> Z ^  | AO22D0    | 0.077 |   3.241 |    3.961 | 
     | oR_reg[12]                       | D ^          | DFQD1     | 0.000 |   3.241 |    3.961 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.721 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -0.721 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.000 |   0.000 |   -0.721 | 
     | oR_reg[12]  | CP ^        | DFQD1  | 0.000 |   0.000 |   -0.721 | 
     +-----------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin oR_reg[11]/CP 
Endpoint:   oR_reg[11]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: A0_reg[1]/Q  (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   4.000
= Required Time                 3.961
- Arrival Time                  3.145
= Slack Time                    0.817
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     |                                  | iCLK ^       |           |       |   0.000 |    0.816 | 
     | iCLK__L1_I0                      | I ^ -> ZN v  | INVD24    | 0.000 |   0.000 |    0.816 | 
     | iCLK__L2_I1                      | I v -> ZN ^  | INVD20    | 0.000 |   0.000 |    0.816 | 
     | A0_reg[1]                        | CP ^ -> Q ^  | DFQD1     | 0.105 |   0.105 |    0.922 | 
     | FE_OFC4_A0_1_                    | I ^ -> Z ^   | CKBD1     | 0.140 |   0.246 |    1.062 | 
     | mul_25_35/g5571                  | A2 ^ -> Z ^  | AN2D0     | 0.133 |   0.379 |    1.195 | 
     | mul_25_35/g5522                  | A2 ^ -> Z ^  | AN2XD1    | 0.072 |   0.451 |    1.267 | 
     | mul_25_35/g5502                  | A2 ^ -> ZN v | NR2D1     | 0.027 |   0.478 |    1.294 | 
     | mul_25_35/g5489                  | B v -> ZN ^  | AOI21D0   | 0.091 |   0.568 |    1.385 | 
     | mul_25_35/g5589                  | S ^ -> ZN ^  | MUX2ND1   | 0.164 |   0.732 |    1.549 | 
     | csa_tree_mul_25_40_groupi/g8919  | S ^ -> ZN v  | MUX2ND0   | 0.110 |   0.842 |    1.658 | 
     | csa_tree_mul_25_40_groupi/g8864  | B1 v -> ZN v | MAOI22D1  | 0.089 |   0.931 |    1.747 | 
     | csa_tree_mul_25_40_groupi/g8797  | A1 v -> Z v  | OR2D1     | 0.071 |   1.002 |    1.818 | 
     | csa_tree_mul_25_40_groupi/g8777  | B v -> CO v  | FCICIND1  | 0.102 |   1.104 |    1.921 | 
     | csa_tree_mul_25_40_groupi/g8761  | A v -> CO v  | FA1D1     | 0.141 |   1.246 |    2.062 | 
     | csa_tree_mul_25_40_groupi/g8746  | A v -> CO v  | FA1D0     | 0.177 |   1.423 |    2.239 | 
     | csa_tree_mul_25_40_groupi/g8976  | D v -> S v   | CMPE42D1  | 0.209 |   1.632 |    2.448 | 
     | csa_tree_mul_25_40_groupi/g8977  | I v -> ZN ^  | CKND3     | 0.033 |   1.665 |    2.481 | 
     | csa_tree_add_25_30_groupi/g12315 | S ^ -> ZN v  | MUX2ND0   | 0.090 |   1.755 |    2.571 | 
     | csa_tree_add_25_30_groupi/g12270 | B2 v -> Z v  | AO22D0    | 0.147 |   1.901 |    2.718 | 
     | csa_tree_add_25_30_groupi/g12204 | A1 v -> Z v  | CKXOR2D0  | 0.126 |   2.027 |    2.844 | 
     | csa_tree_add_25_30_groupi/g12384 | A2 v -> Z v  | XOR4D1    | 0.236 |   2.263 |    3.079 | 
     | csa_tree_add_25_30_groupi/g12094 | A v -> CO v  | FCICIND1  | 0.102 |   2.365 |    3.181 | 
     | csa_tree_add_25_30_groupi/g12092 | A v -> CO v  | FA1D0     | 0.180 |   2.545 |    3.362 | 
     | csa_tree_add_25_30_groupi/g12401 | D v -> CO v  | CMPE42D1  | 0.138 |   2.683 |    3.499 | 
     | csa_tree_add_25_30_groupi/g12087 | A v -> ZN ^  | MAOI222D0 | 0.106 |   2.789 |    3.606 | 
     | csa_tree_add_25_30_groupi/g12084 | CI ^ -> CO ^ | FA1D0     | 0.115 |   2.904 |    3.721 | 
     | csa_tree_add_25_30_groupi/g12083 | A ^ -> S ^   | FA1D0     | 0.162 |   3.066 |    3.882 | 
     | g919                             | A1 ^ -> Z ^  | AO22D0    | 0.079 |   3.145 |    3.961 | 
     | oR_reg[11]                       | D ^          | DFQD1     | 0.000 |   3.145 |    3.961 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.817 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -0.817 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.000 |   0.000 |   -0.817 | 
     | oR_reg[11]  | CP ^        | DFQD1  | 0.000 |   0.000 |   -0.817 | 
     +-----------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin oR_reg[10]/CP 
Endpoint:   oR_reg[10]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: A0_reg[1]/Q  (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   4.000
= Required Time                 3.962
- Arrival Time                  3.006
= Slack Time                    0.956
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     |                                  | iCLK ^       |           |       |   0.000 |    0.956 | 
     | iCLK__L1_I0                      | I ^ -> ZN v  | INVD24    | 0.000 |   0.000 |    0.956 | 
     | iCLK__L2_I1                      | I v -> ZN ^  | INVD20    | 0.000 |   0.000 |    0.956 | 
     | A0_reg[1]                        | CP ^ -> Q ^  | DFQD1     | 0.105 |   0.105 |    1.061 | 
     | FE_OFC4_A0_1_                    | I ^ -> Z ^   | CKBD1     | 0.140 |   0.246 |    1.202 | 
     | mul_25_35/g5571                  | A2 ^ -> Z ^  | AN2D0     | 0.133 |   0.379 |    1.334 | 
     | mul_25_35/g5522                  | A2 ^ -> Z ^  | AN2XD1    | 0.072 |   0.451 |    1.407 | 
     | mul_25_35/g5502                  | A2 ^ -> ZN v | NR2D1     | 0.027 |   0.478 |    1.433 | 
     | mul_25_35/g5489                  | B v -> ZN ^  | AOI21D0   | 0.091 |   0.568 |    1.524 | 
     | mul_25_35/g5589                  | S ^ -> ZN ^  | MUX2ND1   | 0.164 |   0.732 |    1.688 | 
     | csa_tree_mul_25_40_groupi/g8919  | S ^ -> ZN v  | MUX2ND0   | 0.110 |   0.842 |    1.798 | 
     | csa_tree_mul_25_40_groupi/g8864  | B1 v -> ZN v | MAOI22D1  | 0.089 |   0.931 |    1.886 | 
     | csa_tree_mul_25_40_groupi/g8797  | A1 v -> Z v  | OR2D1     | 0.071 |   1.002 |    1.958 | 
     | csa_tree_mul_25_40_groupi/g8777  | B v -> CO v  | FCICIND1  | 0.102 |   1.104 |    2.060 | 
     | csa_tree_mul_25_40_groupi/g8761  | A v -> CO v  | FA1D1     | 0.141 |   1.246 |    2.201 | 
     | csa_tree_mul_25_40_groupi/g8746  | A v -> CO v  | FA1D0     | 0.177 |   1.423 |    2.379 | 
     | csa_tree_mul_25_40_groupi/g8976  | D v -> S v   | CMPE42D1  | 0.209 |   1.632 |    2.587 | 
     | csa_tree_mul_25_40_groupi/g8977  | I v -> ZN ^  | CKND3     | 0.033 |   1.665 |    2.621 | 
     | csa_tree_add_25_30_groupi/g12315 | S ^ -> ZN v  | MUX2ND0   | 0.090 |   1.755 |    2.710 | 
     | csa_tree_add_25_30_groupi/g12270 | B2 v -> Z v  | AO22D0    | 0.147 |   1.901 |    2.857 | 
     | csa_tree_add_25_30_groupi/g12204 | A1 v -> Z v  | CKXOR2D0  | 0.126 |   2.027 |    2.983 | 
     | csa_tree_add_25_30_groupi/g12384 | A2 v -> Z v  | XOR4D1    | 0.236 |   2.263 |    3.219 | 
     | csa_tree_add_25_30_groupi/g12094 | A v -> CO v  | FCICIND1  | 0.102 |   2.365 |    3.321 | 
     | csa_tree_add_25_30_groupi/g12092 | A v -> CO v  | FA1D0     | 0.180 |   2.545 |    3.501 | 
     | csa_tree_add_25_30_groupi/g12401 | D v -> CO v  | CMPE42D1  | 0.138 |   2.683 |    3.638 | 
     | csa_tree_add_25_30_groupi/g12087 | A v -> ZN ^  | MAOI222D0 | 0.106 |   2.789 |    3.745 | 
     | csa_tree_add_25_30_groupi/g12084 | CI ^ -> S ^  | FA1D0     | 0.140 |   2.929 |    3.885 | 
     | g920                             | A1 ^ -> Z ^  | AO22D0    | 0.076 |   3.006 |    3.962 | 
     | oR_reg[10]                       | D ^          | DFQD1     | 0.000 |   3.006 |    3.962 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.956 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -0.956 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.000 |   0.000 |   -0.956 | 
     | oR_reg[10]  | CP ^        | DFQD1  | 0.000 |   0.000 |   -0.956 | 
     +-----------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin oR_reg[9]/CP 
Endpoint:   oR_reg[9]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: A1_reg[1]/Q (v) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   4.000
= Required Time                 3.956
- Arrival Time                  2.905
= Slack Time                    1.050
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                  |               |          |       |  Time   |   Time   | 
     |----------------------------------+---------------+----------+-------+---------+----------| 
     |                                  | iCLK ^        |          |       |   0.000 |    1.050 | 
     | iCLK__L1_I0                      | I ^ -> ZN v   | INVD24   | 0.000 |   0.000 |    1.050 | 
     | iCLK__L2_I1                      | I v -> ZN ^   | INVD20   | 0.000 |   0.000 |    1.050 | 
     | A1_reg[1]                        | CP ^ -> Q v   | DFQD1    | 0.124 |   0.124 |    1.174 | 
     | FE_OFC6_A1_1_                    | I v -> Z v    | BUFFD2   | 0.077 |   0.201 |    1.251 | 
     | mul_25_35/g5580                  | A1 v -> ZN ^  | CKND2D1  | 0.048 |   0.249 |    1.300 | 
     | mul_25_35/g5525                  | A2 ^ -> ZN v  | NR2D1    | 0.032 |   0.282 |    1.332 | 
     | mul_25_35/g5514                  | B v -> ZN ^   | AOI21D1  | 0.071 |   0.353 |    1.403 | 
     | mul_25_35/g5597                  | A1 ^ -> ZN v  | XNR3D2   | 0.202 |   0.554 |    1.605 | 
     | mul_25_35/g5593                  | CIN v -> CO ^ | FCICIND1 | 0.120 |   0.675 |    1.725 | 
     | mul_25_35/g5453                  | B ^ -> CO ^   | FA1D1    | 0.133 |   0.808 |    1.858 | 
     | mul_25_35/g5592                  | CIN ^ -> CO v | FCICIND1 | 0.120 |   0.928 |    1.978 | 
     | mul_25_35/g5441                  | CI v -> CO v  | FA1D1    | 0.073 |   1.001 |    2.051 | 
     | mul_25_35/g5439                  | CI v -> CO v  | FA1D1    | 0.078 |   1.079 |    2.129 | 
     | mul_25_35/g5598                  | A1 v -> ZN ^  | XNR3D4   | 0.190 |   1.269 |    2.319 | 
     | csa_tree_mul_25_40_groupi/g8897  | S ^ -> ZN v   | MUX2ND1  | 0.113 |   1.382 |    2.433 | 
     | csa_tree_mul_25_40_groupi/g8858  | B2 v -> Z v   | OA22D1   | 0.094 |   1.476 |    2.526 | 
     | csa_tree_mul_25_40_groupi/g8978  | D v -> S v    | CMPE42D1 | 0.205 |   1.680 |    2.731 | 
     | csa_tree_mul_25_40_groupi/g8739  | A v -> CO v   | FA1D1    | 0.149 |   1.830 |    2.880 | 
     | csa_tree_mul_25_40_groupi/g8737  | CI v -> S v   | FA1D1    | 0.084 |   1.914 |    2.964 | 
     | csa_tree_mul_25_40_groupi/g8736  | I v -> ZN ^   | CKND1    | 0.064 |   1.978 |    3.029 | 
     | csa_tree_add_25_30_groupi/g12303 | S ^ -> ZN v   | MUX2ND0  | 0.101 |   2.079 |    3.130 | 
     | csa_tree_add_25_30_groupi/g12267 | B2 v -> Z v   | AO22D0   | 0.133 |   2.212 |    3.262 | 
     | csa_tree_add_25_30_groupi/g12147 | A2 v -> Z v   | OR2D0    | 0.091 |   2.303 |    3.354 | 
     | csa_tree_add_25_30_groupi/g12142 | A2 v -> ZN ^  | CKND2D0  | 0.049 |   2.352 |    3.402 | 
     | csa_tree_add_25_30_groupi/g12105 | A1 ^ -> Z v   | CKXOR2D0 | 0.121 |   2.473 |    3.524 | 
     | csa_tree_add_25_30_groupi/g12097 | A3 v -> ZN ^  | XNR3D0   | 0.146 |   2.619 |    3.670 | 
     | csa_tree_add_25_30_groupi/g2     | A1 ^ -> ZN ^  | XNR3D1   | 0.192 |   2.812 |    3.862 | 
     | g921                             | A1 ^ -> Z ^   | AO22D0   | 0.094 |   2.905 |    3.956 | 
     | oR_reg[9]                        | D ^           | DFQD1    | 0.000 |   2.905 |    3.956 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -1.050 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -1.050 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.000 |   0.000 |   -1.050 | 
     | oR_reg[9]   | CP ^        | DFQD1  | 0.000 |   0.000 |   -1.050 | 
     +-----------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin oR_reg[8]/CP 
Endpoint:   oR_reg[8]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: A0_reg[1]/Q (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                   4.000
= Required Time                 3.957
- Arrival Time                  2.863
= Slack Time                    1.093
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                  |              |          |       |  Time   |   Time   | 
     |----------------------------------+--------------+----------+-------+---------+----------| 
     |                                  | iCLK ^       |          |       |   0.000 |    1.093 | 
     | iCLK__L1_I0                      | I ^ -> ZN v  | INVD24   | 0.000 |   0.000 |    1.093 | 
     | iCLK__L2_I1                      | I v -> ZN ^  | INVD20   | 0.000 |   0.000 |    1.093 | 
     | A0_reg[1]                        | CP ^ -> Q ^  | DFQD1    | 0.105 |   0.105 |    1.199 | 
     | FE_OFC4_A0_1_                    | I ^ -> Z ^   | CKBD1    | 0.140 |   0.246 |    1.339 | 
     | mul_25_35/g5571                  | A2 ^ -> Z ^  | AN2D0    | 0.133 |   0.379 |    1.472 | 
     | mul_25_35/g5522                  | A2 ^ -> Z ^  | AN2XD1   | 0.072 |   0.451 |    1.544 | 
     | mul_25_35/g5502                  | A2 ^ -> ZN v | NR2D1    | 0.027 |   0.478 |    1.571 | 
     | mul_25_35/g5489                  | B v -> ZN ^  | AOI21D0  | 0.091 |   0.568 |    1.662 | 
     | mul_25_35/g5589                  | S ^ -> ZN ^  | MUX2ND1  | 0.164 |   0.732 |    1.825 | 
     | csa_tree_mul_25_40_groupi/g8919  | S ^ -> ZN v  | MUX2ND0  | 0.110 |   0.842 |    1.935 | 
     | csa_tree_mul_25_40_groupi/g8864  | B1 v -> ZN v | MAOI22D1 | 0.089 |   0.931 |    2.024 | 
     | csa_tree_mul_25_40_groupi/g8797  | A1 v -> Z v  | OR2D1    | 0.071 |   1.002 |    2.095 | 
     | csa_tree_mul_25_40_groupi/g8777  | B v -> CO v  | FCICIND1 | 0.102 |   1.104 |    2.198 | 
     | csa_tree_mul_25_40_groupi/g8761  | A v -> CO v  | FA1D1    | 0.141 |   1.246 |    2.339 | 
     | csa_tree_mul_25_40_groupi/g8746  | A v -> CO v  | FA1D0    | 0.177 |   1.423 |    2.516 | 
     | csa_tree_mul_25_40_groupi/g8976  | D v -> S v   | CMPE42D1 | 0.209 |   1.632 |    2.725 | 
     | csa_tree_mul_25_40_groupi/g8977  | I v -> ZN ^  | CKND3    | 0.033 |   1.665 |    2.758 | 
     | csa_tree_add_25_30_groupi/g12315 | S ^ -> ZN v  | MUX2ND0  | 0.090 |   1.755 |    2.848 | 
     | csa_tree_add_25_30_groupi/g12270 | B2 v -> Z v  | AO22D0   | 0.147 |   1.901 |    2.995 | 
     | csa_tree_add_25_30_groupi/g12204 | A1 v -> Z v  | CKXOR2D0 | 0.126 |   2.027 |    3.120 | 
     | csa_tree_add_25_30_groupi/g12384 | A2 v -> Z v  | XOR4D1   | 0.236 |   2.263 |    3.356 | 
     | csa_tree_add_25_30_groupi/g12094 | A v -> CO v  | FCICIND1 | 0.102 |   2.365 |    3.458 | 
     | csa_tree_add_25_30_groupi/g12092 | A v -> CO v  | FA1D0    | 0.180 |   2.545 |    3.638 | 
     | csa_tree_add_25_30_groupi/g12401 | D v -> S v   | CMPE42D1 | 0.200 |   2.745 |    3.838 | 
     | csa_tree_add_25_30_groupi/g12400 | I v -> ZN ^  | CKND0    | 0.028 |   2.773 |    3.867 | 
     | g922                             | A1 ^ -> Z ^  | AO22D0   | 0.090 |   2.863 |    3.957 | 
     | oR_reg[8]                        | D ^          | DFQD1    | 0.000 |   2.863 |    3.957 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -1.093 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -1.093 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.000 |   0.000 |   -1.093 | 
     | oR_reg[8]   | CP ^        | DFQD1  | 0.000 |   0.000 |   -1.093 | 
     +-----------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin oR_reg[7]/CP 
Endpoint:   oR_reg[7]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: A0_reg[1]/Q (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                   4.000
= Required Time                 3.960
- Arrival Time                  2.628
= Slack Time                    1.332
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                  |              |          |       |  Time   |   Time   | 
     |----------------------------------+--------------+----------+-------+---------+----------| 
     |                                  | iCLK ^       |          |       |   0.000 |    1.332 | 
     | iCLK__L1_I0                      | I ^ -> ZN v  | INVD24   | 0.000 |   0.000 |    1.332 | 
     | iCLK__L2_I1                      | I v -> ZN ^  | INVD20   | 0.000 |   0.000 |    1.332 | 
     | A0_reg[1]                        | CP ^ -> Q ^  | DFQD1    | 0.105 |   0.105 |    1.437 | 
     | FE_OFC4_A0_1_                    | I ^ -> Z ^   | CKBD1    | 0.140 |   0.246 |    1.577 | 
     | mul_25_35/g5571                  | A2 ^ -> Z ^  | AN2D0    | 0.133 |   0.379 |    1.710 | 
     | mul_25_35/g5522                  | A2 ^ -> Z ^  | AN2XD1   | 0.072 |   0.451 |    1.782 | 
     | mul_25_35/g5502                  | A2 ^ -> ZN v | NR2D1    | 0.027 |   0.478 |    1.809 | 
     | mul_25_35/g5489                  | B v -> ZN ^  | AOI21D0  | 0.091 |   0.568 |    1.900 | 
     | mul_25_35/g5589                  | S ^ -> ZN ^  | MUX2ND1  | 0.164 |   0.732 |    2.064 | 
     | csa_tree_mul_25_40_groupi/g8919  | S ^ -> ZN v  | MUX2ND0  | 0.110 |   0.842 |    2.174 | 
     | csa_tree_mul_25_40_groupi/g8864  | B1 v -> ZN v | MAOI22D1 | 0.089 |   0.931 |    2.262 | 
     | csa_tree_mul_25_40_groupi/g8797  | A1 v -> Z v  | OR2D1    | 0.071 |   1.002 |    2.334 | 
     | csa_tree_mul_25_40_groupi/g8777  | B v -> CO v  | FCICIND1 | 0.102 |   1.104 |    2.436 | 
     | csa_tree_mul_25_40_groupi/g8761  | A v -> CO v  | FA1D1    | 0.141 |   1.246 |    2.577 | 
     | csa_tree_mul_25_40_groupi/g8746  | A v -> CO v  | FA1D0    | 0.177 |   1.423 |    2.754 | 
     | csa_tree_mul_25_40_groupi/g8976  | D v -> S v   | CMPE42D1 | 0.209 |   1.632 |    2.963 | 
     | csa_tree_mul_25_40_groupi/g8977  | I v -> ZN ^  | CKND3    | 0.033 |   1.665 |    2.996 | 
     | csa_tree_add_25_30_groupi/g12315 | S ^ -> ZN v  | MUX2ND0  | 0.090 |   1.755 |    3.086 | 
     | csa_tree_add_25_30_groupi/g12270 | B2 v -> Z v  | AO22D0   | 0.147 |   1.901 |    3.233 | 
     | csa_tree_add_25_30_groupi/g12204 | A1 v -> Z v  | CKXOR2D0 | 0.126 |   2.027 |    3.359 | 
     | csa_tree_add_25_30_groupi/g12384 | A2 v -> Z v  | XOR4D1   | 0.236 |   2.263 |    3.594 | 
     | csa_tree_add_25_30_groupi/g12094 | A v -> CO v  | FCICIND1 | 0.102 |   2.365 |    3.697 | 
     | csa_tree_add_25_30_groupi/g12092 | A v -> S v   | FA1D0    | 0.163 |   2.528 |    3.860 | 
     | csa_tree_add_25_30_groupi/g12091 | I v -> ZN ^  | CKND1    | 0.023 |   2.551 |    3.882 | 
     | g923                             | A1 ^ -> Z ^  | AO22D0   | 0.078 |   2.628 |    3.960 | 
     | oR_reg[7]                        | D ^          | DFQD1    | 0.000 |   2.628 |    3.960 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -1.332 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -1.332 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.000 |   0.000 |   -1.332 | 
     | oR_reg[7]   | CP ^        | DFQD1  | 0.000 |   0.000 |   -1.332 | 
     +-----------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin oR_reg[6]/CP 
Endpoint:   oR_reg[6]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: A0_reg[1]/Q (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   4.000
= Required Time                 3.961
- Arrival Time                  2.465
= Slack Time                    1.496
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                  |              |          |       |  Time   |   Time   | 
     |----------------------------------+--------------+----------+-------+---------+----------| 
     |                                  | iCLK ^       |          |       |   0.000 |    1.496 | 
     | iCLK__L1_I0                      | I ^ -> ZN v  | INVD24   | 0.000 |   0.000 |    1.496 | 
     | iCLK__L2_I1                      | I v -> ZN ^  | INVD20   | 0.000 |   0.000 |    1.496 | 
     | A0_reg[1]                        | CP ^ -> Q ^  | DFQD1    | 0.105 |   0.105 |    1.601 | 
     | FE_OFC4_A0_1_                    | I ^ -> Z ^   | CKBD1    | 0.140 |   0.246 |    1.742 | 
     | mul_25_35/g5571                  | A2 ^ -> Z ^  | AN2D0    | 0.133 |   0.379 |    1.875 | 
     | mul_25_35/g5522                  | A2 ^ -> Z ^  | AN2XD1   | 0.072 |   0.451 |    1.947 | 
     | mul_25_35/g5502                  | A2 ^ -> ZN v | NR2D1    | 0.027 |   0.478 |    1.973 | 
     | mul_25_35/g5489                  | B v -> ZN ^  | AOI21D0  | 0.091 |   0.568 |    2.064 | 
     | mul_25_35/g5589                  | S ^ -> ZN ^  | MUX2ND1  | 0.164 |   0.732 |    2.228 | 
     | csa_tree_mul_25_40_groupi/g8919  | S ^ -> ZN v  | MUX2ND0  | 0.110 |   0.842 |    2.338 | 
     | csa_tree_mul_25_40_groupi/g8864  | B1 v -> ZN v | MAOI22D1 | 0.089 |   0.931 |    2.427 | 
     | csa_tree_mul_25_40_groupi/g8797  | A1 v -> Z v  | OR2D1    | 0.071 |   1.002 |    2.498 | 
     | csa_tree_mul_25_40_groupi/g8777  | B v -> CO v  | FCICIND1 | 0.102 |   1.104 |    2.600 | 
     | csa_tree_mul_25_40_groupi/g8761  | A v -> CO v  | FA1D1    | 0.141 |   1.246 |    2.742 | 
     | csa_tree_mul_25_40_groupi/g8746  | A v -> CO v  | FA1D0    | 0.177 |   1.423 |    2.919 | 
     | csa_tree_mul_25_40_groupi/g8976  | D v -> S v   | CMPE42D1 | 0.209 |   1.632 |    3.127 | 
     | csa_tree_mul_25_40_groupi/g8977  | I v -> ZN ^  | CKND3    | 0.033 |   1.665 |    3.161 | 
     | csa_tree_add_25_30_groupi/g12315 | S ^ -> ZN v  | MUX2ND0  | 0.090 |   1.755 |    3.250 | 
     | csa_tree_add_25_30_groupi/g12270 | B2 v -> Z v  | AO22D0   | 0.147 |   1.901 |    3.397 | 
     | csa_tree_add_25_30_groupi/g12204 | A1 v -> Z v  | CKXOR2D0 | 0.126 |   2.027 |    3.523 | 
     | csa_tree_add_25_30_groupi/g12384 | A2 v -> Z v  | XOR4D1   | 0.236 |   2.263 |    3.759 | 
     | csa_tree_add_25_30_groupi/g12093 | A3 v -> Z ^  | XOR3D0   | 0.122 |   2.385 |    3.880 | 
     | g924                             | A1 ^ -> Z ^  | AO22D0   | 0.080 |   2.465 |    3.961 | 
     | oR_reg[6]                        | D ^          | DFQD1    | 0.000 |   2.465 |    3.961 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -1.496 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -1.496 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.000 |   0.000 |   -1.496 | 
     | oR_reg[6]   | CP ^        | DFQD1  | 0.000 |   0.000 |   -1.496 | 
     +-----------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin oR_reg[5]/CP 
Endpoint:   oR_reg[5]/D (v) checked with  leading edge of 'iCLK'
Beginpoint: A0_reg[1]/Q (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   4.000
= Required Time                 3.980
- Arrival Time                  2.276
= Slack Time                    1.704
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                  |              |          |       |  Time   |   Time   | 
     |----------------------------------+--------------+----------+-------+---------+----------| 
     |                                  | iCLK ^       |          |       |   0.000 |    1.704 | 
     | iCLK__L1_I0                      | I ^ -> ZN v  | INVD24   | 0.000 |   0.000 |    1.704 | 
     | iCLK__L2_I1                      | I v -> ZN ^  | INVD20   | 0.000 |   0.000 |    1.704 | 
     | A0_reg[1]                        | CP ^ -> Q ^  | DFQD1    | 0.105 |   0.105 |    1.809 | 
     | FE_OFC4_A0_1_                    | I ^ -> Z ^   | CKBD1    | 0.140 |   0.246 |    1.949 | 
     | mul_25_35/g5571                  | A2 ^ -> Z ^  | AN2D0    | 0.133 |   0.379 |    2.082 | 
     | mul_25_35/g5522                  | A2 ^ -> Z ^  | AN2XD1   | 0.072 |   0.451 |    2.154 | 
     | mul_25_35/g5509                  | A1 ^ -> ZN v | NR2XD0   | 0.067 |   0.518 |    2.221 | 
     | csa_tree_mul_25_40_groupi/g8965  | I v -> ZN ^  | CKND1    | 0.050 |   0.567 |    2.271 | 
     | csa_tree_mul_25_40_groupi/g8929  | I1 ^ -> ZN v | MUX2ND0  | 0.056 |   0.624 |    2.328 | 
     | csa_tree_mul_25_40_groupi/g8865  | A1 v -> ZN ^ | AOI22D1  | 0.081 |   0.705 |    2.409 | 
     | csa_tree_mul_25_40_groupi/g8847  | A1 ^ -> ZN v | NR2D0    | 0.058 |   0.763 |    2.466 | 
     | csa_tree_mul_25_40_groupi/g8810  | B v -> ZN ^  | AOI21D0  | 0.265 |   1.027 |    2.731 | 
     | csa_tree_add_25_30_groupi/g12346 | S ^ -> ZN v  | MUX2ND0  | 0.151 |   1.178 |    2.882 | 
     | csa_tree_add_25_30_groupi/g12276 | A1 v -> Z v  | AO22D0   | 0.141 |   1.319 |    3.022 | 
     | csa_tree_add_25_30_groupi/g12161 | B v -> CO v  | FA1D0    | 0.146 |   1.465 |    3.169 | 
     | csa_tree_add_25_30_groupi/g12127 | A v -> CO v  | FA1D0    | 0.170 |   1.635 |    3.339 | 
     | csa_tree_add_25_30_groupi/g12104 | A v -> CO v  | FA1D0    | 0.176 |   1.811 |    3.515 | 
     | csa_tree_add_25_30_groupi/g12100 | A v -> CO v  | FA1D0    | 0.178 |   1.989 |    3.693 | 
     | csa_tree_add_25_30_groupi/g12402 | D v -> S v   | CMPE42D1 | 0.197 |   2.186 |    3.890 | 
     | g925                             | A1 v -> Z v  | AO22D0   | 0.090 |   2.276 |    3.980 | 
     | oR_reg[5]                        | D v          | DFQD1    | 0.000 |   2.276 |    3.980 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -1.704 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -1.704 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.000 |   0.000 |   -1.704 | 
     | oR_reg[5]   | CP ^        | DFQD1  | 0.000 |   0.000 |   -1.704 | 
     +-----------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin oR_reg[4]/CP 
Endpoint:   oR_reg[4]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: A0_reg[1]/Q (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   4.000
= Required Time                 3.961
- Arrival Time                  2.051
= Slack Time                    1.910
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                  |              |         |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+---------+----------| 
     |                                  | iCLK ^       |         |       |   0.000 |    1.910 | 
     | iCLK__L1_I0                      | I ^ -> ZN v  | INVD24  | 0.000 |   0.000 |    1.910 | 
     | iCLK__L2_I1                      | I v -> ZN ^  | INVD20  | 0.000 |   0.000 |    1.910 | 
     | A0_reg[1]                        | CP ^ -> Q ^  | DFQD1   | 0.105 |   0.105 |    2.015 | 
     | FE_OFC4_A0_1_                    | I ^ -> Z ^   | CKBD1   | 0.140 |   0.246 |    2.156 | 
     | mul_25_35/g5571                  | A2 ^ -> Z ^  | AN2D0   | 0.133 |   0.379 |    2.289 | 
     | mul_25_35/g5522                  | A2 ^ -> Z ^  | AN2XD1  | 0.072 |   0.451 |    2.361 | 
     | mul_25_35/g5509                  | A1 ^ -> ZN v | NR2XD0  | 0.067 |   0.518 |    2.428 | 
     | csa_tree_mul_25_40_groupi/g8965  | I v -> ZN ^  | CKND1   | 0.050 |   0.567 |    2.477 | 
     | csa_tree_mul_25_40_groupi/g8929  | I1 ^ -> ZN v | MUX2ND0 | 0.056 |   0.624 |    2.534 | 
     | csa_tree_mul_25_40_groupi/g8865  | A1 v -> ZN ^ | AOI22D1 | 0.081 |   0.705 |    2.615 | 
     | csa_tree_mul_25_40_groupi/g8847  | A1 ^ -> ZN v | NR2D0   | 0.058 |   0.763 |    2.673 | 
     | csa_tree_mul_25_40_groupi/g8810  | B v -> ZN ^  | AOI21D0 | 0.265 |   1.027 |    2.937 | 
     | csa_tree_add_25_30_groupi/g12346 | S ^ -> ZN v  | MUX2ND0 | 0.151 |   1.178 |    3.088 | 
     | csa_tree_add_25_30_groupi/g12276 | A1 v -> Z v  | AO22D0  | 0.141 |   1.319 |    3.229 | 
     | csa_tree_add_25_30_groupi/g12161 | B v -> CO v  | FA1D0   | 0.146 |   1.465 |    3.375 | 
     | csa_tree_add_25_30_groupi/g12127 | A v -> CO v  | FA1D0   | 0.170 |   1.635 |    3.545 | 
     | csa_tree_add_25_30_groupi/g12104 | A v -> CO v  | FA1D0   | 0.176 |   1.811 |    3.721 | 
     | csa_tree_add_25_30_groupi/g12100 | A v -> S ^   | FA1D0   | 0.160 |   1.971 |    3.881 | 
     | g926                             | A1 ^ -> Z ^  | AO22D0  | 0.080 |   2.051 |    3.961 | 
     | oR_reg[4]                        | D ^          | DFQD1   | 0.000 |   2.051 |    3.961 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -1.910 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -1.910 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.000 |   0.000 |   -1.910 | 
     | oR_reg[4]   | CP ^        | DFQD1  | 0.000 |   0.000 |   -1.910 | 
     +-----------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin oR_reg[3]/CP 
Endpoint:   oR_reg[3]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: A0_reg[1]/Q (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   4.000
= Required Time                 3.962
- Arrival Time                  1.873
= Slack Time                    2.088
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                  |              |         |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+---------+----------| 
     |                                  | iCLK ^       |         |       |   0.000 |    2.088 | 
     | iCLK__L1_I0                      | I ^ -> ZN v  | INVD24  | 0.000 |   0.000 |    2.088 | 
     | iCLK__L2_I1                      | I v -> ZN ^  | INVD20  | 0.000 |   0.000 |    2.088 | 
     | A0_reg[1]                        | CP ^ -> Q ^  | DFQD1   | 0.105 |   0.105 |    2.194 | 
     | FE_OFC4_A0_1_                    | I ^ -> Z ^   | CKBD1   | 0.140 |   0.246 |    2.334 | 
     | mul_25_35/g5571                  | A2 ^ -> Z ^  | AN2D0   | 0.133 |   0.379 |    2.467 | 
     | mul_25_35/g5522                  | A2 ^ -> Z ^  | AN2XD1  | 0.072 |   0.451 |    2.539 | 
     | mul_25_35/g5509                  | A1 ^ -> ZN v | NR2XD0  | 0.067 |   0.518 |    2.606 | 
     | csa_tree_mul_25_40_groupi/g8965  | I v -> ZN ^  | CKND1   | 0.050 |   0.567 |    2.656 | 
     | csa_tree_mul_25_40_groupi/g8929  | I1 ^ -> ZN v | MUX2ND0 | 0.056 |   0.624 |    2.712 | 
     | csa_tree_mul_25_40_groupi/g8865  | A1 v -> ZN ^ | AOI22D1 | 0.081 |   0.705 |    2.793 | 
     | csa_tree_mul_25_40_groupi/g8847  | A1 ^ -> ZN v | NR2D0   | 0.058 |   0.763 |    2.851 | 
     | csa_tree_mul_25_40_groupi/g8810  | B v -> ZN ^  | AOI21D0 | 0.265 |   1.027 |    3.115 | 
     | csa_tree_add_25_30_groupi/g12346 | S ^ -> ZN v  | MUX2ND0 | 0.151 |   1.178 |    3.266 | 
     | csa_tree_add_25_30_groupi/g12276 | A1 v -> Z v  | AO22D0  | 0.141 |   1.319 |    3.407 | 
     | csa_tree_add_25_30_groupi/g12161 | B v -> CO v  | FA1D0   | 0.146 |   1.465 |    3.553 | 
     | csa_tree_add_25_30_groupi/g12127 | A v -> CO v  | FA1D0   | 0.170 |   1.635 |    3.724 | 
     | csa_tree_add_25_30_groupi/g12104 | A v -> S ^   | FA1D0   | 0.161 |   1.796 |    3.884 | 
     | g927                             | A1 ^ -> Z ^  | AO22D0  | 0.078 |   1.873 |    3.962 | 
     | oR_reg[3]                        | D ^          | DFQD1   | 0.000 |   1.873 |    3.962 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -2.088 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -2.088 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.000 |   0.000 |   -2.088 | 
     | oR_reg[3]   | CP ^        | DFQD1  | 0.000 |   0.000 |   -2.088 | 
     +-----------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin oR_reg[2]/CP 
Endpoint:   oR_reg[2]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: A0_reg[1]/Q (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   4.000
= Required Time                 3.959
- Arrival Time                  1.712
= Slack Time                    2.247
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                  |              |         |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+---------+----------| 
     |                                  | iCLK ^       |         |       |   0.000 |    2.247 | 
     | iCLK__L1_I0                      | I ^ -> ZN v  | INVD24  | 0.000 |   0.000 |    2.247 | 
     | iCLK__L2_I1                      | I v -> ZN ^  | INVD20  | 0.000 |   0.000 |    2.247 | 
     | A0_reg[1]                        | CP ^ -> Q ^  | DFQD1   | 0.105 |   0.105 |    2.352 | 
     | FE_OFC4_A0_1_                    | I ^ -> Z ^   | CKBD1   | 0.140 |   0.246 |    2.493 | 
     | mul_25_35/g5571                  | A2 ^ -> Z ^  | AN2D0   | 0.133 |   0.379 |    2.626 | 
     | mul_25_35/g5522                  | A2 ^ -> Z ^  | AN2XD1  | 0.072 |   0.451 |    2.698 | 
     | mul_25_35/g5509                  | A1 ^ -> ZN v | NR2XD0  | 0.067 |   0.518 |    2.765 | 
     | csa_tree_mul_25_40_groupi/g8965  | I v -> ZN ^  | CKND1   | 0.050 |   0.568 |    2.814 | 
     | csa_tree_mul_25_40_groupi/g8929  | I1 ^ -> ZN v | MUX2ND0 | 0.056 |   0.624 |    2.871 | 
     | csa_tree_mul_25_40_groupi/g8865  | A1 v -> ZN ^ | AOI22D1 | 0.081 |   0.705 |    2.952 | 
     | csa_tree_mul_25_40_groupi/g8847  | A1 ^ -> ZN v | NR2D0   | 0.058 |   0.763 |    3.010 | 
     | csa_tree_mul_25_40_groupi/g8810  | B v -> ZN ^  | AOI21D0 | 0.265 |   1.027 |    3.274 | 
     | csa_tree_add_25_30_groupi/g12346 | S ^ -> ZN v  | MUX2ND0 | 0.151 |   1.178 |    3.425 | 
     | csa_tree_add_25_30_groupi/g12276 | A1 v -> Z v  | AO22D0  | 0.141 |   1.319 |    3.566 | 
     | csa_tree_add_25_30_groupi/g12161 | B v -> CO v  | FA1D0   | 0.146 |   1.465 |    3.712 | 
     | csa_tree_add_25_30_groupi/g12127 | A v -> S ^   | FA1D0   | 0.160 |   1.625 |    3.872 | 
     | g928                             | A1 ^ -> Z ^  | AO22D0  | 0.087 |   1.712 |    3.959 | 
     | oR_reg[2]                        | D ^          | DFQD1   | 0.000 |   1.712 |    3.959 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -2.247 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -2.247 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.000 |   0.000 |   -2.247 | 
     | oR_reg[2]   | CP ^        | DFQD1  | 0.000 |   0.000 |   -2.247 | 
     +-----------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin oR_reg[1]/CP 
Endpoint:   oR_reg[1]/D (v) checked with  leading edge of 'iCLK'
Beginpoint: A0_reg[1]/Q (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   4.000
= Required Time                 3.978
- Arrival Time                  1.583
= Slack Time                    2.395
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                  |              |         |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+---------+----------| 
     |                                  | iCLK ^       |         |       |   0.000 |    2.395 | 
     | iCLK__L1_I0                      | I ^ -> ZN v  | INVD24  | 0.000 |   0.000 |    2.395 | 
     | iCLK__L2_I1                      | I v -> ZN ^  | INVD20  | 0.000 |   0.000 |    2.395 | 
     | A0_reg[1]                        | CP ^ -> Q ^  | DFQD1   | 0.105 |   0.105 |    2.500 | 
     | FE_OFC4_A0_1_                    | I ^ -> Z ^   | CKBD1   | 0.140 |   0.246 |    2.641 | 
     | mul_25_35/g5571                  | A2 ^ -> Z ^  | AN2D0   | 0.133 |   0.379 |    2.773 | 
     | mul_25_35/g5522                  | A2 ^ -> Z ^  | AN2XD1  | 0.072 |   0.451 |    2.846 | 
     | mul_25_35/g5509                  | A1 ^ -> ZN v | NR2XD0  | 0.067 |   0.518 |    2.913 | 
     | csa_tree_mul_25_40_groupi/g8965  | I v -> ZN ^  | CKND1   | 0.050 |   0.567 |    2.962 | 
     | csa_tree_mul_25_40_groupi/g8929  | I1 ^ -> ZN v | MUX2ND0 | 0.056 |   0.624 |    3.019 | 
     | csa_tree_mul_25_40_groupi/g8865  | A1 v -> ZN ^ | AOI22D1 | 0.081 |   0.705 |    3.100 | 
     | csa_tree_mul_25_40_groupi/g8847  | A1 ^ -> ZN v | NR2D0   | 0.058 |   0.763 |    3.158 | 
     | csa_tree_mul_25_40_groupi/g8810  | B v -> ZN ^  | AOI21D0 | 0.265 |   1.027 |    3.422 | 
     | csa_tree_add_25_30_groupi/g12346 | S ^ -> ZN v  | MUX2ND0 | 0.151 |   1.178 |    3.573 | 
     | csa_tree_add_25_30_groupi/g12276 | A1 v -> Z v  | AO22D0  | 0.141 |   1.319 |    3.714 | 
     | csa_tree_add_25_30_groupi/g12161 | B v -> S v   | FA1D0   | 0.167 |   1.486 |    3.881 | 
     | g929                             | A1 v -> Z v  | AO22D0  | 0.098 |   1.583 |    3.978 | 
     | oR_reg[1]                        | D v          | DFQD1   | 0.000 |   1.583 |    3.978 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -2.395 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -2.395 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.000 |   0.000 |   -2.395 | 
     | oR_reg[1]   | CP ^        | DFQD1  | 0.000 |   0.000 |   -2.395 | 
     +-----------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin oR_reg[0]/CP 
Endpoint:   oR_reg[0]/D (v) checked with  leading edge of 'iCLK'
Beginpoint: A0_reg[0]/Q (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   4.000
= Required Time                 3.980
- Arrival Time                  1.069
= Slack Time                    2.911
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                  |              |         |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+---------+----------| 
     |                                  | iCLK ^       |         |       |   0.000 |    2.911 | 
     | iCLK__L1_I0                      | I ^ -> ZN v  | INVD24  | 0.000 |   0.000 |    2.911 | 
     | iCLK__L2_I1                      | I v -> ZN ^  | INVD20  | 0.000 |   0.000 |    2.911 | 
     | A0_reg[0]                        | CP ^ -> Q ^  | DFQD1   | 0.213 |   0.213 |    3.125 | 
     | mul_25_35/g5569                  | A2 ^ -> Z ^  | AN2XD1  | 0.143 |   0.356 |    3.268 | 
     | csa_tree_mul_25_40_groupi/g8953  | A2 ^ -> Z ^  | CKAN2D0 | 0.180 |   0.536 |    3.447 | 
     | csa_tree_add_25_30_groupi/g12377 | I ^ -> ZN v  | INVD1   | 0.102 |   0.638 |    3.550 | 
     | csa_tree_add_25_30_groupi/g12368 | A2 v -> ZN ^ | NR2D0   | 0.141 |   0.779 |    3.691 | 
     | csa_tree_add_25_30_groupi/g12217 | A ^ -> S v   | FA1D0   | 0.198 |   0.978 |    3.889 | 
     | g930                             | A1 v -> Z v  | AO22D0  | 0.091 |   1.069 |    3.980 | 
     | oR_reg[0]                        | D v          | DFQD1   | 0.000 |   1.069 |    3.980 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -2.911 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -2.911 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.000 |   0.000 |   -2.911 | 
     | oR_reg[0]   | CP ^        | DFQD1  | 0.000 |   0.000 |   -2.911 | 
     +-----------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin A0_reg[7]/CP 
Endpoint:   A0_reg[7]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA0[7]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   4.000
= Required Time                 3.975
- Arrival Time                  0.001
= Slack Time                    3.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA0[7] ^ |       |       |   0.001 |    3.975 | 
     | A0_reg[7] | D ^      | DFQD1 | 0.000 |   0.001 |    3.975 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -3.974 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | A0_reg[7]   | CP ^        | DFQD1  | 0.000 |   0.000 |   -3.974 | 
     +-----------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin A0_reg[6]/CP 
Endpoint:   A0_reg[6]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA0[6]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   4.000
= Required Time                 3.975
- Arrival Time                  0.001
= Slack Time                    3.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA0[6] ^ |       |       |   0.001 |    3.975 | 
     | A0_reg[6] | D ^      | DFQD1 | 0.000 |   0.001 |    3.975 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -3.974 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | A0_reg[6]   | CP ^        | DFQD1  | 0.000 |   0.000 |   -3.974 | 
     +-----------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin A0_reg[5]/CP 
Endpoint:   A0_reg[5]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA0[5]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   4.000
= Required Time                 3.975
- Arrival Time                  0.001
= Slack Time                    3.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA0[5] ^ |       |       |   0.001 |    3.975 | 
     | A0_reg[5] | D ^      | DFQD1 | 0.000 |   0.001 |    3.975 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -3.974 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.000 |   0.000 |   -3.974 | 
     | A0_reg[5]   | CP ^        | DFQD1  | 0.000 |   0.000 |   -3.974 | 
     +-----------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin A0_reg[4]/CP 
Endpoint:   A0_reg[4]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA0[4]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   4.000
= Required Time                 3.975
- Arrival Time                  0.001
= Slack Time                    3.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA0[4] ^ |       |       |   0.001 |    3.975 | 
     | A0_reg[4] | D ^      | DFQD1 | 0.000 |   0.001 |    3.975 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -3.974 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.000 |   0.000 |   -3.974 | 
     | A0_reg[4]   | CP ^        | DFQD1  | 0.000 |   0.000 |   -3.974 | 
     +-----------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin A0_reg[3]/CP 
Endpoint:   A0_reg[3]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA0[3]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   4.000
= Required Time                 3.975
- Arrival Time                  0.001
= Slack Time                    3.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA0[3] ^ |       |       |   0.001 |    3.975 | 
     | A0_reg[3] | D ^      | DFQD1 | 0.000 |   0.001 |    3.975 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -3.974 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.000 |   0.000 |   -3.974 | 
     | A0_reg[3]   | CP ^        | DFQD1  | 0.000 |   0.000 |   -3.974 | 
     +-----------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin A0_reg[2]/CP 
Endpoint:   A0_reg[2]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA0[2]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   4.000
= Required Time                 3.975
- Arrival Time                  0.001
= Slack Time                    3.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA0[2] ^ |       |       |   0.001 |    3.975 | 
     | A0_reg[2] | D ^      | DFQD1 | 0.000 |   0.001 |    3.975 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -3.974 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.000 |   0.000 |   -3.974 | 
     | A0_reg[2]   | CP ^        | DFQD1  | 0.000 |   0.000 |   -3.974 | 
     +-----------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin A0_reg[1]/CP 
Endpoint:   A0_reg[1]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA0[1]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   4.000
= Required Time                 3.975
- Arrival Time                  0.001
= Slack Time                    3.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA0[1] ^ |       |       |   0.001 |    3.975 | 
     | A0_reg[1] | D ^      | DFQD1 | 0.000 |   0.001 |    3.975 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -3.974 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.000 |   0.000 |   -3.974 | 
     | A0_reg[1]   | CP ^        | DFQD1  | 0.000 |   0.000 |   -3.974 | 
     +-----------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin A1_reg[0]/CP 
Endpoint:   A1_reg[0]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA1[0]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   4.000
= Required Time                 3.975
- Arrival Time                  0.001
= Slack Time                    3.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA1[0] ^ |       |       |   0.001 |    3.975 | 
     | A1_reg[0] | D ^      | DFQD1 | 0.000 |   0.001 |    3.975 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -3.974 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.000 |   0.000 |   -3.974 | 
     | A1_reg[0]   | CP ^        | DFQD1  | 0.000 |   0.000 |   -3.974 | 
     +-----------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin A0_reg[0]/CP 
Endpoint:   A0_reg[0]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA0[0]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   4.000
= Required Time                 3.975
- Arrival Time                  0.001
= Slack Time                    3.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA0[0] ^ |       |       |   0.001 |    3.975 | 
     | A0_reg[0] | D ^      | DFQD1 | 0.000 |   0.001 |    3.975 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -3.974 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.000 |   0.000 |   -3.974 | 
     | A0_reg[0]   | CP ^        | DFQD1  | 0.000 |   0.000 |   -3.974 | 
     +-----------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin B1_reg[0]/CP 
Endpoint:   B1_reg[0]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iB1[0]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   4.000
= Required Time                 3.975
- Arrival Time                  0.001
= Slack Time                    3.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB1[0] ^ |       |       |   0.001 |    3.975 | 
     | B1_reg[0] | D ^      | DFQD1 | 0.000 |   0.001 |    3.975 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -3.974 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | B1_reg[0]   | CP ^        | DFQD1  | 0.000 |   0.000 |   -3.974 | 
     +-----------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin A1_reg[1]/CP 
Endpoint:   A1_reg[1]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA1[1]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   4.000
= Required Time                 3.975
- Arrival Time                  0.001
= Slack Time                    3.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA1[1] ^ |       |       |   0.001 |    3.975 | 
     | A1_reg[1] | D ^      | DFQD1 | 0.000 |   0.001 |    3.975 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -3.974 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.000 |   0.000 |   -3.974 | 
     | A1_reg[1]   | CP ^        | DFQD1  | 0.000 |   0.000 |   -3.974 | 
     +-----------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin B1_reg[6]/CP 
Endpoint:   B1_reg[6]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iB1[6]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   4.000
= Required Time                 3.975
- Arrival Time                  0.001
= Slack Time                    3.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB1[6] ^ |       |       |   0.001 |    3.975 | 
     | B1_reg[6] | D ^      | DFQD1 | 0.000 |   0.001 |    3.975 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -3.974 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.000 |   0.000 |   -3.974 | 
     | B1_reg[6]   | CP ^        | DFQD1  | 0.000 |   0.000 |   -3.974 | 
     +-----------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin B1_reg[4]/CP 
Endpoint:   B1_reg[4]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iB1[4]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   4.000
= Required Time                 3.975
- Arrival Time                  0.001
= Slack Time                    3.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB1[4] ^ |       |       |   0.001 |    3.975 | 
     | B1_reg[4] | D ^      | DFQD1 | 0.000 |   0.001 |    3.975 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -3.974 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.000 |   0.000 |   -3.974 | 
     | B1_reg[4]   | CP ^        | DFQD1  | 0.000 |   0.000 |   -3.974 | 
     +-----------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin B1_reg[2]/CP 
Endpoint:   B1_reg[2]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iB1[2]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   4.000
= Required Time                 3.975
- Arrival Time                  0.001
= Slack Time                    3.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB1[2] ^ |       |       |   0.001 |    3.975 | 
     | B1_reg[2] | D ^      | DFQD1 | 0.000 |   0.001 |    3.975 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -3.974 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.000 |   0.000 |   -3.974 | 
     | B1_reg[2]   | CP ^        | DFQD1  | 0.000 |   0.000 |   -3.974 | 
     +-----------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin B0_reg[6]/CP 
Endpoint:   B0_reg[6]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iB0[6]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   4.000
= Required Time                 3.975
- Arrival Time                  0.001
= Slack Time                    3.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB0[6] ^ |       |       |   0.001 |    3.975 | 
     | B0_reg[6] | D ^      | DFQD1 | 0.000 |   0.001 |    3.975 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -3.974 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.000 |   0.000 |   -3.974 | 
     | B0_reg[6]   | CP ^        | DFQD1  | 0.000 |   0.000 |   -3.974 | 
     +-----------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin B0_reg[4]/CP 
Endpoint:   B0_reg[4]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iB0[4]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   4.000
= Required Time                 3.975
- Arrival Time                  0.001
= Slack Time                    3.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB0[4] ^ |       |       |   0.001 |    3.975 | 
     | B0_reg[4] | D ^      | DFQD1 | 0.000 |   0.001 |    3.975 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -3.974 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.000 |   0.000 |   -3.974 | 
     | B0_reg[4]   | CP ^        | DFQD1  | 0.000 |   0.000 |   -3.974 | 
     +-----------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin B0_reg[2]/CP 
Endpoint:   B0_reg[2]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iB0[2]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   4.000
= Required Time                 3.975
- Arrival Time                  0.001
= Slack Time                    3.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB0[2] ^ |       |       |   0.001 |    3.975 | 
     | B0_reg[2] | D ^      | DFQD1 | 0.000 |   0.001 |    3.975 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -3.974 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.000 |   0.000 |   -3.974 | 
     | B0_reg[2]   | CP ^        | DFQD1  | 0.000 |   0.000 |   -3.974 | 
     +-----------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin B0_reg[0]/CP 
Endpoint:   B0_reg[0]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iB0[0]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   4.000
= Required Time                 3.975
- Arrival Time                  0.001
= Slack Time                    3.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB0[0] ^ |       |       |   0.001 |    3.975 | 
     | B0_reg[0] | D ^      | DFQD1 | 0.000 |   0.001 |    3.975 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -3.974 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.000 |   0.000 |   -3.974 | 
     | B0_reg[0]   | CP ^        | DFQD1  | 0.000 |   0.000 |   -3.974 | 
     +-----------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin A1_reg[7]/CP 
Endpoint:   A1_reg[7]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA1[7]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   4.000
= Required Time                 3.975
- Arrival Time                  0.001
= Slack Time                    3.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA1[7] ^ |       |       |   0.001 |    3.975 | 
     | A1_reg[7] | D ^      | DFQD1 | 0.000 |   0.001 |    3.975 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -3.974 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | A1_reg[7]   | CP ^        | DFQD1  | 0.000 |   0.000 |   -3.974 | 
     +-----------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin A1_reg[6]/CP 
Endpoint:   A1_reg[6]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA1[6]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   4.000
= Required Time                 3.975
- Arrival Time                  0.001
= Slack Time                    3.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA1[6] ^ |       |       |   0.001 |    3.975 | 
     | A1_reg[6] | D ^      | DFQD1 | 0.000 |   0.001 |    3.975 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -3.974 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.000 |   0.000 |   -3.974 | 
     | A1_reg[6]   | CP ^        | DFQD1  | 0.000 |   0.000 |   -3.974 | 
     +-----------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin A1_reg[5]/CP 
Endpoint:   A1_reg[5]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA1[5]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   4.000
= Required Time                 3.975
- Arrival Time                  0.001
= Slack Time                    3.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA1[5] ^ |       |       |   0.001 |    3.975 | 
     | A1_reg[5] | D ^      | DFQD1 | 0.000 |   0.001 |    3.975 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -3.974 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.000 |   0.000 |   -3.974 | 
     | A1_reg[5]   | CP ^        | DFQD1  | 0.000 |   0.000 |   -3.974 | 
     +-----------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin A1_reg[4]/CP 
Endpoint:   A1_reg[4]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA1[4]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   4.000
= Required Time                 3.975
- Arrival Time                  0.001
= Slack Time                    3.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA1[4] ^ |       |       |   0.001 |    3.975 | 
     | A1_reg[4] | D ^      | DFQD1 | 0.000 |   0.001 |    3.975 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -3.974 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.000 |   0.000 |   -3.974 | 
     | A1_reg[4]   | CP ^        | DFQD1  | 0.000 |   0.000 |   -3.974 | 
     +-----------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin A1_reg[3]/CP 
Endpoint:   A1_reg[3]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA1[3]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   4.000
= Required Time                 3.975
- Arrival Time                  0.001
= Slack Time                    3.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA1[3] ^ |       |       |   0.001 |    3.975 | 
     | A1_reg[3] | D ^      | DFQD1 | 0.000 |   0.001 |    3.975 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -3.974 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.000 |   0.000 |   -3.974 | 
     | A1_reg[3]   | CP ^        | DFQD1  | 0.000 |   0.000 |   -3.974 | 
     +-----------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin A1_reg[2]/CP 
Endpoint:   A1_reg[2]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA1[2]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   4.000
= Required Time                 3.975
- Arrival Time                  0.001
= Slack Time                    3.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA1[2] ^ |       |       |   0.001 |    3.975 | 
     | A1_reg[2] | D ^      | DFQD1 | 0.000 |   0.001 |    3.975 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -3.974 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.000 |   0.000 |   -3.974 | 
     | A1_reg[2]   | CP ^        | DFQD1  | 0.000 |   0.000 |   -3.974 | 
     +-----------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin B1_reg[5]/CP 
Endpoint:   B1_reg[5]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iB1[5]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   4.000
= Required Time                 3.976
- Arrival Time                  0.001
= Slack Time                    3.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB1[5] ^ |       |       |   0.001 |    3.976 | 
     | B1_reg[5] | D ^      | DFQD2 | 0.000 |   0.001 |    3.976 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -3.974 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | B1_reg[5]   | CP ^        | DFQD2  | 0.000 |   0.000 |   -3.974 | 
     +-----------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin B1_reg[3]/CP 
Endpoint:   B1_reg[3]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iB1[3]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   4.000
= Required Time                 3.976
- Arrival Time                  0.001
= Slack Time                    3.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB1[3] ^ |       |       |   0.001 |    3.976 | 
     | B1_reg[3] | D ^      | DFQD2 | 0.000 |   0.001 |    3.976 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -3.974 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | iCLK__L2_I1 | I v -> ZN ^ | INVD20 | 0.000 |   0.000 |   -3.974 | 
     | B1_reg[3]   | CP ^        | DFQD2  | 0.000 |   0.000 |   -3.974 | 
     +-----------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin B1_reg[1]/CP 
Endpoint:   B1_reg[1]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iB1[1]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   4.000
= Required Time                 3.976
- Arrival Time                  0.001
= Slack Time                    3.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB1[1] ^ |       |       |   0.001 |    3.976 | 
     | B1_reg[1] | D ^      | DFQD2 | 0.000 |   0.001 |    3.976 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -3.974 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | B1_reg[1]   | CP ^        | DFQD2  | 0.000 |   0.000 |   -3.974 | 
     +-----------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin B0_reg[7]/CP 
Endpoint:   B0_reg[7]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iB0[7]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   4.000
= Required Time                 3.976
- Arrival Time                  0.001
= Slack Time                    3.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB0[7] ^ |       |       |   0.001 |    3.976 | 
     | B0_reg[7] | D ^      | DFQD2 | 0.000 |   0.001 |    3.976 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -3.974 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | B0_reg[7]   | CP ^        | DFQD2  | 0.000 |   0.000 |   -3.974 | 
     +-----------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin B0_reg[5]/CP 
Endpoint:   B0_reg[5]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iB0[5]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   4.000
= Required Time                 3.976
- Arrival Time                  0.001
= Slack Time                    3.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB0[5] ^ |       |       |   0.001 |    3.976 | 
     | B0_reg[5] | D ^      | DFQD2 | 0.000 |   0.001 |    3.976 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -3.974 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | B0_reg[5]   | CP ^        | DFQD2  | 0.000 |   0.000 |   -3.974 | 
     +-----------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin B0_reg[3]/CP 
Endpoint:   B0_reg[3]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iB0[3]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   4.000
= Required Time                 3.976
- Arrival Time                  0.001
= Slack Time                    3.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB0[3] ^ |       |       |   0.001 |    3.976 | 
     | B0_reg[3] | D ^      | DFQD2 | 0.000 |   0.001 |    3.976 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -3.974 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | B0_reg[3]   | CP ^        | DFQD2  | 0.000 |   0.000 |   -3.974 | 
     +-----------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin B0_reg[1]/CP 
Endpoint:   B0_reg[1]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iB0[1]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   4.000
= Required Time                 3.976
- Arrival Time                  0.001
= Slack Time                    3.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB0[1] ^ |       |       |   0.001 |    3.976 | 
     | B0_reg[1] | D ^      | DFQD2 | 0.000 |   0.001 |    3.976 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -3.974 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | B0_reg[1]   | CP ^        | DFQD2  | 0.000 |   0.000 |   -3.974 | 
     +-----------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin B1_reg[7]/CP 
Endpoint:   B1_reg[7]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iB1[7]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   4.000
= Required Time                 3.976
- Arrival Time                  0.001
= Slack Time                    3.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB1[7] ^ |       |       |   0.001 |    3.976 | 
     | B1_reg[7] | D ^      | DFQD2 | 0.000 |   0.001 |    3.976 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -3.974 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.000 |   0.000 |   -3.974 | 
     | B1_reg[7]   | CP ^        | DFQD2  | 0.000 |   0.000 |   -3.974 | 
     +-----------------------------------------------------------------+ 

