--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.948ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: fast/clkout1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fast/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fast/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 17.780ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.220ns (450.450MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fast/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 17.780ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.220ns (450.450MHz) (Tpllper_CLKFB)
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKFBOUT
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y0.CLKFBOUT
  Clock network: fast/clkfbout
--------------------------------------------------------------------------------
Slack: 32.630ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fast/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 32.630ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKFBOUT
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y0.CLKFBOUT
  Clock network: fast/clkfbout
--------------------------------------------------------------------------------
Slack: 315.000ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: fast/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fast_clkout1 = PERIOD TIMEGRP "fast_clkout1" TS_clk * 4 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32445 paths analyzed, 4856 endpoints analyzed, 4 failing endpoints
 4 timing errors detected. (4 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.080ns.
--------------------------------------------------------------------------------
Slack:                  -0.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_19 (FF)
  Destination:          M_count_store_q_199 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.920ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.684 - 0.739)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_19 to M_count_store_q_199
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y37.BQ      Tcko                  0.430   M_counts_q[350]
                                                       tmr/M_ctr_q_19
    SLICE_X13Y35.D1      net (fanout=3)        1.183   tmr/M_ctr_q[19]
    SLICE_X13Y35.D       Tilo                  0.259   M_counts_q[214]
                                                       tmr/maxval<24>4
    SLICE_X17Y29.A6      net (fanout=21)       1.109   maxval<24>3
    SLICE_X17Y29.A       Tilo                  0.259   M_count_store_q[128]
                                                       tmr/maxval<24>5_rstpot_9
    SLICE_X20Y22.C3      net (fanout=21)       1.341   maxval<24>5_rstpot9
    SLICE_X20Y22.CLK     Tas                   0.339   M_count_store_q[199]
                                                       M_count_store_q_199_dpot
                                                       M_count_store_q_199
    -------------------------------------------------  ---------------------------
    Total                                      4.920ns (1.287ns logic, 3.633ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_5 (FF)
  Destination:          M_counts_q_108 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.875ns (Levels of Logic = 3)
  Clock Path Skew:      -0.071ns (0.682 - 0.753)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_5 to M_counts_q_108
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y35.CQ       Tcko                  0.430   tmr/M_ctr_q[5]
                                                       tmr/M_ctr_q_5
    SLICE_X11Y35.A1      net (fanout=4)        1.090   tmr/M_ctr_q[5]
    SLICE_X11Y35.A       Tilo                  0.259   tmr/M_ctr_q[22]
                                                       tmr/maxval<24>1_1
    SLICE_X17Y31.A5      net (fanout=19)       1.144   tmr/maxval<24>11
    SLICE_X17Y31.A       Tilo                  0.259   M_counts_q[195]
                                                       tmr/maxval<24>5_5
    SLICE_X20Y23.C6      net (fanout=20)       1.354   maxval<24>54
    SLICE_X20Y23.CLK     Tas                   0.339   M_counts_q[153]
                                                       M_counts_q_108_rstpot
                                                       M_counts_q_108
    -------------------------------------------------  ---------------------------
    Total                                      4.875ns (1.287ns logic, 3.588ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_19 (FF)
  Destination:          M_count_store_q_103 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.887ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.684 - 0.739)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_19 to M_count_store_q_103
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y37.BQ      Tcko                  0.430   M_counts_q[350]
                                                       tmr/M_ctr_q_19
    SLICE_X13Y35.D1      net (fanout=3)        1.183   tmr/M_ctr_q[19]
    SLICE_X13Y35.D       Tilo                  0.259   M_counts_q[214]
                                                       tmr/maxval<24>4
    SLICE_X9Y33.A5       net (fanout=21)       1.128   maxval<24>3
    SLICE_X9Y33.A        Tilo                  0.259   M_count_store_q[254]
                                                       tmr/maxval<24>5_rstpot_4
    SLICE_X13Y27.C6      net (fanout=21)       1.255   maxval<24>5_rstpot4
    SLICE_X13Y27.CLK     Tas                   0.373   M_count_store_q[192]
                                                       M_count_store_q_103_dpot
                                                       M_count_store_q_103
    -------------------------------------------------  ---------------------------
    Total                                      4.887ns (1.321ns logic, 3.566ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_14 (FF)
  Destination:          M_counts_q_276 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.858ns (Levels of Logic = 3)
  Clock Path Skew:      -0.065ns (0.682 - 0.747)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_14 to M_counts_q_276
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.CQ       Tcko                  0.430   M_counts_q[333]
                                                       tmr/M_ctr_q_14
    SLICE_X10Y33.D2      net (fanout=3)        0.800   tmr/M_ctr_q[14]
    SLICE_X10Y33.D       Tilo                  0.235   M_count_store_q[357]
                                                       tmr/maxval<24>3
    SLICE_X19Y25.B2      net (fanout=20)       1.801   tmr/maxval<24>2
    SLICE_X19Y25.B       Tilo                  0.259   M_counts_q[126]
                                                       tmr/maxval<24>5_7
    SLICE_X20Y23.A5      net (fanout=20)       0.994   maxval<24>56
    SLICE_X20Y23.CLK     Tas                   0.339   M_counts_q[153]
                                                       M_counts_q_276_rstpot
                                                       M_counts_q_276
    -------------------------------------------------  ---------------------------
    Total                                      4.858ns (1.263ns logic, 3.595ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  0.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_5 (FF)
  Destination:          M_counts_q_120 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.828ns (Levels of Logic = 3)
  Clock Path Skew:      -0.065ns (0.688 - 0.753)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_5 to M_counts_q_120
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y35.CQ       Tcko                  0.430   tmr/M_ctr_q[5]
                                                       tmr/M_ctr_q_5
    SLICE_X11Y35.A1      net (fanout=4)        1.090   tmr/M_ctr_q[5]
    SLICE_X11Y35.A       Tilo                  0.259   tmr/M_ctr_q[22]
                                                       tmr/maxval<24>1_1
    SLICE_X19Y26.C3      net (fanout=19)       1.568   tmr/maxval<24>11
    SLICE_X19Y26.C       Tilo                  0.259   M_counts_q[147]
                                                       tmr/maxval<24>5_9
    SLICE_X23Y26.C6      net (fanout=20)       0.849   maxval<24>58
    SLICE_X23Y26.CLK     Tas                   0.373   M_counts_q[120]
                                                       M_counts_q_120_rstpot
                                                       M_counts_q_120
    -------------------------------------------------  ---------------------------
    Total                                      4.828ns (1.321ns logic, 3.507ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  0.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dupA/sync_gen_0[0].sync/M_pipe_q_0 (FF)
  Destination:          dupA/L_edge/M_last_q (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.215ns (Levels of Logic = 0)
  Clock Path Skew:      -0.666ns (0.641 - 1.307)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dupA/sync_gen_0[0].sync/M_pipe_q_0 to dupA/L_edge/M_last_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y63.Q4      Tickq                 1.778   dupA/M_sync_out
                                                       dupA/sync_gen_0[0].sync/M_pipe_q_0
    SLICE_X1Y36.AX       net (fanout=2)        2.323   dupA/M_sync_out
    SLICE_X1Y36.CLK      Tdick                 0.114   M_counts_q[81]
                                                       dupA/L_edge/M_last_q
    -------------------------------------------------  ---------------------------
    Total                                      4.215ns (1.892ns logic, 2.323ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack:                  0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dupA/sync_gen_0[0].sync/M_pipe_q_0 (FF)
  Destination:          dupA/M_state_q (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.207ns (Levels of Logic = 1)
  Clock Path Skew:      -0.669ns (0.638 - 1.307)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dupA/sync_gen_0[0].sync/M_pipe_q_0 to dupA/M_state_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y63.Q4      Tickq                 1.778   dupA/M_sync_out
                                                       dupA/sync_gen_0[0].sync/M_pipe_q_0
    SLICE_X1Y37.A6       net (fanout=2)        2.056   dupA/M_sync_out
    SLICE_X1Y37.CLK      Tas                   0.373   M_dupA_out
                                                       dupA/M_state_q_glue_set
                                                       dupA/M_state_q
    -------------------------------------------------  ---------------------------
    Total                                      4.207ns (2.151ns logic, 2.056ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack:                  0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_0 (FF)
  Destination:          L_reg/M_data_q_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.835ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.313 - 0.339)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_0 to L_reg/M_data_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y19.AQ       Tcko                  0.525   M_reg_regOut[3]
                                                       L_reg/M_addr_q_0
    SLICE_X12Y36.D3      net (fanout=97)       1.988   M_reg_regOut[2]
    SLICE_X12Y36.BMUX    Topdb                 0.481   _n09861
                                                       Mmux__n0986_6
                                                       Mmux__n0986_4_f7
                                                       Mmux__n0986_2_f8
    SLICE_X9Y24.B6       net (fanout=1)        1.468   _n09861
    SLICE_X9Y24.CLK      Tas                   0.373   L_reg/M_data_q[15]
                                                       L_reg/Mmux_M_data_d51
                                                       L_reg/M_data_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.835ns (1.379ns logic, 3.456ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  0.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_5 (FF)
  Destination:          M_counts_q_302 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.782ns (Levels of Logic = 3)
  Clock Path Skew:      -0.074ns (0.679 - 0.753)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_5 to M_counts_q_302
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y35.CQ       Tcko                  0.430   tmr/M_ctr_q[5]
                                                       tmr/M_ctr_q_5
    SLICE_X11Y35.A1      net (fanout=4)        1.090   tmr/M_ctr_q[5]
    SLICE_X11Y35.A       Tilo                  0.259   tmr/M_ctr_q[22]
                                                       tmr/maxval<24>1_1
    SLICE_X17Y31.A5      net (fanout=19)       1.144   tmr/maxval<24>11
    SLICE_X17Y31.A       Tilo                  0.259   M_counts_q[195]
                                                       tmr/maxval<24>5_5
    SLICE_X19Y22.D5      net (fanout=20)       1.227   maxval<24>54
    SLICE_X19Y22.CLK     Tas                   0.373   M_counts_q[302]
                                                       M_counts_q_302_rstpot
                                                       M_counts_q_302
    -------------------------------------------------  ---------------------------
    Total                                      4.782ns (1.321ns logic, 3.461ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  0.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_7 (FF)
  Destination:          M_counts_q_108 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.788ns (Levels of Logic = 3)
  Clock Path Skew:      -0.065ns (0.682 - 0.747)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_7 to M_counts_q_108
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.BQ      Tcko                  0.476   tmr/M_ctr_q[6]
                                                       tmr/M_ctr_q_7
    SLICE_X11Y35.A2      net (fanout=4)        0.957   tmr/M_ctr_q[7]
    SLICE_X11Y35.A       Tilo                  0.259   tmr/M_ctr_q[22]
                                                       tmr/maxval<24>1_1
    SLICE_X17Y31.A5      net (fanout=19)       1.144   tmr/maxval<24>11
    SLICE_X17Y31.A       Tilo                  0.259   M_counts_q[195]
                                                       tmr/maxval<24>5_5
    SLICE_X20Y23.C6      net (fanout=20)       1.354   maxval<24>54
    SLICE_X20Y23.CLK     Tas                   0.339   M_counts_q[153]
                                                       M_counts_q_108_rstpot
                                                       M_counts_q_108
    -------------------------------------------------  ---------------------------
    Total                                      4.788ns (1.333ns logic, 3.455ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_0 (FF)
  Destination:          L_reg/M_data_q_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.826ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.313 - 0.339)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_0 to L_reg/M_data_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y19.AQ       Tcko                  0.525   M_reg_regOut[3]
                                                       L_reg/M_addr_q_0
    SLICE_X12Y36.C3      net (fanout=97)       2.005   M_reg_regOut[2]
    SLICE_X12Y36.BMUX    Topcb                 0.455   _n09861
                                                       Mmux__n0986_51
                                                       Mmux__n0986_4_f7
                                                       Mmux__n0986_2_f8
    SLICE_X9Y24.B6       net (fanout=1)        1.468   _n09861
    SLICE_X9Y24.CLK      Tas                   0.373   L_reg/M_data_q[15]
                                                       L_reg/Mmux_M_data_d51
                                                       L_reg/M_data_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.826ns (1.353ns logic, 3.473ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_5 (FF)
  Destination:          M_counts_q_123 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.777ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns (0.683 - 0.753)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_5 to M_counts_q_123
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y35.CQ       Tcko                  0.430   tmr/M_ctr_q[5]
                                                       tmr/M_ctr_q_5
    SLICE_X11Y35.A1      net (fanout=4)        1.090   tmr/M_ctr_q[5]
    SLICE_X11Y35.A       Tilo                  0.259   tmr/M_ctr_q[22]
                                                       tmr/maxval<24>1_1
    SLICE_X19Y26.C3      net (fanout=19)       1.568   tmr/maxval<24>11
    SLICE_X19Y26.C       Tilo                  0.259   M_counts_q[147]
                                                       tmr/maxval<24>5_9
    SLICE_X23Y24.D6      net (fanout=20)       0.798   maxval<24>58
    SLICE_X23Y24.CLK     Tas                   0.373   M_counts_q[123]
                                                       M_counts_q_123_rstpot
                                                       M_counts_q_123
    -------------------------------------------------  ---------------------------
    Total                                      4.777ns (1.321ns logic, 3.456ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  0.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_5 (FF)
  Destination:          M_counts_q_350 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.814ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.317 - 0.348)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_5 to M_counts_q_350
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y35.CQ       Tcko                  0.430   tmr/M_ctr_q[5]
                                                       tmr/M_ctr_q_5
    SLICE_X11Y35.A1      net (fanout=4)        1.090   tmr/M_ctr_q[5]
    SLICE_X11Y35.A       Tilo                  0.259   tmr/M_ctr_q[22]
                                                       tmr/maxval<24>1_1
    SLICE_X17Y31.A5      net (fanout=19)       1.144   tmr/maxval<24>11
    SLICE_X17Y31.A       Tilo                  0.259   M_counts_q[195]
                                                       tmr/maxval<24>5_5
    SLICE_X11Y37.D6      net (fanout=20)       1.259   maxval<24>54
    SLICE_X11Y37.CLK     Tas                   0.373   M_counts_q[350]
                                                       M_counts_q_350_rstpot
                                                       M_counts_q_350
    -------------------------------------------------  ---------------------------
    Total                                      4.814ns (1.321ns logic, 3.493ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  0.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_1 (FF)
  Destination:          M_count_store_q_199 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.779ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.684 - 0.747)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_1 to M_count_store_q_199
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.BQ      Tcko                  0.430   tmr/M_ctr_q[13]
                                                       tmr/M_ctr_q_1
    SLICE_X12Y32.D2      net (fanout=3)        1.226   tmr/M_ctr_q[1]
    SLICE_X12Y32.D       Tilo                  0.254   M_counts_q[109]
                                                       tmr/maxval<24>3_1
    SLICE_X17Y29.A3      net (fanout=19)       0.930   maxval<24>31
    SLICE_X17Y29.A       Tilo                  0.259   M_count_store_q[128]
                                                       tmr/maxval<24>5_rstpot_9
    SLICE_X20Y22.C3      net (fanout=21)       1.341   maxval<24>5_rstpot9
    SLICE_X20Y22.CLK     Tas                   0.339   M_count_store_q[199]
                                                       M_count_store_q_199_dpot
                                                       M_count_store_q_199
    -------------------------------------------------  ---------------------------
    Total                                      4.779ns (1.282ns logic, 3.497ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_5 (FF)
  Destination:          M_counts_q_124 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.775ns (Levels of Logic = 3)
  Clock Path Skew:      -0.066ns (0.687 - 0.753)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_5 to M_counts_q_124
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y35.CQ       Tcko                  0.430   tmr/M_ctr_q[5]
                                                       tmr/M_ctr_q_5
    SLICE_X11Y35.A1      net (fanout=4)        1.090   tmr/M_ctr_q[5]
    SLICE_X11Y35.A       Tilo                  0.259   tmr/M_ctr_q[22]
                                                       tmr/maxval<24>1_1
    SLICE_X19Y26.C3      net (fanout=19)       1.568   tmr/maxval<24>11
    SLICE_X19Y26.C       Tilo                  0.259   M_counts_q[147]
                                                       tmr/maxval<24>5_9
    SLICE_X21Y26.A6      net (fanout=20)       0.796   maxval<24>58
    SLICE_X21Y26.CLK     Tas                   0.373   M_counts_q[127]
                                                       M_counts_q_124_rstpot
                                                       M_counts_q_124
    -------------------------------------------------  ---------------------------
    Total                                      4.775ns (1.321ns logic, 3.454ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_9 (FF)
  Destination:          M_count_store_q_199 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.771ns (Levels of Logic = 3)
  Clock Path Skew:      -0.064ns (0.684 - 0.748)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_9 to M_count_store_q_199
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.CQ      Tcko                  0.430   M_counts_q[334]
                                                       tmr/M_ctr_q_9
    SLICE_X12Y32.D1      net (fanout=3)        1.218   tmr/M_ctr_q[9]
    SLICE_X12Y32.D       Tilo                  0.254   M_counts_q[109]
                                                       tmr/maxval<24>3_1
    SLICE_X17Y29.A3      net (fanout=19)       0.930   maxval<24>31
    SLICE_X17Y29.A       Tilo                  0.259   M_count_store_q[128]
                                                       tmr/maxval<24>5_rstpot_9
    SLICE_X20Y22.C3      net (fanout=21)       1.341   maxval<24>5_rstpot9
    SLICE_X20Y22.CLK     Tas                   0.339   M_count_store_q[199]
                                                       M_count_store_q_199_dpot
                                                       M_count_store_q_199
    -------------------------------------------------  ---------------------------
    Total                                      4.771ns (1.282ns logic, 3.489ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  0.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_1 (FF)
  Destination:          L_reg/M_data_q_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.807ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.313 - 0.339)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_1 to L_reg/M_data_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y19.BQ       Tcko                  0.525   M_reg_regOut[3]
                                                       L_reg/M_addr_q_1
    SLICE_X12Y36.D4      net (fanout=97)       1.960   M_reg_regOut[3]
    SLICE_X12Y36.BMUX    Topdb                 0.481   _n09861
                                                       Mmux__n0986_6
                                                       Mmux__n0986_4_f7
                                                       Mmux__n0986_2_f8
    SLICE_X9Y24.B6       net (fanout=1)        1.468   _n09861
    SLICE_X9Y24.CLK      Tas                   0.373   L_reg/M_data_q[15]
                                                       L_reg/Mmux_M_data_d51
                                                       L_reg/M_data_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.807ns (1.379ns logic, 3.428ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  0.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_1 (FF)
  Destination:          L_reg/M_data_q_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.802ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.313 - 0.339)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_1 to L_reg/M_data_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y19.BQ       Tcko                  0.525   M_reg_regOut[3]
                                                       L_reg/M_addr_q_1
    SLICE_X12Y36.C4      net (fanout=97)       1.981   M_reg_regOut[3]
    SLICE_X12Y36.BMUX    Topcb                 0.455   _n09861
                                                       Mmux__n0986_51
                                                       Mmux__n0986_4_f7
                                                       Mmux__n0986_2_f8
    SLICE_X9Y24.B6       net (fanout=1)        1.468   _n09861
    SLICE_X9Y24.CLK      Tas                   0.373   L_reg/M_data_q[15]
                                                       L_reg/Mmux_M_data_d51
                                                       L_reg/M_data_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.802ns (1.353ns logic, 3.449ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_2 (FF)
  Destination:          L_reg/M_data_q_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.791ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.313 - 0.347)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_2 to L_reg/M_data_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y19.DQ       Tcko                  0.476   M_reg_regOut[4]
                                                       L_reg/M_addr_q_2
    SLICE_X12Y36.AX      net (fanout=49)       2.262   M_reg_regOut[4]
    SLICE_X12Y36.BMUX    Taxb                  0.212   _n09861
                                                       Mmux__n0986_3_f7
                                                       Mmux__n0986_2_f8
    SLICE_X9Y24.B6       net (fanout=1)        1.468   _n09861
    SLICE_X9Y24.CLK      Tas                   0.373   L_reg/M_data_q[15]
                                                       L_reg/Mmux_M_data_d51
                                                       L_reg/M_data_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.791ns (1.061ns logic, 3.730ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_5 (FF)
  Destination:          M_counts_q_121 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.753ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns (0.683 - 0.753)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_5 to M_counts_q_121
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y35.CQ       Tcko                  0.430   tmr/M_ctr_q[5]
                                                       tmr/M_ctr_q_5
    SLICE_X11Y35.A1      net (fanout=4)        1.090   tmr/M_ctr_q[5]
    SLICE_X11Y35.A       Tilo                  0.259   tmr/M_ctr_q[22]
                                                       tmr/maxval<24>1_1
    SLICE_X19Y26.C3      net (fanout=19)       1.568   tmr/maxval<24>11
    SLICE_X19Y26.C       Tilo                  0.259   M_counts_q[147]
                                                       tmr/maxval<24>5_9
    SLICE_X22Y24.C6      net (fanout=20)       0.798   maxval<24>58
    SLICE_X22Y24.CLK     Tas                   0.349   M_counts_q[121]
                                                       M_counts_q_121_rstpot
                                                       M_counts_q_121
    -------------------------------------------------  ---------------------------
    Total                                      4.753ns (1.297ns logic, 3.456ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_5 (FF)
  Destination:          M_counts_q_266 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.751ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.681 - 0.753)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_5 to M_counts_q_266
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y35.CQ       Tcko                  0.430   tmr/M_ctr_q[5]
                                                       tmr/M_ctr_q_5
    SLICE_X11Y35.A1      net (fanout=4)        1.090   tmr/M_ctr_q[5]
    SLICE_X11Y35.A       Tilo                  0.259   tmr/M_ctr_q[22]
                                                       tmr/maxval<24>1_1
    SLICE_X13Y25.A5      net (fanout=19)       1.451   tmr/maxval<24>11
    SLICE_X13Y25.A       Tilo                  0.259   M_counts_q[223]
                                                       tmr/maxval<24>5_11
    SLICE_X17Y21.C4      net (fanout=20)       0.889   maxval<24>510
    SLICE_X17Y21.CLK     Tas                   0.373   M_counts_q[266]
                                                       M_counts_q_266_rstpot
                                                       M_counts_q_266
    -------------------------------------------------  ---------------------------
    Total                                      4.751ns (1.321ns logic, 3.430ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_5 (FF)
  Destination:          M_counts_q_270 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.748ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.681 - 0.753)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_5 to M_counts_q_270
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y35.CQ       Tcko                  0.430   tmr/M_ctr_q[5]
                                                       tmr/M_ctr_q_5
    SLICE_X11Y35.A1      net (fanout=4)        1.090   tmr/M_ctr_q[5]
    SLICE_X11Y35.A       Tilo                  0.259   tmr/M_ctr_q[22]
                                                       tmr/maxval<24>1_1
    SLICE_X13Y25.A5      net (fanout=19)       1.451   tmr/maxval<24>11
    SLICE_X13Y25.A       Tilo                  0.259   M_counts_q[223]
                                                       tmr/maxval<24>5_11
    SLICE_X17Y21.A6      net (fanout=20)       0.886   maxval<24>510
    SLICE_X17Y21.CLK     Tas                   0.373   M_counts_q[266]
                                                       M_counts_q_270_rstpot
                                                       M_counts_q_270
    -------------------------------------------------  ---------------------------
    Total                                      4.748ns (1.321ns logic, 3.427ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_14 (FF)
  Destination:          M_counts_q_275 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.746ns (Levels of Logic = 3)
  Clock Path Skew:      -0.065ns (0.682 - 0.747)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_14 to M_counts_q_275
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.CQ       Tcko                  0.430   M_counts_q[333]
                                                       tmr/M_ctr_q_14
    SLICE_X10Y33.D2      net (fanout=3)        0.800   tmr/M_ctr_q[14]
    SLICE_X10Y33.D       Tilo                  0.235   M_count_store_q[357]
                                                       tmr/maxval<24>3
    SLICE_X19Y25.B2      net (fanout=20)       1.801   tmr/maxval<24>2
    SLICE_X19Y25.B       Tilo                  0.259   M_counts_q[126]
                                                       tmr/maxval<24>5_7
    SLICE_X19Y21.D4      net (fanout=20)       0.848   maxval<24>56
    SLICE_X19Y21.CLK     Tas                   0.373   M_counts_q[275]
                                                       M_counts_q_275_rstpot
                                                       M_counts_q_275
    -------------------------------------------------  ---------------------------
    Total                                      4.746ns (1.297ns logic, 3.449ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  0.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_5 (FF)
  Destination:          M_counts_q_276 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.732ns (Levels of Logic = 3)
  Clock Path Skew:      -0.071ns (0.682 - 0.753)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_5 to M_counts_q_276
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y35.CQ       Tcko                  0.430   tmr/M_ctr_q[5]
                                                       tmr/M_ctr_q_5
    SLICE_X11Y35.A1      net (fanout=4)        1.090   tmr/M_ctr_q[5]
    SLICE_X11Y35.A       Tilo                  0.259   tmr/M_ctr_q[22]
                                                       tmr/maxval<24>1_1
    SLICE_X19Y25.B6      net (fanout=19)       1.361   tmr/maxval<24>11
    SLICE_X19Y25.B       Tilo                  0.259   M_counts_q[126]
                                                       tmr/maxval<24>5_7
    SLICE_X20Y23.A5      net (fanout=20)       0.994   maxval<24>56
    SLICE_X20Y23.CLK     Tas                   0.339   M_counts_q[153]
                                                       M_counts_q_276_rstpot
                                                       M_counts_q_276
    -------------------------------------------------  ---------------------------
    Total                                      4.732ns (1.287ns logic, 3.445ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  0.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_5 (FF)
  Destination:          M_counts_q_353 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.731ns (Levels of Logic = 3)
  Clock Path Skew:      -0.071ns (0.589 - 0.660)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_5 to M_counts_q_353
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y35.CQ       Tcko                  0.430   tmr/M_ctr_q[5]
                                                       tmr/M_ctr_q_5
    SLICE_X11Y35.A1      net (fanout=4)        1.090   tmr/M_ctr_q[5]
    SLICE_X11Y35.A       Tilo                  0.259   tmr/M_ctr_q[22]
                                                       tmr/maxval<24>1_1
    SLICE_X19Y32.A4      net (fanout=19)       1.170   tmr/maxval<24>11
    SLICE_X19Y32.A       Tilo                  0.259   M_counts_q[256]
                                                       tmr/maxval<24>5_3
    SLICE_X15Y39.C3      net (fanout=20)       1.150   maxval<24>52
    SLICE_X15Y39.CLK     Tas                   0.373   M_counts_q[353]
                                                       M_counts_q_353_rstpot
                                                       M_counts_q_353
    -------------------------------------------------  ---------------------------
    Total                                      4.731ns (1.321ns logic, 3.410ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  0.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_7 (FF)
  Destination:          M_counts_q_120 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.741ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.688 - 0.747)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_7 to M_counts_q_120
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.BQ      Tcko                  0.476   tmr/M_ctr_q[6]
                                                       tmr/M_ctr_q_7
    SLICE_X11Y35.A2      net (fanout=4)        0.957   tmr/M_ctr_q[7]
    SLICE_X11Y35.A       Tilo                  0.259   tmr/M_ctr_q[22]
                                                       tmr/maxval<24>1_1
    SLICE_X19Y26.C3      net (fanout=19)       1.568   tmr/maxval<24>11
    SLICE_X19Y26.C       Tilo                  0.259   M_counts_q[147]
                                                       tmr/maxval<24>5_9
    SLICE_X23Y26.C6      net (fanout=20)       0.849   maxval<24>58
    SLICE_X23Y26.CLK     Tas                   0.373   M_counts_q[120]
                                                       M_counts_q_120_rstpot
                                                       M_counts_q_120
    -------------------------------------------------  ---------------------------
    Total                                      4.741ns (1.367ns logic, 3.374ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  0.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_19 (FF)
  Destination:          M_count_store_q_301 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.746ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (0.686 - 0.739)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_19 to M_count_store_q_301
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y37.BQ      Tcko                  0.430   M_counts_q[350]
                                                       tmr/M_ctr_q_19
    SLICE_X13Y35.D1      net (fanout=3)        1.183   tmr/M_ctr_q[19]
    SLICE_X13Y35.D       Tilo                  0.259   M_counts_q[214]
                                                       tmr/maxval<24>4
    SLICE_X13Y26.C4      net (fanout=21)       1.172   maxval<24>3
    SLICE_X13Y26.C       Tilo                  0.259   M_count_store_q[300]
                                                       tmr/maxval<24>5_rstpot_14
    SLICE_X15Y19.A6      net (fanout=21)       1.070   maxval<24>5_rstpot14
    SLICE_X15Y19.CLK     Tas                   0.373   M_count_store_q[280]
                                                       M_count_store_q_301_dpot
                                                       M_count_store_q_301
    -------------------------------------------------  ---------------------------
    Total                                      4.746ns (1.321ns logic, 3.425ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_1 (FF)
  Destination:          tmr/M_ctr_q_11_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.778ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.198 - 0.208)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_1 to tmr/M_ctr_q_11_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.BQ      Tcko                  0.430   tmr/M_ctr_q[13]
                                                       tmr/M_ctr_q_1
    SLICE_X12Y32.D2      net (fanout=3)        1.226   tmr/M_ctr_q[1]
    SLICE_X12Y32.D       Tilo                  0.254   M_counts_q[109]
                                                       tmr/maxval<24>3_1
    SLICE_X9Y34.B1       net (fanout=19)       1.200   maxval<24>31
    SLICE_X9Y34.B        Tilo                  0.259   M_counts_q[333]
                                                       M_tmr_maxval_01
    SLICE_X11Y34.A6      net (fanout=13)       0.404   M_tmr_maxval_0
    SLICE_X11Y34.A       Tilo                  0.259   tmr/M_ctr_q[13]
                                                       tmr/M_ctr_q_11_rstpot
    SLICE_X11Y33.A4      net (fanout=1)        0.482   tmr/M_ctr_q_11_rstpot
    SLICE_X11Y33.CLK     Tas                   0.264   M_counts_q[334]
                                                       tmr/M_ctr_q_11_rstpot_rt
                                                       tmr/M_ctr_q_11_1
    -------------------------------------------------  ---------------------------
    Total                                      4.778ns (1.466ns logic, 3.312ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  0.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_19 (FF)
  Destination:          M_count_store_q_209 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.725ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (0.677 - 0.739)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_19 to M_count_store_q_209
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y37.BQ      Tcko                  0.430   M_counts_q[350]
                                                       tmr/M_ctr_q_19
    SLICE_X13Y35.D1      net (fanout=3)        1.183   tmr/M_ctr_q[19]
    SLICE_X13Y35.D       Tilo                  0.259   M_counts_q[214]
                                                       tmr/maxval<24>4
    SLICE_X17Y29.A6      net (fanout=21)       1.109   maxval<24>3
    SLICE_X17Y29.A       Tilo                  0.259   M_count_store_q[128]
                                                       tmr/maxval<24>5_rstpot_9
    SLICE_X19Y24.C4      net (fanout=21)       1.112   maxval<24>5_rstpot9
    SLICE_X19Y24.CLK     Tas                   0.373   M_count_store_q[129]
                                                       M_count_store_q_209_dpot
                                                       M_count_store_q_209
    -------------------------------------------------  ---------------------------
    Total                                      4.725ns (1.321ns logic, 3.404ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_19 (FF)
  Destination:          M_count_store_q_295 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.732ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.685 - 0.739)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_19 to M_count_store_q_295
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y37.BQ      Tcko                  0.430   M_counts_q[350]
                                                       tmr/M_ctr_q_19
    SLICE_X13Y35.D1      net (fanout=3)        1.183   tmr/M_ctr_q[19]
    SLICE_X13Y35.D       Tilo                  0.259   M_counts_q[214]
                                                       tmr/maxval<24>4
    SLICE_X13Y26.C4      net (fanout=21)       1.172   maxval<24>3
    SLICE_X13Y26.C       Tilo                  0.259   M_count_store_q[300]
                                                       tmr/maxval<24>5_rstpot_14
    SLICE_X13Y19.B6      net (fanout=21)       1.056   maxval<24>5_rstpot14
    SLICE_X13Y19.CLK     Tas                   0.373   M_count_store_q[295]
                                                       M_count_store_q_295_dpot
                                                       M_count_store_q_295
    -------------------------------------------------  ---------------------------
    Total                                      4.732ns (1.321ns logic, 3.411ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fast_clkout1 = PERIOD TIMEGRP "fast_clkout1" TS_clk * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: fast/clkout2_buf/I0
  Logical resource: fast/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: fast/clkout1
--------------------------------------------------------------------------------
Slack: 2.751ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_txReg_q/CLK0
  Logical resource: avr/uart_tx/M_txReg_q/CK0
  Location pin: OLOGIC_X9Y0.CLK0
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr/spi_slave/M_sck_reg_q[0]/CLK0
  Logical resource: avr/spi_slave/M_sck_reg_q_0/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr/uart_rx/M_rxd_q/CLK0
  Logical resource: avr/uart_rx/M_rxd_q/CLK0
  Location pin: ILOGIC_X7Y2.CLK0
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr/spi_slave/M_ss_reg_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: dupA/M_sync_out/CLK0
  Logical resource: dupA/sync_gen_0[0].sync/M_pipe_q_0/CLK0
  Location pin: ILOGIC_X2Y63.CLK0
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: dupB/M_sync_out/CLK0
  Logical resource: dupB/sync_gen_0[0].sync/M_pipe_q_0/CLK0
  Location pin: ILOGIC_X0Y49.CLK0
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: dupC/M_sync_out/CLK0
  Logical resource: dupC/sync_gen_0[0].sync/M_pipe_q_0/CLK0
  Location pin: ILOGIC_X0Y31.CLK0
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: dupD/M_sync_out/CLK0
  Logical resource: dupD/sync_gen_0[0].sync/M_pipe_q_0/CLK0
  Location pin: ILOGIC_X0Y5.CLK0
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 3.601ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: avr/M_busy_q/CLK
  Logical resource: avr/Mshreg_M_block_q_2/CLK
  Location pin: SLICE_X4Y9.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/M_ctr_q_3/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_0/CK
  Location pin: SLICE_X8Y2.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/M_ctr_q_3/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_1/CK
  Location pin: SLICE_X8Y2.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/M_ctr_q_3/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_2/CK
  Location pin: SLICE_X8Y2.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/M_ctr_q_3/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_3/CK
  Location pin: SLICE_X8Y2.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[7]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_4/CK
  Location pin: SLICE_X8Y3.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[7]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_5/CK
  Location pin: SLICE_X8Y3.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[7]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_6/CK
  Location pin: SLICE_X8Y3.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[7]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_7/CK
  Location pin: SLICE_X8Y3.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[11]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_8/CK
  Location pin: SLICE_X8Y4.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[11]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_9/CK
  Location pin: SLICE_X8Y4.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[11]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_10/CK
  Location pin: SLICE_X8Y4.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[11]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_11/CK
  Location pin: SLICE_X8Y4.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[15]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_12/CK
  Location pin: SLICE_X8Y5.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[15]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_13/CK
  Location pin: SLICE_X8Y5.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[15]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_14/CK
  Location pin: SLICE_X8Y5.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[15]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_15/CK
  Location pin: SLICE_X8Y5.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[3]/CLK
  Logical resource: L_reg/M_timeout_q_0/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[3]/CLK
  Logical resource: L_reg/M_timeout_q_1/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[3]/CLK
  Logical resource: L_reg/M_timeout_q_2/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[3]/CLK
  Logical resource: L_reg/M_timeout_q_3/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     20.000ns|      5.000ns|     20.320ns|            0|            4|            0|        32445|
| TS_fast_clkout1               |      5.000ns|      5.080ns|          N/A|            4|            0|        32445|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.080|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 4  Score: 206  (Setup/Max: 206, Hold: 0)

Constraints cover 32445 paths, 0 nets, and 6187 connections

Design statistics:
   Minimum period:   5.080ns{1}   (Maximum frequency: 196.850MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 16 08:50:07 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 238 MB



