Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Sun May 27 18:06:59 2018
| Host         : mitsuaki-X550LD running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx
| Design       : system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.086        0.000                      0                13527        0.015        0.000                      0                13527        4.020        0.000                       0                  6115  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.086        0.000                      0                13527        0.015        0.000                      0                13527        4.020        0.000                       0                  6115  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.086ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_4/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.889ns  (logic 1.076ns (15.619%)  route 5.813ns (84.381%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6115, routed)        1.892     3.186    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=16, routed)          0.839     4.481    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_0
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.124     4.605 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.446     5.051    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg_2
    SLICE_X30Y97         LUT5 (Prop_lut5_I4_O)        0.124     5.175 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_awaddr[0]_INST_0/O
                         net (fo=1, routed)           0.799     5.974    system_i/axi_ip_demo_0/U0/bram_inst_0/s00_axi_awaddr[0]
    SLICE_X29Y97         LUT6 (Prop_lut6_I0_O)        0.124     6.098 f  system_i/axi_ip_demo_0/U0/bram_inst_0/ram_reg_0_i_29/O
                         net (fo=36, routed)          1.303     7.401    system_i/axi_ip_demo_0/U0/bram_inst_0/ram_reg_0_0
    SLICE_X36Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.525 f  system_i/axi_ip_demo_0/U0/bram_inst_0/ram_reg_0_i_19__0/O
                         net (fo=26, routed)          0.726     8.251    system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/s00_axi_araddr_3__s_net_1
    SLICE_X40Y82         LUT6 (Prop_lut6_I3_O)        0.124     8.375 r  system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/ram_reg_0_i_2/O
                         net (fo=8, routed)           1.700    10.075    system_i/axi_ip_demo_0/U0/bram_inst_1/ADDRARDADDR[11]
    RAMB36_X3Y12         RAMB36E1                                     r  system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_4/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6115, routed)        1.573    12.752    system_i/axi_ip_demo_0/U0/bram_inst_1/s00_axi_aclk
    RAMB36_X3Y12         RAMB36E1                                     r  system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_4/CLKARDCLK
                         clock pessimism              0.129    12.881    
                         clock uncertainty           -0.154    12.727    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    12.161    system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_4
  -------------------------------------------------------------------
                         required time                         12.161    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  2.086    

Slack (MET) :             2.202ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_4/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.773ns  (logic 1.076ns (15.887%)  route 5.697ns (84.113%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6115, routed)        1.892     3.186    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=16, routed)          0.839     4.481    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_0
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.124     4.605 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.446     5.051    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg_2
    SLICE_X30Y97         LUT5 (Prop_lut5_I4_O)        0.124     5.175 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_awaddr[0]_INST_0/O
                         net (fo=1, routed)           0.799     5.974    system_i/axi_ip_demo_0/U0/bram_inst_0/s00_axi_awaddr[0]
    SLICE_X29Y97         LUT6 (Prop_lut6_I0_O)        0.124     6.098 f  system_i/axi_ip_demo_0/U0/bram_inst_0/ram_reg_0_i_29/O
                         net (fo=36, routed)          1.303     7.401    system_i/axi_ip_demo_0/U0/bram_inst_0/ram_reg_0_0
    SLICE_X36Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.525 f  system_i/axi_ip_demo_0/U0/bram_inst_0/ram_reg_0_i_19__0/O
                         net (fo=26, routed)          0.661     8.186    system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/s00_axi_araddr_3__s_net_1
    SLICE_X38Y82         LUT6 (Prop_lut6_I3_O)        0.124     8.310 r  system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/ram_reg_0_i_4/O
                         net (fo=8, routed)           1.648     9.959    system_i/axi_ip_demo_0/U0/bram_inst_1/ADDRARDADDR[9]
    RAMB36_X3Y12         RAMB36E1                                     r  system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_4/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6115, routed)        1.573    12.752    system_i/axi_ip_demo_0/U0/bram_inst_1/s00_axi_aclk
    RAMB36_X3Y12         RAMB36E1                                     r  system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_4/CLKARDCLK
                         clock pessimism              0.129    12.881    
                         clock uncertainty           -0.154    12.727    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    12.161    system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_4
  -------------------------------------------------------------------
                         required time                         12.161    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                  2.202    

Slack (MET) :             2.218ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_5/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.752ns  (logic 1.076ns (15.937%)  route 5.676ns (84.063%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6115, routed)        1.892     3.186    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=16, routed)          0.839     4.481    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_0
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.124     4.605 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.446     5.051    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg_2
    SLICE_X30Y97         LUT5 (Prop_lut5_I4_O)        0.124     5.175 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_awaddr[0]_INST_0/O
                         net (fo=1, routed)           0.799     5.974    system_i/axi_ip_demo_0/U0/bram_inst_0/s00_axi_awaddr[0]
    SLICE_X29Y97         LUT6 (Prop_lut6_I0_O)        0.124     6.098 f  system_i/axi_ip_demo_0/U0/bram_inst_0/ram_reg_0_i_29/O
                         net (fo=36, routed)          1.303     7.401    system_i/axi_ip_demo_0/U0/bram_inst_0/ram_reg_0_0
    SLICE_X36Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.525 f  system_i/axi_ip_demo_0/U0/bram_inst_0/ram_reg_0_i_19__0/O
                         net (fo=26, routed)          0.726     8.251    system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/s00_axi_araddr_3__s_net_1
    SLICE_X40Y82         LUT6 (Prop_lut6_I3_O)        0.124     8.375 r  system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/ram_reg_0_i_2/O
                         net (fo=8, routed)           1.563     9.938    system_i/axi_ip_demo_0/U0/bram_inst_1/ADDRARDADDR[11]
    RAMB36_X3Y13         RAMB36E1                                     r  system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_5/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6115, routed)        1.568    12.747    system_i/axi_ip_demo_0/U0/bram_inst_1/s00_axi_aclk
    RAMB36_X3Y13         RAMB36E1                                     r  system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_5/CLKARDCLK
                         clock pessimism              0.129    12.876    
                         clock uncertainty           -0.154    12.722    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    12.156    system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_5
  -------------------------------------------------------------------
                         required time                         12.156    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  2.218    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_4/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.737ns  (logic 1.076ns (15.973%)  route 5.661ns (84.027%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6115, routed)        1.892     3.186    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=16, routed)          0.839     4.481    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_0
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.124     4.605 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.446     5.051    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg_2
    SLICE_X30Y97         LUT5 (Prop_lut5_I4_O)        0.124     5.175 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_awaddr[0]_INST_0/O
                         net (fo=1, routed)           0.799     5.974    system_i/axi_ip_demo_0/U0/bram_inst_0/s00_axi_awaddr[0]
    SLICE_X29Y97         LUT6 (Prop_lut6_I0_O)        0.124     6.098 f  system_i/axi_ip_demo_0/U0/bram_inst_0/ram_reg_0_i_29/O
                         net (fo=36, routed)          1.303     7.401    system_i/axi_ip_demo_0/U0/bram_inst_0/ram_reg_0_0
    SLICE_X36Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.525 f  system_i/axi_ip_demo_0/U0/bram_inst_0/ram_reg_0_i_19__0/O
                         net (fo=26, routed)          0.647     8.172    system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/s00_axi_araddr_3__s_net_1
    SLICE_X39Y82         LUT6 (Prop_lut6_I3_O)        0.124     8.296 r  system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/ram_reg_0_i_13/O
                         net (fo=8, routed)           1.627     9.923    system_i/axi_ip_demo_0/U0/bram_inst_1/ADDRARDADDR[0]
    RAMB36_X3Y12         RAMB36E1                                     r  system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_4/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6115, routed)        1.573    12.752    system_i/axi_ip_demo_0/U0/bram_inst_1/s00_axi_aclk
    RAMB36_X3Y12         RAMB36E1                                     r  system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_4/CLKARDCLK
                         clock pessimism              0.129    12.881    
                         clock uncertainty           -0.154    12.727    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    12.161    system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_4
  -------------------------------------------------------------------
                         required time                         12.161    
                         arrival time                          -9.923    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_4/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.733ns  (logic 1.076ns (15.982%)  route 5.657ns (84.018%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6115, routed)        1.892     3.186    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=16, routed)          0.839     4.481    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_0
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.124     4.605 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.446     5.051    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg_2
    SLICE_X30Y97         LUT5 (Prop_lut5_I4_O)        0.124     5.175 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_awaddr[0]_INST_0/O
                         net (fo=1, routed)           0.799     5.974    system_i/axi_ip_demo_0/U0/bram_inst_0/s00_axi_awaddr[0]
    SLICE_X29Y97         LUT6 (Prop_lut6_I0_O)        0.124     6.098 f  system_i/axi_ip_demo_0/U0/bram_inst_0/ram_reg_0_i_29/O
                         net (fo=36, routed)          1.303     7.401    system_i/axi_ip_demo_0/U0/bram_inst_0/ram_reg_0_0
    SLICE_X36Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.525 f  system_i/axi_ip_demo_0/U0/bram_inst_0/ram_reg_0_i_19__0/O
                         net (fo=26, routed)          0.657     8.182    system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/s00_axi_araddr_3__s_net_1
    SLICE_X38Y82         LUT6 (Prop_lut6_I3_O)        0.124     8.306 r  system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/ram_reg_0_i_11/O
                         net (fo=8, routed)           1.612     9.919    system_i/axi_ip_demo_0/U0/bram_inst_1/ADDRARDADDR[2]
    RAMB36_X3Y12         RAMB36E1                                     r  system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_4/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6115, routed)        1.573    12.752    system_i/axi_ip_demo_0/U0/bram_inst_1/s00_axi_aclk
    RAMB36_X3Y12         RAMB36E1                                     r  system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_4/CLKARDCLK
                         clock pessimism              0.129    12.881    
                         clock uncertainty           -0.154    12.727    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    12.161    system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_4
  -------------------------------------------------------------------
                         required time                         12.161    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.244ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_4/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.731ns  (logic 1.076ns (15.986%)  route 5.655ns (84.014%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6115, routed)        1.892     3.186    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=16, routed)          0.839     4.481    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_0
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.124     4.605 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.446     5.051    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg_2
    SLICE_X30Y97         LUT5 (Prop_lut5_I4_O)        0.124     5.175 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_awaddr[0]_INST_0/O
                         net (fo=1, routed)           0.799     5.974    system_i/axi_ip_demo_0/U0/bram_inst_0/s00_axi_awaddr[0]
    SLICE_X29Y97         LUT6 (Prop_lut6_I0_O)        0.124     6.098 f  system_i/axi_ip_demo_0/U0/bram_inst_0/ram_reg_0_i_29/O
                         net (fo=36, routed)          1.303     7.401    system_i/axi_ip_demo_0/U0/bram_inst_0/ram_reg_0_0
    SLICE_X36Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.525 f  system_i/axi_ip_demo_0/U0/bram_inst_0/ram_reg_0_i_19__0/O
                         net (fo=26, routed)          0.718     8.243    system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/s00_axi_araddr_3__s_net_1
    SLICE_X41Y82         LUT6 (Prop_lut6_I3_O)        0.124     8.367 r  system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/ram_reg_0_i_12/O
                         net (fo=8, routed)           1.549     9.917    system_i/axi_ip_demo_0/U0/bram_inst_1/ADDRARDADDR[1]
    RAMB36_X3Y12         RAMB36E1                                     r  system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_4/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6115, routed)        1.573    12.752    system_i/axi_ip_demo_0/U0/bram_inst_1/s00_axi_aclk
    RAMB36_X3Y12         RAMB36E1                                     r  system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_4/CLKARDCLK
                         clock pessimism              0.129    12.881    
                         clock uncertainty           -0.154    12.727    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    12.161    system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_4
  -------------------------------------------------------------------
                         required time                         12.161    
                         arrival time                          -9.917    
  -------------------------------------------------------------------
                         slack                                  2.244    

Slack (MET) :             2.258ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_4/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.717ns  (logic 1.076ns (16.019%)  route 5.641ns (83.981%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6115, routed)        1.892     3.186    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=16, routed)          0.839     4.481    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_0
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.124     4.605 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.446     5.051    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg_2
    SLICE_X30Y97         LUT5 (Prop_lut5_I4_O)        0.124     5.175 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_awaddr[0]_INST_0/O
                         net (fo=1, routed)           0.799     5.974    system_i/axi_ip_demo_0/U0/bram_inst_0/s00_axi_awaddr[0]
    SLICE_X29Y97         LUT6 (Prop_lut6_I0_O)        0.124     6.098 f  system_i/axi_ip_demo_0/U0/bram_inst_0/ram_reg_0_i_29/O
                         net (fo=36, routed)          1.303     7.401    system_i/axi_ip_demo_0/U0/bram_inst_0/ram_reg_0_0
    SLICE_X36Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.525 f  system_i/axi_ip_demo_0/U0/bram_inst_0/ram_reg_0_i_19__0/O
                         net (fo=26, routed)          0.695     8.221    system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/s00_axi_araddr_3__s_net_1
    SLICE_X40Y82         LUT6 (Prop_lut6_I3_O)        0.124     8.345 r  system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/ram_reg_0_i_3/O
                         net (fo=8, routed)           1.558     9.903    system_i/axi_ip_demo_0/U0/bram_inst_1/ADDRARDADDR[10]
    RAMB36_X3Y12         RAMB36E1                                     r  system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_4/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6115, routed)        1.573    12.752    system_i/axi_ip_demo_0/U0/bram_inst_1/s00_axi_aclk
    RAMB36_X3Y12         RAMB36E1                                     r  system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_4/CLKARDCLK
                         clock pessimism              0.129    12.881    
                         clock uncertainty           -0.154    12.727    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    12.161    system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_4
  -------------------------------------------------------------------
                         required time                         12.161    
                         arrival time                          -9.903    
  -------------------------------------------------------------------
                         slack                                  2.258    

Slack (MET) :             2.275ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ip_demo_0/U0/bram_inst_0/ram_reg_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.706ns  (logic 1.076ns (16.045%)  route 5.630ns (83.955%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.758 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6115, routed)        1.892     3.186    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=16, routed)          0.839     4.481    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_0
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.124     4.605 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.446     5.051    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg_2
    SLICE_X30Y97         LUT5 (Prop_lut5_I4_O)        0.124     5.175 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_awaddr[0]_INST_0/O
                         net (fo=1, routed)           0.799     5.974    system_i/axi_ip_demo_0/U0/bram_inst_0/s00_axi_awaddr[0]
    SLICE_X29Y97         LUT6 (Prop_lut6_I0_O)        0.124     6.098 f  system_i/axi_ip_demo_0/U0/bram_inst_0/ram_reg_0_i_29/O
                         net (fo=36, routed)          1.303     7.401    system_i/axi_ip_demo_0/U0/bram_inst_0/ram_reg_0_0
    SLICE_X36Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.525 f  system_i/axi_ip_demo_0/U0/bram_inst_0/ram_reg_0_i_19__0/O
                         net (fo=26, routed)          0.729     8.254    system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/s00_axi_araddr_3__s_net_1
    SLICE_X40Y82         LUT6 (Prop_lut6_I3_O)        0.124     8.378 r  system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/ram_reg_0_i_12__0/O
                         net (fo=8, routed)           1.514     9.892    system_i/axi_ip_demo_0/U0/bram_inst_0/address_reg[12][1]
    RAMB36_X3Y19         RAMB36E1                                     r  system_i/axi_ip_demo_0/U0/bram_inst_0/ram_reg_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6115, routed)        1.579    12.758    system_i/axi_ip_demo_0/U0/bram_inst_0/s00_axi_aclk
    RAMB36_X3Y19         RAMB36E1                                     r  system_i/axi_ip_demo_0/U0/bram_inst_0/ram_reg_0/CLKARDCLK
                         clock pessimism              0.129    12.887    
                         clock uncertainty           -0.154    12.733    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    12.167    system_i/axi_ip_demo_0/U0/bram_inst_0/ram_reg_0
  -------------------------------------------------------------------
                         required time                         12.167    
                         arrival time                          -9.892    
  -------------------------------------------------------------------
                         slack                                  2.275    

Slack (MET) :             2.277ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_5/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.693ns  (logic 1.076ns (16.076%)  route 5.617ns (83.924%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6115, routed)        1.892     3.186    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=16, routed)          0.839     4.481    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_0
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.124     4.605 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.446     5.051    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg_2
    SLICE_X30Y97         LUT5 (Prop_lut5_I4_O)        0.124     5.175 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_awaddr[0]_INST_0/O
                         net (fo=1, routed)           0.799     5.974    system_i/axi_ip_demo_0/U0/bram_inst_0/s00_axi_awaddr[0]
    SLICE_X29Y97         LUT6 (Prop_lut6_I0_O)        0.124     6.098 f  system_i/axi_ip_demo_0/U0/bram_inst_0/ram_reg_0_i_29/O
                         net (fo=36, routed)          1.303     7.401    system_i/axi_ip_demo_0/U0/bram_inst_0/ram_reg_0_0
    SLICE_X36Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.525 f  system_i/axi_ip_demo_0/U0/bram_inst_0/ram_reg_0_i_19__0/O
                         net (fo=26, routed)          0.657     8.182    system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/s00_axi_araddr_3__s_net_1
    SLICE_X38Y82         LUT6 (Prop_lut6_I3_O)        0.124     8.306 r  system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/ram_reg_0_i_11/O
                         net (fo=8, routed)           1.573     9.879    system_i/axi_ip_demo_0/U0/bram_inst_1/ADDRARDADDR[2]
    RAMB36_X3Y13         RAMB36E1                                     r  system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_5/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6115, routed)        1.568    12.747    system_i/axi_ip_demo_0/U0/bram_inst_1/s00_axi_aclk
    RAMB36_X3Y13         RAMB36E1                                     r  system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_5/CLKARDCLK
                         clock pessimism              0.129    12.876    
                         clock uncertainty           -0.154    12.722    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    12.156    system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_5
  -------------------------------------------------------------------
                         required time                         12.156    
                         arrival time                          -9.879    
  -------------------------------------------------------------------
                         slack                                  2.277    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_2/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.629ns  (logic 1.076ns (16.231%)  route 5.553ns (83.769%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6115, routed)        1.892     3.186    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=16, routed)          0.839     4.481    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_0
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.124     4.605 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.446     5.051    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg_2
    SLICE_X30Y97         LUT5 (Prop_lut5_I4_O)        0.124     5.175 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_awaddr[0]_INST_0/O
                         net (fo=1, routed)           0.799     5.974    system_i/axi_ip_demo_0/U0/bram_inst_0/s00_axi_awaddr[0]
    SLICE_X29Y97         LUT6 (Prop_lut6_I0_O)        0.124     6.098 f  system_i/axi_ip_demo_0/U0/bram_inst_0/ram_reg_0_i_29/O
                         net (fo=36, routed)          1.303     7.401    system_i/axi_ip_demo_0/U0/bram_inst_0/ram_reg_0_0
    SLICE_X36Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.525 f  system_i/axi_ip_demo_0/U0/bram_inst_0/ram_reg_0_i_19__0/O
                         net (fo=26, routed)          0.726     8.251    system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/s00_axi_araddr_3__s_net_1
    SLICE_X40Y82         LUT6 (Prop_lut6_I3_O)        0.124     8.375 r  system_i/axi_ip_demo_0/U0/axi_ip_demo_v1_0_S00_AXI_inst/ram_reg_0_i_2/O
                         net (fo=8, routed)           1.440     9.815    system_i/axi_ip_demo_0/U0/bram_inst_1/ADDRARDADDR[11]
    RAMB36_X2Y13         RAMB36E1                                     r  system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_2/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6115, routed)        1.511    12.690    system_i/axi_ip_demo_0/U0/bram_inst_1/s00_axi_aclk
    RAMB36_X2Y13         RAMB36E1                                     r  system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_2/CLKARDCLK
                         clock pessimism              0.129    12.819    
                         clock uncertainty           -0.154    12.665    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    12.099    system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_2
  -------------------------------------------------------------------
                         required time                         12.099    
                         arrival time                          -9.815    
  -------------------------------------------------------------------
                         slack                                  2.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.331ns (70.180%)  route 0.141ns (29.820%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6115, routed)        0.578     0.914    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X56Y99         FDRE                                         r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=2, routed)           0.140     1.195    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[24]_0[6]
    SLICE_X57Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.136     1.331 r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.331    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.385 r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.385    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[8]
    SLICE_X57Y100        FDRE                                         r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6115, routed)        0.934     1.300    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X57Y100        FDRE                                         r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105     1.370    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.353ns (69.261%)  route 0.157ns (30.739%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6115, routed)        0.556     0.892    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X48Y98         FDRE                                         r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.156     1.189    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[24]_0[0]
    SLICE_X46Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.159     1.348 r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.348    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.401 r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.401    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[4]
    SLICE_X46Y100        FDRE                                         r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6115, routed)        0.911     1.277    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X46Y100        FDRE                                         r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134     1.376    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.342ns (70.859%)  route 0.141ns (29.141%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6115, routed)        0.578     0.914    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X56Y99         FDRE                                         r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=2, routed)           0.140     1.195    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[24]_0[6]
    SLICE_X57Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.136     1.331 r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.331    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.396 r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.396    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[10]
    SLICE_X57Y100        FDRE                                         r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6115, routed)        0.934     1.300    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X57Y100        FDRE                                         r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105     1.370    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 system_i/axi_ip_demo_0/U0/controller_inst_1/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ip_demo_0/U0/controller_inst_1/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.980%)  route 0.170ns (57.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6115, routed)        0.554     0.890    system_i/axi_ip_demo_0/U0/controller_inst_1/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/aclk
    SLICE_X49Y92         FDRE                                         r  system_i/axi_ip_demo_0/U0/controller_inst_1/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  system_i/axi_ip_demo_0/U0/controller_inst_1/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/Q
                         net (fo=2, routed)           0.170     1.187    system_i/axi_ip_demo_0/U0/controller_inst_1/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].MANT_DEL/i_pipe/D[22]
    SLICE_X50Y93         FDRE                                         r  system_i/axi_ip_demo_0/U0/controller_inst_1/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6115, routed)        0.820     1.186    system_i/axi_ip_demo_0/U0/controller_inst_1/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].MANT_DEL/i_pipe/aclk
    SLICE_X50Y93         FDRE                                         r  system_i/axi_ip_demo_0/U0/controller_inst_1/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y93         FDRE (Hold_fdre_C_D)         0.009     1.160    system_i/axi_ip_demo_0/U0/controller_inst_1/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 system_i/axi_ip_demo_0/U0/controller_inst_1/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ip_demo_0/U0/controller_inst_1/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.404%)  route 0.167ns (56.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6115, routed)        0.553     0.889    system_i/axi_ip_demo_0/U0/controller_inst_1/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/aclk
    SLICE_X48Y88         FDRE                                         r  system_i/axi_ip_demo_0/U0/controller_inst_1/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  system_i/axi_ip_demo_0/U0/controller_inst_1/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=2, routed)           0.167     1.184    system_i/axi_ip_demo_0/U0/controller_inst_1/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].MANT_DEL/i_pipe/D[3]
    SLICE_X50Y89         FDRE                                         r  system_i/axi_ip_demo_0/U0/controller_inst_1/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6115, routed)        0.818     1.184    system_i/axi_ip_demo_0/U0/controller_inst_1/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].MANT_DEL/i_pipe/aclk
    SLICE_X50Y89         FDRE                                         r  system_i/axi_ip_demo_0/U0/controller_inst_1/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y89         FDRE (Hold_fdre_C_D)         0.006     1.155    system_i/axi_ip_demo_0/U0/controller_inst_1/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.818%)  route 0.178ns (58.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6115, routed)        0.556     0.892    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].MANT_DEL/i_pipe/aclk
    SLICE_X48Y99         FDRE                                         r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=2, routed)           0.178     1.198    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/D[5]
    SLICE_X51Y98         FDRE                                         r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6115, routed)        0.821     1.187    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/aclk
    SLICE_X51Y98         FDRE                                         r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.017     1.169    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.394ns (80.120%)  route 0.098ns (19.879%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6115, routed)        0.580     0.916    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].MANT_DEL/i_pipe/aclk
    SLICE_X60Y98         FDRE                                         r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=2, routed)           0.097     1.154    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/D[3]
    SLICE_X61Y98         LUT3 (Prop_lut3_I1_O)        0.045     1.199 r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     1.199    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/a_xor_b_sub[3]
    SLICE_X61Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.314 r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.314    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X61Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.353 r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.353    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.407 r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.407    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[8]
    SLICE_X61Y100        FDRE                                         r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6115, routed)        0.935     1.301    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X61Y100        FDRE                                         r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X61Y100        FDRE (Hold_fdre_C_D)         0.105     1.371    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.354ns (71.981%)  route 0.138ns (28.019%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6115, routed)        0.577     0.913    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X54Y99         FDRE                                         r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=2, routed)           0.137     1.214    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[24]_0[6]
    SLICE_X55Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.136     1.350 r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.350    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.404 r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.404    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[8]
    SLICE_X55Y100        FDRE                                         r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6115, routed)        0.932     1.298    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X55Y100        FDRE                                         r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism             -0.035     1.263    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105     1.368    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.354ns (71.981%)  route 0.138ns (28.019%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6115, routed)        0.557     0.893    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X42Y99         FDRE                                         r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=2, routed)           0.137     1.194    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[24]_0[10]
    SLICE_X43Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.136     1.330 r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.330    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.384 r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.384    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[12]
    SLICE_X43Y100        FDRE                                         r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6115, routed)        0.911     1.277    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X43Y100        FDRE                                         r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X43Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 system_i/axi_ip_demo_0/U0/controller_inst_0/quant/input_over_scale_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ip_demo_0/U0/controller_inst_0/quant/adder_data_b_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.137%)  route 0.219ns (60.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6115, routed)        0.637     0.973    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/s00_axi_aclk
    SLICE_X45Y107        FDRE                                         r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/input_over_scale_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y107        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/input_over_scale_reg[30]/Q
                         net (fo=1, routed)           0.219     1.333    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/input_over_scale[30]
    SLICE_X50Y107        FDRE                                         r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/adder_data_b_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6115, routed)        0.905     1.271    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/s00_axi_aclk
    SLICE_X50Y107        FDRE                                         r  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/adder_data_b_reg[30]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X50Y107        FDRE (Hold_fdre_C_D)         0.063     1.295    system_i/axi_ip_demo_0/U0/controller_inst_0/quant/adder_data_b_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y16   system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13   system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14   system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y12   system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y13   system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16   system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17   system_i/axi_ip_demo_0/U0/bram_inst_1/ram_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y19   system_i/axi_ip_demo_0/U0/bram_inst_0/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y17   system_i/axi_ip_demo_0/U0/bram_inst_0/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y18   system_i/axi_ip_demo_0/U0/bram_inst_0/ram_reg_2/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X42Y106  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[24].pipe_reg[24][0]_srl24/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X42Y105  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[24].pipe_reg[24][1]_srl24/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y106  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[24].pipe_reg[24][2]_srl24/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X42Y105  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[24].pipe_reg[24][3]_srl24/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X42Y106  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[24].pipe_reg[24][4]_srl24/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y106  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[24].pipe_reg[24][5]_srl24/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X42Y106  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[24].pipe_reg[24][6]_srl24/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X42Y106  system_i/axi_ip_demo_0/U0/controller_inst_0/quant/divider/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[24].pipe_reg[24][7]_srl24/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X46Y82   system_i/axi_ip_demo_0/U0/controller_inst_1/quant/divider/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[24].pipe_reg[24][0]_srl24/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X46Y82   system_i/axi_ip_demo_0/U0/controller_inst_1/quant/divider/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[24].pipe_reg[24][1]_srl24/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y72   system_i/axi_ip_demo_0/U0/controller_inst_1/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/Z_14_LZD_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y72   system_i/axi_ip_demo_0/U0/controller_inst_1/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y76   system_i/axi_ip_demo_0/U0/controller_inst_1/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y76   system_i/axi_ip_demo_0/U0/controller_inst_1/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y76   system_i/axi_ip_demo_0/U0/controller_inst_1/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y76   system_i/axi_ip_demo_0/U0/controller_inst_1/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y76   system_i/axi_ip_demo_0/U0/controller_inst_1/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][4]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y76   system_i/axi_ip_demo_0/U0/controller_inst_1/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][5]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y76   system_i/axi_ip_demo_0/U0/controller_inst_1/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][6]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y76   system_i/axi_ip_demo_0/U0/controller_inst_1/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][7]_srl3/CLK



