Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov 30 22:58:55 2020
| Host         : DESKTOP-Q4QSGFJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              48 |           16 |
| Yes          | No                    | No                     |              44 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             100 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+----------------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal           |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------+----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                    | reset_cond/M_reset_cond_in |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | dec_ctr/dctr_gen_0[0].dctr/p_7_out |                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | dec_ctr/dctr_gen_0[1].dctr/p_5_out |                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | dec_ctr/dctr_gen_0[2].dctr/p_3_out |                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | rngGen/rng/M_dec_ctr_inc           |                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | reset_cond/E[0]                    |                            |               10 |             28 |         2.80 |
|  clk_IBUF_BUFG |                                    | reset_cond/Q[0]            |               15 |             44 |         2.93 |
|  clk_IBUF_BUFG | rngGen/slowclock/M_slowclock_value | reset_cond/Q[0]            |               18 |            100 |         5.56 |
+----------------+------------------------------------+----------------------------+------------------+----------------+--------------+


