
N_RTC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cfe8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007b8  0800d1b8  0800d1b8  0001d1b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d970  0800d970  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800d970  0800d970  0001d970  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d978  0800d978  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d978  0800d978  0001d978  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d97c  0800d97c  0001d97c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800d980  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003dc  200001e0  0800db60  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005bc  0800db60  000205bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013764  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000032a5  00000000  00000000  00033974  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e90  00000000  00000000  00036c20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d20  00000000  00000000  00037ab0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000264ac  00000000  00000000  000387d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017937  00000000  00000000  0005ec7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d9c37  00000000  00000000  000765b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001501ea  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005008  00000000  00000000  0015023c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800d1a0 	.word	0x0800d1a0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	0800d1a0 	.word	0x0800d1a0

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	; 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_d2uiz>:
 8000c08:	004a      	lsls	r2, r1, #1
 8000c0a:	d211      	bcs.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c10:	d211      	bcs.n	8000c36 <__aeabi_d2uiz+0x2e>
 8000c12:	d50d      	bpl.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c1c:	d40e      	bmi.n	8000c3c <__aeabi_d2uiz+0x34>
 8000c1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c2a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c2e:	4770      	bx	lr
 8000c30:	f04f 0000 	mov.w	r0, #0
 8000c34:	4770      	bx	lr
 8000c36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c3a:	d102      	bne.n	8000c42 <__aeabi_d2uiz+0x3a>
 8000c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c40:	4770      	bx	lr
 8000c42:	f04f 0000 	mov.w	r0, #0
 8000c46:	4770      	bx	lr

08000c48 <__aeabi_d2f>:
 8000c48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c4c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c50:	bf24      	itt	cs
 8000c52:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c56:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c5a:	d90d      	bls.n	8000c78 <__aeabi_d2f+0x30>
 8000c5c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c60:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c64:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c68:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c6c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c70:	bf08      	it	eq
 8000c72:	f020 0001 	biceq.w	r0, r0, #1
 8000c76:	4770      	bx	lr
 8000c78:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c7c:	d121      	bne.n	8000cc2 <__aeabi_d2f+0x7a>
 8000c7e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c82:	bfbc      	itt	lt
 8000c84:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c88:	4770      	bxlt	lr
 8000c8a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c8e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c92:	f1c2 0218 	rsb	r2, r2, #24
 8000c96:	f1c2 0c20 	rsb	ip, r2, #32
 8000c9a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c9e:	fa20 f002 	lsr.w	r0, r0, r2
 8000ca2:	bf18      	it	ne
 8000ca4:	f040 0001 	orrne.w	r0, r0, #1
 8000ca8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cac:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cb0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cb4:	ea40 000c 	orr.w	r0, r0, ip
 8000cb8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cbc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cc0:	e7cc      	b.n	8000c5c <__aeabi_d2f+0x14>
 8000cc2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cc6:	d107      	bne.n	8000cd8 <__aeabi_d2f+0x90>
 8000cc8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ccc:	bf1e      	ittt	ne
 8000cce:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cd2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cd6:	4770      	bxne	lr
 8000cd8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cdc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ce0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_uldivmod>:
 8000ce8:	b953      	cbnz	r3, 8000d00 <__aeabi_uldivmod+0x18>
 8000cea:	b94a      	cbnz	r2, 8000d00 <__aeabi_uldivmod+0x18>
 8000cec:	2900      	cmp	r1, #0
 8000cee:	bf08      	it	eq
 8000cf0:	2800      	cmpeq	r0, #0
 8000cf2:	bf1c      	itt	ne
 8000cf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cfc:	f000 b9aa 	b.w	8001054 <__aeabi_idiv0>
 8000d00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d08:	f000 f83c 	bl	8000d84 <__udivmoddi4>
 8000d0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d14:	b004      	add	sp, #16
 8000d16:	4770      	bx	lr

08000d18 <__aeabi_d2lz>:
 8000d18:	b538      	push	{r3, r4, r5, lr}
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	4604      	mov	r4, r0
 8000d20:	460d      	mov	r5, r1
 8000d22:	f7ff ff0b 	bl	8000b3c <__aeabi_dcmplt>
 8000d26:	b928      	cbnz	r0, 8000d34 <__aeabi_d2lz+0x1c>
 8000d28:	4620      	mov	r0, r4
 8000d2a:	4629      	mov	r1, r5
 8000d2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d30:	f000 b80a 	b.w	8000d48 <__aeabi_d2ulz>
 8000d34:	4620      	mov	r0, r4
 8000d36:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d3a:	f000 f805 	bl	8000d48 <__aeabi_d2ulz>
 8000d3e:	4240      	negs	r0, r0
 8000d40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d44:	bd38      	pop	{r3, r4, r5, pc}
 8000d46:	bf00      	nop

08000d48 <__aeabi_d2ulz>:
 8000d48:	b5d0      	push	{r4, r6, r7, lr}
 8000d4a:	4b0c      	ldr	r3, [pc, #48]	; (8000d7c <__aeabi_d2ulz+0x34>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	4606      	mov	r6, r0
 8000d50:	460f      	mov	r7, r1
 8000d52:	f7ff fc81 	bl	8000658 <__aeabi_dmul>
 8000d56:	f7ff ff57 	bl	8000c08 <__aeabi_d2uiz>
 8000d5a:	4604      	mov	r4, r0
 8000d5c:	f7ff fc02 	bl	8000564 <__aeabi_ui2d>
 8000d60:	4b07      	ldr	r3, [pc, #28]	; (8000d80 <__aeabi_d2ulz+0x38>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	f7ff fc78 	bl	8000658 <__aeabi_dmul>
 8000d68:	4602      	mov	r2, r0
 8000d6a:	460b      	mov	r3, r1
 8000d6c:	4630      	mov	r0, r6
 8000d6e:	4639      	mov	r1, r7
 8000d70:	f7ff faba 	bl	80002e8 <__aeabi_dsub>
 8000d74:	f7ff ff48 	bl	8000c08 <__aeabi_d2uiz>
 8000d78:	4621      	mov	r1, r4
 8000d7a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d7c:	3df00000 	.word	0x3df00000
 8000d80:	41f00000 	.word	0x41f00000

08000d84 <__udivmoddi4>:
 8000d84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d88:	9d08      	ldr	r5, [sp, #32]
 8000d8a:	4604      	mov	r4, r0
 8000d8c:	468e      	mov	lr, r1
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d14d      	bne.n	8000e2e <__udivmoddi4+0xaa>
 8000d92:	428a      	cmp	r2, r1
 8000d94:	4694      	mov	ip, r2
 8000d96:	d969      	bls.n	8000e6c <__udivmoddi4+0xe8>
 8000d98:	fab2 f282 	clz	r2, r2
 8000d9c:	b152      	cbz	r2, 8000db4 <__udivmoddi4+0x30>
 8000d9e:	fa01 f302 	lsl.w	r3, r1, r2
 8000da2:	f1c2 0120 	rsb	r1, r2, #32
 8000da6:	fa20 f101 	lsr.w	r1, r0, r1
 8000daa:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dae:	ea41 0e03 	orr.w	lr, r1, r3
 8000db2:	4094      	lsls	r4, r2
 8000db4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000db8:	0c21      	lsrs	r1, r4, #16
 8000dba:	fbbe f6f8 	udiv	r6, lr, r8
 8000dbe:	fa1f f78c 	uxth.w	r7, ip
 8000dc2:	fb08 e316 	mls	r3, r8, r6, lr
 8000dc6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000dca:	fb06 f107 	mul.w	r1, r6, r7
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	d90a      	bls.n	8000de8 <__udivmoddi4+0x64>
 8000dd2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dd6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dda:	f080 811f 	bcs.w	800101c <__udivmoddi4+0x298>
 8000dde:	4299      	cmp	r1, r3
 8000de0:	f240 811c 	bls.w	800101c <__udivmoddi4+0x298>
 8000de4:	3e02      	subs	r6, #2
 8000de6:	4463      	add	r3, ip
 8000de8:	1a5b      	subs	r3, r3, r1
 8000dea:	b2a4      	uxth	r4, r4
 8000dec:	fbb3 f0f8 	udiv	r0, r3, r8
 8000df0:	fb08 3310 	mls	r3, r8, r0, r3
 8000df4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000df8:	fb00 f707 	mul.w	r7, r0, r7
 8000dfc:	42a7      	cmp	r7, r4
 8000dfe:	d90a      	bls.n	8000e16 <__udivmoddi4+0x92>
 8000e00:	eb1c 0404 	adds.w	r4, ip, r4
 8000e04:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e08:	f080 810a 	bcs.w	8001020 <__udivmoddi4+0x29c>
 8000e0c:	42a7      	cmp	r7, r4
 8000e0e:	f240 8107 	bls.w	8001020 <__udivmoddi4+0x29c>
 8000e12:	4464      	add	r4, ip
 8000e14:	3802      	subs	r0, #2
 8000e16:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e1a:	1be4      	subs	r4, r4, r7
 8000e1c:	2600      	movs	r6, #0
 8000e1e:	b11d      	cbz	r5, 8000e28 <__udivmoddi4+0xa4>
 8000e20:	40d4      	lsrs	r4, r2
 8000e22:	2300      	movs	r3, #0
 8000e24:	e9c5 4300 	strd	r4, r3, [r5]
 8000e28:	4631      	mov	r1, r6
 8000e2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e2e:	428b      	cmp	r3, r1
 8000e30:	d909      	bls.n	8000e46 <__udivmoddi4+0xc2>
 8000e32:	2d00      	cmp	r5, #0
 8000e34:	f000 80ef 	beq.w	8001016 <__udivmoddi4+0x292>
 8000e38:	2600      	movs	r6, #0
 8000e3a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e3e:	4630      	mov	r0, r6
 8000e40:	4631      	mov	r1, r6
 8000e42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e46:	fab3 f683 	clz	r6, r3
 8000e4a:	2e00      	cmp	r6, #0
 8000e4c:	d14a      	bne.n	8000ee4 <__udivmoddi4+0x160>
 8000e4e:	428b      	cmp	r3, r1
 8000e50:	d302      	bcc.n	8000e58 <__udivmoddi4+0xd4>
 8000e52:	4282      	cmp	r2, r0
 8000e54:	f200 80f9 	bhi.w	800104a <__udivmoddi4+0x2c6>
 8000e58:	1a84      	subs	r4, r0, r2
 8000e5a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e5e:	2001      	movs	r0, #1
 8000e60:	469e      	mov	lr, r3
 8000e62:	2d00      	cmp	r5, #0
 8000e64:	d0e0      	beq.n	8000e28 <__udivmoddi4+0xa4>
 8000e66:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e6a:	e7dd      	b.n	8000e28 <__udivmoddi4+0xa4>
 8000e6c:	b902      	cbnz	r2, 8000e70 <__udivmoddi4+0xec>
 8000e6e:	deff      	udf	#255	; 0xff
 8000e70:	fab2 f282 	clz	r2, r2
 8000e74:	2a00      	cmp	r2, #0
 8000e76:	f040 8092 	bne.w	8000f9e <__udivmoddi4+0x21a>
 8000e7a:	eba1 010c 	sub.w	r1, r1, ip
 8000e7e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e82:	fa1f fe8c 	uxth.w	lr, ip
 8000e86:	2601      	movs	r6, #1
 8000e88:	0c20      	lsrs	r0, r4, #16
 8000e8a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e8e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e92:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e96:	fb0e f003 	mul.w	r0, lr, r3
 8000e9a:	4288      	cmp	r0, r1
 8000e9c:	d908      	bls.n	8000eb0 <__udivmoddi4+0x12c>
 8000e9e:	eb1c 0101 	adds.w	r1, ip, r1
 8000ea2:	f103 38ff 	add.w	r8, r3, #4294967295
 8000ea6:	d202      	bcs.n	8000eae <__udivmoddi4+0x12a>
 8000ea8:	4288      	cmp	r0, r1
 8000eaa:	f200 80cb 	bhi.w	8001044 <__udivmoddi4+0x2c0>
 8000eae:	4643      	mov	r3, r8
 8000eb0:	1a09      	subs	r1, r1, r0
 8000eb2:	b2a4      	uxth	r4, r4
 8000eb4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000eb8:	fb07 1110 	mls	r1, r7, r0, r1
 8000ebc:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000ec0:	fb0e fe00 	mul.w	lr, lr, r0
 8000ec4:	45a6      	cmp	lr, r4
 8000ec6:	d908      	bls.n	8000eda <__udivmoddi4+0x156>
 8000ec8:	eb1c 0404 	adds.w	r4, ip, r4
 8000ecc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ed0:	d202      	bcs.n	8000ed8 <__udivmoddi4+0x154>
 8000ed2:	45a6      	cmp	lr, r4
 8000ed4:	f200 80bb 	bhi.w	800104e <__udivmoddi4+0x2ca>
 8000ed8:	4608      	mov	r0, r1
 8000eda:	eba4 040e 	sub.w	r4, r4, lr
 8000ede:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ee2:	e79c      	b.n	8000e1e <__udivmoddi4+0x9a>
 8000ee4:	f1c6 0720 	rsb	r7, r6, #32
 8000ee8:	40b3      	lsls	r3, r6
 8000eea:	fa22 fc07 	lsr.w	ip, r2, r7
 8000eee:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ef2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ef6:	fa01 f306 	lsl.w	r3, r1, r6
 8000efa:	431c      	orrs	r4, r3
 8000efc:	40f9      	lsrs	r1, r7
 8000efe:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f02:	fa00 f306 	lsl.w	r3, r0, r6
 8000f06:	fbb1 f8f9 	udiv	r8, r1, r9
 8000f0a:	0c20      	lsrs	r0, r4, #16
 8000f0c:	fa1f fe8c 	uxth.w	lr, ip
 8000f10:	fb09 1118 	mls	r1, r9, r8, r1
 8000f14:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f18:	fb08 f00e 	mul.w	r0, r8, lr
 8000f1c:	4288      	cmp	r0, r1
 8000f1e:	fa02 f206 	lsl.w	r2, r2, r6
 8000f22:	d90b      	bls.n	8000f3c <__udivmoddi4+0x1b8>
 8000f24:	eb1c 0101 	adds.w	r1, ip, r1
 8000f28:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f2c:	f080 8088 	bcs.w	8001040 <__udivmoddi4+0x2bc>
 8000f30:	4288      	cmp	r0, r1
 8000f32:	f240 8085 	bls.w	8001040 <__udivmoddi4+0x2bc>
 8000f36:	f1a8 0802 	sub.w	r8, r8, #2
 8000f3a:	4461      	add	r1, ip
 8000f3c:	1a09      	subs	r1, r1, r0
 8000f3e:	b2a4      	uxth	r4, r4
 8000f40:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f44:	fb09 1110 	mls	r1, r9, r0, r1
 8000f48:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f4c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f50:	458e      	cmp	lr, r1
 8000f52:	d908      	bls.n	8000f66 <__udivmoddi4+0x1e2>
 8000f54:	eb1c 0101 	adds.w	r1, ip, r1
 8000f58:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f5c:	d26c      	bcs.n	8001038 <__udivmoddi4+0x2b4>
 8000f5e:	458e      	cmp	lr, r1
 8000f60:	d96a      	bls.n	8001038 <__udivmoddi4+0x2b4>
 8000f62:	3802      	subs	r0, #2
 8000f64:	4461      	add	r1, ip
 8000f66:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f6a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f6e:	eba1 010e 	sub.w	r1, r1, lr
 8000f72:	42a1      	cmp	r1, r4
 8000f74:	46c8      	mov	r8, r9
 8000f76:	46a6      	mov	lr, r4
 8000f78:	d356      	bcc.n	8001028 <__udivmoddi4+0x2a4>
 8000f7a:	d053      	beq.n	8001024 <__udivmoddi4+0x2a0>
 8000f7c:	b15d      	cbz	r5, 8000f96 <__udivmoddi4+0x212>
 8000f7e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f82:	eb61 010e 	sbc.w	r1, r1, lr
 8000f86:	fa01 f707 	lsl.w	r7, r1, r7
 8000f8a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f8e:	40f1      	lsrs	r1, r6
 8000f90:	431f      	orrs	r7, r3
 8000f92:	e9c5 7100 	strd	r7, r1, [r5]
 8000f96:	2600      	movs	r6, #0
 8000f98:	4631      	mov	r1, r6
 8000f9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f9e:	f1c2 0320 	rsb	r3, r2, #32
 8000fa2:	40d8      	lsrs	r0, r3
 8000fa4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000fa8:	fa21 f303 	lsr.w	r3, r1, r3
 8000fac:	4091      	lsls	r1, r2
 8000fae:	4301      	orrs	r1, r0
 8000fb0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000fb4:	fa1f fe8c 	uxth.w	lr, ip
 8000fb8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000fbc:	fb07 3610 	mls	r6, r7, r0, r3
 8000fc0:	0c0b      	lsrs	r3, r1, #16
 8000fc2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fc6:	fb00 f60e 	mul.w	r6, r0, lr
 8000fca:	429e      	cmp	r6, r3
 8000fcc:	fa04 f402 	lsl.w	r4, r4, r2
 8000fd0:	d908      	bls.n	8000fe4 <__udivmoddi4+0x260>
 8000fd2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fd6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fda:	d22f      	bcs.n	800103c <__udivmoddi4+0x2b8>
 8000fdc:	429e      	cmp	r6, r3
 8000fde:	d92d      	bls.n	800103c <__udivmoddi4+0x2b8>
 8000fe0:	3802      	subs	r0, #2
 8000fe2:	4463      	add	r3, ip
 8000fe4:	1b9b      	subs	r3, r3, r6
 8000fe6:	b289      	uxth	r1, r1
 8000fe8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fec:	fb07 3316 	mls	r3, r7, r6, r3
 8000ff0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ff4:	fb06 f30e 	mul.w	r3, r6, lr
 8000ff8:	428b      	cmp	r3, r1
 8000ffa:	d908      	bls.n	800100e <__udivmoddi4+0x28a>
 8000ffc:	eb1c 0101 	adds.w	r1, ip, r1
 8001000:	f106 38ff 	add.w	r8, r6, #4294967295
 8001004:	d216      	bcs.n	8001034 <__udivmoddi4+0x2b0>
 8001006:	428b      	cmp	r3, r1
 8001008:	d914      	bls.n	8001034 <__udivmoddi4+0x2b0>
 800100a:	3e02      	subs	r6, #2
 800100c:	4461      	add	r1, ip
 800100e:	1ac9      	subs	r1, r1, r3
 8001010:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8001014:	e738      	b.n	8000e88 <__udivmoddi4+0x104>
 8001016:	462e      	mov	r6, r5
 8001018:	4628      	mov	r0, r5
 800101a:	e705      	b.n	8000e28 <__udivmoddi4+0xa4>
 800101c:	4606      	mov	r6, r0
 800101e:	e6e3      	b.n	8000de8 <__udivmoddi4+0x64>
 8001020:	4618      	mov	r0, r3
 8001022:	e6f8      	b.n	8000e16 <__udivmoddi4+0x92>
 8001024:	454b      	cmp	r3, r9
 8001026:	d2a9      	bcs.n	8000f7c <__udivmoddi4+0x1f8>
 8001028:	ebb9 0802 	subs.w	r8, r9, r2
 800102c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001030:	3801      	subs	r0, #1
 8001032:	e7a3      	b.n	8000f7c <__udivmoddi4+0x1f8>
 8001034:	4646      	mov	r6, r8
 8001036:	e7ea      	b.n	800100e <__udivmoddi4+0x28a>
 8001038:	4620      	mov	r0, r4
 800103a:	e794      	b.n	8000f66 <__udivmoddi4+0x1e2>
 800103c:	4640      	mov	r0, r8
 800103e:	e7d1      	b.n	8000fe4 <__udivmoddi4+0x260>
 8001040:	46d0      	mov	r8, sl
 8001042:	e77b      	b.n	8000f3c <__udivmoddi4+0x1b8>
 8001044:	3b02      	subs	r3, #2
 8001046:	4461      	add	r1, ip
 8001048:	e732      	b.n	8000eb0 <__udivmoddi4+0x12c>
 800104a:	4630      	mov	r0, r6
 800104c:	e709      	b.n	8000e62 <__udivmoddi4+0xde>
 800104e:	4464      	add	r4, ip
 8001050:	3802      	subs	r0, #2
 8001052:	e742      	b.n	8000eda <__udivmoddi4+0x156>

08001054 <__aeabi_idiv0>:
 8001054:	4770      	bx	lr
 8001056:	bf00      	nop

08001058 <application>:
#include "app_config.h"
#include "com_config.h"
struct data d;

void application(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
	Configurator();
 800105c:	f000 fa4e 	bl	80014fc <Configurator>
//	strcpy(d.CH4, "ADC4");
//	strcpy(d.Status1, "GPIO1");
//	strcpy(d.Status2, "GPIO2");
//	strcpy(d.Status3, "GPIO3");
//	strcpy(d.Status4, "GPIO4");
	get_time(&d);
 8001060:	4806      	ldr	r0, [pc, #24]	; (800107c <application+0x24>)
 8001062:	f000 f9fb 	bl	800145c <get_time>
    ADC_handler(&d);
 8001066:	4805      	ldr	r0, [pc, #20]	; (800107c <application+0x24>)
 8001068:	f000 f830 	bl	80010cc <ADC_handler>
	DataToGsm(&d);
 800106c:	4803      	ldr	r0, [pc, #12]	; (800107c <application+0x24>)
 800106e:	f000 f88b 	bl	8001188 <DataToGsm>
	terminal(&d);
 8001072:	4802      	ldr	r0, [pc, #8]	; (800107c <application+0x24>)
 8001074:	f000 fdb0 	bl	8001bd8 <terminal>


}
 8001078:	bf00      	nop
 800107a:	bd80      	pop	{r7, pc}
 800107c:	200001fc 	.word	0x200001fc

08001080 <voltage_cal>:
uint16_t raw_value;

//float adc1_value,adc2_value,adc3_value,adc4_value;

float voltage_cal(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	af00      	add	r7, sp, #0
	 raw_value = adc_value();
 8001084:	f000 fede 	bl	8001e44 <adc_value>
 8001088:	4603      	mov	r3, r0
 800108a:	461a      	mov	r2, r3
 800108c:	4b0e      	ldr	r3, [pc, #56]	; (80010c8 <voltage_cal+0x48>)
 800108e:	801a      	strh	r2, [r3, #0]
	return (raw_value * (3.3 / 4095));
 8001090:	4b0d      	ldr	r3, [pc, #52]	; (80010c8 <voltage_cal+0x48>)
 8001092:	881b      	ldrh	r3, [r3, #0]
 8001094:	4618      	mov	r0, r3
 8001096:	f7ff fa75 	bl	8000584 <__aeabi_i2d>
 800109a:	a309      	add	r3, pc, #36	; (adr r3, 80010c0 <voltage_cal+0x40>)
 800109c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010a0:	f7ff fada 	bl	8000658 <__aeabi_dmul>
 80010a4:	4602      	mov	r2, r0
 80010a6:	460b      	mov	r3, r1
 80010a8:	4610      	mov	r0, r2
 80010aa:	4619      	mov	r1, r3
 80010ac:	f7ff fdcc 	bl	8000c48 <__aeabi_d2f>
 80010b0:	4603      	mov	r3, r0
 80010b2:	ee07 3a90 	vmov	s15, r3
}
 80010b6:	eeb0 0a67 	vmov.f32	s0, s15
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	f3af 8000 	nop.w
 80010c0:	e734d9b4 	.word	0xe734d9b4
 80010c4:	3f4a680c 	.word	0x3f4a680c
 80010c8:	20000258 	.word	0x20000258

080010cc <ADC_handler>:

void ADC_handler(struct data *d)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
	if(adcChnlChecker[0] == 1)
 80010d4:	4b2b      	ldr	r3, [pc, #172]	; (8001184 <ADC_handler+0xb8>)
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	2b01      	cmp	r3, #1
 80010da:	d10f      	bne.n	80010fc <ADC_handler+0x30>
	{
		ADC_select_CH1();
 80010dc:	f000 fe34 	bl	8001d48 <ADC_select_CH1>
		adc_start();
 80010e0:	f000 fe9a 	bl	8001e18 <adc_start>
		adc_conversion();
 80010e4:	f000 fea2 	bl	8001e2c <adc_conversion>
		d->adc1_value = voltage_cal();
 80010e8:	f7ff ffca 	bl	8001080 <voltage_cal>
 80010ec:	eef0 7a40 	vmov.f32	s15, s0
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	edc3 7a07 	vstr	s15, [r3, #28]
		adc_stop();
 80010f6:	f000 feb1 	bl	8001e5c <adc_stop>
 80010fa:	e000      	b.n	80010fe <ADC_handler+0x32>
	}
	else
	{
		__NOP();
 80010fc:	bf00      	nop
	}
	if(adcChnlChecker[1] == 1)
 80010fe:	4b21      	ldr	r3, [pc, #132]	; (8001184 <ADC_handler+0xb8>)
 8001100:	785b      	ldrb	r3, [r3, #1]
 8001102:	2b01      	cmp	r3, #1
 8001104:	d10f      	bne.n	8001126 <ADC_handler+0x5a>
	{
		ADC_select_CH2();
 8001106:	f000 fe39 	bl	8001d7c <ADC_select_CH2>
		adc_start();
 800110a:	f000 fe85 	bl	8001e18 <adc_start>
		adc_conversion();
 800110e:	f000 fe8d 	bl	8001e2c <adc_conversion>
		d->adc2_value = voltage_cal();
 8001112:	f7ff ffb5 	bl	8001080 <voltage_cal>
 8001116:	eef0 7a40 	vmov.f32	s15, s0
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	edc3 7a08 	vstr	s15, [r3, #32]
		adc_stop();
 8001120:	f000 fe9c 	bl	8001e5c <adc_stop>
 8001124:	e000      	b.n	8001128 <ADC_handler+0x5c>
	}
	else
	{
		__NOP();
 8001126:	bf00      	nop
	}
	if(adcChnlChecker[2] == 1)
 8001128:	4b16      	ldr	r3, [pc, #88]	; (8001184 <ADC_handler+0xb8>)
 800112a:	789b      	ldrb	r3, [r3, #2]
 800112c:	2b01      	cmp	r3, #1
 800112e:	d10f      	bne.n	8001150 <ADC_handler+0x84>
	{
		ADC_select_CH3();
 8001130:	f000 fe3e 	bl	8001db0 <ADC_select_CH3>
		adc_start();
 8001134:	f000 fe70 	bl	8001e18 <adc_start>
		adc_conversion();
 8001138:	f000 fe78 	bl	8001e2c <adc_conversion>
		d->adc3_value = voltage_cal();
 800113c:	f7ff ffa0 	bl	8001080 <voltage_cal>
 8001140:	eef0 7a40 	vmov.f32	s15, s0
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
		adc_stop();
 800114a:	f000 fe87 	bl	8001e5c <adc_stop>
 800114e:	e000      	b.n	8001152 <ADC_handler+0x86>
	}
	else
	{
		__NOP();
 8001150:	bf00      	nop
	}
	if(adcChnlChecker[3] == 1)
 8001152:	4b0c      	ldr	r3, [pc, #48]	; (8001184 <ADC_handler+0xb8>)
 8001154:	78db      	ldrb	r3, [r3, #3]
 8001156:	2b01      	cmp	r3, #1
 8001158:	d10f      	bne.n	800117a <ADC_handler+0xae>
	{
		ADC_select_CH4();
 800115a:	f000 fe43 	bl	8001de4 <ADC_select_CH4>
		adc_start();
 800115e:	f000 fe5b 	bl	8001e18 <adc_start>
		adc_conversion();
 8001162:	f000 fe63 	bl	8001e2c <adc_conversion>
		d->adc4_value = voltage_cal();
 8001166:	f7ff ff8b 	bl	8001080 <voltage_cal>
 800116a:	eef0 7a40 	vmov.f32	s15, s0
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
		adc_stop();
 8001174:	f000 fe72 	bl	8001e5c <adc_stop>
	{
		__NOP();
	}
//	adc_stop();

}
 8001178:	e000      	b.n	800117c <ADC_handler+0xb0>
		__NOP();
 800117a:	bf00      	nop
}
 800117c:	bf00      	nop
 800117e:	3708      	adds	r7, #8
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}
 8001184:	2000032c 	.word	0x2000032c

08001188 <DataToGsm>:
int count=0;

UART_HandleTypeDef huart2;

void DataToGsm(struct data *d)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b08a      	sub	sp, #40	; 0x28
 800118c:	af06      	add	r7, sp, #24
 800118e:	6078      	str	r0, [r7, #4]
	uint8_t sec=d->seconds;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	73fb      	strb	r3, [r7, #15]
		//	DataToCloud(d1->time,d1->CH1,d1->CH2,d1->CH3,d1->CH4,d1->D1,d1->D2,d1->D3,d1->D4);
	sprintf((char*)buffer_Time,"%02d:%02d:%02d",d->hour,d->minutes,d->seconds);
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	789b      	ldrb	r3, [r3, #2]
 800119a:	461a      	mov	r2, r3
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	785b      	ldrb	r3, [r3, #1]
 80011a0:	4619      	mov	r1, r3
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	9300      	str	r3, [sp, #0]
 80011a8:	460b      	mov	r3, r1
 80011aa:	4959      	ldr	r1, [pc, #356]	; (8001310 <DataToGsm+0x188>)
 80011ac:	4859      	ldr	r0, [pc, #356]	; (8001314 <DataToGsm+0x18c>)
 80011ae:	f008 fa7f 	bl	80096b0 <siprintf>
	sprintf((char*)buffer_Date,"%02d/%02d/%02d",d->dayofmonth,d->month,d->year);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	791b      	ldrb	r3, [r3, #4]
 80011b6:	461a      	mov	r2, r3
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	795b      	ldrb	r3, [r3, #5]
 80011bc:	4619      	mov	r1, r3
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	799b      	ldrb	r3, [r3, #6]
 80011c2:	9300      	str	r3, [sp, #0]
 80011c4:	460b      	mov	r3, r1
 80011c6:	4954      	ldr	r1, [pc, #336]	; (8001318 <DataToGsm+0x190>)
 80011c8:	4854      	ldr	r0, [pc, #336]	; (800131c <DataToGsm+0x194>)
 80011ca:	f008 fa71 	bl	80096b0 <siprintf>

//	HAL_UART_Transmit(&huart2, (uint8_t*)d->GPIO, 4, HAL_MAX_DELAY);
	sprintf((char*)CH1,"%f",d->adc1_value);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	69db      	ldr	r3, [r3, #28]
 80011d2:	4618      	mov	r0, r3
 80011d4:	f7ff f9e8 	bl	80005a8 <__aeabi_f2d>
 80011d8:	4602      	mov	r2, r0
 80011da:	460b      	mov	r3, r1
 80011dc:	4950      	ldr	r1, [pc, #320]	; (8001320 <DataToGsm+0x198>)
 80011de:	4851      	ldr	r0, [pc, #324]	; (8001324 <DataToGsm+0x19c>)
 80011e0:	f008 fa66 	bl	80096b0 <siprintf>
	sprintf((char*)CH2,"%f",d->adc2_value);
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	6a1b      	ldr	r3, [r3, #32]
 80011e8:	4618      	mov	r0, r3
 80011ea:	f7ff f9dd 	bl	80005a8 <__aeabi_f2d>
 80011ee:	4602      	mov	r2, r0
 80011f0:	460b      	mov	r3, r1
 80011f2:	494b      	ldr	r1, [pc, #300]	; (8001320 <DataToGsm+0x198>)
 80011f4:	484c      	ldr	r0, [pc, #304]	; (8001328 <DataToGsm+0x1a0>)
 80011f6:	f008 fa5b 	bl	80096b0 <siprintf>
	sprintf((char*)CH3,"%f",d->adc3_value);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011fe:	4618      	mov	r0, r3
 8001200:	f7ff f9d2 	bl	80005a8 <__aeabi_f2d>
 8001204:	4602      	mov	r2, r0
 8001206:	460b      	mov	r3, r1
 8001208:	4945      	ldr	r1, [pc, #276]	; (8001320 <DataToGsm+0x198>)
 800120a:	4848      	ldr	r0, [pc, #288]	; (800132c <DataToGsm+0x1a4>)
 800120c:	f008 fa50 	bl	80096b0 <siprintf>
	sprintf((char*)CH4,"%f",d->adc4_value);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001214:	4618      	mov	r0, r3
 8001216:	f7ff f9c7 	bl	80005a8 <__aeabi_f2d>
 800121a:	4602      	mov	r2, r0
 800121c:	460b      	mov	r3, r1
 800121e:	4940      	ldr	r1, [pc, #256]	; (8001320 <DataToGsm+0x198>)
 8001220:	4843      	ldr	r0, [pc, #268]	; (8001330 <DataToGsm+0x1a8>)
 8001222:	f008 fa45 	bl	80096b0 <siprintf>

	if(d->GPIO[0]==1)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800122c:	2b01      	cmp	r3, #1
 800122e:	d107      	bne.n	8001240 <DataToGsm+0xb8>
	{
		strcpy(d->Status1, "High");
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	3331      	adds	r3, #49	; 0x31
 8001234:	4a3f      	ldr	r2, [pc, #252]	; (8001334 <DataToGsm+0x1ac>)
 8001236:	6810      	ldr	r0, [r2, #0]
 8001238:	6018      	str	r0, [r3, #0]
 800123a:	7912      	ldrb	r2, [r2, #4]
 800123c:	711a      	strb	r2, [r3, #4]
 800123e:	e004      	b.n	800124a <DataToGsm+0xc2>
	}
	else
	{
		strcpy(d->Status1, "Low");
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	3331      	adds	r3, #49	; 0x31
 8001244:	4a3c      	ldr	r2, [pc, #240]	; (8001338 <DataToGsm+0x1b0>)
 8001246:	6810      	ldr	r0, [r2, #0]
 8001248:	6018      	str	r0, [r3, #0]
	}

	if(d->GPIO[1]==1)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8001250:	2b01      	cmp	r3, #1
 8001252:	d107      	bne.n	8001264 <DataToGsm+0xdc>
	{
		strcpy(d->Status2, "High");
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	333b      	adds	r3, #59	; 0x3b
 8001258:	4a36      	ldr	r2, [pc, #216]	; (8001334 <DataToGsm+0x1ac>)
 800125a:	6810      	ldr	r0, [r2, #0]
 800125c:	6018      	str	r0, [r3, #0]
 800125e:	7912      	ldrb	r2, [r2, #4]
 8001260:	711a      	strb	r2, [r3, #4]
 8001262:	e004      	b.n	800126e <DataToGsm+0xe6>
	}
	else
	{
		strcpy(d->Status2, "Low");
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	333b      	adds	r3, #59	; 0x3b
 8001268:	4a33      	ldr	r2, [pc, #204]	; (8001338 <DataToGsm+0x1b0>)
 800126a:	6810      	ldr	r0, [r2, #0]
 800126c:	6018      	str	r0, [r3, #0]
	}

	if(d->GPIO[2]==1)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8001274:	2b01      	cmp	r3, #1
 8001276:	d107      	bne.n	8001288 <DataToGsm+0x100>
	{
		strcpy(d->Status3, "High");
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	3345      	adds	r3, #69	; 0x45
 800127c:	4a2d      	ldr	r2, [pc, #180]	; (8001334 <DataToGsm+0x1ac>)
 800127e:	6810      	ldr	r0, [r2, #0]
 8001280:	6018      	str	r0, [r3, #0]
 8001282:	7912      	ldrb	r2, [r2, #4]
 8001284:	711a      	strb	r2, [r3, #4]
 8001286:	e004      	b.n	8001292 <DataToGsm+0x10a>
	}
	else
	{
		strcpy(d->Status3, "Low");
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	3345      	adds	r3, #69	; 0x45
 800128c:	4a2a      	ldr	r2, [pc, #168]	; (8001338 <DataToGsm+0x1b0>)
 800128e:	6810      	ldr	r0, [r2, #0]
 8001290:	6018      	str	r0, [r3, #0]
	}

	if(d->GPIO[3]==1)
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8001298:	2b01      	cmp	r3, #1
 800129a:	d107      	bne.n	80012ac <DataToGsm+0x124>
	{
		strcpy(d->Status4, "High");
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	334f      	adds	r3, #79	; 0x4f
 80012a0:	4a24      	ldr	r2, [pc, #144]	; (8001334 <DataToGsm+0x1ac>)
 80012a2:	6810      	ldr	r0, [r2, #0]
 80012a4:	6018      	str	r0, [r3, #0]
 80012a6:	7912      	ldrb	r2, [r2, #4]
 80012a8:	711a      	strb	r2, [r3, #4]
 80012aa:	e004      	b.n	80012b6 <DataToGsm+0x12e>
	}
	else
	{
		strcpy(d->Status4, "Low");
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	334f      	adds	r3, #79	; 0x4f
 80012b0:	4a21      	ldr	r2, [pc, #132]	; (8001338 <DataToGsm+0x1b0>)
 80012b2:	6810      	ldr	r0, [r2, #0]
 80012b4:	6018      	str	r0, [r3, #0]


//	DataToCloud(buffer_Time,buffer_Date,d->CH1,d->CH2,d->CH3,d->CH4,d->Status1,d->Status2,d->Status3,d->Status4);


	if(sec==59)
 80012b6:	7bfb      	ldrb	r3, [r7, #15]
 80012b8:	2b3b      	cmp	r3, #59	; 0x3b
 80012ba:	d104      	bne.n	80012c6 <DataToGsm+0x13e>
	{
		count=count+1;
 80012bc:	4b1f      	ldr	r3, [pc, #124]	; (800133c <DataToGsm+0x1b4>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	3301      	adds	r3, #1
 80012c2:	4a1e      	ldr	r2, [pc, #120]	; (800133c <DataToGsm+0x1b4>)
 80012c4:	6013      	str	r3, [r2, #0]

	}


	if(count==d->scan_time)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80012cc:	461a      	mov	r2, r3
 80012ce:	4b1b      	ldr	r3, [pc, #108]	; (800133c <DataToGsm+0x1b4>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	429a      	cmp	r2, r3
 80012d4:	d118      	bne.n	8001308 <DataToGsm+0x180>
	{
		DataToCloud(buffer_Time,buffer_Date,CH1,CH2,CH3,CH4,d->Status1,d->Status2,d->Status3,d->Status4);
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	3331      	adds	r3, #49	; 0x31
 80012da:	687a      	ldr	r2, [r7, #4]
 80012dc:	323b      	adds	r2, #59	; 0x3b
 80012de:	6879      	ldr	r1, [r7, #4]
 80012e0:	3145      	adds	r1, #69	; 0x45
 80012e2:	6878      	ldr	r0, [r7, #4]
 80012e4:	304f      	adds	r0, #79	; 0x4f
 80012e6:	9005      	str	r0, [sp, #20]
 80012e8:	9104      	str	r1, [sp, #16]
 80012ea:	9203      	str	r2, [sp, #12]
 80012ec:	9302      	str	r3, [sp, #8]
 80012ee:	4b10      	ldr	r3, [pc, #64]	; (8001330 <DataToGsm+0x1a8>)
 80012f0:	9301      	str	r3, [sp, #4]
 80012f2:	4b0e      	ldr	r3, [pc, #56]	; (800132c <DataToGsm+0x1a4>)
 80012f4:	9300      	str	r3, [sp, #0]
 80012f6:	4b0c      	ldr	r3, [pc, #48]	; (8001328 <DataToGsm+0x1a0>)
 80012f8:	4a0a      	ldr	r2, [pc, #40]	; (8001324 <DataToGsm+0x19c>)
 80012fa:	4908      	ldr	r1, [pc, #32]	; (800131c <DataToGsm+0x194>)
 80012fc:	4805      	ldr	r0, [pc, #20]	; (8001314 <DataToGsm+0x18c>)
 80012fe:	f000 fe27 	bl	8001f50 <DataToCloud>
		count=0;
 8001302:	4b0e      	ldr	r3, [pc, #56]	; (800133c <DataToGsm+0x1b4>)
 8001304:	2200      	movs	r2, #0
 8001306:	601a      	str	r2, [r3, #0]
	}

//	count=0;
}
 8001308:	bf00      	nop
 800130a:	3710      	adds	r7, #16
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	0800d1b8 	.word	0x0800d1b8
 8001314:	2000025c 	.word	0x2000025c
 8001318:	0800d1c8 	.word	0x0800d1c8
 800131c:	2000026c 	.word	0x2000026c
 8001320:	0800d1d8 	.word	0x0800d1d8
 8001324:	2000027c 	.word	0x2000027c
 8001328:	20000288 	.word	0x20000288
 800132c:	20000294 	.word	0x20000294
 8001330:	200002a0 	.word	0x200002a0
 8001334:	0800d1dc 	.word	0x0800d1dc
 8001338:	0800d1e4 	.word	0x0800d1e4
 800133c:	200002ac 	.word	0x200002ac

08001340 <dec_bcd>:
#define RTC_add 0xD0

//decimal to bcd convertion

uint8_t dec_bcd(int val)
{
 8001340:	b480      	push	{r7}
 8001342:	b083      	sub	sp, #12
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
	return (uint8_t)((val/10*16)+(val%10));
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	4a0f      	ldr	r2, [pc, #60]	; (8001388 <dec_bcd+0x48>)
 800134c:	fb82 1203 	smull	r1, r2, r2, r3
 8001350:	1092      	asrs	r2, r2, #2
 8001352:	17db      	asrs	r3, r3, #31
 8001354:	1ad3      	subs	r3, r2, r3
 8001356:	b2db      	uxtb	r3, r3
 8001358:	011b      	lsls	r3, r3, #4
 800135a:	b2d8      	uxtb	r0, r3
 800135c:	687a      	ldr	r2, [r7, #4]
 800135e:	4b0a      	ldr	r3, [pc, #40]	; (8001388 <dec_bcd+0x48>)
 8001360:	fb83 1302 	smull	r1, r3, r3, r2
 8001364:	1099      	asrs	r1, r3, #2
 8001366:	17d3      	asrs	r3, r2, #31
 8001368:	1ac9      	subs	r1, r1, r3
 800136a:	460b      	mov	r3, r1
 800136c:	009b      	lsls	r3, r3, #2
 800136e:	440b      	add	r3, r1
 8001370:	005b      	lsls	r3, r3, #1
 8001372:	1ad1      	subs	r1, r2, r3
 8001374:	b2cb      	uxtb	r3, r1
 8001376:	4403      	add	r3, r0
 8001378:	b2db      	uxtb	r3, r3
}
 800137a:	4618      	mov	r0, r3
 800137c:	370c      	adds	r7, #12
 800137e:	46bd      	mov	sp, r7
 8001380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001384:	4770      	bx	lr
 8001386:	bf00      	nop
 8001388:	66666667 	.word	0x66666667

0800138c <bcd_dec>:

//bcd to decimal convertion

int bcd_dec(uint8_t val)
{
 800138c:	b480      	push	{r7}
 800138e:	b083      	sub	sp, #12
 8001390:	af00      	add	r7, sp, #0
 8001392:	4603      	mov	r3, r0
 8001394:	71fb      	strb	r3, [r7, #7]
	return (int)((val/16*10)+(val%16));
 8001396:	79fb      	ldrb	r3, [r7, #7]
 8001398:	091b      	lsrs	r3, r3, #4
 800139a:	b2db      	uxtb	r3, r3
 800139c:	461a      	mov	r2, r3
 800139e:	4613      	mov	r3, r2
 80013a0:	009b      	lsls	r3, r3, #2
 80013a2:	4413      	add	r3, r2
 80013a4:	005b      	lsls	r3, r3, #1
 80013a6:	461a      	mov	r2, r3
 80013a8:	79fb      	ldrb	r3, [r7, #7]
 80013aa:	f003 030f 	and.w	r3, r3, #15
 80013ae:	4413      	add	r3, r2
}
 80013b0:	4618      	mov	r0, r3
 80013b2:	370c      	adds	r7, #12
 80013b4:	46bd      	mov	sp, r7
 80013b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ba:	4770      	bx	lr

080013bc <set_time>:




void set_time(uint8_t sec,uint8_t min,uint8_t hr,uint8_t day,uint8_t dat,uint8_t mon,uint8_t yr)
{
 80013bc:	b590      	push	{r4, r7, lr}
 80013be:	b089      	sub	sp, #36	; 0x24
 80013c0:	af04      	add	r7, sp, #16
 80013c2:	4604      	mov	r4, r0
 80013c4:	4608      	mov	r0, r1
 80013c6:	4611      	mov	r1, r2
 80013c8:	461a      	mov	r2, r3
 80013ca:	4623      	mov	r3, r4
 80013cc:	71fb      	strb	r3, [r7, #7]
 80013ce:	4603      	mov	r3, r0
 80013d0:	71bb      	strb	r3, [r7, #6]
 80013d2:	460b      	mov	r3, r1
 80013d4:	717b      	strb	r3, [r7, #5]
 80013d6:	4613      	mov	r3, r2
 80013d8:	713b      	strb	r3, [r7, #4]
	uint8_t set_time[7];
	set_time[0]=dec_bcd(sec);
 80013da:	79fb      	ldrb	r3, [r7, #7]
 80013dc:	4618      	mov	r0, r3
 80013de:	f7ff ffaf 	bl	8001340 <dec_bcd>
 80013e2:	4603      	mov	r3, r0
 80013e4:	723b      	strb	r3, [r7, #8]
	set_time[1]=dec_bcd(min);
 80013e6:	79bb      	ldrb	r3, [r7, #6]
 80013e8:	4618      	mov	r0, r3
 80013ea:	f7ff ffa9 	bl	8001340 <dec_bcd>
 80013ee:	4603      	mov	r3, r0
 80013f0:	727b      	strb	r3, [r7, #9]
	set_time[2]=dec_bcd(hr);
 80013f2:	797b      	ldrb	r3, [r7, #5]
 80013f4:	4618      	mov	r0, r3
 80013f6:	f7ff ffa3 	bl	8001340 <dec_bcd>
 80013fa:	4603      	mov	r3, r0
 80013fc:	72bb      	strb	r3, [r7, #10]
	set_time[3]=dec_bcd(day);
 80013fe:	793b      	ldrb	r3, [r7, #4]
 8001400:	4618      	mov	r0, r3
 8001402:	f7ff ff9d 	bl	8001340 <dec_bcd>
 8001406:	4603      	mov	r3, r0
 8001408:	72fb      	strb	r3, [r7, #11]
	set_time[4]=dec_bcd(dat);
 800140a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800140e:	4618      	mov	r0, r3
 8001410:	f7ff ff96 	bl	8001340 <dec_bcd>
 8001414:	4603      	mov	r3, r0
 8001416:	733b      	strb	r3, [r7, #12]
	set_time[5]=dec_bcd(mon);
 8001418:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800141c:	4618      	mov	r0, r3
 800141e:	f7ff ff8f 	bl	8001340 <dec_bcd>
 8001422:	4603      	mov	r3, r0
 8001424:	737b      	strb	r3, [r7, #13]
	set_time[6]=dec_bcd(yr);
 8001426:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800142a:	4618      	mov	r0, r3
 800142c:	f7ff ff88 	bl	8001340 <dec_bcd>
 8001430:	4603      	mov	r3, r0
 8001432:	73bb      	strb	r3, [r7, #14]

	HAL_I2C_Mem_Write(&hi2c1, RTC_add, 0x00, 1, set_time, 7, HAL_MAX_DELAY);  //1 bytes
 8001434:	f04f 33ff 	mov.w	r3, #4294967295
 8001438:	9302      	str	r3, [sp, #8]
 800143a:	2307      	movs	r3, #7
 800143c:	9301      	str	r3, [sp, #4]
 800143e:	f107 0308 	add.w	r3, r7, #8
 8001442:	9300      	str	r3, [sp, #0]
 8001444:	2301      	movs	r3, #1
 8001446:	2200      	movs	r2, #0
 8001448:	21d0      	movs	r1, #208	; 0xd0
 800144a:	4803      	ldr	r0, [pc, #12]	; (8001458 <set_time+0x9c>)
 800144c:	f002 fea0 	bl	8004190 <HAL_I2C_Mem_Write>
}
 8001450:	bf00      	nop
 8001452:	3714      	adds	r7, #20
 8001454:	46bd      	mov	sp, r7
 8001456:	bd90      	pop	{r4, r7, pc}
 8001458:	200004c8 	.word	0x200004c8

0800145c <get_time>:



void get_time(struct data *d)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b088      	sub	sp, #32
 8001460:	af04      	add	r7, sp, #16
 8001462:	6078      	str	r0, [r7, #4]
	uint8_t get_time[7];
	HAL_I2C_Mem_Read(&hi2c1, RTC_add, 0x00, 1, get_time, 7, HAL_MAX_DELAY);
 8001464:	f04f 33ff 	mov.w	r3, #4294967295
 8001468:	9302      	str	r3, [sp, #8]
 800146a:	2307      	movs	r3, #7
 800146c:	9301      	str	r3, [sp, #4]
 800146e:	f107 0308 	add.w	r3, r7, #8
 8001472:	9300      	str	r3, [sp, #0]
 8001474:	2301      	movs	r3, #1
 8001476:	2200      	movs	r2, #0
 8001478:	21d0      	movs	r1, #208	; 0xd0
 800147a:	481f      	ldr	r0, [pc, #124]	; (80014f8 <get_time+0x9c>)
 800147c:	f002 ff82 	bl	8004384 <HAL_I2C_Mem_Read>
	d->seconds=bcd_dec(get_time[0]);
 8001480:	7a3b      	ldrb	r3, [r7, #8]
 8001482:	4618      	mov	r0, r3
 8001484:	f7ff ff82 	bl	800138c <bcd_dec>
 8001488:	4603      	mov	r3, r0
 800148a:	b2da      	uxtb	r2, r3
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	701a      	strb	r2, [r3, #0]
	d->minutes=bcd_dec(get_time[1]);
 8001490:	7a7b      	ldrb	r3, [r7, #9]
 8001492:	4618      	mov	r0, r3
 8001494:	f7ff ff7a 	bl	800138c <bcd_dec>
 8001498:	4603      	mov	r3, r0
 800149a:	b2da      	uxtb	r2, r3
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	705a      	strb	r2, [r3, #1]
	d->hour=bcd_dec(get_time[2]);
 80014a0:	7abb      	ldrb	r3, [r7, #10]
 80014a2:	4618      	mov	r0, r3
 80014a4:	f7ff ff72 	bl	800138c <bcd_dec>
 80014a8:	4603      	mov	r3, r0
 80014aa:	b2da      	uxtb	r2, r3
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	709a      	strb	r2, [r3, #2]
	d->dayofweek=bcd_dec(get_time[3]);
 80014b0:	7afb      	ldrb	r3, [r7, #11]
 80014b2:	4618      	mov	r0, r3
 80014b4:	f7ff ff6a 	bl	800138c <bcd_dec>
 80014b8:	4603      	mov	r3, r0
 80014ba:	b2da      	uxtb	r2, r3
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	70da      	strb	r2, [r3, #3]
	d->dayofmonth=bcd_dec(get_time[4]);
 80014c0:	7b3b      	ldrb	r3, [r7, #12]
 80014c2:	4618      	mov	r0, r3
 80014c4:	f7ff ff62 	bl	800138c <bcd_dec>
 80014c8:	4603      	mov	r3, r0
 80014ca:	b2da      	uxtb	r2, r3
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	711a      	strb	r2, [r3, #4]
	d->month=bcd_dec(get_time[5]);
 80014d0:	7b7b      	ldrb	r3, [r7, #13]
 80014d2:	4618      	mov	r0, r3
 80014d4:	f7ff ff5a 	bl	800138c <bcd_dec>
 80014d8:	4603      	mov	r3, r0
 80014da:	b2da      	uxtb	r2, r3
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	715a      	strb	r2, [r3, #5]
	d->year=bcd_dec(get_time[6]);
 80014e0:	7bbb      	ldrb	r3, [r7, #14]
 80014e2:	4618      	mov	r0, r3
 80014e4:	f7ff ff52 	bl	800138c <bcd_dec>
 80014e8:	4603      	mov	r3, r0
 80014ea:	b2da      	uxtb	r2, r3
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	719a      	strb	r2, [r3, #6]
}
 80014f0:	bf00      	nop
 80014f2:	3710      	adds	r7, #16
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	200004c8 	.word	0x200004c8

080014fc <Configurator>:
uint8_t s[4];
extern struct data d;
uint8_t adcChnlChecker[4];

void Configurator()
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	af00      	add	r7, sp, #0
	data_receive();
 8001500:	f000 ffbe 	bl	8002480 <data_receive>

	if (tx_data[0] != '\0')
 8001504:	4b0f      	ldr	r3, [pc, #60]	; (8001544 <Configurator+0x48>)
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d003      	beq.n	8001514 <Configurator+0x18>
	{
		flag = 1; // Set flag to indicate data has been received
 800150c:	4b0e      	ldr	r3, [pc, #56]	; (8001548 <Configurator+0x4c>)
 800150e:	2201      	movs	r2, #1
 8001510:	601a      	str	r2, [r3, #0]
 8001512:	e002      	b.n	800151a <Configurator+0x1e>
	}
	else
	{
		flag=0;
 8001514:	4b0c      	ldr	r3, [pc, #48]	; (8001548 <Configurator+0x4c>)
 8001516:	2200      	movs	r2, #0
 8001518:	601a      	str	r2, [r3, #0]
	}

	if (flag)
 800151a:	4b0b      	ldr	r3, [pc, #44]	; (8001548 <Configurator+0x4c>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d005      	beq.n	800152e <Configurator+0x32>
	{
		extract_data();
 8001522:	f000 f8ef 	bl	8001704 <extract_data>
		pin_config();
 8001526:	f000 f931 	bl	800178c <pin_config>
		clear_buffer();
 800152a:	f000 f811 	bl	8001550 <clear_buffer>
	}
	reset_output(&d);
 800152e:	4807      	ldr	r0, [pc, #28]	; (800154c <Configurator+0x50>)
 8001530:	f000 f860 	bl	80015f4 <reset_output>
	set_output(&d);
 8001534:	4805      	ldr	r0, [pc, #20]	; (800154c <Configurator+0x50>)
 8001536:	f000 f817 	bl	8001568 <set_output>

	//           		HAL_UART_Transmit(&huart2, (uint8_t*)d.GPIO, 4, HAL_MAX_DELAY);

	read_pinstatus(&d);
 800153a:	4804      	ldr	r0, [pc, #16]	; (800154c <Configurator+0x50>)
 800153c:	f000 f8a0 	bl	8001680 <read_pinstatus>
	// status_transmit();
	//DataTOgsm(d);


}
 8001540:	bf00      	nop
 8001542:	bd80      	pop	{r7, pc}
 8001544:	200002b4 	.word	0x200002b4
 8001548:	20000324 	.word	0x20000324
 800154c:	200001fc 	.word	0x200001fc

08001550 <clear_buffer>:

void clear_buffer()
{
 8001550:	b580      	push	{r7, lr}
 8001552:	af00      	add	r7, sp, #0
	memset(tx_data,0,sizeof (tx_data));
 8001554:	220f      	movs	r2, #15
 8001556:	2100      	movs	r1, #0
 8001558:	4802      	ldr	r0, [pc, #8]	; (8001564 <clear_buffer+0x14>)
 800155a:	f007 f8fd 	bl	8008758 <memset>
}
 800155e:	bf00      	nop
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	200002b4 	.word	0x200002b4

08001568 <set_output>:
//
//   HAL_UART_Receive_IT(&huart1, (uint8_t *)buffer, 20);
// }

void set_output(struct data *d)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
	if(config[0] == 0)
 8001570:	4b1d      	ldr	r3, [pc, #116]	; (80015e8 <set_output+0x80>)
 8001572:	781b      	ldrb	r3, [r3, #0]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d109      	bne.n	800158c <set_output+0x24>
	{
		d->GPIO[0] = write_gpio(GPIOB,GPIO_PIN_2, PIN_SET);
 8001578:	2201      	movs	r2, #1
 800157a:	2104      	movs	r1, #4
 800157c:	481b      	ldr	r0, [pc, #108]	; (80015ec <set_output+0x84>)
 800157e:	f000 ffa3 	bl	80024c8 <write_gpio>
 8001582:	4603      	mov	r3, r0
 8001584:	461a      	mov	r2, r3
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
	}

	if(config[1] == 0)
 800158c:	4b16      	ldr	r3, [pc, #88]	; (80015e8 <set_output+0x80>)
 800158e:	785b      	ldrb	r3, [r3, #1]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d109      	bne.n	80015a8 <set_output+0x40>
	{
		d->GPIO[1] = write_gpio(GPIOC,GPIO_PIN_1, PIN_SET);
 8001594:	2201      	movs	r2, #1
 8001596:	2102      	movs	r1, #2
 8001598:	4815      	ldr	r0, [pc, #84]	; (80015f0 <set_output+0x88>)
 800159a:	f000 ff95 	bl	80024c8 <write_gpio>
 800159e:	4603      	mov	r3, r0
 80015a0:	461a      	mov	r2, r3
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
	}

	if(config[2] == 0)
 80015a8:	4b0f      	ldr	r3, [pc, #60]	; (80015e8 <set_output+0x80>)
 80015aa:	789b      	ldrb	r3, [r3, #2]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d109      	bne.n	80015c4 <set_output+0x5c>
	{
		d->GPIO[2] = write_gpio(GPIOB,GPIO_PIN_4, PIN_SET);
 80015b0:	2201      	movs	r2, #1
 80015b2:	2110      	movs	r1, #16
 80015b4:	480d      	ldr	r0, [pc, #52]	; (80015ec <set_output+0x84>)
 80015b6:	f000 ff87 	bl	80024c8 <write_gpio>
 80015ba:	4603      	mov	r3, r0
 80015bc:	461a      	mov	r2, r3
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
	}

	if(config[3] == 0)
 80015c4:	4b08      	ldr	r3, [pc, #32]	; (80015e8 <set_output+0x80>)
 80015c6:	78db      	ldrb	r3, [r3, #3]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d109      	bne.n	80015e0 <set_output+0x78>
	{
		d->GPIO[3] = write_gpio(GPIOB,GPIO_PIN_5, PIN_SET);
 80015cc:	2201      	movs	r2, #1
 80015ce:	2120      	movs	r1, #32
 80015d0:	4806      	ldr	r0, [pc, #24]	; (80015ec <set_output+0x84>)
 80015d2:	f000 ff79 	bl	80024c8 <write_gpio>
 80015d6:	4603      	mov	r3, r0
 80015d8:	461a      	mov	r2, r3
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}
	//	HAL_UART_Transmit(&huart2, (uint8_t *)d.GPIO, 4,1000);
}
 80015e0:	bf00      	nop
 80015e2:	3708      	adds	r7, #8
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	20000328 	.word	0x20000328
 80015ec:	40020400 	.word	0x40020400
 80015f0:	40020800 	.word	0x40020800

080015f4 <reset_output>:

void reset_output(struct data *d1)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
	if(config[0] == 0)
 80015fc:	4b1d      	ldr	r3, [pc, #116]	; (8001674 <reset_output+0x80>)
 80015fe:	781b      	ldrb	r3, [r3, #0]
 8001600:	2b00      	cmp	r3, #0
 8001602:	d109      	bne.n	8001618 <reset_output+0x24>
	{
		d1->GPIO[0] = write_gpio(GPIOB,GPIO_PIN_2, PIN_RESET);
 8001604:	2200      	movs	r2, #0
 8001606:	2104      	movs	r1, #4
 8001608:	481b      	ldr	r0, [pc, #108]	; (8001678 <reset_output+0x84>)
 800160a:	f000 ff5d 	bl	80024c8 <write_gpio>
 800160e:	4603      	mov	r3, r0
 8001610:	461a      	mov	r2, r3
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
	}

	if(config[1] == 0)
 8001618:	4b16      	ldr	r3, [pc, #88]	; (8001674 <reset_output+0x80>)
 800161a:	785b      	ldrb	r3, [r3, #1]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d109      	bne.n	8001634 <reset_output+0x40>
	{
		d1->GPIO[1]=write_gpio(GPIOC,GPIO_PIN_1, PIN_RESET);
 8001620:	2200      	movs	r2, #0
 8001622:	2102      	movs	r1, #2
 8001624:	4815      	ldr	r0, [pc, #84]	; (800167c <reset_output+0x88>)
 8001626:	f000 ff4f 	bl	80024c8 <write_gpio>
 800162a:	4603      	mov	r3, r0
 800162c:	461a      	mov	r2, r3
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
	}

	if(config[2] == 0)
 8001634:	4b0f      	ldr	r3, [pc, #60]	; (8001674 <reset_output+0x80>)
 8001636:	789b      	ldrb	r3, [r3, #2]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d109      	bne.n	8001650 <reset_output+0x5c>
	{
		d1->GPIO[2] = write_gpio(GPIOB,GPIO_PIN_4, PIN_RESET);
 800163c:	2200      	movs	r2, #0
 800163e:	2110      	movs	r1, #16
 8001640:	480d      	ldr	r0, [pc, #52]	; (8001678 <reset_output+0x84>)
 8001642:	f000 ff41 	bl	80024c8 <write_gpio>
 8001646:	4603      	mov	r3, r0
 8001648:	461a      	mov	r2, r3
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
	}

	if(config[3] == 0)
 8001650:	4b08      	ldr	r3, [pc, #32]	; (8001674 <reset_output+0x80>)
 8001652:	78db      	ldrb	r3, [r3, #3]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d109      	bne.n	800166c <reset_output+0x78>
	{
		d1->GPIO[3] = write_gpio(GPIOB,GPIO_PIN_5, PIN_RESET);
 8001658:	2200      	movs	r2, #0
 800165a:	2120      	movs	r1, #32
 800165c:	4806      	ldr	r0, [pc, #24]	; (8001678 <reset_output+0x84>)
 800165e:	f000 ff33 	bl	80024c8 <write_gpio>
 8001662:	4603      	mov	r3, r0
 8001664:	461a      	mov	r2, r3
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}
}
 800166c:	bf00      	nop
 800166e:	3708      	adds	r7, #8
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	20000328 	.word	0x20000328
 8001678:	40020400 	.word	0x40020400
 800167c:	40020800 	.word	0x40020800

08001680 <read_pinstatus>:

void read_pinstatus(struct data *d2)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
	if(config[0]==1)
 8001688:	4b1b      	ldr	r3, [pc, #108]	; (80016f8 <read_pinstatus+0x78>)
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	2b01      	cmp	r3, #1
 800168e:	d108      	bne.n	80016a2 <read_pinstatus+0x22>
	{
		d2->GPIO[0]=read_gpio( GPIOB,GPIO_PIN_2);
 8001690:	2104      	movs	r1, #4
 8001692:	481a      	ldr	r0, [pc, #104]	; (80016fc <read_pinstatus+0x7c>)
 8001694:	f000 ff08 	bl	80024a8 <read_gpio>
 8001698:	4603      	mov	r3, r0
 800169a:	461a      	mov	r2, r3
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
	}
	if(config[1]==1)
 80016a2:	4b15      	ldr	r3, [pc, #84]	; (80016f8 <read_pinstatus+0x78>)
 80016a4:	785b      	ldrb	r3, [r3, #1]
 80016a6:	2b01      	cmp	r3, #1
 80016a8:	d108      	bne.n	80016bc <read_pinstatus+0x3c>
	{
		d2->GPIO[1]=read_gpio(GPIOC,GPIO_PIN_1);
 80016aa:	2102      	movs	r1, #2
 80016ac:	4814      	ldr	r0, [pc, #80]	; (8001700 <read_pinstatus+0x80>)
 80016ae:	f000 fefb 	bl	80024a8 <read_gpio>
 80016b2:	4603      	mov	r3, r0
 80016b4:	461a      	mov	r2, r3
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
	}
	if(config[2]==1)
 80016bc:	4b0e      	ldr	r3, [pc, #56]	; (80016f8 <read_pinstatus+0x78>)
 80016be:	789b      	ldrb	r3, [r3, #2]
 80016c0:	2b01      	cmp	r3, #1
 80016c2:	d108      	bne.n	80016d6 <read_pinstatus+0x56>
	{
		d2->GPIO[2]=read_gpio( GPIOB,GPIO_PIN_4);
 80016c4:	2110      	movs	r1, #16
 80016c6:	480d      	ldr	r0, [pc, #52]	; (80016fc <read_pinstatus+0x7c>)
 80016c8:	f000 feee 	bl	80024a8 <read_gpio>
 80016cc:	4603      	mov	r3, r0
 80016ce:	461a      	mov	r2, r3
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
	}
	if(config[3]==1)
 80016d6:	4b08      	ldr	r3, [pc, #32]	; (80016f8 <read_pinstatus+0x78>)
 80016d8:	78db      	ldrb	r3, [r3, #3]
 80016da:	2b01      	cmp	r3, #1
 80016dc:	d108      	bne.n	80016f0 <read_pinstatus+0x70>
	{
		d2->GPIO[3]=read_gpio( GPIOB,GPIO_PIN_5);
 80016de:	2120      	movs	r1, #32
 80016e0:	4806      	ldr	r0, [pc, #24]	; (80016fc <read_pinstatus+0x7c>)
 80016e2:	f000 fee1 	bl	80024a8 <read_gpio>
 80016e6:	4603      	mov	r3, r0
 80016e8:	461a      	mov	r2, r3
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}
	//	 return d->GPIO;
}
 80016f0:	bf00      	nop
 80016f2:	3708      	adds	r7, #8
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	20000328 	.word	0x20000328
 80016fc:	40020400 	.word	0x40020400
 8001700:	40020800 	.word	0x40020800

08001704 <extract_data>:


void extract_data()
{
 8001704:	b580      	push	{r7, lr}
 8001706:	af00      	add	r7, sp, #0
	token = strtok(tx_data, ",");
 8001708:	4919      	ldr	r1, [pc, #100]	; (8001770 <extract_data+0x6c>)
 800170a:	481a      	ldr	r0, [pc, #104]	; (8001774 <extract_data+0x70>)
 800170c:	f008 fe34 	bl	800a378 <strtok>
 8001710:	4603      	mov	r3, r0
 8001712:	4a19      	ldr	r2, [pc, #100]	; (8001778 <extract_data+0x74>)
 8001714:	6013      	str	r3, [r2, #0]


	if (token != NULL)
 8001716:	4b18      	ldr	r3, [pc, #96]	; (8001778 <extract_data+0x74>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d014      	beq.n	8001748 <extract_data+0x44>
	{
		strncpy(arr1, token, sizeof(arr1) - 1);
 800171e:	4b16      	ldr	r3, [pc, #88]	; (8001778 <extract_data+0x74>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	2209      	movs	r2, #9
 8001724:	4619      	mov	r1, r3
 8001726:	4815      	ldr	r0, [pc, #84]	; (800177c <extract_data+0x78>)
 8001728:	f007 ffea 	bl	8009700 <strncpy>

		arr1[sizeof(arr1) - 1] = '\0';// Ensure null-termination
 800172c:	4b13      	ldr	r3, [pc, #76]	; (800177c <extract_data+0x78>)
 800172e:	2200      	movs	r2, #0
 8001730:	725a      	strb	r2, [r3, #9]
		strcpy(d.arr1,arr1);
 8001732:	4912      	ldr	r1, [pc, #72]	; (800177c <extract_data+0x78>)
 8001734:	4812      	ldr	r0, [pc, #72]	; (8001780 <extract_data+0x7c>)
 8001736:	f007 ffdb 	bl	80096f0 <strcpy>


		token = strtok(NULL, ",");
 800173a:	490d      	ldr	r1, [pc, #52]	; (8001770 <extract_data+0x6c>)
 800173c:	2000      	movs	r0, #0
 800173e:	f008 fe1b 	bl	800a378 <strtok>
 8001742:	4603      	mov	r3, r0
 8001744:	4a0c      	ldr	r2, [pc, #48]	; (8001778 <extract_data+0x74>)
 8001746:	6013      	str	r3, [r2, #0]
	}

	// Get the second token and store it in arr2
	if (token != NULL)
 8001748:	4b0b      	ldr	r3, [pc, #44]	; (8001778 <extract_data+0x74>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d00d      	beq.n	800176c <extract_data+0x68>
	{
		strncpy(arr2, token, sizeof(arr2) - 1);
 8001750:	4b09      	ldr	r3, [pc, #36]	; (8001778 <extract_data+0x74>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	2209      	movs	r2, #9
 8001756:	4619      	mov	r1, r3
 8001758:	480a      	ldr	r0, [pc, #40]	; (8001784 <extract_data+0x80>)
 800175a:	f007 ffd1 	bl	8009700 <strncpy>

		arr2[sizeof(arr2) - 1] = '\0'; // Ensure null-termination
 800175e:	4b09      	ldr	r3, [pc, #36]	; (8001784 <extract_data+0x80>)
 8001760:	2200      	movs	r2, #0
 8001762:	725a      	strb	r2, [r3, #9]
		strcpy(d.arr2,arr2);
 8001764:	4907      	ldr	r1, [pc, #28]	; (8001784 <extract_data+0x80>)
 8001766:	4808      	ldr	r0, [pc, #32]	; (8001788 <extract_data+0x84>)
 8001768:	f007 ffc2 	bl	80096f0 <strcpy>

		//token = strtok(NULL, ",");
	}


}
 800176c:	bf00      	nop
 800176e:	bd80      	pop	{r7, pc}
 8001770:	0800d1e8 	.word	0x0800d1e8
 8001774:	200002b4 	.word	0x200002b4
 8001778:	20000320 	.word	0x20000320
 800177c:	20000308 	.word	0x20000308
 8001780:	20000203 	.word	0x20000203
 8001784:	20000314 	.word	0x20000314
 8001788:	2000020d 	.word	0x2000020d

0800178c <pin_config>:


void pin_config()
{
 800178c:	b5b0      	push	{r4, r5, r7, lr}
 800178e:	b084      	sub	sp, #16
 8001790:	af04      	add	r7, sp, #16

	if(strcmp(arr1,"B2")==0)
 8001792:	499f      	ldr	r1, [pc, #636]	; (8001a10 <pin_config+0x284>)
 8001794:	489f      	ldr	r0, [pc, #636]	; (8001a14 <pin_config+0x288>)
 8001796:	f7fe fd3b 	bl	8000210 <strcmp>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d103      	bne.n	80017a8 <pin_config+0x1c>
	{
		switch_val=1;
 80017a0:	4b9d      	ldr	r3, [pc, #628]	; (8001a18 <pin_config+0x28c>)
 80017a2:	2201      	movs	r2, #1
 80017a4:	601a      	str	r2, [r3, #0]
 80017a6:	e04b      	b.n	8001840 <pin_config+0xb4>
	}

	else if(strcmp(arr1,"C1")==0)
 80017a8:	499c      	ldr	r1, [pc, #624]	; (8001a1c <pin_config+0x290>)
 80017aa:	489a      	ldr	r0, [pc, #616]	; (8001a14 <pin_config+0x288>)
 80017ac:	f7fe fd30 	bl	8000210 <strcmp>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d103      	bne.n	80017be <pin_config+0x32>
	{
		switch_val=2;
 80017b6:	4b98      	ldr	r3, [pc, #608]	; (8001a18 <pin_config+0x28c>)
 80017b8:	2202      	movs	r2, #2
 80017ba:	601a      	str	r2, [r3, #0]
 80017bc:	e040      	b.n	8001840 <pin_config+0xb4>
	}

	else if(strcmp(arr1,"B4")==0)
 80017be:	4998      	ldr	r1, [pc, #608]	; (8001a20 <pin_config+0x294>)
 80017c0:	4894      	ldr	r0, [pc, #592]	; (8001a14 <pin_config+0x288>)
 80017c2:	f7fe fd25 	bl	8000210 <strcmp>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d103      	bne.n	80017d4 <pin_config+0x48>
	{
		switch_val=3;
 80017cc:	4b92      	ldr	r3, [pc, #584]	; (8001a18 <pin_config+0x28c>)
 80017ce:	2203      	movs	r2, #3
 80017d0:	601a      	str	r2, [r3, #0]
 80017d2:	e035      	b.n	8001840 <pin_config+0xb4>
	}

	else if(strcmp(arr1,"B5")==0)
 80017d4:	4993      	ldr	r1, [pc, #588]	; (8001a24 <pin_config+0x298>)
 80017d6:	488f      	ldr	r0, [pc, #572]	; (8001a14 <pin_config+0x288>)
 80017d8:	f7fe fd1a 	bl	8000210 <strcmp>
 80017dc:	4603      	mov	r3, r0
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d103      	bne.n	80017ea <pin_config+0x5e>
	{
		switch_val=4;
 80017e2:	4b8d      	ldr	r3, [pc, #564]	; (8001a18 <pin_config+0x28c>)
 80017e4:	2204      	movs	r2, #4
 80017e6:	601a      	str	r2, [r3, #0]
 80017e8:	e02a      	b.n	8001840 <pin_config+0xb4>
	}

	else if(strcmp(arr1,"ADC1")==0)
 80017ea:	498f      	ldr	r1, [pc, #572]	; (8001a28 <pin_config+0x29c>)
 80017ec:	4889      	ldr	r0, [pc, #548]	; (8001a14 <pin_config+0x288>)
 80017ee:	f7fe fd0f 	bl	8000210 <strcmp>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d103      	bne.n	8001800 <pin_config+0x74>
	{
		switch_val=5;
 80017f8:	4b87      	ldr	r3, [pc, #540]	; (8001a18 <pin_config+0x28c>)
 80017fa:	2205      	movs	r2, #5
 80017fc:	601a      	str	r2, [r3, #0]
 80017fe:	e01f      	b.n	8001840 <pin_config+0xb4>
	}

	else if(strcmp(arr1,"RTC")==0)
 8001800:	498a      	ldr	r1, [pc, #552]	; (8001a2c <pin_config+0x2a0>)
 8001802:	4884      	ldr	r0, [pc, #528]	; (8001a14 <pin_config+0x288>)
 8001804:	f7fe fd04 	bl	8000210 <strcmp>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d103      	bne.n	8001816 <pin_config+0x8a>
	{
		switch_val=6;
 800180e:	4b82      	ldr	r3, [pc, #520]	; (8001a18 <pin_config+0x28c>)
 8001810:	2206      	movs	r2, #6
 8001812:	601a      	str	r2, [r3, #0]
 8001814:	e014      	b.n	8001840 <pin_config+0xb4>
	}

	else if(strcmp(arr1,"DATE")==0)
 8001816:	4986      	ldr	r1, [pc, #536]	; (8001a30 <pin_config+0x2a4>)
 8001818:	487e      	ldr	r0, [pc, #504]	; (8001a14 <pin_config+0x288>)
 800181a:	f7fe fcf9 	bl	8000210 <strcmp>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d103      	bne.n	800182c <pin_config+0xa0>
	{
		switch_val=7;
 8001824:	4b7c      	ldr	r3, [pc, #496]	; (8001a18 <pin_config+0x28c>)
 8001826:	2207      	movs	r2, #7
 8001828:	601a      	str	r2, [r3, #0]
 800182a:	e009      	b.n	8001840 <pin_config+0xb4>
	}

	else if(strcmp(arr1,"SCANTIME")==0)
 800182c:	4981      	ldr	r1, [pc, #516]	; (8001a34 <pin_config+0x2a8>)
 800182e:	4879      	ldr	r0, [pc, #484]	; (8001a14 <pin_config+0x288>)
 8001830:	f7fe fcee 	bl	8000210 <strcmp>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d102      	bne.n	8001840 <pin_config+0xb4>
	{
		switch_val=8;
 800183a:	4b77      	ldr	r3, [pc, #476]	; (8001a18 <pin_config+0x28c>)
 800183c:	2208      	movs	r2, #8
 800183e:	601a      	str	r2, [r3, #0]
	}


	switch(switch_val)
 8001840:	4b75      	ldr	r3, [pc, #468]	; (8001a18 <pin_config+0x28c>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	3b01      	subs	r3, #1
 8001846:	2b07      	cmp	r3, #7
 8001848:	f200 81ba 	bhi.w	8001bc0 <pin_config+0x434>
 800184c:	a201      	add	r2, pc, #4	; (adr r2, 8001854 <pin_config+0xc8>)
 800184e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001852:	bf00      	nop
 8001854:	08001875 	.word	0x08001875
 8001858:	080018b7 	.word	0x080018b7
 800185c:	080018f9 	.word	0x080018f9
 8001860:	0800193b 	.word	0x0800193b
 8001864:	0800197d 	.word	0x0800197d
 8001868:	08001a69 	.word	0x08001a69
 800186c:	08001b01 	.word	0x08001b01
 8001870:	08001ba1 	.word	0x08001ba1
	{

	case 1:
		if(strcmp(arr2,"OUTPUT")==0)
 8001874:	4970      	ldr	r1, [pc, #448]	; (8001a38 <pin_config+0x2ac>)
 8001876:	4871      	ldr	r0, [pc, #452]	; (8001a3c <pin_config+0x2b0>)
 8001878:	f7fe fcca 	bl	8000210 <strcmp>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d108      	bne.n	8001894 <pin_config+0x108>
		{
			user_GPIO_Init(GPIOB,GPIO_PIN_2,OUTPUT);
 8001882:	2200      	movs	r2, #0
 8001884:	2104      	movs	r1, #4
 8001886:	486e      	ldr	r0, [pc, #440]	; (8001a40 <pin_config+0x2b4>)
 8001888:	f000 fd58 	bl	800233c <user_GPIO_Init>
			config[0] = 0;
 800188c:	4b6d      	ldr	r3, [pc, #436]	; (8001a44 <pin_config+0x2b8>)
 800188e:	2200      	movs	r2, #0
 8001890:	701a      	strb	r2, [r3, #0]
		else if(strcmp(arr2,"INPUT")==0)
		{
			user_GPIO_Init(GPIOB,GPIO_PIN_2,INPUT);
			config[0] = 1;
		}
		break;
 8001892:	e18e      	b.n	8001bb2 <pin_config+0x426>
		else if(strcmp(arr2,"INPUT")==0)
 8001894:	496c      	ldr	r1, [pc, #432]	; (8001a48 <pin_config+0x2bc>)
 8001896:	4869      	ldr	r0, [pc, #420]	; (8001a3c <pin_config+0x2b0>)
 8001898:	f7fe fcba 	bl	8000210 <strcmp>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	f040 8187 	bne.w	8001bb2 <pin_config+0x426>
			user_GPIO_Init(GPIOB,GPIO_PIN_2,INPUT);
 80018a4:	2201      	movs	r2, #1
 80018a6:	2104      	movs	r1, #4
 80018a8:	4865      	ldr	r0, [pc, #404]	; (8001a40 <pin_config+0x2b4>)
 80018aa:	f000 fd47 	bl	800233c <user_GPIO_Init>
			config[0] = 1;
 80018ae:	4b65      	ldr	r3, [pc, #404]	; (8001a44 <pin_config+0x2b8>)
 80018b0:	2201      	movs	r2, #1
 80018b2:	701a      	strb	r2, [r3, #0]
		break;
 80018b4:	e17d      	b.n	8001bb2 <pin_config+0x426>

	case 2:
		if(strcmp(arr2,"OUTPUT")==0)
 80018b6:	4960      	ldr	r1, [pc, #384]	; (8001a38 <pin_config+0x2ac>)
 80018b8:	4860      	ldr	r0, [pc, #384]	; (8001a3c <pin_config+0x2b0>)
 80018ba:	f7fe fca9 	bl	8000210 <strcmp>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d108      	bne.n	80018d6 <pin_config+0x14a>
		{
			user_GPIO_Init(GPIOC,GPIO_PIN_1,OUTPUT);
 80018c4:	2200      	movs	r2, #0
 80018c6:	2102      	movs	r1, #2
 80018c8:	4860      	ldr	r0, [pc, #384]	; (8001a4c <pin_config+0x2c0>)
 80018ca:	f000 fd37 	bl	800233c <user_GPIO_Init>
			config[1]=0;
 80018ce:	4b5d      	ldr	r3, [pc, #372]	; (8001a44 <pin_config+0x2b8>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	705a      	strb	r2, [r3, #1]
		else if(strcmp(arr2,"INPUT")==0)
		{
			user_GPIO_Init(GPIOC,GPIO_PIN_1,INPUT);
			config[1]=1;
		}
		break;
 80018d4:	e16f      	b.n	8001bb6 <pin_config+0x42a>
		else if(strcmp(arr2,"INPUT")==0)
 80018d6:	495c      	ldr	r1, [pc, #368]	; (8001a48 <pin_config+0x2bc>)
 80018d8:	4858      	ldr	r0, [pc, #352]	; (8001a3c <pin_config+0x2b0>)
 80018da:	f7fe fc99 	bl	8000210 <strcmp>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	f040 8168 	bne.w	8001bb6 <pin_config+0x42a>
			user_GPIO_Init(GPIOC,GPIO_PIN_1,INPUT);
 80018e6:	2201      	movs	r2, #1
 80018e8:	2102      	movs	r1, #2
 80018ea:	4858      	ldr	r0, [pc, #352]	; (8001a4c <pin_config+0x2c0>)
 80018ec:	f000 fd26 	bl	800233c <user_GPIO_Init>
			config[1]=1;
 80018f0:	4b54      	ldr	r3, [pc, #336]	; (8001a44 <pin_config+0x2b8>)
 80018f2:	2201      	movs	r2, #1
 80018f4:	705a      	strb	r2, [r3, #1]
		break;
 80018f6:	e15e      	b.n	8001bb6 <pin_config+0x42a>

	case 3:
		if(strcmp(arr2,"OUTPUT")==0)
 80018f8:	494f      	ldr	r1, [pc, #316]	; (8001a38 <pin_config+0x2ac>)
 80018fa:	4850      	ldr	r0, [pc, #320]	; (8001a3c <pin_config+0x2b0>)
 80018fc:	f7fe fc88 	bl	8000210 <strcmp>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d108      	bne.n	8001918 <pin_config+0x18c>
		{
			user_GPIO_Init(GPIOB,GPIO_PIN_4,OUTPUT);
 8001906:	2200      	movs	r2, #0
 8001908:	2110      	movs	r1, #16
 800190a:	484d      	ldr	r0, [pc, #308]	; (8001a40 <pin_config+0x2b4>)
 800190c:	f000 fd16 	bl	800233c <user_GPIO_Init>
			config[2]=0;
 8001910:	4b4c      	ldr	r3, [pc, #304]	; (8001a44 <pin_config+0x2b8>)
 8001912:	2200      	movs	r2, #0
 8001914:	709a      	strb	r2, [r3, #2]
		{
			user_GPIO_Init(GPIOB,GPIO_PIN_4,INPUT);
			config[2]=1;
		}

		break;
 8001916:	e150      	b.n	8001bba <pin_config+0x42e>
		else if(strcmp(arr2,"INPUT")==0)
 8001918:	494b      	ldr	r1, [pc, #300]	; (8001a48 <pin_config+0x2bc>)
 800191a:	4848      	ldr	r0, [pc, #288]	; (8001a3c <pin_config+0x2b0>)
 800191c:	f7fe fc78 	bl	8000210 <strcmp>
 8001920:	4603      	mov	r3, r0
 8001922:	2b00      	cmp	r3, #0
 8001924:	f040 8149 	bne.w	8001bba <pin_config+0x42e>
			user_GPIO_Init(GPIOB,GPIO_PIN_4,INPUT);
 8001928:	2201      	movs	r2, #1
 800192a:	2110      	movs	r1, #16
 800192c:	4844      	ldr	r0, [pc, #272]	; (8001a40 <pin_config+0x2b4>)
 800192e:	f000 fd05 	bl	800233c <user_GPIO_Init>
			config[2]=1;
 8001932:	4b44      	ldr	r3, [pc, #272]	; (8001a44 <pin_config+0x2b8>)
 8001934:	2201      	movs	r2, #1
 8001936:	709a      	strb	r2, [r3, #2]
		break;
 8001938:	e13f      	b.n	8001bba <pin_config+0x42e>

	case 4:
		if(strcmp(arr2,"OUTPUT")==0)
 800193a:	493f      	ldr	r1, [pc, #252]	; (8001a38 <pin_config+0x2ac>)
 800193c:	483f      	ldr	r0, [pc, #252]	; (8001a3c <pin_config+0x2b0>)
 800193e:	f7fe fc67 	bl	8000210 <strcmp>
 8001942:	4603      	mov	r3, r0
 8001944:	2b00      	cmp	r3, #0
 8001946:	d108      	bne.n	800195a <pin_config+0x1ce>
		{
			user_GPIO_Init(GPIOB,GPIO_PIN_5,OUTPUT);
 8001948:	2200      	movs	r2, #0
 800194a:	2120      	movs	r1, #32
 800194c:	483c      	ldr	r0, [pc, #240]	; (8001a40 <pin_config+0x2b4>)
 800194e:	f000 fcf5 	bl	800233c <user_GPIO_Init>
			config[3]=0;
 8001952:	4b3c      	ldr	r3, [pc, #240]	; (8001a44 <pin_config+0x2b8>)
 8001954:	2200      	movs	r2, #0
 8001956:	70da      	strb	r2, [r3, #3]
		else if(strcmp(arr2,"INPUT")==0)
		{
			user_GPIO_Init(GPIOB,GPIO_PIN_5,INPUT);
			config[3]=1;
		}
		break;
 8001958:	e131      	b.n	8001bbe <pin_config+0x432>
		else if(strcmp(arr2,"INPUT")==0)
 800195a:	493b      	ldr	r1, [pc, #236]	; (8001a48 <pin_config+0x2bc>)
 800195c:	4837      	ldr	r0, [pc, #220]	; (8001a3c <pin_config+0x2b0>)
 800195e:	f7fe fc57 	bl	8000210 <strcmp>
 8001962:	4603      	mov	r3, r0
 8001964:	2b00      	cmp	r3, #0
 8001966:	f040 812a 	bne.w	8001bbe <pin_config+0x432>
			user_GPIO_Init(GPIOB,GPIO_PIN_5,INPUT);
 800196a:	2201      	movs	r2, #1
 800196c:	2120      	movs	r1, #32
 800196e:	4834      	ldr	r0, [pc, #208]	; (8001a40 <pin_config+0x2b4>)
 8001970:	f000 fce4 	bl	800233c <user_GPIO_Init>
			config[3]=1;
 8001974:	4b33      	ldr	r3, [pc, #204]	; (8001a44 <pin_config+0x2b8>)
 8001976:	2201      	movs	r2, #1
 8001978:	70da      	strb	r2, [r3, #3]
		break;
 800197a:	e120      	b.n	8001bbe <pin_config+0x432>

	case 5:
		if(strcmp(arr2,"CH1")==0)
 800197c:	4934      	ldr	r1, [pc, #208]	; (8001a50 <pin_config+0x2c4>)
 800197e:	482f      	ldr	r0, [pc, #188]	; (8001a3c <pin_config+0x2b0>)
 8001980:	f7fe fc46 	bl	8000210 <strcmp>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d105      	bne.n	8001996 <pin_config+0x20a>
		{
			ADC_select_CH1();
 800198a:	f000 f9dd 	bl	8001d48 <ADC_select_CH1>
			adcChnlChecker[0] = 1;
 800198e:	4b31      	ldr	r3, [pc, #196]	; (8001a54 <pin_config+0x2c8>)
 8001990:	2201      	movs	r2, #1
 8001992:	701a      	strb	r2, [r3, #0]
		}
		else
		{
			__NOP();
		}
		break;
 8001994:	e114      	b.n	8001bc0 <pin_config+0x434>
		else if(strcmp(arr2,"CH2")==0)
 8001996:	4930      	ldr	r1, [pc, #192]	; (8001a58 <pin_config+0x2cc>)
 8001998:	4828      	ldr	r0, [pc, #160]	; (8001a3c <pin_config+0x2b0>)
 800199a:	f7fe fc39 	bl	8000210 <strcmp>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d105      	bne.n	80019b0 <pin_config+0x224>
			ADC_select_CH2();
 80019a4:	f000 f9ea 	bl	8001d7c <ADC_select_CH2>
			adcChnlChecker[1] = 1;
 80019a8:	4b2a      	ldr	r3, [pc, #168]	; (8001a54 <pin_config+0x2c8>)
 80019aa:	2201      	movs	r2, #1
 80019ac:	705a      	strb	r2, [r3, #1]
		break;
 80019ae:	e107      	b.n	8001bc0 <pin_config+0x434>
		else if(strcmp(arr2,"CH3")==0)
 80019b0:	492a      	ldr	r1, [pc, #168]	; (8001a5c <pin_config+0x2d0>)
 80019b2:	4822      	ldr	r0, [pc, #136]	; (8001a3c <pin_config+0x2b0>)
 80019b4:	f7fe fc2c 	bl	8000210 <strcmp>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d105      	bne.n	80019ca <pin_config+0x23e>
			ADC_select_CH3();
 80019be:	f000 f9f7 	bl	8001db0 <ADC_select_CH3>
			adcChnlChecker[2] = 1;
 80019c2:	4b24      	ldr	r3, [pc, #144]	; (8001a54 <pin_config+0x2c8>)
 80019c4:	2201      	movs	r2, #1
 80019c6:	709a      	strb	r2, [r3, #2]
		break;
 80019c8:	e0fa      	b.n	8001bc0 <pin_config+0x434>
		else if(strcmp(arr2,"CH4")==0)
 80019ca:	4925      	ldr	r1, [pc, #148]	; (8001a60 <pin_config+0x2d4>)
 80019cc:	481b      	ldr	r0, [pc, #108]	; (8001a3c <pin_config+0x2b0>)
 80019ce:	f7fe fc1f 	bl	8000210 <strcmp>
 80019d2:	4603      	mov	r3, r0
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d105      	bne.n	80019e4 <pin_config+0x258>
			ADC_select_CH4();
 80019d8:	f000 fa04 	bl	8001de4 <ADC_select_CH4>
			adcChnlChecker[3] = 1;
 80019dc:	4b1d      	ldr	r3, [pc, #116]	; (8001a54 <pin_config+0x2c8>)
 80019de:	2201      	movs	r2, #1
 80019e0:	70da      	strb	r2, [r3, #3]
		break;
 80019e2:	e0ed      	b.n	8001bc0 <pin_config+0x434>
		else if(strcmp(arr2,"DB2")==0)
 80019e4:	491f      	ldr	r1, [pc, #124]	; (8001a64 <pin_config+0x2d8>)
 80019e6:	4815      	ldr	r0, [pc, #84]	; (8001a3c <pin_config+0x2b0>)
 80019e8:	f7fe fc12 	bl	8000210 <strcmp>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d10c      	bne.n	8001a0c <pin_config+0x280>
			adcChnlChecker[0] = 0;
 80019f2:	4b18      	ldr	r3, [pc, #96]	; (8001a54 <pin_config+0x2c8>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	701a      	strb	r2, [r3, #0]
			adcChnlChecker[1] = 0;
 80019f8:	4b16      	ldr	r3, [pc, #88]	; (8001a54 <pin_config+0x2c8>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	705a      	strb	r2, [r3, #1]
			adcChnlChecker[2] = 0;
 80019fe:	4b15      	ldr	r3, [pc, #84]	; (8001a54 <pin_config+0x2c8>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	709a      	strb	r2, [r3, #2]
			adcChnlChecker[3] = 0;
 8001a04:	4b13      	ldr	r3, [pc, #76]	; (8001a54 <pin_config+0x2c8>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	70da      	strb	r2, [r3, #3]
		break;
 8001a0a:	e0d9      	b.n	8001bc0 <pin_config+0x434>
			__NOP();
 8001a0c:	bf00      	nop
		break;
 8001a0e:	e0d7      	b.n	8001bc0 <pin_config+0x434>
 8001a10:	0800d1ec 	.word	0x0800d1ec
 8001a14:	20000308 	.word	0x20000308
 8001a18:	200002b0 	.word	0x200002b0
 8001a1c:	0800d1f0 	.word	0x0800d1f0
 8001a20:	0800d1f4 	.word	0x0800d1f4
 8001a24:	0800d1f8 	.word	0x0800d1f8
 8001a28:	0800d1fc 	.word	0x0800d1fc
 8001a2c:	0800d204 	.word	0x0800d204
 8001a30:	0800d208 	.word	0x0800d208
 8001a34:	0800d210 	.word	0x0800d210
 8001a38:	0800d21c 	.word	0x0800d21c
 8001a3c:	20000314 	.word	0x20000314
 8001a40:	40020400 	.word	0x40020400
 8001a44:	20000328 	.word	0x20000328
 8001a48:	0800d224 	.word	0x0800d224
 8001a4c:	40020800 	.word	0x40020800
 8001a50:	0800d22c 	.word	0x0800d22c
 8001a54:	2000032c 	.word	0x2000032c
 8001a58:	0800d230 	.word	0x0800d230
 8001a5c:	0800d234 	.word	0x0800d234
 8001a60:	0800d238 	.word	0x0800d238
 8001a64:	0800d23c 	.word	0x0800d23c

	case 6:

		token = strtok(arr2, ":");
 8001a68:	4957      	ldr	r1, [pc, #348]	; (8001bc8 <pin_config+0x43c>)
 8001a6a:	4858      	ldr	r0, [pc, #352]	; (8001bcc <pin_config+0x440>)
 8001a6c:	f008 fc84 	bl	800a378 <strtok>
 8001a70:	4603      	mov	r3, r0
 8001a72:	4a57      	ldr	r2, [pc, #348]	; (8001bd0 <pin_config+0x444>)
 8001a74:	6013      	str	r3, [r2, #0]

		// Get the first token and convert to integer
		if (token != NULL)
 8001a76:	4b56      	ldr	r3, [pc, #344]	; (8001bd0 <pin_config+0x444>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d00f      	beq.n	8001a9e <pin_config+0x312>
		{
			d.hour = atoi(token);
 8001a7e:	4b54      	ldr	r3, [pc, #336]	; (8001bd0 <pin_config+0x444>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4618      	mov	r0, r3
 8001a84:	f006 fe2a 	bl	80086dc <atoi>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	b2da      	uxtb	r2, r3
 8001a8c:	4b51      	ldr	r3, [pc, #324]	; (8001bd4 <pin_config+0x448>)
 8001a8e:	709a      	strb	r2, [r3, #2]
			token = strtok(NULL, ":");
 8001a90:	494d      	ldr	r1, [pc, #308]	; (8001bc8 <pin_config+0x43c>)
 8001a92:	2000      	movs	r0, #0
 8001a94:	f008 fc70 	bl	800a378 <strtok>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	4a4d      	ldr	r2, [pc, #308]	; (8001bd0 <pin_config+0x444>)
 8001a9c:	6013      	str	r3, [r2, #0]
		}

		// Get the second token and convert to integer
		if (token != NULL)
 8001a9e:	4b4c      	ldr	r3, [pc, #304]	; (8001bd0 <pin_config+0x444>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d00f      	beq.n	8001ac6 <pin_config+0x33a>
		{
			d.minutes = atoi(token);
 8001aa6:	4b4a      	ldr	r3, [pc, #296]	; (8001bd0 <pin_config+0x444>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f006 fe16 	bl	80086dc <atoi>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	b2da      	uxtb	r2, r3
 8001ab4:	4b47      	ldr	r3, [pc, #284]	; (8001bd4 <pin_config+0x448>)
 8001ab6:	705a      	strb	r2, [r3, #1]
			token = strtok(NULL, ":");
 8001ab8:	4943      	ldr	r1, [pc, #268]	; (8001bc8 <pin_config+0x43c>)
 8001aba:	2000      	movs	r0, #0
 8001abc:	f008 fc5c 	bl	800a378 <strtok>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	4a43      	ldr	r2, [pc, #268]	; (8001bd0 <pin_config+0x444>)
 8001ac4:	6013      	str	r3, [r2, #0]
		}

		// Get the third token and convert to integer
		if (token != NULL)
 8001ac6:	4b42      	ldr	r3, [pc, #264]	; (8001bd0 <pin_config+0x444>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d008      	beq.n	8001ae0 <pin_config+0x354>
		{
			d.seconds = atoi(token);
 8001ace:	4b40      	ldr	r3, [pc, #256]	; (8001bd0 <pin_config+0x444>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f006 fe02 	bl	80086dc <atoi>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	b2da      	uxtb	r2, r3
 8001adc:	4b3d      	ldr	r3, [pc, #244]	; (8001bd4 <pin_config+0x448>)
 8001ade:	701a      	strb	r2, [r3, #0]
		}
		//				 Set_Time(time);

		set_time(d.seconds,d.minutes,d.hour,1,0,0,0);
 8001ae0:	4b3c      	ldr	r3, [pc, #240]	; (8001bd4 <pin_config+0x448>)
 8001ae2:	7818      	ldrb	r0, [r3, #0]
 8001ae4:	4b3b      	ldr	r3, [pc, #236]	; (8001bd4 <pin_config+0x448>)
 8001ae6:	7859      	ldrb	r1, [r3, #1]
 8001ae8:	4b3a      	ldr	r3, [pc, #232]	; (8001bd4 <pin_config+0x448>)
 8001aea:	789a      	ldrb	r2, [r3, #2]
 8001aec:	2300      	movs	r3, #0
 8001aee:	9302      	str	r3, [sp, #8]
 8001af0:	2300      	movs	r3, #0
 8001af2:	9301      	str	r3, [sp, #4]
 8001af4:	2300      	movs	r3, #0
 8001af6:	9300      	str	r3, [sp, #0]
 8001af8:	2301      	movs	r3, #1
 8001afa:	f7ff fc5f 	bl	80013bc <set_time>

		break;
 8001afe:	e05f      	b.n	8001bc0 <pin_config+0x434>

	case 7:

		token = strtok(arr2, ":");
 8001b00:	4931      	ldr	r1, [pc, #196]	; (8001bc8 <pin_config+0x43c>)
 8001b02:	4832      	ldr	r0, [pc, #200]	; (8001bcc <pin_config+0x440>)
 8001b04:	f008 fc38 	bl	800a378 <strtok>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	4a31      	ldr	r2, [pc, #196]	; (8001bd0 <pin_config+0x444>)
 8001b0c:	6013      	str	r3, [r2, #0]

		// Get the first token and convert to integer
		if (token != NULL)
 8001b0e:	4b30      	ldr	r3, [pc, #192]	; (8001bd0 <pin_config+0x444>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d00f      	beq.n	8001b36 <pin_config+0x3aa>
		{
			d.dayofmonth = atoi(token);
 8001b16:	4b2e      	ldr	r3, [pc, #184]	; (8001bd0 <pin_config+0x444>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f006 fdde 	bl	80086dc <atoi>
 8001b20:	4603      	mov	r3, r0
 8001b22:	b2da      	uxtb	r2, r3
 8001b24:	4b2b      	ldr	r3, [pc, #172]	; (8001bd4 <pin_config+0x448>)
 8001b26:	711a      	strb	r2, [r3, #4]
			token = strtok(NULL, ":");
 8001b28:	4927      	ldr	r1, [pc, #156]	; (8001bc8 <pin_config+0x43c>)
 8001b2a:	2000      	movs	r0, #0
 8001b2c:	f008 fc24 	bl	800a378 <strtok>
 8001b30:	4603      	mov	r3, r0
 8001b32:	4a27      	ldr	r2, [pc, #156]	; (8001bd0 <pin_config+0x444>)
 8001b34:	6013      	str	r3, [r2, #0]
		}

		// Get the second token and convert to integer
		if (token != NULL)
 8001b36:	4b26      	ldr	r3, [pc, #152]	; (8001bd0 <pin_config+0x444>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d00f      	beq.n	8001b5e <pin_config+0x3d2>
		{
			d.month = atoi(token);
 8001b3e:	4b24      	ldr	r3, [pc, #144]	; (8001bd0 <pin_config+0x444>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4618      	mov	r0, r3
 8001b44:	f006 fdca 	bl	80086dc <atoi>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	b2da      	uxtb	r2, r3
 8001b4c:	4b21      	ldr	r3, [pc, #132]	; (8001bd4 <pin_config+0x448>)
 8001b4e:	715a      	strb	r2, [r3, #5]
			token = strtok(NULL, ":");
 8001b50:	491d      	ldr	r1, [pc, #116]	; (8001bc8 <pin_config+0x43c>)
 8001b52:	2000      	movs	r0, #0
 8001b54:	f008 fc10 	bl	800a378 <strtok>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	4a1d      	ldr	r2, [pc, #116]	; (8001bd0 <pin_config+0x444>)
 8001b5c:	6013      	str	r3, [r2, #0]
		}

		// Get the third token and convert to integer
		if (token != NULL)
 8001b5e:	4b1c      	ldr	r3, [pc, #112]	; (8001bd0 <pin_config+0x444>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d008      	beq.n	8001b78 <pin_config+0x3ec>
		{
			d.year = atoi(token);
 8001b66:	4b1a      	ldr	r3, [pc, #104]	; (8001bd0 <pin_config+0x444>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f006 fdb6 	bl	80086dc <atoi>
 8001b70:	4603      	mov	r3, r0
 8001b72:	b2da      	uxtb	r2, r3
 8001b74:	4b17      	ldr	r3, [pc, #92]	; (8001bd4 <pin_config+0x448>)
 8001b76:	719a      	strb	r2, [r3, #6]
		}
		//				 Set_Time(time);

		set_time(d.seconds,d.minutes,d.hour,1,d.dayofmonth,d.month,d.year);
 8001b78:	4b16      	ldr	r3, [pc, #88]	; (8001bd4 <pin_config+0x448>)
 8001b7a:	7818      	ldrb	r0, [r3, #0]
 8001b7c:	4b15      	ldr	r3, [pc, #84]	; (8001bd4 <pin_config+0x448>)
 8001b7e:	785c      	ldrb	r4, [r3, #1]
 8001b80:	4b14      	ldr	r3, [pc, #80]	; (8001bd4 <pin_config+0x448>)
 8001b82:	789d      	ldrb	r5, [r3, #2]
 8001b84:	4b13      	ldr	r3, [pc, #76]	; (8001bd4 <pin_config+0x448>)
 8001b86:	791b      	ldrb	r3, [r3, #4]
 8001b88:	4a12      	ldr	r2, [pc, #72]	; (8001bd4 <pin_config+0x448>)
 8001b8a:	7952      	ldrb	r2, [r2, #5]
 8001b8c:	4911      	ldr	r1, [pc, #68]	; (8001bd4 <pin_config+0x448>)
 8001b8e:	7989      	ldrb	r1, [r1, #6]
 8001b90:	9102      	str	r1, [sp, #8]
 8001b92:	9201      	str	r2, [sp, #4]
 8001b94:	9300      	str	r3, [sp, #0]
 8001b96:	2301      	movs	r3, #1
 8001b98:	462a      	mov	r2, r5
 8001b9a:	4621      	mov	r1, r4
 8001b9c:	f7ff fc0e 	bl	80013bc <set_time>


	case 8:
		d.scan_time = (uint8_t)atoi(arr2);
 8001ba0:	480a      	ldr	r0, [pc, #40]	; (8001bcc <pin_config+0x440>)
 8001ba2:	f006 fd9b 	bl	80086dc <atoi>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	b2da      	uxtb	r2, r3
 8001baa:	4b0a      	ldr	r3, [pc, #40]	; (8001bd4 <pin_config+0x448>)
 8001bac:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		break;
 8001bb0:	e006      	b.n	8001bc0 <pin_config+0x434>
		break;
 8001bb2:	bf00      	nop
 8001bb4:	e004      	b.n	8001bc0 <pin_config+0x434>
		break;
 8001bb6:	bf00      	nop
 8001bb8:	e002      	b.n	8001bc0 <pin_config+0x434>
		break;
 8001bba:	bf00      	nop
 8001bbc:	e000      	b.n	8001bc0 <pin_config+0x434>
		break;
 8001bbe:	bf00      	nop

	}
}
 8001bc0:	bf00      	nop
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bdb0      	pop	{r4, r5, r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	0800d240 	.word	0x0800d240
 8001bcc:	20000314 	.word	0x20000314
 8001bd0:	20000320 	.word	0x20000320
 8001bd4:	200001fc 	.word	0x200001fc

08001bd8 <terminal>:
extern char CH4[10];



void terminal(struct data *d)
{
 8001bd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bda:	b08f      	sub	sp, #60	; 0x3c
 8001bdc:	af0c      	add	r7, sp, #48	; 0x30
 8001bde:	6078      	str	r0, [r7, #4]
	sprintf((char*)buf,"TIME:%02d:%02d:%02d DATE:%02d/%02d/%02d CH1:%s CH2:%s CH3:%s CH4:%s GPIO1:%s GPIO2:%s GPIO3:%s GPIO4:%s\r\n",d->hour,d->minutes,d->seconds,d->dayofmonth,d->month,d->year,CH1,CH2,CH3,CH4,d->Status1,d->Status2,d->Status3,d->Status4);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	789b      	ldrb	r3, [r3, #2]
 8001be4:	469c      	mov	ip, r3
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	785b      	ldrb	r3, [r3, #1]
 8001bea:	469e      	mov	lr, r3
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	781b      	ldrb	r3, [r3, #0]
 8001bf0:	461c      	mov	r4, r3
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	791b      	ldrb	r3, [r3, #4]
 8001bf6:	461d      	mov	r5, r3
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	795b      	ldrb	r3, [r3, #5]
 8001bfc:	461e      	mov	r6, r3
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	799b      	ldrb	r3, [r3, #6]
 8001c02:	603b      	str	r3, [r7, #0]
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	3331      	adds	r3, #49	; 0x31
 8001c08:	687a      	ldr	r2, [r7, #4]
 8001c0a:	323b      	adds	r2, #59	; 0x3b
 8001c0c:	6879      	ldr	r1, [r7, #4]
 8001c0e:	3145      	adds	r1, #69	; 0x45
 8001c10:	6878      	ldr	r0, [r7, #4]
 8001c12:	304f      	adds	r0, #79	; 0x4f
 8001c14:	900b      	str	r0, [sp, #44]	; 0x2c
 8001c16:	910a      	str	r1, [sp, #40]	; 0x28
 8001c18:	9209      	str	r2, [sp, #36]	; 0x24
 8001c1a:	9308      	str	r3, [sp, #32]
 8001c1c:	4b0c      	ldr	r3, [pc, #48]	; (8001c50 <terminal+0x78>)
 8001c1e:	9307      	str	r3, [sp, #28]
 8001c20:	4b0c      	ldr	r3, [pc, #48]	; (8001c54 <terminal+0x7c>)
 8001c22:	9306      	str	r3, [sp, #24]
 8001c24:	4b0c      	ldr	r3, [pc, #48]	; (8001c58 <terminal+0x80>)
 8001c26:	9305      	str	r3, [sp, #20]
 8001c28:	4b0c      	ldr	r3, [pc, #48]	; (8001c5c <terminal+0x84>)
 8001c2a:	9304      	str	r3, [sp, #16]
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	9303      	str	r3, [sp, #12]
 8001c30:	9602      	str	r6, [sp, #8]
 8001c32:	9501      	str	r5, [sp, #4]
 8001c34:	9400      	str	r4, [sp, #0]
 8001c36:	4673      	mov	r3, lr
 8001c38:	4662      	mov	r2, ip
 8001c3a:	4909      	ldr	r1, [pc, #36]	; (8001c60 <terminal+0x88>)
 8001c3c:	4809      	ldr	r0, [pc, #36]	; (8001c64 <terminal+0x8c>)
 8001c3e:	f007 fd37 	bl	80096b0 <siprintf>
//	sprintf((char*)buf2,"%02d:%02d:%02d\r\n",d->dayofmonth,d->month,d->year);
	uart3_tx(buf);
 8001c42:	4808      	ldr	r0, [pc, #32]	; (8001c64 <terminal+0x8c>)
 8001c44:	f000 fc54 	bl	80024f0 <uart3_tx>
//	HAL_Delay(100);

}
 8001c48:	bf00      	nop
 8001c4a:	370c      	adds	r7, #12
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c50:	200002a0 	.word	0x200002a0
 8001c54:	20000294 	.word	0x20000294
 8001c58:	20000288 	.word	0x20000288
 8001c5c:	2000027c 	.word	0x2000027c
 8001c60:	0800d244 	.word	0x0800d244
 8001c64:	20000330 	.word	0x20000330

08001c68 <USER_ADC1_Init>:
//	 */
//	HAL_RCCEx_EnableMSIPLLMode();
//}

void USER_ADC1_Init(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	af00      	add	r7, sp, #0
	//
	  /* USER CODE END ADC1_Init 1 */

	  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	  */
	  hadc1.Instance = ADC1;
 8001c6c:	4b18      	ldr	r3, [pc, #96]	; (8001cd0 <USER_ADC1_Init+0x68>)
 8001c6e:	4a19      	ldr	r2, [pc, #100]	; (8001cd4 <USER_ADC1_Init+0x6c>)
 8001c70:	601a      	str	r2, [r3, #0]
	  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001c72:	4b17      	ldr	r3, [pc, #92]	; (8001cd0 <USER_ADC1_Init+0x68>)
 8001c74:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001c78:	605a      	str	r2, [r3, #4]
	  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001c7a:	4b15      	ldr	r3, [pc, #84]	; (8001cd0 <USER_ADC1_Init+0x68>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	609a      	str	r2, [r3, #8]
	  hadc1.Init.ScanConvMode = ENABLE;
 8001c80:	4b13      	ldr	r3, [pc, #76]	; (8001cd0 <USER_ADC1_Init+0x68>)
 8001c82:	2201      	movs	r2, #1
 8001c84:	611a      	str	r2, [r3, #16]
	  hadc1.Init.ContinuousConvMode = ENABLE;
 8001c86:	4b12      	ldr	r3, [pc, #72]	; (8001cd0 <USER_ADC1_Init+0x68>)
 8001c88:	2201      	movs	r2, #1
 8001c8a:	761a      	strb	r2, [r3, #24]
	  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001c8c:	4b10      	ldr	r3, [pc, #64]	; (8001cd0 <USER_ADC1_Init+0x68>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	f883 2020 	strb.w	r2, [r3, #32]
	  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001c94:	4b0e      	ldr	r3, [pc, #56]	; (8001cd0 <USER_ADC1_Init+0x68>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	62da      	str	r2, [r3, #44]	; 0x2c
	  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c9a:	4b0d      	ldr	r3, [pc, #52]	; (8001cd0 <USER_ADC1_Init+0x68>)
 8001c9c:	4a0e      	ldr	r2, [pc, #56]	; (8001cd8 <USER_ADC1_Init+0x70>)
 8001c9e:	629a      	str	r2, [r3, #40]	; 0x28
	  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001ca0:	4b0b      	ldr	r3, [pc, #44]	; (8001cd0 <USER_ADC1_Init+0x68>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	60da      	str	r2, [r3, #12]
	  hadc1.Init.NbrOfConversion = 4;
 8001ca6:	4b0a      	ldr	r3, [pc, #40]	; (8001cd0 <USER_ADC1_Init+0x68>)
 8001ca8:	2204      	movs	r2, #4
 8001caa:	61da      	str	r2, [r3, #28]
	  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001cac:	4b08      	ldr	r3, [pc, #32]	; (8001cd0 <USER_ADC1_Init+0x68>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001cb4:	4b06      	ldr	r3, [pc, #24]	; (8001cd0 <USER_ADC1_Init+0x68>)
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	615a      	str	r2, [r3, #20]
	  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001cba:	4805      	ldr	r0, [pc, #20]	; (8001cd0 <USER_ADC1_Init+0x68>)
 8001cbc:	f001 f864 	bl	8002d88 <HAL_ADC_Init>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d001      	beq.n	8001cca <USER_ADC1_Init+0x62>
	  {
	    Error_Handler();
 8001cc6:	f000 fc6c 	bl	80025a2 <Error_Handler>
//	  }
	  /* USER CODE BEGIN ADC1_Init 2 */
	//
	  /* USER CODE END ADC1_Init 2 */

	}
 8001cca:	bf00      	nop
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	20000408 	.word	0x20000408
 8001cd4:	40012000 	.word	0x40012000
 8001cd8:	0f000001 	.word	0x0f000001

08001cdc <USER_GPIO_Init>:


void USER_GPIO_Init(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b085      	sub	sp, #20
 8001ce0:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	60fb      	str	r3, [r7, #12]
 8001ce6:	4b17      	ldr	r3, [pc, #92]	; (8001d44 <USER_GPIO_Init+0x68>)
 8001ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cea:	4a16      	ldr	r2, [pc, #88]	; (8001d44 <USER_GPIO_Init+0x68>)
 8001cec:	f043 0304 	orr.w	r3, r3, #4
 8001cf0:	6313      	str	r3, [r2, #48]	; 0x30
 8001cf2:	4b14      	ldr	r3, [pc, #80]	; (8001d44 <USER_GPIO_Init+0x68>)
 8001cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf6:	f003 0304 	and.w	r3, r3, #4
 8001cfa:	60fb      	str	r3, [r7, #12]
 8001cfc:	68fb      	ldr	r3, [r7, #12]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cfe:	2300      	movs	r3, #0
 8001d00:	60bb      	str	r3, [r7, #8]
 8001d02:	4b10      	ldr	r3, [pc, #64]	; (8001d44 <USER_GPIO_Init+0x68>)
 8001d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d06:	4a0f      	ldr	r2, [pc, #60]	; (8001d44 <USER_GPIO_Init+0x68>)
 8001d08:	f043 0301 	orr.w	r3, r3, #1
 8001d0c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d0e:	4b0d      	ldr	r3, [pc, #52]	; (8001d44 <USER_GPIO_Init+0x68>)
 8001d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d12:	f003 0301 	and.w	r3, r3, #1
 8001d16:	60bb      	str	r3, [r7, #8]
 8001d18:	68bb      	ldr	r3, [r7, #8]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	607b      	str	r3, [r7, #4]
 8001d1e:	4b09      	ldr	r3, [pc, #36]	; (8001d44 <USER_GPIO_Init+0x68>)
 8001d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d22:	4a08      	ldr	r2, [pc, #32]	; (8001d44 <USER_GPIO_Init+0x68>)
 8001d24:	f043 0302 	orr.w	r3, r3, #2
 8001d28:	6313      	str	r3, [r2, #48]	; 0x30
 8001d2a:	4b06      	ldr	r3, [pc, #24]	; (8001d44 <USER_GPIO_Init+0x68>)
 8001d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2e:	f003 0302 	and.w	r3, r3, #2
 8001d32:	607b      	str	r3, [r7, #4]
 8001d34:	687b      	ldr	r3, [r7, #4]

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8001d36:	bf00      	nop
 8001d38:	3714      	adds	r7, #20
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d40:	4770      	bx	lr
 8001d42:	bf00      	nop
 8001d44:	40023800 	.word	0x40023800

08001d48 <ADC_select_CH1>:
//ADC_ChannelConfTypeDef sConfig = {0};

void ADC_select_CH1(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
//		Error_Handler();
//	}

//	  ADC_ChannelConfTypeDef sConfig = {0};

	sConfig.Channel = ADC_CHANNEL_5;
 8001d4c:	4b09      	ldr	r3, [pc, #36]	; (8001d74 <ADC_select_CH1+0x2c>)
 8001d4e:	2205      	movs	r2, #5
 8001d50:	601a      	str	r2, [r3, #0]
		  sConfig.Rank = 1;
 8001d52:	4b08      	ldr	r3, [pc, #32]	; (8001d74 <ADC_select_CH1+0x2c>)
 8001d54:	2201      	movs	r2, #1
 8001d56:	605a      	str	r2, [r3, #4]
		  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001d58:	4b06      	ldr	r3, [pc, #24]	; (8001d74 <ADC_select_CH1+0x2c>)
 8001d5a:	2207      	movs	r2, #7
 8001d5c:	609a      	str	r2, [r3, #8]
		  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d5e:	4905      	ldr	r1, [pc, #20]	; (8001d74 <ADC_select_CH1+0x2c>)
 8001d60:	4805      	ldr	r0, [pc, #20]	; (8001d78 <ADC_select_CH1+0x30>)
 8001d62:	f001 fb21 	bl	80033a8 <HAL_ADC_ConfigChannel>
 8001d66:	4603      	mov	r3, r0
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d001      	beq.n	8001d70 <ADC_select_CH1+0x28>
		  {
		    Error_Handler();
 8001d6c:	f000 fc19 	bl	80025a2 <Error_Handler>
		  }
}
 8001d70:	bf00      	nop
 8001d72:	bd80      	pop	{r7, pc}
 8001d74:	200003f8 	.word	0x200003f8
 8001d78:	20000408 	.word	0x20000408

08001d7c <ADC_select_CH2>:

void ADC_select_CH2(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	af00      	add	r7, sp, #0
//	sConfig.Offset = 0;
//	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
//	{
//		Error_Handler();
//	}
	 sConfig.Channel = ADC_CHANNEL_6;
 8001d80:	4b09      	ldr	r3, [pc, #36]	; (8001da8 <ADC_select_CH2+0x2c>)
 8001d82:	2206      	movs	r2, #6
 8001d84:	601a      	str	r2, [r3, #0]
		  sConfig.Rank = 2;
 8001d86:	4b08      	ldr	r3, [pc, #32]	; (8001da8 <ADC_select_CH2+0x2c>)
 8001d88:	2202      	movs	r2, #2
 8001d8a:	605a      	str	r2, [r3, #4]
		  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001d8c:	4b06      	ldr	r3, [pc, #24]	; (8001da8 <ADC_select_CH2+0x2c>)
 8001d8e:	2207      	movs	r2, #7
 8001d90:	609a      	str	r2, [r3, #8]
		  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d92:	4905      	ldr	r1, [pc, #20]	; (8001da8 <ADC_select_CH2+0x2c>)
 8001d94:	4805      	ldr	r0, [pc, #20]	; (8001dac <ADC_select_CH2+0x30>)
 8001d96:	f001 fb07 	bl	80033a8 <HAL_ADC_ConfigChannel>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d001      	beq.n	8001da4 <ADC_select_CH2+0x28>
		  {
		    Error_Handler();
 8001da0:	f000 fbff 	bl	80025a2 <Error_Handler>
		  }
}
 8001da4:	bf00      	nop
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	200003f8 	.word	0x200003f8
 8001dac:	20000408 	.word	0x20000408

08001db0 <ADC_select_CH3>:

void ADC_select_CH3(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	af00      	add	r7, sp, #0
//	{
//		Error_Handler();
//	}


	  sConfig.Channel = ADC_CHANNEL_9;
 8001db4:	4b09      	ldr	r3, [pc, #36]	; (8001ddc <ADC_select_CH3+0x2c>)
 8001db6:	2209      	movs	r2, #9
 8001db8:	601a      	str	r2, [r3, #0]
		  sConfig.Rank = 3;
 8001dba:	4b08      	ldr	r3, [pc, #32]	; (8001ddc <ADC_select_CH3+0x2c>)
 8001dbc:	2203      	movs	r2, #3
 8001dbe:	605a      	str	r2, [r3, #4]
		  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001dc0:	4b06      	ldr	r3, [pc, #24]	; (8001ddc <ADC_select_CH3+0x2c>)
 8001dc2:	2207      	movs	r2, #7
 8001dc4:	609a      	str	r2, [r3, #8]
		  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001dc6:	4905      	ldr	r1, [pc, #20]	; (8001ddc <ADC_select_CH3+0x2c>)
 8001dc8:	4805      	ldr	r0, [pc, #20]	; (8001de0 <ADC_select_CH3+0x30>)
 8001dca:	f001 faed 	bl	80033a8 <HAL_ADC_ConfigChannel>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d001      	beq.n	8001dd8 <ADC_select_CH3+0x28>
		  {
		    Error_Handler();
 8001dd4:	f000 fbe5 	bl	80025a2 <Error_Handler>
		  }
}
 8001dd8:	bf00      	nop
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	200003f8 	.word	0x200003f8
 8001de0:	20000408 	.word	0x20000408

08001de4 <ADC_select_CH4>:

void ADC_select_CH4(void)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	af00      	add	r7, sp, #0
//	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
//	{
//		Error_Handler();
//	}

	sConfig.Channel = ADC_CHANNEL_10;
 8001de8:	4b09      	ldr	r3, [pc, #36]	; (8001e10 <ADC_select_CH4+0x2c>)
 8001dea:	220a      	movs	r2, #10
 8001dec:	601a      	str	r2, [r3, #0]
		  sConfig.Rank = 4;
 8001dee:	4b08      	ldr	r3, [pc, #32]	; (8001e10 <ADC_select_CH4+0x2c>)
 8001df0:	2204      	movs	r2, #4
 8001df2:	605a      	str	r2, [r3, #4]
		  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001df4:	4b06      	ldr	r3, [pc, #24]	; (8001e10 <ADC_select_CH4+0x2c>)
 8001df6:	2207      	movs	r2, #7
 8001df8:	609a      	str	r2, [r3, #8]
		  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001dfa:	4905      	ldr	r1, [pc, #20]	; (8001e10 <ADC_select_CH4+0x2c>)
 8001dfc:	4805      	ldr	r0, [pc, #20]	; (8001e14 <ADC_select_CH4+0x30>)
 8001dfe:	f001 fad3 	bl	80033a8 <HAL_ADC_ConfigChannel>
 8001e02:	4603      	mov	r3, r0
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d001      	beq.n	8001e0c <ADC_select_CH4+0x28>
		  {
		    Error_Handler();
 8001e08:	f000 fbcb 	bl	80025a2 <Error_Handler>
		  }
}
 8001e0c:	bf00      	nop
 8001e0e:	bd80      	pop	{r7, pc}
 8001e10:	200003f8 	.word	0x200003f8
 8001e14:	20000408 	.word	0x20000408

08001e18 <adc_start>:
//}



void adc_start(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc1);
 8001e1c:	4802      	ldr	r0, [pc, #8]	; (8001e28 <adc_start+0x10>)
 8001e1e:	f000 fff7 	bl	8002e10 <HAL_ADC_Start>
}
 8001e22:	bf00      	nop
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	20000408 	.word	0x20000408

08001e2c <adc_conversion>:

void adc_conversion(void)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	af00      	add	r7, sp, #0
	HAL_ADC_PollForConversion(&hadc1,1000);
 8001e30:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001e34:	4802      	ldr	r0, [pc, #8]	; (8001e40 <adc_conversion+0x14>)
 8001e36:	f001 f8f0 	bl	800301a <HAL_ADC_PollForConversion>
}
 8001e3a:	bf00      	nop
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	20000408 	.word	0x20000408

08001e44 <adc_value>:

uint16_t adc_value(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	af00      	add	r7, sp, #0
  return HAL_ADC_GetValue(&hadc1);
 8001e48:	4803      	ldr	r0, [pc, #12]	; (8001e58 <adc_value+0x14>)
 8001e4a:	f001 fa81 	bl	8003350 <HAL_ADC_GetValue>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	b29b      	uxth	r3, r3
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	20000408 	.word	0x20000408

08001e5c <adc_stop>:

void adc_stop(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	af00      	add	r7, sp, #0
	HAL_ADC_Stop(&hadc1);
 8001e60:	4802      	ldr	r0, [pc, #8]	; (8001e6c <adc_stop+0x10>)
 8001e62:	f001 f8a7 	bl	8002fb4 <HAL_ADC_Stop>
}
 8001e66:	bf00      	nop
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	20000408 	.word	0x20000408

08001e70 <UART4_Init>:

extern UART_HandleTypeDef huart4;


void UART4_Init(void)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	af00      	add	r7, sp, #0
	  /* USER CODE END UART4_Init 0 */

	  /* USER CODE BEGIN UART4_Init 1 */

	  /* USER CODE END UART4_Init 1 */
	  huart4.Instance = UART4;
 8001e74:	4b11      	ldr	r3, [pc, #68]	; (8001ebc <UART4_Init+0x4c>)
 8001e76:	4a12      	ldr	r2, [pc, #72]	; (8001ec0 <UART4_Init+0x50>)
 8001e78:	601a      	str	r2, [r3, #0]
	  huart4.Init.BaudRate = 115200;
 8001e7a:	4b10      	ldr	r3, [pc, #64]	; (8001ebc <UART4_Init+0x4c>)
 8001e7c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e80:	605a      	str	r2, [r3, #4]
	  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001e82:	4b0e      	ldr	r3, [pc, #56]	; (8001ebc <UART4_Init+0x4c>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	609a      	str	r2, [r3, #8]
	  huart4.Init.StopBits = UART_STOPBITS_1;
 8001e88:	4b0c      	ldr	r3, [pc, #48]	; (8001ebc <UART4_Init+0x4c>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	60da      	str	r2, [r3, #12]
	  huart4.Init.Parity = UART_PARITY_NONE;
 8001e8e:	4b0b      	ldr	r3, [pc, #44]	; (8001ebc <UART4_Init+0x4c>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	611a      	str	r2, [r3, #16]
	  huart4.Init.Mode = UART_MODE_TX_RX;
 8001e94:	4b09      	ldr	r3, [pc, #36]	; (8001ebc <UART4_Init+0x4c>)
 8001e96:	220c      	movs	r2, #12
 8001e98:	615a      	str	r2, [r3, #20]
	  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e9a:	4b08      	ldr	r3, [pc, #32]	; (8001ebc <UART4_Init+0x4c>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	619a      	str	r2, [r3, #24]
	  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ea0:	4b06      	ldr	r3, [pc, #24]	; (8001ebc <UART4_Init+0x4c>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	61da      	str	r2, [r3, #28]
	  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001ea6:	4805      	ldr	r0, [pc, #20]	; (8001ebc <UART4_Init+0x4c>)
 8001ea8:	f005 fab0 	bl	800740c <HAL_UART_Init>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d001      	beq.n	8001eb6 <UART4_Init+0x46>
	  {
	    Error_Handler();
 8001eb2:	f000 fb76 	bl	80025a2 <Error_Handler>
	  }
	  /* USER CODE BEGIN UART4_Init 2 */

	  /* USER CODE END UART4_Init 2 */

	}
 8001eb6:	bf00      	nop
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	2000051c 	.word	0x2000051c
 8001ec0:	40004c00 	.word	0x40004c00

08001ec4 <GsmCommands>:




void GsmCommands(uint8_t* cmd)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b082      	sub	sp, #8
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit_IT(&huart4, cmd, strlen((char*)cmd));
 8001ecc:	6878      	ldr	r0, [r7, #4]
 8001ece:	f7fe f9a9 	bl	8000224 <strlen>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	b29b      	uxth	r3, r3
 8001ed6:	461a      	mov	r2, r3
 8001ed8:	6879      	ldr	r1, [r7, #4]
 8001eda:	4807      	ldr	r0, [pc, #28]	; (8001ef8 <GsmCommands+0x34>)
 8001edc:	f005 fc17 	bl	800770e <HAL_UART_Transmit_IT>
	HAL_UART_Receive_IT(&huart4, Reply, max_buf_len);
 8001ee0:	2264      	movs	r2, #100	; 0x64
 8001ee2:	4906      	ldr	r1, [pc, #24]	; (8001efc <GsmCommands+0x38>)
 8001ee4:	4804      	ldr	r0, [pc, #16]	; (8001ef8 <GsmCommands+0x34>)
 8001ee6:	f005 fc57 	bl	8007798 <HAL_UART_Receive_IT>
	HAL_Delay(100);
 8001eea:	2064      	movs	r0, #100	; 0x64
 8001eec:	f000 ff28 	bl	8002d40 <HAL_Delay>

}
 8001ef0:	bf00      	nop
 8001ef2:	3708      	adds	r7, #8
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	2000051c 	.word	0x2000051c
 8001efc:	20000450 	.word	0x20000450

08001f00 <Gsm_Init>:



void Gsm_Init()
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	af00      	add	r7, sp, #0

//	HAL_Delay(2000);


	GsmCommands((uint8_t*)"AT\r\n");
 8001f04:	480b      	ldr	r0, [pc, #44]	; (8001f34 <Gsm_Init+0x34>)
 8001f06:	f7ff ffdd 	bl	8001ec4 <GsmCommands>
	GsmCommands((uint8_t*)"AT+CPIN?\r\n");
 8001f0a:	480b      	ldr	r0, [pc, #44]	; (8001f38 <Gsm_Init+0x38>)
 8001f0c:	f7ff ffda 	bl	8001ec4 <GsmCommands>
	GsmCommands((uint8_t*)"AT+CSQ\r\n");
 8001f10:	480a      	ldr	r0, [pc, #40]	; (8001f3c <Gsm_Init+0x3c>)
 8001f12:	f7ff ffd7 	bl	8001ec4 <GsmCommands>
	GsmCommands((uint8_t*)"AT+CGATT=1\r\n");
 8001f16:	480a      	ldr	r0, [pc, #40]	; (8001f40 <Gsm_Init+0x40>)
 8001f18:	f7ff ffd4 	bl	8001ec4 <GsmCommands>
	GsmCommands((uint8_t*)"AT+CGACT=0,1\r\n");
 8001f1c:	4809      	ldr	r0, [pc, #36]	; (8001f44 <Gsm_Init+0x44>)
 8001f1e:	f7ff ffd1 	bl	8001ec4 <GsmCommands>
	GsmCommands((uint8_t*)"AT+CGDCONT=1,\"IPV6\",\"jionet\"\r\n");
 8001f22:	4809      	ldr	r0, [pc, #36]	; (8001f48 <Gsm_Init+0x48>)
 8001f24:	f7ff ffce 	bl	8001ec4 <GsmCommands>
	GsmCommands((uint8_t*)"AT+CGACT=1,1\r\n");
 8001f28:	4808      	ldr	r0, [pc, #32]	; (8001f4c <Gsm_Init+0x4c>)
 8001f2a:	f7ff ffcb 	bl	8001ec4 <GsmCommands>

}
 8001f2e:	bf00      	nop
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	0800d2b0 	.word	0x0800d2b0
 8001f38:	0800d2b8 	.word	0x0800d2b8
 8001f3c:	0800d2c4 	.word	0x0800d2c4
 8001f40:	0800d2d0 	.word	0x0800d2d0
 8001f44:	0800d2e0 	.word	0x0800d2e0
 8001f48:	0800d2f0 	.word	0x0800d2f0
 8001f4c:	0800d310 	.word	0x0800d310

08001f50 <DataToCloud>:


void DataToCloud(char* Time,char* Date,char* Ch1,char* Ch2,char* Ch3,char* Ch4,char* D1,char* D2,char* D3,char* D4)
{
 8001f50:	b590      	push	{r4, r7, lr}
 8001f52:	f5ad 7d17 	sub.w	sp, sp, #604	; 0x25c
 8001f56:	af0a      	add	r7, sp, #40	; 0x28
 8001f58:	f507 740c 	add.w	r4, r7, #560	; 0x230
 8001f5c:	f5a4 7409 	sub.w	r4, r4, #548	; 0x224
 8001f60:	6020      	str	r0, [r4, #0]
 8001f62:	f507 700c 	add.w	r0, r7, #560	; 0x230
 8001f66:	f5a0 700a 	sub.w	r0, r0, #552	; 0x228
 8001f6a:	6001      	str	r1, [r0, #0]
 8001f6c:	f507 710c 	add.w	r1, r7, #560	; 0x230
 8001f70:	f5a1 710b 	sub.w	r1, r1, #556	; 0x22c
 8001f74:	600a      	str	r2, [r1, #0]
 8001f76:	f507 720c 	add.w	r2, r7, #560	; 0x230
 8001f7a:	f5a2 720c 	sub.w	r2, r2, #560	; 0x230
 8001f7e:	6013      	str	r3, [r2, #0]

	uint8_t AT_RTCcloud_data[500];

	char* encoded_Time = url_encode(Time);
 8001f80:	f507 730c 	add.w	r3, r7, #560	; 0x230
 8001f84:	f5a3 7309 	sub.w	r3, r3, #548	; 0x224
 8001f88:	6818      	ldr	r0, [r3, #0]
 8001f8a:	f000 f8a9 	bl	80020e0 <url_encode>
 8001f8e:	f8c7 022c 	str.w	r0, [r7, #556]	; 0x22c
	char* encoded_Date = url_encode(Date);
 8001f92:	f507 730c 	add.w	r3, r7, #560	; 0x230
 8001f96:	f5a3 730a 	sub.w	r3, r3, #552	; 0x228
 8001f9a:	6818      	ldr	r0, [r3, #0]
 8001f9c:	f000 f8a0 	bl	80020e0 <url_encode>
 8001fa0:	f8c7 0228 	str.w	r0, [r7, #552]	; 0x228
	char* encoded_Ch1 = url_encode(Ch1);
 8001fa4:	f507 730c 	add.w	r3, r7, #560	; 0x230
 8001fa8:	f5a3 730b 	sub.w	r3, r3, #556	; 0x22c
 8001fac:	6818      	ldr	r0, [r3, #0]
 8001fae:	f000 f897 	bl	80020e0 <url_encode>
 8001fb2:	f8c7 0224 	str.w	r0, [r7, #548]	; 0x224
	char* encoded_Ch2 = url_encode(Ch2);
 8001fb6:	f507 730c 	add.w	r3, r7, #560	; 0x230
 8001fba:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8001fbe:	6818      	ldr	r0, [r3, #0]
 8001fc0:	f000 f88e 	bl	80020e0 <url_encode>
 8001fc4:	f8c7 0220 	str.w	r0, [r7, #544]	; 0x220
	char* encoded_Ch3 = url_encode(Ch3);
 8001fc8:	f8d7 0240 	ldr.w	r0, [r7, #576]	; 0x240
 8001fcc:	f000 f888 	bl	80020e0 <url_encode>
 8001fd0:	f8c7 021c 	str.w	r0, [r7, #540]	; 0x21c
	char* encoded_Ch4 = url_encode(Ch4);
 8001fd4:	f8d7 0244 	ldr.w	r0, [r7, #580]	; 0x244
 8001fd8:	f000 f882 	bl	80020e0 <url_encode>
 8001fdc:	f8c7 0218 	str.w	r0, [r7, #536]	; 0x218
	char* encoded_D1 = url_encode(D1);
 8001fe0:	f8d7 0248 	ldr.w	r0, [r7, #584]	; 0x248
 8001fe4:	f000 f87c 	bl	80020e0 <url_encode>
 8001fe8:	f8c7 0214 	str.w	r0, [r7, #532]	; 0x214
	char* encoded_D2 = url_encode(D2);
 8001fec:	f8d7 024c 	ldr.w	r0, [r7, #588]	; 0x24c
 8001ff0:	f000 f876 	bl	80020e0 <url_encode>
 8001ff4:	f8c7 0210 	str.w	r0, [r7, #528]	; 0x210
	char* encoded_D3 = url_encode(D3);
 8001ff8:	f8d7 0250 	ldr.w	r0, [r7, #592]	; 0x250
 8001ffc:	f000 f870 	bl	80020e0 <url_encode>
 8002000:	f8c7 020c 	str.w	r0, [r7, #524]	; 0x20c
	char* encoded_D4 = url_encode(D4);
 8002004:	f8d7 0254 	ldr.w	r0, [r7, #596]	; 0x254
 8002008:	f000 f86a 	bl	80020e0 <url_encode>
 800200c:	f8c7 0208 	str.w	r0, [r7, #520]	; 0x208


	//	RTCdata_to_cloud

	GsmCommands((uint8_t*)"AT+HTTPTERM\r\n");
 8002010:	482f      	ldr	r0, [pc, #188]	; (80020d0 <DataToCloud+0x180>)
 8002012:	f7ff ff57 	bl	8001ec4 <GsmCommands>
	GsmCommands((uint8_t*)"AT+HTTPINIT\r\n");
 8002016:	482f      	ldr	r0, [pc, #188]	; (80020d4 <DataToCloud+0x184>)
 8002018:	f7ff ff54 	bl	8001ec4 <GsmCommands>


	snprintf((char*)AT_RTCcloud_data, sizeof(AT_RTCcloud_data),"AT+HTTPPARA=\"URL\",\"https://script.google.com/macros/s/AKfycbz-U5OxlgcTFUr2G3_0L8nzjVQorKuKofxDdJdbM2PCGmTUH6f1J4gkkEfKxTKe0T7a/exec?field1=%s&field2=%s&field3=%s&field4=%s&field5=%s&field6=%s&field7=%s&field8=%s&field9=%s&field10=%s\"\r\n",encoded_Time, encoded_Date, encoded_Ch1,encoded_Ch2,encoded_Ch3,encoded_Ch4,encoded_D1,encoded_D2,encoded_D3,encoded_D4);
 800201c:	f107 0014 	add.w	r0, r7, #20
 8002020:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8002024:	9308      	str	r3, [sp, #32]
 8002026:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800202a:	9307      	str	r3, [sp, #28]
 800202c:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8002030:	9306      	str	r3, [sp, #24]
 8002032:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8002036:	9305      	str	r3, [sp, #20]
 8002038:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 800203c:	9304      	str	r3, [sp, #16]
 800203e:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
 8002042:	9303      	str	r3, [sp, #12]
 8002044:	f8d7 3220 	ldr.w	r3, [r7, #544]	; 0x220
 8002048:	9302      	str	r3, [sp, #8]
 800204a:	f8d7 3224 	ldr.w	r3, [r7, #548]	; 0x224
 800204e:	9301      	str	r3, [sp, #4]
 8002050:	f8d7 3228 	ldr.w	r3, [r7, #552]	; 0x228
 8002054:	9300      	str	r3, [sp, #0]
 8002056:	f8d7 322c 	ldr.w	r3, [r7, #556]	; 0x22c
 800205a:	4a1f      	ldr	r2, [pc, #124]	; (80020d8 <DataToCloud+0x188>)
 800205c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8002060:	f007 faf2 	bl	8009648 <sniprintf>


	GsmCommands((uint8_t*)AT_RTCcloud_data);
 8002064:	f107 0314 	add.w	r3, r7, #20
 8002068:	4618      	mov	r0, r3
 800206a:	f7ff ff2b 	bl	8001ec4 <GsmCommands>
	GsmCommands((uint8_t*)"AT+HTTPACTION=0\r\n");
 800206e:	481b      	ldr	r0, [pc, #108]	; (80020dc <DataToCloud+0x18c>)
 8002070:	f7ff ff28 	bl	8001ec4 <GsmCommands>

	free(encoded_Time);
 8002074:	f8d7 022c 	ldr.w	r0, [r7, #556]	; 0x22c
 8002078:	f006 fb66 	bl	8008748 <free>
	free(encoded_Date);
 800207c:	f8d7 0228 	ldr.w	r0, [r7, #552]	; 0x228
 8002080:	f006 fb62 	bl	8008748 <free>
	free(encoded_Ch1);
 8002084:	f8d7 0224 	ldr.w	r0, [r7, #548]	; 0x224
 8002088:	f006 fb5e 	bl	8008748 <free>
	free(encoded_Ch2);
 800208c:	f8d7 0220 	ldr.w	r0, [r7, #544]	; 0x220
 8002090:	f006 fb5a 	bl	8008748 <free>
	free(encoded_Ch3);
 8002094:	f8d7 021c 	ldr.w	r0, [r7, #540]	; 0x21c
 8002098:	f006 fb56 	bl	8008748 <free>
	free(encoded_Ch4);
 800209c:	f8d7 0218 	ldr.w	r0, [r7, #536]	; 0x218
 80020a0:	f006 fb52 	bl	8008748 <free>
	free(encoded_D1);
 80020a4:	f8d7 0214 	ldr.w	r0, [r7, #532]	; 0x214
 80020a8:	f006 fb4e 	bl	8008748 <free>
	free(encoded_D2);
 80020ac:	f8d7 0210 	ldr.w	r0, [r7, #528]	; 0x210
 80020b0:	f006 fb4a 	bl	8008748 <free>
	free(encoded_D3);
 80020b4:	f8d7 020c 	ldr.w	r0, [r7, #524]	; 0x20c
 80020b8:	f006 fb46 	bl	8008748 <free>
	free(encoded_D4);
 80020bc:	f8d7 0208 	ldr.w	r0, [r7, #520]	; 0x208
 80020c0:	f006 fb42 	bl	8008748 <free>

}
 80020c4:	bf00      	nop
 80020c6:	f507 770d 	add.w	r7, r7, #564	; 0x234
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd90      	pop	{r4, r7, pc}
 80020ce:	bf00      	nop
 80020d0:	0800d320 	.word	0x0800d320
 80020d4:	0800d330 	.word	0x0800d330
 80020d8:	0800d340 	.word	0x0800d340
 80020dc:	0800d42c 	.word	0x0800d42c

080020e0 <url_encode>:



char* url_encode(const char* str)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b086      	sub	sp, #24
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
	const char* hex = "0123456789ABCDEF";
 80020e8:	4b2f      	ldr	r3, [pc, #188]	; (80021a8 <url_encode+0xc8>)
 80020ea:	613b      	str	r3, [r7, #16]
	char* encoded = malloc(strlen(str) * 3 + 1); // Allocate enough space
 80020ec:	6878      	ldr	r0, [r7, #4]
 80020ee:	f7fe f899 	bl	8000224 <strlen>
 80020f2:	4602      	mov	r2, r0
 80020f4:	4613      	mov	r3, r2
 80020f6:	005b      	lsls	r3, r3, #1
 80020f8:	4413      	add	r3, r2
 80020fa:	3301      	adds	r3, #1
 80020fc:	4618      	mov	r0, r3
 80020fe:	f006 fb1b 	bl	8008738 <malloc>
 8002102:	4603      	mov	r3, r0
 8002104:	60fb      	str	r3, [r7, #12]
	char* ptr = encoded;
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	617b      	str	r3, [r7, #20]

	while (*str) {
 800210a:	e040      	b.n	800218e <url_encode+0xae>
		if (isalnum((unsigned char)*str) || *str == '-' || *str == '_' || *str == '.' || *str == '~') {
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	781b      	ldrb	r3, [r3, #0]
 8002110:	3301      	adds	r3, #1
 8002112:	4a26      	ldr	r2, [pc, #152]	; (80021ac <url_encode+0xcc>)
 8002114:	4413      	add	r3, r2
 8002116:	781b      	ldrb	r3, [r3, #0]
 8002118:	f003 0307 	and.w	r3, r3, #7
 800211c:	2b00      	cmp	r3, #0
 800211e:	d10f      	bne.n	8002140 <url_encode+0x60>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	781b      	ldrb	r3, [r3, #0]
 8002124:	2b2d      	cmp	r3, #45	; 0x2d
 8002126:	d00b      	beq.n	8002140 <url_encode+0x60>
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	781b      	ldrb	r3, [r3, #0]
 800212c:	2b5f      	cmp	r3, #95	; 0x5f
 800212e:	d007      	beq.n	8002140 <url_encode+0x60>
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	781b      	ldrb	r3, [r3, #0]
 8002134:	2b2e      	cmp	r3, #46	; 0x2e
 8002136:	d003      	beq.n	8002140 <url_encode+0x60>
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	781b      	ldrb	r3, [r3, #0]
 800213c:	2b7e      	cmp	r3, #126	; 0x7e
 800213e:	d106      	bne.n	800214e <url_encode+0x6e>
			*ptr++ = *str;
 8002140:	697b      	ldr	r3, [r7, #20]
 8002142:	1c5a      	adds	r2, r3, #1
 8002144:	617a      	str	r2, [r7, #20]
 8002146:	687a      	ldr	r2, [r7, #4]
 8002148:	7812      	ldrb	r2, [r2, #0]
 800214a:	701a      	strb	r2, [r3, #0]
 800214c:	e01c      	b.n	8002188 <url_encode+0xa8>
		} else {
			*ptr++ = '%';
 800214e:	697b      	ldr	r3, [r7, #20]
 8002150:	1c5a      	adds	r2, r3, #1
 8002152:	617a      	str	r2, [r7, #20]
 8002154:	2225      	movs	r2, #37	; 0x25
 8002156:	701a      	strb	r2, [r3, #0]
			*ptr++ = hex[(*str >> 4) & 0xF];
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	781b      	ldrb	r3, [r3, #0]
 800215c:	091b      	lsrs	r3, r3, #4
 800215e:	b2db      	uxtb	r3, r3
 8002160:	f003 030f 	and.w	r3, r3, #15
 8002164:	693a      	ldr	r2, [r7, #16]
 8002166:	441a      	add	r2, r3
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	1c59      	adds	r1, r3, #1
 800216c:	6179      	str	r1, [r7, #20]
 800216e:	7812      	ldrb	r2, [r2, #0]
 8002170:	701a      	strb	r2, [r3, #0]
			*ptr++ = hex[*str & 0xF];
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	781b      	ldrb	r3, [r3, #0]
 8002176:	f003 030f 	and.w	r3, r3, #15
 800217a:	693a      	ldr	r2, [r7, #16]
 800217c:	441a      	add	r2, r3
 800217e:	697b      	ldr	r3, [r7, #20]
 8002180:	1c59      	adds	r1, r3, #1
 8002182:	6179      	str	r1, [r7, #20]
 8002184:	7812      	ldrb	r2, [r2, #0]
 8002186:	701a      	strb	r2, [r3, #0]
		}
		str++;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	3301      	adds	r3, #1
 800218c:	607b      	str	r3, [r7, #4]
	while (*str) {
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	781b      	ldrb	r3, [r3, #0]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d1ba      	bne.n	800210c <url_encode+0x2c>
	}
	*ptr = '\0';
 8002196:	697b      	ldr	r3, [r7, #20]
 8002198:	2200      	movs	r2, #0
 800219a:	701a      	strb	r2, [r3, #0]
	return encoded;
 800219c:	68fb      	ldr	r3, [r7, #12]
}
 800219e:	4618      	mov	r0, r3
 80021a0:	3718      	adds	r7, #24
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	0800d440 	.word	0x0800d440
 80021ac:	0800d46c 	.word	0x0800d46c

080021b0 <USER_I2C1_Init>:




void USER_I2C1_Init()
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80021b4:	4b12      	ldr	r3, [pc, #72]	; (8002200 <USER_I2C1_Init+0x50>)
 80021b6:	4a13      	ldr	r2, [pc, #76]	; (8002204 <USER_I2C1_Init+0x54>)
 80021b8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80021ba:	4b11      	ldr	r3, [pc, #68]	; (8002200 <USER_I2C1_Init+0x50>)
 80021bc:	4a12      	ldr	r2, [pc, #72]	; (8002208 <USER_I2C1_Init+0x58>)
 80021be:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80021c0:	4b0f      	ldr	r3, [pc, #60]	; (8002200 <USER_I2C1_Init+0x50>)
 80021c2:	2200      	movs	r2, #0
 80021c4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80021c6:	4b0e      	ldr	r3, [pc, #56]	; (8002200 <USER_I2C1_Init+0x50>)
 80021c8:	2200      	movs	r2, #0
 80021ca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80021cc:	4b0c      	ldr	r3, [pc, #48]	; (8002200 <USER_I2C1_Init+0x50>)
 80021ce:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80021d2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80021d4:	4b0a      	ldr	r3, [pc, #40]	; (8002200 <USER_I2C1_Init+0x50>)
 80021d6:	2200      	movs	r2, #0
 80021d8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80021da:	4b09      	ldr	r3, [pc, #36]	; (8002200 <USER_I2C1_Init+0x50>)
 80021dc:	2200      	movs	r2, #0
 80021de:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80021e0:	4b07      	ldr	r3, [pc, #28]	; (8002200 <USER_I2C1_Init+0x50>)
 80021e2:	2200      	movs	r2, #0
 80021e4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80021e6:	4b06      	ldr	r3, [pc, #24]	; (8002200 <USER_I2C1_Init+0x50>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80021ec:	4804      	ldr	r0, [pc, #16]	; (8002200 <USER_I2C1_Init+0x50>)
 80021ee:	f001 fe8b 	bl	8003f08 <HAL_I2C_Init>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d001      	beq.n	80021fc <USER_I2C1_Init+0x4c>
  {
    Error_Handler();
 80021f8:	f000 f9d3 	bl	80025a2 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80021fc:	bf00      	nop
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	200004c8 	.word	0x200004c8
 8002204:	40005400 	.word	0x40005400
 8002208:	000186a0 	.word	0x000186a0

0800220c <SystemClock_Config>:
 extern UART_HandleTypeDef huart1;
GPIO_InitTypeDef GPIO_InitStruct = {0};
uint8_t GPIO[4];

void SystemClock_Config(void)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b094      	sub	sp, #80	; 0x50
 8002210:	af00      	add	r7, sp, #0
	 RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002212:	f107 031c 	add.w	r3, r7, #28
 8002216:	2234      	movs	r2, #52	; 0x34
 8002218:	2100      	movs	r1, #0
 800221a:	4618      	mov	r0, r3
 800221c:	f006 fa9c 	bl	8008758 <memset>
	  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002220:	f107 0308 	add.w	r3, r7, #8
 8002224:	2200      	movs	r2, #0
 8002226:	601a      	str	r2, [r3, #0]
 8002228:	605a      	str	r2, [r3, #4]
 800222a:	609a      	str	r2, [r3, #8]
 800222c:	60da      	str	r2, [r3, #12]
 800222e:	611a      	str	r2, [r3, #16]

	  /** Configure the main internal regulator output voltage
	  */
	  __HAL_RCC_PWR_CLK_ENABLE();
 8002230:	2300      	movs	r3, #0
 8002232:	607b      	str	r3, [r7, #4]
 8002234:	4b2a      	ldr	r3, [pc, #168]	; (80022e0 <SystemClock_Config+0xd4>)
 8002236:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002238:	4a29      	ldr	r2, [pc, #164]	; (80022e0 <SystemClock_Config+0xd4>)
 800223a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800223e:	6413      	str	r3, [r2, #64]	; 0x40
 8002240:	4b27      	ldr	r3, [pc, #156]	; (80022e0 <SystemClock_Config+0xd4>)
 8002242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002244:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002248:	607b      	str	r3, [r7, #4]
 800224a:	687b      	ldr	r3, [r7, #4]
	  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800224c:	2300      	movs	r3, #0
 800224e:	603b      	str	r3, [r7, #0]
 8002250:	4b24      	ldr	r3, [pc, #144]	; (80022e4 <SystemClock_Config+0xd8>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002258:	4a22      	ldr	r2, [pc, #136]	; (80022e4 <SystemClock_Config+0xd8>)
 800225a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800225e:	6013      	str	r3, [r2, #0]
 8002260:	4b20      	ldr	r3, [pc, #128]	; (80022e4 <SystemClock_Config+0xd8>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002268:	603b      	str	r3, [r7, #0]
 800226a:	683b      	ldr	r3, [r7, #0]

	  /** Initializes the RCC Oscillators according to the specified parameters
	  * in the RCC_OscInitTypeDef structure.
	  */
	  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800226c:	2302      	movs	r3, #2
 800226e:	61fb      	str	r3, [r7, #28]
	  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002270:	2301      	movs	r3, #1
 8002272:	62bb      	str	r3, [r7, #40]	; 0x28
	  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002274:	2310      	movs	r3, #16
 8002276:	62fb      	str	r3, [r7, #44]	; 0x2c
	  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002278:	2302      	movs	r3, #2
 800227a:	637b      	str	r3, [r7, #52]	; 0x34
	  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800227c:	2300      	movs	r3, #0
 800227e:	63bb      	str	r3, [r7, #56]	; 0x38
	  RCC_OscInitStruct.PLL.PLLM = 16;
 8002280:	2310      	movs	r3, #16
 8002282:	63fb      	str	r3, [r7, #60]	; 0x3c
	  RCC_OscInitStruct.PLL.PLLN = 336;
 8002284:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8002288:	643b      	str	r3, [r7, #64]	; 0x40
	  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800228a:	2304      	movs	r3, #4
 800228c:	647b      	str	r3, [r7, #68]	; 0x44
	  RCC_OscInitStruct.PLL.PLLQ = 2;
 800228e:	2302      	movs	r3, #2
 8002290:	64bb      	str	r3, [r7, #72]	; 0x48
	  RCC_OscInitStruct.PLL.PLLR = 2;
 8002292:	2302      	movs	r3, #2
 8002294:	64fb      	str	r3, [r7, #76]	; 0x4c
	  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002296:	f107 031c 	add.w	r3, r7, #28
 800229a:	4618      	mov	r0, r3
 800229c:	f004 fe18 	bl	8006ed0 <HAL_RCC_OscConfig>
 80022a0:	4603      	mov	r3, r0
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d001      	beq.n	80022aa <SystemClock_Config+0x9e>
	  {
	    Error_Handler();
 80022a6:	f000 f97c 	bl	80025a2 <Error_Handler>
	  }

	  /** Initializes the CPU, AHB and APB buses clocks
	  */
	  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80022aa:	230f      	movs	r3, #15
 80022ac:	60bb      	str	r3, [r7, #8]
	                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80022ae:	2302      	movs	r3, #2
 80022b0:	60fb      	str	r3, [r7, #12]
	  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80022b2:	2300      	movs	r3, #0
 80022b4:	613b      	str	r3, [r7, #16]
	  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80022b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022ba:	617b      	str	r3, [r7, #20]
	  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80022bc:	2300      	movs	r3, #0
 80022be:	61bb      	str	r3, [r7, #24]

	  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80022c0:	f107 0308 	add.w	r3, r7, #8
 80022c4:	2102      	movs	r1, #2
 80022c6:	4618      	mov	r0, r3
 80022c8:	f004 fab8 	bl	800683c <HAL_RCC_ClockConfig>
 80022cc:	4603      	mov	r3, r0
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d001      	beq.n	80022d6 <SystemClock_Config+0xca>
	  {
	    Error_Handler();
 80022d2:	f000 f966 	bl	80025a2 <Error_Handler>
	  }
	}
 80022d6:	bf00      	nop
 80022d8:	3750      	adds	r7, #80	; 0x50
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	40023800 	.word	0x40023800
 80022e4:	40007000 	.word	0x40007000

080022e8 <user_USART1_UART_Init>:

 void user_USART1_UART_Init(void)
 {
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
	   /* USER CODE END USART1_Init 0 */

	   /* USER CODE BEGIN USART1_Init 1 */

	   /* USER CODE END USART1_Init 1 */
	   huart1.Instance = USART1;
 80022ec:	4b11      	ldr	r3, [pc, #68]	; (8002334 <user_USART1_UART_Init+0x4c>)
 80022ee:	4a12      	ldr	r2, [pc, #72]	; (8002338 <user_USART1_UART_Init+0x50>)
 80022f0:	601a      	str	r2, [r3, #0]
	   huart1.Init.BaudRate = 115200;
 80022f2:	4b10      	ldr	r3, [pc, #64]	; (8002334 <user_USART1_UART_Init+0x4c>)
 80022f4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80022f8:	605a      	str	r2, [r3, #4]
	   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80022fa:	4b0e      	ldr	r3, [pc, #56]	; (8002334 <user_USART1_UART_Init+0x4c>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	609a      	str	r2, [r3, #8]
	   huart1.Init.StopBits = UART_STOPBITS_1;
 8002300:	4b0c      	ldr	r3, [pc, #48]	; (8002334 <user_USART1_UART_Init+0x4c>)
 8002302:	2200      	movs	r2, #0
 8002304:	60da      	str	r2, [r3, #12]
	   huart1.Init.Parity = UART_PARITY_NONE;
 8002306:	4b0b      	ldr	r3, [pc, #44]	; (8002334 <user_USART1_UART_Init+0x4c>)
 8002308:	2200      	movs	r2, #0
 800230a:	611a      	str	r2, [r3, #16]
	   huart1.Init.Mode = UART_MODE_TX_RX;
 800230c:	4b09      	ldr	r3, [pc, #36]	; (8002334 <user_USART1_UART_Init+0x4c>)
 800230e:	220c      	movs	r2, #12
 8002310:	615a      	str	r2, [r3, #20]
	   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002312:	4b08      	ldr	r3, [pc, #32]	; (8002334 <user_USART1_UART_Init+0x4c>)
 8002314:	2200      	movs	r2, #0
 8002316:	619a      	str	r2, [r3, #24]
	   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002318:	4b06      	ldr	r3, [pc, #24]	; (8002334 <user_USART1_UART_Init+0x4c>)
 800231a:	2200      	movs	r2, #0
 800231c:	61da      	str	r2, [r3, #28]
	   if (HAL_UART_Init(&huart1) != HAL_OK)
 800231e:	4805      	ldr	r0, [pc, #20]	; (8002334 <user_USART1_UART_Init+0x4c>)
 8002320:	f005 f874 	bl	800740c <HAL_UART_Init>
 8002324:	4603      	mov	r3, r0
 8002326:	2b00      	cmp	r3, #0
 8002328:	d001      	beq.n	800232e <user_USART1_UART_Init+0x46>
	   {
	     Error_Handler();
 800232a:	f000 f93a 	bl	80025a2 <Error_Handler>
	   }
	   /* USER CODE BEGIN USART1_Init 2 */

	   /* USER CODE END USART1_Init 2 */

	 }
 800232e:	bf00      	nop
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop
 8002334:	200002c4 	.word	0x200002c4
 8002338:	40011000 	.word	0x40011000

0800233c <user_GPIO_Init>:

 void user_GPIO_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin,mode PIN_mode)
 {
 800233c:	b580      	push	{r7, lr}
 800233e:	b086      	sub	sp, #24
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
 8002344:	460b      	mov	r3, r1
 8002346:	807b      	strh	r3, [r7, #2]
 8002348:	4613      	mov	r3, r2
 800234a:	707b      	strb	r3, [r7, #1]
   //GPIO_InitTypeDef GPIO_InitStruct = {0};
 /* USER CODE BEGIN MX_GPIO_Init_1 */
 /* USER CODE END MX_GPIO_Init_1 */

   /* GPIO Ports Clock Enable */
	 __HAL_RCC_GPIOA_CLK_ENABLE();
 800234c:	2300      	movs	r3, #0
 800234e:	617b      	str	r3, [r7, #20]
 8002350:	4b28      	ldr	r3, [pc, #160]	; (80023f4 <user_GPIO_Init+0xb8>)
 8002352:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002354:	4a27      	ldr	r2, [pc, #156]	; (80023f4 <user_GPIO_Init+0xb8>)
 8002356:	f043 0301 	orr.w	r3, r3, #1
 800235a:	6313      	str	r3, [r2, #48]	; 0x30
 800235c:	4b25      	ldr	r3, [pc, #148]	; (80023f4 <user_GPIO_Init+0xb8>)
 800235e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002360:	f003 0301 	and.w	r3, r3, #1
 8002364:	617b      	str	r3, [r7, #20]
 8002366:	697b      	ldr	r3, [r7, #20]
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002368:	2300      	movs	r3, #0
 800236a:	613b      	str	r3, [r7, #16]
 800236c:	4b21      	ldr	r3, [pc, #132]	; (80023f4 <user_GPIO_Init+0xb8>)
 800236e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002370:	4a20      	ldr	r2, [pc, #128]	; (80023f4 <user_GPIO_Init+0xb8>)
 8002372:	f043 0304 	orr.w	r3, r3, #4
 8002376:	6313      	str	r3, [r2, #48]	; 0x30
 8002378:	4b1e      	ldr	r3, [pc, #120]	; (80023f4 <user_GPIO_Init+0xb8>)
 800237a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800237c:	f003 0304 	and.w	r3, r3, #4
 8002380:	613b      	str	r3, [r7, #16]
 8002382:	693b      	ldr	r3, [r7, #16]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002384:	2300      	movs	r3, #0
 8002386:	60fb      	str	r3, [r7, #12]
 8002388:	4b1a      	ldr	r3, [pc, #104]	; (80023f4 <user_GPIO_Init+0xb8>)
 800238a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800238c:	4a19      	ldr	r2, [pc, #100]	; (80023f4 <user_GPIO_Init+0xb8>)
 800238e:	f043 0302 	orr.w	r3, r3, #2
 8002392:	6313      	str	r3, [r2, #48]	; 0x30
 8002394:	4b17      	ldr	r3, [pc, #92]	; (80023f4 <user_GPIO_Init+0xb8>)
 8002396:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002398:	f003 0302 	and.w	r3, r3, #2
 800239c:	60fb      	str	r3, [r7, #12]
 800239e:	68fb      	ldr	r3, [r7, #12]

   /*Configure GPIO pin Output Level */
     HAL_GPIO_WritePin(GPIOx, GPIO_Pin,PIN_mode);
 80023a0:	787a      	ldrb	r2, [r7, #1]
 80023a2:	887b      	ldrh	r3, [r7, #2]
 80023a4:	4619      	mov	r1, r3
 80023a6:	6878      	ldr	r0, [r7, #4]
 80023a8:	f001 fd94 	bl	8003ed4 <HAL_GPIO_WritePin>

     if(PIN_mode == OUTPUT)
 80023ac:	787b      	ldrb	r3, [r7, #1]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d106      	bne.n	80023c0 <user_GPIO_Init+0x84>
     {
    	gpio_output(GPIOx,GPIO_Pin,PIN_mode);
 80023b2:	787a      	ldrb	r2, [r7, #1]
 80023b4:	887b      	ldrh	r3, [r7, #2]
 80023b6:	4619      	mov	r1, r3
 80023b8:	6878      	ldr	r0, [r7, #4]
 80023ba:	f000 f81f 	bl	80023fc <gpio_output>
 80023be:	e008      	b.n	80023d2 <user_GPIO_Init+0x96>
     }
     else if(PIN_mode == INPUT)
 80023c0:	787b      	ldrb	r3, [r7, #1]
 80023c2:	2b01      	cmp	r3, #1
 80023c4:	d105      	bne.n	80023d2 <user_GPIO_Init+0x96>
     {
         gpio_input(GPIOx,GPIO_Pin,PIN_mode);
 80023c6:	787a      	ldrb	r2, [r7, #1]
 80023c8:	887b      	ldrh	r3, [r7, #2]
 80023ca:	4619      	mov	r1, r3
 80023cc:	6878      	ldr	r0, [r7, #4]
 80023ce:	f000 f837 	bl	8002440 <gpio_input>
     }

     /*Configure GPIO pin : VCP_RX_Pin */
  // GPIO_InitStruct.Pin = VCP_RX_Pin;
     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023d2:	4b09      	ldr	r3, [pc, #36]	; (80023f8 <user_GPIO_Init+0xbc>)
 80023d4:	2202      	movs	r2, #2
 80023d6:	605a      	str	r2, [r3, #4]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d8:	4b07      	ldr	r3, [pc, #28]	; (80023f8 <user_GPIO_Init+0xbc>)
 80023da:	2200      	movs	r2, #0
 80023dc:	609a      	str	r2, [r3, #8]
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023de:	4b06      	ldr	r3, [pc, #24]	; (80023f8 <user_GPIO_Init+0xbc>)
 80023e0:	2203      	movs	r2, #3
 80023e2:	60da      	str	r2, [r3, #12]
      GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80023e4:	4b04      	ldr	r3, [pc, #16]	; (80023f8 <user_GPIO_Init+0xbc>)
 80023e6:	2207      	movs	r2, #7
 80023e8:	611a      	str	r2, [r3, #16]
   //HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);

 /* USER CODE BEGIN MX_GPIO_Init_2 */
 /* USER CODE END MX_GPIO_Init_2 */
 }
 80023ea:	bf00      	nop
 80023ec:	3718      	adds	r7, #24
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	40023800 	.word	0x40023800
 80023f8:	200004b4 	.word	0x200004b4

080023fc <gpio_output>:

 void gpio_output(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin,mode PIN_mode)
 {
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b088      	sub	sp, #32
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
 8002404:	460b      	mov	r3, r1
 8002406:	807b      	strh	r3, [r7, #2]
 8002408:	4613      	mov	r3, r2
 800240a:	707b      	strb	r3, [r7, #1]
     GPIO_InitTypeDef GPIO_InitStruct = {0};
 800240c:	f107 030c 	add.w	r3, r7, #12
 8002410:	2200      	movs	r2, #0
 8002412:	601a      	str	r2, [r3, #0]
 8002414:	605a      	str	r2, [r3, #4]
 8002416:	609a      	str	r2, [r3, #8]
 8002418:	60da      	str	r2, [r3, #12]
 800241a:	611a      	str	r2, [r3, #16]

     /* Configure GPIO pins : PA3 PA4 PA5 PA6 PA7 */
     GPIO_InitStruct.Pin = GPIO_Pin;
 800241c:	887b      	ldrh	r3, [r7, #2]
 800241e:	60fb      	str	r3, [r7, #12]
     GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002420:	2301      	movs	r3, #1
 8002422:	613b      	str	r3, [r7, #16]
     GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002424:	2300      	movs	r3, #0
 8002426:	617b      	str	r3, [r7, #20]
     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002428:	2300      	movs	r3, #0
 800242a:	61bb      	str	r3, [r7, #24]
     HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 800242c:	f107 030c 	add.w	r3, r7, #12
 8002430:	4619      	mov	r1, r3
 8002432:	6878      	ldr	r0, [r7, #4]
 8002434:	f001 fba2 	bl	8003b7c <HAL_GPIO_Init>
 }
 8002438:	bf00      	nop
 800243a:	3720      	adds	r7, #32
 800243c:	46bd      	mov	sp, r7
 800243e:	bd80      	pop	{r7, pc}

08002440 <gpio_input>:

 void gpio_input(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, mode PIN_mode)
 {
 8002440:	b580      	push	{r7, lr}
 8002442:	b088      	sub	sp, #32
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
 8002448:	460b      	mov	r3, r1
 800244a:	807b      	strh	r3, [r7, #2]
 800244c:	4613      	mov	r3, r2
 800244e:	707b      	strb	r3, [r7, #1]
     GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002450:	f107 030c 	add.w	r3, r7, #12
 8002454:	2200      	movs	r2, #0
 8002456:	601a      	str	r2, [r3, #0]
 8002458:	605a      	str	r2, [r3, #4]
 800245a:	609a      	str	r2, [r3, #8]
 800245c:	60da      	str	r2, [r3, #12]
 800245e:	611a      	str	r2, [r3, #16]

     /* Configure GPIO pins : PA3 PA4 PA5 PA6 */
     GPIO_InitStruct.Pin = GPIO_Pin;
 8002460:	887b      	ldrh	r3, [r7, #2]
 8002462:	60fb      	str	r3, [r7, #12]
     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002464:	2300      	movs	r3, #0
 8002466:	613b      	str	r3, [r7, #16]
     GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002468:	2300      	movs	r3, #0
 800246a:	617b      	str	r3, [r7, #20]
     HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 800246c:	f107 030c 	add.w	r3, r7, #12
 8002470:	4619      	mov	r1, r3
 8002472:	6878      	ldr	r0, [r7, #4]
 8002474:	f001 fb82 	bl	8003b7c <HAL_GPIO_Init>
 }
 8002478:	bf00      	nop
 800247a:	3720      	adds	r7, #32
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}

08002480 <data_receive>:




void data_receive()
 {
 8002480:	b580      	push	{r7, lr}
 8002482:	af00      	add	r7, sp, #0
	 if (HAL_UART_Receive(&huart1,(uint8_t *)tx_data,20,1000) == HAL_ERROR)
 8002484:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002488:	2214      	movs	r2, #20
 800248a:	4905      	ldr	r1, [pc, #20]	; (80024a0 <data_receive+0x20>)
 800248c:	4805      	ldr	r0, [pc, #20]	; (80024a4 <data_receive+0x24>)
 800248e:	f005 f89c 	bl	80075ca <HAL_UART_Receive>
 8002492:	4603      	mov	r3, r0
 8002494:	2b01      	cmp	r3, #1
 8002496:	d101      	bne.n	800249c <data_receive+0x1c>
	 {
			 Error_Handler();
 8002498:	f000 f883 	bl	80025a2 <Error_Handler>
	 }
 }
 800249c:	bf00      	nop
 800249e:	bd80      	pop	{r7, pc}
 80024a0:	200002b4 	.word	0x200002b4
 80024a4:	200002c4 	.word	0x200002c4

080024a8 <read_gpio>:
//		 Error_Handler();
//	 }
// }

 myPinState read_gpio(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
 {
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b082      	sub	sp, #8
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
 80024b0:	460b      	mov	r3, r1
 80024b2:	807b      	strh	r3, [r7, #2]
	return HAL_GPIO_ReadPin(GPIOx, GPIO_Pin);
 80024b4:	887b      	ldrh	r3, [r7, #2]
 80024b6:	4619      	mov	r1, r3
 80024b8:	6878      	ldr	r0, [r7, #4]
 80024ba:	f001 fcf3 	bl	8003ea4 <HAL_GPIO_ReadPin>
 80024be:	4603      	mov	r3, r0

 }
 80024c0:	4618      	mov	r0, r3
 80024c2:	3708      	adds	r7, #8
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bd80      	pop	{r7, pc}

080024c8 <write_gpio>:

 myPinState write_gpio(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, myPinState PinState)
 {
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b082      	sub	sp, #8
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
 80024d0:	460b      	mov	r3, r1
 80024d2:	807b      	strh	r3, [r7, #2]
 80024d4:	4613      	mov	r3, r2
 80024d6:	707b      	strb	r3, [r7, #1]
    HAL_GPIO_WritePin(GPIOx, GPIO_Pin,PinState);
 80024d8:	787a      	ldrb	r2, [r7, #1]
 80024da:	887b      	ldrh	r3, [r7, #2]
 80024dc:	4619      	mov	r1, r3
 80024de:	6878      	ldr	r0, [r7, #4]
 80024e0:	f001 fcf8 	bl	8003ed4 <HAL_GPIO_WritePin>
    return PinState;
 80024e4:	787b      	ldrb	r3, [r7, #1]
 }
 80024e6:	4618      	mov	r0, r3
 80024e8:	3708      	adds	r7, #8
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
	...

080024f0 <uart3_tx>:


extern UART_HandleTypeDef huart3;

void uart3_tx(uint8_t* buf)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b082      	sub	sp, #8
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
	 HAL_UART_Transmit(&huart3, buf, strlen((char*)buf), HAL_MAX_DELAY);
 80024f8:	6878      	ldr	r0, [r7, #4]
 80024fa:	f7fd fe93 	bl	8000224 <strlen>
 80024fe:	4603      	mov	r3, r0
 8002500:	b29a      	uxth	r2, r3
 8002502:	f04f 33ff 	mov.w	r3, #4294967295
 8002506:	6879      	ldr	r1, [r7, #4]
 8002508:	4804      	ldr	r0, [pc, #16]	; (800251c <uart3_tx+0x2c>)
 800250a:	f004 ffcc 	bl	80074a6 <HAL_UART_Transmit>
	 HAL_Delay(100);
 800250e:	2064      	movs	r0, #100	; 0x64
 8002510:	f000 fc16 	bl	8002d40 <HAL_Delay>
}
 8002514:	bf00      	nop
 8002516:	3708      	adds	r7, #8
 8002518:	46bd      	mov	sp, r7
 800251a:	bd80      	pop	{r7, pc}
 800251c:	20000560 	.word	0x20000560

08002520 <USER_USART3_UART_Init>:


void USER_USART3_UART_Init()
{
 8002520:	b580      	push	{r7, lr}
 8002522:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002524:	4b11      	ldr	r3, [pc, #68]	; (800256c <USER_USART3_UART_Init+0x4c>)
 8002526:	4a12      	ldr	r2, [pc, #72]	; (8002570 <USER_USART3_UART_Init+0x50>)
 8002528:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800252a:	4b10      	ldr	r3, [pc, #64]	; (800256c <USER_USART3_UART_Init+0x4c>)
 800252c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002530:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002532:	4b0e      	ldr	r3, [pc, #56]	; (800256c <USER_USART3_UART_Init+0x4c>)
 8002534:	2200      	movs	r2, #0
 8002536:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002538:	4b0c      	ldr	r3, [pc, #48]	; (800256c <USER_USART3_UART_Init+0x4c>)
 800253a:	2200      	movs	r2, #0
 800253c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800253e:	4b0b      	ldr	r3, [pc, #44]	; (800256c <USER_USART3_UART_Init+0x4c>)
 8002540:	2200      	movs	r2, #0
 8002542:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002544:	4b09      	ldr	r3, [pc, #36]	; (800256c <USER_USART3_UART_Init+0x4c>)
 8002546:	220c      	movs	r2, #12
 8002548:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800254a:	4b08      	ldr	r3, [pc, #32]	; (800256c <USER_USART3_UART_Init+0x4c>)
 800254c:	2200      	movs	r2, #0
 800254e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002550:	4b06      	ldr	r3, [pc, #24]	; (800256c <USER_USART3_UART_Init+0x4c>)
 8002552:	2200      	movs	r2, #0
 8002554:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002556:	4805      	ldr	r0, [pc, #20]	; (800256c <USER_USART3_UART_Init+0x4c>)
 8002558:	f004 ff58 	bl	800740c <HAL_UART_Init>
 800255c:	4603      	mov	r3, r0
 800255e:	2b00      	cmp	r3, #0
 8002560:	d001      	beq.n	8002566 <USER_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002562:	f000 f81e 	bl	80025a2 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002566:	bf00      	nop
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	20000560 	.word	0x20000560
 8002570:	40004800 	.word	0x40004800

08002574 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002578:	f000 fb70 	bl	8002c5c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800257c:	f7ff fe46 	bl	800220c <SystemClock_Config>
//  MX_UART4_Init();
//  MX_USART1_UART_Init();
//  MX_ADC1_Init();
  /* USER CODE BEGIN 2 */
//  MX_GPIO_Init();
    USER_GPIO_Init();
 8002580:	f7ff fbac 	bl	8001cdc <USER_GPIO_Init>
    USER_I2C1_Init();
 8002584:	f7ff fe14 	bl	80021b0 <USER_I2C1_Init>
    USER_USART3_UART_Init();
 8002588:	f7ff ffca 	bl	8002520 <USER_USART3_UART_Init>
    user_USART1_UART_Init();
 800258c:	f7ff feac 	bl	80022e8 <user_USART1_UART_Init>
    UART4_Init();
 8002590:	f7ff fc6e 	bl	8001e70 <UART4_Init>
    USER_ADC1_Init();
 8002594:	f7ff fb68 	bl	8001c68 <USER_ADC1_Init>

    Gsm_Init();
 8002598:	f7ff fcb2 	bl	8001f00 <Gsm_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  application();
 800259c:	f7fe fd5c 	bl	8001058 <application>
 80025a0:	e7fc      	b.n	800259c <main+0x28>

080025a2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80025a2:	b480      	push	{r7}
 80025a4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80025a6:	b672      	cpsid	i
}
 80025a8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80025aa:	e7fe      	b.n	80025aa <Error_Handler+0x8>

080025ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b082      	sub	sp, #8
 80025b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025b2:	2300      	movs	r3, #0
 80025b4:	607b      	str	r3, [r7, #4]
 80025b6:	4b10      	ldr	r3, [pc, #64]	; (80025f8 <HAL_MspInit+0x4c>)
 80025b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025ba:	4a0f      	ldr	r2, [pc, #60]	; (80025f8 <HAL_MspInit+0x4c>)
 80025bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80025c0:	6453      	str	r3, [r2, #68]	; 0x44
 80025c2:	4b0d      	ldr	r3, [pc, #52]	; (80025f8 <HAL_MspInit+0x4c>)
 80025c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80025ca:	607b      	str	r3, [r7, #4]
 80025cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80025ce:	2300      	movs	r3, #0
 80025d0:	603b      	str	r3, [r7, #0]
 80025d2:	4b09      	ldr	r3, [pc, #36]	; (80025f8 <HAL_MspInit+0x4c>)
 80025d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d6:	4a08      	ldr	r2, [pc, #32]	; (80025f8 <HAL_MspInit+0x4c>)
 80025d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025dc:	6413      	str	r3, [r2, #64]	; 0x40
 80025de:	4b06      	ldr	r3, [pc, #24]	; (80025f8 <HAL_MspInit+0x4c>)
 80025e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025e6:	603b      	str	r3, [r7, #0]
 80025e8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80025ea:	2007      	movs	r0, #7
 80025ec:	f001 f9e4 	bl	80039b8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025f0:	bf00      	nop
 80025f2:	3708      	adds	r7, #8
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}
 80025f8:	40023800 	.word	0x40023800

080025fc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b08c      	sub	sp, #48	; 0x30
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002604:	f107 031c 	add.w	r3, r7, #28
 8002608:	2200      	movs	r2, #0
 800260a:	601a      	str	r2, [r3, #0]
 800260c:	605a      	str	r2, [r3, #4]
 800260e:	609a      	str	r2, [r3, #8]
 8002610:	60da      	str	r2, [r3, #12]
 8002612:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a35      	ldr	r2, [pc, #212]	; (80026f0 <HAL_ADC_MspInit+0xf4>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d163      	bne.n	80026e6 <HAL_ADC_MspInit+0xea>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800261e:	2300      	movs	r3, #0
 8002620:	61bb      	str	r3, [r7, #24]
 8002622:	4b34      	ldr	r3, [pc, #208]	; (80026f4 <HAL_ADC_MspInit+0xf8>)
 8002624:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002626:	4a33      	ldr	r2, [pc, #204]	; (80026f4 <HAL_ADC_MspInit+0xf8>)
 8002628:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800262c:	6453      	str	r3, [r2, #68]	; 0x44
 800262e:	4b31      	ldr	r3, [pc, #196]	; (80026f4 <HAL_ADC_MspInit+0xf8>)
 8002630:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002632:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002636:	61bb      	str	r3, [r7, #24]
 8002638:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800263a:	2300      	movs	r3, #0
 800263c:	617b      	str	r3, [r7, #20]
 800263e:	4b2d      	ldr	r3, [pc, #180]	; (80026f4 <HAL_ADC_MspInit+0xf8>)
 8002640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002642:	4a2c      	ldr	r2, [pc, #176]	; (80026f4 <HAL_ADC_MspInit+0xf8>)
 8002644:	f043 0304 	orr.w	r3, r3, #4
 8002648:	6313      	str	r3, [r2, #48]	; 0x30
 800264a:	4b2a      	ldr	r3, [pc, #168]	; (80026f4 <HAL_ADC_MspInit+0xf8>)
 800264c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800264e:	f003 0304 	and.w	r3, r3, #4
 8002652:	617b      	str	r3, [r7, #20]
 8002654:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002656:	2300      	movs	r3, #0
 8002658:	613b      	str	r3, [r7, #16]
 800265a:	4b26      	ldr	r3, [pc, #152]	; (80026f4 <HAL_ADC_MspInit+0xf8>)
 800265c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800265e:	4a25      	ldr	r2, [pc, #148]	; (80026f4 <HAL_ADC_MspInit+0xf8>)
 8002660:	f043 0301 	orr.w	r3, r3, #1
 8002664:	6313      	str	r3, [r2, #48]	; 0x30
 8002666:	4b23      	ldr	r3, [pc, #140]	; (80026f4 <HAL_ADC_MspInit+0xf8>)
 8002668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800266a:	f003 0301 	and.w	r3, r3, #1
 800266e:	613b      	str	r3, [r7, #16]
 8002670:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002672:	2300      	movs	r3, #0
 8002674:	60fb      	str	r3, [r7, #12]
 8002676:	4b1f      	ldr	r3, [pc, #124]	; (80026f4 <HAL_ADC_MspInit+0xf8>)
 8002678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800267a:	4a1e      	ldr	r2, [pc, #120]	; (80026f4 <HAL_ADC_MspInit+0xf8>)
 800267c:	f043 0302 	orr.w	r3, r3, #2
 8002680:	6313      	str	r3, [r2, #48]	; 0x30
 8002682:	4b1c      	ldr	r3, [pc, #112]	; (80026f4 <HAL_ADC_MspInit+0xf8>)
 8002684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002686:	f003 0302 	and.w	r3, r3, #2
 800268a:	60fb      	str	r3, [r7, #12]
 800268c:	68fb      	ldr	r3, [r7, #12]
    PC0     ------> ADC1_IN10
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800268e:	2301      	movs	r3, #1
 8002690:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002692:	2303      	movs	r3, #3
 8002694:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002696:	2300      	movs	r3, #0
 8002698:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800269a:	f107 031c 	add.w	r3, r7, #28
 800269e:	4619      	mov	r1, r3
 80026a0:	4815      	ldr	r0, [pc, #84]	; (80026f8 <HAL_ADC_MspInit+0xfc>)
 80026a2:	f001 fa6b 	bl	8003b7c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80026a6:	2360      	movs	r3, #96	; 0x60
 80026a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80026aa:	2303      	movs	r3, #3
 80026ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ae:	2300      	movs	r3, #0
 80026b0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026b2:	f107 031c 	add.w	r3, r7, #28
 80026b6:	4619      	mov	r1, r3
 80026b8:	4810      	ldr	r0, [pc, #64]	; (80026fc <HAL_ADC_MspInit+0x100>)
 80026ba:	f001 fa5f 	bl	8003b7c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80026be:	2302      	movs	r3, #2
 80026c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80026c2:	2303      	movs	r3, #3
 80026c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c6:	2300      	movs	r3, #0
 80026c8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026ca:	f107 031c 	add.w	r3, r7, #28
 80026ce:	4619      	mov	r1, r3
 80026d0:	480b      	ldr	r0, [pc, #44]	; (8002700 <HAL_ADC_MspInit+0x104>)
 80026d2:	f001 fa53 	bl	8003b7c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80026d6:	2200      	movs	r2, #0
 80026d8:	2100      	movs	r1, #0
 80026da:	2012      	movs	r0, #18
 80026dc:	f001 f977 	bl	80039ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80026e0:	2012      	movs	r0, #18
 80026e2:	f001 f990 	bl	8003a06 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80026e6:	bf00      	nop
 80026e8:	3730      	adds	r7, #48	; 0x30
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	40012000 	.word	0x40012000
 80026f4:	40023800 	.word	0x40023800
 80026f8:	40020800 	.word	0x40020800
 80026fc:	40020000 	.word	0x40020000
 8002700:	40020400 	.word	0x40020400

08002704 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b08a      	sub	sp, #40	; 0x28
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800270c:	f107 0314 	add.w	r3, r7, #20
 8002710:	2200      	movs	r2, #0
 8002712:	601a      	str	r2, [r3, #0]
 8002714:	605a      	str	r2, [r3, #4]
 8002716:	609a      	str	r2, [r3, #8]
 8002718:	60da      	str	r2, [r3, #12]
 800271a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a21      	ldr	r2, [pc, #132]	; (80027a8 <HAL_I2C_MspInit+0xa4>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d13c      	bne.n	80027a0 <HAL_I2C_MspInit+0x9c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002726:	2300      	movs	r3, #0
 8002728:	613b      	str	r3, [r7, #16]
 800272a:	4b20      	ldr	r3, [pc, #128]	; (80027ac <HAL_I2C_MspInit+0xa8>)
 800272c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800272e:	4a1f      	ldr	r2, [pc, #124]	; (80027ac <HAL_I2C_MspInit+0xa8>)
 8002730:	f043 0302 	orr.w	r3, r3, #2
 8002734:	6313      	str	r3, [r2, #48]	; 0x30
 8002736:	4b1d      	ldr	r3, [pc, #116]	; (80027ac <HAL_I2C_MspInit+0xa8>)
 8002738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800273a:	f003 0302 	and.w	r3, r3, #2
 800273e:	613b      	str	r3, [r7, #16]
 8002740:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002742:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002746:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002748:	2312      	movs	r3, #18
 800274a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800274c:	2300      	movs	r3, #0
 800274e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002750:	2303      	movs	r3, #3
 8002752:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002754:	2304      	movs	r3, #4
 8002756:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002758:	f107 0314 	add.w	r3, r7, #20
 800275c:	4619      	mov	r1, r3
 800275e:	4814      	ldr	r0, [pc, #80]	; (80027b0 <HAL_I2C_MspInit+0xac>)
 8002760:	f001 fa0c 	bl	8003b7c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002764:	2300      	movs	r3, #0
 8002766:	60fb      	str	r3, [r7, #12]
 8002768:	4b10      	ldr	r3, [pc, #64]	; (80027ac <HAL_I2C_MspInit+0xa8>)
 800276a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800276c:	4a0f      	ldr	r2, [pc, #60]	; (80027ac <HAL_I2C_MspInit+0xa8>)
 800276e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002772:	6413      	str	r3, [r2, #64]	; 0x40
 8002774:	4b0d      	ldr	r3, [pc, #52]	; (80027ac <HAL_I2C_MspInit+0xa8>)
 8002776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002778:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800277c:	60fb      	str	r3, [r7, #12]
 800277e:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8002780:	2200      	movs	r2, #0
 8002782:	2100      	movs	r1, #0
 8002784:	201f      	movs	r0, #31
 8002786:	f001 f922 	bl	80039ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800278a:	201f      	movs	r0, #31
 800278c:	f001 f93b 	bl	8003a06 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8002790:	2200      	movs	r2, #0
 8002792:	2100      	movs	r1, #0
 8002794:	2020      	movs	r0, #32
 8002796:	f001 f91a 	bl	80039ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800279a:	2020      	movs	r0, #32
 800279c:	f001 f933 	bl	8003a06 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80027a0:	bf00      	nop
 80027a2:	3728      	adds	r7, #40	; 0x28
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	40005400 	.word	0x40005400
 80027ac:	40023800 	.word	0x40023800
 80027b0:	40020400 	.word	0x40020400

080027b4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b08e      	sub	sp, #56	; 0x38
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80027c0:	2200      	movs	r2, #0
 80027c2:	601a      	str	r2, [r3, #0]
 80027c4:	605a      	str	r2, [r3, #4]
 80027c6:	609a      	str	r2, [r3, #8]
 80027c8:	60da      	str	r2, [r3, #12]
 80027ca:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a67      	ldr	r2, [pc, #412]	; (8002970 <HAL_UART_MspInit+0x1bc>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d134      	bne.n	8002840 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80027d6:	2300      	movs	r3, #0
 80027d8:	623b      	str	r3, [r7, #32]
 80027da:	4b66      	ldr	r3, [pc, #408]	; (8002974 <HAL_UART_MspInit+0x1c0>)
 80027dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027de:	4a65      	ldr	r2, [pc, #404]	; (8002974 <HAL_UART_MspInit+0x1c0>)
 80027e0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80027e4:	6413      	str	r3, [r2, #64]	; 0x40
 80027e6:	4b63      	ldr	r3, [pc, #396]	; (8002974 <HAL_UART_MspInit+0x1c0>)
 80027e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80027ee:	623b      	str	r3, [r7, #32]
 80027f0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027f2:	2300      	movs	r3, #0
 80027f4:	61fb      	str	r3, [r7, #28]
 80027f6:	4b5f      	ldr	r3, [pc, #380]	; (8002974 <HAL_UART_MspInit+0x1c0>)
 80027f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027fa:	4a5e      	ldr	r2, [pc, #376]	; (8002974 <HAL_UART_MspInit+0x1c0>)
 80027fc:	f043 0301 	orr.w	r3, r3, #1
 8002800:	6313      	str	r3, [r2, #48]	; 0x30
 8002802:	4b5c      	ldr	r3, [pc, #368]	; (8002974 <HAL_UART_MspInit+0x1c0>)
 8002804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002806:	f003 0301 	and.w	r3, r3, #1
 800280a:	61fb      	str	r3, [r7, #28]
 800280c:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800280e:	2303      	movs	r3, #3
 8002810:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002812:	2302      	movs	r3, #2
 8002814:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002816:	2300      	movs	r3, #0
 8002818:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800281a:	2303      	movs	r3, #3
 800281c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800281e:	2308      	movs	r3, #8
 8002820:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002822:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002826:	4619      	mov	r1, r3
 8002828:	4853      	ldr	r0, [pc, #332]	; (8002978 <HAL_UART_MspInit+0x1c4>)
 800282a:	f001 f9a7 	bl	8003b7c <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 800282e:	2200      	movs	r2, #0
 8002830:	2100      	movs	r1, #0
 8002832:	2034      	movs	r0, #52	; 0x34
 8002834:	f001 f8cb 	bl	80039ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8002838:	2034      	movs	r0, #52	; 0x34
 800283a:	f001 f8e4 	bl	8003a06 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800283e:	e092      	b.n	8002966 <HAL_UART_MspInit+0x1b2>
  else if(huart->Instance==USART1)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a4d      	ldr	r2, [pc, #308]	; (800297c <HAL_UART_MspInit+0x1c8>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d135      	bne.n	80028b6 <HAL_UART_MspInit+0x102>
    __HAL_RCC_USART1_CLK_ENABLE();
 800284a:	2300      	movs	r3, #0
 800284c:	61bb      	str	r3, [r7, #24]
 800284e:	4b49      	ldr	r3, [pc, #292]	; (8002974 <HAL_UART_MspInit+0x1c0>)
 8002850:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002852:	4a48      	ldr	r2, [pc, #288]	; (8002974 <HAL_UART_MspInit+0x1c0>)
 8002854:	f043 0310 	orr.w	r3, r3, #16
 8002858:	6453      	str	r3, [r2, #68]	; 0x44
 800285a:	4b46      	ldr	r3, [pc, #280]	; (8002974 <HAL_UART_MspInit+0x1c0>)
 800285c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800285e:	f003 0310 	and.w	r3, r3, #16
 8002862:	61bb      	str	r3, [r7, #24]
 8002864:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002866:	2300      	movs	r3, #0
 8002868:	617b      	str	r3, [r7, #20]
 800286a:	4b42      	ldr	r3, [pc, #264]	; (8002974 <HAL_UART_MspInit+0x1c0>)
 800286c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800286e:	4a41      	ldr	r2, [pc, #260]	; (8002974 <HAL_UART_MspInit+0x1c0>)
 8002870:	f043 0301 	orr.w	r3, r3, #1
 8002874:	6313      	str	r3, [r2, #48]	; 0x30
 8002876:	4b3f      	ldr	r3, [pc, #252]	; (8002974 <HAL_UART_MspInit+0x1c0>)
 8002878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800287a:	f003 0301 	and.w	r3, r3, #1
 800287e:	617b      	str	r3, [r7, #20]
 8002880:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002882:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002886:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002888:	2302      	movs	r3, #2
 800288a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800288c:	2300      	movs	r3, #0
 800288e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002890:	2303      	movs	r3, #3
 8002892:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002894:	2307      	movs	r3, #7
 8002896:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002898:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800289c:	4619      	mov	r1, r3
 800289e:	4836      	ldr	r0, [pc, #216]	; (8002978 <HAL_UART_MspInit+0x1c4>)
 80028a0:	f001 f96c 	bl	8003b7c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80028a4:	2200      	movs	r2, #0
 80028a6:	2100      	movs	r1, #0
 80028a8:	2025      	movs	r0, #37	; 0x25
 80028aa:	f001 f890 	bl	80039ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80028ae:	2025      	movs	r0, #37	; 0x25
 80028b0:	f001 f8a9 	bl	8003a06 <HAL_NVIC_EnableIRQ>
}
 80028b4:	e057      	b.n	8002966 <HAL_UART_MspInit+0x1b2>
  else if(huart->Instance==USART3)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4a31      	ldr	r2, [pc, #196]	; (8002980 <HAL_UART_MspInit+0x1cc>)
 80028bc:	4293      	cmp	r3, r2
 80028be:	d152      	bne.n	8002966 <HAL_UART_MspInit+0x1b2>
    __HAL_RCC_USART3_CLK_ENABLE();
 80028c0:	2300      	movs	r3, #0
 80028c2:	613b      	str	r3, [r7, #16]
 80028c4:	4b2b      	ldr	r3, [pc, #172]	; (8002974 <HAL_UART_MspInit+0x1c0>)
 80028c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c8:	4a2a      	ldr	r2, [pc, #168]	; (8002974 <HAL_UART_MspInit+0x1c0>)
 80028ca:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028ce:	6413      	str	r3, [r2, #64]	; 0x40
 80028d0:	4b28      	ldr	r3, [pc, #160]	; (8002974 <HAL_UART_MspInit+0x1c0>)
 80028d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80028d8:	613b      	str	r3, [r7, #16]
 80028da:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80028dc:	2300      	movs	r3, #0
 80028de:	60fb      	str	r3, [r7, #12]
 80028e0:	4b24      	ldr	r3, [pc, #144]	; (8002974 <HAL_UART_MspInit+0x1c0>)
 80028e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e4:	4a23      	ldr	r2, [pc, #140]	; (8002974 <HAL_UART_MspInit+0x1c0>)
 80028e6:	f043 0304 	orr.w	r3, r3, #4
 80028ea:	6313      	str	r3, [r2, #48]	; 0x30
 80028ec:	4b21      	ldr	r3, [pc, #132]	; (8002974 <HAL_UART_MspInit+0x1c0>)
 80028ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f0:	f003 0304 	and.w	r3, r3, #4
 80028f4:	60fb      	str	r3, [r7, #12]
 80028f6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028f8:	2300      	movs	r3, #0
 80028fa:	60bb      	str	r3, [r7, #8]
 80028fc:	4b1d      	ldr	r3, [pc, #116]	; (8002974 <HAL_UART_MspInit+0x1c0>)
 80028fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002900:	4a1c      	ldr	r2, [pc, #112]	; (8002974 <HAL_UART_MspInit+0x1c0>)
 8002902:	f043 0302 	orr.w	r3, r3, #2
 8002906:	6313      	str	r3, [r2, #48]	; 0x30
 8002908:	4b1a      	ldr	r3, [pc, #104]	; (8002974 <HAL_UART_MspInit+0x1c0>)
 800290a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800290c:	f003 0302 	and.w	r3, r3, #2
 8002910:	60bb      	str	r3, [r7, #8]
 8002912:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002914:	2320      	movs	r3, #32
 8002916:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002918:	2302      	movs	r3, #2
 800291a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800291c:	2300      	movs	r3, #0
 800291e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002920:	2303      	movs	r3, #3
 8002922:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002924:	2307      	movs	r3, #7
 8002926:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002928:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800292c:	4619      	mov	r1, r3
 800292e:	4815      	ldr	r0, [pc, #84]	; (8002984 <HAL_UART_MspInit+0x1d0>)
 8002930:	f001 f924 	bl	8003b7c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002934:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002938:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800293a:	2302      	movs	r3, #2
 800293c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800293e:	2300      	movs	r3, #0
 8002940:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002942:	2303      	movs	r3, #3
 8002944:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002946:	2307      	movs	r3, #7
 8002948:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800294a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800294e:	4619      	mov	r1, r3
 8002950:	480d      	ldr	r0, [pc, #52]	; (8002988 <HAL_UART_MspInit+0x1d4>)
 8002952:	f001 f913 	bl	8003b7c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002956:	2200      	movs	r2, #0
 8002958:	2100      	movs	r1, #0
 800295a:	2027      	movs	r0, #39	; 0x27
 800295c:	f001 f837 	bl	80039ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002960:	2027      	movs	r0, #39	; 0x27
 8002962:	f001 f850 	bl	8003a06 <HAL_NVIC_EnableIRQ>
}
 8002966:	bf00      	nop
 8002968:	3738      	adds	r7, #56	; 0x38
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}
 800296e:	bf00      	nop
 8002970:	40004c00 	.word	0x40004c00
 8002974:	40023800 	.word	0x40023800
 8002978:	40020000 	.word	0x40020000
 800297c:	40011000 	.word	0x40011000
 8002980:	40004800 	.word	0x40004800
 8002984:	40020800 	.word	0x40020800
 8002988:	40020400 	.word	0x40020400

0800298c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800298c:	b480      	push	{r7}
 800298e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002990:	e7fe      	b.n	8002990 <NMI_Handler+0x4>

08002992 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002992:	b480      	push	{r7}
 8002994:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002996:	e7fe      	b.n	8002996 <HardFault_Handler+0x4>

08002998 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002998:	b480      	push	{r7}
 800299a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800299c:	e7fe      	b.n	800299c <MemManage_Handler+0x4>

0800299e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800299e:	b480      	push	{r7}
 80029a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80029a2:	e7fe      	b.n	80029a2 <BusFault_Handler+0x4>

080029a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80029a4:	b480      	push	{r7}
 80029a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029a8:	e7fe      	b.n	80029a8 <UsageFault_Handler+0x4>

080029aa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029aa:	b480      	push	{r7}
 80029ac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80029ae:	bf00      	nop
 80029b0:	46bd      	mov	sp, r7
 80029b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b6:	4770      	bx	lr

080029b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80029b8:	b480      	push	{r7}
 80029ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80029bc:	bf00      	nop
 80029be:	46bd      	mov	sp, r7
 80029c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c4:	4770      	bx	lr

080029c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80029c6:	b480      	push	{r7}
 80029c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80029ca:	bf00      	nop
 80029cc:	46bd      	mov	sp, r7
 80029ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d2:	4770      	bx	lr

080029d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80029d8:	f000 f992 	bl	8002d00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80029dc:	bf00      	nop
 80029de:	bd80      	pop	{r7, pc}

080029e0 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 interrupts.
  */
void ADC_IRQHandler(void)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80029e4:	4802      	ldr	r0, [pc, #8]	; (80029f0 <ADC_IRQHandler+0x10>)
 80029e6:	f000 fba3 	bl	8003130 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80029ea:	bf00      	nop
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	bf00      	nop
 80029f0:	20000408 	.word	0x20000408

080029f4 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80029f8:	4802      	ldr	r0, [pc, #8]	; (8002a04 <I2C1_EV_IRQHandler+0x10>)
 80029fa:	f001 fee9 	bl	80047d0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80029fe:	bf00      	nop
 8002a00:	bd80      	pop	{r7, pc}
 8002a02:	bf00      	nop
 8002a04:	200004c8 	.word	0x200004c8

08002a08 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002a0c:	4802      	ldr	r0, [pc, #8]	; (8002a18 <I2C1_ER_IRQHandler+0x10>)
 8002a0e:	f002 f850 	bl	8004ab2 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002a12:	bf00      	nop
 8002a14:	bd80      	pop	{r7, pc}
 8002a16:	bf00      	nop
 8002a18:	200004c8 	.word	0x200004c8

08002a1c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002a20:	4802      	ldr	r0, [pc, #8]	; (8002a2c <USART1_IRQHandler+0x10>)
 8002a22:	f004 fee9 	bl	80077f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002a26:	bf00      	nop
 8002a28:	bd80      	pop	{r7, pc}
 8002a2a:	bf00      	nop
 8002a2c:	200002c4 	.word	0x200002c4

08002a30 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002a34:	4802      	ldr	r0, [pc, #8]	; (8002a40 <USART3_IRQHandler+0x10>)
 8002a36:	f004 fedf 	bl	80077f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002a3a:	bf00      	nop
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	20000560 	.word	0x20000560

08002a44 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8002a48:	4802      	ldr	r0, [pc, #8]	; (8002a54 <UART4_IRQHandler+0x10>)
 8002a4a:	f004 fed5 	bl	80077f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8002a4e:	bf00      	nop
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	2000051c 	.word	0x2000051c

08002a58 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	af00      	add	r7, sp, #0
  return 1;
 8002a5c:	2301      	movs	r3, #1
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	46bd      	mov	sp, r7
 8002a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a66:	4770      	bx	lr

08002a68 <_kill>:

int _kill(int pid, int sig)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b082      	sub	sp, #8
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
 8002a70:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002a72:	f005 fe37 	bl	80086e4 <__errno>
 8002a76:	4603      	mov	r3, r0
 8002a78:	2216      	movs	r2, #22
 8002a7a:	601a      	str	r2, [r3, #0]
  return -1;
 8002a7c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	3708      	adds	r7, #8
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd80      	pop	{r7, pc}

08002a88 <_exit>:

void _exit (int status)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b082      	sub	sp, #8
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002a90:	f04f 31ff 	mov.w	r1, #4294967295
 8002a94:	6878      	ldr	r0, [r7, #4]
 8002a96:	f7ff ffe7 	bl	8002a68 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002a9a:	e7fe      	b.n	8002a9a <_exit+0x12>

08002a9c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b086      	sub	sp, #24
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	60f8      	str	r0, [r7, #12]
 8002aa4:	60b9      	str	r1, [r7, #8]
 8002aa6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	617b      	str	r3, [r7, #20]
 8002aac:	e00a      	b.n	8002ac4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002aae:	f3af 8000 	nop.w
 8002ab2:	4601      	mov	r1, r0
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	1c5a      	adds	r2, r3, #1
 8002ab8:	60ba      	str	r2, [r7, #8]
 8002aba:	b2ca      	uxtb	r2, r1
 8002abc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002abe:	697b      	ldr	r3, [r7, #20]
 8002ac0:	3301      	adds	r3, #1
 8002ac2:	617b      	str	r3, [r7, #20]
 8002ac4:	697a      	ldr	r2, [r7, #20]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	dbf0      	blt.n	8002aae <_read+0x12>
  }

  return len;
 8002acc:	687b      	ldr	r3, [r7, #4]
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	3718      	adds	r7, #24
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}

08002ad6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002ad6:	b580      	push	{r7, lr}
 8002ad8:	b086      	sub	sp, #24
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	60f8      	str	r0, [r7, #12]
 8002ade:	60b9      	str	r1, [r7, #8]
 8002ae0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	617b      	str	r3, [r7, #20]
 8002ae6:	e009      	b.n	8002afc <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	1c5a      	adds	r2, r3, #1
 8002aec:	60ba      	str	r2, [r7, #8]
 8002aee:	781b      	ldrb	r3, [r3, #0]
 8002af0:	4618      	mov	r0, r3
 8002af2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	3301      	adds	r3, #1
 8002afa:	617b      	str	r3, [r7, #20]
 8002afc:	697a      	ldr	r2, [r7, #20]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	429a      	cmp	r2, r3
 8002b02:	dbf1      	blt.n	8002ae8 <_write+0x12>
  }
  return len;
 8002b04:	687b      	ldr	r3, [r7, #4]
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	3718      	adds	r7, #24
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}

08002b0e <_close>:

int _close(int file)
{
 8002b0e:	b480      	push	{r7}
 8002b10:	b083      	sub	sp, #12
 8002b12:	af00      	add	r7, sp, #0
 8002b14:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002b16:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	370c      	adds	r7, #12
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b24:	4770      	bx	lr

08002b26 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002b26:	b480      	push	{r7}
 8002b28:	b083      	sub	sp, #12
 8002b2a:	af00      	add	r7, sp, #0
 8002b2c:	6078      	str	r0, [r7, #4]
 8002b2e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002b36:	605a      	str	r2, [r3, #4]
  return 0;
 8002b38:	2300      	movs	r3, #0
}
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	370c      	adds	r7, #12
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b44:	4770      	bx	lr

08002b46 <_isatty>:

int _isatty(int file)
{
 8002b46:	b480      	push	{r7}
 8002b48:	b083      	sub	sp, #12
 8002b4a:	af00      	add	r7, sp, #0
 8002b4c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002b4e:	2301      	movs	r3, #1
}
 8002b50:	4618      	mov	r0, r3
 8002b52:	370c      	adds	r7, #12
 8002b54:	46bd      	mov	sp, r7
 8002b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5a:	4770      	bx	lr

08002b5c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b085      	sub	sp, #20
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	60f8      	str	r0, [r7, #12]
 8002b64:	60b9      	str	r1, [r7, #8]
 8002b66:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002b68:	2300      	movs	r3, #0
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3714      	adds	r7, #20
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b74:	4770      	bx	lr
	...

08002b78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b086      	sub	sp, #24
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b80:	4a14      	ldr	r2, [pc, #80]	; (8002bd4 <_sbrk+0x5c>)
 8002b82:	4b15      	ldr	r3, [pc, #84]	; (8002bd8 <_sbrk+0x60>)
 8002b84:	1ad3      	subs	r3, r2, r3
 8002b86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b8c:	4b13      	ldr	r3, [pc, #76]	; (8002bdc <_sbrk+0x64>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d102      	bne.n	8002b9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b94:	4b11      	ldr	r3, [pc, #68]	; (8002bdc <_sbrk+0x64>)
 8002b96:	4a12      	ldr	r2, [pc, #72]	; (8002be0 <_sbrk+0x68>)
 8002b98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b9a:	4b10      	ldr	r3, [pc, #64]	; (8002bdc <_sbrk+0x64>)
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	4413      	add	r3, r2
 8002ba2:	693a      	ldr	r2, [r7, #16]
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d207      	bcs.n	8002bb8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ba8:	f005 fd9c 	bl	80086e4 <__errno>
 8002bac:	4603      	mov	r3, r0
 8002bae:	220c      	movs	r2, #12
 8002bb0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002bb2:	f04f 33ff 	mov.w	r3, #4294967295
 8002bb6:	e009      	b.n	8002bcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002bb8:	4b08      	ldr	r3, [pc, #32]	; (8002bdc <_sbrk+0x64>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002bbe:	4b07      	ldr	r3, [pc, #28]	; (8002bdc <_sbrk+0x64>)
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	4413      	add	r3, r2
 8002bc6:	4a05      	ldr	r2, [pc, #20]	; (8002bdc <_sbrk+0x64>)
 8002bc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002bca:	68fb      	ldr	r3, [r7, #12]
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	3718      	adds	r7, #24
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}
 8002bd4:	20020000 	.word	0x20020000
 8002bd8:	00000400 	.word	0x00000400
 8002bdc:	200005a4 	.word	0x200005a4
 8002be0:	200005c0 	.word	0x200005c0

08002be4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002be4:	b480      	push	{r7}
 8002be6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002be8:	4b06      	ldr	r3, [pc, #24]	; (8002c04 <SystemInit+0x20>)
 8002bea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bee:	4a05      	ldr	r2, [pc, #20]	; (8002c04 <SystemInit+0x20>)
 8002bf0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002bf4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002bf8:	bf00      	nop
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c00:	4770      	bx	lr
 8002c02:	bf00      	nop
 8002c04:	e000ed00 	.word	0xe000ed00

08002c08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002c08:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002c40 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002c0c:	480d      	ldr	r0, [pc, #52]	; (8002c44 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002c0e:	490e      	ldr	r1, [pc, #56]	; (8002c48 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002c10:	4a0e      	ldr	r2, [pc, #56]	; (8002c4c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002c12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c14:	e002      	b.n	8002c1c <LoopCopyDataInit>

08002c16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c1a:	3304      	adds	r3, #4

08002c1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c20:	d3f9      	bcc.n	8002c16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c22:	4a0b      	ldr	r2, [pc, #44]	; (8002c50 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002c24:	4c0b      	ldr	r4, [pc, #44]	; (8002c54 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002c26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c28:	e001      	b.n	8002c2e <LoopFillZerobss>

08002c2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c2c:	3204      	adds	r2, #4

08002c2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c30:	d3fb      	bcc.n	8002c2a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002c32:	f7ff ffd7 	bl	8002be4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002c36:	f005 fd5b 	bl	80086f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c3a:	f7ff fc9b 	bl	8002574 <main>
  bx  lr    
 8002c3e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002c40:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002c44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c48:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002c4c:	0800d980 	.word	0x0800d980
  ldr r2, =_sbss
 8002c50:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002c54:	200005bc 	.word	0x200005bc

08002c58 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c58:	e7fe      	b.n	8002c58 <CAN1_RX0_IRQHandler>
	...

08002c5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002c60:	4b0e      	ldr	r3, [pc, #56]	; (8002c9c <HAL_Init+0x40>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a0d      	ldr	r2, [pc, #52]	; (8002c9c <HAL_Init+0x40>)
 8002c66:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002c6a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002c6c:	4b0b      	ldr	r3, [pc, #44]	; (8002c9c <HAL_Init+0x40>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a0a      	ldr	r2, [pc, #40]	; (8002c9c <HAL_Init+0x40>)
 8002c72:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002c76:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c78:	4b08      	ldr	r3, [pc, #32]	; (8002c9c <HAL_Init+0x40>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a07      	ldr	r2, [pc, #28]	; (8002c9c <HAL_Init+0x40>)
 8002c7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c82:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c84:	2003      	movs	r0, #3
 8002c86:	f000 fe97 	bl	80039b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c8a:	2000      	movs	r0, #0
 8002c8c:	f000 f808 	bl	8002ca0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c90:	f7ff fc8c 	bl	80025ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c94:	2300      	movs	r3, #0
}
 8002c96:	4618      	mov	r0, r3
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	40023c00 	.word	0x40023c00

08002ca0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b082      	sub	sp, #8
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ca8:	4b12      	ldr	r3, [pc, #72]	; (8002cf4 <HAL_InitTick+0x54>)
 8002caa:	681a      	ldr	r2, [r3, #0]
 8002cac:	4b12      	ldr	r3, [pc, #72]	; (8002cf8 <HAL_InitTick+0x58>)
 8002cae:	781b      	ldrb	r3, [r3, #0]
 8002cb0:	4619      	mov	r1, r3
 8002cb2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002cb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002cba:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	f000 feaf 	bl	8003a22 <HAL_SYSTICK_Config>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d001      	beq.n	8002cce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e00e      	b.n	8002cec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2b0f      	cmp	r3, #15
 8002cd2:	d80a      	bhi.n	8002cea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	6879      	ldr	r1, [r7, #4]
 8002cd8:	f04f 30ff 	mov.w	r0, #4294967295
 8002cdc:	f000 fe77 	bl	80039ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ce0:	4a06      	ldr	r2, [pc, #24]	; (8002cfc <HAL_InitTick+0x5c>)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	e000      	b.n	8002cec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002cea:	2301      	movs	r3, #1
}
 8002cec:	4618      	mov	r0, r3
 8002cee:	3708      	adds	r7, #8
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bd80      	pop	{r7, pc}
 8002cf4:	20000000 	.word	0x20000000
 8002cf8:	20000008 	.word	0x20000008
 8002cfc:	20000004 	.word	0x20000004

08002d00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d00:	b480      	push	{r7}
 8002d02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d04:	4b06      	ldr	r3, [pc, #24]	; (8002d20 <HAL_IncTick+0x20>)
 8002d06:	781b      	ldrb	r3, [r3, #0]
 8002d08:	461a      	mov	r2, r3
 8002d0a:	4b06      	ldr	r3, [pc, #24]	; (8002d24 <HAL_IncTick+0x24>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4413      	add	r3, r2
 8002d10:	4a04      	ldr	r2, [pc, #16]	; (8002d24 <HAL_IncTick+0x24>)
 8002d12:	6013      	str	r3, [r2, #0]
}
 8002d14:	bf00      	nop
 8002d16:	46bd      	mov	sp, r7
 8002d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1c:	4770      	bx	lr
 8002d1e:	bf00      	nop
 8002d20:	20000008 	.word	0x20000008
 8002d24:	200005a8 	.word	0x200005a8

08002d28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	af00      	add	r7, sp, #0
  return uwTick;
 8002d2c:	4b03      	ldr	r3, [pc, #12]	; (8002d3c <HAL_GetTick+0x14>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
}
 8002d30:	4618      	mov	r0, r3
 8002d32:	46bd      	mov	sp, r7
 8002d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d38:	4770      	bx	lr
 8002d3a:	bf00      	nop
 8002d3c:	200005a8 	.word	0x200005a8

08002d40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b084      	sub	sp, #16
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d48:	f7ff ffee 	bl	8002d28 <HAL_GetTick>
 8002d4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d58:	d005      	beq.n	8002d66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d5a:	4b0a      	ldr	r3, [pc, #40]	; (8002d84 <HAL_Delay+0x44>)
 8002d5c:	781b      	ldrb	r3, [r3, #0]
 8002d5e:	461a      	mov	r2, r3
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	4413      	add	r3, r2
 8002d64:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002d66:	bf00      	nop
 8002d68:	f7ff ffde 	bl	8002d28 <HAL_GetTick>
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	68bb      	ldr	r3, [r7, #8]
 8002d70:	1ad3      	subs	r3, r2, r3
 8002d72:	68fa      	ldr	r2, [r7, #12]
 8002d74:	429a      	cmp	r2, r3
 8002d76:	d8f7      	bhi.n	8002d68 <HAL_Delay+0x28>
  {
  }
}
 8002d78:	bf00      	nop
 8002d7a:	bf00      	nop
 8002d7c:	3710      	adds	r7, #16
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	bf00      	nop
 8002d84:	20000008 	.word	0x20000008

08002d88 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b084      	sub	sp, #16
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d90:	2300      	movs	r3, #0
 8002d92:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d101      	bne.n	8002d9e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	e033      	b.n	8002e06 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d109      	bne.n	8002dba <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002da6:	6878      	ldr	r0, [r7, #4]
 8002da8:	f7ff fc28 	bl	80025fc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2200      	movs	r2, #0
 8002db0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2200      	movs	r2, #0
 8002db6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dbe:	f003 0310 	and.w	r3, r3, #16
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d118      	bne.n	8002df8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dca:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002dce:	f023 0302 	bic.w	r3, r3, #2
 8002dd2:	f043 0202 	orr.w	r2, r3, #2
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002dda:	6878      	ldr	r0, [r7, #4]
 8002ddc:	f000 fc16 	bl	800360c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2200      	movs	r2, #0
 8002de4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dea:	f023 0303 	bic.w	r3, r3, #3
 8002dee:	f043 0201 	orr.w	r2, r3, #1
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	641a      	str	r2, [r3, #64]	; 0x40
 8002df6:	e001      	b.n	8002dfc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2200      	movs	r2, #0
 8002e00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002e04:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e06:	4618      	mov	r0, r3
 8002e08:	3710      	adds	r7, #16
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}
	...

08002e10 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002e10:	b480      	push	{r7}
 8002e12:	b085      	sub	sp, #20
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002e18:	2300      	movs	r3, #0
 8002e1a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e22:	2b01      	cmp	r3, #1
 8002e24:	d101      	bne.n	8002e2a <HAL_ADC_Start+0x1a>
 8002e26:	2302      	movs	r3, #2
 8002e28:	e0b2      	b.n	8002f90 <HAL_ADC_Start+0x180>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2201      	movs	r2, #1
 8002e2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	f003 0301 	and.w	r3, r3, #1
 8002e3c:	2b01      	cmp	r3, #1
 8002e3e:	d018      	beq.n	8002e72 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	689a      	ldr	r2, [r3, #8]
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f042 0201 	orr.w	r2, r2, #1
 8002e4e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002e50:	4b52      	ldr	r3, [pc, #328]	; (8002f9c <HAL_ADC_Start+0x18c>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a52      	ldr	r2, [pc, #328]	; (8002fa0 <HAL_ADC_Start+0x190>)
 8002e56:	fba2 2303 	umull	r2, r3, r2, r3
 8002e5a:	0c9a      	lsrs	r2, r3, #18
 8002e5c:	4613      	mov	r3, r2
 8002e5e:	005b      	lsls	r3, r3, #1
 8002e60:	4413      	add	r3, r2
 8002e62:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002e64:	e002      	b.n	8002e6c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002e66:	68bb      	ldr	r3, [r7, #8]
 8002e68:	3b01      	subs	r3, #1
 8002e6a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002e6c:	68bb      	ldr	r3, [r7, #8]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d1f9      	bne.n	8002e66 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	689b      	ldr	r3, [r3, #8]
 8002e78:	f003 0301 	and.w	r3, r3, #1
 8002e7c:	2b01      	cmp	r3, #1
 8002e7e:	d17a      	bne.n	8002f76 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e84:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002e88:	f023 0301 	bic.w	r3, r3, #1
 8002e8c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d007      	beq.n	8002eb2 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ea6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002eaa:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002eba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ebe:	d106      	bne.n	8002ece <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ec4:	f023 0206 	bic.w	r2, r3, #6
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	645a      	str	r2, [r3, #68]	; 0x44
 8002ecc:	e002      	b.n	8002ed4 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002edc:	4b31      	ldr	r3, [pc, #196]	; (8002fa4 <HAL_ADC_Start+0x194>)
 8002ede:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002ee8:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	f003 031f 	and.w	r3, r3, #31
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d12a      	bne.n	8002f4c <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a2b      	ldr	r2, [pc, #172]	; (8002fa8 <HAL_ADC_Start+0x198>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d015      	beq.n	8002f2c <HAL_ADC_Start+0x11c>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a29      	ldr	r2, [pc, #164]	; (8002fac <HAL_ADC_Start+0x19c>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d105      	bne.n	8002f16 <HAL_ADC_Start+0x106>
 8002f0a:	4b26      	ldr	r3, [pc, #152]	; (8002fa4 <HAL_ADC_Start+0x194>)
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	f003 031f 	and.w	r3, r3, #31
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d00a      	beq.n	8002f2c <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a25      	ldr	r2, [pc, #148]	; (8002fb0 <HAL_ADC_Start+0x1a0>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d136      	bne.n	8002f8e <HAL_ADC_Start+0x17e>
 8002f20:	4b20      	ldr	r3, [pc, #128]	; (8002fa4 <HAL_ADC_Start+0x194>)
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	f003 0310 	and.w	r3, r3, #16
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d130      	bne.n	8002f8e <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	689b      	ldr	r3, [r3, #8]
 8002f32:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d129      	bne.n	8002f8e <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	689a      	ldr	r2, [r3, #8]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002f48:	609a      	str	r2, [r3, #8]
 8002f4a:	e020      	b.n	8002f8e <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4a15      	ldr	r2, [pc, #84]	; (8002fa8 <HAL_ADC_Start+0x198>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d11b      	bne.n	8002f8e <HAL_ADC_Start+0x17e>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	689b      	ldr	r3, [r3, #8]
 8002f5c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d114      	bne.n	8002f8e <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	689a      	ldr	r2, [r3, #8]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002f72:	609a      	str	r2, [r3, #8]
 8002f74:	e00b      	b.n	8002f8e <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f7a:	f043 0210 	orr.w	r2, r3, #16
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f86:	f043 0201 	orr.w	r2, r3, #1
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002f8e:	2300      	movs	r3, #0
}
 8002f90:	4618      	mov	r0, r3
 8002f92:	3714      	adds	r7, #20
 8002f94:	46bd      	mov	sp, r7
 8002f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9a:	4770      	bx	lr
 8002f9c:	20000000 	.word	0x20000000
 8002fa0:	431bde83 	.word	0x431bde83
 8002fa4:	40012300 	.word	0x40012300
 8002fa8:	40012000 	.word	0x40012000
 8002fac:	40012100 	.word	0x40012100
 8002fb0:	40012200 	.word	0x40012200

08002fb4 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	b083      	sub	sp, #12
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002fc2:	2b01      	cmp	r3, #1
 8002fc4:	d101      	bne.n	8002fca <HAL_ADC_Stop+0x16>
 8002fc6:	2302      	movs	r3, #2
 8002fc8:	e021      	b.n	800300e <HAL_ADC_Stop+0x5a>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2201      	movs	r2, #1
 8002fce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	689a      	ldr	r2, [r3, #8]
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f022 0201 	bic.w	r2, r2, #1
 8002fe0:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	689b      	ldr	r3, [r3, #8]
 8002fe8:	f003 0301 	and.w	r3, r3, #1
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d109      	bne.n	8003004 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ff4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002ff8:	f023 0301 	bic.w	r3, r3, #1
 8002ffc:	f043 0201 	orr.w	r2, r3, #1
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2200      	movs	r2, #0
 8003008:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800300c:	2300      	movs	r3, #0
}
 800300e:	4618      	mov	r0, r3
 8003010:	370c      	adds	r7, #12
 8003012:	46bd      	mov	sp, r7
 8003014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003018:	4770      	bx	lr

0800301a <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800301a:	b580      	push	{r7, lr}
 800301c:	b084      	sub	sp, #16
 800301e:	af00      	add	r7, sp, #0
 8003020:	6078      	str	r0, [r7, #4]
 8003022:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003024:	2300      	movs	r3, #0
 8003026:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003032:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003036:	d113      	bne.n	8003060 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003042:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003046:	d10b      	bne.n	8003060 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800304c:	f043 0220 	orr.w	r2, r3, #32
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2200      	movs	r2, #0
 8003058:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 800305c:	2301      	movs	r3, #1
 800305e:	e063      	b.n	8003128 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8003060:	f7ff fe62 	bl	8002d28 <HAL_GetTick>
 8003064:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003066:	e021      	b.n	80030ac <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800306e:	d01d      	beq.n	80030ac <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d007      	beq.n	8003086 <HAL_ADC_PollForConversion+0x6c>
 8003076:	f7ff fe57 	bl	8002d28 <HAL_GetTick>
 800307a:	4602      	mov	r2, r0
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	1ad3      	subs	r3, r2, r3
 8003080:	683a      	ldr	r2, [r7, #0]
 8003082:	429a      	cmp	r2, r3
 8003084:	d212      	bcs.n	80030ac <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f003 0302 	and.w	r3, r3, #2
 8003090:	2b02      	cmp	r3, #2
 8003092:	d00b      	beq.n	80030ac <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003098:	f043 0204 	orr.w	r2, r3, #4
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2200      	movs	r2, #0
 80030a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 80030a8:	2303      	movs	r3, #3
 80030aa:	e03d      	b.n	8003128 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 0302 	and.w	r3, r3, #2
 80030b6:	2b02      	cmp	r3, #2
 80030b8:	d1d6      	bne.n	8003068 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f06f 0212 	mvn.w	r2, #18
 80030c2:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	689b      	ldr	r3, [r3, #8]
 80030d6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d123      	bne.n	8003126 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d11f      	bne.n	8003126 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030ec:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d006      	beq.n	8003102 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	689b      	ldr	r3, [r3, #8]
 80030fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d111      	bne.n	8003126 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003106:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003112:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003116:	2b00      	cmp	r3, #0
 8003118:	d105      	bne.n	8003126 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800311e:	f043 0201 	orr.w	r2, r3, #1
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003126:	2300      	movs	r3, #0
}
 8003128:	4618      	mov	r0, r3
 800312a:	3710      	adds	r7, #16
 800312c:	46bd      	mov	sp, r7
 800312e:	bd80      	pop	{r7, pc}

08003130 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b086      	sub	sp, #24
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8003138:	2300      	movs	r3, #0
 800313a:	617b      	str	r3, [r7, #20]
 800313c:	2300      	movs	r3, #0
 800313e:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	f003 0302 	and.w	r3, r3, #2
 8003156:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8003158:	68bb      	ldr	r3, [r7, #8]
 800315a:	f003 0320 	and.w	r3, r3, #32
 800315e:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8003160:	697b      	ldr	r3, [r7, #20]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d049      	beq.n	80031fa <HAL_ADC_IRQHandler+0xca>
 8003166:	693b      	ldr	r3, [r7, #16]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d046      	beq.n	80031fa <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003170:	f003 0310 	and.w	r3, r3, #16
 8003174:	2b00      	cmp	r3, #0
 8003176:	d105      	bne.n	8003184 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800317c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	689b      	ldr	r3, [r3, #8]
 800318a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800318e:	2b00      	cmp	r3, #0
 8003190:	d12b      	bne.n	80031ea <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003196:	2b00      	cmp	r3, #0
 8003198:	d127      	bne.n	80031ea <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031a0:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d006      	beq.n	80031b6 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	689b      	ldr	r3, [r3, #8]
 80031ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d119      	bne.n	80031ea <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	685a      	ldr	r2, [r3, #4]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f022 0220 	bic.w	r2, r2, #32
 80031c4:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ca:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d105      	bne.n	80031ea <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031e2:	f043 0201 	orr.w	r2, r3, #1
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80031ea:	6878      	ldr	r0, [r7, #4]
 80031ec:	f000 f8bd 	bl	800336a <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f06f 0212 	mvn.w	r2, #18
 80031f8:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	f003 0304 	and.w	r3, r3, #4
 8003200:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8003202:	68bb      	ldr	r3, [r7, #8]
 8003204:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003208:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 800320a:	697b      	ldr	r3, [r7, #20]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d057      	beq.n	80032c0 <HAL_ADC_IRQHandler+0x190>
 8003210:	693b      	ldr	r3, [r7, #16]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d054      	beq.n	80032c0 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800321a:	f003 0310 	and.w	r3, r3, #16
 800321e:	2b00      	cmp	r3, #0
 8003220:	d105      	bne.n	800322e <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003226:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	689b      	ldr	r3, [r3, #8]
 8003234:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8003238:	2b00      	cmp	r3, #0
 800323a:	d139      	bne.n	80032b0 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003242:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003246:	2b00      	cmp	r3, #0
 8003248:	d006      	beq.n	8003258 <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	689b      	ldr	r3, [r3, #8]
 8003250:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003254:	2b00      	cmp	r3, #0
 8003256:	d12b      	bne.n	80032b0 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8003262:	2b00      	cmp	r3, #0
 8003264:	d124      	bne.n	80032b0 <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003270:	2b00      	cmp	r3, #0
 8003272:	d11d      	bne.n	80032b0 <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003278:	2b00      	cmp	r3, #0
 800327a:	d119      	bne.n	80032b0 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	685a      	ldr	r2, [r3, #4]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800328a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003290:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800329c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d105      	bne.n	80032b0 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032a8:	f043 0201 	orr.w	r2, r3, #1
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80032b0:	6878      	ldr	r0, [r7, #4]
 80032b2:	f000 faa7 	bl	8003804 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f06f 020c 	mvn.w	r2, #12
 80032be:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	f003 0301 	and.w	r3, r3, #1
 80032c6:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80032c8:	68bb      	ldr	r3, [r7, #8]
 80032ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032ce:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d017      	beq.n	8003306 <HAL_ADC_IRQHandler+0x1d6>
 80032d6:	693b      	ldr	r3, [r7, #16]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d014      	beq.n	8003306 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f003 0301 	and.w	r3, r3, #1
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	d10d      	bne.n	8003306 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ee:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80032f6:	6878      	ldr	r0, [r7, #4]
 80032f8:	f000 f841 	bl	800337e <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f06f 0201 	mvn.w	r2, #1
 8003304:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	f003 0320 	and.w	r3, r3, #32
 800330c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003314:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d015      	beq.n	8003348 <HAL_ADC_IRQHandler+0x218>
 800331c:	693b      	ldr	r3, [r7, #16]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d012      	beq.n	8003348 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003326:	f043 0202 	orr.w	r2, r3, #2
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f06f 0220 	mvn.w	r2, #32
 8003336:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003338:	6878      	ldr	r0, [r7, #4]
 800333a:	f000 f82a 	bl	8003392 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f06f 0220 	mvn.w	r2, #32
 8003346:	601a      	str	r2, [r3, #0]
  }
}
 8003348:	bf00      	nop
 800334a:	3718      	adds	r7, #24
 800334c:	46bd      	mov	sp, r7
 800334e:	bd80      	pop	{r7, pc}

08003350 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8003350:	b480      	push	{r7}
 8003352:	b083      	sub	sp, #12
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800335e:	4618      	mov	r0, r3
 8003360:	370c      	adds	r7, #12
 8003362:	46bd      	mov	sp, r7
 8003364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003368:	4770      	bx	lr

0800336a <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800336a:	b480      	push	{r7}
 800336c:	b083      	sub	sp, #12
 800336e:	af00      	add	r7, sp, #0
 8003370:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003372:	bf00      	nop
 8003374:	370c      	adds	r7, #12
 8003376:	46bd      	mov	sp, r7
 8003378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337c:	4770      	bx	lr

0800337e <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800337e:	b480      	push	{r7}
 8003380:	b083      	sub	sp, #12
 8003382:	af00      	add	r7, sp, #0
 8003384:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8003386:	bf00      	nop
 8003388:	370c      	adds	r7, #12
 800338a:	46bd      	mov	sp, r7
 800338c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003390:	4770      	bx	lr

08003392 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003392:	b480      	push	{r7}
 8003394:	b083      	sub	sp, #12
 8003396:	af00      	add	r7, sp, #0
 8003398:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800339a:	bf00      	nop
 800339c:	370c      	adds	r7, #12
 800339e:	46bd      	mov	sp, r7
 80033a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a4:	4770      	bx	lr
	...

080033a8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80033a8:	b480      	push	{r7}
 80033aa:	b085      	sub	sp, #20
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
 80033b0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80033b2:	2300      	movs	r3, #0
 80033b4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033bc:	2b01      	cmp	r3, #1
 80033be:	d101      	bne.n	80033c4 <HAL_ADC_ConfigChannel+0x1c>
 80033c0:	2302      	movs	r3, #2
 80033c2:	e113      	b.n	80035ec <HAL_ADC_ConfigChannel+0x244>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2201      	movs	r2, #1
 80033c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	2b09      	cmp	r3, #9
 80033d2:	d925      	bls.n	8003420 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	68d9      	ldr	r1, [r3, #12]
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	b29b      	uxth	r3, r3
 80033e0:	461a      	mov	r2, r3
 80033e2:	4613      	mov	r3, r2
 80033e4:	005b      	lsls	r3, r3, #1
 80033e6:	4413      	add	r3, r2
 80033e8:	3b1e      	subs	r3, #30
 80033ea:	2207      	movs	r2, #7
 80033ec:	fa02 f303 	lsl.w	r3, r2, r3
 80033f0:	43da      	mvns	r2, r3
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	400a      	ands	r2, r1
 80033f8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	68d9      	ldr	r1, [r3, #12]
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	689a      	ldr	r2, [r3, #8]
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	b29b      	uxth	r3, r3
 800340a:	4618      	mov	r0, r3
 800340c:	4603      	mov	r3, r0
 800340e:	005b      	lsls	r3, r3, #1
 8003410:	4403      	add	r3, r0
 8003412:	3b1e      	subs	r3, #30
 8003414:	409a      	lsls	r2, r3
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	430a      	orrs	r2, r1
 800341c:	60da      	str	r2, [r3, #12]
 800341e:	e022      	b.n	8003466 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	6919      	ldr	r1, [r3, #16]
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	b29b      	uxth	r3, r3
 800342c:	461a      	mov	r2, r3
 800342e:	4613      	mov	r3, r2
 8003430:	005b      	lsls	r3, r3, #1
 8003432:	4413      	add	r3, r2
 8003434:	2207      	movs	r2, #7
 8003436:	fa02 f303 	lsl.w	r3, r2, r3
 800343a:	43da      	mvns	r2, r3
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	400a      	ands	r2, r1
 8003442:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	6919      	ldr	r1, [r3, #16]
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	689a      	ldr	r2, [r3, #8]
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	b29b      	uxth	r3, r3
 8003454:	4618      	mov	r0, r3
 8003456:	4603      	mov	r3, r0
 8003458:	005b      	lsls	r3, r3, #1
 800345a:	4403      	add	r3, r0
 800345c:	409a      	lsls	r2, r3
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	430a      	orrs	r2, r1
 8003464:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	2b06      	cmp	r3, #6
 800346c:	d824      	bhi.n	80034b8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	685a      	ldr	r2, [r3, #4]
 8003478:	4613      	mov	r3, r2
 800347a:	009b      	lsls	r3, r3, #2
 800347c:	4413      	add	r3, r2
 800347e:	3b05      	subs	r3, #5
 8003480:	221f      	movs	r2, #31
 8003482:	fa02 f303 	lsl.w	r3, r2, r3
 8003486:	43da      	mvns	r2, r3
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	400a      	ands	r2, r1
 800348e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	b29b      	uxth	r3, r3
 800349c:	4618      	mov	r0, r3
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	685a      	ldr	r2, [r3, #4]
 80034a2:	4613      	mov	r3, r2
 80034a4:	009b      	lsls	r3, r3, #2
 80034a6:	4413      	add	r3, r2
 80034a8:	3b05      	subs	r3, #5
 80034aa:	fa00 f203 	lsl.w	r2, r0, r3
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	430a      	orrs	r2, r1
 80034b4:	635a      	str	r2, [r3, #52]	; 0x34
 80034b6:	e04c      	b.n	8003552 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	2b0c      	cmp	r3, #12
 80034be:	d824      	bhi.n	800350a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	685a      	ldr	r2, [r3, #4]
 80034ca:	4613      	mov	r3, r2
 80034cc:	009b      	lsls	r3, r3, #2
 80034ce:	4413      	add	r3, r2
 80034d0:	3b23      	subs	r3, #35	; 0x23
 80034d2:	221f      	movs	r2, #31
 80034d4:	fa02 f303 	lsl.w	r3, r2, r3
 80034d8:	43da      	mvns	r2, r3
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	400a      	ands	r2, r1
 80034e0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	b29b      	uxth	r3, r3
 80034ee:	4618      	mov	r0, r3
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	685a      	ldr	r2, [r3, #4]
 80034f4:	4613      	mov	r3, r2
 80034f6:	009b      	lsls	r3, r3, #2
 80034f8:	4413      	add	r3, r2
 80034fa:	3b23      	subs	r3, #35	; 0x23
 80034fc:	fa00 f203 	lsl.w	r2, r0, r3
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	430a      	orrs	r2, r1
 8003506:	631a      	str	r2, [r3, #48]	; 0x30
 8003508:	e023      	b.n	8003552 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	685a      	ldr	r2, [r3, #4]
 8003514:	4613      	mov	r3, r2
 8003516:	009b      	lsls	r3, r3, #2
 8003518:	4413      	add	r3, r2
 800351a:	3b41      	subs	r3, #65	; 0x41
 800351c:	221f      	movs	r2, #31
 800351e:	fa02 f303 	lsl.w	r3, r2, r3
 8003522:	43da      	mvns	r2, r3
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	400a      	ands	r2, r1
 800352a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	b29b      	uxth	r3, r3
 8003538:	4618      	mov	r0, r3
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	685a      	ldr	r2, [r3, #4]
 800353e:	4613      	mov	r3, r2
 8003540:	009b      	lsls	r3, r3, #2
 8003542:	4413      	add	r3, r2
 8003544:	3b41      	subs	r3, #65	; 0x41
 8003546:	fa00 f203 	lsl.w	r2, r0, r3
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	430a      	orrs	r2, r1
 8003550:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003552:	4b29      	ldr	r3, [pc, #164]	; (80035f8 <HAL_ADC_ConfigChannel+0x250>)
 8003554:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	4a28      	ldr	r2, [pc, #160]	; (80035fc <HAL_ADC_ConfigChannel+0x254>)
 800355c:	4293      	cmp	r3, r2
 800355e:	d10f      	bne.n	8003580 <HAL_ADC_ConfigChannel+0x1d8>
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	2b12      	cmp	r3, #18
 8003566:	d10b      	bne.n	8003580 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a1d      	ldr	r2, [pc, #116]	; (80035fc <HAL_ADC_ConfigChannel+0x254>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d12b      	bne.n	80035e2 <HAL_ADC_ConfigChannel+0x23a>
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a1c      	ldr	r2, [pc, #112]	; (8003600 <HAL_ADC_ConfigChannel+0x258>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d003      	beq.n	800359c <HAL_ADC_ConfigChannel+0x1f4>
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	2b11      	cmp	r3, #17
 800359a:	d122      	bne.n	80035e2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a11      	ldr	r2, [pc, #68]	; (8003600 <HAL_ADC_ConfigChannel+0x258>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d111      	bne.n	80035e2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80035be:	4b11      	ldr	r3, [pc, #68]	; (8003604 <HAL_ADC_ConfigChannel+0x25c>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a11      	ldr	r2, [pc, #68]	; (8003608 <HAL_ADC_ConfigChannel+0x260>)
 80035c4:	fba2 2303 	umull	r2, r3, r2, r3
 80035c8:	0c9a      	lsrs	r2, r3, #18
 80035ca:	4613      	mov	r3, r2
 80035cc:	009b      	lsls	r3, r3, #2
 80035ce:	4413      	add	r3, r2
 80035d0:	005b      	lsls	r3, r3, #1
 80035d2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80035d4:	e002      	b.n	80035dc <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80035d6:	68bb      	ldr	r3, [r7, #8]
 80035d8:	3b01      	subs	r3, #1
 80035da:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d1f9      	bne.n	80035d6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2200      	movs	r2, #0
 80035e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80035ea:	2300      	movs	r3, #0
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	3714      	adds	r7, #20
 80035f0:	46bd      	mov	sp, r7
 80035f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f6:	4770      	bx	lr
 80035f8:	40012300 	.word	0x40012300
 80035fc:	40012000 	.word	0x40012000
 8003600:	10000012 	.word	0x10000012
 8003604:	20000000 	.word	0x20000000
 8003608:	431bde83 	.word	0x431bde83

0800360c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800360c:	b480      	push	{r7}
 800360e:	b085      	sub	sp, #20
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003614:	4b79      	ldr	r3, [pc, #484]	; (80037fc <ADC_Init+0x1f0>)
 8003616:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	685a      	ldr	r2, [r3, #4]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	431a      	orrs	r2, r3
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	685a      	ldr	r2, [r3, #4]
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003640:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	6859      	ldr	r1, [r3, #4]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	691b      	ldr	r3, [r3, #16]
 800364c:	021a      	lsls	r2, r3, #8
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	430a      	orrs	r2, r1
 8003654:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	685a      	ldr	r2, [r3, #4]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003664:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	6859      	ldr	r1, [r3, #4]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	689a      	ldr	r2, [r3, #8]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	430a      	orrs	r2, r1
 8003676:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	689a      	ldr	r2, [r3, #8]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003686:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	6899      	ldr	r1, [r3, #8]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	68da      	ldr	r2, [r3, #12]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	430a      	orrs	r2, r1
 8003698:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800369e:	4a58      	ldr	r2, [pc, #352]	; (8003800 <ADC_Init+0x1f4>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d022      	beq.n	80036ea <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	689a      	ldr	r2, [r3, #8]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80036b2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	6899      	ldr	r1, [r3, #8]
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	430a      	orrs	r2, r1
 80036c4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	689a      	ldr	r2, [r3, #8]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80036d4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	6899      	ldr	r1, [r3, #8]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	430a      	orrs	r2, r1
 80036e6:	609a      	str	r2, [r3, #8]
 80036e8:	e00f      	b.n	800370a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	689a      	ldr	r2, [r3, #8]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80036f8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	689a      	ldr	r2, [r3, #8]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003708:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	689a      	ldr	r2, [r3, #8]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f022 0202 	bic.w	r2, r2, #2
 8003718:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	6899      	ldr	r1, [r3, #8]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	7e1b      	ldrb	r3, [r3, #24]
 8003724:	005a      	lsls	r2, r3, #1
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	430a      	orrs	r2, r1
 800372c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d01b      	beq.n	8003770 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	685a      	ldr	r2, [r3, #4]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003746:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	685a      	ldr	r2, [r3, #4]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003756:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	6859      	ldr	r1, [r3, #4]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003762:	3b01      	subs	r3, #1
 8003764:	035a      	lsls	r2, r3, #13
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	430a      	orrs	r2, r1
 800376c:	605a      	str	r2, [r3, #4]
 800376e:	e007      	b.n	8003780 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	685a      	ldr	r2, [r3, #4]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800377e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800378e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	69db      	ldr	r3, [r3, #28]
 800379a:	3b01      	subs	r3, #1
 800379c:	051a      	lsls	r2, r3, #20
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	430a      	orrs	r2, r1
 80037a4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	689a      	ldr	r2, [r3, #8]
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80037b4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	6899      	ldr	r1, [r3, #8]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80037c2:	025a      	lsls	r2, r3, #9
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	430a      	orrs	r2, r1
 80037ca:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	689a      	ldr	r2, [r3, #8]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037da:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	6899      	ldr	r1, [r3, #8]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	695b      	ldr	r3, [r3, #20]
 80037e6:	029a      	lsls	r2, r3, #10
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	430a      	orrs	r2, r1
 80037ee:	609a      	str	r2, [r3, #8]
}
 80037f0:	bf00      	nop
 80037f2:	3714      	adds	r7, #20
 80037f4:	46bd      	mov	sp, r7
 80037f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fa:	4770      	bx	lr
 80037fc:	40012300 	.word	0x40012300
 8003800:	0f000001 	.word	0x0f000001

08003804 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003804:	b480      	push	{r7}
 8003806:	b083      	sub	sp, #12
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800380c:	bf00      	nop
 800380e:	370c      	adds	r7, #12
 8003810:	46bd      	mov	sp, r7
 8003812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003816:	4770      	bx	lr

08003818 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003818:	b480      	push	{r7}
 800381a:	b085      	sub	sp, #20
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	f003 0307 	and.w	r3, r3, #7
 8003826:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003828:	4b0c      	ldr	r3, [pc, #48]	; (800385c <__NVIC_SetPriorityGrouping+0x44>)
 800382a:	68db      	ldr	r3, [r3, #12]
 800382c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800382e:	68ba      	ldr	r2, [r7, #8]
 8003830:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003834:	4013      	ands	r3, r2
 8003836:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800383c:	68bb      	ldr	r3, [r7, #8]
 800383e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003840:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003844:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003848:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800384a:	4a04      	ldr	r2, [pc, #16]	; (800385c <__NVIC_SetPriorityGrouping+0x44>)
 800384c:	68bb      	ldr	r3, [r7, #8]
 800384e:	60d3      	str	r3, [r2, #12]
}
 8003850:	bf00      	nop
 8003852:	3714      	adds	r7, #20
 8003854:	46bd      	mov	sp, r7
 8003856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385a:	4770      	bx	lr
 800385c:	e000ed00 	.word	0xe000ed00

08003860 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003860:	b480      	push	{r7}
 8003862:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003864:	4b04      	ldr	r3, [pc, #16]	; (8003878 <__NVIC_GetPriorityGrouping+0x18>)
 8003866:	68db      	ldr	r3, [r3, #12]
 8003868:	0a1b      	lsrs	r3, r3, #8
 800386a:	f003 0307 	and.w	r3, r3, #7
}
 800386e:	4618      	mov	r0, r3
 8003870:	46bd      	mov	sp, r7
 8003872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003876:	4770      	bx	lr
 8003878:	e000ed00 	.word	0xe000ed00

0800387c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800387c:	b480      	push	{r7}
 800387e:	b083      	sub	sp, #12
 8003880:	af00      	add	r7, sp, #0
 8003882:	4603      	mov	r3, r0
 8003884:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003886:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800388a:	2b00      	cmp	r3, #0
 800388c:	db0b      	blt.n	80038a6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800388e:	79fb      	ldrb	r3, [r7, #7]
 8003890:	f003 021f 	and.w	r2, r3, #31
 8003894:	4907      	ldr	r1, [pc, #28]	; (80038b4 <__NVIC_EnableIRQ+0x38>)
 8003896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800389a:	095b      	lsrs	r3, r3, #5
 800389c:	2001      	movs	r0, #1
 800389e:	fa00 f202 	lsl.w	r2, r0, r2
 80038a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80038a6:	bf00      	nop
 80038a8:	370c      	adds	r7, #12
 80038aa:	46bd      	mov	sp, r7
 80038ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b0:	4770      	bx	lr
 80038b2:	bf00      	nop
 80038b4:	e000e100 	.word	0xe000e100

080038b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80038b8:	b480      	push	{r7}
 80038ba:	b083      	sub	sp, #12
 80038bc:	af00      	add	r7, sp, #0
 80038be:	4603      	mov	r3, r0
 80038c0:	6039      	str	r1, [r7, #0]
 80038c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	db0a      	blt.n	80038e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	b2da      	uxtb	r2, r3
 80038d0:	490c      	ldr	r1, [pc, #48]	; (8003904 <__NVIC_SetPriority+0x4c>)
 80038d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038d6:	0112      	lsls	r2, r2, #4
 80038d8:	b2d2      	uxtb	r2, r2
 80038da:	440b      	add	r3, r1
 80038dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80038e0:	e00a      	b.n	80038f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	b2da      	uxtb	r2, r3
 80038e6:	4908      	ldr	r1, [pc, #32]	; (8003908 <__NVIC_SetPriority+0x50>)
 80038e8:	79fb      	ldrb	r3, [r7, #7]
 80038ea:	f003 030f 	and.w	r3, r3, #15
 80038ee:	3b04      	subs	r3, #4
 80038f0:	0112      	lsls	r2, r2, #4
 80038f2:	b2d2      	uxtb	r2, r2
 80038f4:	440b      	add	r3, r1
 80038f6:	761a      	strb	r2, [r3, #24]
}
 80038f8:	bf00      	nop
 80038fa:	370c      	adds	r7, #12
 80038fc:	46bd      	mov	sp, r7
 80038fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003902:	4770      	bx	lr
 8003904:	e000e100 	.word	0xe000e100
 8003908:	e000ed00 	.word	0xe000ed00

0800390c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800390c:	b480      	push	{r7}
 800390e:	b089      	sub	sp, #36	; 0x24
 8003910:	af00      	add	r7, sp, #0
 8003912:	60f8      	str	r0, [r7, #12]
 8003914:	60b9      	str	r1, [r7, #8]
 8003916:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	f003 0307 	and.w	r3, r3, #7
 800391e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003920:	69fb      	ldr	r3, [r7, #28]
 8003922:	f1c3 0307 	rsb	r3, r3, #7
 8003926:	2b04      	cmp	r3, #4
 8003928:	bf28      	it	cs
 800392a:	2304      	movcs	r3, #4
 800392c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800392e:	69fb      	ldr	r3, [r7, #28]
 8003930:	3304      	adds	r3, #4
 8003932:	2b06      	cmp	r3, #6
 8003934:	d902      	bls.n	800393c <NVIC_EncodePriority+0x30>
 8003936:	69fb      	ldr	r3, [r7, #28]
 8003938:	3b03      	subs	r3, #3
 800393a:	e000      	b.n	800393e <NVIC_EncodePriority+0x32>
 800393c:	2300      	movs	r3, #0
 800393e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003940:	f04f 32ff 	mov.w	r2, #4294967295
 8003944:	69bb      	ldr	r3, [r7, #24]
 8003946:	fa02 f303 	lsl.w	r3, r2, r3
 800394a:	43da      	mvns	r2, r3
 800394c:	68bb      	ldr	r3, [r7, #8]
 800394e:	401a      	ands	r2, r3
 8003950:	697b      	ldr	r3, [r7, #20]
 8003952:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003954:	f04f 31ff 	mov.w	r1, #4294967295
 8003958:	697b      	ldr	r3, [r7, #20]
 800395a:	fa01 f303 	lsl.w	r3, r1, r3
 800395e:	43d9      	mvns	r1, r3
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003964:	4313      	orrs	r3, r2
         );
}
 8003966:	4618      	mov	r0, r3
 8003968:	3724      	adds	r7, #36	; 0x24
 800396a:	46bd      	mov	sp, r7
 800396c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003970:	4770      	bx	lr
	...

08003974 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b082      	sub	sp, #8
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	3b01      	subs	r3, #1
 8003980:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003984:	d301      	bcc.n	800398a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003986:	2301      	movs	r3, #1
 8003988:	e00f      	b.n	80039aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800398a:	4a0a      	ldr	r2, [pc, #40]	; (80039b4 <SysTick_Config+0x40>)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	3b01      	subs	r3, #1
 8003990:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003992:	210f      	movs	r1, #15
 8003994:	f04f 30ff 	mov.w	r0, #4294967295
 8003998:	f7ff ff8e 	bl	80038b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800399c:	4b05      	ldr	r3, [pc, #20]	; (80039b4 <SysTick_Config+0x40>)
 800399e:	2200      	movs	r2, #0
 80039a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80039a2:	4b04      	ldr	r3, [pc, #16]	; (80039b4 <SysTick_Config+0x40>)
 80039a4:	2207      	movs	r2, #7
 80039a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80039a8:	2300      	movs	r3, #0
}
 80039aa:	4618      	mov	r0, r3
 80039ac:	3708      	adds	r7, #8
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bd80      	pop	{r7, pc}
 80039b2:	bf00      	nop
 80039b4:	e000e010 	.word	0xe000e010

080039b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b082      	sub	sp, #8
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80039c0:	6878      	ldr	r0, [r7, #4]
 80039c2:	f7ff ff29 	bl	8003818 <__NVIC_SetPriorityGrouping>
}
 80039c6:	bf00      	nop
 80039c8:	3708      	adds	r7, #8
 80039ca:	46bd      	mov	sp, r7
 80039cc:	bd80      	pop	{r7, pc}

080039ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80039ce:	b580      	push	{r7, lr}
 80039d0:	b086      	sub	sp, #24
 80039d2:	af00      	add	r7, sp, #0
 80039d4:	4603      	mov	r3, r0
 80039d6:	60b9      	str	r1, [r7, #8]
 80039d8:	607a      	str	r2, [r7, #4]
 80039da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80039dc:	2300      	movs	r3, #0
 80039de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80039e0:	f7ff ff3e 	bl	8003860 <__NVIC_GetPriorityGrouping>
 80039e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039e6:	687a      	ldr	r2, [r7, #4]
 80039e8:	68b9      	ldr	r1, [r7, #8]
 80039ea:	6978      	ldr	r0, [r7, #20]
 80039ec:	f7ff ff8e 	bl	800390c <NVIC_EncodePriority>
 80039f0:	4602      	mov	r2, r0
 80039f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039f6:	4611      	mov	r1, r2
 80039f8:	4618      	mov	r0, r3
 80039fa:	f7ff ff5d 	bl	80038b8 <__NVIC_SetPriority>
}
 80039fe:	bf00      	nop
 8003a00:	3718      	adds	r7, #24
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bd80      	pop	{r7, pc}

08003a06 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a06:	b580      	push	{r7, lr}
 8003a08:	b082      	sub	sp, #8
 8003a0a:	af00      	add	r7, sp, #0
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a14:	4618      	mov	r0, r3
 8003a16:	f7ff ff31 	bl	800387c <__NVIC_EnableIRQ>
}
 8003a1a:	bf00      	nop
 8003a1c:	3708      	adds	r7, #8
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	bd80      	pop	{r7, pc}

08003a22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a22:	b580      	push	{r7, lr}
 8003a24:	b082      	sub	sp, #8
 8003a26:	af00      	add	r7, sp, #0
 8003a28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a2a:	6878      	ldr	r0, [r7, #4]
 8003a2c:	f7ff ffa2 	bl	8003974 <SysTick_Config>
 8003a30:	4603      	mov	r3, r0
}
 8003a32:	4618      	mov	r0, r3
 8003a34:	3708      	adds	r7, #8
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}

08003a3a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003a3a:	b580      	push	{r7, lr}
 8003a3c:	b084      	sub	sp, #16
 8003a3e:	af00      	add	r7, sp, #0
 8003a40:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a46:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003a48:	f7ff f96e 	bl	8002d28 <HAL_GetTick>
 8003a4c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a54:	b2db      	uxtb	r3, r3
 8003a56:	2b02      	cmp	r3, #2
 8003a58:	d008      	beq.n	8003a6c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2280      	movs	r2, #128	; 0x80
 8003a5e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2200      	movs	r2, #0
 8003a64:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	e052      	b.n	8003b12 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f022 0216 	bic.w	r2, r2, #22
 8003a7a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	695a      	ldr	r2, [r3, #20]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003a8a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d103      	bne.n	8003a9c <HAL_DMA_Abort+0x62>
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d007      	beq.n	8003aac <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	681a      	ldr	r2, [r3, #0]
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f022 0208 	bic.w	r2, r2, #8
 8003aaa:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	681a      	ldr	r2, [r3, #0]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f022 0201 	bic.w	r2, r2, #1
 8003aba:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003abc:	e013      	b.n	8003ae6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003abe:	f7ff f933 	bl	8002d28 <HAL_GetTick>
 8003ac2:	4602      	mov	r2, r0
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	1ad3      	subs	r3, r2, r3
 8003ac8:	2b05      	cmp	r3, #5
 8003aca:	d90c      	bls.n	8003ae6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2220      	movs	r2, #32
 8003ad0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2203      	movs	r2, #3
 8003ad6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2200      	movs	r2, #0
 8003ade:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003ae2:	2303      	movs	r3, #3
 8003ae4:	e015      	b.n	8003b12 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f003 0301 	and.w	r3, r3, #1
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d1e4      	bne.n	8003abe <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003af8:	223f      	movs	r2, #63	; 0x3f
 8003afa:	409a      	lsls	r2, r3
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2201      	movs	r2, #1
 8003b04:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003b10:	2300      	movs	r3, #0
}
 8003b12:	4618      	mov	r0, r3
 8003b14:	3710      	adds	r7, #16
 8003b16:	46bd      	mov	sp, r7
 8003b18:	bd80      	pop	{r7, pc}

08003b1a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003b1a:	b480      	push	{r7}
 8003b1c:	b083      	sub	sp, #12
 8003b1e:	af00      	add	r7, sp, #0
 8003b20:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b28:	b2db      	uxtb	r3, r3
 8003b2a:	2b02      	cmp	r3, #2
 8003b2c:	d004      	beq.n	8003b38 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2280      	movs	r2, #128	; 0x80
 8003b32:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003b34:	2301      	movs	r3, #1
 8003b36:	e00c      	b.n	8003b52 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2205      	movs	r2, #5
 8003b3c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	681a      	ldr	r2, [r3, #0]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f022 0201 	bic.w	r2, r2, #1
 8003b4e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003b50:	2300      	movs	r3, #0
}
 8003b52:	4618      	mov	r0, r3
 8003b54:	370c      	adds	r7, #12
 8003b56:	46bd      	mov	sp, r7
 8003b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5c:	4770      	bx	lr

08003b5e <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003b5e:	b480      	push	{r7}
 8003b60:	b083      	sub	sp, #12
 8003b62:	af00      	add	r7, sp, #0
 8003b64:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b6c:	b2db      	uxtb	r3, r3
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	370c      	adds	r7, #12
 8003b72:	46bd      	mov	sp, r7
 8003b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b78:	4770      	bx	lr
	...

08003b7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	b089      	sub	sp, #36	; 0x24
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
 8003b84:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003b86:	2300      	movs	r3, #0
 8003b88:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003b8e:	2300      	movs	r3, #0
 8003b90:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b92:	2300      	movs	r3, #0
 8003b94:	61fb      	str	r3, [r7, #28]
 8003b96:	e165      	b.n	8003e64 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003b98:	2201      	movs	r2, #1
 8003b9a:	69fb      	ldr	r3, [r7, #28]
 8003b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003ba0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	697a      	ldr	r2, [r7, #20]
 8003ba8:	4013      	ands	r3, r2
 8003baa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003bac:	693a      	ldr	r2, [r7, #16]
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	429a      	cmp	r2, r3
 8003bb2:	f040 8154 	bne.w	8003e5e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	f003 0303 	and.w	r3, r3, #3
 8003bbe:	2b01      	cmp	r3, #1
 8003bc0:	d005      	beq.n	8003bce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003bca:	2b02      	cmp	r3, #2
 8003bcc:	d130      	bne.n	8003c30 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	689b      	ldr	r3, [r3, #8]
 8003bd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003bd4:	69fb      	ldr	r3, [r7, #28]
 8003bd6:	005b      	lsls	r3, r3, #1
 8003bd8:	2203      	movs	r2, #3
 8003bda:	fa02 f303 	lsl.w	r3, r2, r3
 8003bde:	43db      	mvns	r3, r3
 8003be0:	69ba      	ldr	r2, [r7, #24]
 8003be2:	4013      	ands	r3, r2
 8003be4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	68da      	ldr	r2, [r3, #12]
 8003bea:	69fb      	ldr	r3, [r7, #28]
 8003bec:	005b      	lsls	r3, r3, #1
 8003bee:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf2:	69ba      	ldr	r2, [r7, #24]
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	69ba      	ldr	r2, [r7, #24]
 8003bfc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003c04:	2201      	movs	r2, #1
 8003c06:	69fb      	ldr	r3, [r7, #28]
 8003c08:	fa02 f303 	lsl.w	r3, r2, r3
 8003c0c:	43db      	mvns	r3, r3
 8003c0e:	69ba      	ldr	r2, [r7, #24]
 8003c10:	4013      	ands	r3, r2
 8003c12:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	091b      	lsrs	r3, r3, #4
 8003c1a:	f003 0201 	and.w	r2, r3, #1
 8003c1e:	69fb      	ldr	r3, [r7, #28]
 8003c20:	fa02 f303 	lsl.w	r3, r2, r3
 8003c24:	69ba      	ldr	r2, [r7, #24]
 8003c26:	4313      	orrs	r3, r2
 8003c28:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	69ba      	ldr	r2, [r7, #24]
 8003c2e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	f003 0303 	and.w	r3, r3, #3
 8003c38:	2b03      	cmp	r3, #3
 8003c3a:	d017      	beq.n	8003c6c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	68db      	ldr	r3, [r3, #12]
 8003c40:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003c42:	69fb      	ldr	r3, [r7, #28]
 8003c44:	005b      	lsls	r3, r3, #1
 8003c46:	2203      	movs	r2, #3
 8003c48:	fa02 f303 	lsl.w	r3, r2, r3
 8003c4c:	43db      	mvns	r3, r3
 8003c4e:	69ba      	ldr	r2, [r7, #24]
 8003c50:	4013      	ands	r3, r2
 8003c52:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	689a      	ldr	r2, [r3, #8]
 8003c58:	69fb      	ldr	r3, [r7, #28]
 8003c5a:	005b      	lsls	r3, r3, #1
 8003c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c60:	69ba      	ldr	r2, [r7, #24]
 8003c62:	4313      	orrs	r3, r2
 8003c64:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	69ba      	ldr	r2, [r7, #24]
 8003c6a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	685b      	ldr	r3, [r3, #4]
 8003c70:	f003 0303 	and.w	r3, r3, #3
 8003c74:	2b02      	cmp	r3, #2
 8003c76:	d123      	bne.n	8003cc0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003c78:	69fb      	ldr	r3, [r7, #28]
 8003c7a:	08da      	lsrs	r2, r3, #3
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	3208      	adds	r2, #8
 8003c80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c84:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003c86:	69fb      	ldr	r3, [r7, #28]
 8003c88:	f003 0307 	and.w	r3, r3, #7
 8003c8c:	009b      	lsls	r3, r3, #2
 8003c8e:	220f      	movs	r2, #15
 8003c90:	fa02 f303 	lsl.w	r3, r2, r3
 8003c94:	43db      	mvns	r3, r3
 8003c96:	69ba      	ldr	r2, [r7, #24]
 8003c98:	4013      	ands	r3, r2
 8003c9a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	691a      	ldr	r2, [r3, #16]
 8003ca0:	69fb      	ldr	r3, [r7, #28]
 8003ca2:	f003 0307 	and.w	r3, r3, #7
 8003ca6:	009b      	lsls	r3, r3, #2
 8003ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cac:	69ba      	ldr	r2, [r7, #24]
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003cb2:	69fb      	ldr	r3, [r7, #28]
 8003cb4:	08da      	lsrs	r2, r3, #3
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	3208      	adds	r2, #8
 8003cba:	69b9      	ldr	r1, [r7, #24]
 8003cbc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003cc6:	69fb      	ldr	r3, [r7, #28]
 8003cc8:	005b      	lsls	r3, r3, #1
 8003cca:	2203      	movs	r2, #3
 8003ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd0:	43db      	mvns	r3, r3
 8003cd2:	69ba      	ldr	r2, [r7, #24]
 8003cd4:	4013      	ands	r3, r2
 8003cd6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	f003 0203 	and.w	r2, r3, #3
 8003ce0:	69fb      	ldr	r3, [r7, #28]
 8003ce2:	005b      	lsls	r3, r3, #1
 8003ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce8:	69ba      	ldr	r2, [r7, #24]
 8003cea:	4313      	orrs	r3, r2
 8003cec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	69ba      	ldr	r2, [r7, #24]
 8003cf2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	f000 80ae 	beq.w	8003e5e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d02:	2300      	movs	r3, #0
 8003d04:	60fb      	str	r3, [r7, #12]
 8003d06:	4b5d      	ldr	r3, [pc, #372]	; (8003e7c <HAL_GPIO_Init+0x300>)
 8003d08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d0a:	4a5c      	ldr	r2, [pc, #368]	; (8003e7c <HAL_GPIO_Init+0x300>)
 8003d0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003d10:	6453      	str	r3, [r2, #68]	; 0x44
 8003d12:	4b5a      	ldr	r3, [pc, #360]	; (8003e7c <HAL_GPIO_Init+0x300>)
 8003d14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d1a:	60fb      	str	r3, [r7, #12]
 8003d1c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003d1e:	4a58      	ldr	r2, [pc, #352]	; (8003e80 <HAL_GPIO_Init+0x304>)
 8003d20:	69fb      	ldr	r3, [r7, #28]
 8003d22:	089b      	lsrs	r3, r3, #2
 8003d24:	3302      	adds	r3, #2
 8003d26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003d2c:	69fb      	ldr	r3, [r7, #28]
 8003d2e:	f003 0303 	and.w	r3, r3, #3
 8003d32:	009b      	lsls	r3, r3, #2
 8003d34:	220f      	movs	r2, #15
 8003d36:	fa02 f303 	lsl.w	r3, r2, r3
 8003d3a:	43db      	mvns	r3, r3
 8003d3c:	69ba      	ldr	r2, [r7, #24]
 8003d3e:	4013      	ands	r3, r2
 8003d40:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	4a4f      	ldr	r2, [pc, #316]	; (8003e84 <HAL_GPIO_Init+0x308>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d025      	beq.n	8003d96 <HAL_GPIO_Init+0x21a>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	4a4e      	ldr	r2, [pc, #312]	; (8003e88 <HAL_GPIO_Init+0x30c>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d01f      	beq.n	8003d92 <HAL_GPIO_Init+0x216>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	4a4d      	ldr	r2, [pc, #308]	; (8003e8c <HAL_GPIO_Init+0x310>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d019      	beq.n	8003d8e <HAL_GPIO_Init+0x212>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	4a4c      	ldr	r2, [pc, #304]	; (8003e90 <HAL_GPIO_Init+0x314>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d013      	beq.n	8003d8a <HAL_GPIO_Init+0x20e>
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	4a4b      	ldr	r2, [pc, #300]	; (8003e94 <HAL_GPIO_Init+0x318>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d00d      	beq.n	8003d86 <HAL_GPIO_Init+0x20a>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	4a4a      	ldr	r2, [pc, #296]	; (8003e98 <HAL_GPIO_Init+0x31c>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d007      	beq.n	8003d82 <HAL_GPIO_Init+0x206>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	4a49      	ldr	r2, [pc, #292]	; (8003e9c <HAL_GPIO_Init+0x320>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d101      	bne.n	8003d7e <HAL_GPIO_Init+0x202>
 8003d7a:	2306      	movs	r3, #6
 8003d7c:	e00c      	b.n	8003d98 <HAL_GPIO_Init+0x21c>
 8003d7e:	2307      	movs	r3, #7
 8003d80:	e00a      	b.n	8003d98 <HAL_GPIO_Init+0x21c>
 8003d82:	2305      	movs	r3, #5
 8003d84:	e008      	b.n	8003d98 <HAL_GPIO_Init+0x21c>
 8003d86:	2304      	movs	r3, #4
 8003d88:	e006      	b.n	8003d98 <HAL_GPIO_Init+0x21c>
 8003d8a:	2303      	movs	r3, #3
 8003d8c:	e004      	b.n	8003d98 <HAL_GPIO_Init+0x21c>
 8003d8e:	2302      	movs	r3, #2
 8003d90:	e002      	b.n	8003d98 <HAL_GPIO_Init+0x21c>
 8003d92:	2301      	movs	r3, #1
 8003d94:	e000      	b.n	8003d98 <HAL_GPIO_Init+0x21c>
 8003d96:	2300      	movs	r3, #0
 8003d98:	69fa      	ldr	r2, [r7, #28]
 8003d9a:	f002 0203 	and.w	r2, r2, #3
 8003d9e:	0092      	lsls	r2, r2, #2
 8003da0:	4093      	lsls	r3, r2
 8003da2:	69ba      	ldr	r2, [r7, #24]
 8003da4:	4313      	orrs	r3, r2
 8003da6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003da8:	4935      	ldr	r1, [pc, #212]	; (8003e80 <HAL_GPIO_Init+0x304>)
 8003daa:	69fb      	ldr	r3, [r7, #28]
 8003dac:	089b      	lsrs	r3, r3, #2
 8003dae:	3302      	adds	r3, #2
 8003db0:	69ba      	ldr	r2, [r7, #24]
 8003db2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003db6:	4b3a      	ldr	r3, [pc, #232]	; (8003ea0 <HAL_GPIO_Init+0x324>)
 8003db8:	689b      	ldr	r3, [r3, #8]
 8003dba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003dbc:	693b      	ldr	r3, [r7, #16]
 8003dbe:	43db      	mvns	r3, r3
 8003dc0:	69ba      	ldr	r2, [r7, #24]
 8003dc2:	4013      	ands	r3, r2
 8003dc4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d003      	beq.n	8003dda <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003dd2:	69ba      	ldr	r2, [r7, #24]
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003dda:	4a31      	ldr	r2, [pc, #196]	; (8003ea0 <HAL_GPIO_Init+0x324>)
 8003ddc:	69bb      	ldr	r3, [r7, #24]
 8003dde:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003de0:	4b2f      	ldr	r3, [pc, #188]	; (8003ea0 <HAL_GPIO_Init+0x324>)
 8003de2:	68db      	ldr	r3, [r3, #12]
 8003de4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003de6:	693b      	ldr	r3, [r7, #16]
 8003de8:	43db      	mvns	r3, r3
 8003dea:	69ba      	ldr	r2, [r7, #24]
 8003dec:	4013      	ands	r3, r2
 8003dee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d003      	beq.n	8003e04 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003dfc:	69ba      	ldr	r2, [r7, #24]
 8003dfe:	693b      	ldr	r3, [r7, #16]
 8003e00:	4313      	orrs	r3, r2
 8003e02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003e04:	4a26      	ldr	r2, [pc, #152]	; (8003ea0 <HAL_GPIO_Init+0x324>)
 8003e06:	69bb      	ldr	r3, [r7, #24]
 8003e08:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003e0a:	4b25      	ldr	r3, [pc, #148]	; (8003ea0 <HAL_GPIO_Init+0x324>)
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	43db      	mvns	r3, r3
 8003e14:	69ba      	ldr	r2, [r7, #24]
 8003e16:	4013      	ands	r3, r2
 8003e18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d003      	beq.n	8003e2e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003e26:	69ba      	ldr	r2, [r7, #24]
 8003e28:	693b      	ldr	r3, [r7, #16]
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003e2e:	4a1c      	ldr	r2, [pc, #112]	; (8003ea0 <HAL_GPIO_Init+0x324>)
 8003e30:	69bb      	ldr	r3, [r7, #24]
 8003e32:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003e34:	4b1a      	ldr	r3, [pc, #104]	; (8003ea0 <HAL_GPIO_Init+0x324>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e3a:	693b      	ldr	r3, [r7, #16]
 8003e3c:	43db      	mvns	r3, r3
 8003e3e:	69ba      	ldr	r2, [r7, #24]
 8003e40:	4013      	ands	r3, r2
 8003e42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d003      	beq.n	8003e58 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003e50:	69ba      	ldr	r2, [r7, #24]
 8003e52:	693b      	ldr	r3, [r7, #16]
 8003e54:	4313      	orrs	r3, r2
 8003e56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003e58:	4a11      	ldr	r2, [pc, #68]	; (8003ea0 <HAL_GPIO_Init+0x324>)
 8003e5a:	69bb      	ldr	r3, [r7, #24]
 8003e5c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e5e:	69fb      	ldr	r3, [r7, #28]
 8003e60:	3301      	adds	r3, #1
 8003e62:	61fb      	str	r3, [r7, #28]
 8003e64:	69fb      	ldr	r3, [r7, #28]
 8003e66:	2b0f      	cmp	r3, #15
 8003e68:	f67f ae96 	bls.w	8003b98 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003e6c:	bf00      	nop
 8003e6e:	bf00      	nop
 8003e70:	3724      	adds	r7, #36	; 0x24
 8003e72:	46bd      	mov	sp, r7
 8003e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e78:	4770      	bx	lr
 8003e7a:	bf00      	nop
 8003e7c:	40023800 	.word	0x40023800
 8003e80:	40013800 	.word	0x40013800
 8003e84:	40020000 	.word	0x40020000
 8003e88:	40020400 	.word	0x40020400
 8003e8c:	40020800 	.word	0x40020800
 8003e90:	40020c00 	.word	0x40020c00
 8003e94:	40021000 	.word	0x40021000
 8003e98:	40021400 	.word	0x40021400
 8003e9c:	40021800 	.word	0x40021800
 8003ea0:	40013c00 	.word	0x40013c00

08003ea4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	b085      	sub	sp, #20
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
 8003eac:	460b      	mov	r3, r1
 8003eae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	691a      	ldr	r2, [r3, #16]
 8003eb4:	887b      	ldrh	r3, [r7, #2]
 8003eb6:	4013      	ands	r3, r2
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d002      	beq.n	8003ec2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	73fb      	strb	r3, [r7, #15]
 8003ec0:	e001      	b.n	8003ec6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003ec6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	3714      	adds	r7, #20
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed2:	4770      	bx	lr

08003ed4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	b083      	sub	sp, #12
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
 8003edc:	460b      	mov	r3, r1
 8003ede:	807b      	strh	r3, [r7, #2]
 8003ee0:	4613      	mov	r3, r2
 8003ee2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ee4:	787b      	ldrb	r3, [r7, #1]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d003      	beq.n	8003ef2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003eea:	887a      	ldrh	r2, [r7, #2]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003ef0:	e003      	b.n	8003efa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003ef2:	887b      	ldrh	r3, [r7, #2]
 8003ef4:	041a      	lsls	r2, r3, #16
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	619a      	str	r2, [r3, #24]
}
 8003efa:	bf00      	nop
 8003efc:	370c      	adds	r7, #12
 8003efe:	46bd      	mov	sp, r7
 8003f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f04:	4770      	bx	lr
	...

08003f08 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b084      	sub	sp, #16
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d101      	bne.n	8003f1a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003f16:	2301      	movs	r3, #1
 8003f18:	e12b      	b.n	8004172 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f20:	b2db      	uxtb	r3, r3
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d106      	bne.n	8003f34 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003f2e:	6878      	ldr	r0, [r7, #4]
 8003f30:	f7fe fbe8 	bl	8002704 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2224      	movs	r2, #36	; 0x24
 8003f38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	681a      	ldr	r2, [r3, #0]
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f022 0201 	bic.w	r2, r2, #1
 8003f4a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	681a      	ldr	r2, [r3, #0]
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003f5a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003f6a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003f6c:	f002 fd58 	bl	8006a20 <HAL_RCC_GetPCLK1Freq>
 8003f70:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	4a81      	ldr	r2, [pc, #516]	; (800417c <HAL_I2C_Init+0x274>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d807      	bhi.n	8003f8c <HAL_I2C_Init+0x84>
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	4a80      	ldr	r2, [pc, #512]	; (8004180 <HAL_I2C_Init+0x278>)
 8003f80:	4293      	cmp	r3, r2
 8003f82:	bf94      	ite	ls
 8003f84:	2301      	movls	r3, #1
 8003f86:	2300      	movhi	r3, #0
 8003f88:	b2db      	uxtb	r3, r3
 8003f8a:	e006      	b.n	8003f9a <HAL_I2C_Init+0x92>
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	4a7d      	ldr	r2, [pc, #500]	; (8004184 <HAL_I2C_Init+0x27c>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	bf94      	ite	ls
 8003f94:	2301      	movls	r3, #1
 8003f96:	2300      	movhi	r3, #0
 8003f98:	b2db      	uxtb	r3, r3
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d001      	beq.n	8003fa2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e0e7      	b.n	8004172 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	4a78      	ldr	r2, [pc, #480]	; (8004188 <HAL_I2C_Init+0x280>)
 8003fa6:	fba2 2303 	umull	r2, r3, r2, r3
 8003faa:	0c9b      	lsrs	r3, r3, #18
 8003fac:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	68ba      	ldr	r2, [r7, #8]
 8003fbe:	430a      	orrs	r2, r1
 8003fc0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	6a1b      	ldr	r3, [r3, #32]
 8003fc8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	4a6a      	ldr	r2, [pc, #424]	; (800417c <HAL_I2C_Init+0x274>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d802      	bhi.n	8003fdc <HAL_I2C_Init+0xd4>
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	3301      	adds	r3, #1
 8003fda:	e009      	b.n	8003ff0 <HAL_I2C_Init+0xe8>
 8003fdc:	68bb      	ldr	r3, [r7, #8]
 8003fde:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003fe2:	fb02 f303 	mul.w	r3, r2, r3
 8003fe6:	4a69      	ldr	r2, [pc, #420]	; (800418c <HAL_I2C_Init+0x284>)
 8003fe8:	fba2 2303 	umull	r2, r3, r2, r3
 8003fec:	099b      	lsrs	r3, r3, #6
 8003fee:	3301      	adds	r3, #1
 8003ff0:	687a      	ldr	r2, [r7, #4]
 8003ff2:	6812      	ldr	r2, [r2, #0]
 8003ff4:	430b      	orrs	r3, r1
 8003ff6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	69db      	ldr	r3, [r3, #28]
 8003ffe:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004002:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	495c      	ldr	r1, [pc, #368]	; (800417c <HAL_I2C_Init+0x274>)
 800400c:	428b      	cmp	r3, r1
 800400e:	d819      	bhi.n	8004044 <HAL_I2C_Init+0x13c>
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	1e59      	subs	r1, r3, #1
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	005b      	lsls	r3, r3, #1
 800401a:	fbb1 f3f3 	udiv	r3, r1, r3
 800401e:	1c59      	adds	r1, r3, #1
 8004020:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004024:	400b      	ands	r3, r1
 8004026:	2b00      	cmp	r3, #0
 8004028:	d00a      	beq.n	8004040 <HAL_I2C_Init+0x138>
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	1e59      	subs	r1, r3, #1
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	005b      	lsls	r3, r3, #1
 8004034:	fbb1 f3f3 	udiv	r3, r1, r3
 8004038:	3301      	adds	r3, #1
 800403a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800403e:	e051      	b.n	80040e4 <HAL_I2C_Init+0x1dc>
 8004040:	2304      	movs	r3, #4
 8004042:	e04f      	b.n	80040e4 <HAL_I2C_Init+0x1dc>
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	689b      	ldr	r3, [r3, #8]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d111      	bne.n	8004070 <HAL_I2C_Init+0x168>
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	1e58      	subs	r0, r3, #1
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6859      	ldr	r1, [r3, #4]
 8004054:	460b      	mov	r3, r1
 8004056:	005b      	lsls	r3, r3, #1
 8004058:	440b      	add	r3, r1
 800405a:	fbb0 f3f3 	udiv	r3, r0, r3
 800405e:	3301      	adds	r3, #1
 8004060:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004064:	2b00      	cmp	r3, #0
 8004066:	bf0c      	ite	eq
 8004068:	2301      	moveq	r3, #1
 800406a:	2300      	movne	r3, #0
 800406c:	b2db      	uxtb	r3, r3
 800406e:	e012      	b.n	8004096 <HAL_I2C_Init+0x18e>
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	1e58      	subs	r0, r3, #1
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6859      	ldr	r1, [r3, #4]
 8004078:	460b      	mov	r3, r1
 800407a:	009b      	lsls	r3, r3, #2
 800407c:	440b      	add	r3, r1
 800407e:	0099      	lsls	r1, r3, #2
 8004080:	440b      	add	r3, r1
 8004082:	fbb0 f3f3 	udiv	r3, r0, r3
 8004086:	3301      	adds	r3, #1
 8004088:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800408c:	2b00      	cmp	r3, #0
 800408e:	bf0c      	ite	eq
 8004090:	2301      	moveq	r3, #1
 8004092:	2300      	movne	r3, #0
 8004094:	b2db      	uxtb	r3, r3
 8004096:	2b00      	cmp	r3, #0
 8004098:	d001      	beq.n	800409e <HAL_I2C_Init+0x196>
 800409a:	2301      	movs	r3, #1
 800409c:	e022      	b.n	80040e4 <HAL_I2C_Init+0x1dc>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	689b      	ldr	r3, [r3, #8]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d10e      	bne.n	80040c4 <HAL_I2C_Init+0x1bc>
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	1e58      	subs	r0, r3, #1
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6859      	ldr	r1, [r3, #4]
 80040ae:	460b      	mov	r3, r1
 80040b0:	005b      	lsls	r3, r3, #1
 80040b2:	440b      	add	r3, r1
 80040b4:	fbb0 f3f3 	udiv	r3, r0, r3
 80040b8:	3301      	adds	r3, #1
 80040ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80040c2:	e00f      	b.n	80040e4 <HAL_I2C_Init+0x1dc>
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	1e58      	subs	r0, r3, #1
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6859      	ldr	r1, [r3, #4]
 80040cc:	460b      	mov	r3, r1
 80040ce:	009b      	lsls	r3, r3, #2
 80040d0:	440b      	add	r3, r1
 80040d2:	0099      	lsls	r1, r3, #2
 80040d4:	440b      	add	r3, r1
 80040d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80040da:	3301      	adds	r3, #1
 80040dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040e0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80040e4:	6879      	ldr	r1, [r7, #4]
 80040e6:	6809      	ldr	r1, [r1, #0]
 80040e8:	4313      	orrs	r3, r2
 80040ea:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	69da      	ldr	r2, [r3, #28]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6a1b      	ldr	r3, [r3, #32]
 80040fe:	431a      	orrs	r2, r3
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	430a      	orrs	r2, r1
 8004106:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	689b      	ldr	r3, [r3, #8]
 800410e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004112:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004116:	687a      	ldr	r2, [r7, #4]
 8004118:	6911      	ldr	r1, [r2, #16]
 800411a:	687a      	ldr	r2, [r7, #4]
 800411c:	68d2      	ldr	r2, [r2, #12]
 800411e:	4311      	orrs	r1, r2
 8004120:	687a      	ldr	r2, [r7, #4]
 8004122:	6812      	ldr	r2, [r2, #0]
 8004124:	430b      	orrs	r3, r1
 8004126:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	68db      	ldr	r3, [r3, #12]
 800412e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	695a      	ldr	r2, [r3, #20]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	699b      	ldr	r3, [r3, #24]
 800413a:	431a      	orrs	r2, r3
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	430a      	orrs	r2, r1
 8004142:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	681a      	ldr	r2, [r3, #0]
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f042 0201 	orr.w	r2, r2, #1
 8004152:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2200      	movs	r2, #0
 8004158:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2220      	movs	r2, #32
 800415e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2200      	movs	r2, #0
 8004166:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2200      	movs	r2, #0
 800416c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004170:	2300      	movs	r3, #0
}
 8004172:	4618      	mov	r0, r3
 8004174:	3710      	adds	r7, #16
 8004176:	46bd      	mov	sp, r7
 8004178:	bd80      	pop	{r7, pc}
 800417a:	bf00      	nop
 800417c:	000186a0 	.word	0x000186a0
 8004180:	001e847f 	.word	0x001e847f
 8004184:	003d08ff 	.word	0x003d08ff
 8004188:	431bde83 	.word	0x431bde83
 800418c:	10624dd3 	.word	0x10624dd3

08004190 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b088      	sub	sp, #32
 8004194:	af02      	add	r7, sp, #8
 8004196:	60f8      	str	r0, [r7, #12]
 8004198:	4608      	mov	r0, r1
 800419a:	4611      	mov	r1, r2
 800419c:	461a      	mov	r2, r3
 800419e:	4603      	mov	r3, r0
 80041a0:	817b      	strh	r3, [r7, #10]
 80041a2:	460b      	mov	r3, r1
 80041a4:	813b      	strh	r3, [r7, #8]
 80041a6:	4613      	mov	r3, r2
 80041a8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80041aa:	f7fe fdbd 	bl	8002d28 <HAL_GetTick>
 80041ae:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041b6:	b2db      	uxtb	r3, r3
 80041b8:	2b20      	cmp	r3, #32
 80041ba:	f040 80d9 	bne.w	8004370 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	9300      	str	r3, [sp, #0]
 80041c2:	2319      	movs	r3, #25
 80041c4:	2201      	movs	r2, #1
 80041c6:	496d      	ldr	r1, [pc, #436]	; (800437c <HAL_I2C_Mem_Write+0x1ec>)
 80041c8:	68f8      	ldr	r0, [r7, #12]
 80041ca:	f002 f90d 	bl	80063e8 <I2C_WaitOnFlagUntilTimeout>
 80041ce:	4603      	mov	r3, r0
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d001      	beq.n	80041d8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80041d4:	2302      	movs	r3, #2
 80041d6:	e0cc      	b.n	8004372 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80041de:	2b01      	cmp	r3, #1
 80041e0:	d101      	bne.n	80041e6 <HAL_I2C_Mem_Write+0x56>
 80041e2:	2302      	movs	r3, #2
 80041e4:	e0c5      	b.n	8004372 <HAL_I2C_Mem_Write+0x1e2>
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	2201      	movs	r2, #1
 80041ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f003 0301 	and.w	r3, r3, #1
 80041f8:	2b01      	cmp	r3, #1
 80041fa:	d007      	beq.n	800420c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	681a      	ldr	r2, [r3, #0]
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f042 0201 	orr.w	r2, r2, #1
 800420a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681a      	ldr	r2, [r3, #0]
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800421a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	2221      	movs	r2, #33	; 0x21
 8004220:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	2240      	movs	r2, #64	; 0x40
 8004228:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	2200      	movs	r2, #0
 8004230:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	6a3a      	ldr	r2, [r7, #32]
 8004236:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800423c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004242:	b29a      	uxth	r2, r3
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	4a4d      	ldr	r2, [pc, #308]	; (8004380 <HAL_I2C_Mem_Write+0x1f0>)
 800424c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800424e:	88f8      	ldrh	r0, [r7, #6]
 8004250:	893a      	ldrh	r2, [r7, #8]
 8004252:	8979      	ldrh	r1, [r7, #10]
 8004254:	697b      	ldr	r3, [r7, #20]
 8004256:	9301      	str	r3, [sp, #4]
 8004258:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800425a:	9300      	str	r3, [sp, #0]
 800425c:	4603      	mov	r3, r0
 800425e:	68f8      	ldr	r0, [r7, #12]
 8004260:	f001 fe9c 	bl	8005f9c <I2C_RequestMemoryWrite>
 8004264:	4603      	mov	r3, r0
 8004266:	2b00      	cmp	r3, #0
 8004268:	d052      	beq.n	8004310 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800426a:	2301      	movs	r3, #1
 800426c:	e081      	b.n	8004372 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800426e:	697a      	ldr	r2, [r7, #20]
 8004270:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004272:	68f8      	ldr	r0, [r7, #12]
 8004274:	f002 f98e 	bl	8006594 <I2C_WaitOnTXEFlagUntilTimeout>
 8004278:	4603      	mov	r3, r0
 800427a:	2b00      	cmp	r3, #0
 800427c:	d00d      	beq.n	800429a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004282:	2b04      	cmp	r3, #4
 8004284:	d107      	bne.n	8004296 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	681a      	ldr	r2, [r3, #0]
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004294:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004296:	2301      	movs	r3, #1
 8004298:	e06b      	b.n	8004372 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800429e:	781a      	ldrb	r2, [r3, #0]
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042aa:	1c5a      	adds	r2, r3, #1
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042b4:	3b01      	subs	r3, #1
 80042b6:	b29a      	uxth	r2, r3
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042c0:	b29b      	uxth	r3, r3
 80042c2:	3b01      	subs	r3, #1
 80042c4:	b29a      	uxth	r2, r3
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	695b      	ldr	r3, [r3, #20]
 80042d0:	f003 0304 	and.w	r3, r3, #4
 80042d4:	2b04      	cmp	r3, #4
 80042d6:	d11b      	bne.n	8004310 <HAL_I2C_Mem_Write+0x180>
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d017      	beq.n	8004310 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042e4:	781a      	ldrb	r2, [r3, #0]
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042f0:	1c5a      	adds	r2, r3, #1
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042fa:	3b01      	subs	r3, #1
 80042fc:	b29a      	uxth	r2, r3
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004306:	b29b      	uxth	r3, r3
 8004308:	3b01      	subs	r3, #1
 800430a:	b29a      	uxth	r2, r3
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004314:	2b00      	cmp	r3, #0
 8004316:	d1aa      	bne.n	800426e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004318:	697a      	ldr	r2, [r7, #20]
 800431a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800431c:	68f8      	ldr	r0, [r7, #12]
 800431e:	f002 f97a 	bl	8006616 <I2C_WaitOnBTFFlagUntilTimeout>
 8004322:	4603      	mov	r3, r0
 8004324:	2b00      	cmp	r3, #0
 8004326:	d00d      	beq.n	8004344 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800432c:	2b04      	cmp	r3, #4
 800432e:	d107      	bne.n	8004340 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	681a      	ldr	r2, [r3, #0]
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800433e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	e016      	b.n	8004372 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	681a      	ldr	r2, [r3, #0]
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004352:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	2220      	movs	r2, #32
 8004358:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2200      	movs	r2, #0
 8004360:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	2200      	movs	r2, #0
 8004368:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800436c:	2300      	movs	r3, #0
 800436e:	e000      	b.n	8004372 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004370:	2302      	movs	r3, #2
  }
}
 8004372:	4618      	mov	r0, r3
 8004374:	3718      	adds	r7, #24
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}
 800437a:	bf00      	nop
 800437c:	00100002 	.word	0x00100002
 8004380:	ffff0000 	.word	0xffff0000

08004384 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b08c      	sub	sp, #48	; 0x30
 8004388:	af02      	add	r7, sp, #8
 800438a:	60f8      	str	r0, [r7, #12]
 800438c:	4608      	mov	r0, r1
 800438e:	4611      	mov	r1, r2
 8004390:	461a      	mov	r2, r3
 8004392:	4603      	mov	r3, r0
 8004394:	817b      	strh	r3, [r7, #10]
 8004396:	460b      	mov	r3, r1
 8004398:	813b      	strh	r3, [r7, #8]
 800439a:	4613      	mov	r3, r2
 800439c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800439e:	f7fe fcc3 	bl	8002d28 <HAL_GetTick>
 80043a2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043aa:	b2db      	uxtb	r3, r3
 80043ac:	2b20      	cmp	r3, #32
 80043ae:	f040 8208 	bne.w	80047c2 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80043b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043b4:	9300      	str	r3, [sp, #0]
 80043b6:	2319      	movs	r3, #25
 80043b8:	2201      	movs	r2, #1
 80043ba:	497b      	ldr	r1, [pc, #492]	; (80045a8 <HAL_I2C_Mem_Read+0x224>)
 80043bc:	68f8      	ldr	r0, [r7, #12]
 80043be:	f002 f813 	bl	80063e8 <I2C_WaitOnFlagUntilTimeout>
 80043c2:	4603      	mov	r3, r0
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d001      	beq.n	80043cc <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80043c8:	2302      	movs	r3, #2
 80043ca:	e1fb      	b.n	80047c4 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043d2:	2b01      	cmp	r3, #1
 80043d4:	d101      	bne.n	80043da <HAL_I2C_Mem_Read+0x56>
 80043d6:	2302      	movs	r3, #2
 80043d8:	e1f4      	b.n	80047c4 <HAL_I2C_Mem_Read+0x440>
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	2201      	movs	r2, #1
 80043de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f003 0301 	and.w	r3, r3, #1
 80043ec:	2b01      	cmp	r3, #1
 80043ee:	d007      	beq.n	8004400 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	681a      	ldr	r2, [r3, #0]
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f042 0201 	orr.w	r2, r2, #1
 80043fe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	681a      	ldr	r2, [r3, #0]
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800440e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	2222      	movs	r2, #34	; 0x22
 8004414:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2240      	movs	r2, #64	; 0x40
 800441c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	2200      	movs	r2, #0
 8004424:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800442a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004430:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004436:	b29a      	uxth	r2, r3
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	4a5b      	ldr	r2, [pc, #364]	; (80045ac <HAL_I2C_Mem_Read+0x228>)
 8004440:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004442:	88f8      	ldrh	r0, [r7, #6]
 8004444:	893a      	ldrh	r2, [r7, #8]
 8004446:	8979      	ldrh	r1, [r7, #10]
 8004448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800444a:	9301      	str	r3, [sp, #4]
 800444c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800444e:	9300      	str	r3, [sp, #0]
 8004450:	4603      	mov	r3, r0
 8004452:	68f8      	ldr	r0, [r7, #12]
 8004454:	f001 fe38 	bl	80060c8 <I2C_RequestMemoryRead>
 8004458:	4603      	mov	r3, r0
 800445a:	2b00      	cmp	r3, #0
 800445c:	d001      	beq.n	8004462 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	e1b0      	b.n	80047c4 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004466:	2b00      	cmp	r3, #0
 8004468:	d113      	bne.n	8004492 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800446a:	2300      	movs	r3, #0
 800446c:	623b      	str	r3, [r7, #32]
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	695b      	ldr	r3, [r3, #20]
 8004474:	623b      	str	r3, [r7, #32]
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	699b      	ldr	r3, [r3, #24]
 800447c:	623b      	str	r3, [r7, #32]
 800447e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	681a      	ldr	r2, [r3, #0]
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800448e:	601a      	str	r2, [r3, #0]
 8004490:	e184      	b.n	800479c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004496:	2b01      	cmp	r3, #1
 8004498:	d11b      	bne.n	80044d2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	681a      	ldr	r2, [r3, #0]
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044a8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044aa:	2300      	movs	r3, #0
 80044ac:	61fb      	str	r3, [r7, #28]
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	695b      	ldr	r3, [r3, #20]
 80044b4:	61fb      	str	r3, [r7, #28]
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	699b      	ldr	r3, [r3, #24]
 80044bc:	61fb      	str	r3, [r7, #28]
 80044be:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	681a      	ldr	r2, [r3, #0]
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044ce:	601a      	str	r2, [r3, #0]
 80044d0:	e164      	b.n	800479c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044d6:	2b02      	cmp	r3, #2
 80044d8:	d11b      	bne.n	8004512 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	681a      	ldr	r2, [r3, #0]
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044e8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	681a      	ldr	r2, [r3, #0]
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80044f8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044fa:	2300      	movs	r3, #0
 80044fc:	61bb      	str	r3, [r7, #24]
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	695b      	ldr	r3, [r3, #20]
 8004504:	61bb      	str	r3, [r7, #24]
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	699b      	ldr	r3, [r3, #24]
 800450c:	61bb      	str	r3, [r7, #24]
 800450e:	69bb      	ldr	r3, [r7, #24]
 8004510:	e144      	b.n	800479c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004512:	2300      	movs	r3, #0
 8004514:	617b      	str	r3, [r7, #20]
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	695b      	ldr	r3, [r3, #20]
 800451c:	617b      	str	r3, [r7, #20]
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	699b      	ldr	r3, [r3, #24]
 8004524:	617b      	str	r3, [r7, #20]
 8004526:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004528:	e138      	b.n	800479c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800452e:	2b03      	cmp	r3, #3
 8004530:	f200 80f1 	bhi.w	8004716 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004538:	2b01      	cmp	r3, #1
 800453a:	d123      	bne.n	8004584 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800453c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800453e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004540:	68f8      	ldr	r0, [r7, #12]
 8004542:	f002 f8db 	bl	80066fc <I2C_WaitOnRXNEFlagUntilTimeout>
 8004546:	4603      	mov	r3, r0
 8004548:	2b00      	cmp	r3, #0
 800454a:	d001      	beq.n	8004550 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800454c:	2301      	movs	r3, #1
 800454e:	e139      	b.n	80047c4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	691a      	ldr	r2, [r3, #16]
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800455a:	b2d2      	uxtb	r2, r2
 800455c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004562:	1c5a      	adds	r2, r3, #1
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800456c:	3b01      	subs	r3, #1
 800456e:	b29a      	uxth	r2, r3
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004578:	b29b      	uxth	r3, r3
 800457a:	3b01      	subs	r3, #1
 800457c:	b29a      	uxth	r2, r3
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004582:	e10b      	b.n	800479c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004588:	2b02      	cmp	r3, #2
 800458a:	d14e      	bne.n	800462a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800458c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800458e:	9300      	str	r3, [sp, #0]
 8004590:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004592:	2200      	movs	r2, #0
 8004594:	4906      	ldr	r1, [pc, #24]	; (80045b0 <HAL_I2C_Mem_Read+0x22c>)
 8004596:	68f8      	ldr	r0, [r7, #12]
 8004598:	f001 ff26 	bl	80063e8 <I2C_WaitOnFlagUntilTimeout>
 800459c:	4603      	mov	r3, r0
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d008      	beq.n	80045b4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	e10e      	b.n	80047c4 <HAL_I2C_Mem_Read+0x440>
 80045a6:	bf00      	nop
 80045a8:	00100002 	.word	0x00100002
 80045ac:	ffff0000 	.word	0xffff0000
 80045b0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	681a      	ldr	r2, [r3, #0]
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045c2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	691a      	ldr	r2, [r3, #16]
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045ce:	b2d2      	uxtb	r2, r2
 80045d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d6:	1c5a      	adds	r2, r3, #1
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045e0:	3b01      	subs	r3, #1
 80045e2:	b29a      	uxth	r2, r3
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045ec:	b29b      	uxth	r3, r3
 80045ee:	3b01      	subs	r3, #1
 80045f0:	b29a      	uxth	r2, r3
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	691a      	ldr	r2, [r3, #16]
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004600:	b2d2      	uxtb	r2, r2
 8004602:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004608:	1c5a      	adds	r2, r3, #1
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004612:	3b01      	subs	r3, #1
 8004614:	b29a      	uxth	r2, r3
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800461e:	b29b      	uxth	r3, r3
 8004620:	3b01      	subs	r3, #1
 8004622:	b29a      	uxth	r2, r3
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004628:	e0b8      	b.n	800479c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800462a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800462c:	9300      	str	r3, [sp, #0]
 800462e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004630:	2200      	movs	r2, #0
 8004632:	4966      	ldr	r1, [pc, #408]	; (80047cc <HAL_I2C_Mem_Read+0x448>)
 8004634:	68f8      	ldr	r0, [r7, #12]
 8004636:	f001 fed7 	bl	80063e8 <I2C_WaitOnFlagUntilTimeout>
 800463a:	4603      	mov	r3, r0
 800463c:	2b00      	cmp	r3, #0
 800463e:	d001      	beq.n	8004644 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004640:	2301      	movs	r3, #1
 8004642:	e0bf      	b.n	80047c4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	681a      	ldr	r2, [r3, #0]
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004652:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	691a      	ldr	r2, [r3, #16]
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800465e:	b2d2      	uxtb	r2, r2
 8004660:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004666:	1c5a      	adds	r2, r3, #1
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004670:	3b01      	subs	r3, #1
 8004672:	b29a      	uxth	r2, r3
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800467c:	b29b      	uxth	r3, r3
 800467e:	3b01      	subs	r3, #1
 8004680:	b29a      	uxth	r2, r3
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004688:	9300      	str	r3, [sp, #0]
 800468a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800468c:	2200      	movs	r2, #0
 800468e:	494f      	ldr	r1, [pc, #316]	; (80047cc <HAL_I2C_Mem_Read+0x448>)
 8004690:	68f8      	ldr	r0, [r7, #12]
 8004692:	f001 fea9 	bl	80063e8 <I2C_WaitOnFlagUntilTimeout>
 8004696:	4603      	mov	r3, r0
 8004698:	2b00      	cmp	r3, #0
 800469a:	d001      	beq.n	80046a0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800469c:	2301      	movs	r3, #1
 800469e:	e091      	b.n	80047c4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	681a      	ldr	r2, [r3, #0]
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046ae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	691a      	ldr	r2, [r3, #16]
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ba:	b2d2      	uxtb	r2, r2
 80046bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c2:	1c5a      	adds	r2, r3, #1
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046cc:	3b01      	subs	r3, #1
 80046ce:	b29a      	uxth	r2, r3
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046d8:	b29b      	uxth	r3, r3
 80046da:	3b01      	subs	r3, #1
 80046dc:	b29a      	uxth	r2, r3
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	691a      	ldr	r2, [r3, #16]
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ec:	b2d2      	uxtb	r2, r2
 80046ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046f4:	1c5a      	adds	r2, r3, #1
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046fe:	3b01      	subs	r3, #1
 8004700:	b29a      	uxth	r2, r3
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800470a:	b29b      	uxth	r3, r3
 800470c:	3b01      	subs	r3, #1
 800470e:	b29a      	uxth	r2, r3
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004714:	e042      	b.n	800479c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004716:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004718:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800471a:	68f8      	ldr	r0, [r7, #12]
 800471c:	f001 ffee 	bl	80066fc <I2C_WaitOnRXNEFlagUntilTimeout>
 8004720:	4603      	mov	r3, r0
 8004722:	2b00      	cmp	r3, #0
 8004724:	d001      	beq.n	800472a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004726:	2301      	movs	r3, #1
 8004728:	e04c      	b.n	80047c4 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	691a      	ldr	r2, [r3, #16]
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004734:	b2d2      	uxtb	r2, r2
 8004736:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800473c:	1c5a      	adds	r2, r3, #1
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004746:	3b01      	subs	r3, #1
 8004748:	b29a      	uxth	r2, r3
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004752:	b29b      	uxth	r3, r3
 8004754:	3b01      	subs	r3, #1
 8004756:	b29a      	uxth	r2, r3
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	695b      	ldr	r3, [r3, #20]
 8004762:	f003 0304 	and.w	r3, r3, #4
 8004766:	2b04      	cmp	r3, #4
 8004768:	d118      	bne.n	800479c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	691a      	ldr	r2, [r3, #16]
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004774:	b2d2      	uxtb	r2, r2
 8004776:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800477c:	1c5a      	adds	r2, r3, #1
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004786:	3b01      	subs	r3, #1
 8004788:	b29a      	uxth	r2, r3
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004792:	b29b      	uxth	r3, r3
 8004794:	3b01      	subs	r3, #1
 8004796:	b29a      	uxth	r2, r3
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	f47f aec2 	bne.w	800452a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	2220      	movs	r2, #32
 80047aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	2200      	movs	r2, #0
 80047b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2200      	movs	r2, #0
 80047ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80047be:	2300      	movs	r3, #0
 80047c0:	e000      	b.n	80047c4 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80047c2:	2302      	movs	r3, #2
  }
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	3728      	adds	r7, #40	; 0x28
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bd80      	pop	{r7, pc}
 80047cc:	00010004 	.word	0x00010004

080047d0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b088      	sub	sp, #32
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80047d8:	2300      	movs	r3, #0
 80047da:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047e8:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80047f0:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047f8:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80047fa:	7bfb      	ldrb	r3, [r7, #15]
 80047fc:	2b10      	cmp	r3, #16
 80047fe:	d003      	beq.n	8004808 <HAL_I2C_EV_IRQHandler+0x38>
 8004800:	7bfb      	ldrb	r3, [r7, #15]
 8004802:	2b40      	cmp	r3, #64	; 0x40
 8004804:	f040 80c1 	bne.w	800498a <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	699b      	ldr	r3, [r3, #24]
 800480e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	695b      	ldr	r3, [r3, #20]
 8004816:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004818:	69fb      	ldr	r3, [r7, #28]
 800481a:	f003 0301 	and.w	r3, r3, #1
 800481e:	2b00      	cmp	r3, #0
 8004820:	d10d      	bne.n	800483e <HAL_I2C_EV_IRQHandler+0x6e>
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004828:	d003      	beq.n	8004832 <HAL_I2C_EV_IRQHandler+0x62>
 800482a:	693b      	ldr	r3, [r7, #16]
 800482c:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004830:	d101      	bne.n	8004836 <HAL_I2C_EV_IRQHandler+0x66>
 8004832:	2301      	movs	r3, #1
 8004834:	e000      	b.n	8004838 <HAL_I2C_EV_IRQHandler+0x68>
 8004836:	2300      	movs	r3, #0
 8004838:	2b01      	cmp	r3, #1
 800483a:	f000 8132 	beq.w	8004aa2 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800483e:	69fb      	ldr	r3, [r7, #28]
 8004840:	f003 0301 	and.w	r3, r3, #1
 8004844:	2b00      	cmp	r3, #0
 8004846:	d00c      	beq.n	8004862 <HAL_I2C_EV_IRQHandler+0x92>
 8004848:	697b      	ldr	r3, [r7, #20]
 800484a:	0a5b      	lsrs	r3, r3, #9
 800484c:	f003 0301 	and.w	r3, r3, #1
 8004850:	2b00      	cmp	r3, #0
 8004852:	d006      	beq.n	8004862 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8004854:	6878      	ldr	r0, [r7, #4]
 8004856:	f001 ffd6 	bl	8006806 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800485a:	6878      	ldr	r0, [r7, #4]
 800485c:	f000 fd83 	bl	8005366 <I2C_Master_SB>
 8004860:	e092      	b.n	8004988 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004862:	69fb      	ldr	r3, [r7, #28]
 8004864:	08db      	lsrs	r3, r3, #3
 8004866:	f003 0301 	and.w	r3, r3, #1
 800486a:	2b00      	cmp	r3, #0
 800486c:	d009      	beq.n	8004882 <HAL_I2C_EV_IRQHandler+0xb2>
 800486e:	697b      	ldr	r3, [r7, #20]
 8004870:	0a5b      	lsrs	r3, r3, #9
 8004872:	f003 0301 	and.w	r3, r3, #1
 8004876:	2b00      	cmp	r3, #0
 8004878:	d003      	beq.n	8004882 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800487a:	6878      	ldr	r0, [r7, #4]
 800487c:	f000 fdf9 	bl	8005472 <I2C_Master_ADD10>
 8004880:	e082      	b.n	8004988 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004882:	69fb      	ldr	r3, [r7, #28]
 8004884:	085b      	lsrs	r3, r3, #1
 8004886:	f003 0301 	and.w	r3, r3, #1
 800488a:	2b00      	cmp	r3, #0
 800488c:	d009      	beq.n	80048a2 <HAL_I2C_EV_IRQHandler+0xd2>
 800488e:	697b      	ldr	r3, [r7, #20]
 8004890:	0a5b      	lsrs	r3, r3, #9
 8004892:	f003 0301 	and.w	r3, r3, #1
 8004896:	2b00      	cmp	r3, #0
 8004898:	d003      	beq.n	80048a2 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800489a:	6878      	ldr	r0, [r7, #4]
 800489c:	f000 fe13 	bl	80054c6 <I2C_Master_ADDR>
 80048a0:	e072      	b.n	8004988 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80048a2:	69bb      	ldr	r3, [r7, #24]
 80048a4:	089b      	lsrs	r3, r3, #2
 80048a6:	f003 0301 	and.w	r3, r3, #1
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d03b      	beq.n	8004926 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80048b8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048bc:	f000 80f3 	beq.w	8004aa6 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80048c0:	69fb      	ldr	r3, [r7, #28]
 80048c2:	09db      	lsrs	r3, r3, #7
 80048c4:	f003 0301 	and.w	r3, r3, #1
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d00f      	beq.n	80048ec <HAL_I2C_EV_IRQHandler+0x11c>
 80048cc:	697b      	ldr	r3, [r7, #20]
 80048ce:	0a9b      	lsrs	r3, r3, #10
 80048d0:	f003 0301 	and.w	r3, r3, #1
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d009      	beq.n	80048ec <HAL_I2C_EV_IRQHandler+0x11c>
 80048d8:	69fb      	ldr	r3, [r7, #28]
 80048da:	089b      	lsrs	r3, r3, #2
 80048dc:	f003 0301 	and.w	r3, r3, #1
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d103      	bne.n	80048ec <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80048e4:	6878      	ldr	r0, [r7, #4]
 80048e6:	f000 f9f3 	bl	8004cd0 <I2C_MasterTransmit_TXE>
 80048ea:	e04d      	b.n	8004988 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80048ec:	69fb      	ldr	r3, [r7, #28]
 80048ee:	089b      	lsrs	r3, r3, #2
 80048f0:	f003 0301 	and.w	r3, r3, #1
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	f000 80d6 	beq.w	8004aa6 <HAL_I2C_EV_IRQHandler+0x2d6>
 80048fa:	697b      	ldr	r3, [r7, #20]
 80048fc:	0a5b      	lsrs	r3, r3, #9
 80048fe:	f003 0301 	and.w	r3, r3, #1
 8004902:	2b00      	cmp	r3, #0
 8004904:	f000 80cf 	beq.w	8004aa6 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004908:	7bbb      	ldrb	r3, [r7, #14]
 800490a:	2b21      	cmp	r3, #33	; 0x21
 800490c:	d103      	bne.n	8004916 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800490e:	6878      	ldr	r0, [r7, #4]
 8004910:	f000 fa7a 	bl	8004e08 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004914:	e0c7      	b.n	8004aa6 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8004916:	7bfb      	ldrb	r3, [r7, #15]
 8004918:	2b40      	cmp	r3, #64	; 0x40
 800491a:	f040 80c4 	bne.w	8004aa6 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 800491e:	6878      	ldr	r0, [r7, #4]
 8004920:	f000 fae8 	bl	8004ef4 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004924:	e0bf      	b.n	8004aa6 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	685b      	ldr	r3, [r3, #4]
 800492c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004930:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004934:	f000 80b7 	beq.w	8004aa6 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004938:	69fb      	ldr	r3, [r7, #28]
 800493a:	099b      	lsrs	r3, r3, #6
 800493c:	f003 0301 	and.w	r3, r3, #1
 8004940:	2b00      	cmp	r3, #0
 8004942:	d00f      	beq.n	8004964 <HAL_I2C_EV_IRQHandler+0x194>
 8004944:	697b      	ldr	r3, [r7, #20]
 8004946:	0a9b      	lsrs	r3, r3, #10
 8004948:	f003 0301 	and.w	r3, r3, #1
 800494c:	2b00      	cmp	r3, #0
 800494e:	d009      	beq.n	8004964 <HAL_I2C_EV_IRQHandler+0x194>
 8004950:	69fb      	ldr	r3, [r7, #28]
 8004952:	089b      	lsrs	r3, r3, #2
 8004954:	f003 0301 	and.w	r3, r3, #1
 8004958:	2b00      	cmp	r3, #0
 800495a:	d103      	bne.n	8004964 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 800495c:	6878      	ldr	r0, [r7, #4]
 800495e:	f000 fb5d 	bl	800501c <I2C_MasterReceive_RXNE>
 8004962:	e011      	b.n	8004988 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004964:	69fb      	ldr	r3, [r7, #28]
 8004966:	089b      	lsrs	r3, r3, #2
 8004968:	f003 0301 	and.w	r3, r3, #1
 800496c:	2b00      	cmp	r3, #0
 800496e:	f000 809a 	beq.w	8004aa6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	0a5b      	lsrs	r3, r3, #9
 8004976:	f003 0301 	and.w	r3, r3, #1
 800497a:	2b00      	cmp	r3, #0
 800497c:	f000 8093 	beq.w	8004aa6 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8004980:	6878      	ldr	r0, [r7, #4]
 8004982:	f000 fc06 	bl	8005192 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004986:	e08e      	b.n	8004aa6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8004988:	e08d      	b.n	8004aa6 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800498e:	2b00      	cmp	r3, #0
 8004990:	d004      	beq.n	800499c <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	695b      	ldr	r3, [r3, #20]
 8004998:	61fb      	str	r3, [r7, #28]
 800499a:	e007      	b.n	80049ac <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	699b      	ldr	r3, [r3, #24]
 80049a2:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	695b      	ldr	r3, [r3, #20]
 80049aa:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80049ac:	69fb      	ldr	r3, [r7, #28]
 80049ae:	085b      	lsrs	r3, r3, #1
 80049b0:	f003 0301 	and.w	r3, r3, #1
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d012      	beq.n	80049de <HAL_I2C_EV_IRQHandler+0x20e>
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	0a5b      	lsrs	r3, r3, #9
 80049bc:	f003 0301 	and.w	r3, r3, #1
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d00c      	beq.n	80049de <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d003      	beq.n	80049d4 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	699b      	ldr	r3, [r3, #24]
 80049d2:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80049d4:	69b9      	ldr	r1, [r7, #24]
 80049d6:	6878      	ldr	r0, [r7, #4]
 80049d8:	f000 ffc4 	bl	8005964 <I2C_Slave_ADDR>
 80049dc:	e066      	b.n	8004aac <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80049de:	69fb      	ldr	r3, [r7, #28]
 80049e0:	091b      	lsrs	r3, r3, #4
 80049e2:	f003 0301 	and.w	r3, r3, #1
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d009      	beq.n	80049fe <HAL_I2C_EV_IRQHandler+0x22e>
 80049ea:	697b      	ldr	r3, [r7, #20]
 80049ec:	0a5b      	lsrs	r3, r3, #9
 80049ee:	f003 0301 	and.w	r3, r3, #1
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d003      	beq.n	80049fe <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80049f6:	6878      	ldr	r0, [r7, #4]
 80049f8:	f000 fffe 	bl	80059f8 <I2C_Slave_STOPF>
 80049fc:	e056      	b.n	8004aac <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80049fe:	7bbb      	ldrb	r3, [r7, #14]
 8004a00:	2b21      	cmp	r3, #33	; 0x21
 8004a02:	d002      	beq.n	8004a0a <HAL_I2C_EV_IRQHandler+0x23a>
 8004a04:	7bbb      	ldrb	r3, [r7, #14]
 8004a06:	2b29      	cmp	r3, #41	; 0x29
 8004a08:	d125      	bne.n	8004a56 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004a0a:	69fb      	ldr	r3, [r7, #28]
 8004a0c:	09db      	lsrs	r3, r3, #7
 8004a0e:	f003 0301 	and.w	r3, r3, #1
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d00f      	beq.n	8004a36 <HAL_I2C_EV_IRQHandler+0x266>
 8004a16:	697b      	ldr	r3, [r7, #20]
 8004a18:	0a9b      	lsrs	r3, r3, #10
 8004a1a:	f003 0301 	and.w	r3, r3, #1
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d009      	beq.n	8004a36 <HAL_I2C_EV_IRQHandler+0x266>
 8004a22:	69fb      	ldr	r3, [r7, #28]
 8004a24:	089b      	lsrs	r3, r3, #2
 8004a26:	f003 0301 	and.w	r3, r3, #1
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d103      	bne.n	8004a36 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8004a2e:	6878      	ldr	r0, [r7, #4]
 8004a30:	f000 feda 	bl	80057e8 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004a34:	e039      	b.n	8004aaa <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004a36:	69fb      	ldr	r3, [r7, #28]
 8004a38:	089b      	lsrs	r3, r3, #2
 8004a3a:	f003 0301 	and.w	r3, r3, #1
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d033      	beq.n	8004aaa <HAL_I2C_EV_IRQHandler+0x2da>
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	0a5b      	lsrs	r3, r3, #9
 8004a46:	f003 0301 	and.w	r3, r3, #1
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d02d      	beq.n	8004aaa <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8004a4e:	6878      	ldr	r0, [r7, #4]
 8004a50:	f000 ff07 	bl	8005862 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004a54:	e029      	b.n	8004aaa <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004a56:	69fb      	ldr	r3, [r7, #28]
 8004a58:	099b      	lsrs	r3, r3, #6
 8004a5a:	f003 0301 	and.w	r3, r3, #1
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d00f      	beq.n	8004a82 <HAL_I2C_EV_IRQHandler+0x2b2>
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	0a9b      	lsrs	r3, r3, #10
 8004a66:	f003 0301 	and.w	r3, r3, #1
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d009      	beq.n	8004a82 <HAL_I2C_EV_IRQHandler+0x2b2>
 8004a6e:	69fb      	ldr	r3, [r7, #28]
 8004a70:	089b      	lsrs	r3, r3, #2
 8004a72:	f003 0301 	and.w	r3, r3, #1
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d103      	bne.n	8004a82 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8004a7a:	6878      	ldr	r0, [r7, #4]
 8004a7c:	f000 ff12 	bl	80058a4 <I2C_SlaveReceive_RXNE>
 8004a80:	e014      	b.n	8004aac <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004a82:	69fb      	ldr	r3, [r7, #28]
 8004a84:	089b      	lsrs	r3, r3, #2
 8004a86:	f003 0301 	and.w	r3, r3, #1
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d00e      	beq.n	8004aac <HAL_I2C_EV_IRQHandler+0x2dc>
 8004a8e:	697b      	ldr	r3, [r7, #20]
 8004a90:	0a5b      	lsrs	r3, r3, #9
 8004a92:	f003 0301 	and.w	r3, r3, #1
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d008      	beq.n	8004aac <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8004a9a:	6878      	ldr	r0, [r7, #4]
 8004a9c:	f000 ff40 	bl	8005920 <I2C_SlaveReceive_BTF>
 8004aa0:	e004      	b.n	8004aac <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8004aa2:	bf00      	nop
 8004aa4:	e002      	b.n	8004aac <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004aa6:	bf00      	nop
 8004aa8:	e000      	b.n	8004aac <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004aaa:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8004aac:	3720      	adds	r7, #32
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bd80      	pop	{r7, pc}

08004ab2 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004ab2:	b580      	push	{r7, lr}
 8004ab4:	b08a      	sub	sp, #40	; 0x28
 8004ab6:	af00      	add	r7, sp, #0
 8004ab8:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	695b      	ldr	r3, [r3, #20]
 8004ac0:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	685b      	ldr	r3, [r3, #4]
 8004ac8:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8004aca:	2300      	movs	r3, #0
 8004acc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004ad4:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004ad6:	6a3b      	ldr	r3, [r7, #32]
 8004ad8:	0a1b      	lsrs	r3, r3, #8
 8004ada:	f003 0301 	and.w	r3, r3, #1
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d00e      	beq.n	8004b00 <HAL_I2C_ER_IRQHandler+0x4e>
 8004ae2:	69fb      	ldr	r3, [r7, #28]
 8004ae4:	0a1b      	lsrs	r3, r3, #8
 8004ae6:	f003 0301 	and.w	r3, r3, #1
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d008      	beq.n	8004b00 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8004aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004af0:	f043 0301 	orr.w	r3, r3, #1
 8004af4:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004afe:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004b00:	6a3b      	ldr	r3, [r7, #32]
 8004b02:	0a5b      	lsrs	r3, r3, #9
 8004b04:	f003 0301 	and.w	r3, r3, #1
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d00e      	beq.n	8004b2a <HAL_I2C_ER_IRQHandler+0x78>
 8004b0c:	69fb      	ldr	r3, [r7, #28]
 8004b0e:	0a1b      	lsrs	r3, r3, #8
 8004b10:	f003 0301 	and.w	r3, r3, #1
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d008      	beq.n	8004b2a <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8004b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b1a:	f043 0302 	orr.w	r3, r3, #2
 8004b1e:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8004b28:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004b2a:	6a3b      	ldr	r3, [r7, #32]
 8004b2c:	0a9b      	lsrs	r3, r3, #10
 8004b2e:	f003 0301 	and.w	r3, r3, #1
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d03f      	beq.n	8004bb6 <HAL_I2C_ER_IRQHandler+0x104>
 8004b36:	69fb      	ldr	r3, [r7, #28]
 8004b38:	0a1b      	lsrs	r3, r3, #8
 8004b3a:	f003 0301 	and.w	r3, r3, #1
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d039      	beq.n	8004bb6 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8004b42:	7efb      	ldrb	r3, [r7, #27]
 8004b44:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b4a:	b29b      	uxth	r3, r3
 8004b4c:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b54:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b5a:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004b5c:	7ebb      	ldrb	r3, [r7, #26]
 8004b5e:	2b20      	cmp	r3, #32
 8004b60:	d112      	bne.n	8004b88 <HAL_I2C_ER_IRQHandler+0xd6>
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d10f      	bne.n	8004b88 <HAL_I2C_ER_IRQHandler+0xd6>
 8004b68:	7cfb      	ldrb	r3, [r7, #19]
 8004b6a:	2b21      	cmp	r3, #33	; 0x21
 8004b6c:	d008      	beq.n	8004b80 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8004b6e:	7cfb      	ldrb	r3, [r7, #19]
 8004b70:	2b29      	cmp	r3, #41	; 0x29
 8004b72:	d005      	beq.n	8004b80 <HAL_I2C_ER_IRQHandler+0xce>
 8004b74:	7cfb      	ldrb	r3, [r7, #19]
 8004b76:	2b28      	cmp	r3, #40	; 0x28
 8004b78:	d106      	bne.n	8004b88 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	2b21      	cmp	r3, #33	; 0x21
 8004b7e:	d103      	bne.n	8004b88 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8004b80:	6878      	ldr	r0, [r7, #4]
 8004b82:	f001 f869 	bl	8005c58 <I2C_Slave_AF>
 8004b86:	e016      	b.n	8004bb6 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004b90:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8004b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b94:	f043 0304 	orr.w	r3, r3, #4
 8004b98:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004b9a:	7efb      	ldrb	r3, [r7, #27]
 8004b9c:	2b10      	cmp	r3, #16
 8004b9e:	d002      	beq.n	8004ba6 <HAL_I2C_ER_IRQHandler+0xf4>
 8004ba0:	7efb      	ldrb	r3, [r7, #27]
 8004ba2:	2b40      	cmp	r3, #64	; 0x40
 8004ba4:	d107      	bne.n	8004bb6 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	681a      	ldr	r2, [r3, #0]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004bb4:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004bb6:	6a3b      	ldr	r3, [r7, #32]
 8004bb8:	0adb      	lsrs	r3, r3, #11
 8004bba:	f003 0301 	and.w	r3, r3, #1
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d00e      	beq.n	8004be0 <HAL_I2C_ER_IRQHandler+0x12e>
 8004bc2:	69fb      	ldr	r3, [r7, #28]
 8004bc4:	0a1b      	lsrs	r3, r3, #8
 8004bc6:	f003 0301 	and.w	r3, r3, #1
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d008      	beq.n	8004be0 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8004bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bd0:	f043 0308 	orr.w	r3, r3, #8
 8004bd4:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8004bde:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8004be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d008      	beq.n	8004bf8 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bec:	431a      	orrs	r2, r3
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8004bf2:	6878      	ldr	r0, [r7, #4]
 8004bf4:	f001 f8a0 	bl	8005d38 <I2C_ITError>
  }
}
 8004bf8:	bf00      	nop
 8004bfa:	3728      	adds	r7, #40	; 0x28
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	bd80      	pop	{r7, pc}

08004c00 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c00:	b480      	push	{r7}
 8004c02:	b083      	sub	sp, #12
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004c08:	bf00      	nop
 8004c0a:	370c      	adds	r7, #12
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c12:	4770      	bx	lr

08004c14 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c14:	b480      	push	{r7}
 8004c16:	b083      	sub	sp, #12
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004c1c:	bf00      	nop
 8004c1e:	370c      	adds	r7, #12
 8004c20:	46bd      	mov	sp, r7
 8004c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c26:	4770      	bx	lr

08004c28 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b083      	sub	sp, #12
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004c30:	bf00      	nop
 8004c32:	370c      	adds	r7, #12
 8004c34:	46bd      	mov	sp, r7
 8004c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3a:	4770      	bx	lr

08004c3c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b083      	sub	sp, #12
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004c44:	bf00      	nop
 8004c46:	370c      	adds	r7, #12
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4e:	4770      	bx	lr

08004c50 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004c50:	b480      	push	{r7}
 8004c52:	b083      	sub	sp, #12
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
 8004c58:	460b      	mov	r3, r1
 8004c5a:	70fb      	strb	r3, [r7, #3]
 8004c5c:	4613      	mov	r3, r2
 8004c5e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004c60:	bf00      	nop
 8004c62:	370c      	adds	r7, #12
 8004c64:	46bd      	mov	sp, r7
 8004c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6a:	4770      	bx	lr

08004c6c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	b083      	sub	sp, #12
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8004c74:	bf00      	nop
 8004c76:	370c      	adds	r7, #12
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7e:	4770      	bx	lr

08004c80 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c80:	b480      	push	{r7}
 8004c82:	b083      	sub	sp, #12
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004c88:	bf00      	nop
 8004c8a:	370c      	adds	r7, #12
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c92:	4770      	bx	lr

08004c94 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c94:	b480      	push	{r7}
 8004c96:	b083      	sub	sp, #12
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8004c9c:	bf00      	nop
 8004c9e:	370c      	adds	r7, #12
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca6:	4770      	bx	lr

08004ca8 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b083      	sub	sp, #12
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004cb0:	bf00      	nop
 8004cb2:	370c      	adds	r7, #12
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cba:	4770      	bx	lr

08004cbc <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b083      	sub	sp, #12
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004cc4:	bf00      	nop
 8004cc6:	370c      	adds	r7, #12
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cce:	4770      	bx	lr

08004cd0 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b084      	sub	sp, #16
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004cde:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004ce6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cec:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d150      	bne.n	8004d98 <I2C_MasterTransmit_TXE+0xc8>
 8004cf6:	7bfb      	ldrb	r3, [r7, #15]
 8004cf8:	2b21      	cmp	r3, #33	; 0x21
 8004cfa:	d14d      	bne.n	8004d98 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004cfc:	68bb      	ldr	r3, [r7, #8]
 8004cfe:	2b08      	cmp	r3, #8
 8004d00:	d01d      	beq.n	8004d3e <I2C_MasterTransmit_TXE+0x6e>
 8004d02:	68bb      	ldr	r3, [r7, #8]
 8004d04:	2b20      	cmp	r3, #32
 8004d06:	d01a      	beq.n	8004d3e <I2C_MasterTransmit_TXE+0x6e>
 8004d08:	68bb      	ldr	r3, [r7, #8]
 8004d0a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004d0e:	d016      	beq.n	8004d3e <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	685a      	ldr	r2, [r3, #4]
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004d1e:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2211      	movs	r2, #17
 8004d24:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2220      	movs	r2, #32
 8004d32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004d36:	6878      	ldr	r0, [r7, #4]
 8004d38:	f7ff ff62 	bl	8004c00 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004d3c:	e060      	b.n	8004e00 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	685a      	ldr	r2, [r3, #4]
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004d4c:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	681a      	ldr	r2, [r3, #0]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d5c:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2200      	movs	r2, #0
 8004d62:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2220      	movs	r2, #32
 8004d68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004d72:	b2db      	uxtb	r3, r3
 8004d74:	2b40      	cmp	r3, #64	; 0x40
 8004d76:	d107      	bne.n	8004d88 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8004d80:	6878      	ldr	r0, [r7, #4]
 8004d82:	f7ff ff7d 	bl	8004c80 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004d86:	e03b      	b.n	8004e00 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004d90:	6878      	ldr	r0, [r7, #4]
 8004d92:	f7ff ff35 	bl	8004c00 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004d96:	e033      	b.n	8004e00 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004d98:	7bfb      	ldrb	r3, [r7, #15]
 8004d9a:	2b21      	cmp	r3, #33	; 0x21
 8004d9c:	d005      	beq.n	8004daa <I2C_MasterTransmit_TXE+0xda>
 8004d9e:	7bbb      	ldrb	r3, [r7, #14]
 8004da0:	2b40      	cmp	r3, #64	; 0x40
 8004da2:	d12d      	bne.n	8004e00 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8004da4:	7bfb      	ldrb	r3, [r7, #15]
 8004da6:	2b22      	cmp	r3, #34	; 0x22
 8004da8:	d12a      	bne.n	8004e00 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dae:	b29b      	uxth	r3, r3
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d108      	bne.n	8004dc6 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	685a      	ldr	r2, [r3, #4]
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004dc2:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004dc4:	e01c      	b.n	8004e00 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004dcc:	b2db      	uxtb	r3, r3
 8004dce:	2b40      	cmp	r3, #64	; 0x40
 8004dd0:	d103      	bne.n	8004dda <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004dd2:	6878      	ldr	r0, [r7, #4]
 8004dd4:	f000 f88e 	bl	8004ef4 <I2C_MemoryTransmit_TXE_BTF>
}
 8004dd8:	e012      	b.n	8004e00 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dde:	781a      	ldrb	r2, [r3, #0]
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dea:	1c5a      	adds	r2, r3, #1
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004df4:	b29b      	uxth	r3, r3
 8004df6:	3b01      	subs	r3, #1
 8004df8:	b29a      	uxth	r2, r3
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004dfe:	e7ff      	b.n	8004e00 <I2C_MasterTransmit_TXE+0x130>
 8004e00:	bf00      	nop
 8004e02:	3710      	adds	r7, #16
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bd80      	pop	{r7, pc}

08004e08 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b084      	sub	sp, #16
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e14:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e1c:	b2db      	uxtb	r3, r3
 8004e1e:	2b21      	cmp	r3, #33	; 0x21
 8004e20:	d164      	bne.n	8004eec <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e26:	b29b      	uxth	r3, r3
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d012      	beq.n	8004e52 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e30:	781a      	ldrb	r2, [r3, #0]
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e3c:	1c5a      	adds	r2, r3, #1
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e46:	b29b      	uxth	r3, r3
 8004e48:	3b01      	subs	r3, #1
 8004e4a:	b29a      	uxth	r2, r3
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004e50:	e04c      	b.n	8004eec <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	2b08      	cmp	r3, #8
 8004e56:	d01d      	beq.n	8004e94 <I2C_MasterTransmit_BTF+0x8c>
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2b20      	cmp	r3, #32
 8004e5c:	d01a      	beq.n	8004e94 <I2C_MasterTransmit_BTF+0x8c>
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004e64:	d016      	beq.n	8004e94 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	685a      	ldr	r2, [r3, #4]
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004e74:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2211      	movs	r2, #17
 8004e7a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2200      	movs	r2, #0
 8004e80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2220      	movs	r2, #32
 8004e88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004e8c:	6878      	ldr	r0, [r7, #4]
 8004e8e:	f7ff feb7 	bl	8004c00 <HAL_I2C_MasterTxCpltCallback>
}
 8004e92:	e02b      	b.n	8004eec <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	685a      	ldr	r2, [r3, #4]
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004ea2:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	681a      	ldr	r2, [r3, #0]
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004eb2:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2220      	movs	r2, #32
 8004ebe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004ec8:	b2db      	uxtb	r3, r3
 8004eca:	2b40      	cmp	r3, #64	; 0x40
 8004ecc:	d107      	bne.n	8004ede <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8004ed6:	6878      	ldr	r0, [r7, #4]
 8004ed8:	f7ff fed2 	bl	8004c80 <HAL_I2C_MemTxCpltCallback>
}
 8004edc:	e006      	b.n	8004eec <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8004ee6:	6878      	ldr	r0, [r7, #4]
 8004ee8:	f7ff fe8a 	bl	8004c00 <HAL_I2C_MasterTxCpltCallback>
}
 8004eec:	bf00      	nop
 8004eee:	3710      	adds	r7, #16
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}

08004ef4 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b084      	sub	sp, #16
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f02:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d11d      	bne.n	8004f48 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f10:	2b01      	cmp	r3, #1
 8004f12:	d10b      	bne.n	8004f2c <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f18:	b2da      	uxtb	r2, r3
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f24:	1c9a      	adds	r2, r3, #2
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8004f2a:	e073      	b.n	8005014 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f30:	b29b      	uxth	r3, r3
 8004f32:	121b      	asrs	r3, r3, #8
 8004f34:	b2da      	uxtb	r2, r3
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f40:	1c5a      	adds	r2, r3, #1
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004f46:	e065      	b.n	8005014 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f4c:	2b01      	cmp	r3, #1
 8004f4e:	d10b      	bne.n	8004f68 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f54:	b2da      	uxtb	r2, r3
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f60:	1c5a      	adds	r2, r3, #1
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004f66:	e055      	b.n	8005014 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f6c:	2b02      	cmp	r3, #2
 8004f6e:	d151      	bne.n	8005014 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8004f70:	7bfb      	ldrb	r3, [r7, #15]
 8004f72:	2b22      	cmp	r3, #34	; 0x22
 8004f74:	d10d      	bne.n	8004f92 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	681a      	ldr	r2, [r3, #0]
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f84:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f8a:	1c5a      	adds	r2, r3, #1
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004f90:	e040      	b.n	8005014 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f96:	b29b      	uxth	r3, r3
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d015      	beq.n	8004fc8 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8004f9c:	7bfb      	ldrb	r3, [r7, #15]
 8004f9e:	2b21      	cmp	r3, #33	; 0x21
 8004fa0:	d112      	bne.n	8004fc8 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fa6:	781a      	ldrb	r2, [r3, #0]
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fb2:	1c5a      	adds	r2, r3, #1
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fbc:	b29b      	uxth	r3, r3
 8004fbe:	3b01      	subs	r3, #1
 8004fc0:	b29a      	uxth	r2, r3
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004fc6:	e025      	b.n	8005014 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fcc:	b29b      	uxth	r3, r3
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d120      	bne.n	8005014 <I2C_MemoryTransmit_TXE_BTF+0x120>
 8004fd2:	7bfb      	ldrb	r3, [r7, #15]
 8004fd4:	2b21      	cmp	r3, #33	; 0x21
 8004fd6:	d11d      	bne.n	8005014 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	685a      	ldr	r2, [r3, #4]
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004fe6:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	681a      	ldr	r2, [r3, #0]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ff6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2220      	movs	r2, #32
 8005002:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2200      	movs	r2, #0
 800500a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800500e:	6878      	ldr	r0, [r7, #4]
 8005010:	f7ff fe36 	bl	8004c80 <HAL_I2C_MemTxCpltCallback>
}
 8005014:	bf00      	nop
 8005016:	3710      	adds	r7, #16
 8005018:	46bd      	mov	sp, r7
 800501a:	bd80      	pop	{r7, pc}

0800501c <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b084      	sub	sp, #16
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800502a:	b2db      	uxtb	r3, r3
 800502c:	2b22      	cmp	r3, #34	; 0x22
 800502e:	f040 80ac 	bne.w	800518a <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005036:	b29b      	uxth	r3, r3
 8005038:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	2b03      	cmp	r3, #3
 800503e:	d921      	bls.n	8005084 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	691a      	ldr	r2, [r3, #16]
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800504a:	b2d2      	uxtb	r2, r2
 800504c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005052:	1c5a      	adds	r2, r3, #1
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800505c:	b29b      	uxth	r3, r3
 800505e:	3b01      	subs	r3, #1
 8005060:	b29a      	uxth	r2, r3
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800506a:	b29b      	uxth	r3, r3
 800506c:	2b03      	cmp	r3, #3
 800506e:	f040 808c 	bne.w	800518a <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	685a      	ldr	r2, [r3, #4]
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005080:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8005082:	e082      	b.n	800518a <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005088:	2b02      	cmp	r3, #2
 800508a:	d075      	beq.n	8005178 <I2C_MasterReceive_RXNE+0x15c>
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	2b01      	cmp	r3, #1
 8005090:	d002      	beq.n	8005098 <I2C_MasterReceive_RXNE+0x7c>
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	2b00      	cmp	r3, #0
 8005096:	d16f      	bne.n	8005178 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005098:	6878      	ldr	r0, [r7, #4]
 800509a:	f001 fafd 	bl	8006698 <I2C_WaitOnSTOPRequestThroughIT>
 800509e:	4603      	mov	r3, r0
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d142      	bne.n	800512a <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	681a      	ldr	r2, [r3, #0]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050b2:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	685a      	ldr	r2, [r3, #4]
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80050c2:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	691a      	ldr	r2, [r3, #16]
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ce:	b2d2      	uxtb	r2, r2
 80050d0:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050d6:	1c5a      	adds	r2, r3, #1
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050e0:	b29b      	uxth	r3, r3
 80050e2:	3b01      	subs	r3, #1
 80050e4:	b29a      	uxth	r2, r3
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2220      	movs	r2, #32
 80050ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80050f8:	b2db      	uxtb	r3, r3
 80050fa:	2b40      	cmp	r3, #64	; 0x40
 80050fc:	d10a      	bne.n	8005114 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2200      	movs	r2, #0
 8005102:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2200      	movs	r2, #0
 800510a:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800510c:	6878      	ldr	r0, [r7, #4]
 800510e:	f7ff fdc1 	bl	8004c94 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005112:	e03a      	b.n	800518a <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2200      	movs	r2, #0
 8005118:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2212      	movs	r2, #18
 8005120:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8005122:	6878      	ldr	r0, [r7, #4]
 8005124:	f7ff fd76 	bl	8004c14 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005128:	e02f      	b.n	800518a <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	685a      	ldr	r2, [r3, #4]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005138:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	691a      	ldr	r2, [r3, #16]
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005144:	b2d2      	uxtb	r2, r2
 8005146:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800514c:	1c5a      	adds	r2, r3, #1
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005156:	b29b      	uxth	r3, r3
 8005158:	3b01      	subs	r3, #1
 800515a:	b29a      	uxth	r2, r3
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2220      	movs	r2, #32
 8005164:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2200      	movs	r2, #0
 800516c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8005170:	6878      	ldr	r0, [r7, #4]
 8005172:	f7ff fd99 	bl	8004ca8 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005176:	e008      	b.n	800518a <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	685a      	ldr	r2, [r3, #4]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005186:	605a      	str	r2, [r3, #4]
}
 8005188:	e7ff      	b.n	800518a <I2C_MasterReceive_RXNE+0x16e>
 800518a:	bf00      	nop
 800518c:	3710      	adds	r7, #16
 800518e:	46bd      	mov	sp, r7
 8005190:	bd80      	pop	{r7, pc}

08005192 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005192:	b580      	push	{r7, lr}
 8005194:	b084      	sub	sp, #16
 8005196:	af00      	add	r7, sp, #0
 8005198:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800519e:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051a4:	b29b      	uxth	r3, r3
 80051a6:	2b04      	cmp	r3, #4
 80051a8:	d11b      	bne.n	80051e2 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	685a      	ldr	r2, [r3, #4]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80051b8:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	691a      	ldr	r2, [r3, #16]
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051c4:	b2d2      	uxtb	r2, r2
 80051c6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051cc:	1c5a      	adds	r2, r3, #1
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051d6:	b29b      	uxth	r3, r3
 80051d8:	3b01      	subs	r3, #1
 80051da:	b29a      	uxth	r2, r3
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80051e0:	e0bd      	b.n	800535e <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051e6:	b29b      	uxth	r3, r3
 80051e8:	2b03      	cmp	r3, #3
 80051ea:	d129      	bne.n	8005240 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	685a      	ldr	r2, [r3, #4]
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80051fa:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	2b04      	cmp	r3, #4
 8005200:	d00a      	beq.n	8005218 <I2C_MasterReceive_BTF+0x86>
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	2b02      	cmp	r3, #2
 8005206:	d007      	beq.n	8005218 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	681a      	ldr	r2, [r3, #0]
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005216:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	691a      	ldr	r2, [r3, #16]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005222:	b2d2      	uxtb	r2, r2
 8005224:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800522a:	1c5a      	adds	r2, r3, #1
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005234:	b29b      	uxth	r3, r3
 8005236:	3b01      	subs	r3, #1
 8005238:	b29a      	uxth	r2, r3
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800523e:	e08e      	b.n	800535e <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005244:	b29b      	uxth	r3, r3
 8005246:	2b02      	cmp	r3, #2
 8005248:	d176      	bne.n	8005338 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	2b01      	cmp	r3, #1
 800524e:	d002      	beq.n	8005256 <I2C_MasterReceive_BTF+0xc4>
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	2b10      	cmp	r3, #16
 8005254:	d108      	bne.n	8005268 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	681a      	ldr	r2, [r3, #0]
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005264:	601a      	str	r2, [r3, #0]
 8005266:	e019      	b.n	800529c <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2b04      	cmp	r3, #4
 800526c:	d002      	beq.n	8005274 <I2C_MasterReceive_BTF+0xe2>
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	2b02      	cmp	r3, #2
 8005272:	d108      	bne.n	8005286 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	681a      	ldr	r2, [r3, #0]
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005282:	601a      	str	r2, [r3, #0]
 8005284:	e00a      	b.n	800529c <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	2b10      	cmp	r3, #16
 800528a:	d007      	beq.n	800529c <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	681a      	ldr	r2, [r3, #0]
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800529a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	691a      	ldr	r2, [r3, #16]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052a6:	b2d2      	uxtb	r2, r2
 80052a8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ae:	1c5a      	adds	r2, r3, #1
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052b8:	b29b      	uxth	r3, r3
 80052ba:	3b01      	subs	r3, #1
 80052bc:	b29a      	uxth	r2, r3
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	691a      	ldr	r2, [r3, #16]
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052cc:	b2d2      	uxtb	r2, r2
 80052ce:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052d4:	1c5a      	adds	r2, r3, #1
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052de:	b29b      	uxth	r3, r3
 80052e0:	3b01      	subs	r3, #1
 80052e2:	b29a      	uxth	r2, r3
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	685a      	ldr	r2, [r3, #4]
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80052f6:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2220      	movs	r2, #32
 80052fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005306:	b2db      	uxtb	r3, r3
 8005308:	2b40      	cmp	r3, #64	; 0x40
 800530a:	d10a      	bne.n	8005322 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2200      	movs	r2, #0
 8005310:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2200      	movs	r2, #0
 8005318:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800531a:	6878      	ldr	r0, [r7, #4]
 800531c:	f7ff fcba 	bl	8004c94 <HAL_I2C_MemRxCpltCallback>
}
 8005320:	e01d      	b.n	800535e <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2200      	movs	r2, #0
 8005326:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2212      	movs	r2, #18
 800532e:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005330:	6878      	ldr	r0, [r7, #4]
 8005332:	f7ff fc6f 	bl	8004c14 <HAL_I2C_MasterRxCpltCallback>
}
 8005336:	e012      	b.n	800535e <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	691a      	ldr	r2, [r3, #16]
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005342:	b2d2      	uxtb	r2, r2
 8005344:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800534a:	1c5a      	adds	r2, r3, #1
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005354:	b29b      	uxth	r3, r3
 8005356:	3b01      	subs	r3, #1
 8005358:	b29a      	uxth	r2, r3
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800535e:	bf00      	nop
 8005360:	3710      	adds	r7, #16
 8005362:	46bd      	mov	sp, r7
 8005364:	bd80      	pop	{r7, pc}

08005366 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8005366:	b480      	push	{r7}
 8005368:	b083      	sub	sp, #12
 800536a:	af00      	add	r7, sp, #0
 800536c:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005374:	b2db      	uxtb	r3, r3
 8005376:	2b40      	cmp	r3, #64	; 0x40
 8005378:	d117      	bne.n	80053aa <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800537e:	2b00      	cmp	r3, #0
 8005380:	d109      	bne.n	8005396 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005386:	b2db      	uxtb	r3, r3
 8005388:	461a      	mov	r2, r3
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005392:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8005394:	e067      	b.n	8005466 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800539a:	b2db      	uxtb	r3, r3
 800539c:	f043 0301 	orr.w	r3, r3, #1
 80053a0:	b2da      	uxtb	r2, r3
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	611a      	str	r2, [r3, #16]
}
 80053a8:	e05d      	b.n	8005466 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	691b      	ldr	r3, [r3, #16]
 80053ae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80053b2:	d133      	bne.n	800541c <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053ba:	b2db      	uxtb	r3, r3
 80053bc:	2b21      	cmp	r3, #33	; 0x21
 80053be:	d109      	bne.n	80053d4 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053c4:	b2db      	uxtb	r3, r3
 80053c6:	461a      	mov	r2, r3
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80053d0:	611a      	str	r2, [r3, #16]
 80053d2:	e008      	b.n	80053e6 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053d8:	b2db      	uxtb	r3, r3
 80053da:	f043 0301 	orr.w	r3, r3, #1
 80053de:	b2da      	uxtb	r2, r3
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d004      	beq.n	80053f8 <I2C_Master_SB+0x92>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d108      	bne.n	800540a <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d032      	beq.n	8005466 <I2C_Master_SB+0x100>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005404:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005406:	2b00      	cmp	r3, #0
 8005408:	d02d      	beq.n	8005466 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	685a      	ldr	r2, [r3, #4]
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005418:	605a      	str	r2, [r3, #4]
}
 800541a:	e024      	b.n	8005466 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005420:	2b00      	cmp	r3, #0
 8005422:	d10e      	bne.n	8005442 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005428:	b29b      	uxth	r3, r3
 800542a:	11db      	asrs	r3, r3, #7
 800542c:	b2db      	uxtb	r3, r3
 800542e:	f003 0306 	and.w	r3, r3, #6
 8005432:	b2db      	uxtb	r3, r3
 8005434:	f063 030f 	orn	r3, r3, #15
 8005438:	b2da      	uxtb	r2, r3
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	611a      	str	r2, [r3, #16]
}
 8005440:	e011      	b.n	8005466 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005446:	2b01      	cmp	r3, #1
 8005448:	d10d      	bne.n	8005466 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800544e:	b29b      	uxth	r3, r3
 8005450:	11db      	asrs	r3, r3, #7
 8005452:	b2db      	uxtb	r3, r3
 8005454:	f003 0306 	and.w	r3, r3, #6
 8005458:	b2db      	uxtb	r3, r3
 800545a:	f063 030e 	orn	r3, r3, #14
 800545e:	b2da      	uxtb	r2, r3
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	611a      	str	r2, [r3, #16]
}
 8005466:	bf00      	nop
 8005468:	370c      	adds	r7, #12
 800546a:	46bd      	mov	sp, r7
 800546c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005470:	4770      	bx	lr

08005472 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8005472:	b480      	push	{r7}
 8005474:	b083      	sub	sp, #12
 8005476:	af00      	add	r7, sp, #0
 8005478:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800547e:	b2da      	uxtb	r2, r3
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800548a:	2b00      	cmp	r3, #0
 800548c:	d004      	beq.n	8005498 <I2C_Master_ADD10+0x26>
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005492:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005494:	2b00      	cmp	r3, #0
 8005496:	d108      	bne.n	80054aa <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800549c:	2b00      	cmp	r3, #0
 800549e:	d00c      	beq.n	80054ba <I2C_Master_ADD10+0x48>
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d007      	beq.n	80054ba <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	685a      	ldr	r2, [r3, #4]
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80054b8:	605a      	str	r2, [r3, #4]
  }
}
 80054ba:	bf00      	nop
 80054bc:	370c      	adds	r7, #12
 80054be:	46bd      	mov	sp, r7
 80054c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c4:	4770      	bx	lr

080054c6 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80054c6:	b480      	push	{r7}
 80054c8:	b091      	sub	sp, #68	; 0x44
 80054ca:	af00      	add	r7, sp, #0
 80054cc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80054d4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054dc:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054e2:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054ea:	b2db      	uxtb	r3, r3
 80054ec:	2b22      	cmp	r3, #34	; 0x22
 80054ee:	f040 8169 	bne.w	80057c4 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d10f      	bne.n	800551a <I2C_Master_ADDR+0x54>
 80054fa:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80054fe:	2b40      	cmp	r3, #64	; 0x40
 8005500:	d10b      	bne.n	800551a <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005502:	2300      	movs	r3, #0
 8005504:	633b      	str	r3, [r7, #48]	; 0x30
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	695b      	ldr	r3, [r3, #20]
 800550c:	633b      	str	r3, [r7, #48]	; 0x30
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	699b      	ldr	r3, [r3, #24]
 8005514:	633b      	str	r3, [r7, #48]	; 0x30
 8005516:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005518:	e160      	b.n	80057dc <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800551e:	2b00      	cmp	r3, #0
 8005520:	d11d      	bne.n	800555e <I2C_Master_ADDR+0x98>
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	691b      	ldr	r3, [r3, #16]
 8005526:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800552a:	d118      	bne.n	800555e <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800552c:	2300      	movs	r3, #0
 800552e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	695b      	ldr	r3, [r3, #20]
 8005536:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	699b      	ldr	r3, [r3, #24]
 800553e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005540:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	681a      	ldr	r2, [r3, #0]
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005550:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005556:	1c5a      	adds	r2, r3, #1
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	651a      	str	r2, [r3, #80]	; 0x50
 800555c:	e13e      	b.n	80057dc <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005562:	b29b      	uxth	r3, r3
 8005564:	2b00      	cmp	r3, #0
 8005566:	d113      	bne.n	8005590 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005568:	2300      	movs	r3, #0
 800556a:	62bb      	str	r3, [r7, #40]	; 0x28
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	695b      	ldr	r3, [r3, #20]
 8005572:	62bb      	str	r3, [r7, #40]	; 0x28
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	699b      	ldr	r3, [r3, #24]
 800557a:	62bb      	str	r3, [r7, #40]	; 0x28
 800557c:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	681a      	ldr	r2, [r3, #0]
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800558c:	601a      	str	r2, [r3, #0]
 800558e:	e115      	b.n	80057bc <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005594:	b29b      	uxth	r3, r3
 8005596:	2b01      	cmp	r3, #1
 8005598:	f040 808a 	bne.w	80056b0 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800559c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800559e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80055a2:	d137      	bne.n	8005614 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	681a      	ldr	r2, [r3, #0]
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80055b2:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	685b      	ldr	r3, [r3, #4]
 80055ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80055be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80055c2:	d113      	bne.n	80055ec <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	681a      	ldr	r2, [r3, #0]
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80055d2:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055d4:	2300      	movs	r3, #0
 80055d6:	627b      	str	r3, [r7, #36]	; 0x24
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	695b      	ldr	r3, [r3, #20]
 80055de:	627b      	str	r3, [r7, #36]	; 0x24
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	699b      	ldr	r3, [r3, #24]
 80055e6:	627b      	str	r3, [r7, #36]	; 0x24
 80055e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055ea:	e0e7      	b.n	80057bc <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055ec:	2300      	movs	r3, #0
 80055ee:	623b      	str	r3, [r7, #32]
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	695b      	ldr	r3, [r3, #20]
 80055f6:	623b      	str	r3, [r7, #32]
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	699b      	ldr	r3, [r3, #24]
 80055fe:	623b      	str	r3, [r7, #32]
 8005600:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	681a      	ldr	r2, [r3, #0]
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005610:	601a      	str	r2, [r3, #0]
 8005612:	e0d3      	b.n	80057bc <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8005614:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005616:	2b08      	cmp	r3, #8
 8005618:	d02e      	beq.n	8005678 <I2C_Master_ADDR+0x1b2>
 800561a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800561c:	2b20      	cmp	r3, #32
 800561e:	d02b      	beq.n	8005678 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8005620:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005622:	2b12      	cmp	r3, #18
 8005624:	d102      	bne.n	800562c <I2C_Master_ADDR+0x166>
 8005626:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005628:	2b01      	cmp	r3, #1
 800562a:	d125      	bne.n	8005678 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800562c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800562e:	2b04      	cmp	r3, #4
 8005630:	d00e      	beq.n	8005650 <I2C_Master_ADDR+0x18a>
 8005632:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005634:	2b02      	cmp	r3, #2
 8005636:	d00b      	beq.n	8005650 <I2C_Master_ADDR+0x18a>
 8005638:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800563a:	2b10      	cmp	r3, #16
 800563c:	d008      	beq.n	8005650 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	681a      	ldr	r2, [r3, #0]
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800564c:	601a      	str	r2, [r3, #0]
 800564e:	e007      	b.n	8005660 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	681a      	ldr	r2, [r3, #0]
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800565e:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005660:	2300      	movs	r3, #0
 8005662:	61fb      	str	r3, [r7, #28]
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	695b      	ldr	r3, [r3, #20]
 800566a:	61fb      	str	r3, [r7, #28]
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	699b      	ldr	r3, [r3, #24]
 8005672:	61fb      	str	r3, [r7, #28]
 8005674:	69fb      	ldr	r3, [r7, #28]
 8005676:	e0a1      	b.n	80057bc <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	681a      	ldr	r2, [r3, #0]
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005686:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005688:	2300      	movs	r3, #0
 800568a:	61bb      	str	r3, [r7, #24]
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	695b      	ldr	r3, [r3, #20]
 8005692:	61bb      	str	r3, [r7, #24]
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	699b      	ldr	r3, [r3, #24]
 800569a:	61bb      	str	r3, [r7, #24]
 800569c:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	681a      	ldr	r2, [r3, #0]
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056ac:	601a      	str	r2, [r3, #0]
 80056ae:	e085      	b.n	80057bc <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056b4:	b29b      	uxth	r3, r3
 80056b6:	2b02      	cmp	r3, #2
 80056b8:	d14d      	bne.n	8005756 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80056ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056bc:	2b04      	cmp	r3, #4
 80056be:	d016      	beq.n	80056ee <I2C_Master_ADDR+0x228>
 80056c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056c2:	2b02      	cmp	r3, #2
 80056c4:	d013      	beq.n	80056ee <I2C_Master_ADDR+0x228>
 80056c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056c8:	2b10      	cmp	r3, #16
 80056ca:	d010      	beq.n	80056ee <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	681a      	ldr	r2, [r3, #0]
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80056da:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	681a      	ldr	r2, [r3, #0]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80056ea:	601a      	str	r2, [r3, #0]
 80056ec:	e007      	b.n	80056fe <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	681a      	ldr	r2, [r3, #0]
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80056fc:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	685b      	ldr	r3, [r3, #4]
 8005704:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005708:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800570c:	d117      	bne.n	800573e <I2C_Master_ADDR+0x278>
 800570e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005710:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005714:	d00b      	beq.n	800572e <I2C_Master_ADDR+0x268>
 8005716:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005718:	2b01      	cmp	r3, #1
 800571a:	d008      	beq.n	800572e <I2C_Master_ADDR+0x268>
 800571c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800571e:	2b08      	cmp	r3, #8
 8005720:	d005      	beq.n	800572e <I2C_Master_ADDR+0x268>
 8005722:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005724:	2b10      	cmp	r3, #16
 8005726:	d002      	beq.n	800572e <I2C_Master_ADDR+0x268>
 8005728:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800572a:	2b20      	cmp	r3, #32
 800572c:	d107      	bne.n	800573e <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	685a      	ldr	r2, [r3, #4]
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800573c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800573e:	2300      	movs	r3, #0
 8005740:	617b      	str	r3, [r7, #20]
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	695b      	ldr	r3, [r3, #20]
 8005748:	617b      	str	r3, [r7, #20]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	699b      	ldr	r3, [r3, #24]
 8005750:	617b      	str	r3, [r7, #20]
 8005752:	697b      	ldr	r3, [r7, #20]
 8005754:	e032      	b.n	80057bc <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	681a      	ldr	r2, [r3, #0]
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005764:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005770:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005774:	d117      	bne.n	80057a6 <I2C_Master_ADDR+0x2e0>
 8005776:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005778:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800577c:	d00b      	beq.n	8005796 <I2C_Master_ADDR+0x2d0>
 800577e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005780:	2b01      	cmp	r3, #1
 8005782:	d008      	beq.n	8005796 <I2C_Master_ADDR+0x2d0>
 8005784:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005786:	2b08      	cmp	r3, #8
 8005788:	d005      	beq.n	8005796 <I2C_Master_ADDR+0x2d0>
 800578a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800578c:	2b10      	cmp	r3, #16
 800578e:	d002      	beq.n	8005796 <I2C_Master_ADDR+0x2d0>
 8005790:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005792:	2b20      	cmp	r3, #32
 8005794:	d107      	bne.n	80057a6 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	685a      	ldr	r2, [r3, #4]
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80057a4:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057a6:	2300      	movs	r3, #0
 80057a8:	613b      	str	r3, [r7, #16]
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	695b      	ldr	r3, [r3, #20]
 80057b0:	613b      	str	r3, [r7, #16]
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	699b      	ldr	r3, [r3, #24]
 80057b8:	613b      	str	r3, [r7, #16]
 80057ba:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2200      	movs	r2, #0
 80057c0:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80057c2:	e00b      	b.n	80057dc <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057c4:	2300      	movs	r3, #0
 80057c6:	60fb      	str	r3, [r7, #12]
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	695b      	ldr	r3, [r3, #20]
 80057ce:	60fb      	str	r3, [r7, #12]
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	699b      	ldr	r3, [r3, #24]
 80057d6:	60fb      	str	r3, [r7, #12]
 80057d8:	68fb      	ldr	r3, [r7, #12]
}
 80057da:	e7ff      	b.n	80057dc <I2C_Master_ADDR+0x316>
 80057dc:	bf00      	nop
 80057de:	3744      	adds	r7, #68	; 0x44
 80057e0:	46bd      	mov	sp, r7
 80057e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e6:	4770      	bx	lr

080057e8 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b084      	sub	sp, #16
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057f6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057fc:	b29b      	uxth	r3, r3
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d02b      	beq.n	800585a <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005806:	781a      	ldrb	r2, [r3, #0]
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005812:	1c5a      	adds	r2, r3, #1
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800581c:	b29b      	uxth	r3, r3
 800581e:	3b01      	subs	r3, #1
 8005820:	b29a      	uxth	r2, r3
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800582a:	b29b      	uxth	r3, r3
 800582c:	2b00      	cmp	r3, #0
 800582e:	d114      	bne.n	800585a <I2C_SlaveTransmit_TXE+0x72>
 8005830:	7bfb      	ldrb	r3, [r7, #15]
 8005832:	2b29      	cmp	r3, #41	; 0x29
 8005834:	d111      	bne.n	800585a <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	685a      	ldr	r2, [r3, #4]
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005844:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2221      	movs	r2, #33	; 0x21
 800584a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2228      	movs	r2, #40	; 0x28
 8005850:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005854:	6878      	ldr	r0, [r7, #4]
 8005856:	f7ff f9e7 	bl	8004c28 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800585a:	bf00      	nop
 800585c:	3710      	adds	r7, #16
 800585e:	46bd      	mov	sp, r7
 8005860:	bd80      	pop	{r7, pc}

08005862 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005862:	b480      	push	{r7}
 8005864:	b083      	sub	sp, #12
 8005866:	af00      	add	r7, sp, #0
 8005868:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800586e:	b29b      	uxth	r3, r3
 8005870:	2b00      	cmp	r3, #0
 8005872:	d011      	beq.n	8005898 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005878:	781a      	ldrb	r2, [r3, #0]
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005884:	1c5a      	adds	r2, r3, #1
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800588e:	b29b      	uxth	r3, r3
 8005890:	3b01      	subs	r3, #1
 8005892:	b29a      	uxth	r2, r3
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005898:	bf00      	nop
 800589a:	370c      	adds	r7, #12
 800589c:	46bd      	mov	sp, r7
 800589e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a2:	4770      	bx	lr

080058a4 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b084      	sub	sp, #16
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058b2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058b8:	b29b      	uxth	r3, r3
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d02c      	beq.n	8005918 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	691a      	ldr	r2, [r3, #16]
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058c8:	b2d2      	uxtb	r2, r2
 80058ca:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058d0:	1c5a      	adds	r2, r3, #1
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058da:	b29b      	uxth	r3, r3
 80058dc:	3b01      	subs	r3, #1
 80058de:	b29a      	uxth	r2, r3
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058e8:	b29b      	uxth	r3, r3
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d114      	bne.n	8005918 <I2C_SlaveReceive_RXNE+0x74>
 80058ee:	7bfb      	ldrb	r3, [r7, #15]
 80058f0:	2b2a      	cmp	r3, #42	; 0x2a
 80058f2:	d111      	bne.n	8005918 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	685a      	ldr	r2, [r3, #4]
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005902:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2222      	movs	r2, #34	; 0x22
 8005908:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2228      	movs	r2, #40	; 0x28
 800590e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005912:	6878      	ldr	r0, [r7, #4]
 8005914:	f7ff f992 	bl	8004c3c <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005918:	bf00      	nop
 800591a:	3710      	adds	r7, #16
 800591c:	46bd      	mov	sp, r7
 800591e:	bd80      	pop	{r7, pc}

08005920 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005920:	b480      	push	{r7}
 8005922:	b083      	sub	sp, #12
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800592c:	b29b      	uxth	r3, r3
 800592e:	2b00      	cmp	r3, #0
 8005930:	d012      	beq.n	8005958 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	691a      	ldr	r2, [r3, #16]
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800593c:	b2d2      	uxtb	r2, r2
 800593e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005944:	1c5a      	adds	r2, r3, #1
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800594e:	b29b      	uxth	r3, r3
 8005950:	3b01      	subs	r3, #1
 8005952:	b29a      	uxth	r2, r3
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005958:	bf00      	nop
 800595a:	370c      	adds	r7, #12
 800595c:	46bd      	mov	sp, r7
 800595e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005962:	4770      	bx	lr

08005964 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b084      	sub	sp, #16
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
 800596c:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800596e:	2300      	movs	r3, #0
 8005970:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005978:	b2db      	uxtb	r3, r3
 800597a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800597e:	2b28      	cmp	r3, #40	; 0x28
 8005980:	d127      	bne.n	80059d2 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	685a      	ldr	r2, [r3, #4]
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005990:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	089b      	lsrs	r3, r3, #2
 8005996:	f003 0301 	and.w	r3, r3, #1
 800599a:	2b00      	cmp	r3, #0
 800599c:	d101      	bne.n	80059a2 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800599e:	2301      	movs	r3, #1
 80059a0:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	09db      	lsrs	r3, r3, #7
 80059a6:	f003 0301 	and.w	r3, r3, #1
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d103      	bne.n	80059b6 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	68db      	ldr	r3, [r3, #12]
 80059b2:	81bb      	strh	r3, [r7, #12]
 80059b4:	e002      	b.n	80059bc <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	699b      	ldr	r3, [r3, #24]
 80059ba:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2200      	movs	r2, #0
 80059c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80059c4:	89ba      	ldrh	r2, [r7, #12]
 80059c6:	7bfb      	ldrb	r3, [r7, #15]
 80059c8:	4619      	mov	r1, r3
 80059ca:	6878      	ldr	r0, [r7, #4]
 80059cc:	f7ff f940 	bl	8004c50 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80059d0:	e00e      	b.n	80059f0 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059d2:	2300      	movs	r3, #0
 80059d4:	60bb      	str	r3, [r7, #8]
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	695b      	ldr	r3, [r3, #20]
 80059dc:	60bb      	str	r3, [r7, #8]
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	699b      	ldr	r3, [r3, #24]
 80059e4:	60bb      	str	r3, [r7, #8]
 80059e6:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2200      	movs	r2, #0
 80059ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 80059f0:	bf00      	nop
 80059f2:	3710      	adds	r7, #16
 80059f4:	46bd      	mov	sp, r7
 80059f6:	bd80      	pop	{r7, pc}

080059f8 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b084      	sub	sp, #16
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a06:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	685a      	ldr	r2, [r3, #4]
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005a16:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8005a18:	2300      	movs	r3, #0
 8005a1a:	60bb      	str	r3, [r7, #8]
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	695b      	ldr	r3, [r3, #20]
 8005a22:	60bb      	str	r3, [r7, #8]
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	681a      	ldr	r2, [r3, #0]
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f042 0201 	orr.w	r2, r2, #1
 8005a32:	601a      	str	r2, [r3, #0]
 8005a34:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	681a      	ldr	r2, [r3, #0]
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a44:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	685b      	ldr	r3, [r3, #4]
 8005a4c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005a50:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005a54:	d172      	bne.n	8005b3c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005a56:	7bfb      	ldrb	r3, [r7, #15]
 8005a58:	2b22      	cmp	r3, #34	; 0x22
 8005a5a:	d002      	beq.n	8005a62 <I2C_Slave_STOPF+0x6a>
 8005a5c:	7bfb      	ldrb	r3, [r7, #15]
 8005a5e:	2b2a      	cmp	r3, #42	; 0x2a
 8005a60:	d135      	bne.n	8005ace <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	685b      	ldr	r3, [r3, #4]
 8005a6a:	b29a      	uxth	r2, r3
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a74:	b29b      	uxth	r3, r3
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d005      	beq.n	8005a86 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a7e:	f043 0204 	orr.w	r2, r3, #4
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	685a      	ldr	r2, [r3, #4]
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005a94:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	f7fe f85f 	bl	8003b5e <HAL_DMA_GetState>
 8005aa0:	4603      	mov	r3, r0
 8005aa2:	2b01      	cmp	r3, #1
 8005aa4:	d049      	beq.n	8005b3a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005aaa:	4a69      	ldr	r2, [pc, #420]	; (8005c50 <I2C_Slave_STOPF+0x258>)
 8005aac:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	f7fe f831 	bl	8003b1a <HAL_DMA_Abort_IT>
 8005ab8:	4603      	mov	r3, r0
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d03d      	beq.n	8005b3a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ac2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ac4:	687a      	ldr	r2, [r7, #4]
 8005ac6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005ac8:	4610      	mov	r0, r2
 8005aca:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005acc:	e035      	b.n	8005b3a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	b29a      	uxth	r2, r3
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ae0:	b29b      	uxth	r3, r3
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d005      	beq.n	8005af2 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aea:	f043 0204 	orr.w	r2, r3, #4
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	685a      	ldr	r2, [r3, #4]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005b00:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b06:	4618      	mov	r0, r3
 8005b08:	f7fe f829 	bl	8003b5e <HAL_DMA_GetState>
 8005b0c:	4603      	mov	r3, r0
 8005b0e:	2b01      	cmp	r3, #1
 8005b10:	d014      	beq.n	8005b3c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b16:	4a4e      	ldr	r2, [pc, #312]	; (8005c50 <I2C_Slave_STOPF+0x258>)
 8005b18:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b1e:	4618      	mov	r0, r3
 8005b20:	f7fd fffb 	bl	8003b1a <HAL_DMA_Abort_IT>
 8005b24:	4603      	mov	r3, r0
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d008      	beq.n	8005b3c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b30:	687a      	ldr	r2, [r7, #4]
 8005b32:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005b34:	4610      	mov	r0, r2
 8005b36:	4798      	blx	r3
 8005b38:	e000      	b.n	8005b3c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005b3a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b40:	b29b      	uxth	r3, r3
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d03e      	beq.n	8005bc4 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	695b      	ldr	r3, [r3, #20]
 8005b4c:	f003 0304 	and.w	r3, r3, #4
 8005b50:	2b04      	cmp	r3, #4
 8005b52:	d112      	bne.n	8005b7a <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	691a      	ldr	r2, [r3, #16]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b5e:	b2d2      	uxtb	r2, r2
 8005b60:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b66:	1c5a      	adds	r2, r3, #1
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b70:	b29b      	uxth	r3, r3
 8005b72:	3b01      	subs	r3, #1
 8005b74:	b29a      	uxth	r2, r3
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	695b      	ldr	r3, [r3, #20]
 8005b80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b84:	2b40      	cmp	r3, #64	; 0x40
 8005b86:	d112      	bne.n	8005bae <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	691a      	ldr	r2, [r3, #16]
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b92:	b2d2      	uxtb	r2, r2
 8005b94:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b9a:	1c5a      	adds	r2, r3, #1
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ba4:	b29b      	uxth	r3, r3
 8005ba6:	3b01      	subs	r3, #1
 8005ba8:	b29a      	uxth	r2, r3
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bb2:	b29b      	uxth	r3, r3
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d005      	beq.n	8005bc4 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bbc:	f043 0204 	orr.w	r2, r3, #4
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d003      	beq.n	8005bd4 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8005bcc:	6878      	ldr	r0, [r7, #4]
 8005bce:	f000 f8b3 	bl	8005d38 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8005bd2:	e039      	b.n	8005c48 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005bd4:	7bfb      	ldrb	r3, [r7, #15]
 8005bd6:	2b2a      	cmp	r3, #42	; 0x2a
 8005bd8:	d109      	bne.n	8005bee <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2228      	movs	r2, #40	; 0x28
 8005be4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005be8:	6878      	ldr	r0, [r7, #4]
 8005bea:	f7ff f827 	bl	8004c3c <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bf4:	b2db      	uxtb	r3, r3
 8005bf6:	2b28      	cmp	r3, #40	; 0x28
 8005bf8:	d111      	bne.n	8005c1e <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	4a15      	ldr	r2, [pc, #84]	; (8005c54 <I2C_Slave_STOPF+0x25c>)
 8005bfe:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2200      	movs	r2, #0
 8005c04:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2220      	movs	r2, #32
 8005c0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2200      	movs	r2, #0
 8005c12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8005c16:	6878      	ldr	r0, [r7, #4]
 8005c18:	f7ff f828 	bl	8004c6c <HAL_I2C_ListenCpltCallback>
}
 8005c1c:	e014      	b.n	8005c48 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c22:	2b22      	cmp	r3, #34	; 0x22
 8005c24:	d002      	beq.n	8005c2c <I2C_Slave_STOPF+0x234>
 8005c26:	7bfb      	ldrb	r3, [r7, #15]
 8005c28:	2b22      	cmp	r3, #34	; 0x22
 8005c2a:	d10d      	bne.n	8005c48 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2200      	movs	r2, #0
 8005c30:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2220      	movs	r2, #32
 8005c36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005c42:	6878      	ldr	r0, [r7, #4]
 8005c44:	f7fe fffa 	bl	8004c3c <HAL_I2C_SlaveRxCpltCallback>
}
 8005c48:	bf00      	nop
 8005c4a:	3710      	adds	r7, #16
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	bd80      	pop	{r7, pc}
 8005c50:	08006299 	.word	0x08006299
 8005c54:	ffff0000 	.word	0xffff0000

08005c58 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b084      	sub	sp, #16
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c66:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c6c:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8005c6e:	68bb      	ldr	r3, [r7, #8]
 8005c70:	2b08      	cmp	r3, #8
 8005c72:	d002      	beq.n	8005c7a <I2C_Slave_AF+0x22>
 8005c74:	68bb      	ldr	r3, [r7, #8]
 8005c76:	2b20      	cmp	r3, #32
 8005c78:	d129      	bne.n	8005cce <I2C_Slave_AF+0x76>
 8005c7a:	7bfb      	ldrb	r3, [r7, #15]
 8005c7c:	2b28      	cmp	r3, #40	; 0x28
 8005c7e:	d126      	bne.n	8005cce <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	4a2c      	ldr	r2, [pc, #176]	; (8005d34 <I2C_Slave_AF+0xdc>)
 8005c84:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	685a      	ldr	r2, [r3, #4]
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005c94:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005c9e:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	681a      	ldr	r2, [r3, #0]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005cae:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	2220      	movs	r2, #32
 8005cba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005cc6:	6878      	ldr	r0, [r7, #4]
 8005cc8:	f7fe ffd0 	bl	8004c6c <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8005ccc:	e02e      	b.n	8005d2c <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005cce:	7bfb      	ldrb	r3, [r7, #15]
 8005cd0:	2b21      	cmp	r3, #33	; 0x21
 8005cd2:	d126      	bne.n	8005d22 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	4a17      	ldr	r2, [pc, #92]	; (8005d34 <I2C_Slave_AF+0xdc>)
 8005cd8:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2221      	movs	r2, #33	; 0x21
 8005cde:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2220      	movs	r2, #32
 8005ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2200      	movs	r2, #0
 8005cec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	685a      	ldr	r2, [r3, #4]
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005cfe:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005d08:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	681a      	ldr	r2, [r3, #0]
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d18:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005d1a:	6878      	ldr	r0, [r7, #4]
 8005d1c:	f7fe ff84 	bl	8004c28 <HAL_I2C_SlaveTxCpltCallback>
}
 8005d20:	e004      	b.n	8005d2c <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005d2a:	615a      	str	r2, [r3, #20]
}
 8005d2c:	bf00      	nop
 8005d2e:	3710      	adds	r7, #16
 8005d30:	46bd      	mov	sp, r7
 8005d32:	bd80      	pop	{r7, pc}
 8005d34:	ffff0000 	.word	0xffff0000

08005d38 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b084      	sub	sp, #16
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d46:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005d4e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005d50:	7bbb      	ldrb	r3, [r7, #14]
 8005d52:	2b10      	cmp	r3, #16
 8005d54:	d002      	beq.n	8005d5c <I2C_ITError+0x24>
 8005d56:	7bbb      	ldrb	r3, [r7, #14]
 8005d58:	2b40      	cmp	r3, #64	; 0x40
 8005d5a:	d10a      	bne.n	8005d72 <I2C_ITError+0x3a>
 8005d5c:	7bfb      	ldrb	r3, [r7, #15]
 8005d5e:	2b22      	cmp	r3, #34	; 0x22
 8005d60:	d107      	bne.n	8005d72 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	681a      	ldr	r2, [r3, #0]
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005d70:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005d72:	7bfb      	ldrb	r3, [r7, #15]
 8005d74:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005d78:	2b28      	cmp	r3, #40	; 0x28
 8005d7a:	d107      	bne.n	8005d8c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2200      	movs	r2, #0
 8005d80:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	2228      	movs	r2, #40	; 0x28
 8005d86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005d8a:	e015      	b.n	8005db8 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	685b      	ldr	r3, [r3, #4]
 8005d92:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005d96:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d9a:	d00a      	beq.n	8005db2 <I2C_ITError+0x7a>
 8005d9c:	7bfb      	ldrb	r3, [r7, #15]
 8005d9e:	2b60      	cmp	r3, #96	; 0x60
 8005da0:	d007      	beq.n	8005db2 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2220      	movs	r2, #32
 8005da6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2200      	movs	r2, #0
 8005dae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2200      	movs	r2, #0
 8005db6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	685b      	ldr	r3, [r3, #4]
 8005dbe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005dc2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005dc6:	d162      	bne.n	8005e8e <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	685a      	ldr	r2, [r3, #4]
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005dd6:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ddc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005de0:	b2db      	uxtb	r3, r3
 8005de2:	2b01      	cmp	r3, #1
 8005de4:	d020      	beq.n	8005e28 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005dea:	4a6a      	ldr	r2, [pc, #424]	; (8005f94 <I2C_ITError+0x25c>)
 8005dec:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005df2:	4618      	mov	r0, r3
 8005df4:	f7fd fe91 	bl	8003b1a <HAL_DMA_Abort_IT>
 8005df8:	4603      	mov	r3, r0
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	f000 8089 	beq.w	8005f12 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	681a      	ldr	r2, [r3, #0]
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f022 0201 	bic.w	r2, r2, #1
 8005e0e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2220      	movs	r2, #32
 8005e14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e1e:	687a      	ldr	r2, [r7, #4]
 8005e20:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005e22:	4610      	mov	r0, r2
 8005e24:	4798      	blx	r3
 8005e26:	e074      	b.n	8005f12 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e2c:	4a59      	ldr	r2, [pc, #356]	; (8005f94 <I2C_ITError+0x25c>)
 8005e2e:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e34:	4618      	mov	r0, r3
 8005e36:	f7fd fe70 	bl	8003b1a <HAL_DMA_Abort_IT>
 8005e3a:	4603      	mov	r3, r0
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d068      	beq.n	8005f12 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	695b      	ldr	r3, [r3, #20]
 8005e46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e4a:	2b40      	cmp	r3, #64	; 0x40
 8005e4c:	d10b      	bne.n	8005e66 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	691a      	ldr	r2, [r3, #16]
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e58:	b2d2      	uxtb	r2, r2
 8005e5a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e60:	1c5a      	adds	r2, r3, #1
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	681a      	ldr	r2, [r3, #0]
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f022 0201 	bic.w	r2, r2, #1
 8005e74:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2220      	movs	r2, #32
 8005e7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e84:	687a      	ldr	r2, [r7, #4]
 8005e86:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005e88:	4610      	mov	r0, r2
 8005e8a:	4798      	blx	r3
 8005e8c:	e041      	b.n	8005f12 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e94:	b2db      	uxtb	r3, r3
 8005e96:	2b60      	cmp	r3, #96	; 0x60
 8005e98:	d125      	bne.n	8005ee6 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2220      	movs	r2, #32
 8005e9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	695b      	ldr	r3, [r3, #20]
 8005eae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005eb2:	2b40      	cmp	r3, #64	; 0x40
 8005eb4:	d10b      	bne.n	8005ece <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	691a      	ldr	r2, [r3, #16]
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ec0:	b2d2      	uxtb	r2, r2
 8005ec2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ec8:	1c5a      	adds	r2, r3, #1
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	681a      	ldr	r2, [r3, #0]
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f022 0201 	bic.w	r2, r2, #1
 8005edc:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005ede:	6878      	ldr	r0, [r7, #4]
 8005ee0:	f7fe feec 	bl	8004cbc <HAL_I2C_AbortCpltCallback>
 8005ee4:	e015      	b.n	8005f12 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	695b      	ldr	r3, [r3, #20]
 8005eec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ef0:	2b40      	cmp	r3, #64	; 0x40
 8005ef2:	d10b      	bne.n	8005f0c <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	691a      	ldr	r2, [r3, #16]
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005efe:	b2d2      	uxtb	r2, r2
 8005f00:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f06:	1c5a      	adds	r2, r3, #1
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005f0c:	6878      	ldr	r0, [r7, #4]
 8005f0e:	f7fe fecb 	bl	8004ca8 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f16:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005f18:	68bb      	ldr	r3, [r7, #8]
 8005f1a:	f003 0301 	and.w	r3, r3, #1
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d10e      	bne.n	8005f40 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005f22:	68bb      	ldr	r3, [r7, #8]
 8005f24:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d109      	bne.n	8005f40 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005f2c:	68bb      	ldr	r3, [r7, #8]
 8005f2e:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d104      	bne.n	8005f40 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d007      	beq.n	8005f50 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	685a      	ldr	r2, [r3, #4]
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005f4e:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f56:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f5c:	f003 0304 	and.w	r3, r3, #4
 8005f60:	2b04      	cmp	r3, #4
 8005f62:	d113      	bne.n	8005f8c <I2C_ITError+0x254>
 8005f64:	7bfb      	ldrb	r3, [r7, #15]
 8005f66:	2b28      	cmp	r3, #40	; 0x28
 8005f68:	d110      	bne.n	8005f8c <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	4a0a      	ldr	r2, [pc, #40]	; (8005f98 <I2C_ITError+0x260>)
 8005f6e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2200      	movs	r2, #0
 8005f74:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2220      	movs	r2, #32
 8005f7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2200      	movs	r2, #0
 8005f82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005f86:	6878      	ldr	r0, [r7, #4]
 8005f88:	f7fe fe70 	bl	8004c6c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005f8c:	bf00      	nop
 8005f8e:	3710      	adds	r7, #16
 8005f90:	46bd      	mov	sp, r7
 8005f92:	bd80      	pop	{r7, pc}
 8005f94:	08006299 	.word	0x08006299
 8005f98:	ffff0000 	.word	0xffff0000

08005f9c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b088      	sub	sp, #32
 8005fa0:	af02      	add	r7, sp, #8
 8005fa2:	60f8      	str	r0, [r7, #12]
 8005fa4:	4608      	mov	r0, r1
 8005fa6:	4611      	mov	r1, r2
 8005fa8:	461a      	mov	r2, r3
 8005faa:	4603      	mov	r3, r0
 8005fac:	817b      	strh	r3, [r7, #10]
 8005fae:	460b      	mov	r3, r1
 8005fb0:	813b      	strh	r3, [r7, #8]
 8005fb2:	4613      	mov	r3, r2
 8005fb4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	681a      	ldr	r2, [r3, #0]
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005fc4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fc8:	9300      	str	r3, [sp, #0]
 8005fca:	6a3b      	ldr	r3, [r7, #32]
 8005fcc:	2200      	movs	r2, #0
 8005fce:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005fd2:	68f8      	ldr	r0, [r7, #12]
 8005fd4:	f000 fa08 	bl	80063e8 <I2C_WaitOnFlagUntilTimeout>
 8005fd8:	4603      	mov	r3, r0
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d00d      	beq.n	8005ffa <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fe8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005fec:	d103      	bne.n	8005ff6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005ff4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005ff6:	2303      	movs	r3, #3
 8005ff8:	e05f      	b.n	80060ba <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005ffa:	897b      	ldrh	r3, [r7, #10]
 8005ffc:	b2db      	uxtb	r3, r3
 8005ffe:	461a      	mov	r2, r3
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006008:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800600a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800600c:	6a3a      	ldr	r2, [r7, #32]
 800600e:	492d      	ldr	r1, [pc, #180]	; (80060c4 <I2C_RequestMemoryWrite+0x128>)
 8006010:	68f8      	ldr	r0, [r7, #12]
 8006012:	f000 fa40 	bl	8006496 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006016:	4603      	mov	r3, r0
 8006018:	2b00      	cmp	r3, #0
 800601a:	d001      	beq.n	8006020 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800601c:	2301      	movs	r3, #1
 800601e:	e04c      	b.n	80060ba <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006020:	2300      	movs	r3, #0
 8006022:	617b      	str	r3, [r7, #20]
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	695b      	ldr	r3, [r3, #20]
 800602a:	617b      	str	r3, [r7, #20]
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	699b      	ldr	r3, [r3, #24]
 8006032:	617b      	str	r3, [r7, #20]
 8006034:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006036:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006038:	6a39      	ldr	r1, [r7, #32]
 800603a:	68f8      	ldr	r0, [r7, #12]
 800603c:	f000 faaa 	bl	8006594 <I2C_WaitOnTXEFlagUntilTimeout>
 8006040:	4603      	mov	r3, r0
 8006042:	2b00      	cmp	r3, #0
 8006044:	d00d      	beq.n	8006062 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800604a:	2b04      	cmp	r3, #4
 800604c:	d107      	bne.n	800605e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	681a      	ldr	r2, [r3, #0]
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800605c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800605e:	2301      	movs	r3, #1
 8006060:	e02b      	b.n	80060ba <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006062:	88fb      	ldrh	r3, [r7, #6]
 8006064:	2b01      	cmp	r3, #1
 8006066:	d105      	bne.n	8006074 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006068:	893b      	ldrh	r3, [r7, #8]
 800606a:	b2da      	uxtb	r2, r3
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	611a      	str	r2, [r3, #16]
 8006072:	e021      	b.n	80060b8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006074:	893b      	ldrh	r3, [r7, #8]
 8006076:	0a1b      	lsrs	r3, r3, #8
 8006078:	b29b      	uxth	r3, r3
 800607a:	b2da      	uxtb	r2, r3
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006082:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006084:	6a39      	ldr	r1, [r7, #32]
 8006086:	68f8      	ldr	r0, [r7, #12]
 8006088:	f000 fa84 	bl	8006594 <I2C_WaitOnTXEFlagUntilTimeout>
 800608c:	4603      	mov	r3, r0
 800608e:	2b00      	cmp	r3, #0
 8006090:	d00d      	beq.n	80060ae <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006096:	2b04      	cmp	r3, #4
 8006098:	d107      	bne.n	80060aa <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	681a      	ldr	r2, [r3, #0]
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80060a8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80060aa:	2301      	movs	r3, #1
 80060ac:	e005      	b.n	80060ba <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80060ae:	893b      	ldrh	r3, [r7, #8]
 80060b0:	b2da      	uxtb	r2, r3
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80060b8:	2300      	movs	r3, #0
}
 80060ba:	4618      	mov	r0, r3
 80060bc:	3718      	adds	r7, #24
 80060be:	46bd      	mov	sp, r7
 80060c0:	bd80      	pop	{r7, pc}
 80060c2:	bf00      	nop
 80060c4:	00010002 	.word	0x00010002

080060c8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80060c8:	b580      	push	{r7, lr}
 80060ca:	b088      	sub	sp, #32
 80060cc:	af02      	add	r7, sp, #8
 80060ce:	60f8      	str	r0, [r7, #12]
 80060d0:	4608      	mov	r0, r1
 80060d2:	4611      	mov	r1, r2
 80060d4:	461a      	mov	r2, r3
 80060d6:	4603      	mov	r3, r0
 80060d8:	817b      	strh	r3, [r7, #10]
 80060da:	460b      	mov	r3, r1
 80060dc:	813b      	strh	r3, [r7, #8]
 80060de:	4613      	mov	r3, r2
 80060e0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	681a      	ldr	r2, [r3, #0]
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80060f0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	681a      	ldr	r2, [r3, #0]
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006100:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006104:	9300      	str	r3, [sp, #0]
 8006106:	6a3b      	ldr	r3, [r7, #32]
 8006108:	2200      	movs	r2, #0
 800610a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800610e:	68f8      	ldr	r0, [r7, #12]
 8006110:	f000 f96a 	bl	80063e8 <I2C_WaitOnFlagUntilTimeout>
 8006114:	4603      	mov	r3, r0
 8006116:	2b00      	cmp	r3, #0
 8006118:	d00d      	beq.n	8006136 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006124:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006128:	d103      	bne.n	8006132 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006130:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006132:	2303      	movs	r3, #3
 8006134:	e0aa      	b.n	800628c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006136:	897b      	ldrh	r3, [r7, #10]
 8006138:	b2db      	uxtb	r3, r3
 800613a:	461a      	mov	r2, r3
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006144:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006148:	6a3a      	ldr	r2, [r7, #32]
 800614a:	4952      	ldr	r1, [pc, #328]	; (8006294 <I2C_RequestMemoryRead+0x1cc>)
 800614c:	68f8      	ldr	r0, [r7, #12]
 800614e:	f000 f9a2 	bl	8006496 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006152:	4603      	mov	r3, r0
 8006154:	2b00      	cmp	r3, #0
 8006156:	d001      	beq.n	800615c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006158:	2301      	movs	r3, #1
 800615a:	e097      	b.n	800628c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800615c:	2300      	movs	r3, #0
 800615e:	617b      	str	r3, [r7, #20]
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	695b      	ldr	r3, [r3, #20]
 8006166:	617b      	str	r3, [r7, #20]
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	699b      	ldr	r3, [r3, #24]
 800616e:	617b      	str	r3, [r7, #20]
 8006170:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006172:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006174:	6a39      	ldr	r1, [r7, #32]
 8006176:	68f8      	ldr	r0, [r7, #12]
 8006178:	f000 fa0c 	bl	8006594 <I2C_WaitOnTXEFlagUntilTimeout>
 800617c:	4603      	mov	r3, r0
 800617e:	2b00      	cmp	r3, #0
 8006180:	d00d      	beq.n	800619e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006186:	2b04      	cmp	r3, #4
 8006188:	d107      	bne.n	800619a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	681a      	ldr	r2, [r3, #0]
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006198:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800619a:	2301      	movs	r3, #1
 800619c:	e076      	b.n	800628c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800619e:	88fb      	ldrh	r3, [r7, #6]
 80061a0:	2b01      	cmp	r3, #1
 80061a2:	d105      	bne.n	80061b0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80061a4:	893b      	ldrh	r3, [r7, #8]
 80061a6:	b2da      	uxtb	r2, r3
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	611a      	str	r2, [r3, #16]
 80061ae:	e021      	b.n	80061f4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80061b0:	893b      	ldrh	r3, [r7, #8]
 80061b2:	0a1b      	lsrs	r3, r3, #8
 80061b4:	b29b      	uxth	r3, r3
 80061b6:	b2da      	uxtb	r2, r3
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80061be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061c0:	6a39      	ldr	r1, [r7, #32]
 80061c2:	68f8      	ldr	r0, [r7, #12]
 80061c4:	f000 f9e6 	bl	8006594 <I2C_WaitOnTXEFlagUntilTimeout>
 80061c8:	4603      	mov	r3, r0
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d00d      	beq.n	80061ea <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061d2:	2b04      	cmp	r3, #4
 80061d4:	d107      	bne.n	80061e6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	681a      	ldr	r2, [r3, #0]
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80061e4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80061e6:	2301      	movs	r3, #1
 80061e8:	e050      	b.n	800628c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80061ea:	893b      	ldrh	r3, [r7, #8]
 80061ec:	b2da      	uxtb	r2, r3
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80061f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061f6:	6a39      	ldr	r1, [r7, #32]
 80061f8:	68f8      	ldr	r0, [r7, #12]
 80061fa:	f000 f9cb 	bl	8006594 <I2C_WaitOnTXEFlagUntilTimeout>
 80061fe:	4603      	mov	r3, r0
 8006200:	2b00      	cmp	r3, #0
 8006202:	d00d      	beq.n	8006220 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006208:	2b04      	cmp	r3, #4
 800620a:	d107      	bne.n	800621c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	681a      	ldr	r2, [r3, #0]
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800621a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800621c:	2301      	movs	r3, #1
 800621e:	e035      	b.n	800628c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	681a      	ldr	r2, [r3, #0]
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800622e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006232:	9300      	str	r3, [sp, #0]
 8006234:	6a3b      	ldr	r3, [r7, #32]
 8006236:	2200      	movs	r2, #0
 8006238:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800623c:	68f8      	ldr	r0, [r7, #12]
 800623e:	f000 f8d3 	bl	80063e8 <I2C_WaitOnFlagUntilTimeout>
 8006242:	4603      	mov	r3, r0
 8006244:	2b00      	cmp	r3, #0
 8006246:	d00d      	beq.n	8006264 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006252:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006256:	d103      	bne.n	8006260 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800625e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006260:	2303      	movs	r3, #3
 8006262:	e013      	b.n	800628c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006264:	897b      	ldrh	r3, [r7, #10]
 8006266:	b2db      	uxtb	r3, r3
 8006268:	f043 0301 	orr.w	r3, r3, #1
 800626c:	b2da      	uxtb	r2, r3
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006276:	6a3a      	ldr	r2, [r7, #32]
 8006278:	4906      	ldr	r1, [pc, #24]	; (8006294 <I2C_RequestMemoryRead+0x1cc>)
 800627a:	68f8      	ldr	r0, [r7, #12]
 800627c:	f000 f90b 	bl	8006496 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006280:	4603      	mov	r3, r0
 8006282:	2b00      	cmp	r3, #0
 8006284:	d001      	beq.n	800628a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006286:	2301      	movs	r3, #1
 8006288:	e000      	b.n	800628c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800628a:	2300      	movs	r3, #0
}
 800628c:	4618      	mov	r0, r3
 800628e:	3718      	adds	r7, #24
 8006290:	46bd      	mov	sp, r7
 8006292:	bd80      	pop	{r7, pc}
 8006294:	00010002 	.word	0x00010002

08006298 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b086      	sub	sp, #24
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80062a0:	2300      	movs	r3, #0
 80062a2:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062a8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062b0:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80062b2:	4b4b      	ldr	r3, [pc, #300]	; (80063e0 <I2C_DMAAbort+0x148>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	08db      	lsrs	r3, r3, #3
 80062b8:	4a4a      	ldr	r2, [pc, #296]	; (80063e4 <I2C_DMAAbort+0x14c>)
 80062ba:	fba2 2303 	umull	r2, r3, r2, r3
 80062be:	0a1a      	lsrs	r2, r3, #8
 80062c0:	4613      	mov	r3, r2
 80062c2:	009b      	lsls	r3, r3, #2
 80062c4:	4413      	add	r3, r2
 80062c6:	00da      	lsls	r2, r3, #3
 80062c8:	1ad3      	subs	r3, r2, r3
 80062ca:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d106      	bne.n	80062e0 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80062d2:	697b      	ldr	r3, [r7, #20]
 80062d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062d6:	f043 0220 	orr.w	r2, r3, #32
 80062da:	697b      	ldr	r3, [r7, #20]
 80062dc:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80062de:	e00a      	b.n	80062f6 <I2C_DMAAbort+0x5e>
    }
    count--;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	3b01      	subs	r3, #1
 80062e4:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80062f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80062f4:	d0ea      	beq.n	80062cc <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80062f6:	697b      	ldr	r3, [r7, #20]
 80062f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d003      	beq.n	8006306 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80062fe:	697b      	ldr	r3, [r7, #20]
 8006300:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006302:	2200      	movs	r2, #0
 8006304:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8006306:	697b      	ldr	r3, [r7, #20]
 8006308:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800630a:	2b00      	cmp	r3, #0
 800630c:	d003      	beq.n	8006316 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800630e:	697b      	ldr	r3, [r7, #20]
 8006310:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006312:	2200      	movs	r2, #0
 8006314:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006316:	697b      	ldr	r3, [r7, #20]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	681a      	ldr	r2, [r3, #0]
 800631c:	697b      	ldr	r3, [r7, #20]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006324:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8006326:	697b      	ldr	r3, [r7, #20]
 8006328:	2200      	movs	r2, #0
 800632a:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800632c:	697b      	ldr	r3, [r7, #20]
 800632e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006330:	2b00      	cmp	r3, #0
 8006332:	d003      	beq.n	800633c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006334:	697b      	ldr	r3, [r7, #20]
 8006336:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006338:	2200      	movs	r2, #0
 800633a:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 800633c:	697b      	ldr	r3, [r7, #20]
 800633e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006340:	2b00      	cmp	r3, #0
 8006342:	d003      	beq.n	800634c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006344:	697b      	ldr	r3, [r7, #20]
 8006346:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006348:	2200      	movs	r2, #0
 800634a:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800634c:	697b      	ldr	r3, [r7, #20]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	681a      	ldr	r2, [r3, #0]
 8006352:	697b      	ldr	r3, [r7, #20]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f022 0201 	bic.w	r2, r2, #1
 800635a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800635c:	697b      	ldr	r3, [r7, #20]
 800635e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006362:	b2db      	uxtb	r3, r3
 8006364:	2b60      	cmp	r3, #96	; 0x60
 8006366:	d10e      	bne.n	8006386 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8006368:	697b      	ldr	r3, [r7, #20]
 800636a:	2220      	movs	r2, #32
 800636c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006370:	697b      	ldr	r3, [r7, #20]
 8006372:	2200      	movs	r2, #0
 8006374:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006378:	697b      	ldr	r3, [r7, #20]
 800637a:	2200      	movs	r2, #0
 800637c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800637e:	6978      	ldr	r0, [r7, #20]
 8006380:	f7fe fc9c 	bl	8004cbc <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006384:	e027      	b.n	80063d6 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006386:	7cfb      	ldrb	r3, [r7, #19]
 8006388:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800638c:	2b28      	cmp	r3, #40	; 0x28
 800638e:	d117      	bne.n	80063c0 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8006390:	697b      	ldr	r3, [r7, #20]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	681a      	ldr	r2, [r3, #0]
 8006396:	697b      	ldr	r3, [r7, #20]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f042 0201 	orr.w	r2, r2, #1
 800639e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063a0:	697b      	ldr	r3, [r7, #20]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	681a      	ldr	r2, [r3, #0]
 80063a6:	697b      	ldr	r3, [r7, #20]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80063ae:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80063b0:	697b      	ldr	r3, [r7, #20]
 80063b2:	2200      	movs	r2, #0
 80063b4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80063b6:	697b      	ldr	r3, [r7, #20]
 80063b8:	2228      	movs	r2, #40	; 0x28
 80063ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80063be:	e007      	b.n	80063d0 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80063c0:	697b      	ldr	r3, [r7, #20]
 80063c2:	2220      	movs	r2, #32
 80063c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80063c8:	697b      	ldr	r3, [r7, #20]
 80063ca:	2200      	movs	r2, #0
 80063cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80063d0:	6978      	ldr	r0, [r7, #20]
 80063d2:	f7fe fc69 	bl	8004ca8 <HAL_I2C_ErrorCallback>
}
 80063d6:	bf00      	nop
 80063d8:	3718      	adds	r7, #24
 80063da:	46bd      	mov	sp, r7
 80063dc:	bd80      	pop	{r7, pc}
 80063de:	bf00      	nop
 80063e0:	20000000 	.word	0x20000000
 80063e4:	14f8b589 	.word	0x14f8b589

080063e8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b084      	sub	sp, #16
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	60f8      	str	r0, [r7, #12]
 80063f0:	60b9      	str	r1, [r7, #8]
 80063f2:	603b      	str	r3, [r7, #0]
 80063f4:	4613      	mov	r3, r2
 80063f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80063f8:	e025      	b.n	8006446 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006400:	d021      	beq.n	8006446 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006402:	f7fc fc91 	bl	8002d28 <HAL_GetTick>
 8006406:	4602      	mov	r2, r0
 8006408:	69bb      	ldr	r3, [r7, #24]
 800640a:	1ad3      	subs	r3, r2, r3
 800640c:	683a      	ldr	r2, [r7, #0]
 800640e:	429a      	cmp	r2, r3
 8006410:	d302      	bcc.n	8006418 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006412:	683b      	ldr	r3, [r7, #0]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d116      	bne.n	8006446 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	2200      	movs	r2, #0
 800641c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	2220      	movs	r2, #32
 8006422:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	2200      	movs	r2, #0
 800642a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006432:	f043 0220 	orr.w	r2, r3, #32
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	2200      	movs	r2, #0
 800643e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006442:	2301      	movs	r3, #1
 8006444:	e023      	b.n	800648e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006446:	68bb      	ldr	r3, [r7, #8]
 8006448:	0c1b      	lsrs	r3, r3, #16
 800644a:	b2db      	uxtb	r3, r3
 800644c:	2b01      	cmp	r3, #1
 800644e:	d10d      	bne.n	800646c <I2C_WaitOnFlagUntilTimeout+0x84>
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	695b      	ldr	r3, [r3, #20]
 8006456:	43da      	mvns	r2, r3
 8006458:	68bb      	ldr	r3, [r7, #8]
 800645a:	4013      	ands	r3, r2
 800645c:	b29b      	uxth	r3, r3
 800645e:	2b00      	cmp	r3, #0
 8006460:	bf0c      	ite	eq
 8006462:	2301      	moveq	r3, #1
 8006464:	2300      	movne	r3, #0
 8006466:	b2db      	uxtb	r3, r3
 8006468:	461a      	mov	r2, r3
 800646a:	e00c      	b.n	8006486 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	699b      	ldr	r3, [r3, #24]
 8006472:	43da      	mvns	r2, r3
 8006474:	68bb      	ldr	r3, [r7, #8]
 8006476:	4013      	ands	r3, r2
 8006478:	b29b      	uxth	r3, r3
 800647a:	2b00      	cmp	r3, #0
 800647c:	bf0c      	ite	eq
 800647e:	2301      	moveq	r3, #1
 8006480:	2300      	movne	r3, #0
 8006482:	b2db      	uxtb	r3, r3
 8006484:	461a      	mov	r2, r3
 8006486:	79fb      	ldrb	r3, [r7, #7]
 8006488:	429a      	cmp	r2, r3
 800648a:	d0b6      	beq.n	80063fa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800648c:	2300      	movs	r3, #0
}
 800648e:	4618      	mov	r0, r3
 8006490:	3710      	adds	r7, #16
 8006492:	46bd      	mov	sp, r7
 8006494:	bd80      	pop	{r7, pc}

08006496 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006496:	b580      	push	{r7, lr}
 8006498:	b084      	sub	sp, #16
 800649a:	af00      	add	r7, sp, #0
 800649c:	60f8      	str	r0, [r7, #12]
 800649e:	60b9      	str	r1, [r7, #8]
 80064a0:	607a      	str	r2, [r7, #4]
 80064a2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80064a4:	e051      	b.n	800654a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	695b      	ldr	r3, [r3, #20]
 80064ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80064b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80064b4:	d123      	bne.n	80064fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	681a      	ldr	r2, [r3, #0]
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80064c4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80064ce:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	2200      	movs	r2, #0
 80064d4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	2220      	movs	r2, #32
 80064da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	2200      	movs	r2, #0
 80064e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064ea:	f043 0204 	orr.w	r2, r3, #4
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	2200      	movs	r2, #0
 80064f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80064fa:	2301      	movs	r3, #1
 80064fc:	e046      	b.n	800658c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006504:	d021      	beq.n	800654a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006506:	f7fc fc0f 	bl	8002d28 <HAL_GetTick>
 800650a:	4602      	mov	r2, r0
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	1ad3      	subs	r3, r2, r3
 8006510:	687a      	ldr	r2, [r7, #4]
 8006512:	429a      	cmp	r2, r3
 8006514:	d302      	bcc.n	800651c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d116      	bne.n	800654a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	2200      	movs	r2, #0
 8006520:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	2220      	movs	r2, #32
 8006526:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	2200      	movs	r2, #0
 800652e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006536:	f043 0220 	orr.w	r2, r3, #32
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	2200      	movs	r2, #0
 8006542:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006546:	2301      	movs	r3, #1
 8006548:	e020      	b.n	800658c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800654a:	68bb      	ldr	r3, [r7, #8]
 800654c:	0c1b      	lsrs	r3, r3, #16
 800654e:	b2db      	uxtb	r3, r3
 8006550:	2b01      	cmp	r3, #1
 8006552:	d10c      	bne.n	800656e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	695b      	ldr	r3, [r3, #20]
 800655a:	43da      	mvns	r2, r3
 800655c:	68bb      	ldr	r3, [r7, #8]
 800655e:	4013      	ands	r3, r2
 8006560:	b29b      	uxth	r3, r3
 8006562:	2b00      	cmp	r3, #0
 8006564:	bf14      	ite	ne
 8006566:	2301      	movne	r3, #1
 8006568:	2300      	moveq	r3, #0
 800656a:	b2db      	uxtb	r3, r3
 800656c:	e00b      	b.n	8006586 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	699b      	ldr	r3, [r3, #24]
 8006574:	43da      	mvns	r2, r3
 8006576:	68bb      	ldr	r3, [r7, #8]
 8006578:	4013      	ands	r3, r2
 800657a:	b29b      	uxth	r3, r3
 800657c:	2b00      	cmp	r3, #0
 800657e:	bf14      	ite	ne
 8006580:	2301      	movne	r3, #1
 8006582:	2300      	moveq	r3, #0
 8006584:	b2db      	uxtb	r3, r3
 8006586:	2b00      	cmp	r3, #0
 8006588:	d18d      	bne.n	80064a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800658a:	2300      	movs	r3, #0
}
 800658c:	4618      	mov	r0, r3
 800658e:	3710      	adds	r7, #16
 8006590:	46bd      	mov	sp, r7
 8006592:	bd80      	pop	{r7, pc}

08006594 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006594:	b580      	push	{r7, lr}
 8006596:	b084      	sub	sp, #16
 8006598:	af00      	add	r7, sp, #0
 800659a:	60f8      	str	r0, [r7, #12]
 800659c:	60b9      	str	r1, [r7, #8]
 800659e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80065a0:	e02d      	b.n	80065fe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80065a2:	68f8      	ldr	r0, [r7, #12]
 80065a4:	f000 f900 	bl	80067a8 <I2C_IsAcknowledgeFailed>
 80065a8:	4603      	mov	r3, r0
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d001      	beq.n	80065b2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80065ae:	2301      	movs	r3, #1
 80065b0:	e02d      	b.n	800660e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80065b2:	68bb      	ldr	r3, [r7, #8]
 80065b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065b8:	d021      	beq.n	80065fe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065ba:	f7fc fbb5 	bl	8002d28 <HAL_GetTick>
 80065be:	4602      	mov	r2, r0
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	1ad3      	subs	r3, r2, r3
 80065c4:	68ba      	ldr	r2, [r7, #8]
 80065c6:	429a      	cmp	r2, r3
 80065c8:	d302      	bcc.n	80065d0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80065ca:	68bb      	ldr	r3, [r7, #8]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d116      	bne.n	80065fe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	2200      	movs	r2, #0
 80065d4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	2220      	movs	r2, #32
 80065da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	2200      	movs	r2, #0
 80065e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065ea:	f043 0220 	orr.w	r2, r3, #32
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	2200      	movs	r2, #0
 80065f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80065fa:	2301      	movs	r3, #1
 80065fc:	e007      	b.n	800660e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	695b      	ldr	r3, [r3, #20]
 8006604:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006608:	2b80      	cmp	r3, #128	; 0x80
 800660a:	d1ca      	bne.n	80065a2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800660c:	2300      	movs	r3, #0
}
 800660e:	4618      	mov	r0, r3
 8006610:	3710      	adds	r7, #16
 8006612:	46bd      	mov	sp, r7
 8006614:	bd80      	pop	{r7, pc}

08006616 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006616:	b580      	push	{r7, lr}
 8006618:	b084      	sub	sp, #16
 800661a:	af00      	add	r7, sp, #0
 800661c:	60f8      	str	r0, [r7, #12]
 800661e:	60b9      	str	r1, [r7, #8]
 8006620:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006622:	e02d      	b.n	8006680 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006624:	68f8      	ldr	r0, [r7, #12]
 8006626:	f000 f8bf 	bl	80067a8 <I2C_IsAcknowledgeFailed>
 800662a:	4603      	mov	r3, r0
 800662c:	2b00      	cmp	r3, #0
 800662e:	d001      	beq.n	8006634 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006630:	2301      	movs	r3, #1
 8006632:	e02d      	b.n	8006690 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006634:	68bb      	ldr	r3, [r7, #8]
 8006636:	f1b3 3fff 	cmp.w	r3, #4294967295
 800663a:	d021      	beq.n	8006680 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800663c:	f7fc fb74 	bl	8002d28 <HAL_GetTick>
 8006640:	4602      	mov	r2, r0
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	1ad3      	subs	r3, r2, r3
 8006646:	68ba      	ldr	r2, [r7, #8]
 8006648:	429a      	cmp	r2, r3
 800664a:	d302      	bcc.n	8006652 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800664c:	68bb      	ldr	r3, [r7, #8]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d116      	bne.n	8006680 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	2200      	movs	r2, #0
 8006656:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	2220      	movs	r2, #32
 800665c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	2200      	movs	r2, #0
 8006664:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800666c:	f043 0220 	orr.w	r2, r3, #32
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	2200      	movs	r2, #0
 8006678:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800667c:	2301      	movs	r3, #1
 800667e:	e007      	b.n	8006690 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	695b      	ldr	r3, [r3, #20]
 8006686:	f003 0304 	and.w	r3, r3, #4
 800668a:	2b04      	cmp	r3, #4
 800668c:	d1ca      	bne.n	8006624 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800668e:	2300      	movs	r3, #0
}
 8006690:	4618      	mov	r0, r3
 8006692:	3710      	adds	r7, #16
 8006694:	46bd      	mov	sp, r7
 8006696:	bd80      	pop	{r7, pc}

08006698 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8006698:	b480      	push	{r7}
 800669a:	b085      	sub	sp, #20
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80066a0:	2300      	movs	r3, #0
 80066a2:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80066a4:	4b13      	ldr	r3, [pc, #76]	; (80066f4 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	08db      	lsrs	r3, r3, #3
 80066aa:	4a13      	ldr	r2, [pc, #76]	; (80066f8 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80066ac:	fba2 2303 	umull	r2, r3, r2, r3
 80066b0:	0a1a      	lsrs	r2, r3, #8
 80066b2:	4613      	mov	r3, r2
 80066b4:	009b      	lsls	r3, r3, #2
 80066b6:	4413      	add	r3, r2
 80066b8:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	3b01      	subs	r3, #1
 80066be:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d107      	bne.n	80066d6 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066ca:	f043 0220 	orr.w	r2, r3, #32
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80066d2:	2301      	movs	r3, #1
 80066d4:	e008      	b.n	80066e8 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80066e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80066e4:	d0e9      	beq.n	80066ba <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80066e6:	2300      	movs	r3, #0
}
 80066e8:	4618      	mov	r0, r3
 80066ea:	3714      	adds	r7, #20
 80066ec:	46bd      	mov	sp, r7
 80066ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f2:	4770      	bx	lr
 80066f4:	20000000 	.word	0x20000000
 80066f8:	14f8b589 	.word	0x14f8b589

080066fc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80066fc:	b580      	push	{r7, lr}
 80066fe:	b084      	sub	sp, #16
 8006700:	af00      	add	r7, sp, #0
 8006702:	60f8      	str	r0, [r7, #12]
 8006704:	60b9      	str	r1, [r7, #8]
 8006706:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006708:	e042      	b.n	8006790 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	695b      	ldr	r3, [r3, #20]
 8006710:	f003 0310 	and.w	r3, r3, #16
 8006714:	2b10      	cmp	r3, #16
 8006716:	d119      	bne.n	800674c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f06f 0210 	mvn.w	r2, #16
 8006720:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	2200      	movs	r2, #0
 8006726:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	2220      	movs	r2, #32
 800672c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	2200      	movs	r2, #0
 8006734:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	2200      	movs	r2, #0
 8006744:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006748:	2301      	movs	r3, #1
 800674a:	e029      	b.n	80067a0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800674c:	f7fc faec 	bl	8002d28 <HAL_GetTick>
 8006750:	4602      	mov	r2, r0
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	1ad3      	subs	r3, r2, r3
 8006756:	68ba      	ldr	r2, [r7, #8]
 8006758:	429a      	cmp	r2, r3
 800675a:	d302      	bcc.n	8006762 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800675c:	68bb      	ldr	r3, [r7, #8]
 800675e:	2b00      	cmp	r3, #0
 8006760:	d116      	bne.n	8006790 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	2200      	movs	r2, #0
 8006766:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	2220      	movs	r2, #32
 800676c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	2200      	movs	r2, #0
 8006774:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800677c:	f043 0220 	orr.w	r2, r3, #32
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	2200      	movs	r2, #0
 8006788:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800678c:	2301      	movs	r3, #1
 800678e:	e007      	b.n	80067a0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	695b      	ldr	r3, [r3, #20]
 8006796:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800679a:	2b40      	cmp	r3, #64	; 0x40
 800679c:	d1b5      	bne.n	800670a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800679e:	2300      	movs	r3, #0
}
 80067a0:	4618      	mov	r0, r3
 80067a2:	3710      	adds	r7, #16
 80067a4:	46bd      	mov	sp, r7
 80067a6:	bd80      	pop	{r7, pc}

080067a8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80067a8:	b480      	push	{r7}
 80067aa:	b083      	sub	sp, #12
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	695b      	ldr	r3, [r3, #20]
 80067b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80067ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80067be:	d11b      	bne.n	80067f8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80067c8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2200      	movs	r2, #0
 80067ce:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2220      	movs	r2, #32
 80067d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2200      	movs	r2, #0
 80067dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067e4:	f043 0204 	orr.w	r2, r3, #4
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2200      	movs	r2, #0
 80067f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80067f4:	2301      	movs	r3, #1
 80067f6:	e000      	b.n	80067fa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80067f8:	2300      	movs	r3, #0
}
 80067fa:	4618      	mov	r0, r3
 80067fc:	370c      	adds	r7, #12
 80067fe:	46bd      	mov	sp, r7
 8006800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006804:	4770      	bx	lr

08006806 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8006806:	b480      	push	{r7}
 8006808:	b083      	sub	sp, #12
 800680a:	af00      	add	r7, sp, #0
 800680c:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006812:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8006816:	d103      	bne.n	8006820 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2201      	movs	r2, #1
 800681c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800681e:	e007      	b.n	8006830 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006824:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006828:	d102      	bne.n	8006830 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	2208      	movs	r2, #8
 800682e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8006830:	bf00      	nop
 8006832:	370c      	adds	r7, #12
 8006834:	46bd      	mov	sp, r7
 8006836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683a:	4770      	bx	lr

0800683c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800683c:	b580      	push	{r7, lr}
 800683e:	b084      	sub	sp, #16
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
 8006844:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d101      	bne.n	8006850 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800684c:	2301      	movs	r3, #1
 800684e:	e0cc      	b.n	80069ea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006850:	4b68      	ldr	r3, [pc, #416]	; (80069f4 <HAL_RCC_ClockConfig+0x1b8>)
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f003 030f 	and.w	r3, r3, #15
 8006858:	683a      	ldr	r2, [r7, #0]
 800685a:	429a      	cmp	r2, r3
 800685c:	d90c      	bls.n	8006878 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800685e:	4b65      	ldr	r3, [pc, #404]	; (80069f4 <HAL_RCC_ClockConfig+0x1b8>)
 8006860:	683a      	ldr	r2, [r7, #0]
 8006862:	b2d2      	uxtb	r2, r2
 8006864:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006866:	4b63      	ldr	r3, [pc, #396]	; (80069f4 <HAL_RCC_ClockConfig+0x1b8>)
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f003 030f 	and.w	r3, r3, #15
 800686e:	683a      	ldr	r2, [r7, #0]
 8006870:	429a      	cmp	r2, r3
 8006872:	d001      	beq.n	8006878 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006874:	2301      	movs	r3, #1
 8006876:	e0b8      	b.n	80069ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f003 0302 	and.w	r3, r3, #2
 8006880:	2b00      	cmp	r3, #0
 8006882:	d020      	beq.n	80068c6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f003 0304 	and.w	r3, r3, #4
 800688c:	2b00      	cmp	r3, #0
 800688e:	d005      	beq.n	800689c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006890:	4b59      	ldr	r3, [pc, #356]	; (80069f8 <HAL_RCC_ClockConfig+0x1bc>)
 8006892:	689b      	ldr	r3, [r3, #8]
 8006894:	4a58      	ldr	r2, [pc, #352]	; (80069f8 <HAL_RCC_ClockConfig+0x1bc>)
 8006896:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800689a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f003 0308 	and.w	r3, r3, #8
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d005      	beq.n	80068b4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80068a8:	4b53      	ldr	r3, [pc, #332]	; (80069f8 <HAL_RCC_ClockConfig+0x1bc>)
 80068aa:	689b      	ldr	r3, [r3, #8]
 80068ac:	4a52      	ldr	r2, [pc, #328]	; (80069f8 <HAL_RCC_ClockConfig+0x1bc>)
 80068ae:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80068b2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80068b4:	4b50      	ldr	r3, [pc, #320]	; (80069f8 <HAL_RCC_ClockConfig+0x1bc>)
 80068b6:	689b      	ldr	r3, [r3, #8]
 80068b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	689b      	ldr	r3, [r3, #8]
 80068c0:	494d      	ldr	r1, [pc, #308]	; (80069f8 <HAL_RCC_ClockConfig+0x1bc>)
 80068c2:	4313      	orrs	r3, r2
 80068c4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f003 0301 	and.w	r3, r3, #1
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d044      	beq.n	800695c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	685b      	ldr	r3, [r3, #4]
 80068d6:	2b01      	cmp	r3, #1
 80068d8:	d107      	bne.n	80068ea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068da:	4b47      	ldr	r3, [pc, #284]	; (80069f8 <HAL_RCC_ClockConfig+0x1bc>)
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d119      	bne.n	800691a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80068e6:	2301      	movs	r3, #1
 80068e8:	e07f      	b.n	80069ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	685b      	ldr	r3, [r3, #4]
 80068ee:	2b02      	cmp	r3, #2
 80068f0:	d003      	beq.n	80068fa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80068f6:	2b03      	cmp	r3, #3
 80068f8:	d107      	bne.n	800690a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80068fa:	4b3f      	ldr	r3, [pc, #252]	; (80069f8 <HAL_RCC_ClockConfig+0x1bc>)
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006902:	2b00      	cmp	r3, #0
 8006904:	d109      	bne.n	800691a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006906:	2301      	movs	r3, #1
 8006908:	e06f      	b.n	80069ea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800690a:	4b3b      	ldr	r3, [pc, #236]	; (80069f8 <HAL_RCC_ClockConfig+0x1bc>)
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f003 0302 	and.w	r3, r3, #2
 8006912:	2b00      	cmp	r3, #0
 8006914:	d101      	bne.n	800691a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006916:	2301      	movs	r3, #1
 8006918:	e067      	b.n	80069ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800691a:	4b37      	ldr	r3, [pc, #220]	; (80069f8 <HAL_RCC_ClockConfig+0x1bc>)
 800691c:	689b      	ldr	r3, [r3, #8]
 800691e:	f023 0203 	bic.w	r2, r3, #3
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	685b      	ldr	r3, [r3, #4]
 8006926:	4934      	ldr	r1, [pc, #208]	; (80069f8 <HAL_RCC_ClockConfig+0x1bc>)
 8006928:	4313      	orrs	r3, r2
 800692a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800692c:	f7fc f9fc 	bl	8002d28 <HAL_GetTick>
 8006930:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006932:	e00a      	b.n	800694a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006934:	f7fc f9f8 	bl	8002d28 <HAL_GetTick>
 8006938:	4602      	mov	r2, r0
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	1ad3      	subs	r3, r2, r3
 800693e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006942:	4293      	cmp	r3, r2
 8006944:	d901      	bls.n	800694a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006946:	2303      	movs	r3, #3
 8006948:	e04f      	b.n	80069ea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800694a:	4b2b      	ldr	r3, [pc, #172]	; (80069f8 <HAL_RCC_ClockConfig+0x1bc>)
 800694c:	689b      	ldr	r3, [r3, #8]
 800694e:	f003 020c 	and.w	r2, r3, #12
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	685b      	ldr	r3, [r3, #4]
 8006956:	009b      	lsls	r3, r3, #2
 8006958:	429a      	cmp	r2, r3
 800695a:	d1eb      	bne.n	8006934 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800695c:	4b25      	ldr	r3, [pc, #148]	; (80069f4 <HAL_RCC_ClockConfig+0x1b8>)
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	f003 030f 	and.w	r3, r3, #15
 8006964:	683a      	ldr	r2, [r7, #0]
 8006966:	429a      	cmp	r2, r3
 8006968:	d20c      	bcs.n	8006984 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800696a:	4b22      	ldr	r3, [pc, #136]	; (80069f4 <HAL_RCC_ClockConfig+0x1b8>)
 800696c:	683a      	ldr	r2, [r7, #0]
 800696e:	b2d2      	uxtb	r2, r2
 8006970:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006972:	4b20      	ldr	r3, [pc, #128]	; (80069f4 <HAL_RCC_ClockConfig+0x1b8>)
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f003 030f 	and.w	r3, r3, #15
 800697a:	683a      	ldr	r2, [r7, #0]
 800697c:	429a      	cmp	r2, r3
 800697e:	d001      	beq.n	8006984 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006980:	2301      	movs	r3, #1
 8006982:	e032      	b.n	80069ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f003 0304 	and.w	r3, r3, #4
 800698c:	2b00      	cmp	r3, #0
 800698e:	d008      	beq.n	80069a2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006990:	4b19      	ldr	r3, [pc, #100]	; (80069f8 <HAL_RCC_ClockConfig+0x1bc>)
 8006992:	689b      	ldr	r3, [r3, #8]
 8006994:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	68db      	ldr	r3, [r3, #12]
 800699c:	4916      	ldr	r1, [pc, #88]	; (80069f8 <HAL_RCC_ClockConfig+0x1bc>)
 800699e:	4313      	orrs	r3, r2
 80069a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f003 0308 	and.w	r3, r3, #8
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d009      	beq.n	80069c2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80069ae:	4b12      	ldr	r3, [pc, #72]	; (80069f8 <HAL_RCC_ClockConfig+0x1bc>)
 80069b0:	689b      	ldr	r3, [r3, #8]
 80069b2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	691b      	ldr	r3, [r3, #16]
 80069ba:	00db      	lsls	r3, r3, #3
 80069bc:	490e      	ldr	r1, [pc, #56]	; (80069f8 <HAL_RCC_ClockConfig+0x1bc>)
 80069be:	4313      	orrs	r3, r2
 80069c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80069c2:	f000 f855 	bl	8006a70 <HAL_RCC_GetSysClockFreq>
 80069c6:	4602      	mov	r2, r0
 80069c8:	4b0b      	ldr	r3, [pc, #44]	; (80069f8 <HAL_RCC_ClockConfig+0x1bc>)
 80069ca:	689b      	ldr	r3, [r3, #8]
 80069cc:	091b      	lsrs	r3, r3, #4
 80069ce:	f003 030f 	and.w	r3, r3, #15
 80069d2:	490a      	ldr	r1, [pc, #40]	; (80069fc <HAL_RCC_ClockConfig+0x1c0>)
 80069d4:	5ccb      	ldrb	r3, [r1, r3]
 80069d6:	fa22 f303 	lsr.w	r3, r2, r3
 80069da:	4a09      	ldr	r2, [pc, #36]	; (8006a00 <HAL_RCC_ClockConfig+0x1c4>)
 80069dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80069de:	4b09      	ldr	r3, [pc, #36]	; (8006a04 <HAL_RCC_ClockConfig+0x1c8>)
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	4618      	mov	r0, r3
 80069e4:	f7fc f95c 	bl	8002ca0 <HAL_InitTick>

  return HAL_OK;
 80069e8:	2300      	movs	r3, #0
}
 80069ea:	4618      	mov	r0, r3
 80069ec:	3710      	adds	r7, #16
 80069ee:	46bd      	mov	sp, r7
 80069f0:	bd80      	pop	{r7, pc}
 80069f2:	bf00      	nop
 80069f4:	40023c00 	.word	0x40023c00
 80069f8:	40023800 	.word	0x40023800
 80069fc:	0800d454 	.word	0x0800d454
 8006a00:	20000000 	.word	0x20000000
 8006a04:	20000004 	.word	0x20000004

08006a08 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006a08:	b480      	push	{r7}
 8006a0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006a0c:	4b03      	ldr	r3, [pc, #12]	; (8006a1c <HAL_RCC_GetHCLKFreq+0x14>)
 8006a0e:	681b      	ldr	r3, [r3, #0]
}
 8006a10:	4618      	mov	r0, r3
 8006a12:	46bd      	mov	sp, r7
 8006a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a18:	4770      	bx	lr
 8006a1a:	bf00      	nop
 8006a1c:	20000000 	.word	0x20000000

08006a20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006a24:	f7ff fff0 	bl	8006a08 <HAL_RCC_GetHCLKFreq>
 8006a28:	4602      	mov	r2, r0
 8006a2a:	4b05      	ldr	r3, [pc, #20]	; (8006a40 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006a2c:	689b      	ldr	r3, [r3, #8]
 8006a2e:	0a9b      	lsrs	r3, r3, #10
 8006a30:	f003 0307 	and.w	r3, r3, #7
 8006a34:	4903      	ldr	r1, [pc, #12]	; (8006a44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006a36:	5ccb      	ldrb	r3, [r1, r3]
 8006a38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	bd80      	pop	{r7, pc}
 8006a40:	40023800 	.word	0x40023800
 8006a44:	0800d464 	.word	0x0800d464

08006a48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006a4c:	f7ff ffdc 	bl	8006a08 <HAL_RCC_GetHCLKFreq>
 8006a50:	4602      	mov	r2, r0
 8006a52:	4b05      	ldr	r3, [pc, #20]	; (8006a68 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006a54:	689b      	ldr	r3, [r3, #8]
 8006a56:	0b5b      	lsrs	r3, r3, #13
 8006a58:	f003 0307 	and.w	r3, r3, #7
 8006a5c:	4903      	ldr	r1, [pc, #12]	; (8006a6c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006a5e:	5ccb      	ldrb	r3, [r1, r3]
 8006a60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006a64:	4618      	mov	r0, r3
 8006a66:	bd80      	pop	{r7, pc}
 8006a68:	40023800 	.word	0x40023800
 8006a6c:	0800d464 	.word	0x0800d464

08006a70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006a70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006a74:	b0ae      	sub	sp, #184	; 0xb8
 8006a76:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006a78:	2300      	movs	r3, #0
 8006a7a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8006a7e:	2300      	movs	r3, #0
 8006a80:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8006a84:	2300      	movs	r3, #0
 8006a86:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8006a90:	2300      	movs	r3, #0
 8006a92:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006a96:	4bcb      	ldr	r3, [pc, #812]	; (8006dc4 <HAL_RCC_GetSysClockFreq+0x354>)
 8006a98:	689b      	ldr	r3, [r3, #8]
 8006a9a:	f003 030c 	and.w	r3, r3, #12
 8006a9e:	2b0c      	cmp	r3, #12
 8006aa0:	f200 8206 	bhi.w	8006eb0 <HAL_RCC_GetSysClockFreq+0x440>
 8006aa4:	a201      	add	r2, pc, #4	; (adr r2, 8006aac <HAL_RCC_GetSysClockFreq+0x3c>)
 8006aa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006aaa:	bf00      	nop
 8006aac:	08006ae1 	.word	0x08006ae1
 8006ab0:	08006eb1 	.word	0x08006eb1
 8006ab4:	08006eb1 	.word	0x08006eb1
 8006ab8:	08006eb1 	.word	0x08006eb1
 8006abc:	08006ae9 	.word	0x08006ae9
 8006ac0:	08006eb1 	.word	0x08006eb1
 8006ac4:	08006eb1 	.word	0x08006eb1
 8006ac8:	08006eb1 	.word	0x08006eb1
 8006acc:	08006af1 	.word	0x08006af1
 8006ad0:	08006eb1 	.word	0x08006eb1
 8006ad4:	08006eb1 	.word	0x08006eb1
 8006ad8:	08006eb1 	.word	0x08006eb1
 8006adc:	08006ce1 	.word	0x08006ce1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006ae0:	4bb9      	ldr	r3, [pc, #740]	; (8006dc8 <HAL_RCC_GetSysClockFreq+0x358>)
 8006ae2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8006ae6:	e1e7      	b.n	8006eb8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006ae8:	4bb8      	ldr	r3, [pc, #736]	; (8006dcc <HAL_RCC_GetSysClockFreq+0x35c>)
 8006aea:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8006aee:	e1e3      	b.n	8006eb8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006af0:	4bb4      	ldr	r3, [pc, #720]	; (8006dc4 <HAL_RCC_GetSysClockFreq+0x354>)
 8006af2:	685b      	ldr	r3, [r3, #4]
 8006af4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006af8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006afc:	4bb1      	ldr	r3, [pc, #708]	; (8006dc4 <HAL_RCC_GetSysClockFreq+0x354>)
 8006afe:	685b      	ldr	r3, [r3, #4]
 8006b00:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d071      	beq.n	8006bec <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006b08:	4bae      	ldr	r3, [pc, #696]	; (8006dc4 <HAL_RCC_GetSysClockFreq+0x354>)
 8006b0a:	685b      	ldr	r3, [r3, #4]
 8006b0c:	099b      	lsrs	r3, r3, #6
 8006b0e:	2200      	movs	r2, #0
 8006b10:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006b14:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8006b18:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006b1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b20:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006b24:	2300      	movs	r3, #0
 8006b26:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006b2a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006b2e:	4622      	mov	r2, r4
 8006b30:	462b      	mov	r3, r5
 8006b32:	f04f 0000 	mov.w	r0, #0
 8006b36:	f04f 0100 	mov.w	r1, #0
 8006b3a:	0159      	lsls	r1, r3, #5
 8006b3c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006b40:	0150      	lsls	r0, r2, #5
 8006b42:	4602      	mov	r2, r0
 8006b44:	460b      	mov	r3, r1
 8006b46:	4621      	mov	r1, r4
 8006b48:	1a51      	subs	r1, r2, r1
 8006b4a:	6439      	str	r1, [r7, #64]	; 0x40
 8006b4c:	4629      	mov	r1, r5
 8006b4e:	eb63 0301 	sbc.w	r3, r3, r1
 8006b52:	647b      	str	r3, [r7, #68]	; 0x44
 8006b54:	f04f 0200 	mov.w	r2, #0
 8006b58:	f04f 0300 	mov.w	r3, #0
 8006b5c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8006b60:	4649      	mov	r1, r9
 8006b62:	018b      	lsls	r3, r1, #6
 8006b64:	4641      	mov	r1, r8
 8006b66:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006b6a:	4641      	mov	r1, r8
 8006b6c:	018a      	lsls	r2, r1, #6
 8006b6e:	4641      	mov	r1, r8
 8006b70:	1a51      	subs	r1, r2, r1
 8006b72:	63b9      	str	r1, [r7, #56]	; 0x38
 8006b74:	4649      	mov	r1, r9
 8006b76:	eb63 0301 	sbc.w	r3, r3, r1
 8006b7a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006b7c:	f04f 0200 	mov.w	r2, #0
 8006b80:	f04f 0300 	mov.w	r3, #0
 8006b84:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8006b88:	4649      	mov	r1, r9
 8006b8a:	00cb      	lsls	r3, r1, #3
 8006b8c:	4641      	mov	r1, r8
 8006b8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b92:	4641      	mov	r1, r8
 8006b94:	00ca      	lsls	r2, r1, #3
 8006b96:	4610      	mov	r0, r2
 8006b98:	4619      	mov	r1, r3
 8006b9a:	4603      	mov	r3, r0
 8006b9c:	4622      	mov	r2, r4
 8006b9e:	189b      	adds	r3, r3, r2
 8006ba0:	633b      	str	r3, [r7, #48]	; 0x30
 8006ba2:	462b      	mov	r3, r5
 8006ba4:	460a      	mov	r2, r1
 8006ba6:	eb42 0303 	adc.w	r3, r2, r3
 8006baa:	637b      	str	r3, [r7, #52]	; 0x34
 8006bac:	f04f 0200 	mov.w	r2, #0
 8006bb0:	f04f 0300 	mov.w	r3, #0
 8006bb4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8006bb8:	4629      	mov	r1, r5
 8006bba:	024b      	lsls	r3, r1, #9
 8006bbc:	4621      	mov	r1, r4
 8006bbe:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006bc2:	4621      	mov	r1, r4
 8006bc4:	024a      	lsls	r2, r1, #9
 8006bc6:	4610      	mov	r0, r2
 8006bc8:	4619      	mov	r1, r3
 8006bca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006bce:	2200      	movs	r2, #0
 8006bd0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006bd4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006bd8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8006bdc:	f7fa f884 	bl	8000ce8 <__aeabi_uldivmod>
 8006be0:	4602      	mov	r2, r0
 8006be2:	460b      	mov	r3, r1
 8006be4:	4613      	mov	r3, r2
 8006be6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006bea:	e067      	b.n	8006cbc <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006bec:	4b75      	ldr	r3, [pc, #468]	; (8006dc4 <HAL_RCC_GetSysClockFreq+0x354>)
 8006bee:	685b      	ldr	r3, [r3, #4]
 8006bf0:	099b      	lsrs	r3, r3, #6
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006bf8:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8006bfc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006c00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c04:	67bb      	str	r3, [r7, #120]	; 0x78
 8006c06:	2300      	movs	r3, #0
 8006c08:	67fb      	str	r3, [r7, #124]	; 0x7c
 8006c0a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8006c0e:	4622      	mov	r2, r4
 8006c10:	462b      	mov	r3, r5
 8006c12:	f04f 0000 	mov.w	r0, #0
 8006c16:	f04f 0100 	mov.w	r1, #0
 8006c1a:	0159      	lsls	r1, r3, #5
 8006c1c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006c20:	0150      	lsls	r0, r2, #5
 8006c22:	4602      	mov	r2, r0
 8006c24:	460b      	mov	r3, r1
 8006c26:	4621      	mov	r1, r4
 8006c28:	1a51      	subs	r1, r2, r1
 8006c2a:	62b9      	str	r1, [r7, #40]	; 0x28
 8006c2c:	4629      	mov	r1, r5
 8006c2e:	eb63 0301 	sbc.w	r3, r3, r1
 8006c32:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006c34:	f04f 0200 	mov.w	r2, #0
 8006c38:	f04f 0300 	mov.w	r3, #0
 8006c3c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8006c40:	4649      	mov	r1, r9
 8006c42:	018b      	lsls	r3, r1, #6
 8006c44:	4641      	mov	r1, r8
 8006c46:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006c4a:	4641      	mov	r1, r8
 8006c4c:	018a      	lsls	r2, r1, #6
 8006c4e:	4641      	mov	r1, r8
 8006c50:	ebb2 0a01 	subs.w	sl, r2, r1
 8006c54:	4649      	mov	r1, r9
 8006c56:	eb63 0b01 	sbc.w	fp, r3, r1
 8006c5a:	f04f 0200 	mov.w	r2, #0
 8006c5e:	f04f 0300 	mov.w	r3, #0
 8006c62:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006c66:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006c6a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006c6e:	4692      	mov	sl, r2
 8006c70:	469b      	mov	fp, r3
 8006c72:	4623      	mov	r3, r4
 8006c74:	eb1a 0303 	adds.w	r3, sl, r3
 8006c78:	623b      	str	r3, [r7, #32]
 8006c7a:	462b      	mov	r3, r5
 8006c7c:	eb4b 0303 	adc.w	r3, fp, r3
 8006c80:	627b      	str	r3, [r7, #36]	; 0x24
 8006c82:	f04f 0200 	mov.w	r2, #0
 8006c86:	f04f 0300 	mov.w	r3, #0
 8006c8a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8006c8e:	4629      	mov	r1, r5
 8006c90:	028b      	lsls	r3, r1, #10
 8006c92:	4621      	mov	r1, r4
 8006c94:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006c98:	4621      	mov	r1, r4
 8006c9a:	028a      	lsls	r2, r1, #10
 8006c9c:	4610      	mov	r0, r2
 8006c9e:	4619      	mov	r1, r3
 8006ca0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	673b      	str	r3, [r7, #112]	; 0x70
 8006ca8:	677a      	str	r2, [r7, #116]	; 0x74
 8006caa:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8006cae:	f7fa f81b 	bl	8000ce8 <__aeabi_uldivmod>
 8006cb2:	4602      	mov	r2, r0
 8006cb4:	460b      	mov	r3, r1
 8006cb6:	4613      	mov	r3, r2
 8006cb8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006cbc:	4b41      	ldr	r3, [pc, #260]	; (8006dc4 <HAL_RCC_GetSysClockFreq+0x354>)
 8006cbe:	685b      	ldr	r3, [r3, #4]
 8006cc0:	0c1b      	lsrs	r3, r3, #16
 8006cc2:	f003 0303 	and.w	r3, r3, #3
 8006cc6:	3301      	adds	r3, #1
 8006cc8:	005b      	lsls	r3, r3, #1
 8006cca:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8006cce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006cd2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006cd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cda:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8006cde:	e0eb      	b.n	8006eb8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006ce0:	4b38      	ldr	r3, [pc, #224]	; (8006dc4 <HAL_RCC_GetSysClockFreq+0x354>)
 8006ce2:	685b      	ldr	r3, [r3, #4]
 8006ce4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006ce8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006cec:	4b35      	ldr	r3, [pc, #212]	; (8006dc4 <HAL_RCC_GetSysClockFreq+0x354>)
 8006cee:	685b      	ldr	r3, [r3, #4]
 8006cf0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d06b      	beq.n	8006dd0 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006cf8:	4b32      	ldr	r3, [pc, #200]	; (8006dc4 <HAL_RCC_GetSysClockFreq+0x354>)
 8006cfa:	685b      	ldr	r3, [r3, #4]
 8006cfc:	099b      	lsrs	r3, r3, #6
 8006cfe:	2200      	movs	r2, #0
 8006d00:	66bb      	str	r3, [r7, #104]	; 0x68
 8006d02:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006d04:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006d06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d0a:	663b      	str	r3, [r7, #96]	; 0x60
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	667b      	str	r3, [r7, #100]	; 0x64
 8006d10:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8006d14:	4622      	mov	r2, r4
 8006d16:	462b      	mov	r3, r5
 8006d18:	f04f 0000 	mov.w	r0, #0
 8006d1c:	f04f 0100 	mov.w	r1, #0
 8006d20:	0159      	lsls	r1, r3, #5
 8006d22:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006d26:	0150      	lsls	r0, r2, #5
 8006d28:	4602      	mov	r2, r0
 8006d2a:	460b      	mov	r3, r1
 8006d2c:	4621      	mov	r1, r4
 8006d2e:	1a51      	subs	r1, r2, r1
 8006d30:	61b9      	str	r1, [r7, #24]
 8006d32:	4629      	mov	r1, r5
 8006d34:	eb63 0301 	sbc.w	r3, r3, r1
 8006d38:	61fb      	str	r3, [r7, #28]
 8006d3a:	f04f 0200 	mov.w	r2, #0
 8006d3e:	f04f 0300 	mov.w	r3, #0
 8006d42:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8006d46:	4659      	mov	r1, fp
 8006d48:	018b      	lsls	r3, r1, #6
 8006d4a:	4651      	mov	r1, sl
 8006d4c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006d50:	4651      	mov	r1, sl
 8006d52:	018a      	lsls	r2, r1, #6
 8006d54:	4651      	mov	r1, sl
 8006d56:	ebb2 0801 	subs.w	r8, r2, r1
 8006d5a:	4659      	mov	r1, fp
 8006d5c:	eb63 0901 	sbc.w	r9, r3, r1
 8006d60:	f04f 0200 	mov.w	r2, #0
 8006d64:	f04f 0300 	mov.w	r3, #0
 8006d68:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006d6c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006d70:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006d74:	4690      	mov	r8, r2
 8006d76:	4699      	mov	r9, r3
 8006d78:	4623      	mov	r3, r4
 8006d7a:	eb18 0303 	adds.w	r3, r8, r3
 8006d7e:	613b      	str	r3, [r7, #16]
 8006d80:	462b      	mov	r3, r5
 8006d82:	eb49 0303 	adc.w	r3, r9, r3
 8006d86:	617b      	str	r3, [r7, #20]
 8006d88:	f04f 0200 	mov.w	r2, #0
 8006d8c:	f04f 0300 	mov.w	r3, #0
 8006d90:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8006d94:	4629      	mov	r1, r5
 8006d96:	024b      	lsls	r3, r1, #9
 8006d98:	4621      	mov	r1, r4
 8006d9a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006d9e:	4621      	mov	r1, r4
 8006da0:	024a      	lsls	r2, r1, #9
 8006da2:	4610      	mov	r0, r2
 8006da4:	4619      	mov	r1, r3
 8006da6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006daa:	2200      	movs	r2, #0
 8006dac:	65bb      	str	r3, [r7, #88]	; 0x58
 8006dae:	65fa      	str	r2, [r7, #92]	; 0x5c
 8006db0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006db4:	f7f9 ff98 	bl	8000ce8 <__aeabi_uldivmod>
 8006db8:	4602      	mov	r2, r0
 8006dba:	460b      	mov	r3, r1
 8006dbc:	4613      	mov	r3, r2
 8006dbe:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006dc2:	e065      	b.n	8006e90 <HAL_RCC_GetSysClockFreq+0x420>
 8006dc4:	40023800 	.word	0x40023800
 8006dc8:	00f42400 	.word	0x00f42400
 8006dcc:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006dd0:	4b3d      	ldr	r3, [pc, #244]	; (8006ec8 <HAL_RCC_GetSysClockFreq+0x458>)
 8006dd2:	685b      	ldr	r3, [r3, #4]
 8006dd4:	099b      	lsrs	r3, r3, #6
 8006dd6:	2200      	movs	r2, #0
 8006dd8:	4618      	mov	r0, r3
 8006dda:	4611      	mov	r1, r2
 8006ddc:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006de0:	653b      	str	r3, [r7, #80]	; 0x50
 8006de2:	2300      	movs	r3, #0
 8006de4:	657b      	str	r3, [r7, #84]	; 0x54
 8006de6:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8006dea:	4642      	mov	r2, r8
 8006dec:	464b      	mov	r3, r9
 8006dee:	f04f 0000 	mov.w	r0, #0
 8006df2:	f04f 0100 	mov.w	r1, #0
 8006df6:	0159      	lsls	r1, r3, #5
 8006df8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006dfc:	0150      	lsls	r0, r2, #5
 8006dfe:	4602      	mov	r2, r0
 8006e00:	460b      	mov	r3, r1
 8006e02:	4641      	mov	r1, r8
 8006e04:	1a51      	subs	r1, r2, r1
 8006e06:	60b9      	str	r1, [r7, #8]
 8006e08:	4649      	mov	r1, r9
 8006e0a:	eb63 0301 	sbc.w	r3, r3, r1
 8006e0e:	60fb      	str	r3, [r7, #12]
 8006e10:	f04f 0200 	mov.w	r2, #0
 8006e14:	f04f 0300 	mov.w	r3, #0
 8006e18:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8006e1c:	4659      	mov	r1, fp
 8006e1e:	018b      	lsls	r3, r1, #6
 8006e20:	4651      	mov	r1, sl
 8006e22:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006e26:	4651      	mov	r1, sl
 8006e28:	018a      	lsls	r2, r1, #6
 8006e2a:	4651      	mov	r1, sl
 8006e2c:	1a54      	subs	r4, r2, r1
 8006e2e:	4659      	mov	r1, fp
 8006e30:	eb63 0501 	sbc.w	r5, r3, r1
 8006e34:	f04f 0200 	mov.w	r2, #0
 8006e38:	f04f 0300 	mov.w	r3, #0
 8006e3c:	00eb      	lsls	r3, r5, #3
 8006e3e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006e42:	00e2      	lsls	r2, r4, #3
 8006e44:	4614      	mov	r4, r2
 8006e46:	461d      	mov	r5, r3
 8006e48:	4643      	mov	r3, r8
 8006e4a:	18e3      	adds	r3, r4, r3
 8006e4c:	603b      	str	r3, [r7, #0]
 8006e4e:	464b      	mov	r3, r9
 8006e50:	eb45 0303 	adc.w	r3, r5, r3
 8006e54:	607b      	str	r3, [r7, #4]
 8006e56:	f04f 0200 	mov.w	r2, #0
 8006e5a:	f04f 0300 	mov.w	r3, #0
 8006e5e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006e62:	4629      	mov	r1, r5
 8006e64:	028b      	lsls	r3, r1, #10
 8006e66:	4621      	mov	r1, r4
 8006e68:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006e6c:	4621      	mov	r1, r4
 8006e6e:	028a      	lsls	r2, r1, #10
 8006e70:	4610      	mov	r0, r2
 8006e72:	4619      	mov	r1, r3
 8006e74:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006e78:	2200      	movs	r2, #0
 8006e7a:	64bb      	str	r3, [r7, #72]	; 0x48
 8006e7c:	64fa      	str	r2, [r7, #76]	; 0x4c
 8006e7e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006e82:	f7f9 ff31 	bl	8000ce8 <__aeabi_uldivmod>
 8006e86:	4602      	mov	r2, r0
 8006e88:	460b      	mov	r3, r1
 8006e8a:	4613      	mov	r3, r2
 8006e8c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8006e90:	4b0d      	ldr	r3, [pc, #52]	; (8006ec8 <HAL_RCC_GetSysClockFreq+0x458>)
 8006e92:	685b      	ldr	r3, [r3, #4]
 8006e94:	0f1b      	lsrs	r3, r3, #28
 8006e96:	f003 0307 	and.w	r3, r3, #7
 8006e9a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8006e9e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006ea2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006ea6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006eaa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8006eae:	e003      	b.n	8006eb8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006eb0:	4b06      	ldr	r3, [pc, #24]	; (8006ecc <HAL_RCC_GetSysClockFreq+0x45c>)
 8006eb2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8006eb6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006eb8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	37b8      	adds	r7, #184	; 0xb8
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006ec6:	bf00      	nop
 8006ec8:	40023800 	.word	0x40023800
 8006ecc:	00f42400 	.word	0x00f42400

08006ed0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006ed0:	b580      	push	{r7, lr}
 8006ed2:	b086      	sub	sp, #24
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d101      	bne.n	8006ee2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006ede:	2301      	movs	r3, #1
 8006ee0:	e28d      	b.n	80073fe <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f003 0301 	and.w	r3, r3, #1
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	f000 8083 	beq.w	8006ff6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006ef0:	4b94      	ldr	r3, [pc, #592]	; (8007144 <HAL_RCC_OscConfig+0x274>)
 8006ef2:	689b      	ldr	r3, [r3, #8]
 8006ef4:	f003 030c 	and.w	r3, r3, #12
 8006ef8:	2b04      	cmp	r3, #4
 8006efa:	d019      	beq.n	8006f30 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006efc:	4b91      	ldr	r3, [pc, #580]	; (8007144 <HAL_RCC_OscConfig+0x274>)
 8006efe:	689b      	ldr	r3, [r3, #8]
 8006f00:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006f04:	2b08      	cmp	r3, #8
 8006f06:	d106      	bne.n	8006f16 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006f08:	4b8e      	ldr	r3, [pc, #568]	; (8007144 <HAL_RCC_OscConfig+0x274>)
 8006f0a:	685b      	ldr	r3, [r3, #4]
 8006f0c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006f10:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006f14:	d00c      	beq.n	8006f30 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006f16:	4b8b      	ldr	r3, [pc, #556]	; (8007144 <HAL_RCC_OscConfig+0x274>)
 8006f18:	689b      	ldr	r3, [r3, #8]
 8006f1a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006f1e:	2b0c      	cmp	r3, #12
 8006f20:	d112      	bne.n	8006f48 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006f22:	4b88      	ldr	r3, [pc, #544]	; (8007144 <HAL_RCC_OscConfig+0x274>)
 8006f24:	685b      	ldr	r3, [r3, #4]
 8006f26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006f2a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006f2e:	d10b      	bne.n	8006f48 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006f30:	4b84      	ldr	r3, [pc, #528]	; (8007144 <HAL_RCC_OscConfig+0x274>)
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d05b      	beq.n	8006ff4 <HAL_RCC_OscConfig+0x124>
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	685b      	ldr	r3, [r3, #4]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d157      	bne.n	8006ff4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8006f44:	2301      	movs	r3, #1
 8006f46:	e25a      	b.n	80073fe <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	685b      	ldr	r3, [r3, #4]
 8006f4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f50:	d106      	bne.n	8006f60 <HAL_RCC_OscConfig+0x90>
 8006f52:	4b7c      	ldr	r3, [pc, #496]	; (8007144 <HAL_RCC_OscConfig+0x274>)
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	4a7b      	ldr	r2, [pc, #492]	; (8007144 <HAL_RCC_OscConfig+0x274>)
 8006f58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006f5c:	6013      	str	r3, [r2, #0]
 8006f5e:	e01d      	b.n	8006f9c <HAL_RCC_OscConfig+0xcc>
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	685b      	ldr	r3, [r3, #4]
 8006f64:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006f68:	d10c      	bne.n	8006f84 <HAL_RCC_OscConfig+0xb4>
 8006f6a:	4b76      	ldr	r3, [pc, #472]	; (8007144 <HAL_RCC_OscConfig+0x274>)
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	4a75      	ldr	r2, [pc, #468]	; (8007144 <HAL_RCC_OscConfig+0x274>)
 8006f70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006f74:	6013      	str	r3, [r2, #0]
 8006f76:	4b73      	ldr	r3, [pc, #460]	; (8007144 <HAL_RCC_OscConfig+0x274>)
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	4a72      	ldr	r2, [pc, #456]	; (8007144 <HAL_RCC_OscConfig+0x274>)
 8006f7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006f80:	6013      	str	r3, [r2, #0]
 8006f82:	e00b      	b.n	8006f9c <HAL_RCC_OscConfig+0xcc>
 8006f84:	4b6f      	ldr	r3, [pc, #444]	; (8007144 <HAL_RCC_OscConfig+0x274>)
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	4a6e      	ldr	r2, [pc, #440]	; (8007144 <HAL_RCC_OscConfig+0x274>)
 8006f8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006f8e:	6013      	str	r3, [r2, #0]
 8006f90:	4b6c      	ldr	r3, [pc, #432]	; (8007144 <HAL_RCC_OscConfig+0x274>)
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	4a6b      	ldr	r2, [pc, #428]	; (8007144 <HAL_RCC_OscConfig+0x274>)
 8006f96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006f9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	685b      	ldr	r3, [r3, #4]
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d013      	beq.n	8006fcc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fa4:	f7fb fec0 	bl	8002d28 <HAL_GetTick>
 8006fa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006faa:	e008      	b.n	8006fbe <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006fac:	f7fb febc 	bl	8002d28 <HAL_GetTick>
 8006fb0:	4602      	mov	r2, r0
 8006fb2:	693b      	ldr	r3, [r7, #16]
 8006fb4:	1ad3      	subs	r3, r2, r3
 8006fb6:	2b64      	cmp	r3, #100	; 0x64
 8006fb8:	d901      	bls.n	8006fbe <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8006fba:	2303      	movs	r3, #3
 8006fbc:	e21f      	b.n	80073fe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006fbe:	4b61      	ldr	r3, [pc, #388]	; (8007144 <HAL_RCC_OscConfig+0x274>)
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d0f0      	beq.n	8006fac <HAL_RCC_OscConfig+0xdc>
 8006fca:	e014      	b.n	8006ff6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fcc:	f7fb feac 	bl	8002d28 <HAL_GetTick>
 8006fd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006fd2:	e008      	b.n	8006fe6 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006fd4:	f7fb fea8 	bl	8002d28 <HAL_GetTick>
 8006fd8:	4602      	mov	r2, r0
 8006fda:	693b      	ldr	r3, [r7, #16]
 8006fdc:	1ad3      	subs	r3, r2, r3
 8006fde:	2b64      	cmp	r3, #100	; 0x64
 8006fe0:	d901      	bls.n	8006fe6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8006fe2:	2303      	movs	r3, #3
 8006fe4:	e20b      	b.n	80073fe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006fe6:	4b57      	ldr	r3, [pc, #348]	; (8007144 <HAL_RCC_OscConfig+0x274>)
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d1f0      	bne.n	8006fd4 <HAL_RCC_OscConfig+0x104>
 8006ff2:	e000      	b.n	8006ff6 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006ff4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f003 0302 	and.w	r3, r3, #2
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d06f      	beq.n	80070e2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8007002:	4b50      	ldr	r3, [pc, #320]	; (8007144 <HAL_RCC_OscConfig+0x274>)
 8007004:	689b      	ldr	r3, [r3, #8]
 8007006:	f003 030c 	and.w	r3, r3, #12
 800700a:	2b00      	cmp	r3, #0
 800700c:	d017      	beq.n	800703e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800700e:	4b4d      	ldr	r3, [pc, #308]	; (8007144 <HAL_RCC_OscConfig+0x274>)
 8007010:	689b      	ldr	r3, [r3, #8]
 8007012:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8007016:	2b08      	cmp	r3, #8
 8007018:	d105      	bne.n	8007026 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800701a:	4b4a      	ldr	r3, [pc, #296]	; (8007144 <HAL_RCC_OscConfig+0x274>)
 800701c:	685b      	ldr	r3, [r3, #4]
 800701e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007022:	2b00      	cmp	r3, #0
 8007024:	d00b      	beq.n	800703e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007026:	4b47      	ldr	r3, [pc, #284]	; (8007144 <HAL_RCC_OscConfig+0x274>)
 8007028:	689b      	ldr	r3, [r3, #8]
 800702a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800702e:	2b0c      	cmp	r3, #12
 8007030:	d11c      	bne.n	800706c <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007032:	4b44      	ldr	r3, [pc, #272]	; (8007144 <HAL_RCC_OscConfig+0x274>)
 8007034:	685b      	ldr	r3, [r3, #4]
 8007036:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800703a:	2b00      	cmp	r3, #0
 800703c:	d116      	bne.n	800706c <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800703e:	4b41      	ldr	r3, [pc, #260]	; (8007144 <HAL_RCC_OscConfig+0x274>)
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f003 0302 	and.w	r3, r3, #2
 8007046:	2b00      	cmp	r3, #0
 8007048:	d005      	beq.n	8007056 <HAL_RCC_OscConfig+0x186>
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	68db      	ldr	r3, [r3, #12]
 800704e:	2b01      	cmp	r3, #1
 8007050:	d001      	beq.n	8007056 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8007052:	2301      	movs	r3, #1
 8007054:	e1d3      	b.n	80073fe <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007056:	4b3b      	ldr	r3, [pc, #236]	; (8007144 <HAL_RCC_OscConfig+0x274>)
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	691b      	ldr	r3, [r3, #16]
 8007062:	00db      	lsls	r3, r3, #3
 8007064:	4937      	ldr	r1, [pc, #220]	; (8007144 <HAL_RCC_OscConfig+0x274>)
 8007066:	4313      	orrs	r3, r2
 8007068:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800706a:	e03a      	b.n	80070e2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	68db      	ldr	r3, [r3, #12]
 8007070:	2b00      	cmp	r3, #0
 8007072:	d020      	beq.n	80070b6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007074:	4b34      	ldr	r3, [pc, #208]	; (8007148 <HAL_RCC_OscConfig+0x278>)
 8007076:	2201      	movs	r2, #1
 8007078:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800707a:	f7fb fe55 	bl	8002d28 <HAL_GetTick>
 800707e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007080:	e008      	b.n	8007094 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007082:	f7fb fe51 	bl	8002d28 <HAL_GetTick>
 8007086:	4602      	mov	r2, r0
 8007088:	693b      	ldr	r3, [r7, #16]
 800708a:	1ad3      	subs	r3, r2, r3
 800708c:	2b02      	cmp	r3, #2
 800708e:	d901      	bls.n	8007094 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8007090:	2303      	movs	r3, #3
 8007092:	e1b4      	b.n	80073fe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007094:	4b2b      	ldr	r3, [pc, #172]	; (8007144 <HAL_RCC_OscConfig+0x274>)
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f003 0302 	and.w	r3, r3, #2
 800709c:	2b00      	cmp	r3, #0
 800709e:	d0f0      	beq.n	8007082 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80070a0:	4b28      	ldr	r3, [pc, #160]	; (8007144 <HAL_RCC_OscConfig+0x274>)
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	691b      	ldr	r3, [r3, #16]
 80070ac:	00db      	lsls	r3, r3, #3
 80070ae:	4925      	ldr	r1, [pc, #148]	; (8007144 <HAL_RCC_OscConfig+0x274>)
 80070b0:	4313      	orrs	r3, r2
 80070b2:	600b      	str	r3, [r1, #0]
 80070b4:	e015      	b.n	80070e2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80070b6:	4b24      	ldr	r3, [pc, #144]	; (8007148 <HAL_RCC_OscConfig+0x278>)
 80070b8:	2200      	movs	r2, #0
 80070ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070bc:	f7fb fe34 	bl	8002d28 <HAL_GetTick>
 80070c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80070c2:	e008      	b.n	80070d6 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80070c4:	f7fb fe30 	bl	8002d28 <HAL_GetTick>
 80070c8:	4602      	mov	r2, r0
 80070ca:	693b      	ldr	r3, [r7, #16]
 80070cc:	1ad3      	subs	r3, r2, r3
 80070ce:	2b02      	cmp	r3, #2
 80070d0:	d901      	bls.n	80070d6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80070d2:	2303      	movs	r3, #3
 80070d4:	e193      	b.n	80073fe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80070d6:	4b1b      	ldr	r3, [pc, #108]	; (8007144 <HAL_RCC_OscConfig+0x274>)
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	f003 0302 	and.w	r3, r3, #2
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d1f0      	bne.n	80070c4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f003 0308 	and.w	r3, r3, #8
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d036      	beq.n	800715c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	695b      	ldr	r3, [r3, #20]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d016      	beq.n	8007124 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80070f6:	4b15      	ldr	r3, [pc, #84]	; (800714c <HAL_RCC_OscConfig+0x27c>)
 80070f8:	2201      	movs	r2, #1
 80070fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80070fc:	f7fb fe14 	bl	8002d28 <HAL_GetTick>
 8007100:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007102:	e008      	b.n	8007116 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007104:	f7fb fe10 	bl	8002d28 <HAL_GetTick>
 8007108:	4602      	mov	r2, r0
 800710a:	693b      	ldr	r3, [r7, #16]
 800710c:	1ad3      	subs	r3, r2, r3
 800710e:	2b02      	cmp	r3, #2
 8007110:	d901      	bls.n	8007116 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8007112:	2303      	movs	r3, #3
 8007114:	e173      	b.n	80073fe <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007116:	4b0b      	ldr	r3, [pc, #44]	; (8007144 <HAL_RCC_OscConfig+0x274>)
 8007118:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800711a:	f003 0302 	and.w	r3, r3, #2
 800711e:	2b00      	cmp	r3, #0
 8007120:	d0f0      	beq.n	8007104 <HAL_RCC_OscConfig+0x234>
 8007122:	e01b      	b.n	800715c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007124:	4b09      	ldr	r3, [pc, #36]	; (800714c <HAL_RCC_OscConfig+0x27c>)
 8007126:	2200      	movs	r2, #0
 8007128:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800712a:	f7fb fdfd 	bl	8002d28 <HAL_GetTick>
 800712e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007130:	e00e      	b.n	8007150 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007132:	f7fb fdf9 	bl	8002d28 <HAL_GetTick>
 8007136:	4602      	mov	r2, r0
 8007138:	693b      	ldr	r3, [r7, #16]
 800713a:	1ad3      	subs	r3, r2, r3
 800713c:	2b02      	cmp	r3, #2
 800713e:	d907      	bls.n	8007150 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8007140:	2303      	movs	r3, #3
 8007142:	e15c      	b.n	80073fe <HAL_RCC_OscConfig+0x52e>
 8007144:	40023800 	.word	0x40023800
 8007148:	42470000 	.word	0x42470000
 800714c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007150:	4b8a      	ldr	r3, [pc, #552]	; (800737c <HAL_RCC_OscConfig+0x4ac>)
 8007152:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007154:	f003 0302 	and.w	r3, r3, #2
 8007158:	2b00      	cmp	r3, #0
 800715a:	d1ea      	bne.n	8007132 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f003 0304 	and.w	r3, r3, #4
 8007164:	2b00      	cmp	r3, #0
 8007166:	f000 8097 	beq.w	8007298 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800716a:	2300      	movs	r3, #0
 800716c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800716e:	4b83      	ldr	r3, [pc, #524]	; (800737c <HAL_RCC_OscConfig+0x4ac>)
 8007170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007172:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007176:	2b00      	cmp	r3, #0
 8007178:	d10f      	bne.n	800719a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800717a:	2300      	movs	r3, #0
 800717c:	60bb      	str	r3, [r7, #8]
 800717e:	4b7f      	ldr	r3, [pc, #508]	; (800737c <HAL_RCC_OscConfig+0x4ac>)
 8007180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007182:	4a7e      	ldr	r2, [pc, #504]	; (800737c <HAL_RCC_OscConfig+0x4ac>)
 8007184:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007188:	6413      	str	r3, [r2, #64]	; 0x40
 800718a:	4b7c      	ldr	r3, [pc, #496]	; (800737c <HAL_RCC_OscConfig+0x4ac>)
 800718c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800718e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007192:	60bb      	str	r3, [r7, #8]
 8007194:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007196:	2301      	movs	r3, #1
 8007198:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800719a:	4b79      	ldr	r3, [pc, #484]	; (8007380 <HAL_RCC_OscConfig+0x4b0>)
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d118      	bne.n	80071d8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80071a6:	4b76      	ldr	r3, [pc, #472]	; (8007380 <HAL_RCC_OscConfig+0x4b0>)
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	4a75      	ldr	r2, [pc, #468]	; (8007380 <HAL_RCC_OscConfig+0x4b0>)
 80071ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80071b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80071b2:	f7fb fdb9 	bl	8002d28 <HAL_GetTick>
 80071b6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80071b8:	e008      	b.n	80071cc <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80071ba:	f7fb fdb5 	bl	8002d28 <HAL_GetTick>
 80071be:	4602      	mov	r2, r0
 80071c0:	693b      	ldr	r3, [r7, #16]
 80071c2:	1ad3      	subs	r3, r2, r3
 80071c4:	2b02      	cmp	r3, #2
 80071c6:	d901      	bls.n	80071cc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80071c8:	2303      	movs	r3, #3
 80071ca:	e118      	b.n	80073fe <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80071cc:	4b6c      	ldr	r3, [pc, #432]	; (8007380 <HAL_RCC_OscConfig+0x4b0>)
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d0f0      	beq.n	80071ba <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	689b      	ldr	r3, [r3, #8]
 80071dc:	2b01      	cmp	r3, #1
 80071de:	d106      	bne.n	80071ee <HAL_RCC_OscConfig+0x31e>
 80071e0:	4b66      	ldr	r3, [pc, #408]	; (800737c <HAL_RCC_OscConfig+0x4ac>)
 80071e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80071e4:	4a65      	ldr	r2, [pc, #404]	; (800737c <HAL_RCC_OscConfig+0x4ac>)
 80071e6:	f043 0301 	orr.w	r3, r3, #1
 80071ea:	6713      	str	r3, [r2, #112]	; 0x70
 80071ec:	e01c      	b.n	8007228 <HAL_RCC_OscConfig+0x358>
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	689b      	ldr	r3, [r3, #8]
 80071f2:	2b05      	cmp	r3, #5
 80071f4:	d10c      	bne.n	8007210 <HAL_RCC_OscConfig+0x340>
 80071f6:	4b61      	ldr	r3, [pc, #388]	; (800737c <HAL_RCC_OscConfig+0x4ac>)
 80071f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80071fa:	4a60      	ldr	r2, [pc, #384]	; (800737c <HAL_RCC_OscConfig+0x4ac>)
 80071fc:	f043 0304 	orr.w	r3, r3, #4
 8007200:	6713      	str	r3, [r2, #112]	; 0x70
 8007202:	4b5e      	ldr	r3, [pc, #376]	; (800737c <HAL_RCC_OscConfig+0x4ac>)
 8007204:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007206:	4a5d      	ldr	r2, [pc, #372]	; (800737c <HAL_RCC_OscConfig+0x4ac>)
 8007208:	f043 0301 	orr.w	r3, r3, #1
 800720c:	6713      	str	r3, [r2, #112]	; 0x70
 800720e:	e00b      	b.n	8007228 <HAL_RCC_OscConfig+0x358>
 8007210:	4b5a      	ldr	r3, [pc, #360]	; (800737c <HAL_RCC_OscConfig+0x4ac>)
 8007212:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007214:	4a59      	ldr	r2, [pc, #356]	; (800737c <HAL_RCC_OscConfig+0x4ac>)
 8007216:	f023 0301 	bic.w	r3, r3, #1
 800721a:	6713      	str	r3, [r2, #112]	; 0x70
 800721c:	4b57      	ldr	r3, [pc, #348]	; (800737c <HAL_RCC_OscConfig+0x4ac>)
 800721e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007220:	4a56      	ldr	r2, [pc, #344]	; (800737c <HAL_RCC_OscConfig+0x4ac>)
 8007222:	f023 0304 	bic.w	r3, r3, #4
 8007226:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	689b      	ldr	r3, [r3, #8]
 800722c:	2b00      	cmp	r3, #0
 800722e:	d015      	beq.n	800725c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007230:	f7fb fd7a 	bl	8002d28 <HAL_GetTick>
 8007234:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007236:	e00a      	b.n	800724e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007238:	f7fb fd76 	bl	8002d28 <HAL_GetTick>
 800723c:	4602      	mov	r2, r0
 800723e:	693b      	ldr	r3, [r7, #16]
 8007240:	1ad3      	subs	r3, r2, r3
 8007242:	f241 3288 	movw	r2, #5000	; 0x1388
 8007246:	4293      	cmp	r3, r2
 8007248:	d901      	bls.n	800724e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800724a:	2303      	movs	r3, #3
 800724c:	e0d7      	b.n	80073fe <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800724e:	4b4b      	ldr	r3, [pc, #300]	; (800737c <HAL_RCC_OscConfig+0x4ac>)
 8007250:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007252:	f003 0302 	and.w	r3, r3, #2
 8007256:	2b00      	cmp	r3, #0
 8007258:	d0ee      	beq.n	8007238 <HAL_RCC_OscConfig+0x368>
 800725a:	e014      	b.n	8007286 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800725c:	f7fb fd64 	bl	8002d28 <HAL_GetTick>
 8007260:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007262:	e00a      	b.n	800727a <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007264:	f7fb fd60 	bl	8002d28 <HAL_GetTick>
 8007268:	4602      	mov	r2, r0
 800726a:	693b      	ldr	r3, [r7, #16]
 800726c:	1ad3      	subs	r3, r2, r3
 800726e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007272:	4293      	cmp	r3, r2
 8007274:	d901      	bls.n	800727a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8007276:	2303      	movs	r3, #3
 8007278:	e0c1      	b.n	80073fe <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800727a:	4b40      	ldr	r3, [pc, #256]	; (800737c <HAL_RCC_OscConfig+0x4ac>)
 800727c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800727e:	f003 0302 	and.w	r3, r3, #2
 8007282:	2b00      	cmp	r3, #0
 8007284:	d1ee      	bne.n	8007264 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007286:	7dfb      	ldrb	r3, [r7, #23]
 8007288:	2b01      	cmp	r3, #1
 800728a:	d105      	bne.n	8007298 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800728c:	4b3b      	ldr	r3, [pc, #236]	; (800737c <HAL_RCC_OscConfig+0x4ac>)
 800728e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007290:	4a3a      	ldr	r2, [pc, #232]	; (800737c <HAL_RCC_OscConfig+0x4ac>)
 8007292:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007296:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	699b      	ldr	r3, [r3, #24]
 800729c:	2b00      	cmp	r3, #0
 800729e:	f000 80ad 	beq.w	80073fc <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80072a2:	4b36      	ldr	r3, [pc, #216]	; (800737c <HAL_RCC_OscConfig+0x4ac>)
 80072a4:	689b      	ldr	r3, [r3, #8]
 80072a6:	f003 030c 	and.w	r3, r3, #12
 80072aa:	2b08      	cmp	r3, #8
 80072ac:	d060      	beq.n	8007370 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	699b      	ldr	r3, [r3, #24]
 80072b2:	2b02      	cmp	r3, #2
 80072b4:	d145      	bne.n	8007342 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80072b6:	4b33      	ldr	r3, [pc, #204]	; (8007384 <HAL_RCC_OscConfig+0x4b4>)
 80072b8:	2200      	movs	r2, #0
 80072ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072bc:	f7fb fd34 	bl	8002d28 <HAL_GetTick>
 80072c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80072c2:	e008      	b.n	80072d6 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80072c4:	f7fb fd30 	bl	8002d28 <HAL_GetTick>
 80072c8:	4602      	mov	r2, r0
 80072ca:	693b      	ldr	r3, [r7, #16]
 80072cc:	1ad3      	subs	r3, r2, r3
 80072ce:	2b02      	cmp	r3, #2
 80072d0:	d901      	bls.n	80072d6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80072d2:	2303      	movs	r3, #3
 80072d4:	e093      	b.n	80073fe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80072d6:	4b29      	ldr	r3, [pc, #164]	; (800737c <HAL_RCC_OscConfig+0x4ac>)
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d1f0      	bne.n	80072c4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	69da      	ldr	r2, [r3, #28]
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	6a1b      	ldr	r3, [r3, #32]
 80072ea:	431a      	orrs	r2, r3
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072f0:	019b      	lsls	r3, r3, #6
 80072f2:	431a      	orrs	r2, r3
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072f8:	085b      	lsrs	r3, r3, #1
 80072fa:	3b01      	subs	r3, #1
 80072fc:	041b      	lsls	r3, r3, #16
 80072fe:	431a      	orrs	r2, r3
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007304:	061b      	lsls	r3, r3, #24
 8007306:	431a      	orrs	r2, r3
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800730c:	071b      	lsls	r3, r3, #28
 800730e:	491b      	ldr	r1, [pc, #108]	; (800737c <HAL_RCC_OscConfig+0x4ac>)
 8007310:	4313      	orrs	r3, r2
 8007312:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007314:	4b1b      	ldr	r3, [pc, #108]	; (8007384 <HAL_RCC_OscConfig+0x4b4>)
 8007316:	2201      	movs	r2, #1
 8007318:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800731a:	f7fb fd05 	bl	8002d28 <HAL_GetTick>
 800731e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007320:	e008      	b.n	8007334 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007322:	f7fb fd01 	bl	8002d28 <HAL_GetTick>
 8007326:	4602      	mov	r2, r0
 8007328:	693b      	ldr	r3, [r7, #16]
 800732a:	1ad3      	subs	r3, r2, r3
 800732c:	2b02      	cmp	r3, #2
 800732e:	d901      	bls.n	8007334 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8007330:	2303      	movs	r3, #3
 8007332:	e064      	b.n	80073fe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007334:	4b11      	ldr	r3, [pc, #68]	; (800737c <HAL_RCC_OscConfig+0x4ac>)
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800733c:	2b00      	cmp	r3, #0
 800733e:	d0f0      	beq.n	8007322 <HAL_RCC_OscConfig+0x452>
 8007340:	e05c      	b.n	80073fc <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007342:	4b10      	ldr	r3, [pc, #64]	; (8007384 <HAL_RCC_OscConfig+0x4b4>)
 8007344:	2200      	movs	r2, #0
 8007346:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007348:	f7fb fcee 	bl	8002d28 <HAL_GetTick>
 800734c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800734e:	e008      	b.n	8007362 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007350:	f7fb fcea 	bl	8002d28 <HAL_GetTick>
 8007354:	4602      	mov	r2, r0
 8007356:	693b      	ldr	r3, [r7, #16]
 8007358:	1ad3      	subs	r3, r2, r3
 800735a:	2b02      	cmp	r3, #2
 800735c:	d901      	bls.n	8007362 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800735e:	2303      	movs	r3, #3
 8007360:	e04d      	b.n	80073fe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007362:	4b06      	ldr	r3, [pc, #24]	; (800737c <HAL_RCC_OscConfig+0x4ac>)
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800736a:	2b00      	cmp	r3, #0
 800736c:	d1f0      	bne.n	8007350 <HAL_RCC_OscConfig+0x480>
 800736e:	e045      	b.n	80073fc <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	699b      	ldr	r3, [r3, #24]
 8007374:	2b01      	cmp	r3, #1
 8007376:	d107      	bne.n	8007388 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8007378:	2301      	movs	r3, #1
 800737a:	e040      	b.n	80073fe <HAL_RCC_OscConfig+0x52e>
 800737c:	40023800 	.word	0x40023800
 8007380:	40007000 	.word	0x40007000
 8007384:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007388:	4b1f      	ldr	r3, [pc, #124]	; (8007408 <HAL_RCC_OscConfig+0x538>)
 800738a:	685b      	ldr	r3, [r3, #4]
 800738c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	699b      	ldr	r3, [r3, #24]
 8007392:	2b01      	cmp	r3, #1
 8007394:	d030      	beq.n	80073f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80073a0:	429a      	cmp	r2, r3
 80073a2:	d129      	bne.n	80073f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80073ae:	429a      	cmp	r2, r3
 80073b0:	d122      	bne.n	80073f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80073b2:	68fa      	ldr	r2, [r7, #12]
 80073b4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80073b8:	4013      	ands	r3, r2
 80073ba:	687a      	ldr	r2, [r7, #4]
 80073bc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80073be:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d119      	bne.n	80073f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073ce:	085b      	lsrs	r3, r3, #1
 80073d0:	3b01      	subs	r3, #1
 80073d2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80073d4:	429a      	cmp	r2, r3
 80073d6:	d10f      	bne.n	80073f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073e2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80073e4:	429a      	cmp	r2, r3
 80073e6:	d107      	bne.n	80073f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073f2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80073f4:	429a      	cmp	r2, r3
 80073f6:	d001      	beq.n	80073fc <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80073f8:	2301      	movs	r3, #1
 80073fa:	e000      	b.n	80073fe <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80073fc:	2300      	movs	r3, #0
}
 80073fe:	4618      	mov	r0, r3
 8007400:	3718      	adds	r7, #24
 8007402:	46bd      	mov	sp, r7
 8007404:	bd80      	pop	{r7, pc}
 8007406:	bf00      	nop
 8007408:	40023800 	.word	0x40023800

0800740c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b082      	sub	sp, #8
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2b00      	cmp	r3, #0
 8007418:	d101      	bne.n	800741e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800741a:	2301      	movs	r3, #1
 800741c:	e03f      	b.n	800749e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007424:	b2db      	uxtb	r3, r3
 8007426:	2b00      	cmp	r3, #0
 8007428:	d106      	bne.n	8007438 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	2200      	movs	r2, #0
 800742e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007432:	6878      	ldr	r0, [r7, #4]
 8007434:	f7fb f9be 	bl	80027b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	2224      	movs	r2, #36	; 0x24
 800743c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	68da      	ldr	r2, [r3, #12]
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800744e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007450:	6878      	ldr	r0, [r7, #4]
 8007452:	f000 fecf 	bl	80081f4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	691a      	ldr	r2, [r3, #16]
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007464:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	695a      	ldr	r2, [r3, #20]
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007474:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	68da      	ldr	r2, [r3, #12]
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007484:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	2200      	movs	r2, #0
 800748a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	2220      	movs	r2, #32
 8007490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2220      	movs	r2, #32
 8007498:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800749c:	2300      	movs	r3, #0
}
 800749e:	4618      	mov	r0, r3
 80074a0:	3708      	adds	r7, #8
 80074a2:	46bd      	mov	sp, r7
 80074a4:	bd80      	pop	{r7, pc}

080074a6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80074a6:	b580      	push	{r7, lr}
 80074a8:	b08a      	sub	sp, #40	; 0x28
 80074aa:	af02      	add	r7, sp, #8
 80074ac:	60f8      	str	r0, [r7, #12]
 80074ae:	60b9      	str	r1, [r7, #8]
 80074b0:	603b      	str	r3, [r7, #0]
 80074b2:	4613      	mov	r3, r2
 80074b4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80074b6:	2300      	movs	r3, #0
 80074b8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074c0:	b2db      	uxtb	r3, r3
 80074c2:	2b20      	cmp	r3, #32
 80074c4:	d17c      	bne.n	80075c0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80074c6:	68bb      	ldr	r3, [r7, #8]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d002      	beq.n	80074d2 <HAL_UART_Transmit+0x2c>
 80074cc:	88fb      	ldrh	r3, [r7, #6]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d101      	bne.n	80074d6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80074d2:	2301      	movs	r3, #1
 80074d4:	e075      	b.n	80075c2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80074dc:	2b01      	cmp	r3, #1
 80074de:	d101      	bne.n	80074e4 <HAL_UART_Transmit+0x3e>
 80074e0:	2302      	movs	r3, #2
 80074e2:	e06e      	b.n	80075c2 <HAL_UART_Transmit+0x11c>
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	2201      	movs	r2, #1
 80074e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	2200      	movs	r2, #0
 80074f0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	2221      	movs	r2, #33	; 0x21
 80074f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80074fa:	f7fb fc15 	bl	8002d28 <HAL_GetTick>
 80074fe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	88fa      	ldrh	r2, [r7, #6]
 8007504:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	88fa      	ldrh	r2, [r7, #6]
 800750a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	689b      	ldr	r3, [r3, #8]
 8007510:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007514:	d108      	bne.n	8007528 <HAL_UART_Transmit+0x82>
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	691b      	ldr	r3, [r3, #16]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d104      	bne.n	8007528 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800751e:	2300      	movs	r3, #0
 8007520:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007522:	68bb      	ldr	r3, [r7, #8]
 8007524:	61bb      	str	r3, [r7, #24]
 8007526:	e003      	b.n	8007530 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007528:	68bb      	ldr	r3, [r7, #8]
 800752a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800752c:	2300      	movs	r3, #0
 800752e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	2200      	movs	r2, #0
 8007534:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007538:	e02a      	b.n	8007590 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800753a:	683b      	ldr	r3, [r7, #0]
 800753c:	9300      	str	r3, [sp, #0]
 800753e:	697b      	ldr	r3, [r7, #20]
 8007540:	2200      	movs	r2, #0
 8007542:	2180      	movs	r1, #128	; 0x80
 8007544:	68f8      	ldr	r0, [r7, #12]
 8007546:	f000 fc0f 	bl	8007d68 <UART_WaitOnFlagUntilTimeout>
 800754a:	4603      	mov	r3, r0
 800754c:	2b00      	cmp	r3, #0
 800754e:	d001      	beq.n	8007554 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007550:	2303      	movs	r3, #3
 8007552:	e036      	b.n	80075c2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007554:	69fb      	ldr	r3, [r7, #28]
 8007556:	2b00      	cmp	r3, #0
 8007558:	d10b      	bne.n	8007572 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800755a:	69bb      	ldr	r3, [r7, #24]
 800755c:	881b      	ldrh	r3, [r3, #0]
 800755e:	461a      	mov	r2, r3
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007568:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800756a:	69bb      	ldr	r3, [r7, #24]
 800756c:	3302      	adds	r3, #2
 800756e:	61bb      	str	r3, [r7, #24]
 8007570:	e007      	b.n	8007582 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007572:	69fb      	ldr	r3, [r7, #28]
 8007574:	781a      	ldrb	r2, [r3, #0]
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800757c:	69fb      	ldr	r3, [r7, #28]
 800757e:	3301      	adds	r3, #1
 8007580:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007586:	b29b      	uxth	r3, r3
 8007588:	3b01      	subs	r3, #1
 800758a:	b29a      	uxth	r2, r3
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007594:	b29b      	uxth	r3, r3
 8007596:	2b00      	cmp	r3, #0
 8007598:	d1cf      	bne.n	800753a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	9300      	str	r3, [sp, #0]
 800759e:	697b      	ldr	r3, [r7, #20]
 80075a0:	2200      	movs	r2, #0
 80075a2:	2140      	movs	r1, #64	; 0x40
 80075a4:	68f8      	ldr	r0, [r7, #12]
 80075a6:	f000 fbdf 	bl	8007d68 <UART_WaitOnFlagUntilTimeout>
 80075aa:	4603      	mov	r3, r0
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d001      	beq.n	80075b4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80075b0:	2303      	movs	r3, #3
 80075b2:	e006      	b.n	80075c2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	2220      	movs	r2, #32
 80075b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80075bc:	2300      	movs	r3, #0
 80075be:	e000      	b.n	80075c2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80075c0:	2302      	movs	r3, #2
  }
}
 80075c2:	4618      	mov	r0, r3
 80075c4:	3720      	adds	r7, #32
 80075c6:	46bd      	mov	sp, r7
 80075c8:	bd80      	pop	{r7, pc}

080075ca <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80075ca:	b580      	push	{r7, lr}
 80075cc:	b08a      	sub	sp, #40	; 0x28
 80075ce:	af02      	add	r7, sp, #8
 80075d0:	60f8      	str	r0, [r7, #12]
 80075d2:	60b9      	str	r1, [r7, #8]
 80075d4:	603b      	str	r3, [r7, #0]
 80075d6:	4613      	mov	r3, r2
 80075d8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80075da:	2300      	movs	r3, #0
 80075dc:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80075e4:	b2db      	uxtb	r3, r3
 80075e6:	2b20      	cmp	r3, #32
 80075e8:	f040 808c 	bne.w	8007704 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 80075ec:	68bb      	ldr	r3, [r7, #8]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d002      	beq.n	80075f8 <HAL_UART_Receive+0x2e>
 80075f2:	88fb      	ldrh	r3, [r7, #6]
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d101      	bne.n	80075fc <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80075f8:	2301      	movs	r3, #1
 80075fa:	e084      	b.n	8007706 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007602:	2b01      	cmp	r3, #1
 8007604:	d101      	bne.n	800760a <HAL_UART_Receive+0x40>
 8007606:	2302      	movs	r3, #2
 8007608:	e07d      	b.n	8007706 <HAL_UART_Receive+0x13c>
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	2201      	movs	r2, #1
 800760e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	2200      	movs	r2, #0
 8007616:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	2222      	movs	r2, #34	; 0x22
 800761c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	2200      	movs	r2, #0
 8007624:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007626:	f7fb fb7f 	bl	8002d28 <HAL_GetTick>
 800762a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	88fa      	ldrh	r2, [r7, #6]
 8007630:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	88fa      	ldrh	r2, [r7, #6]
 8007636:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	689b      	ldr	r3, [r3, #8]
 800763c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007640:	d108      	bne.n	8007654 <HAL_UART_Receive+0x8a>
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	691b      	ldr	r3, [r3, #16]
 8007646:	2b00      	cmp	r3, #0
 8007648:	d104      	bne.n	8007654 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 800764a:	2300      	movs	r3, #0
 800764c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800764e:	68bb      	ldr	r3, [r7, #8]
 8007650:	61bb      	str	r3, [r7, #24]
 8007652:	e003      	b.n	800765c <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8007654:	68bb      	ldr	r3, [r7, #8]
 8007656:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007658:	2300      	movs	r3, #0
 800765a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	2200      	movs	r2, #0
 8007660:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8007664:	e043      	b.n	80076ee <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007666:	683b      	ldr	r3, [r7, #0]
 8007668:	9300      	str	r3, [sp, #0]
 800766a:	697b      	ldr	r3, [r7, #20]
 800766c:	2200      	movs	r2, #0
 800766e:	2120      	movs	r1, #32
 8007670:	68f8      	ldr	r0, [r7, #12]
 8007672:	f000 fb79 	bl	8007d68 <UART_WaitOnFlagUntilTimeout>
 8007676:	4603      	mov	r3, r0
 8007678:	2b00      	cmp	r3, #0
 800767a:	d001      	beq.n	8007680 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 800767c:	2303      	movs	r3, #3
 800767e:	e042      	b.n	8007706 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8007680:	69fb      	ldr	r3, [r7, #28]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d10c      	bne.n	80076a0 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	685b      	ldr	r3, [r3, #4]
 800768c:	b29b      	uxth	r3, r3
 800768e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007692:	b29a      	uxth	r2, r3
 8007694:	69bb      	ldr	r3, [r7, #24]
 8007696:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007698:	69bb      	ldr	r3, [r7, #24]
 800769a:	3302      	adds	r3, #2
 800769c:	61bb      	str	r3, [r7, #24]
 800769e:	e01f      	b.n	80076e0 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	689b      	ldr	r3, [r3, #8]
 80076a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076a8:	d007      	beq.n	80076ba <HAL_UART_Receive+0xf0>
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	689b      	ldr	r3, [r3, #8]
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d10a      	bne.n	80076c8 <HAL_UART_Receive+0xfe>
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	691b      	ldr	r3, [r3, #16]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d106      	bne.n	80076c8 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	685b      	ldr	r3, [r3, #4]
 80076c0:	b2da      	uxtb	r2, r3
 80076c2:	69fb      	ldr	r3, [r7, #28]
 80076c4:	701a      	strb	r2, [r3, #0]
 80076c6:	e008      	b.n	80076da <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	685b      	ldr	r3, [r3, #4]
 80076ce:	b2db      	uxtb	r3, r3
 80076d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80076d4:	b2da      	uxtb	r2, r3
 80076d6:	69fb      	ldr	r3, [r7, #28]
 80076d8:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80076da:	69fb      	ldr	r3, [r7, #28]
 80076dc:	3301      	adds	r3, #1
 80076de:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80076e4:	b29b      	uxth	r3, r3
 80076e6:	3b01      	subs	r3, #1
 80076e8:	b29a      	uxth	r2, r3
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80076f2:	b29b      	uxth	r3, r3
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d1b6      	bne.n	8007666 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	2220      	movs	r2, #32
 80076fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8007700:	2300      	movs	r3, #0
 8007702:	e000      	b.n	8007706 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8007704:	2302      	movs	r3, #2
  }
}
 8007706:	4618      	mov	r0, r3
 8007708:	3720      	adds	r7, #32
 800770a:	46bd      	mov	sp, r7
 800770c:	bd80      	pop	{r7, pc}

0800770e <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800770e:	b480      	push	{r7}
 8007710:	b085      	sub	sp, #20
 8007712:	af00      	add	r7, sp, #0
 8007714:	60f8      	str	r0, [r7, #12]
 8007716:	60b9      	str	r1, [r7, #8]
 8007718:	4613      	mov	r3, r2
 800771a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007722:	b2db      	uxtb	r3, r3
 8007724:	2b20      	cmp	r3, #32
 8007726:	d130      	bne.n	800778a <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007728:	68bb      	ldr	r3, [r7, #8]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d002      	beq.n	8007734 <HAL_UART_Transmit_IT+0x26>
 800772e:	88fb      	ldrh	r3, [r7, #6]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d101      	bne.n	8007738 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8007734:	2301      	movs	r3, #1
 8007736:	e029      	b.n	800778c <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800773e:	2b01      	cmp	r3, #1
 8007740:	d101      	bne.n	8007746 <HAL_UART_Transmit_IT+0x38>
 8007742:	2302      	movs	r3, #2
 8007744:	e022      	b.n	800778c <HAL_UART_Transmit_IT+0x7e>
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	2201      	movs	r2, #1
 800774a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	68ba      	ldr	r2, [r7, #8]
 8007752:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	88fa      	ldrh	r2, [r7, #6]
 8007758:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	88fa      	ldrh	r2, [r7, #6]
 800775e:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	2200      	movs	r2, #0
 8007764:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	2221      	movs	r2, #33	; 0x21
 800776a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	2200      	movs	r2, #0
 8007772:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	68da      	ldr	r2, [r3, #12]
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007784:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8007786:	2300      	movs	r3, #0
 8007788:	e000      	b.n	800778c <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800778a:	2302      	movs	r3, #2
  }
}
 800778c:	4618      	mov	r0, r3
 800778e:	3714      	adds	r7, #20
 8007790:	46bd      	mov	sp, r7
 8007792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007796:	4770      	bx	lr

08007798 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007798:	b580      	push	{r7, lr}
 800779a:	b084      	sub	sp, #16
 800779c:	af00      	add	r7, sp, #0
 800779e:	60f8      	str	r0, [r7, #12]
 80077a0:	60b9      	str	r1, [r7, #8]
 80077a2:	4613      	mov	r3, r2
 80077a4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80077ac:	b2db      	uxtb	r3, r3
 80077ae:	2b20      	cmp	r3, #32
 80077b0:	d11d      	bne.n	80077ee <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80077b2:	68bb      	ldr	r3, [r7, #8]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d002      	beq.n	80077be <HAL_UART_Receive_IT+0x26>
 80077b8:	88fb      	ldrh	r3, [r7, #6]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d101      	bne.n	80077c2 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80077be:	2301      	movs	r3, #1
 80077c0:	e016      	b.n	80077f0 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80077c8:	2b01      	cmp	r3, #1
 80077ca:	d101      	bne.n	80077d0 <HAL_UART_Receive_IT+0x38>
 80077cc:	2302      	movs	r3, #2
 80077ce:	e00f      	b.n	80077f0 <HAL_UART_Receive_IT+0x58>
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	2201      	movs	r2, #1
 80077d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	2200      	movs	r2, #0
 80077dc:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80077de:	88fb      	ldrh	r3, [r7, #6]
 80077e0:	461a      	mov	r2, r3
 80077e2:	68b9      	ldr	r1, [r7, #8]
 80077e4:	68f8      	ldr	r0, [r7, #12]
 80077e6:	f000 fb2d 	bl	8007e44 <UART_Start_Receive_IT>
 80077ea:	4603      	mov	r3, r0
 80077ec:	e000      	b.n	80077f0 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80077ee:	2302      	movs	r3, #2
  }
}
 80077f0:	4618      	mov	r0, r3
 80077f2:	3710      	adds	r7, #16
 80077f4:	46bd      	mov	sp, r7
 80077f6:	bd80      	pop	{r7, pc}

080077f8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80077f8:	b580      	push	{r7, lr}
 80077fa:	b0ba      	sub	sp, #232	; 0xe8
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	68db      	ldr	r3, [r3, #12]
 8007810:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	695b      	ldr	r3, [r3, #20]
 800781a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800781e:	2300      	movs	r3, #0
 8007820:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007824:	2300      	movs	r3, #0
 8007826:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800782a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800782e:	f003 030f 	and.w	r3, r3, #15
 8007832:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8007836:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800783a:	2b00      	cmp	r3, #0
 800783c:	d10f      	bne.n	800785e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800783e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007842:	f003 0320 	and.w	r3, r3, #32
 8007846:	2b00      	cmp	r3, #0
 8007848:	d009      	beq.n	800785e <HAL_UART_IRQHandler+0x66>
 800784a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800784e:	f003 0320 	and.w	r3, r3, #32
 8007852:	2b00      	cmp	r3, #0
 8007854:	d003      	beq.n	800785e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007856:	6878      	ldr	r0, [r7, #4]
 8007858:	f000 fc11 	bl	800807e <UART_Receive_IT>
      return;
 800785c:	e256      	b.n	8007d0c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800785e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007862:	2b00      	cmp	r3, #0
 8007864:	f000 80de 	beq.w	8007a24 <HAL_UART_IRQHandler+0x22c>
 8007868:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800786c:	f003 0301 	and.w	r3, r3, #1
 8007870:	2b00      	cmp	r3, #0
 8007872:	d106      	bne.n	8007882 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007874:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007878:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800787c:	2b00      	cmp	r3, #0
 800787e:	f000 80d1 	beq.w	8007a24 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007882:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007886:	f003 0301 	and.w	r3, r3, #1
 800788a:	2b00      	cmp	r3, #0
 800788c:	d00b      	beq.n	80078a6 <HAL_UART_IRQHandler+0xae>
 800788e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007892:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007896:	2b00      	cmp	r3, #0
 8007898:	d005      	beq.n	80078a6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800789e:	f043 0201 	orr.w	r2, r3, #1
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80078a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80078aa:	f003 0304 	and.w	r3, r3, #4
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d00b      	beq.n	80078ca <HAL_UART_IRQHandler+0xd2>
 80078b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80078b6:	f003 0301 	and.w	r3, r3, #1
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d005      	beq.n	80078ca <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078c2:	f043 0202 	orr.w	r2, r3, #2
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80078ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80078ce:	f003 0302 	and.w	r3, r3, #2
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d00b      	beq.n	80078ee <HAL_UART_IRQHandler+0xf6>
 80078d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80078da:	f003 0301 	and.w	r3, r3, #1
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d005      	beq.n	80078ee <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078e6:	f043 0204 	orr.w	r2, r3, #4
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80078ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80078f2:	f003 0308 	and.w	r3, r3, #8
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d011      	beq.n	800791e <HAL_UART_IRQHandler+0x126>
 80078fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80078fe:	f003 0320 	and.w	r3, r3, #32
 8007902:	2b00      	cmp	r3, #0
 8007904:	d105      	bne.n	8007912 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007906:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800790a:	f003 0301 	and.w	r3, r3, #1
 800790e:	2b00      	cmp	r3, #0
 8007910:	d005      	beq.n	800791e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007916:	f043 0208 	orr.w	r2, r3, #8
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007922:	2b00      	cmp	r3, #0
 8007924:	f000 81ed 	beq.w	8007d02 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007928:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800792c:	f003 0320 	and.w	r3, r3, #32
 8007930:	2b00      	cmp	r3, #0
 8007932:	d008      	beq.n	8007946 <HAL_UART_IRQHandler+0x14e>
 8007934:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007938:	f003 0320 	and.w	r3, r3, #32
 800793c:	2b00      	cmp	r3, #0
 800793e:	d002      	beq.n	8007946 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007940:	6878      	ldr	r0, [r7, #4]
 8007942:	f000 fb9c 	bl	800807e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	695b      	ldr	r3, [r3, #20]
 800794c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007950:	2b40      	cmp	r3, #64	; 0x40
 8007952:	bf0c      	ite	eq
 8007954:	2301      	moveq	r3, #1
 8007956:	2300      	movne	r3, #0
 8007958:	b2db      	uxtb	r3, r3
 800795a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007962:	f003 0308 	and.w	r3, r3, #8
 8007966:	2b00      	cmp	r3, #0
 8007968:	d103      	bne.n	8007972 <HAL_UART_IRQHandler+0x17a>
 800796a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800796e:	2b00      	cmp	r3, #0
 8007970:	d04f      	beq.n	8007a12 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007972:	6878      	ldr	r0, [r7, #4]
 8007974:	f000 faa4 	bl	8007ec0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	695b      	ldr	r3, [r3, #20]
 800797e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007982:	2b40      	cmp	r3, #64	; 0x40
 8007984:	d141      	bne.n	8007a0a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	3314      	adds	r3, #20
 800798c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007990:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007994:	e853 3f00 	ldrex	r3, [r3]
 8007998:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800799c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80079a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80079a4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	3314      	adds	r3, #20
 80079ae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80079b2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80079b6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079ba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80079be:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80079c2:	e841 2300 	strex	r3, r2, [r1]
 80079c6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80079ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d1d9      	bne.n	8007986 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d013      	beq.n	8007a02 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079de:	4a7d      	ldr	r2, [pc, #500]	; (8007bd4 <HAL_UART_IRQHandler+0x3dc>)
 80079e0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079e6:	4618      	mov	r0, r3
 80079e8:	f7fc f897 	bl	8003b1a <HAL_DMA_Abort_IT>
 80079ec:	4603      	mov	r3, r0
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d016      	beq.n	8007a20 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80079f8:	687a      	ldr	r2, [r7, #4]
 80079fa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80079fc:	4610      	mov	r0, r2
 80079fe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a00:	e00e      	b.n	8007a20 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007a02:	6878      	ldr	r0, [r7, #4]
 8007a04:	f000 f99a 	bl	8007d3c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a08:	e00a      	b.n	8007a20 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007a0a:	6878      	ldr	r0, [r7, #4]
 8007a0c:	f000 f996 	bl	8007d3c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a10:	e006      	b.n	8007a20 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007a12:	6878      	ldr	r0, [r7, #4]
 8007a14:	f000 f992 	bl	8007d3c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007a1e:	e170      	b.n	8007d02 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a20:	bf00      	nop
    return;
 8007a22:	e16e      	b.n	8007d02 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a28:	2b01      	cmp	r3, #1
 8007a2a:	f040 814a 	bne.w	8007cc2 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007a2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a32:	f003 0310 	and.w	r3, r3, #16
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	f000 8143 	beq.w	8007cc2 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007a3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007a40:	f003 0310 	and.w	r3, r3, #16
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	f000 813c 	beq.w	8007cc2 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	60bb      	str	r3, [r7, #8]
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	60bb      	str	r3, [r7, #8]
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	685b      	ldr	r3, [r3, #4]
 8007a5c:	60bb      	str	r3, [r7, #8]
 8007a5e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	695b      	ldr	r3, [r3, #20]
 8007a66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a6a:	2b40      	cmp	r3, #64	; 0x40
 8007a6c:	f040 80b4 	bne.w	8007bd8 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	685b      	ldr	r3, [r3, #4]
 8007a78:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007a7c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	f000 8140 	beq.w	8007d06 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007a8a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007a8e:	429a      	cmp	r2, r3
 8007a90:	f080 8139 	bcs.w	8007d06 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007a9a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007aa0:	69db      	ldr	r3, [r3, #28]
 8007aa2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007aa6:	f000 8088 	beq.w	8007bba <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	330c      	adds	r3, #12
 8007ab0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ab4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007ab8:	e853 3f00 	ldrex	r3, [r3]
 8007abc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007ac0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007ac4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007ac8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	330c      	adds	r3, #12
 8007ad2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8007ad6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007ada:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ade:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007ae2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007ae6:	e841 2300 	strex	r3, r2, [r1]
 8007aea:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007aee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d1d9      	bne.n	8007aaa <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	3314      	adds	r3, #20
 8007afc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007afe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007b00:	e853 3f00 	ldrex	r3, [r3]
 8007b04:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007b06:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007b08:	f023 0301 	bic.w	r3, r3, #1
 8007b0c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	3314      	adds	r3, #20
 8007b16:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007b1a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007b1e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b20:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007b22:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007b26:	e841 2300 	strex	r3, r2, [r1]
 8007b2a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007b2c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d1e1      	bne.n	8007af6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	3314      	adds	r3, #20
 8007b38:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b3a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007b3c:	e853 3f00 	ldrex	r3, [r3]
 8007b40:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007b42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007b44:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007b48:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	3314      	adds	r3, #20
 8007b52:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007b56:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007b58:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b5a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007b5c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007b5e:	e841 2300 	strex	r3, r2, [r1]
 8007b62:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007b64:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d1e3      	bne.n	8007b32 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	2220      	movs	r2, #32
 8007b6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2200      	movs	r2, #0
 8007b76:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	330c      	adds	r3, #12
 8007b7e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b82:	e853 3f00 	ldrex	r3, [r3]
 8007b86:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007b88:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007b8a:	f023 0310 	bic.w	r3, r3, #16
 8007b8e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	330c      	adds	r3, #12
 8007b98:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007b9c:	65ba      	str	r2, [r7, #88]	; 0x58
 8007b9e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ba0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007ba2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007ba4:	e841 2300 	strex	r3, r2, [r1]
 8007ba8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007baa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d1e3      	bne.n	8007b78 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bb4:	4618      	mov	r0, r3
 8007bb6:	f7fb ff40 	bl	8003a3a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007bc2:	b29b      	uxth	r3, r3
 8007bc4:	1ad3      	subs	r3, r2, r3
 8007bc6:	b29b      	uxth	r3, r3
 8007bc8:	4619      	mov	r1, r3
 8007bca:	6878      	ldr	r0, [r7, #4]
 8007bcc:	f000 f8c0 	bl	8007d50 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007bd0:	e099      	b.n	8007d06 <HAL_UART_IRQHandler+0x50e>
 8007bd2:	bf00      	nop
 8007bd4:	08007f87 	.word	0x08007f87
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007be0:	b29b      	uxth	r3, r3
 8007be2:	1ad3      	subs	r3, r2, r3
 8007be4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007bec:	b29b      	uxth	r3, r3
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	f000 808b 	beq.w	8007d0a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007bf4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	f000 8086 	beq.w	8007d0a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	330c      	adds	r3, #12
 8007c04:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c08:	e853 3f00 	ldrex	r3, [r3]
 8007c0c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007c0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c10:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007c14:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	330c      	adds	r3, #12
 8007c1e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8007c22:	647a      	str	r2, [r7, #68]	; 0x44
 8007c24:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c26:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007c28:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007c2a:	e841 2300 	strex	r3, r2, [r1]
 8007c2e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007c30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d1e3      	bne.n	8007bfe <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	3314      	adds	r3, #20
 8007c3c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c40:	e853 3f00 	ldrex	r3, [r3]
 8007c44:	623b      	str	r3, [r7, #32]
   return(result);
 8007c46:	6a3b      	ldr	r3, [r7, #32]
 8007c48:	f023 0301 	bic.w	r3, r3, #1
 8007c4c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	3314      	adds	r3, #20
 8007c56:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007c5a:	633a      	str	r2, [r7, #48]	; 0x30
 8007c5c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c5e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007c60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007c62:	e841 2300 	strex	r3, r2, [r1]
 8007c66:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007c68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d1e3      	bne.n	8007c36 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	2220      	movs	r2, #32
 8007c72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	2200      	movs	r2, #0
 8007c7a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	330c      	adds	r3, #12
 8007c82:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c84:	693b      	ldr	r3, [r7, #16]
 8007c86:	e853 3f00 	ldrex	r3, [r3]
 8007c8a:	60fb      	str	r3, [r7, #12]
   return(result);
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	f023 0310 	bic.w	r3, r3, #16
 8007c92:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	330c      	adds	r3, #12
 8007c9c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007ca0:	61fa      	str	r2, [r7, #28]
 8007ca2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ca4:	69b9      	ldr	r1, [r7, #24]
 8007ca6:	69fa      	ldr	r2, [r7, #28]
 8007ca8:	e841 2300 	strex	r3, r2, [r1]
 8007cac:	617b      	str	r3, [r7, #20]
   return(result);
 8007cae:	697b      	ldr	r3, [r7, #20]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d1e3      	bne.n	8007c7c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007cb4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007cb8:	4619      	mov	r1, r3
 8007cba:	6878      	ldr	r0, [r7, #4]
 8007cbc:	f000 f848 	bl	8007d50 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007cc0:	e023      	b.n	8007d0a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007cc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007cc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d009      	beq.n	8007ce2 <HAL_UART_IRQHandler+0x4ea>
 8007cce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007cd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d003      	beq.n	8007ce2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8007cda:	6878      	ldr	r0, [r7, #4]
 8007cdc:	f000 f967 	bl	8007fae <UART_Transmit_IT>
    return;
 8007ce0:	e014      	b.n	8007d0c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007ce2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ce6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d00e      	beq.n	8007d0c <HAL_UART_IRQHandler+0x514>
 8007cee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007cf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d008      	beq.n	8007d0c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8007cfa:	6878      	ldr	r0, [r7, #4]
 8007cfc:	f000 f9a7 	bl	800804e <UART_EndTransmit_IT>
    return;
 8007d00:	e004      	b.n	8007d0c <HAL_UART_IRQHandler+0x514>
    return;
 8007d02:	bf00      	nop
 8007d04:	e002      	b.n	8007d0c <HAL_UART_IRQHandler+0x514>
      return;
 8007d06:	bf00      	nop
 8007d08:	e000      	b.n	8007d0c <HAL_UART_IRQHandler+0x514>
      return;
 8007d0a:	bf00      	nop
  }
}
 8007d0c:	37e8      	adds	r7, #232	; 0xe8
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	bd80      	pop	{r7, pc}
 8007d12:	bf00      	nop

08007d14 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007d14:	b480      	push	{r7}
 8007d16:	b083      	sub	sp, #12
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007d1c:	bf00      	nop
 8007d1e:	370c      	adds	r7, #12
 8007d20:	46bd      	mov	sp, r7
 8007d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d26:	4770      	bx	lr

08007d28 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007d28:	b480      	push	{r7}
 8007d2a:	b083      	sub	sp, #12
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007d30:	bf00      	nop
 8007d32:	370c      	adds	r7, #12
 8007d34:	46bd      	mov	sp, r7
 8007d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3a:	4770      	bx	lr

08007d3c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007d3c:	b480      	push	{r7}
 8007d3e:	b083      	sub	sp, #12
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007d44:	bf00      	nop
 8007d46:	370c      	adds	r7, #12
 8007d48:	46bd      	mov	sp, r7
 8007d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4e:	4770      	bx	lr

08007d50 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007d50:	b480      	push	{r7}
 8007d52:	b083      	sub	sp, #12
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]
 8007d58:	460b      	mov	r3, r1
 8007d5a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007d5c:	bf00      	nop
 8007d5e:	370c      	adds	r7, #12
 8007d60:	46bd      	mov	sp, r7
 8007d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d66:	4770      	bx	lr

08007d68 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	b090      	sub	sp, #64	; 0x40
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	60f8      	str	r0, [r7, #12]
 8007d70:	60b9      	str	r1, [r7, #8]
 8007d72:	603b      	str	r3, [r7, #0]
 8007d74:	4613      	mov	r3, r2
 8007d76:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d78:	e050      	b.n	8007e1c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d7a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007d7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d80:	d04c      	beq.n	8007e1c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007d82:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d007      	beq.n	8007d98 <UART_WaitOnFlagUntilTimeout+0x30>
 8007d88:	f7fa ffce 	bl	8002d28 <HAL_GetTick>
 8007d8c:	4602      	mov	r2, r0
 8007d8e:	683b      	ldr	r3, [r7, #0]
 8007d90:	1ad3      	subs	r3, r2, r3
 8007d92:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007d94:	429a      	cmp	r2, r3
 8007d96:	d241      	bcs.n	8007e1c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	330c      	adds	r3, #12
 8007d9e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007da0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007da2:	e853 3f00 	ldrex	r3, [r3]
 8007da6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007daa:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007dae:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	330c      	adds	r3, #12
 8007db6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007db8:	637a      	str	r2, [r7, #52]	; 0x34
 8007dba:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dbc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007dbe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007dc0:	e841 2300 	strex	r3, r2, [r1]
 8007dc4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007dc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d1e5      	bne.n	8007d98 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	3314      	adds	r3, #20
 8007dd2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dd4:	697b      	ldr	r3, [r7, #20]
 8007dd6:	e853 3f00 	ldrex	r3, [r3]
 8007dda:	613b      	str	r3, [r7, #16]
   return(result);
 8007ddc:	693b      	ldr	r3, [r7, #16]
 8007dde:	f023 0301 	bic.w	r3, r3, #1
 8007de2:	63bb      	str	r3, [r7, #56]	; 0x38
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	3314      	adds	r3, #20
 8007dea:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007dec:	623a      	str	r2, [r7, #32]
 8007dee:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007df0:	69f9      	ldr	r1, [r7, #28]
 8007df2:	6a3a      	ldr	r2, [r7, #32]
 8007df4:	e841 2300 	strex	r3, r2, [r1]
 8007df8:	61bb      	str	r3, [r7, #24]
   return(result);
 8007dfa:	69bb      	ldr	r3, [r7, #24]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d1e5      	bne.n	8007dcc <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	2220      	movs	r2, #32
 8007e04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	2220      	movs	r2, #32
 8007e0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	2200      	movs	r2, #0
 8007e14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007e18:	2303      	movs	r3, #3
 8007e1a:	e00f      	b.n	8007e3c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	681a      	ldr	r2, [r3, #0]
 8007e22:	68bb      	ldr	r3, [r7, #8]
 8007e24:	4013      	ands	r3, r2
 8007e26:	68ba      	ldr	r2, [r7, #8]
 8007e28:	429a      	cmp	r2, r3
 8007e2a:	bf0c      	ite	eq
 8007e2c:	2301      	moveq	r3, #1
 8007e2e:	2300      	movne	r3, #0
 8007e30:	b2db      	uxtb	r3, r3
 8007e32:	461a      	mov	r2, r3
 8007e34:	79fb      	ldrb	r3, [r7, #7]
 8007e36:	429a      	cmp	r2, r3
 8007e38:	d09f      	beq.n	8007d7a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007e3a:	2300      	movs	r3, #0
}
 8007e3c:	4618      	mov	r0, r3
 8007e3e:	3740      	adds	r7, #64	; 0x40
 8007e40:	46bd      	mov	sp, r7
 8007e42:	bd80      	pop	{r7, pc}

08007e44 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007e44:	b480      	push	{r7}
 8007e46:	b085      	sub	sp, #20
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	60f8      	str	r0, [r7, #12]
 8007e4c:	60b9      	str	r1, [r7, #8]
 8007e4e:	4613      	mov	r3, r2
 8007e50:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	68ba      	ldr	r2, [r7, #8]
 8007e56:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	88fa      	ldrh	r2, [r7, #6]
 8007e5c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	88fa      	ldrh	r2, [r7, #6]
 8007e62:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	2200      	movs	r2, #0
 8007e68:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	2222      	movs	r2, #34	; 0x22
 8007e6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	2200      	movs	r2, #0
 8007e76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	691b      	ldr	r3, [r3, #16]
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d007      	beq.n	8007e92 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	68da      	ldr	r2, [r3, #12]
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007e90:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	695a      	ldr	r2, [r3, #20]
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	f042 0201 	orr.w	r2, r2, #1
 8007ea0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	68da      	ldr	r2, [r3, #12]
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	f042 0220 	orr.w	r2, r2, #32
 8007eb0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007eb2:	2300      	movs	r3, #0
}
 8007eb4:	4618      	mov	r0, r3
 8007eb6:	3714      	adds	r7, #20
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ebe:	4770      	bx	lr

08007ec0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007ec0:	b480      	push	{r7}
 8007ec2:	b095      	sub	sp, #84	; 0x54
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	330c      	adds	r3, #12
 8007ece:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ed0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ed2:	e853 3f00 	ldrex	r3, [r3]
 8007ed6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007ed8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007eda:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007ede:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	330c      	adds	r3, #12
 8007ee6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007ee8:	643a      	str	r2, [r7, #64]	; 0x40
 8007eea:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eec:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007eee:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007ef0:	e841 2300 	strex	r3, r2, [r1]
 8007ef4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007ef6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d1e5      	bne.n	8007ec8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	3314      	adds	r3, #20
 8007f02:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f04:	6a3b      	ldr	r3, [r7, #32]
 8007f06:	e853 3f00 	ldrex	r3, [r3]
 8007f0a:	61fb      	str	r3, [r7, #28]
   return(result);
 8007f0c:	69fb      	ldr	r3, [r7, #28]
 8007f0e:	f023 0301 	bic.w	r3, r3, #1
 8007f12:	64bb      	str	r3, [r7, #72]	; 0x48
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	3314      	adds	r3, #20
 8007f1a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007f1c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007f1e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f20:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007f22:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007f24:	e841 2300 	strex	r3, r2, [r1]
 8007f28:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d1e5      	bne.n	8007efc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f34:	2b01      	cmp	r3, #1
 8007f36:	d119      	bne.n	8007f6c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	330c      	adds	r3, #12
 8007f3e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	e853 3f00 	ldrex	r3, [r3]
 8007f46:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f48:	68bb      	ldr	r3, [r7, #8]
 8007f4a:	f023 0310 	bic.w	r3, r3, #16
 8007f4e:	647b      	str	r3, [r7, #68]	; 0x44
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	330c      	adds	r3, #12
 8007f56:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007f58:	61ba      	str	r2, [r7, #24]
 8007f5a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f5c:	6979      	ldr	r1, [r7, #20]
 8007f5e:	69ba      	ldr	r2, [r7, #24]
 8007f60:	e841 2300 	strex	r3, r2, [r1]
 8007f64:	613b      	str	r3, [r7, #16]
   return(result);
 8007f66:	693b      	ldr	r3, [r7, #16]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d1e5      	bne.n	8007f38 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2220      	movs	r2, #32
 8007f70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	2200      	movs	r2, #0
 8007f78:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007f7a:	bf00      	nop
 8007f7c:	3754      	adds	r7, #84	; 0x54
 8007f7e:	46bd      	mov	sp, r7
 8007f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f84:	4770      	bx	lr

08007f86 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007f86:	b580      	push	{r7, lr}
 8007f88:	b084      	sub	sp, #16
 8007f8a:	af00      	add	r7, sp, #0
 8007f8c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f92:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	2200      	movs	r2, #0
 8007f98:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007fa0:	68f8      	ldr	r0, [r7, #12]
 8007fa2:	f7ff fecb 	bl	8007d3c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007fa6:	bf00      	nop
 8007fa8:	3710      	adds	r7, #16
 8007faa:	46bd      	mov	sp, r7
 8007fac:	bd80      	pop	{r7, pc}

08007fae <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007fae:	b480      	push	{r7}
 8007fb0:	b085      	sub	sp, #20
 8007fb2:	af00      	add	r7, sp, #0
 8007fb4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007fbc:	b2db      	uxtb	r3, r3
 8007fbe:	2b21      	cmp	r3, #33	; 0x21
 8007fc0:	d13e      	bne.n	8008040 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	689b      	ldr	r3, [r3, #8]
 8007fc6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007fca:	d114      	bne.n	8007ff6 <UART_Transmit_IT+0x48>
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	691b      	ldr	r3, [r3, #16]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d110      	bne.n	8007ff6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	6a1b      	ldr	r3, [r3, #32]
 8007fd8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	881b      	ldrh	r3, [r3, #0]
 8007fde:	461a      	mov	r2, r3
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007fe8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	6a1b      	ldr	r3, [r3, #32]
 8007fee:	1c9a      	adds	r2, r3, #2
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	621a      	str	r2, [r3, #32]
 8007ff4:	e008      	b.n	8008008 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	6a1b      	ldr	r3, [r3, #32]
 8007ffa:	1c59      	adds	r1, r3, #1
 8007ffc:	687a      	ldr	r2, [r7, #4]
 8007ffe:	6211      	str	r1, [r2, #32]
 8008000:	781a      	ldrb	r2, [r3, #0]
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800800c:	b29b      	uxth	r3, r3
 800800e:	3b01      	subs	r3, #1
 8008010:	b29b      	uxth	r3, r3
 8008012:	687a      	ldr	r2, [r7, #4]
 8008014:	4619      	mov	r1, r3
 8008016:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008018:	2b00      	cmp	r3, #0
 800801a:	d10f      	bne.n	800803c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	68da      	ldr	r2, [r3, #12]
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800802a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	68da      	ldr	r2, [r3, #12]
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800803a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800803c:	2300      	movs	r3, #0
 800803e:	e000      	b.n	8008042 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008040:	2302      	movs	r3, #2
  }
}
 8008042:	4618      	mov	r0, r3
 8008044:	3714      	adds	r7, #20
 8008046:	46bd      	mov	sp, r7
 8008048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804c:	4770      	bx	lr

0800804e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800804e:	b580      	push	{r7, lr}
 8008050:	b082      	sub	sp, #8
 8008052:	af00      	add	r7, sp, #0
 8008054:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	68da      	ldr	r2, [r3, #12]
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008064:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	2220      	movs	r2, #32
 800806a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800806e:	6878      	ldr	r0, [r7, #4]
 8008070:	f7ff fe50 	bl	8007d14 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008074:	2300      	movs	r3, #0
}
 8008076:	4618      	mov	r0, r3
 8008078:	3708      	adds	r7, #8
 800807a:	46bd      	mov	sp, r7
 800807c:	bd80      	pop	{r7, pc}

0800807e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800807e:	b580      	push	{r7, lr}
 8008080:	b08c      	sub	sp, #48	; 0x30
 8008082:	af00      	add	r7, sp, #0
 8008084:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800808c:	b2db      	uxtb	r3, r3
 800808e:	2b22      	cmp	r3, #34	; 0x22
 8008090:	f040 80ab 	bne.w	80081ea <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	689b      	ldr	r3, [r3, #8]
 8008098:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800809c:	d117      	bne.n	80080ce <UART_Receive_IT+0x50>
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	691b      	ldr	r3, [r3, #16]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d113      	bne.n	80080ce <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80080a6:	2300      	movs	r3, #0
 80080a8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080ae:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	685b      	ldr	r3, [r3, #4]
 80080b6:	b29b      	uxth	r3, r3
 80080b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80080bc:	b29a      	uxth	r2, r3
 80080be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080c0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080c6:	1c9a      	adds	r2, r3, #2
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	629a      	str	r2, [r3, #40]	; 0x28
 80080cc:	e026      	b.n	800811c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080d2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80080d4:	2300      	movs	r3, #0
 80080d6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	689b      	ldr	r3, [r3, #8]
 80080dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80080e0:	d007      	beq.n	80080f2 <UART_Receive_IT+0x74>
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	689b      	ldr	r3, [r3, #8]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d10a      	bne.n	8008100 <UART_Receive_IT+0x82>
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	691b      	ldr	r3, [r3, #16]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d106      	bne.n	8008100 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	685b      	ldr	r3, [r3, #4]
 80080f8:	b2da      	uxtb	r2, r3
 80080fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080fc:	701a      	strb	r2, [r3, #0]
 80080fe:	e008      	b.n	8008112 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	685b      	ldr	r3, [r3, #4]
 8008106:	b2db      	uxtb	r3, r3
 8008108:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800810c:	b2da      	uxtb	r2, r3
 800810e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008110:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008116:	1c5a      	adds	r2, r3, #1
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008120:	b29b      	uxth	r3, r3
 8008122:	3b01      	subs	r3, #1
 8008124:	b29b      	uxth	r3, r3
 8008126:	687a      	ldr	r2, [r7, #4]
 8008128:	4619      	mov	r1, r3
 800812a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800812c:	2b00      	cmp	r3, #0
 800812e:	d15a      	bne.n	80081e6 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	68da      	ldr	r2, [r3, #12]
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	f022 0220 	bic.w	r2, r2, #32
 800813e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	68da      	ldr	r2, [r3, #12]
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800814e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	695a      	ldr	r2, [r3, #20]
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	f022 0201 	bic.w	r2, r2, #1
 800815e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2220      	movs	r2, #32
 8008164:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800816c:	2b01      	cmp	r3, #1
 800816e:	d135      	bne.n	80081dc <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	2200      	movs	r2, #0
 8008174:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	330c      	adds	r3, #12
 800817c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800817e:	697b      	ldr	r3, [r7, #20]
 8008180:	e853 3f00 	ldrex	r3, [r3]
 8008184:	613b      	str	r3, [r7, #16]
   return(result);
 8008186:	693b      	ldr	r3, [r7, #16]
 8008188:	f023 0310 	bic.w	r3, r3, #16
 800818c:	627b      	str	r3, [r7, #36]	; 0x24
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	330c      	adds	r3, #12
 8008194:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008196:	623a      	str	r2, [r7, #32]
 8008198:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800819a:	69f9      	ldr	r1, [r7, #28]
 800819c:	6a3a      	ldr	r2, [r7, #32]
 800819e:	e841 2300 	strex	r3, r2, [r1]
 80081a2:	61bb      	str	r3, [r7, #24]
   return(result);
 80081a4:	69bb      	ldr	r3, [r7, #24]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d1e5      	bne.n	8008176 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	f003 0310 	and.w	r3, r3, #16
 80081b4:	2b10      	cmp	r3, #16
 80081b6:	d10a      	bne.n	80081ce <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80081b8:	2300      	movs	r3, #0
 80081ba:	60fb      	str	r3, [r7, #12]
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	60fb      	str	r3, [r7, #12]
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	685b      	ldr	r3, [r3, #4]
 80081ca:	60fb      	str	r3, [r7, #12]
 80081cc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80081d2:	4619      	mov	r1, r3
 80081d4:	6878      	ldr	r0, [r7, #4]
 80081d6:	f7ff fdbb 	bl	8007d50 <HAL_UARTEx_RxEventCallback>
 80081da:	e002      	b.n	80081e2 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80081dc:	6878      	ldr	r0, [r7, #4]
 80081de:	f7ff fda3 	bl	8007d28 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80081e2:	2300      	movs	r3, #0
 80081e4:	e002      	b.n	80081ec <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80081e6:	2300      	movs	r3, #0
 80081e8:	e000      	b.n	80081ec <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80081ea:	2302      	movs	r3, #2
  }
}
 80081ec:	4618      	mov	r0, r3
 80081ee:	3730      	adds	r7, #48	; 0x30
 80081f0:	46bd      	mov	sp, r7
 80081f2:	bd80      	pop	{r7, pc}

080081f4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80081f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80081f8:	b0c0      	sub	sp, #256	; 0x100
 80081fa:	af00      	add	r7, sp, #0
 80081fc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008200:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	691b      	ldr	r3, [r3, #16]
 8008208:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800820c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008210:	68d9      	ldr	r1, [r3, #12]
 8008212:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008216:	681a      	ldr	r2, [r3, #0]
 8008218:	ea40 0301 	orr.w	r3, r0, r1
 800821c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800821e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008222:	689a      	ldr	r2, [r3, #8]
 8008224:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008228:	691b      	ldr	r3, [r3, #16]
 800822a:	431a      	orrs	r2, r3
 800822c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008230:	695b      	ldr	r3, [r3, #20]
 8008232:	431a      	orrs	r2, r3
 8008234:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008238:	69db      	ldr	r3, [r3, #28]
 800823a:	4313      	orrs	r3, r2
 800823c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008240:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	68db      	ldr	r3, [r3, #12]
 8008248:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800824c:	f021 010c 	bic.w	r1, r1, #12
 8008250:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008254:	681a      	ldr	r2, [r3, #0]
 8008256:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800825a:	430b      	orrs	r3, r1
 800825c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800825e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	695b      	ldr	r3, [r3, #20]
 8008266:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800826a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800826e:	6999      	ldr	r1, [r3, #24]
 8008270:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008274:	681a      	ldr	r2, [r3, #0]
 8008276:	ea40 0301 	orr.w	r3, r0, r1
 800827a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800827c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008280:	681a      	ldr	r2, [r3, #0]
 8008282:	4b8f      	ldr	r3, [pc, #572]	; (80084c0 <UART_SetConfig+0x2cc>)
 8008284:	429a      	cmp	r2, r3
 8008286:	d005      	beq.n	8008294 <UART_SetConfig+0xa0>
 8008288:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800828c:	681a      	ldr	r2, [r3, #0]
 800828e:	4b8d      	ldr	r3, [pc, #564]	; (80084c4 <UART_SetConfig+0x2d0>)
 8008290:	429a      	cmp	r2, r3
 8008292:	d104      	bne.n	800829e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008294:	f7fe fbd8 	bl	8006a48 <HAL_RCC_GetPCLK2Freq>
 8008298:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800829c:	e003      	b.n	80082a6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800829e:	f7fe fbbf 	bl	8006a20 <HAL_RCC_GetPCLK1Freq>
 80082a2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80082a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082aa:	69db      	ldr	r3, [r3, #28]
 80082ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80082b0:	f040 810c 	bne.w	80084cc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80082b4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80082b8:	2200      	movs	r2, #0
 80082ba:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80082be:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80082c2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80082c6:	4622      	mov	r2, r4
 80082c8:	462b      	mov	r3, r5
 80082ca:	1891      	adds	r1, r2, r2
 80082cc:	65b9      	str	r1, [r7, #88]	; 0x58
 80082ce:	415b      	adcs	r3, r3
 80082d0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80082d2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80082d6:	4621      	mov	r1, r4
 80082d8:	eb12 0801 	adds.w	r8, r2, r1
 80082dc:	4629      	mov	r1, r5
 80082de:	eb43 0901 	adc.w	r9, r3, r1
 80082e2:	f04f 0200 	mov.w	r2, #0
 80082e6:	f04f 0300 	mov.w	r3, #0
 80082ea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80082ee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80082f2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80082f6:	4690      	mov	r8, r2
 80082f8:	4699      	mov	r9, r3
 80082fa:	4623      	mov	r3, r4
 80082fc:	eb18 0303 	adds.w	r3, r8, r3
 8008300:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008304:	462b      	mov	r3, r5
 8008306:	eb49 0303 	adc.w	r3, r9, r3
 800830a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800830e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008312:	685b      	ldr	r3, [r3, #4]
 8008314:	2200      	movs	r2, #0
 8008316:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800831a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800831e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8008322:	460b      	mov	r3, r1
 8008324:	18db      	adds	r3, r3, r3
 8008326:	653b      	str	r3, [r7, #80]	; 0x50
 8008328:	4613      	mov	r3, r2
 800832a:	eb42 0303 	adc.w	r3, r2, r3
 800832e:	657b      	str	r3, [r7, #84]	; 0x54
 8008330:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008334:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8008338:	f7f8 fcd6 	bl	8000ce8 <__aeabi_uldivmod>
 800833c:	4602      	mov	r2, r0
 800833e:	460b      	mov	r3, r1
 8008340:	4b61      	ldr	r3, [pc, #388]	; (80084c8 <UART_SetConfig+0x2d4>)
 8008342:	fba3 2302 	umull	r2, r3, r3, r2
 8008346:	095b      	lsrs	r3, r3, #5
 8008348:	011c      	lsls	r4, r3, #4
 800834a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800834e:	2200      	movs	r2, #0
 8008350:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008354:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8008358:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800835c:	4642      	mov	r2, r8
 800835e:	464b      	mov	r3, r9
 8008360:	1891      	adds	r1, r2, r2
 8008362:	64b9      	str	r1, [r7, #72]	; 0x48
 8008364:	415b      	adcs	r3, r3
 8008366:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008368:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800836c:	4641      	mov	r1, r8
 800836e:	eb12 0a01 	adds.w	sl, r2, r1
 8008372:	4649      	mov	r1, r9
 8008374:	eb43 0b01 	adc.w	fp, r3, r1
 8008378:	f04f 0200 	mov.w	r2, #0
 800837c:	f04f 0300 	mov.w	r3, #0
 8008380:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008384:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008388:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800838c:	4692      	mov	sl, r2
 800838e:	469b      	mov	fp, r3
 8008390:	4643      	mov	r3, r8
 8008392:	eb1a 0303 	adds.w	r3, sl, r3
 8008396:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800839a:	464b      	mov	r3, r9
 800839c:	eb4b 0303 	adc.w	r3, fp, r3
 80083a0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80083a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80083a8:	685b      	ldr	r3, [r3, #4]
 80083aa:	2200      	movs	r2, #0
 80083ac:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80083b0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80083b4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80083b8:	460b      	mov	r3, r1
 80083ba:	18db      	adds	r3, r3, r3
 80083bc:	643b      	str	r3, [r7, #64]	; 0x40
 80083be:	4613      	mov	r3, r2
 80083c0:	eb42 0303 	adc.w	r3, r2, r3
 80083c4:	647b      	str	r3, [r7, #68]	; 0x44
 80083c6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80083ca:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80083ce:	f7f8 fc8b 	bl	8000ce8 <__aeabi_uldivmod>
 80083d2:	4602      	mov	r2, r0
 80083d4:	460b      	mov	r3, r1
 80083d6:	4611      	mov	r1, r2
 80083d8:	4b3b      	ldr	r3, [pc, #236]	; (80084c8 <UART_SetConfig+0x2d4>)
 80083da:	fba3 2301 	umull	r2, r3, r3, r1
 80083de:	095b      	lsrs	r3, r3, #5
 80083e0:	2264      	movs	r2, #100	; 0x64
 80083e2:	fb02 f303 	mul.w	r3, r2, r3
 80083e6:	1acb      	subs	r3, r1, r3
 80083e8:	00db      	lsls	r3, r3, #3
 80083ea:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80083ee:	4b36      	ldr	r3, [pc, #216]	; (80084c8 <UART_SetConfig+0x2d4>)
 80083f0:	fba3 2302 	umull	r2, r3, r3, r2
 80083f4:	095b      	lsrs	r3, r3, #5
 80083f6:	005b      	lsls	r3, r3, #1
 80083f8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80083fc:	441c      	add	r4, r3
 80083fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008402:	2200      	movs	r2, #0
 8008404:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008408:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800840c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008410:	4642      	mov	r2, r8
 8008412:	464b      	mov	r3, r9
 8008414:	1891      	adds	r1, r2, r2
 8008416:	63b9      	str	r1, [r7, #56]	; 0x38
 8008418:	415b      	adcs	r3, r3
 800841a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800841c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008420:	4641      	mov	r1, r8
 8008422:	1851      	adds	r1, r2, r1
 8008424:	6339      	str	r1, [r7, #48]	; 0x30
 8008426:	4649      	mov	r1, r9
 8008428:	414b      	adcs	r3, r1
 800842a:	637b      	str	r3, [r7, #52]	; 0x34
 800842c:	f04f 0200 	mov.w	r2, #0
 8008430:	f04f 0300 	mov.w	r3, #0
 8008434:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8008438:	4659      	mov	r1, fp
 800843a:	00cb      	lsls	r3, r1, #3
 800843c:	4651      	mov	r1, sl
 800843e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008442:	4651      	mov	r1, sl
 8008444:	00ca      	lsls	r2, r1, #3
 8008446:	4610      	mov	r0, r2
 8008448:	4619      	mov	r1, r3
 800844a:	4603      	mov	r3, r0
 800844c:	4642      	mov	r2, r8
 800844e:	189b      	adds	r3, r3, r2
 8008450:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008454:	464b      	mov	r3, r9
 8008456:	460a      	mov	r2, r1
 8008458:	eb42 0303 	adc.w	r3, r2, r3
 800845c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008460:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008464:	685b      	ldr	r3, [r3, #4]
 8008466:	2200      	movs	r2, #0
 8008468:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800846c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8008470:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008474:	460b      	mov	r3, r1
 8008476:	18db      	adds	r3, r3, r3
 8008478:	62bb      	str	r3, [r7, #40]	; 0x28
 800847a:	4613      	mov	r3, r2
 800847c:	eb42 0303 	adc.w	r3, r2, r3
 8008480:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008482:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008486:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800848a:	f7f8 fc2d 	bl	8000ce8 <__aeabi_uldivmod>
 800848e:	4602      	mov	r2, r0
 8008490:	460b      	mov	r3, r1
 8008492:	4b0d      	ldr	r3, [pc, #52]	; (80084c8 <UART_SetConfig+0x2d4>)
 8008494:	fba3 1302 	umull	r1, r3, r3, r2
 8008498:	095b      	lsrs	r3, r3, #5
 800849a:	2164      	movs	r1, #100	; 0x64
 800849c:	fb01 f303 	mul.w	r3, r1, r3
 80084a0:	1ad3      	subs	r3, r2, r3
 80084a2:	00db      	lsls	r3, r3, #3
 80084a4:	3332      	adds	r3, #50	; 0x32
 80084a6:	4a08      	ldr	r2, [pc, #32]	; (80084c8 <UART_SetConfig+0x2d4>)
 80084a8:	fba2 2303 	umull	r2, r3, r2, r3
 80084ac:	095b      	lsrs	r3, r3, #5
 80084ae:	f003 0207 	and.w	r2, r3, #7
 80084b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	4422      	add	r2, r4
 80084ba:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80084bc:	e105      	b.n	80086ca <UART_SetConfig+0x4d6>
 80084be:	bf00      	nop
 80084c0:	40011000 	.word	0x40011000
 80084c4:	40011400 	.word	0x40011400
 80084c8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80084cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80084d0:	2200      	movs	r2, #0
 80084d2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80084d6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80084da:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80084de:	4642      	mov	r2, r8
 80084e0:	464b      	mov	r3, r9
 80084e2:	1891      	adds	r1, r2, r2
 80084e4:	6239      	str	r1, [r7, #32]
 80084e6:	415b      	adcs	r3, r3
 80084e8:	627b      	str	r3, [r7, #36]	; 0x24
 80084ea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80084ee:	4641      	mov	r1, r8
 80084f0:	1854      	adds	r4, r2, r1
 80084f2:	4649      	mov	r1, r9
 80084f4:	eb43 0501 	adc.w	r5, r3, r1
 80084f8:	f04f 0200 	mov.w	r2, #0
 80084fc:	f04f 0300 	mov.w	r3, #0
 8008500:	00eb      	lsls	r3, r5, #3
 8008502:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008506:	00e2      	lsls	r2, r4, #3
 8008508:	4614      	mov	r4, r2
 800850a:	461d      	mov	r5, r3
 800850c:	4643      	mov	r3, r8
 800850e:	18e3      	adds	r3, r4, r3
 8008510:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008514:	464b      	mov	r3, r9
 8008516:	eb45 0303 	adc.w	r3, r5, r3
 800851a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800851e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008522:	685b      	ldr	r3, [r3, #4]
 8008524:	2200      	movs	r2, #0
 8008526:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800852a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800852e:	f04f 0200 	mov.w	r2, #0
 8008532:	f04f 0300 	mov.w	r3, #0
 8008536:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800853a:	4629      	mov	r1, r5
 800853c:	008b      	lsls	r3, r1, #2
 800853e:	4621      	mov	r1, r4
 8008540:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008544:	4621      	mov	r1, r4
 8008546:	008a      	lsls	r2, r1, #2
 8008548:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800854c:	f7f8 fbcc 	bl	8000ce8 <__aeabi_uldivmod>
 8008550:	4602      	mov	r2, r0
 8008552:	460b      	mov	r3, r1
 8008554:	4b60      	ldr	r3, [pc, #384]	; (80086d8 <UART_SetConfig+0x4e4>)
 8008556:	fba3 2302 	umull	r2, r3, r3, r2
 800855a:	095b      	lsrs	r3, r3, #5
 800855c:	011c      	lsls	r4, r3, #4
 800855e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008562:	2200      	movs	r2, #0
 8008564:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008568:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800856c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8008570:	4642      	mov	r2, r8
 8008572:	464b      	mov	r3, r9
 8008574:	1891      	adds	r1, r2, r2
 8008576:	61b9      	str	r1, [r7, #24]
 8008578:	415b      	adcs	r3, r3
 800857a:	61fb      	str	r3, [r7, #28]
 800857c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008580:	4641      	mov	r1, r8
 8008582:	1851      	adds	r1, r2, r1
 8008584:	6139      	str	r1, [r7, #16]
 8008586:	4649      	mov	r1, r9
 8008588:	414b      	adcs	r3, r1
 800858a:	617b      	str	r3, [r7, #20]
 800858c:	f04f 0200 	mov.w	r2, #0
 8008590:	f04f 0300 	mov.w	r3, #0
 8008594:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008598:	4659      	mov	r1, fp
 800859a:	00cb      	lsls	r3, r1, #3
 800859c:	4651      	mov	r1, sl
 800859e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80085a2:	4651      	mov	r1, sl
 80085a4:	00ca      	lsls	r2, r1, #3
 80085a6:	4610      	mov	r0, r2
 80085a8:	4619      	mov	r1, r3
 80085aa:	4603      	mov	r3, r0
 80085ac:	4642      	mov	r2, r8
 80085ae:	189b      	adds	r3, r3, r2
 80085b0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80085b4:	464b      	mov	r3, r9
 80085b6:	460a      	mov	r2, r1
 80085b8:	eb42 0303 	adc.w	r3, r2, r3
 80085bc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80085c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085c4:	685b      	ldr	r3, [r3, #4]
 80085c6:	2200      	movs	r2, #0
 80085c8:	67bb      	str	r3, [r7, #120]	; 0x78
 80085ca:	67fa      	str	r2, [r7, #124]	; 0x7c
 80085cc:	f04f 0200 	mov.w	r2, #0
 80085d0:	f04f 0300 	mov.w	r3, #0
 80085d4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80085d8:	4649      	mov	r1, r9
 80085da:	008b      	lsls	r3, r1, #2
 80085dc:	4641      	mov	r1, r8
 80085de:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80085e2:	4641      	mov	r1, r8
 80085e4:	008a      	lsls	r2, r1, #2
 80085e6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80085ea:	f7f8 fb7d 	bl	8000ce8 <__aeabi_uldivmod>
 80085ee:	4602      	mov	r2, r0
 80085f0:	460b      	mov	r3, r1
 80085f2:	4b39      	ldr	r3, [pc, #228]	; (80086d8 <UART_SetConfig+0x4e4>)
 80085f4:	fba3 1302 	umull	r1, r3, r3, r2
 80085f8:	095b      	lsrs	r3, r3, #5
 80085fa:	2164      	movs	r1, #100	; 0x64
 80085fc:	fb01 f303 	mul.w	r3, r1, r3
 8008600:	1ad3      	subs	r3, r2, r3
 8008602:	011b      	lsls	r3, r3, #4
 8008604:	3332      	adds	r3, #50	; 0x32
 8008606:	4a34      	ldr	r2, [pc, #208]	; (80086d8 <UART_SetConfig+0x4e4>)
 8008608:	fba2 2303 	umull	r2, r3, r2, r3
 800860c:	095b      	lsrs	r3, r3, #5
 800860e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008612:	441c      	add	r4, r3
 8008614:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008618:	2200      	movs	r2, #0
 800861a:	673b      	str	r3, [r7, #112]	; 0x70
 800861c:	677a      	str	r2, [r7, #116]	; 0x74
 800861e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8008622:	4642      	mov	r2, r8
 8008624:	464b      	mov	r3, r9
 8008626:	1891      	adds	r1, r2, r2
 8008628:	60b9      	str	r1, [r7, #8]
 800862a:	415b      	adcs	r3, r3
 800862c:	60fb      	str	r3, [r7, #12]
 800862e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008632:	4641      	mov	r1, r8
 8008634:	1851      	adds	r1, r2, r1
 8008636:	6039      	str	r1, [r7, #0]
 8008638:	4649      	mov	r1, r9
 800863a:	414b      	adcs	r3, r1
 800863c:	607b      	str	r3, [r7, #4]
 800863e:	f04f 0200 	mov.w	r2, #0
 8008642:	f04f 0300 	mov.w	r3, #0
 8008646:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800864a:	4659      	mov	r1, fp
 800864c:	00cb      	lsls	r3, r1, #3
 800864e:	4651      	mov	r1, sl
 8008650:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008654:	4651      	mov	r1, sl
 8008656:	00ca      	lsls	r2, r1, #3
 8008658:	4610      	mov	r0, r2
 800865a:	4619      	mov	r1, r3
 800865c:	4603      	mov	r3, r0
 800865e:	4642      	mov	r2, r8
 8008660:	189b      	adds	r3, r3, r2
 8008662:	66bb      	str	r3, [r7, #104]	; 0x68
 8008664:	464b      	mov	r3, r9
 8008666:	460a      	mov	r2, r1
 8008668:	eb42 0303 	adc.w	r3, r2, r3
 800866c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800866e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008672:	685b      	ldr	r3, [r3, #4]
 8008674:	2200      	movs	r2, #0
 8008676:	663b      	str	r3, [r7, #96]	; 0x60
 8008678:	667a      	str	r2, [r7, #100]	; 0x64
 800867a:	f04f 0200 	mov.w	r2, #0
 800867e:	f04f 0300 	mov.w	r3, #0
 8008682:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8008686:	4649      	mov	r1, r9
 8008688:	008b      	lsls	r3, r1, #2
 800868a:	4641      	mov	r1, r8
 800868c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008690:	4641      	mov	r1, r8
 8008692:	008a      	lsls	r2, r1, #2
 8008694:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8008698:	f7f8 fb26 	bl	8000ce8 <__aeabi_uldivmod>
 800869c:	4602      	mov	r2, r0
 800869e:	460b      	mov	r3, r1
 80086a0:	4b0d      	ldr	r3, [pc, #52]	; (80086d8 <UART_SetConfig+0x4e4>)
 80086a2:	fba3 1302 	umull	r1, r3, r3, r2
 80086a6:	095b      	lsrs	r3, r3, #5
 80086a8:	2164      	movs	r1, #100	; 0x64
 80086aa:	fb01 f303 	mul.w	r3, r1, r3
 80086ae:	1ad3      	subs	r3, r2, r3
 80086b0:	011b      	lsls	r3, r3, #4
 80086b2:	3332      	adds	r3, #50	; 0x32
 80086b4:	4a08      	ldr	r2, [pc, #32]	; (80086d8 <UART_SetConfig+0x4e4>)
 80086b6:	fba2 2303 	umull	r2, r3, r2, r3
 80086ba:	095b      	lsrs	r3, r3, #5
 80086bc:	f003 020f 	and.w	r2, r3, #15
 80086c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	4422      	add	r2, r4
 80086c8:	609a      	str	r2, [r3, #8]
}
 80086ca:	bf00      	nop
 80086cc:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80086d0:	46bd      	mov	sp, r7
 80086d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80086d6:	bf00      	nop
 80086d8:	51eb851f 	.word	0x51eb851f

080086dc <atoi>:
 80086dc:	220a      	movs	r2, #10
 80086de:	2100      	movs	r1, #0
 80086e0:	f001 bf2a 	b.w	800a538 <strtol>

080086e4 <__errno>:
 80086e4:	4b01      	ldr	r3, [pc, #4]	; (80086ec <__errno+0x8>)
 80086e6:	6818      	ldr	r0, [r3, #0]
 80086e8:	4770      	bx	lr
 80086ea:	bf00      	nop
 80086ec:	2000000c 	.word	0x2000000c

080086f0 <__libc_init_array>:
 80086f0:	b570      	push	{r4, r5, r6, lr}
 80086f2:	4d0d      	ldr	r5, [pc, #52]	; (8008728 <__libc_init_array+0x38>)
 80086f4:	4c0d      	ldr	r4, [pc, #52]	; (800872c <__libc_init_array+0x3c>)
 80086f6:	1b64      	subs	r4, r4, r5
 80086f8:	10a4      	asrs	r4, r4, #2
 80086fa:	2600      	movs	r6, #0
 80086fc:	42a6      	cmp	r6, r4
 80086fe:	d109      	bne.n	8008714 <__libc_init_array+0x24>
 8008700:	4d0b      	ldr	r5, [pc, #44]	; (8008730 <__libc_init_array+0x40>)
 8008702:	4c0c      	ldr	r4, [pc, #48]	; (8008734 <__libc_init_array+0x44>)
 8008704:	f004 fd4c 	bl	800d1a0 <_init>
 8008708:	1b64      	subs	r4, r4, r5
 800870a:	10a4      	asrs	r4, r4, #2
 800870c:	2600      	movs	r6, #0
 800870e:	42a6      	cmp	r6, r4
 8008710:	d105      	bne.n	800871e <__libc_init_array+0x2e>
 8008712:	bd70      	pop	{r4, r5, r6, pc}
 8008714:	f855 3b04 	ldr.w	r3, [r5], #4
 8008718:	4798      	blx	r3
 800871a:	3601      	adds	r6, #1
 800871c:	e7ee      	b.n	80086fc <__libc_init_array+0xc>
 800871e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008722:	4798      	blx	r3
 8008724:	3601      	adds	r6, #1
 8008726:	e7f2      	b.n	800870e <__libc_init_array+0x1e>
 8008728:	0800d978 	.word	0x0800d978
 800872c:	0800d978 	.word	0x0800d978
 8008730:	0800d978 	.word	0x0800d978
 8008734:	0800d97c 	.word	0x0800d97c

08008738 <malloc>:
 8008738:	4b02      	ldr	r3, [pc, #8]	; (8008744 <malloc+0xc>)
 800873a:	4601      	mov	r1, r0
 800873c:	6818      	ldr	r0, [r3, #0]
 800873e:	f000 b87f 	b.w	8008840 <_malloc_r>
 8008742:	bf00      	nop
 8008744:	2000000c 	.word	0x2000000c

08008748 <free>:
 8008748:	4b02      	ldr	r3, [pc, #8]	; (8008754 <free+0xc>)
 800874a:	4601      	mov	r1, r0
 800874c:	6818      	ldr	r0, [r3, #0]
 800874e:	f000 b80b 	b.w	8008768 <_free_r>
 8008752:	bf00      	nop
 8008754:	2000000c 	.word	0x2000000c

08008758 <memset>:
 8008758:	4402      	add	r2, r0
 800875a:	4603      	mov	r3, r0
 800875c:	4293      	cmp	r3, r2
 800875e:	d100      	bne.n	8008762 <memset+0xa>
 8008760:	4770      	bx	lr
 8008762:	f803 1b01 	strb.w	r1, [r3], #1
 8008766:	e7f9      	b.n	800875c <memset+0x4>

08008768 <_free_r>:
 8008768:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800876a:	2900      	cmp	r1, #0
 800876c:	d044      	beq.n	80087f8 <_free_r+0x90>
 800876e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008772:	9001      	str	r0, [sp, #4]
 8008774:	2b00      	cmp	r3, #0
 8008776:	f1a1 0404 	sub.w	r4, r1, #4
 800877a:	bfb8      	it	lt
 800877c:	18e4      	addlt	r4, r4, r3
 800877e:	f003 f923 	bl	800b9c8 <__malloc_lock>
 8008782:	4a1e      	ldr	r2, [pc, #120]	; (80087fc <_free_r+0x94>)
 8008784:	9801      	ldr	r0, [sp, #4]
 8008786:	6813      	ldr	r3, [r2, #0]
 8008788:	b933      	cbnz	r3, 8008798 <_free_r+0x30>
 800878a:	6063      	str	r3, [r4, #4]
 800878c:	6014      	str	r4, [r2, #0]
 800878e:	b003      	add	sp, #12
 8008790:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008794:	f003 b91e 	b.w	800b9d4 <__malloc_unlock>
 8008798:	42a3      	cmp	r3, r4
 800879a:	d908      	bls.n	80087ae <_free_r+0x46>
 800879c:	6825      	ldr	r5, [r4, #0]
 800879e:	1961      	adds	r1, r4, r5
 80087a0:	428b      	cmp	r3, r1
 80087a2:	bf01      	itttt	eq
 80087a4:	6819      	ldreq	r1, [r3, #0]
 80087a6:	685b      	ldreq	r3, [r3, #4]
 80087a8:	1949      	addeq	r1, r1, r5
 80087aa:	6021      	streq	r1, [r4, #0]
 80087ac:	e7ed      	b.n	800878a <_free_r+0x22>
 80087ae:	461a      	mov	r2, r3
 80087b0:	685b      	ldr	r3, [r3, #4]
 80087b2:	b10b      	cbz	r3, 80087b8 <_free_r+0x50>
 80087b4:	42a3      	cmp	r3, r4
 80087b6:	d9fa      	bls.n	80087ae <_free_r+0x46>
 80087b8:	6811      	ldr	r1, [r2, #0]
 80087ba:	1855      	adds	r5, r2, r1
 80087bc:	42a5      	cmp	r5, r4
 80087be:	d10b      	bne.n	80087d8 <_free_r+0x70>
 80087c0:	6824      	ldr	r4, [r4, #0]
 80087c2:	4421      	add	r1, r4
 80087c4:	1854      	adds	r4, r2, r1
 80087c6:	42a3      	cmp	r3, r4
 80087c8:	6011      	str	r1, [r2, #0]
 80087ca:	d1e0      	bne.n	800878e <_free_r+0x26>
 80087cc:	681c      	ldr	r4, [r3, #0]
 80087ce:	685b      	ldr	r3, [r3, #4]
 80087d0:	6053      	str	r3, [r2, #4]
 80087d2:	4421      	add	r1, r4
 80087d4:	6011      	str	r1, [r2, #0]
 80087d6:	e7da      	b.n	800878e <_free_r+0x26>
 80087d8:	d902      	bls.n	80087e0 <_free_r+0x78>
 80087da:	230c      	movs	r3, #12
 80087dc:	6003      	str	r3, [r0, #0]
 80087de:	e7d6      	b.n	800878e <_free_r+0x26>
 80087e0:	6825      	ldr	r5, [r4, #0]
 80087e2:	1961      	adds	r1, r4, r5
 80087e4:	428b      	cmp	r3, r1
 80087e6:	bf04      	itt	eq
 80087e8:	6819      	ldreq	r1, [r3, #0]
 80087ea:	685b      	ldreq	r3, [r3, #4]
 80087ec:	6063      	str	r3, [r4, #4]
 80087ee:	bf04      	itt	eq
 80087f0:	1949      	addeq	r1, r1, r5
 80087f2:	6021      	streq	r1, [r4, #0]
 80087f4:	6054      	str	r4, [r2, #4]
 80087f6:	e7ca      	b.n	800878e <_free_r+0x26>
 80087f8:	b003      	add	sp, #12
 80087fa:	bd30      	pop	{r4, r5, pc}
 80087fc:	200005ac 	.word	0x200005ac

08008800 <sbrk_aligned>:
 8008800:	b570      	push	{r4, r5, r6, lr}
 8008802:	4e0e      	ldr	r6, [pc, #56]	; (800883c <sbrk_aligned+0x3c>)
 8008804:	460c      	mov	r4, r1
 8008806:	6831      	ldr	r1, [r6, #0]
 8008808:	4605      	mov	r5, r0
 800880a:	b911      	cbnz	r1, 8008812 <sbrk_aligned+0x12>
 800880c:	f000 ff06 	bl	800961c <_sbrk_r>
 8008810:	6030      	str	r0, [r6, #0]
 8008812:	4621      	mov	r1, r4
 8008814:	4628      	mov	r0, r5
 8008816:	f000 ff01 	bl	800961c <_sbrk_r>
 800881a:	1c43      	adds	r3, r0, #1
 800881c:	d00a      	beq.n	8008834 <sbrk_aligned+0x34>
 800881e:	1cc4      	adds	r4, r0, #3
 8008820:	f024 0403 	bic.w	r4, r4, #3
 8008824:	42a0      	cmp	r0, r4
 8008826:	d007      	beq.n	8008838 <sbrk_aligned+0x38>
 8008828:	1a21      	subs	r1, r4, r0
 800882a:	4628      	mov	r0, r5
 800882c:	f000 fef6 	bl	800961c <_sbrk_r>
 8008830:	3001      	adds	r0, #1
 8008832:	d101      	bne.n	8008838 <sbrk_aligned+0x38>
 8008834:	f04f 34ff 	mov.w	r4, #4294967295
 8008838:	4620      	mov	r0, r4
 800883a:	bd70      	pop	{r4, r5, r6, pc}
 800883c:	200005b0 	.word	0x200005b0

08008840 <_malloc_r>:
 8008840:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008844:	1ccd      	adds	r5, r1, #3
 8008846:	f025 0503 	bic.w	r5, r5, #3
 800884a:	3508      	adds	r5, #8
 800884c:	2d0c      	cmp	r5, #12
 800884e:	bf38      	it	cc
 8008850:	250c      	movcc	r5, #12
 8008852:	2d00      	cmp	r5, #0
 8008854:	4607      	mov	r7, r0
 8008856:	db01      	blt.n	800885c <_malloc_r+0x1c>
 8008858:	42a9      	cmp	r1, r5
 800885a:	d905      	bls.n	8008868 <_malloc_r+0x28>
 800885c:	230c      	movs	r3, #12
 800885e:	603b      	str	r3, [r7, #0]
 8008860:	2600      	movs	r6, #0
 8008862:	4630      	mov	r0, r6
 8008864:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008868:	4e2e      	ldr	r6, [pc, #184]	; (8008924 <_malloc_r+0xe4>)
 800886a:	f003 f8ad 	bl	800b9c8 <__malloc_lock>
 800886e:	6833      	ldr	r3, [r6, #0]
 8008870:	461c      	mov	r4, r3
 8008872:	bb34      	cbnz	r4, 80088c2 <_malloc_r+0x82>
 8008874:	4629      	mov	r1, r5
 8008876:	4638      	mov	r0, r7
 8008878:	f7ff ffc2 	bl	8008800 <sbrk_aligned>
 800887c:	1c43      	adds	r3, r0, #1
 800887e:	4604      	mov	r4, r0
 8008880:	d14d      	bne.n	800891e <_malloc_r+0xde>
 8008882:	6834      	ldr	r4, [r6, #0]
 8008884:	4626      	mov	r6, r4
 8008886:	2e00      	cmp	r6, #0
 8008888:	d140      	bne.n	800890c <_malloc_r+0xcc>
 800888a:	6823      	ldr	r3, [r4, #0]
 800888c:	4631      	mov	r1, r6
 800888e:	4638      	mov	r0, r7
 8008890:	eb04 0803 	add.w	r8, r4, r3
 8008894:	f000 fec2 	bl	800961c <_sbrk_r>
 8008898:	4580      	cmp	r8, r0
 800889a:	d13a      	bne.n	8008912 <_malloc_r+0xd2>
 800889c:	6821      	ldr	r1, [r4, #0]
 800889e:	3503      	adds	r5, #3
 80088a0:	1a6d      	subs	r5, r5, r1
 80088a2:	f025 0503 	bic.w	r5, r5, #3
 80088a6:	3508      	adds	r5, #8
 80088a8:	2d0c      	cmp	r5, #12
 80088aa:	bf38      	it	cc
 80088ac:	250c      	movcc	r5, #12
 80088ae:	4629      	mov	r1, r5
 80088b0:	4638      	mov	r0, r7
 80088b2:	f7ff ffa5 	bl	8008800 <sbrk_aligned>
 80088b6:	3001      	adds	r0, #1
 80088b8:	d02b      	beq.n	8008912 <_malloc_r+0xd2>
 80088ba:	6823      	ldr	r3, [r4, #0]
 80088bc:	442b      	add	r3, r5
 80088be:	6023      	str	r3, [r4, #0]
 80088c0:	e00e      	b.n	80088e0 <_malloc_r+0xa0>
 80088c2:	6822      	ldr	r2, [r4, #0]
 80088c4:	1b52      	subs	r2, r2, r5
 80088c6:	d41e      	bmi.n	8008906 <_malloc_r+0xc6>
 80088c8:	2a0b      	cmp	r2, #11
 80088ca:	d916      	bls.n	80088fa <_malloc_r+0xba>
 80088cc:	1961      	adds	r1, r4, r5
 80088ce:	42a3      	cmp	r3, r4
 80088d0:	6025      	str	r5, [r4, #0]
 80088d2:	bf18      	it	ne
 80088d4:	6059      	strne	r1, [r3, #4]
 80088d6:	6863      	ldr	r3, [r4, #4]
 80088d8:	bf08      	it	eq
 80088da:	6031      	streq	r1, [r6, #0]
 80088dc:	5162      	str	r2, [r4, r5]
 80088de:	604b      	str	r3, [r1, #4]
 80088e0:	4638      	mov	r0, r7
 80088e2:	f104 060b 	add.w	r6, r4, #11
 80088e6:	f003 f875 	bl	800b9d4 <__malloc_unlock>
 80088ea:	f026 0607 	bic.w	r6, r6, #7
 80088ee:	1d23      	adds	r3, r4, #4
 80088f0:	1af2      	subs	r2, r6, r3
 80088f2:	d0b6      	beq.n	8008862 <_malloc_r+0x22>
 80088f4:	1b9b      	subs	r3, r3, r6
 80088f6:	50a3      	str	r3, [r4, r2]
 80088f8:	e7b3      	b.n	8008862 <_malloc_r+0x22>
 80088fa:	6862      	ldr	r2, [r4, #4]
 80088fc:	42a3      	cmp	r3, r4
 80088fe:	bf0c      	ite	eq
 8008900:	6032      	streq	r2, [r6, #0]
 8008902:	605a      	strne	r2, [r3, #4]
 8008904:	e7ec      	b.n	80088e0 <_malloc_r+0xa0>
 8008906:	4623      	mov	r3, r4
 8008908:	6864      	ldr	r4, [r4, #4]
 800890a:	e7b2      	b.n	8008872 <_malloc_r+0x32>
 800890c:	4634      	mov	r4, r6
 800890e:	6876      	ldr	r6, [r6, #4]
 8008910:	e7b9      	b.n	8008886 <_malloc_r+0x46>
 8008912:	230c      	movs	r3, #12
 8008914:	603b      	str	r3, [r7, #0]
 8008916:	4638      	mov	r0, r7
 8008918:	f003 f85c 	bl	800b9d4 <__malloc_unlock>
 800891c:	e7a1      	b.n	8008862 <_malloc_r+0x22>
 800891e:	6025      	str	r5, [r4, #0]
 8008920:	e7de      	b.n	80088e0 <_malloc_r+0xa0>
 8008922:	bf00      	nop
 8008924:	200005ac 	.word	0x200005ac

08008928 <__cvt>:
 8008928:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800892c:	ec55 4b10 	vmov	r4, r5, d0
 8008930:	2d00      	cmp	r5, #0
 8008932:	460e      	mov	r6, r1
 8008934:	4619      	mov	r1, r3
 8008936:	462b      	mov	r3, r5
 8008938:	bfbb      	ittet	lt
 800893a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800893e:	461d      	movlt	r5, r3
 8008940:	2300      	movge	r3, #0
 8008942:	232d      	movlt	r3, #45	; 0x2d
 8008944:	700b      	strb	r3, [r1, #0]
 8008946:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008948:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800894c:	4691      	mov	r9, r2
 800894e:	f023 0820 	bic.w	r8, r3, #32
 8008952:	bfbc      	itt	lt
 8008954:	4622      	movlt	r2, r4
 8008956:	4614      	movlt	r4, r2
 8008958:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800895c:	d005      	beq.n	800896a <__cvt+0x42>
 800895e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008962:	d100      	bne.n	8008966 <__cvt+0x3e>
 8008964:	3601      	adds	r6, #1
 8008966:	2102      	movs	r1, #2
 8008968:	e000      	b.n	800896c <__cvt+0x44>
 800896a:	2103      	movs	r1, #3
 800896c:	ab03      	add	r3, sp, #12
 800896e:	9301      	str	r3, [sp, #4]
 8008970:	ab02      	add	r3, sp, #8
 8008972:	9300      	str	r3, [sp, #0]
 8008974:	ec45 4b10 	vmov	d0, r4, r5
 8008978:	4653      	mov	r3, sl
 800897a:	4632      	mov	r2, r6
 800897c:	f001 fe90 	bl	800a6a0 <_dtoa_r>
 8008980:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008984:	4607      	mov	r7, r0
 8008986:	d102      	bne.n	800898e <__cvt+0x66>
 8008988:	f019 0f01 	tst.w	r9, #1
 800898c:	d022      	beq.n	80089d4 <__cvt+0xac>
 800898e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008992:	eb07 0906 	add.w	r9, r7, r6
 8008996:	d110      	bne.n	80089ba <__cvt+0x92>
 8008998:	783b      	ldrb	r3, [r7, #0]
 800899a:	2b30      	cmp	r3, #48	; 0x30
 800899c:	d10a      	bne.n	80089b4 <__cvt+0x8c>
 800899e:	2200      	movs	r2, #0
 80089a0:	2300      	movs	r3, #0
 80089a2:	4620      	mov	r0, r4
 80089a4:	4629      	mov	r1, r5
 80089a6:	f7f8 f8bf 	bl	8000b28 <__aeabi_dcmpeq>
 80089aa:	b918      	cbnz	r0, 80089b4 <__cvt+0x8c>
 80089ac:	f1c6 0601 	rsb	r6, r6, #1
 80089b0:	f8ca 6000 	str.w	r6, [sl]
 80089b4:	f8da 3000 	ldr.w	r3, [sl]
 80089b8:	4499      	add	r9, r3
 80089ba:	2200      	movs	r2, #0
 80089bc:	2300      	movs	r3, #0
 80089be:	4620      	mov	r0, r4
 80089c0:	4629      	mov	r1, r5
 80089c2:	f7f8 f8b1 	bl	8000b28 <__aeabi_dcmpeq>
 80089c6:	b108      	cbz	r0, 80089cc <__cvt+0xa4>
 80089c8:	f8cd 900c 	str.w	r9, [sp, #12]
 80089cc:	2230      	movs	r2, #48	; 0x30
 80089ce:	9b03      	ldr	r3, [sp, #12]
 80089d0:	454b      	cmp	r3, r9
 80089d2:	d307      	bcc.n	80089e4 <__cvt+0xbc>
 80089d4:	9b03      	ldr	r3, [sp, #12]
 80089d6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80089d8:	1bdb      	subs	r3, r3, r7
 80089da:	4638      	mov	r0, r7
 80089dc:	6013      	str	r3, [r2, #0]
 80089de:	b004      	add	sp, #16
 80089e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089e4:	1c59      	adds	r1, r3, #1
 80089e6:	9103      	str	r1, [sp, #12]
 80089e8:	701a      	strb	r2, [r3, #0]
 80089ea:	e7f0      	b.n	80089ce <__cvt+0xa6>

080089ec <__exponent>:
 80089ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80089ee:	4603      	mov	r3, r0
 80089f0:	2900      	cmp	r1, #0
 80089f2:	bfb8      	it	lt
 80089f4:	4249      	neglt	r1, r1
 80089f6:	f803 2b02 	strb.w	r2, [r3], #2
 80089fa:	bfb4      	ite	lt
 80089fc:	222d      	movlt	r2, #45	; 0x2d
 80089fe:	222b      	movge	r2, #43	; 0x2b
 8008a00:	2909      	cmp	r1, #9
 8008a02:	7042      	strb	r2, [r0, #1]
 8008a04:	dd2a      	ble.n	8008a5c <__exponent+0x70>
 8008a06:	f10d 0407 	add.w	r4, sp, #7
 8008a0a:	46a4      	mov	ip, r4
 8008a0c:	270a      	movs	r7, #10
 8008a0e:	46a6      	mov	lr, r4
 8008a10:	460a      	mov	r2, r1
 8008a12:	fb91 f6f7 	sdiv	r6, r1, r7
 8008a16:	fb07 1516 	mls	r5, r7, r6, r1
 8008a1a:	3530      	adds	r5, #48	; 0x30
 8008a1c:	2a63      	cmp	r2, #99	; 0x63
 8008a1e:	f104 34ff 	add.w	r4, r4, #4294967295
 8008a22:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008a26:	4631      	mov	r1, r6
 8008a28:	dcf1      	bgt.n	8008a0e <__exponent+0x22>
 8008a2a:	3130      	adds	r1, #48	; 0x30
 8008a2c:	f1ae 0502 	sub.w	r5, lr, #2
 8008a30:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008a34:	1c44      	adds	r4, r0, #1
 8008a36:	4629      	mov	r1, r5
 8008a38:	4561      	cmp	r1, ip
 8008a3a:	d30a      	bcc.n	8008a52 <__exponent+0x66>
 8008a3c:	f10d 0209 	add.w	r2, sp, #9
 8008a40:	eba2 020e 	sub.w	r2, r2, lr
 8008a44:	4565      	cmp	r5, ip
 8008a46:	bf88      	it	hi
 8008a48:	2200      	movhi	r2, #0
 8008a4a:	4413      	add	r3, r2
 8008a4c:	1a18      	subs	r0, r3, r0
 8008a4e:	b003      	add	sp, #12
 8008a50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a52:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008a56:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008a5a:	e7ed      	b.n	8008a38 <__exponent+0x4c>
 8008a5c:	2330      	movs	r3, #48	; 0x30
 8008a5e:	3130      	adds	r1, #48	; 0x30
 8008a60:	7083      	strb	r3, [r0, #2]
 8008a62:	70c1      	strb	r1, [r0, #3]
 8008a64:	1d03      	adds	r3, r0, #4
 8008a66:	e7f1      	b.n	8008a4c <__exponent+0x60>

08008a68 <_printf_float>:
 8008a68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a6c:	ed2d 8b02 	vpush	{d8}
 8008a70:	b08d      	sub	sp, #52	; 0x34
 8008a72:	460c      	mov	r4, r1
 8008a74:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008a78:	4616      	mov	r6, r2
 8008a7a:	461f      	mov	r7, r3
 8008a7c:	4605      	mov	r5, r0
 8008a7e:	f002 ff7f 	bl	800b980 <_localeconv_r>
 8008a82:	f8d0 a000 	ldr.w	sl, [r0]
 8008a86:	4650      	mov	r0, sl
 8008a88:	f7f7 fbcc 	bl	8000224 <strlen>
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	930a      	str	r3, [sp, #40]	; 0x28
 8008a90:	6823      	ldr	r3, [r4, #0]
 8008a92:	9305      	str	r3, [sp, #20]
 8008a94:	f8d8 3000 	ldr.w	r3, [r8]
 8008a98:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008a9c:	3307      	adds	r3, #7
 8008a9e:	f023 0307 	bic.w	r3, r3, #7
 8008aa2:	f103 0208 	add.w	r2, r3, #8
 8008aa6:	f8c8 2000 	str.w	r2, [r8]
 8008aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aae:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008ab2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008ab6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008aba:	9307      	str	r3, [sp, #28]
 8008abc:	f8cd 8018 	str.w	r8, [sp, #24]
 8008ac0:	ee08 0a10 	vmov	s16, r0
 8008ac4:	4b9f      	ldr	r3, [pc, #636]	; (8008d44 <_printf_float+0x2dc>)
 8008ac6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008aca:	f04f 32ff 	mov.w	r2, #4294967295
 8008ace:	f7f8 f85d 	bl	8000b8c <__aeabi_dcmpun>
 8008ad2:	bb88      	cbnz	r0, 8008b38 <_printf_float+0xd0>
 8008ad4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008ad8:	4b9a      	ldr	r3, [pc, #616]	; (8008d44 <_printf_float+0x2dc>)
 8008ada:	f04f 32ff 	mov.w	r2, #4294967295
 8008ade:	f7f8 f837 	bl	8000b50 <__aeabi_dcmple>
 8008ae2:	bb48      	cbnz	r0, 8008b38 <_printf_float+0xd0>
 8008ae4:	2200      	movs	r2, #0
 8008ae6:	2300      	movs	r3, #0
 8008ae8:	4640      	mov	r0, r8
 8008aea:	4649      	mov	r1, r9
 8008aec:	f7f8 f826 	bl	8000b3c <__aeabi_dcmplt>
 8008af0:	b110      	cbz	r0, 8008af8 <_printf_float+0x90>
 8008af2:	232d      	movs	r3, #45	; 0x2d
 8008af4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008af8:	4b93      	ldr	r3, [pc, #588]	; (8008d48 <_printf_float+0x2e0>)
 8008afa:	4894      	ldr	r0, [pc, #592]	; (8008d4c <_printf_float+0x2e4>)
 8008afc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008b00:	bf94      	ite	ls
 8008b02:	4698      	movls	r8, r3
 8008b04:	4680      	movhi	r8, r0
 8008b06:	2303      	movs	r3, #3
 8008b08:	6123      	str	r3, [r4, #16]
 8008b0a:	9b05      	ldr	r3, [sp, #20]
 8008b0c:	f023 0204 	bic.w	r2, r3, #4
 8008b10:	6022      	str	r2, [r4, #0]
 8008b12:	f04f 0900 	mov.w	r9, #0
 8008b16:	9700      	str	r7, [sp, #0]
 8008b18:	4633      	mov	r3, r6
 8008b1a:	aa0b      	add	r2, sp, #44	; 0x2c
 8008b1c:	4621      	mov	r1, r4
 8008b1e:	4628      	mov	r0, r5
 8008b20:	f000 f9d8 	bl	8008ed4 <_printf_common>
 8008b24:	3001      	adds	r0, #1
 8008b26:	f040 8090 	bne.w	8008c4a <_printf_float+0x1e2>
 8008b2a:	f04f 30ff 	mov.w	r0, #4294967295
 8008b2e:	b00d      	add	sp, #52	; 0x34
 8008b30:	ecbd 8b02 	vpop	{d8}
 8008b34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b38:	4642      	mov	r2, r8
 8008b3a:	464b      	mov	r3, r9
 8008b3c:	4640      	mov	r0, r8
 8008b3e:	4649      	mov	r1, r9
 8008b40:	f7f8 f824 	bl	8000b8c <__aeabi_dcmpun>
 8008b44:	b140      	cbz	r0, 8008b58 <_printf_float+0xf0>
 8008b46:	464b      	mov	r3, r9
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	bfbc      	itt	lt
 8008b4c:	232d      	movlt	r3, #45	; 0x2d
 8008b4e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008b52:	487f      	ldr	r0, [pc, #508]	; (8008d50 <_printf_float+0x2e8>)
 8008b54:	4b7f      	ldr	r3, [pc, #508]	; (8008d54 <_printf_float+0x2ec>)
 8008b56:	e7d1      	b.n	8008afc <_printf_float+0x94>
 8008b58:	6863      	ldr	r3, [r4, #4]
 8008b5a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008b5e:	9206      	str	r2, [sp, #24]
 8008b60:	1c5a      	adds	r2, r3, #1
 8008b62:	d13f      	bne.n	8008be4 <_printf_float+0x17c>
 8008b64:	2306      	movs	r3, #6
 8008b66:	6063      	str	r3, [r4, #4]
 8008b68:	9b05      	ldr	r3, [sp, #20]
 8008b6a:	6861      	ldr	r1, [r4, #4]
 8008b6c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008b70:	2300      	movs	r3, #0
 8008b72:	9303      	str	r3, [sp, #12]
 8008b74:	ab0a      	add	r3, sp, #40	; 0x28
 8008b76:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008b7a:	ab09      	add	r3, sp, #36	; 0x24
 8008b7c:	ec49 8b10 	vmov	d0, r8, r9
 8008b80:	9300      	str	r3, [sp, #0]
 8008b82:	6022      	str	r2, [r4, #0]
 8008b84:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008b88:	4628      	mov	r0, r5
 8008b8a:	f7ff fecd 	bl	8008928 <__cvt>
 8008b8e:	9b06      	ldr	r3, [sp, #24]
 8008b90:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008b92:	2b47      	cmp	r3, #71	; 0x47
 8008b94:	4680      	mov	r8, r0
 8008b96:	d108      	bne.n	8008baa <_printf_float+0x142>
 8008b98:	1cc8      	adds	r0, r1, #3
 8008b9a:	db02      	blt.n	8008ba2 <_printf_float+0x13a>
 8008b9c:	6863      	ldr	r3, [r4, #4]
 8008b9e:	4299      	cmp	r1, r3
 8008ba0:	dd41      	ble.n	8008c26 <_printf_float+0x1be>
 8008ba2:	f1ab 0b02 	sub.w	fp, fp, #2
 8008ba6:	fa5f fb8b 	uxtb.w	fp, fp
 8008baa:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008bae:	d820      	bhi.n	8008bf2 <_printf_float+0x18a>
 8008bb0:	3901      	subs	r1, #1
 8008bb2:	465a      	mov	r2, fp
 8008bb4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008bb8:	9109      	str	r1, [sp, #36]	; 0x24
 8008bba:	f7ff ff17 	bl	80089ec <__exponent>
 8008bbe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008bc0:	1813      	adds	r3, r2, r0
 8008bc2:	2a01      	cmp	r2, #1
 8008bc4:	4681      	mov	r9, r0
 8008bc6:	6123      	str	r3, [r4, #16]
 8008bc8:	dc02      	bgt.n	8008bd0 <_printf_float+0x168>
 8008bca:	6822      	ldr	r2, [r4, #0]
 8008bcc:	07d2      	lsls	r2, r2, #31
 8008bce:	d501      	bpl.n	8008bd4 <_printf_float+0x16c>
 8008bd0:	3301      	adds	r3, #1
 8008bd2:	6123      	str	r3, [r4, #16]
 8008bd4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d09c      	beq.n	8008b16 <_printf_float+0xae>
 8008bdc:	232d      	movs	r3, #45	; 0x2d
 8008bde:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008be2:	e798      	b.n	8008b16 <_printf_float+0xae>
 8008be4:	9a06      	ldr	r2, [sp, #24]
 8008be6:	2a47      	cmp	r2, #71	; 0x47
 8008be8:	d1be      	bne.n	8008b68 <_printf_float+0x100>
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d1bc      	bne.n	8008b68 <_printf_float+0x100>
 8008bee:	2301      	movs	r3, #1
 8008bf0:	e7b9      	b.n	8008b66 <_printf_float+0xfe>
 8008bf2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008bf6:	d118      	bne.n	8008c2a <_printf_float+0x1c2>
 8008bf8:	2900      	cmp	r1, #0
 8008bfa:	6863      	ldr	r3, [r4, #4]
 8008bfc:	dd0b      	ble.n	8008c16 <_printf_float+0x1ae>
 8008bfe:	6121      	str	r1, [r4, #16]
 8008c00:	b913      	cbnz	r3, 8008c08 <_printf_float+0x1a0>
 8008c02:	6822      	ldr	r2, [r4, #0]
 8008c04:	07d0      	lsls	r0, r2, #31
 8008c06:	d502      	bpl.n	8008c0e <_printf_float+0x1a6>
 8008c08:	3301      	adds	r3, #1
 8008c0a:	440b      	add	r3, r1
 8008c0c:	6123      	str	r3, [r4, #16]
 8008c0e:	65a1      	str	r1, [r4, #88]	; 0x58
 8008c10:	f04f 0900 	mov.w	r9, #0
 8008c14:	e7de      	b.n	8008bd4 <_printf_float+0x16c>
 8008c16:	b913      	cbnz	r3, 8008c1e <_printf_float+0x1b6>
 8008c18:	6822      	ldr	r2, [r4, #0]
 8008c1a:	07d2      	lsls	r2, r2, #31
 8008c1c:	d501      	bpl.n	8008c22 <_printf_float+0x1ba>
 8008c1e:	3302      	adds	r3, #2
 8008c20:	e7f4      	b.n	8008c0c <_printf_float+0x1a4>
 8008c22:	2301      	movs	r3, #1
 8008c24:	e7f2      	b.n	8008c0c <_printf_float+0x1a4>
 8008c26:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008c2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c2c:	4299      	cmp	r1, r3
 8008c2e:	db05      	blt.n	8008c3c <_printf_float+0x1d4>
 8008c30:	6823      	ldr	r3, [r4, #0]
 8008c32:	6121      	str	r1, [r4, #16]
 8008c34:	07d8      	lsls	r0, r3, #31
 8008c36:	d5ea      	bpl.n	8008c0e <_printf_float+0x1a6>
 8008c38:	1c4b      	adds	r3, r1, #1
 8008c3a:	e7e7      	b.n	8008c0c <_printf_float+0x1a4>
 8008c3c:	2900      	cmp	r1, #0
 8008c3e:	bfd4      	ite	le
 8008c40:	f1c1 0202 	rsble	r2, r1, #2
 8008c44:	2201      	movgt	r2, #1
 8008c46:	4413      	add	r3, r2
 8008c48:	e7e0      	b.n	8008c0c <_printf_float+0x1a4>
 8008c4a:	6823      	ldr	r3, [r4, #0]
 8008c4c:	055a      	lsls	r2, r3, #21
 8008c4e:	d407      	bmi.n	8008c60 <_printf_float+0x1f8>
 8008c50:	6923      	ldr	r3, [r4, #16]
 8008c52:	4642      	mov	r2, r8
 8008c54:	4631      	mov	r1, r6
 8008c56:	4628      	mov	r0, r5
 8008c58:	47b8      	blx	r7
 8008c5a:	3001      	adds	r0, #1
 8008c5c:	d12c      	bne.n	8008cb8 <_printf_float+0x250>
 8008c5e:	e764      	b.n	8008b2a <_printf_float+0xc2>
 8008c60:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008c64:	f240 80e0 	bls.w	8008e28 <_printf_float+0x3c0>
 8008c68:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	2300      	movs	r3, #0
 8008c70:	f7f7 ff5a 	bl	8000b28 <__aeabi_dcmpeq>
 8008c74:	2800      	cmp	r0, #0
 8008c76:	d034      	beq.n	8008ce2 <_printf_float+0x27a>
 8008c78:	4a37      	ldr	r2, [pc, #220]	; (8008d58 <_printf_float+0x2f0>)
 8008c7a:	2301      	movs	r3, #1
 8008c7c:	4631      	mov	r1, r6
 8008c7e:	4628      	mov	r0, r5
 8008c80:	47b8      	blx	r7
 8008c82:	3001      	adds	r0, #1
 8008c84:	f43f af51 	beq.w	8008b2a <_printf_float+0xc2>
 8008c88:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008c8c:	429a      	cmp	r2, r3
 8008c8e:	db02      	blt.n	8008c96 <_printf_float+0x22e>
 8008c90:	6823      	ldr	r3, [r4, #0]
 8008c92:	07d8      	lsls	r0, r3, #31
 8008c94:	d510      	bpl.n	8008cb8 <_printf_float+0x250>
 8008c96:	ee18 3a10 	vmov	r3, s16
 8008c9a:	4652      	mov	r2, sl
 8008c9c:	4631      	mov	r1, r6
 8008c9e:	4628      	mov	r0, r5
 8008ca0:	47b8      	blx	r7
 8008ca2:	3001      	adds	r0, #1
 8008ca4:	f43f af41 	beq.w	8008b2a <_printf_float+0xc2>
 8008ca8:	f04f 0800 	mov.w	r8, #0
 8008cac:	f104 091a 	add.w	r9, r4, #26
 8008cb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008cb2:	3b01      	subs	r3, #1
 8008cb4:	4543      	cmp	r3, r8
 8008cb6:	dc09      	bgt.n	8008ccc <_printf_float+0x264>
 8008cb8:	6823      	ldr	r3, [r4, #0]
 8008cba:	079b      	lsls	r3, r3, #30
 8008cbc:	f100 8105 	bmi.w	8008eca <_printf_float+0x462>
 8008cc0:	68e0      	ldr	r0, [r4, #12]
 8008cc2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008cc4:	4298      	cmp	r0, r3
 8008cc6:	bfb8      	it	lt
 8008cc8:	4618      	movlt	r0, r3
 8008cca:	e730      	b.n	8008b2e <_printf_float+0xc6>
 8008ccc:	2301      	movs	r3, #1
 8008cce:	464a      	mov	r2, r9
 8008cd0:	4631      	mov	r1, r6
 8008cd2:	4628      	mov	r0, r5
 8008cd4:	47b8      	blx	r7
 8008cd6:	3001      	adds	r0, #1
 8008cd8:	f43f af27 	beq.w	8008b2a <_printf_float+0xc2>
 8008cdc:	f108 0801 	add.w	r8, r8, #1
 8008ce0:	e7e6      	b.n	8008cb0 <_printf_float+0x248>
 8008ce2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	dc39      	bgt.n	8008d5c <_printf_float+0x2f4>
 8008ce8:	4a1b      	ldr	r2, [pc, #108]	; (8008d58 <_printf_float+0x2f0>)
 8008cea:	2301      	movs	r3, #1
 8008cec:	4631      	mov	r1, r6
 8008cee:	4628      	mov	r0, r5
 8008cf0:	47b8      	blx	r7
 8008cf2:	3001      	adds	r0, #1
 8008cf4:	f43f af19 	beq.w	8008b2a <_printf_float+0xc2>
 8008cf8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008cfc:	4313      	orrs	r3, r2
 8008cfe:	d102      	bne.n	8008d06 <_printf_float+0x29e>
 8008d00:	6823      	ldr	r3, [r4, #0]
 8008d02:	07d9      	lsls	r1, r3, #31
 8008d04:	d5d8      	bpl.n	8008cb8 <_printf_float+0x250>
 8008d06:	ee18 3a10 	vmov	r3, s16
 8008d0a:	4652      	mov	r2, sl
 8008d0c:	4631      	mov	r1, r6
 8008d0e:	4628      	mov	r0, r5
 8008d10:	47b8      	blx	r7
 8008d12:	3001      	adds	r0, #1
 8008d14:	f43f af09 	beq.w	8008b2a <_printf_float+0xc2>
 8008d18:	f04f 0900 	mov.w	r9, #0
 8008d1c:	f104 0a1a 	add.w	sl, r4, #26
 8008d20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d22:	425b      	negs	r3, r3
 8008d24:	454b      	cmp	r3, r9
 8008d26:	dc01      	bgt.n	8008d2c <_printf_float+0x2c4>
 8008d28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d2a:	e792      	b.n	8008c52 <_printf_float+0x1ea>
 8008d2c:	2301      	movs	r3, #1
 8008d2e:	4652      	mov	r2, sl
 8008d30:	4631      	mov	r1, r6
 8008d32:	4628      	mov	r0, r5
 8008d34:	47b8      	blx	r7
 8008d36:	3001      	adds	r0, #1
 8008d38:	f43f aef7 	beq.w	8008b2a <_printf_float+0xc2>
 8008d3c:	f109 0901 	add.w	r9, r9, #1
 8008d40:	e7ee      	b.n	8008d20 <_printf_float+0x2b8>
 8008d42:	bf00      	nop
 8008d44:	7fefffff 	.word	0x7fefffff
 8008d48:	0800d574 	.word	0x0800d574
 8008d4c:	0800d578 	.word	0x0800d578
 8008d50:	0800d580 	.word	0x0800d580
 8008d54:	0800d57c 	.word	0x0800d57c
 8008d58:	0800d584 	.word	0x0800d584
 8008d5c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008d5e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008d60:	429a      	cmp	r2, r3
 8008d62:	bfa8      	it	ge
 8008d64:	461a      	movge	r2, r3
 8008d66:	2a00      	cmp	r2, #0
 8008d68:	4691      	mov	r9, r2
 8008d6a:	dc37      	bgt.n	8008ddc <_printf_float+0x374>
 8008d6c:	f04f 0b00 	mov.w	fp, #0
 8008d70:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008d74:	f104 021a 	add.w	r2, r4, #26
 8008d78:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008d7a:	9305      	str	r3, [sp, #20]
 8008d7c:	eba3 0309 	sub.w	r3, r3, r9
 8008d80:	455b      	cmp	r3, fp
 8008d82:	dc33      	bgt.n	8008dec <_printf_float+0x384>
 8008d84:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008d88:	429a      	cmp	r2, r3
 8008d8a:	db3b      	blt.n	8008e04 <_printf_float+0x39c>
 8008d8c:	6823      	ldr	r3, [r4, #0]
 8008d8e:	07da      	lsls	r2, r3, #31
 8008d90:	d438      	bmi.n	8008e04 <_printf_float+0x39c>
 8008d92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d94:	9a05      	ldr	r2, [sp, #20]
 8008d96:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008d98:	1a9a      	subs	r2, r3, r2
 8008d9a:	eba3 0901 	sub.w	r9, r3, r1
 8008d9e:	4591      	cmp	r9, r2
 8008da0:	bfa8      	it	ge
 8008da2:	4691      	movge	r9, r2
 8008da4:	f1b9 0f00 	cmp.w	r9, #0
 8008da8:	dc35      	bgt.n	8008e16 <_printf_float+0x3ae>
 8008daa:	f04f 0800 	mov.w	r8, #0
 8008dae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008db2:	f104 0a1a 	add.w	sl, r4, #26
 8008db6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008dba:	1a9b      	subs	r3, r3, r2
 8008dbc:	eba3 0309 	sub.w	r3, r3, r9
 8008dc0:	4543      	cmp	r3, r8
 8008dc2:	f77f af79 	ble.w	8008cb8 <_printf_float+0x250>
 8008dc6:	2301      	movs	r3, #1
 8008dc8:	4652      	mov	r2, sl
 8008dca:	4631      	mov	r1, r6
 8008dcc:	4628      	mov	r0, r5
 8008dce:	47b8      	blx	r7
 8008dd0:	3001      	adds	r0, #1
 8008dd2:	f43f aeaa 	beq.w	8008b2a <_printf_float+0xc2>
 8008dd6:	f108 0801 	add.w	r8, r8, #1
 8008dda:	e7ec      	b.n	8008db6 <_printf_float+0x34e>
 8008ddc:	4613      	mov	r3, r2
 8008dde:	4631      	mov	r1, r6
 8008de0:	4642      	mov	r2, r8
 8008de2:	4628      	mov	r0, r5
 8008de4:	47b8      	blx	r7
 8008de6:	3001      	adds	r0, #1
 8008de8:	d1c0      	bne.n	8008d6c <_printf_float+0x304>
 8008dea:	e69e      	b.n	8008b2a <_printf_float+0xc2>
 8008dec:	2301      	movs	r3, #1
 8008dee:	4631      	mov	r1, r6
 8008df0:	4628      	mov	r0, r5
 8008df2:	9205      	str	r2, [sp, #20]
 8008df4:	47b8      	blx	r7
 8008df6:	3001      	adds	r0, #1
 8008df8:	f43f ae97 	beq.w	8008b2a <_printf_float+0xc2>
 8008dfc:	9a05      	ldr	r2, [sp, #20]
 8008dfe:	f10b 0b01 	add.w	fp, fp, #1
 8008e02:	e7b9      	b.n	8008d78 <_printf_float+0x310>
 8008e04:	ee18 3a10 	vmov	r3, s16
 8008e08:	4652      	mov	r2, sl
 8008e0a:	4631      	mov	r1, r6
 8008e0c:	4628      	mov	r0, r5
 8008e0e:	47b8      	blx	r7
 8008e10:	3001      	adds	r0, #1
 8008e12:	d1be      	bne.n	8008d92 <_printf_float+0x32a>
 8008e14:	e689      	b.n	8008b2a <_printf_float+0xc2>
 8008e16:	9a05      	ldr	r2, [sp, #20]
 8008e18:	464b      	mov	r3, r9
 8008e1a:	4442      	add	r2, r8
 8008e1c:	4631      	mov	r1, r6
 8008e1e:	4628      	mov	r0, r5
 8008e20:	47b8      	blx	r7
 8008e22:	3001      	adds	r0, #1
 8008e24:	d1c1      	bne.n	8008daa <_printf_float+0x342>
 8008e26:	e680      	b.n	8008b2a <_printf_float+0xc2>
 8008e28:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008e2a:	2a01      	cmp	r2, #1
 8008e2c:	dc01      	bgt.n	8008e32 <_printf_float+0x3ca>
 8008e2e:	07db      	lsls	r3, r3, #31
 8008e30:	d538      	bpl.n	8008ea4 <_printf_float+0x43c>
 8008e32:	2301      	movs	r3, #1
 8008e34:	4642      	mov	r2, r8
 8008e36:	4631      	mov	r1, r6
 8008e38:	4628      	mov	r0, r5
 8008e3a:	47b8      	blx	r7
 8008e3c:	3001      	adds	r0, #1
 8008e3e:	f43f ae74 	beq.w	8008b2a <_printf_float+0xc2>
 8008e42:	ee18 3a10 	vmov	r3, s16
 8008e46:	4652      	mov	r2, sl
 8008e48:	4631      	mov	r1, r6
 8008e4a:	4628      	mov	r0, r5
 8008e4c:	47b8      	blx	r7
 8008e4e:	3001      	adds	r0, #1
 8008e50:	f43f ae6b 	beq.w	8008b2a <_printf_float+0xc2>
 8008e54:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008e58:	2200      	movs	r2, #0
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	f7f7 fe64 	bl	8000b28 <__aeabi_dcmpeq>
 8008e60:	b9d8      	cbnz	r0, 8008e9a <_printf_float+0x432>
 8008e62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e64:	f108 0201 	add.w	r2, r8, #1
 8008e68:	3b01      	subs	r3, #1
 8008e6a:	4631      	mov	r1, r6
 8008e6c:	4628      	mov	r0, r5
 8008e6e:	47b8      	blx	r7
 8008e70:	3001      	adds	r0, #1
 8008e72:	d10e      	bne.n	8008e92 <_printf_float+0x42a>
 8008e74:	e659      	b.n	8008b2a <_printf_float+0xc2>
 8008e76:	2301      	movs	r3, #1
 8008e78:	4652      	mov	r2, sl
 8008e7a:	4631      	mov	r1, r6
 8008e7c:	4628      	mov	r0, r5
 8008e7e:	47b8      	blx	r7
 8008e80:	3001      	adds	r0, #1
 8008e82:	f43f ae52 	beq.w	8008b2a <_printf_float+0xc2>
 8008e86:	f108 0801 	add.w	r8, r8, #1
 8008e8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e8c:	3b01      	subs	r3, #1
 8008e8e:	4543      	cmp	r3, r8
 8008e90:	dcf1      	bgt.n	8008e76 <_printf_float+0x40e>
 8008e92:	464b      	mov	r3, r9
 8008e94:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008e98:	e6dc      	b.n	8008c54 <_printf_float+0x1ec>
 8008e9a:	f04f 0800 	mov.w	r8, #0
 8008e9e:	f104 0a1a 	add.w	sl, r4, #26
 8008ea2:	e7f2      	b.n	8008e8a <_printf_float+0x422>
 8008ea4:	2301      	movs	r3, #1
 8008ea6:	4642      	mov	r2, r8
 8008ea8:	e7df      	b.n	8008e6a <_printf_float+0x402>
 8008eaa:	2301      	movs	r3, #1
 8008eac:	464a      	mov	r2, r9
 8008eae:	4631      	mov	r1, r6
 8008eb0:	4628      	mov	r0, r5
 8008eb2:	47b8      	blx	r7
 8008eb4:	3001      	adds	r0, #1
 8008eb6:	f43f ae38 	beq.w	8008b2a <_printf_float+0xc2>
 8008eba:	f108 0801 	add.w	r8, r8, #1
 8008ebe:	68e3      	ldr	r3, [r4, #12]
 8008ec0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008ec2:	1a5b      	subs	r3, r3, r1
 8008ec4:	4543      	cmp	r3, r8
 8008ec6:	dcf0      	bgt.n	8008eaa <_printf_float+0x442>
 8008ec8:	e6fa      	b.n	8008cc0 <_printf_float+0x258>
 8008eca:	f04f 0800 	mov.w	r8, #0
 8008ece:	f104 0919 	add.w	r9, r4, #25
 8008ed2:	e7f4      	b.n	8008ebe <_printf_float+0x456>

08008ed4 <_printf_common>:
 8008ed4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ed8:	4616      	mov	r6, r2
 8008eda:	4699      	mov	r9, r3
 8008edc:	688a      	ldr	r2, [r1, #8]
 8008ede:	690b      	ldr	r3, [r1, #16]
 8008ee0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008ee4:	4293      	cmp	r3, r2
 8008ee6:	bfb8      	it	lt
 8008ee8:	4613      	movlt	r3, r2
 8008eea:	6033      	str	r3, [r6, #0]
 8008eec:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008ef0:	4607      	mov	r7, r0
 8008ef2:	460c      	mov	r4, r1
 8008ef4:	b10a      	cbz	r2, 8008efa <_printf_common+0x26>
 8008ef6:	3301      	adds	r3, #1
 8008ef8:	6033      	str	r3, [r6, #0]
 8008efa:	6823      	ldr	r3, [r4, #0]
 8008efc:	0699      	lsls	r1, r3, #26
 8008efe:	bf42      	ittt	mi
 8008f00:	6833      	ldrmi	r3, [r6, #0]
 8008f02:	3302      	addmi	r3, #2
 8008f04:	6033      	strmi	r3, [r6, #0]
 8008f06:	6825      	ldr	r5, [r4, #0]
 8008f08:	f015 0506 	ands.w	r5, r5, #6
 8008f0c:	d106      	bne.n	8008f1c <_printf_common+0x48>
 8008f0e:	f104 0a19 	add.w	sl, r4, #25
 8008f12:	68e3      	ldr	r3, [r4, #12]
 8008f14:	6832      	ldr	r2, [r6, #0]
 8008f16:	1a9b      	subs	r3, r3, r2
 8008f18:	42ab      	cmp	r3, r5
 8008f1a:	dc26      	bgt.n	8008f6a <_printf_common+0x96>
 8008f1c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008f20:	1e13      	subs	r3, r2, #0
 8008f22:	6822      	ldr	r2, [r4, #0]
 8008f24:	bf18      	it	ne
 8008f26:	2301      	movne	r3, #1
 8008f28:	0692      	lsls	r2, r2, #26
 8008f2a:	d42b      	bmi.n	8008f84 <_printf_common+0xb0>
 8008f2c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008f30:	4649      	mov	r1, r9
 8008f32:	4638      	mov	r0, r7
 8008f34:	47c0      	blx	r8
 8008f36:	3001      	adds	r0, #1
 8008f38:	d01e      	beq.n	8008f78 <_printf_common+0xa4>
 8008f3a:	6823      	ldr	r3, [r4, #0]
 8008f3c:	68e5      	ldr	r5, [r4, #12]
 8008f3e:	6832      	ldr	r2, [r6, #0]
 8008f40:	f003 0306 	and.w	r3, r3, #6
 8008f44:	2b04      	cmp	r3, #4
 8008f46:	bf08      	it	eq
 8008f48:	1aad      	subeq	r5, r5, r2
 8008f4a:	68a3      	ldr	r3, [r4, #8]
 8008f4c:	6922      	ldr	r2, [r4, #16]
 8008f4e:	bf0c      	ite	eq
 8008f50:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008f54:	2500      	movne	r5, #0
 8008f56:	4293      	cmp	r3, r2
 8008f58:	bfc4      	itt	gt
 8008f5a:	1a9b      	subgt	r3, r3, r2
 8008f5c:	18ed      	addgt	r5, r5, r3
 8008f5e:	2600      	movs	r6, #0
 8008f60:	341a      	adds	r4, #26
 8008f62:	42b5      	cmp	r5, r6
 8008f64:	d11a      	bne.n	8008f9c <_printf_common+0xc8>
 8008f66:	2000      	movs	r0, #0
 8008f68:	e008      	b.n	8008f7c <_printf_common+0xa8>
 8008f6a:	2301      	movs	r3, #1
 8008f6c:	4652      	mov	r2, sl
 8008f6e:	4649      	mov	r1, r9
 8008f70:	4638      	mov	r0, r7
 8008f72:	47c0      	blx	r8
 8008f74:	3001      	adds	r0, #1
 8008f76:	d103      	bne.n	8008f80 <_printf_common+0xac>
 8008f78:	f04f 30ff 	mov.w	r0, #4294967295
 8008f7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f80:	3501      	adds	r5, #1
 8008f82:	e7c6      	b.n	8008f12 <_printf_common+0x3e>
 8008f84:	18e1      	adds	r1, r4, r3
 8008f86:	1c5a      	adds	r2, r3, #1
 8008f88:	2030      	movs	r0, #48	; 0x30
 8008f8a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008f8e:	4422      	add	r2, r4
 8008f90:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008f94:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008f98:	3302      	adds	r3, #2
 8008f9a:	e7c7      	b.n	8008f2c <_printf_common+0x58>
 8008f9c:	2301      	movs	r3, #1
 8008f9e:	4622      	mov	r2, r4
 8008fa0:	4649      	mov	r1, r9
 8008fa2:	4638      	mov	r0, r7
 8008fa4:	47c0      	blx	r8
 8008fa6:	3001      	adds	r0, #1
 8008fa8:	d0e6      	beq.n	8008f78 <_printf_common+0xa4>
 8008faa:	3601      	adds	r6, #1
 8008fac:	e7d9      	b.n	8008f62 <_printf_common+0x8e>
	...

08008fb0 <_printf_i>:
 8008fb0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008fb4:	7e0f      	ldrb	r7, [r1, #24]
 8008fb6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008fb8:	2f78      	cmp	r7, #120	; 0x78
 8008fba:	4691      	mov	r9, r2
 8008fbc:	4680      	mov	r8, r0
 8008fbe:	460c      	mov	r4, r1
 8008fc0:	469a      	mov	sl, r3
 8008fc2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008fc6:	d807      	bhi.n	8008fd8 <_printf_i+0x28>
 8008fc8:	2f62      	cmp	r7, #98	; 0x62
 8008fca:	d80a      	bhi.n	8008fe2 <_printf_i+0x32>
 8008fcc:	2f00      	cmp	r7, #0
 8008fce:	f000 80d8 	beq.w	8009182 <_printf_i+0x1d2>
 8008fd2:	2f58      	cmp	r7, #88	; 0x58
 8008fd4:	f000 80a3 	beq.w	800911e <_printf_i+0x16e>
 8008fd8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008fdc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008fe0:	e03a      	b.n	8009058 <_printf_i+0xa8>
 8008fe2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008fe6:	2b15      	cmp	r3, #21
 8008fe8:	d8f6      	bhi.n	8008fd8 <_printf_i+0x28>
 8008fea:	a101      	add	r1, pc, #4	; (adr r1, 8008ff0 <_printf_i+0x40>)
 8008fec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008ff0:	08009049 	.word	0x08009049
 8008ff4:	0800905d 	.word	0x0800905d
 8008ff8:	08008fd9 	.word	0x08008fd9
 8008ffc:	08008fd9 	.word	0x08008fd9
 8009000:	08008fd9 	.word	0x08008fd9
 8009004:	08008fd9 	.word	0x08008fd9
 8009008:	0800905d 	.word	0x0800905d
 800900c:	08008fd9 	.word	0x08008fd9
 8009010:	08008fd9 	.word	0x08008fd9
 8009014:	08008fd9 	.word	0x08008fd9
 8009018:	08008fd9 	.word	0x08008fd9
 800901c:	08009169 	.word	0x08009169
 8009020:	0800908d 	.word	0x0800908d
 8009024:	0800914b 	.word	0x0800914b
 8009028:	08008fd9 	.word	0x08008fd9
 800902c:	08008fd9 	.word	0x08008fd9
 8009030:	0800918b 	.word	0x0800918b
 8009034:	08008fd9 	.word	0x08008fd9
 8009038:	0800908d 	.word	0x0800908d
 800903c:	08008fd9 	.word	0x08008fd9
 8009040:	08008fd9 	.word	0x08008fd9
 8009044:	08009153 	.word	0x08009153
 8009048:	682b      	ldr	r3, [r5, #0]
 800904a:	1d1a      	adds	r2, r3, #4
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	602a      	str	r2, [r5, #0]
 8009050:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009054:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009058:	2301      	movs	r3, #1
 800905a:	e0a3      	b.n	80091a4 <_printf_i+0x1f4>
 800905c:	6820      	ldr	r0, [r4, #0]
 800905e:	6829      	ldr	r1, [r5, #0]
 8009060:	0606      	lsls	r6, r0, #24
 8009062:	f101 0304 	add.w	r3, r1, #4
 8009066:	d50a      	bpl.n	800907e <_printf_i+0xce>
 8009068:	680e      	ldr	r6, [r1, #0]
 800906a:	602b      	str	r3, [r5, #0]
 800906c:	2e00      	cmp	r6, #0
 800906e:	da03      	bge.n	8009078 <_printf_i+0xc8>
 8009070:	232d      	movs	r3, #45	; 0x2d
 8009072:	4276      	negs	r6, r6
 8009074:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009078:	485e      	ldr	r0, [pc, #376]	; (80091f4 <_printf_i+0x244>)
 800907a:	230a      	movs	r3, #10
 800907c:	e019      	b.n	80090b2 <_printf_i+0x102>
 800907e:	680e      	ldr	r6, [r1, #0]
 8009080:	602b      	str	r3, [r5, #0]
 8009082:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009086:	bf18      	it	ne
 8009088:	b236      	sxthne	r6, r6
 800908a:	e7ef      	b.n	800906c <_printf_i+0xbc>
 800908c:	682b      	ldr	r3, [r5, #0]
 800908e:	6820      	ldr	r0, [r4, #0]
 8009090:	1d19      	adds	r1, r3, #4
 8009092:	6029      	str	r1, [r5, #0]
 8009094:	0601      	lsls	r1, r0, #24
 8009096:	d501      	bpl.n	800909c <_printf_i+0xec>
 8009098:	681e      	ldr	r6, [r3, #0]
 800909a:	e002      	b.n	80090a2 <_printf_i+0xf2>
 800909c:	0646      	lsls	r6, r0, #25
 800909e:	d5fb      	bpl.n	8009098 <_printf_i+0xe8>
 80090a0:	881e      	ldrh	r6, [r3, #0]
 80090a2:	4854      	ldr	r0, [pc, #336]	; (80091f4 <_printf_i+0x244>)
 80090a4:	2f6f      	cmp	r7, #111	; 0x6f
 80090a6:	bf0c      	ite	eq
 80090a8:	2308      	moveq	r3, #8
 80090aa:	230a      	movne	r3, #10
 80090ac:	2100      	movs	r1, #0
 80090ae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80090b2:	6865      	ldr	r5, [r4, #4]
 80090b4:	60a5      	str	r5, [r4, #8]
 80090b6:	2d00      	cmp	r5, #0
 80090b8:	bfa2      	ittt	ge
 80090ba:	6821      	ldrge	r1, [r4, #0]
 80090bc:	f021 0104 	bicge.w	r1, r1, #4
 80090c0:	6021      	strge	r1, [r4, #0]
 80090c2:	b90e      	cbnz	r6, 80090c8 <_printf_i+0x118>
 80090c4:	2d00      	cmp	r5, #0
 80090c6:	d04d      	beq.n	8009164 <_printf_i+0x1b4>
 80090c8:	4615      	mov	r5, r2
 80090ca:	fbb6 f1f3 	udiv	r1, r6, r3
 80090ce:	fb03 6711 	mls	r7, r3, r1, r6
 80090d2:	5dc7      	ldrb	r7, [r0, r7]
 80090d4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80090d8:	4637      	mov	r7, r6
 80090da:	42bb      	cmp	r3, r7
 80090dc:	460e      	mov	r6, r1
 80090de:	d9f4      	bls.n	80090ca <_printf_i+0x11a>
 80090e0:	2b08      	cmp	r3, #8
 80090e2:	d10b      	bne.n	80090fc <_printf_i+0x14c>
 80090e4:	6823      	ldr	r3, [r4, #0]
 80090e6:	07de      	lsls	r6, r3, #31
 80090e8:	d508      	bpl.n	80090fc <_printf_i+0x14c>
 80090ea:	6923      	ldr	r3, [r4, #16]
 80090ec:	6861      	ldr	r1, [r4, #4]
 80090ee:	4299      	cmp	r1, r3
 80090f0:	bfde      	ittt	le
 80090f2:	2330      	movle	r3, #48	; 0x30
 80090f4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80090f8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80090fc:	1b52      	subs	r2, r2, r5
 80090fe:	6122      	str	r2, [r4, #16]
 8009100:	f8cd a000 	str.w	sl, [sp]
 8009104:	464b      	mov	r3, r9
 8009106:	aa03      	add	r2, sp, #12
 8009108:	4621      	mov	r1, r4
 800910a:	4640      	mov	r0, r8
 800910c:	f7ff fee2 	bl	8008ed4 <_printf_common>
 8009110:	3001      	adds	r0, #1
 8009112:	d14c      	bne.n	80091ae <_printf_i+0x1fe>
 8009114:	f04f 30ff 	mov.w	r0, #4294967295
 8009118:	b004      	add	sp, #16
 800911a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800911e:	4835      	ldr	r0, [pc, #212]	; (80091f4 <_printf_i+0x244>)
 8009120:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009124:	6829      	ldr	r1, [r5, #0]
 8009126:	6823      	ldr	r3, [r4, #0]
 8009128:	f851 6b04 	ldr.w	r6, [r1], #4
 800912c:	6029      	str	r1, [r5, #0]
 800912e:	061d      	lsls	r5, r3, #24
 8009130:	d514      	bpl.n	800915c <_printf_i+0x1ac>
 8009132:	07df      	lsls	r7, r3, #31
 8009134:	bf44      	itt	mi
 8009136:	f043 0320 	orrmi.w	r3, r3, #32
 800913a:	6023      	strmi	r3, [r4, #0]
 800913c:	b91e      	cbnz	r6, 8009146 <_printf_i+0x196>
 800913e:	6823      	ldr	r3, [r4, #0]
 8009140:	f023 0320 	bic.w	r3, r3, #32
 8009144:	6023      	str	r3, [r4, #0]
 8009146:	2310      	movs	r3, #16
 8009148:	e7b0      	b.n	80090ac <_printf_i+0xfc>
 800914a:	6823      	ldr	r3, [r4, #0]
 800914c:	f043 0320 	orr.w	r3, r3, #32
 8009150:	6023      	str	r3, [r4, #0]
 8009152:	2378      	movs	r3, #120	; 0x78
 8009154:	4828      	ldr	r0, [pc, #160]	; (80091f8 <_printf_i+0x248>)
 8009156:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800915a:	e7e3      	b.n	8009124 <_printf_i+0x174>
 800915c:	0659      	lsls	r1, r3, #25
 800915e:	bf48      	it	mi
 8009160:	b2b6      	uxthmi	r6, r6
 8009162:	e7e6      	b.n	8009132 <_printf_i+0x182>
 8009164:	4615      	mov	r5, r2
 8009166:	e7bb      	b.n	80090e0 <_printf_i+0x130>
 8009168:	682b      	ldr	r3, [r5, #0]
 800916a:	6826      	ldr	r6, [r4, #0]
 800916c:	6961      	ldr	r1, [r4, #20]
 800916e:	1d18      	adds	r0, r3, #4
 8009170:	6028      	str	r0, [r5, #0]
 8009172:	0635      	lsls	r5, r6, #24
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	d501      	bpl.n	800917c <_printf_i+0x1cc>
 8009178:	6019      	str	r1, [r3, #0]
 800917a:	e002      	b.n	8009182 <_printf_i+0x1d2>
 800917c:	0670      	lsls	r0, r6, #25
 800917e:	d5fb      	bpl.n	8009178 <_printf_i+0x1c8>
 8009180:	8019      	strh	r1, [r3, #0]
 8009182:	2300      	movs	r3, #0
 8009184:	6123      	str	r3, [r4, #16]
 8009186:	4615      	mov	r5, r2
 8009188:	e7ba      	b.n	8009100 <_printf_i+0x150>
 800918a:	682b      	ldr	r3, [r5, #0]
 800918c:	1d1a      	adds	r2, r3, #4
 800918e:	602a      	str	r2, [r5, #0]
 8009190:	681d      	ldr	r5, [r3, #0]
 8009192:	6862      	ldr	r2, [r4, #4]
 8009194:	2100      	movs	r1, #0
 8009196:	4628      	mov	r0, r5
 8009198:	f7f7 f852 	bl	8000240 <memchr>
 800919c:	b108      	cbz	r0, 80091a2 <_printf_i+0x1f2>
 800919e:	1b40      	subs	r0, r0, r5
 80091a0:	6060      	str	r0, [r4, #4]
 80091a2:	6863      	ldr	r3, [r4, #4]
 80091a4:	6123      	str	r3, [r4, #16]
 80091a6:	2300      	movs	r3, #0
 80091a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80091ac:	e7a8      	b.n	8009100 <_printf_i+0x150>
 80091ae:	6923      	ldr	r3, [r4, #16]
 80091b0:	462a      	mov	r2, r5
 80091b2:	4649      	mov	r1, r9
 80091b4:	4640      	mov	r0, r8
 80091b6:	47d0      	blx	sl
 80091b8:	3001      	adds	r0, #1
 80091ba:	d0ab      	beq.n	8009114 <_printf_i+0x164>
 80091bc:	6823      	ldr	r3, [r4, #0]
 80091be:	079b      	lsls	r3, r3, #30
 80091c0:	d413      	bmi.n	80091ea <_printf_i+0x23a>
 80091c2:	68e0      	ldr	r0, [r4, #12]
 80091c4:	9b03      	ldr	r3, [sp, #12]
 80091c6:	4298      	cmp	r0, r3
 80091c8:	bfb8      	it	lt
 80091ca:	4618      	movlt	r0, r3
 80091cc:	e7a4      	b.n	8009118 <_printf_i+0x168>
 80091ce:	2301      	movs	r3, #1
 80091d0:	4632      	mov	r2, r6
 80091d2:	4649      	mov	r1, r9
 80091d4:	4640      	mov	r0, r8
 80091d6:	47d0      	blx	sl
 80091d8:	3001      	adds	r0, #1
 80091da:	d09b      	beq.n	8009114 <_printf_i+0x164>
 80091dc:	3501      	adds	r5, #1
 80091de:	68e3      	ldr	r3, [r4, #12]
 80091e0:	9903      	ldr	r1, [sp, #12]
 80091e2:	1a5b      	subs	r3, r3, r1
 80091e4:	42ab      	cmp	r3, r5
 80091e6:	dcf2      	bgt.n	80091ce <_printf_i+0x21e>
 80091e8:	e7eb      	b.n	80091c2 <_printf_i+0x212>
 80091ea:	2500      	movs	r5, #0
 80091ec:	f104 0619 	add.w	r6, r4, #25
 80091f0:	e7f5      	b.n	80091de <_printf_i+0x22e>
 80091f2:	bf00      	nop
 80091f4:	0800d586 	.word	0x0800d586
 80091f8:	0800d597 	.word	0x0800d597

080091fc <_scanf_float>:
 80091fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009200:	b087      	sub	sp, #28
 8009202:	4617      	mov	r7, r2
 8009204:	9303      	str	r3, [sp, #12]
 8009206:	688b      	ldr	r3, [r1, #8]
 8009208:	1e5a      	subs	r2, r3, #1
 800920a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800920e:	bf83      	ittte	hi
 8009210:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8009214:	195b      	addhi	r3, r3, r5
 8009216:	9302      	strhi	r3, [sp, #8]
 8009218:	2300      	movls	r3, #0
 800921a:	bf86      	itte	hi
 800921c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009220:	608b      	strhi	r3, [r1, #8]
 8009222:	9302      	strls	r3, [sp, #8]
 8009224:	680b      	ldr	r3, [r1, #0]
 8009226:	468b      	mov	fp, r1
 8009228:	2500      	movs	r5, #0
 800922a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800922e:	f84b 3b1c 	str.w	r3, [fp], #28
 8009232:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8009236:	4680      	mov	r8, r0
 8009238:	460c      	mov	r4, r1
 800923a:	465e      	mov	r6, fp
 800923c:	46aa      	mov	sl, r5
 800923e:	46a9      	mov	r9, r5
 8009240:	9501      	str	r5, [sp, #4]
 8009242:	68a2      	ldr	r2, [r4, #8]
 8009244:	b152      	cbz	r2, 800925c <_scanf_float+0x60>
 8009246:	683b      	ldr	r3, [r7, #0]
 8009248:	781b      	ldrb	r3, [r3, #0]
 800924a:	2b4e      	cmp	r3, #78	; 0x4e
 800924c:	d864      	bhi.n	8009318 <_scanf_float+0x11c>
 800924e:	2b40      	cmp	r3, #64	; 0x40
 8009250:	d83c      	bhi.n	80092cc <_scanf_float+0xd0>
 8009252:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8009256:	b2c8      	uxtb	r0, r1
 8009258:	280e      	cmp	r0, #14
 800925a:	d93a      	bls.n	80092d2 <_scanf_float+0xd6>
 800925c:	f1b9 0f00 	cmp.w	r9, #0
 8009260:	d003      	beq.n	800926a <_scanf_float+0x6e>
 8009262:	6823      	ldr	r3, [r4, #0]
 8009264:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009268:	6023      	str	r3, [r4, #0]
 800926a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800926e:	f1ba 0f01 	cmp.w	sl, #1
 8009272:	f200 8113 	bhi.w	800949c <_scanf_float+0x2a0>
 8009276:	455e      	cmp	r6, fp
 8009278:	f200 8105 	bhi.w	8009486 <_scanf_float+0x28a>
 800927c:	2501      	movs	r5, #1
 800927e:	4628      	mov	r0, r5
 8009280:	b007      	add	sp, #28
 8009282:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009286:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800928a:	2a0d      	cmp	r2, #13
 800928c:	d8e6      	bhi.n	800925c <_scanf_float+0x60>
 800928e:	a101      	add	r1, pc, #4	; (adr r1, 8009294 <_scanf_float+0x98>)
 8009290:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009294:	080093d3 	.word	0x080093d3
 8009298:	0800925d 	.word	0x0800925d
 800929c:	0800925d 	.word	0x0800925d
 80092a0:	0800925d 	.word	0x0800925d
 80092a4:	08009433 	.word	0x08009433
 80092a8:	0800940b 	.word	0x0800940b
 80092ac:	0800925d 	.word	0x0800925d
 80092b0:	0800925d 	.word	0x0800925d
 80092b4:	080093e1 	.word	0x080093e1
 80092b8:	0800925d 	.word	0x0800925d
 80092bc:	0800925d 	.word	0x0800925d
 80092c0:	0800925d 	.word	0x0800925d
 80092c4:	0800925d 	.word	0x0800925d
 80092c8:	08009399 	.word	0x08009399
 80092cc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80092d0:	e7db      	b.n	800928a <_scanf_float+0x8e>
 80092d2:	290e      	cmp	r1, #14
 80092d4:	d8c2      	bhi.n	800925c <_scanf_float+0x60>
 80092d6:	a001      	add	r0, pc, #4	; (adr r0, 80092dc <_scanf_float+0xe0>)
 80092d8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80092dc:	0800938b 	.word	0x0800938b
 80092e0:	0800925d 	.word	0x0800925d
 80092e4:	0800938b 	.word	0x0800938b
 80092e8:	0800941f 	.word	0x0800941f
 80092ec:	0800925d 	.word	0x0800925d
 80092f0:	08009339 	.word	0x08009339
 80092f4:	08009375 	.word	0x08009375
 80092f8:	08009375 	.word	0x08009375
 80092fc:	08009375 	.word	0x08009375
 8009300:	08009375 	.word	0x08009375
 8009304:	08009375 	.word	0x08009375
 8009308:	08009375 	.word	0x08009375
 800930c:	08009375 	.word	0x08009375
 8009310:	08009375 	.word	0x08009375
 8009314:	08009375 	.word	0x08009375
 8009318:	2b6e      	cmp	r3, #110	; 0x6e
 800931a:	d809      	bhi.n	8009330 <_scanf_float+0x134>
 800931c:	2b60      	cmp	r3, #96	; 0x60
 800931e:	d8b2      	bhi.n	8009286 <_scanf_float+0x8a>
 8009320:	2b54      	cmp	r3, #84	; 0x54
 8009322:	d077      	beq.n	8009414 <_scanf_float+0x218>
 8009324:	2b59      	cmp	r3, #89	; 0x59
 8009326:	d199      	bne.n	800925c <_scanf_float+0x60>
 8009328:	2d07      	cmp	r5, #7
 800932a:	d197      	bne.n	800925c <_scanf_float+0x60>
 800932c:	2508      	movs	r5, #8
 800932e:	e029      	b.n	8009384 <_scanf_float+0x188>
 8009330:	2b74      	cmp	r3, #116	; 0x74
 8009332:	d06f      	beq.n	8009414 <_scanf_float+0x218>
 8009334:	2b79      	cmp	r3, #121	; 0x79
 8009336:	e7f6      	b.n	8009326 <_scanf_float+0x12a>
 8009338:	6821      	ldr	r1, [r4, #0]
 800933a:	05c8      	lsls	r0, r1, #23
 800933c:	d51a      	bpl.n	8009374 <_scanf_float+0x178>
 800933e:	9b02      	ldr	r3, [sp, #8]
 8009340:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8009344:	6021      	str	r1, [r4, #0]
 8009346:	f109 0901 	add.w	r9, r9, #1
 800934a:	b11b      	cbz	r3, 8009354 <_scanf_float+0x158>
 800934c:	3b01      	subs	r3, #1
 800934e:	3201      	adds	r2, #1
 8009350:	9302      	str	r3, [sp, #8]
 8009352:	60a2      	str	r2, [r4, #8]
 8009354:	68a3      	ldr	r3, [r4, #8]
 8009356:	3b01      	subs	r3, #1
 8009358:	60a3      	str	r3, [r4, #8]
 800935a:	6923      	ldr	r3, [r4, #16]
 800935c:	3301      	adds	r3, #1
 800935e:	6123      	str	r3, [r4, #16]
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	3b01      	subs	r3, #1
 8009364:	2b00      	cmp	r3, #0
 8009366:	607b      	str	r3, [r7, #4]
 8009368:	f340 8084 	ble.w	8009474 <_scanf_float+0x278>
 800936c:	683b      	ldr	r3, [r7, #0]
 800936e:	3301      	adds	r3, #1
 8009370:	603b      	str	r3, [r7, #0]
 8009372:	e766      	b.n	8009242 <_scanf_float+0x46>
 8009374:	eb1a 0f05 	cmn.w	sl, r5
 8009378:	f47f af70 	bne.w	800925c <_scanf_float+0x60>
 800937c:	6822      	ldr	r2, [r4, #0]
 800937e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8009382:	6022      	str	r2, [r4, #0]
 8009384:	f806 3b01 	strb.w	r3, [r6], #1
 8009388:	e7e4      	b.n	8009354 <_scanf_float+0x158>
 800938a:	6822      	ldr	r2, [r4, #0]
 800938c:	0610      	lsls	r0, r2, #24
 800938e:	f57f af65 	bpl.w	800925c <_scanf_float+0x60>
 8009392:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009396:	e7f4      	b.n	8009382 <_scanf_float+0x186>
 8009398:	f1ba 0f00 	cmp.w	sl, #0
 800939c:	d10e      	bne.n	80093bc <_scanf_float+0x1c0>
 800939e:	f1b9 0f00 	cmp.w	r9, #0
 80093a2:	d10e      	bne.n	80093c2 <_scanf_float+0x1c6>
 80093a4:	6822      	ldr	r2, [r4, #0]
 80093a6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80093aa:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80093ae:	d108      	bne.n	80093c2 <_scanf_float+0x1c6>
 80093b0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80093b4:	6022      	str	r2, [r4, #0]
 80093b6:	f04f 0a01 	mov.w	sl, #1
 80093ba:	e7e3      	b.n	8009384 <_scanf_float+0x188>
 80093bc:	f1ba 0f02 	cmp.w	sl, #2
 80093c0:	d055      	beq.n	800946e <_scanf_float+0x272>
 80093c2:	2d01      	cmp	r5, #1
 80093c4:	d002      	beq.n	80093cc <_scanf_float+0x1d0>
 80093c6:	2d04      	cmp	r5, #4
 80093c8:	f47f af48 	bne.w	800925c <_scanf_float+0x60>
 80093cc:	3501      	adds	r5, #1
 80093ce:	b2ed      	uxtb	r5, r5
 80093d0:	e7d8      	b.n	8009384 <_scanf_float+0x188>
 80093d2:	f1ba 0f01 	cmp.w	sl, #1
 80093d6:	f47f af41 	bne.w	800925c <_scanf_float+0x60>
 80093da:	f04f 0a02 	mov.w	sl, #2
 80093de:	e7d1      	b.n	8009384 <_scanf_float+0x188>
 80093e0:	b97d      	cbnz	r5, 8009402 <_scanf_float+0x206>
 80093e2:	f1b9 0f00 	cmp.w	r9, #0
 80093e6:	f47f af3c 	bne.w	8009262 <_scanf_float+0x66>
 80093ea:	6822      	ldr	r2, [r4, #0]
 80093ec:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80093f0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80093f4:	f47f af39 	bne.w	800926a <_scanf_float+0x6e>
 80093f8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80093fc:	6022      	str	r2, [r4, #0]
 80093fe:	2501      	movs	r5, #1
 8009400:	e7c0      	b.n	8009384 <_scanf_float+0x188>
 8009402:	2d03      	cmp	r5, #3
 8009404:	d0e2      	beq.n	80093cc <_scanf_float+0x1d0>
 8009406:	2d05      	cmp	r5, #5
 8009408:	e7de      	b.n	80093c8 <_scanf_float+0x1cc>
 800940a:	2d02      	cmp	r5, #2
 800940c:	f47f af26 	bne.w	800925c <_scanf_float+0x60>
 8009410:	2503      	movs	r5, #3
 8009412:	e7b7      	b.n	8009384 <_scanf_float+0x188>
 8009414:	2d06      	cmp	r5, #6
 8009416:	f47f af21 	bne.w	800925c <_scanf_float+0x60>
 800941a:	2507      	movs	r5, #7
 800941c:	e7b2      	b.n	8009384 <_scanf_float+0x188>
 800941e:	6822      	ldr	r2, [r4, #0]
 8009420:	0591      	lsls	r1, r2, #22
 8009422:	f57f af1b 	bpl.w	800925c <_scanf_float+0x60>
 8009426:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800942a:	6022      	str	r2, [r4, #0]
 800942c:	f8cd 9004 	str.w	r9, [sp, #4]
 8009430:	e7a8      	b.n	8009384 <_scanf_float+0x188>
 8009432:	6822      	ldr	r2, [r4, #0]
 8009434:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8009438:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800943c:	d006      	beq.n	800944c <_scanf_float+0x250>
 800943e:	0550      	lsls	r0, r2, #21
 8009440:	f57f af0c 	bpl.w	800925c <_scanf_float+0x60>
 8009444:	f1b9 0f00 	cmp.w	r9, #0
 8009448:	f43f af0f 	beq.w	800926a <_scanf_float+0x6e>
 800944c:	0591      	lsls	r1, r2, #22
 800944e:	bf58      	it	pl
 8009450:	9901      	ldrpl	r1, [sp, #4]
 8009452:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009456:	bf58      	it	pl
 8009458:	eba9 0101 	subpl.w	r1, r9, r1
 800945c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8009460:	bf58      	it	pl
 8009462:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009466:	6022      	str	r2, [r4, #0]
 8009468:	f04f 0900 	mov.w	r9, #0
 800946c:	e78a      	b.n	8009384 <_scanf_float+0x188>
 800946e:	f04f 0a03 	mov.w	sl, #3
 8009472:	e787      	b.n	8009384 <_scanf_float+0x188>
 8009474:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009478:	4639      	mov	r1, r7
 800947a:	4640      	mov	r0, r8
 800947c:	4798      	blx	r3
 800947e:	2800      	cmp	r0, #0
 8009480:	f43f aedf 	beq.w	8009242 <_scanf_float+0x46>
 8009484:	e6ea      	b.n	800925c <_scanf_float+0x60>
 8009486:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800948a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800948e:	463a      	mov	r2, r7
 8009490:	4640      	mov	r0, r8
 8009492:	4798      	blx	r3
 8009494:	6923      	ldr	r3, [r4, #16]
 8009496:	3b01      	subs	r3, #1
 8009498:	6123      	str	r3, [r4, #16]
 800949a:	e6ec      	b.n	8009276 <_scanf_float+0x7a>
 800949c:	1e6b      	subs	r3, r5, #1
 800949e:	2b06      	cmp	r3, #6
 80094a0:	d825      	bhi.n	80094ee <_scanf_float+0x2f2>
 80094a2:	2d02      	cmp	r5, #2
 80094a4:	d836      	bhi.n	8009514 <_scanf_float+0x318>
 80094a6:	455e      	cmp	r6, fp
 80094a8:	f67f aee8 	bls.w	800927c <_scanf_float+0x80>
 80094ac:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80094b0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80094b4:	463a      	mov	r2, r7
 80094b6:	4640      	mov	r0, r8
 80094b8:	4798      	blx	r3
 80094ba:	6923      	ldr	r3, [r4, #16]
 80094bc:	3b01      	subs	r3, #1
 80094be:	6123      	str	r3, [r4, #16]
 80094c0:	e7f1      	b.n	80094a6 <_scanf_float+0x2aa>
 80094c2:	9802      	ldr	r0, [sp, #8]
 80094c4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80094c8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80094cc:	9002      	str	r0, [sp, #8]
 80094ce:	463a      	mov	r2, r7
 80094d0:	4640      	mov	r0, r8
 80094d2:	4798      	blx	r3
 80094d4:	6923      	ldr	r3, [r4, #16]
 80094d6:	3b01      	subs	r3, #1
 80094d8:	6123      	str	r3, [r4, #16]
 80094da:	f10a 3aff 	add.w	sl, sl, #4294967295
 80094de:	fa5f fa8a 	uxtb.w	sl, sl
 80094e2:	f1ba 0f02 	cmp.w	sl, #2
 80094e6:	d1ec      	bne.n	80094c2 <_scanf_float+0x2c6>
 80094e8:	3d03      	subs	r5, #3
 80094ea:	b2ed      	uxtb	r5, r5
 80094ec:	1b76      	subs	r6, r6, r5
 80094ee:	6823      	ldr	r3, [r4, #0]
 80094f0:	05da      	lsls	r2, r3, #23
 80094f2:	d52f      	bpl.n	8009554 <_scanf_float+0x358>
 80094f4:	055b      	lsls	r3, r3, #21
 80094f6:	d510      	bpl.n	800951a <_scanf_float+0x31e>
 80094f8:	455e      	cmp	r6, fp
 80094fa:	f67f aebf 	bls.w	800927c <_scanf_float+0x80>
 80094fe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009502:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009506:	463a      	mov	r2, r7
 8009508:	4640      	mov	r0, r8
 800950a:	4798      	blx	r3
 800950c:	6923      	ldr	r3, [r4, #16]
 800950e:	3b01      	subs	r3, #1
 8009510:	6123      	str	r3, [r4, #16]
 8009512:	e7f1      	b.n	80094f8 <_scanf_float+0x2fc>
 8009514:	46aa      	mov	sl, r5
 8009516:	9602      	str	r6, [sp, #8]
 8009518:	e7df      	b.n	80094da <_scanf_float+0x2de>
 800951a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800951e:	6923      	ldr	r3, [r4, #16]
 8009520:	2965      	cmp	r1, #101	; 0x65
 8009522:	f103 33ff 	add.w	r3, r3, #4294967295
 8009526:	f106 35ff 	add.w	r5, r6, #4294967295
 800952a:	6123      	str	r3, [r4, #16]
 800952c:	d00c      	beq.n	8009548 <_scanf_float+0x34c>
 800952e:	2945      	cmp	r1, #69	; 0x45
 8009530:	d00a      	beq.n	8009548 <_scanf_float+0x34c>
 8009532:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009536:	463a      	mov	r2, r7
 8009538:	4640      	mov	r0, r8
 800953a:	4798      	blx	r3
 800953c:	6923      	ldr	r3, [r4, #16]
 800953e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8009542:	3b01      	subs	r3, #1
 8009544:	1eb5      	subs	r5, r6, #2
 8009546:	6123      	str	r3, [r4, #16]
 8009548:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800954c:	463a      	mov	r2, r7
 800954e:	4640      	mov	r0, r8
 8009550:	4798      	blx	r3
 8009552:	462e      	mov	r6, r5
 8009554:	6825      	ldr	r5, [r4, #0]
 8009556:	f015 0510 	ands.w	r5, r5, #16
 800955a:	d159      	bne.n	8009610 <_scanf_float+0x414>
 800955c:	7035      	strb	r5, [r6, #0]
 800955e:	6823      	ldr	r3, [r4, #0]
 8009560:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009564:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009568:	d11b      	bne.n	80095a2 <_scanf_float+0x3a6>
 800956a:	9b01      	ldr	r3, [sp, #4]
 800956c:	454b      	cmp	r3, r9
 800956e:	eba3 0209 	sub.w	r2, r3, r9
 8009572:	d123      	bne.n	80095bc <_scanf_float+0x3c0>
 8009574:	2200      	movs	r2, #0
 8009576:	4659      	mov	r1, fp
 8009578:	4640      	mov	r0, r8
 800957a:	f000 fef7 	bl	800a36c <_strtod_r>
 800957e:	6822      	ldr	r2, [r4, #0]
 8009580:	9b03      	ldr	r3, [sp, #12]
 8009582:	f012 0f02 	tst.w	r2, #2
 8009586:	ec57 6b10 	vmov	r6, r7, d0
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	d021      	beq.n	80095d2 <_scanf_float+0x3d6>
 800958e:	9903      	ldr	r1, [sp, #12]
 8009590:	1d1a      	adds	r2, r3, #4
 8009592:	600a      	str	r2, [r1, #0]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	e9c3 6700 	strd	r6, r7, [r3]
 800959a:	68e3      	ldr	r3, [r4, #12]
 800959c:	3301      	adds	r3, #1
 800959e:	60e3      	str	r3, [r4, #12]
 80095a0:	e66d      	b.n	800927e <_scanf_float+0x82>
 80095a2:	9b04      	ldr	r3, [sp, #16]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d0e5      	beq.n	8009574 <_scanf_float+0x378>
 80095a8:	9905      	ldr	r1, [sp, #20]
 80095aa:	230a      	movs	r3, #10
 80095ac:	462a      	mov	r2, r5
 80095ae:	3101      	adds	r1, #1
 80095b0:	4640      	mov	r0, r8
 80095b2:	f000 ffbf 	bl	800a534 <_strtol_r>
 80095b6:	9b04      	ldr	r3, [sp, #16]
 80095b8:	9e05      	ldr	r6, [sp, #20]
 80095ba:	1ac2      	subs	r2, r0, r3
 80095bc:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80095c0:	429e      	cmp	r6, r3
 80095c2:	bf28      	it	cs
 80095c4:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80095c8:	4912      	ldr	r1, [pc, #72]	; (8009614 <_scanf_float+0x418>)
 80095ca:	4630      	mov	r0, r6
 80095cc:	f000 f870 	bl	80096b0 <siprintf>
 80095d0:	e7d0      	b.n	8009574 <_scanf_float+0x378>
 80095d2:	9903      	ldr	r1, [sp, #12]
 80095d4:	f012 0f04 	tst.w	r2, #4
 80095d8:	f103 0204 	add.w	r2, r3, #4
 80095dc:	600a      	str	r2, [r1, #0]
 80095de:	d1d9      	bne.n	8009594 <_scanf_float+0x398>
 80095e0:	f8d3 8000 	ldr.w	r8, [r3]
 80095e4:	ee10 2a10 	vmov	r2, s0
 80095e8:	ee10 0a10 	vmov	r0, s0
 80095ec:	463b      	mov	r3, r7
 80095ee:	4639      	mov	r1, r7
 80095f0:	f7f7 facc 	bl	8000b8c <__aeabi_dcmpun>
 80095f4:	b128      	cbz	r0, 8009602 <_scanf_float+0x406>
 80095f6:	4808      	ldr	r0, [pc, #32]	; (8009618 <_scanf_float+0x41c>)
 80095f8:	f000 f820 	bl	800963c <nanf>
 80095fc:	ed88 0a00 	vstr	s0, [r8]
 8009600:	e7cb      	b.n	800959a <_scanf_float+0x39e>
 8009602:	4630      	mov	r0, r6
 8009604:	4639      	mov	r1, r7
 8009606:	f7f7 fb1f 	bl	8000c48 <__aeabi_d2f>
 800960a:	f8c8 0000 	str.w	r0, [r8]
 800960e:	e7c4      	b.n	800959a <_scanf_float+0x39e>
 8009610:	2500      	movs	r5, #0
 8009612:	e634      	b.n	800927e <_scanf_float+0x82>
 8009614:	0800d5a8 	.word	0x0800d5a8
 8009618:	0800d6af 	.word	0x0800d6af

0800961c <_sbrk_r>:
 800961c:	b538      	push	{r3, r4, r5, lr}
 800961e:	4d06      	ldr	r5, [pc, #24]	; (8009638 <_sbrk_r+0x1c>)
 8009620:	2300      	movs	r3, #0
 8009622:	4604      	mov	r4, r0
 8009624:	4608      	mov	r0, r1
 8009626:	602b      	str	r3, [r5, #0]
 8009628:	f7f9 faa6 	bl	8002b78 <_sbrk>
 800962c:	1c43      	adds	r3, r0, #1
 800962e:	d102      	bne.n	8009636 <_sbrk_r+0x1a>
 8009630:	682b      	ldr	r3, [r5, #0]
 8009632:	b103      	cbz	r3, 8009636 <_sbrk_r+0x1a>
 8009634:	6023      	str	r3, [r4, #0]
 8009636:	bd38      	pop	{r3, r4, r5, pc}
 8009638:	200005b4 	.word	0x200005b4

0800963c <nanf>:
 800963c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009644 <nanf+0x8>
 8009640:	4770      	bx	lr
 8009642:	bf00      	nop
 8009644:	7fc00000 	.word	0x7fc00000

08009648 <sniprintf>:
 8009648:	b40c      	push	{r2, r3}
 800964a:	b530      	push	{r4, r5, lr}
 800964c:	4b17      	ldr	r3, [pc, #92]	; (80096ac <sniprintf+0x64>)
 800964e:	1e0c      	subs	r4, r1, #0
 8009650:	681d      	ldr	r5, [r3, #0]
 8009652:	b09d      	sub	sp, #116	; 0x74
 8009654:	da08      	bge.n	8009668 <sniprintf+0x20>
 8009656:	238b      	movs	r3, #139	; 0x8b
 8009658:	602b      	str	r3, [r5, #0]
 800965a:	f04f 30ff 	mov.w	r0, #4294967295
 800965e:	b01d      	add	sp, #116	; 0x74
 8009660:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009664:	b002      	add	sp, #8
 8009666:	4770      	bx	lr
 8009668:	f44f 7302 	mov.w	r3, #520	; 0x208
 800966c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009670:	bf14      	ite	ne
 8009672:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009676:	4623      	moveq	r3, r4
 8009678:	9304      	str	r3, [sp, #16]
 800967a:	9307      	str	r3, [sp, #28]
 800967c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009680:	9002      	str	r0, [sp, #8]
 8009682:	9006      	str	r0, [sp, #24]
 8009684:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009688:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800968a:	ab21      	add	r3, sp, #132	; 0x84
 800968c:	a902      	add	r1, sp, #8
 800968e:	4628      	mov	r0, r5
 8009690:	9301      	str	r3, [sp, #4]
 8009692:	f002 fed7 	bl	800c444 <_svfiprintf_r>
 8009696:	1c43      	adds	r3, r0, #1
 8009698:	bfbc      	itt	lt
 800969a:	238b      	movlt	r3, #139	; 0x8b
 800969c:	602b      	strlt	r3, [r5, #0]
 800969e:	2c00      	cmp	r4, #0
 80096a0:	d0dd      	beq.n	800965e <sniprintf+0x16>
 80096a2:	9b02      	ldr	r3, [sp, #8]
 80096a4:	2200      	movs	r2, #0
 80096a6:	701a      	strb	r2, [r3, #0]
 80096a8:	e7d9      	b.n	800965e <sniprintf+0x16>
 80096aa:	bf00      	nop
 80096ac:	2000000c 	.word	0x2000000c

080096b0 <siprintf>:
 80096b0:	b40e      	push	{r1, r2, r3}
 80096b2:	b500      	push	{lr}
 80096b4:	b09c      	sub	sp, #112	; 0x70
 80096b6:	ab1d      	add	r3, sp, #116	; 0x74
 80096b8:	9002      	str	r0, [sp, #8]
 80096ba:	9006      	str	r0, [sp, #24]
 80096bc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80096c0:	4809      	ldr	r0, [pc, #36]	; (80096e8 <siprintf+0x38>)
 80096c2:	9107      	str	r1, [sp, #28]
 80096c4:	9104      	str	r1, [sp, #16]
 80096c6:	4909      	ldr	r1, [pc, #36]	; (80096ec <siprintf+0x3c>)
 80096c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80096cc:	9105      	str	r1, [sp, #20]
 80096ce:	6800      	ldr	r0, [r0, #0]
 80096d0:	9301      	str	r3, [sp, #4]
 80096d2:	a902      	add	r1, sp, #8
 80096d4:	f002 feb6 	bl	800c444 <_svfiprintf_r>
 80096d8:	9b02      	ldr	r3, [sp, #8]
 80096da:	2200      	movs	r2, #0
 80096dc:	701a      	strb	r2, [r3, #0]
 80096de:	b01c      	add	sp, #112	; 0x70
 80096e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80096e4:	b003      	add	sp, #12
 80096e6:	4770      	bx	lr
 80096e8:	2000000c 	.word	0x2000000c
 80096ec:	ffff0208 	.word	0xffff0208

080096f0 <strcpy>:
 80096f0:	4603      	mov	r3, r0
 80096f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80096f6:	f803 2b01 	strb.w	r2, [r3], #1
 80096fa:	2a00      	cmp	r2, #0
 80096fc:	d1f9      	bne.n	80096f2 <strcpy+0x2>
 80096fe:	4770      	bx	lr

08009700 <strncpy>:
 8009700:	b510      	push	{r4, lr}
 8009702:	3901      	subs	r1, #1
 8009704:	4603      	mov	r3, r0
 8009706:	b132      	cbz	r2, 8009716 <strncpy+0x16>
 8009708:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800970c:	f803 4b01 	strb.w	r4, [r3], #1
 8009710:	3a01      	subs	r2, #1
 8009712:	2c00      	cmp	r4, #0
 8009714:	d1f7      	bne.n	8009706 <strncpy+0x6>
 8009716:	441a      	add	r2, r3
 8009718:	2100      	movs	r1, #0
 800971a:	4293      	cmp	r3, r2
 800971c:	d100      	bne.n	8009720 <strncpy+0x20>
 800971e:	bd10      	pop	{r4, pc}
 8009720:	f803 1b01 	strb.w	r1, [r3], #1
 8009724:	e7f9      	b.n	800971a <strncpy+0x1a>

08009726 <sulp>:
 8009726:	b570      	push	{r4, r5, r6, lr}
 8009728:	4604      	mov	r4, r0
 800972a:	460d      	mov	r5, r1
 800972c:	ec45 4b10 	vmov	d0, r4, r5
 8009730:	4616      	mov	r6, r2
 8009732:	f002 fcc7 	bl	800c0c4 <__ulp>
 8009736:	ec51 0b10 	vmov	r0, r1, d0
 800973a:	b17e      	cbz	r6, 800975c <sulp+0x36>
 800973c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009740:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009744:	2b00      	cmp	r3, #0
 8009746:	dd09      	ble.n	800975c <sulp+0x36>
 8009748:	051b      	lsls	r3, r3, #20
 800974a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800974e:	2400      	movs	r4, #0
 8009750:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8009754:	4622      	mov	r2, r4
 8009756:	462b      	mov	r3, r5
 8009758:	f7f6 ff7e 	bl	8000658 <__aeabi_dmul>
 800975c:	bd70      	pop	{r4, r5, r6, pc}
	...

08009760 <_strtod_l>:
 8009760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009764:	ed2d 8b02 	vpush	{d8}
 8009768:	b09d      	sub	sp, #116	; 0x74
 800976a:	461f      	mov	r7, r3
 800976c:	2300      	movs	r3, #0
 800976e:	9318      	str	r3, [sp, #96]	; 0x60
 8009770:	4ba2      	ldr	r3, [pc, #648]	; (80099fc <_strtod_l+0x29c>)
 8009772:	9213      	str	r2, [sp, #76]	; 0x4c
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	9305      	str	r3, [sp, #20]
 8009778:	4604      	mov	r4, r0
 800977a:	4618      	mov	r0, r3
 800977c:	4688      	mov	r8, r1
 800977e:	f7f6 fd51 	bl	8000224 <strlen>
 8009782:	f04f 0a00 	mov.w	sl, #0
 8009786:	4605      	mov	r5, r0
 8009788:	f04f 0b00 	mov.w	fp, #0
 800978c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8009790:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009792:	781a      	ldrb	r2, [r3, #0]
 8009794:	2a2b      	cmp	r2, #43	; 0x2b
 8009796:	d04e      	beq.n	8009836 <_strtod_l+0xd6>
 8009798:	d83b      	bhi.n	8009812 <_strtod_l+0xb2>
 800979a:	2a0d      	cmp	r2, #13
 800979c:	d834      	bhi.n	8009808 <_strtod_l+0xa8>
 800979e:	2a08      	cmp	r2, #8
 80097a0:	d834      	bhi.n	800980c <_strtod_l+0xac>
 80097a2:	2a00      	cmp	r2, #0
 80097a4:	d03e      	beq.n	8009824 <_strtod_l+0xc4>
 80097a6:	2300      	movs	r3, #0
 80097a8:	930a      	str	r3, [sp, #40]	; 0x28
 80097aa:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80097ac:	7833      	ldrb	r3, [r6, #0]
 80097ae:	2b30      	cmp	r3, #48	; 0x30
 80097b0:	f040 80b0 	bne.w	8009914 <_strtod_l+0x1b4>
 80097b4:	7873      	ldrb	r3, [r6, #1]
 80097b6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80097ba:	2b58      	cmp	r3, #88	; 0x58
 80097bc:	d168      	bne.n	8009890 <_strtod_l+0x130>
 80097be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80097c0:	9301      	str	r3, [sp, #4]
 80097c2:	ab18      	add	r3, sp, #96	; 0x60
 80097c4:	9702      	str	r7, [sp, #8]
 80097c6:	9300      	str	r3, [sp, #0]
 80097c8:	4a8d      	ldr	r2, [pc, #564]	; (8009a00 <_strtod_l+0x2a0>)
 80097ca:	ab19      	add	r3, sp, #100	; 0x64
 80097cc:	a917      	add	r1, sp, #92	; 0x5c
 80097ce:	4620      	mov	r0, r4
 80097d0:	f001 fdce 	bl	800b370 <__gethex>
 80097d4:	f010 0707 	ands.w	r7, r0, #7
 80097d8:	4605      	mov	r5, r0
 80097da:	d005      	beq.n	80097e8 <_strtod_l+0x88>
 80097dc:	2f06      	cmp	r7, #6
 80097de:	d12c      	bne.n	800983a <_strtod_l+0xda>
 80097e0:	3601      	adds	r6, #1
 80097e2:	2300      	movs	r3, #0
 80097e4:	9617      	str	r6, [sp, #92]	; 0x5c
 80097e6:	930a      	str	r3, [sp, #40]	; 0x28
 80097e8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	f040 8590 	bne.w	800a310 <_strtod_l+0xbb0>
 80097f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80097f2:	b1eb      	cbz	r3, 8009830 <_strtod_l+0xd0>
 80097f4:	4652      	mov	r2, sl
 80097f6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80097fa:	ec43 2b10 	vmov	d0, r2, r3
 80097fe:	b01d      	add	sp, #116	; 0x74
 8009800:	ecbd 8b02 	vpop	{d8}
 8009804:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009808:	2a20      	cmp	r2, #32
 800980a:	d1cc      	bne.n	80097a6 <_strtod_l+0x46>
 800980c:	3301      	adds	r3, #1
 800980e:	9317      	str	r3, [sp, #92]	; 0x5c
 8009810:	e7be      	b.n	8009790 <_strtod_l+0x30>
 8009812:	2a2d      	cmp	r2, #45	; 0x2d
 8009814:	d1c7      	bne.n	80097a6 <_strtod_l+0x46>
 8009816:	2201      	movs	r2, #1
 8009818:	920a      	str	r2, [sp, #40]	; 0x28
 800981a:	1c5a      	adds	r2, r3, #1
 800981c:	9217      	str	r2, [sp, #92]	; 0x5c
 800981e:	785b      	ldrb	r3, [r3, #1]
 8009820:	2b00      	cmp	r3, #0
 8009822:	d1c2      	bne.n	80097aa <_strtod_l+0x4a>
 8009824:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009826:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800982a:	2b00      	cmp	r3, #0
 800982c:	f040 856e 	bne.w	800a30c <_strtod_l+0xbac>
 8009830:	4652      	mov	r2, sl
 8009832:	465b      	mov	r3, fp
 8009834:	e7e1      	b.n	80097fa <_strtod_l+0x9a>
 8009836:	2200      	movs	r2, #0
 8009838:	e7ee      	b.n	8009818 <_strtod_l+0xb8>
 800983a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800983c:	b13a      	cbz	r2, 800984e <_strtod_l+0xee>
 800983e:	2135      	movs	r1, #53	; 0x35
 8009840:	a81a      	add	r0, sp, #104	; 0x68
 8009842:	f002 fd4a 	bl	800c2da <__copybits>
 8009846:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009848:	4620      	mov	r0, r4
 800984a:	f002 f909 	bl	800ba60 <_Bfree>
 800984e:	3f01      	subs	r7, #1
 8009850:	2f04      	cmp	r7, #4
 8009852:	d806      	bhi.n	8009862 <_strtod_l+0x102>
 8009854:	e8df f007 	tbb	[pc, r7]
 8009858:	1714030a 	.word	0x1714030a
 800985c:	0a          	.byte	0x0a
 800985d:	00          	.byte	0x00
 800985e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8009862:	0728      	lsls	r0, r5, #28
 8009864:	d5c0      	bpl.n	80097e8 <_strtod_l+0x88>
 8009866:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800986a:	e7bd      	b.n	80097e8 <_strtod_l+0x88>
 800986c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8009870:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009872:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8009876:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800987a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800987e:	e7f0      	b.n	8009862 <_strtod_l+0x102>
 8009880:	f8df b180 	ldr.w	fp, [pc, #384]	; 8009a04 <_strtod_l+0x2a4>
 8009884:	e7ed      	b.n	8009862 <_strtod_l+0x102>
 8009886:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800988a:	f04f 3aff 	mov.w	sl, #4294967295
 800988e:	e7e8      	b.n	8009862 <_strtod_l+0x102>
 8009890:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009892:	1c5a      	adds	r2, r3, #1
 8009894:	9217      	str	r2, [sp, #92]	; 0x5c
 8009896:	785b      	ldrb	r3, [r3, #1]
 8009898:	2b30      	cmp	r3, #48	; 0x30
 800989a:	d0f9      	beq.n	8009890 <_strtod_l+0x130>
 800989c:	2b00      	cmp	r3, #0
 800989e:	d0a3      	beq.n	80097e8 <_strtod_l+0x88>
 80098a0:	2301      	movs	r3, #1
 80098a2:	f04f 0900 	mov.w	r9, #0
 80098a6:	9304      	str	r3, [sp, #16]
 80098a8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80098aa:	9308      	str	r3, [sp, #32]
 80098ac:	f8cd 901c 	str.w	r9, [sp, #28]
 80098b0:	464f      	mov	r7, r9
 80098b2:	220a      	movs	r2, #10
 80098b4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80098b6:	7806      	ldrb	r6, [r0, #0]
 80098b8:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80098bc:	b2d9      	uxtb	r1, r3
 80098be:	2909      	cmp	r1, #9
 80098c0:	d92a      	bls.n	8009918 <_strtod_l+0x1b8>
 80098c2:	9905      	ldr	r1, [sp, #20]
 80098c4:	462a      	mov	r2, r5
 80098c6:	f003 f81f 	bl	800c908 <strncmp>
 80098ca:	b398      	cbz	r0, 8009934 <_strtod_l+0x1d4>
 80098cc:	2000      	movs	r0, #0
 80098ce:	4632      	mov	r2, r6
 80098d0:	463d      	mov	r5, r7
 80098d2:	9005      	str	r0, [sp, #20]
 80098d4:	4603      	mov	r3, r0
 80098d6:	2a65      	cmp	r2, #101	; 0x65
 80098d8:	d001      	beq.n	80098de <_strtod_l+0x17e>
 80098da:	2a45      	cmp	r2, #69	; 0x45
 80098dc:	d118      	bne.n	8009910 <_strtod_l+0x1b0>
 80098de:	b91d      	cbnz	r5, 80098e8 <_strtod_l+0x188>
 80098e0:	9a04      	ldr	r2, [sp, #16]
 80098e2:	4302      	orrs	r2, r0
 80098e4:	d09e      	beq.n	8009824 <_strtod_l+0xc4>
 80098e6:	2500      	movs	r5, #0
 80098e8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 80098ec:	f108 0201 	add.w	r2, r8, #1
 80098f0:	9217      	str	r2, [sp, #92]	; 0x5c
 80098f2:	f898 2001 	ldrb.w	r2, [r8, #1]
 80098f6:	2a2b      	cmp	r2, #43	; 0x2b
 80098f8:	d075      	beq.n	80099e6 <_strtod_l+0x286>
 80098fa:	2a2d      	cmp	r2, #45	; 0x2d
 80098fc:	d07b      	beq.n	80099f6 <_strtod_l+0x296>
 80098fe:	f04f 0c00 	mov.w	ip, #0
 8009902:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8009906:	2909      	cmp	r1, #9
 8009908:	f240 8082 	bls.w	8009a10 <_strtod_l+0x2b0>
 800990c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8009910:	2600      	movs	r6, #0
 8009912:	e09d      	b.n	8009a50 <_strtod_l+0x2f0>
 8009914:	2300      	movs	r3, #0
 8009916:	e7c4      	b.n	80098a2 <_strtod_l+0x142>
 8009918:	2f08      	cmp	r7, #8
 800991a:	bfd8      	it	le
 800991c:	9907      	ldrle	r1, [sp, #28]
 800991e:	f100 0001 	add.w	r0, r0, #1
 8009922:	bfda      	itte	le
 8009924:	fb02 3301 	mlale	r3, r2, r1, r3
 8009928:	9307      	strle	r3, [sp, #28]
 800992a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800992e:	3701      	adds	r7, #1
 8009930:	9017      	str	r0, [sp, #92]	; 0x5c
 8009932:	e7bf      	b.n	80098b4 <_strtod_l+0x154>
 8009934:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009936:	195a      	adds	r2, r3, r5
 8009938:	9217      	str	r2, [sp, #92]	; 0x5c
 800993a:	5d5a      	ldrb	r2, [r3, r5]
 800993c:	2f00      	cmp	r7, #0
 800993e:	d037      	beq.n	80099b0 <_strtod_l+0x250>
 8009940:	9005      	str	r0, [sp, #20]
 8009942:	463d      	mov	r5, r7
 8009944:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8009948:	2b09      	cmp	r3, #9
 800994a:	d912      	bls.n	8009972 <_strtod_l+0x212>
 800994c:	2301      	movs	r3, #1
 800994e:	e7c2      	b.n	80098d6 <_strtod_l+0x176>
 8009950:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009952:	1c5a      	adds	r2, r3, #1
 8009954:	9217      	str	r2, [sp, #92]	; 0x5c
 8009956:	785a      	ldrb	r2, [r3, #1]
 8009958:	3001      	adds	r0, #1
 800995a:	2a30      	cmp	r2, #48	; 0x30
 800995c:	d0f8      	beq.n	8009950 <_strtod_l+0x1f0>
 800995e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8009962:	2b08      	cmp	r3, #8
 8009964:	f200 84d9 	bhi.w	800a31a <_strtod_l+0xbba>
 8009968:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800996a:	9005      	str	r0, [sp, #20]
 800996c:	2000      	movs	r0, #0
 800996e:	9308      	str	r3, [sp, #32]
 8009970:	4605      	mov	r5, r0
 8009972:	3a30      	subs	r2, #48	; 0x30
 8009974:	f100 0301 	add.w	r3, r0, #1
 8009978:	d014      	beq.n	80099a4 <_strtod_l+0x244>
 800997a:	9905      	ldr	r1, [sp, #20]
 800997c:	4419      	add	r1, r3
 800997e:	9105      	str	r1, [sp, #20]
 8009980:	462b      	mov	r3, r5
 8009982:	eb00 0e05 	add.w	lr, r0, r5
 8009986:	210a      	movs	r1, #10
 8009988:	4573      	cmp	r3, lr
 800998a:	d113      	bne.n	80099b4 <_strtod_l+0x254>
 800998c:	182b      	adds	r3, r5, r0
 800998e:	2b08      	cmp	r3, #8
 8009990:	f105 0501 	add.w	r5, r5, #1
 8009994:	4405      	add	r5, r0
 8009996:	dc1c      	bgt.n	80099d2 <_strtod_l+0x272>
 8009998:	9907      	ldr	r1, [sp, #28]
 800999a:	230a      	movs	r3, #10
 800999c:	fb03 2301 	mla	r3, r3, r1, r2
 80099a0:	9307      	str	r3, [sp, #28]
 80099a2:	2300      	movs	r3, #0
 80099a4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80099a6:	1c51      	adds	r1, r2, #1
 80099a8:	9117      	str	r1, [sp, #92]	; 0x5c
 80099aa:	7852      	ldrb	r2, [r2, #1]
 80099ac:	4618      	mov	r0, r3
 80099ae:	e7c9      	b.n	8009944 <_strtod_l+0x1e4>
 80099b0:	4638      	mov	r0, r7
 80099b2:	e7d2      	b.n	800995a <_strtod_l+0x1fa>
 80099b4:	2b08      	cmp	r3, #8
 80099b6:	dc04      	bgt.n	80099c2 <_strtod_l+0x262>
 80099b8:	9e07      	ldr	r6, [sp, #28]
 80099ba:	434e      	muls	r6, r1
 80099bc:	9607      	str	r6, [sp, #28]
 80099be:	3301      	adds	r3, #1
 80099c0:	e7e2      	b.n	8009988 <_strtod_l+0x228>
 80099c2:	f103 0c01 	add.w	ip, r3, #1
 80099c6:	f1bc 0f10 	cmp.w	ip, #16
 80099ca:	bfd8      	it	le
 80099cc:	fb01 f909 	mulle.w	r9, r1, r9
 80099d0:	e7f5      	b.n	80099be <_strtod_l+0x25e>
 80099d2:	2d10      	cmp	r5, #16
 80099d4:	bfdc      	itt	le
 80099d6:	230a      	movle	r3, #10
 80099d8:	fb03 2909 	mlale	r9, r3, r9, r2
 80099dc:	e7e1      	b.n	80099a2 <_strtod_l+0x242>
 80099de:	2300      	movs	r3, #0
 80099e0:	9305      	str	r3, [sp, #20]
 80099e2:	2301      	movs	r3, #1
 80099e4:	e77c      	b.n	80098e0 <_strtod_l+0x180>
 80099e6:	f04f 0c00 	mov.w	ip, #0
 80099ea:	f108 0202 	add.w	r2, r8, #2
 80099ee:	9217      	str	r2, [sp, #92]	; 0x5c
 80099f0:	f898 2002 	ldrb.w	r2, [r8, #2]
 80099f4:	e785      	b.n	8009902 <_strtod_l+0x1a2>
 80099f6:	f04f 0c01 	mov.w	ip, #1
 80099fa:	e7f6      	b.n	80099ea <_strtod_l+0x28a>
 80099fc:	0800d790 	.word	0x0800d790
 8009a00:	0800d5b0 	.word	0x0800d5b0
 8009a04:	7ff00000 	.word	0x7ff00000
 8009a08:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009a0a:	1c51      	adds	r1, r2, #1
 8009a0c:	9117      	str	r1, [sp, #92]	; 0x5c
 8009a0e:	7852      	ldrb	r2, [r2, #1]
 8009a10:	2a30      	cmp	r2, #48	; 0x30
 8009a12:	d0f9      	beq.n	8009a08 <_strtod_l+0x2a8>
 8009a14:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8009a18:	2908      	cmp	r1, #8
 8009a1a:	f63f af79 	bhi.w	8009910 <_strtod_l+0x1b0>
 8009a1e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8009a22:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009a24:	9206      	str	r2, [sp, #24]
 8009a26:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009a28:	1c51      	adds	r1, r2, #1
 8009a2a:	9117      	str	r1, [sp, #92]	; 0x5c
 8009a2c:	7852      	ldrb	r2, [r2, #1]
 8009a2e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8009a32:	2e09      	cmp	r6, #9
 8009a34:	d937      	bls.n	8009aa6 <_strtod_l+0x346>
 8009a36:	9e06      	ldr	r6, [sp, #24]
 8009a38:	1b89      	subs	r1, r1, r6
 8009a3a:	2908      	cmp	r1, #8
 8009a3c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8009a40:	dc02      	bgt.n	8009a48 <_strtod_l+0x2e8>
 8009a42:	4576      	cmp	r6, lr
 8009a44:	bfa8      	it	ge
 8009a46:	4676      	movge	r6, lr
 8009a48:	f1bc 0f00 	cmp.w	ip, #0
 8009a4c:	d000      	beq.n	8009a50 <_strtod_l+0x2f0>
 8009a4e:	4276      	negs	r6, r6
 8009a50:	2d00      	cmp	r5, #0
 8009a52:	d14d      	bne.n	8009af0 <_strtod_l+0x390>
 8009a54:	9904      	ldr	r1, [sp, #16]
 8009a56:	4301      	orrs	r1, r0
 8009a58:	f47f aec6 	bne.w	80097e8 <_strtod_l+0x88>
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	f47f aee1 	bne.w	8009824 <_strtod_l+0xc4>
 8009a62:	2a69      	cmp	r2, #105	; 0x69
 8009a64:	d027      	beq.n	8009ab6 <_strtod_l+0x356>
 8009a66:	dc24      	bgt.n	8009ab2 <_strtod_l+0x352>
 8009a68:	2a49      	cmp	r2, #73	; 0x49
 8009a6a:	d024      	beq.n	8009ab6 <_strtod_l+0x356>
 8009a6c:	2a4e      	cmp	r2, #78	; 0x4e
 8009a6e:	f47f aed9 	bne.w	8009824 <_strtod_l+0xc4>
 8009a72:	499f      	ldr	r1, [pc, #636]	; (8009cf0 <_strtod_l+0x590>)
 8009a74:	a817      	add	r0, sp, #92	; 0x5c
 8009a76:	f001 fed3 	bl	800b820 <__match>
 8009a7a:	2800      	cmp	r0, #0
 8009a7c:	f43f aed2 	beq.w	8009824 <_strtod_l+0xc4>
 8009a80:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009a82:	781b      	ldrb	r3, [r3, #0]
 8009a84:	2b28      	cmp	r3, #40	; 0x28
 8009a86:	d12d      	bne.n	8009ae4 <_strtod_l+0x384>
 8009a88:	499a      	ldr	r1, [pc, #616]	; (8009cf4 <_strtod_l+0x594>)
 8009a8a:	aa1a      	add	r2, sp, #104	; 0x68
 8009a8c:	a817      	add	r0, sp, #92	; 0x5c
 8009a8e:	f001 fedb 	bl	800b848 <__hexnan>
 8009a92:	2805      	cmp	r0, #5
 8009a94:	d126      	bne.n	8009ae4 <_strtod_l+0x384>
 8009a96:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009a98:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8009a9c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8009aa0:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8009aa4:	e6a0      	b.n	80097e8 <_strtod_l+0x88>
 8009aa6:	210a      	movs	r1, #10
 8009aa8:	fb01 2e0e 	mla	lr, r1, lr, r2
 8009aac:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8009ab0:	e7b9      	b.n	8009a26 <_strtod_l+0x2c6>
 8009ab2:	2a6e      	cmp	r2, #110	; 0x6e
 8009ab4:	e7db      	b.n	8009a6e <_strtod_l+0x30e>
 8009ab6:	4990      	ldr	r1, [pc, #576]	; (8009cf8 <_strtod_l+0x598>)
 8009ab8:	a817      	add	r0, sp, #92	; 0x5c
 8009aba:	f001 feb1 	bl	800b820 <__match>
 8009abe:	2800      	cmp	r0, #0
 8009ac0:	f43f aeb0 	beq.w	8009824 <_strtod_l+0xc4>
 8009ac4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009ac6:	498d      	ldr	r1, [pc, #564]	; (8009cfc <_strtod_l+0x59c>)
 8009ac8:	3b01      	subs	r3, #1
 8009aca:	a817      	add	r0, sp, #92	; 0x5c
 8009acc:	9317      	str	r3, [sp, #92]	; 0x5c
 8009ace:	f001 fea7 	bl	800b820 <__match>
 8009ad2:	b910      	cbnz	r0, 8009ada <_strtod_l+0x37a>
 8009ad4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009ad6:	3301      	adds	r3, #1
 8009ad8:	9317      	str	r3, [sp, #92]	; 0x5c
 8009ada:	f8df b230 	ldr.w	fp, [pc, #560]	; 8009d0c <_strtod_l+0x5ac>
 8009ade:	f04f 0a00 	mov.w	sl, #0
 8009ae2:	e681      	b.n	80097e8 <_strtod_l+0x88>
 8009ae4:	4886      	ldr	r0, [pc, #536]	; (8009d00 <_strtod_l+0x5a0>)
 8009ae6:	f002 ff07 	bl	800c8f8 <nan>
 8009aea:	ec5b ab10 	vmov	sl, fp, d0
 8009aee:	e67b      	b.n	80097e8 <_strtod_l+0x88>
 8009af0:	9b05      	ldr	r3, [sp, #20]
 8009af2:	9807      	ldr	r0, [sp, #28]
 8009af4:	1af3      	subs	r3, r6, r3
 8009af6:	2f00      	cmp	r7, #0
 8009af8:	bf08      	it	eq
 8009afa:	462f      	moveq	r7, r5
 8009afc:	2d10      	cmp	r5, #16
 8009afe:	9306      	str	r3, [sp, #24]
 8009b00:	46a8      	mov	r8, r5
 8009b02:	bfa8      	it	ge
 8009b04:	f04f 0810 	movge.w	r8, #16
 8009b08:	f7f6 fd2c 	bl	8000564 <__aeabi_ui2d>
 8009b0c:	2d09      	cmp	r5, #9
 8009b0e:	4682      	mov	sl, r0
 8009b10:	468b      	mov	fp, r1
 8009b12:	dd13      	ble.n	8009b3c <_strtod_l+0x3dc>
 8009b14:	4b7b      	ldr	r3, [pc, #492]	; (8009d04 <_strtod_l+0x5a4>)
 8009b16:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8009b1a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8009b1e:	f7f6 fd9b 	bl	8000658 <__aeabi_dmul>
 8009b22:	4682      	mov	sl, r0
 8009b24:	4648      	mov	r0, r9
 8009b26:	468b      	mov	fp, r1
 8009b28:	f7f6 fd1c 	bl	8000564 <__aeabi_ui2d>
 8009b2c:	4602      	mov	r2, r0
 8009b2e:	460b      	mov	r3, r1
 8009b30:	4650      	mov	r0, sl
 8009b32:	4659      	mov	r1, fp
 8009b34:	f7f6 fbda 	bl	80002ec <__adddf3>
 8009b38:	4682      	mov	sl, r0
 8009b3a:	468b      	mov	fp, r1
 8009b3c:	2d0f      	cmp	r5, #15
 8009b3e:	dc38      	bgt.n	8009bb2 <_strtod_l+0x452>
 8009b40:	9b06      	ldr	r3, [sp, #24]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	f43f ae50 	beq.w	80097e8 <_strtod_l+0x88>
 8009b48:	dd24      	ble.n	8009b94 <_strtod_l+0x434>
 8009b4a:	2b16      	cmp	r3, #22
 8009b4c:	dc0b      	bgt.n	8009b66 <_strtod_l+0x406>
 8009b4e:	496d      	ldr	r1, [pc, #436]	; (8009d04 <_strtod_l+0x5a4>)
 8009b50:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009b54:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009b58:	4652      	mov	r2, sl
 8009b5a:	465b      	mov	r3, fp
 8009b5c:	f7f6 fd7c 	bl	8000658 <__aeabi_dmul>
 8009b60:	4682      	mov	sl, r0
 8009b62:	468b      	mov	fp, r1
 8009b64:	e640      	b.n	80097e8 <_strtod_l+0x88>
 8009b66:	9a06      	ldr	r2, [sp, #24]
 8009b68:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8009b6c:	4293      	cmp	r3, r2
 8009b6e:	db20      	blt.n	8009bb2 <_strtod_l+0x452>
 8009b70:	4c64      	ldr	r4, [pc, #400]	; (8009d04 <_strtod_l+0x5a4>)
 8009b72:	f1c5 050f 	rsb	r5, r5, #15
 8009b76:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009b7a:	4652      	mov	r2, sl
 8009b7c:	465b      	mov	r3, fp
 8009b7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009b82:	f7f6 fd69 	bl	8000658 <__aeabi_dmul>
 8009b86:	9b06      	ldr	r3, [sp, #24]
 8009b88:	1b5d      	subs	r5, r3, r5
 8009b8a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009b8e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009b92:	e7e3      	b.n	8009b5c <_strtod_l+0x3fc>
 8009b94:	9b06      	ldr	r3, [sp, #24]
 8009b96:	3316      	adds	r3, #22
 8009b98:	db0b      	blt.n	8009bb2 <_strtod_l+0x452>
 8009b9a:	9b05      	ldr	r3, [sp, #20]
 8009b9c:	1b9e      	subs	r6, r3, r6
 8009b9e:	4b59      	ldr	r3, [pc, #356]	; (8009d04 <_strtod_l+0x5a4>)
 8009ba0:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8009ba4:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009ba8:	4650      	mov	r0, sl
 8009baa:	4659      	mov	r1, fp
 8009bac:	f7f6 fe7e 	bl	80008ac <__aeabi_ddiv>
 8009bb0:	e7d6      	b.n	8009b60 <_strtod_l+0x400>
 8009bb2:	9b06      	ldr	r3, [sp, #24]
 8009bb4:	eba5 0808 	sub.w	r8, r5, r8
 8009bb8:	4498      	add	r8, r3
 8009bba:	f1b8 0f00 	cmp.w	r8, #0
 8009bbe:	dd74      	ble.n	8009caa <_strtod_l+0x54a>
 8009bc0:	f018 030f 	ands.w	r3, r8, #15
 8009bc4:	d00a      	beq.n	8009bdc <_strtod_l+0x47c>
 8009bc6:	494f      	ldr	r1, [pc, #316]	; (8009d04 <_strtod_l+0x5a4>)
 8009bc8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009bcc:	4652      	mov	r2, sl
 8009bce:	465b      	mov	r3, fp
 8009bd0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009bd4:	f7f6 fd40 	bl	8000658 <__aeabi_dmul>
 8009bd8:	4682      	mov	sl, r0
 8009bda:	468b      	mov	fp, r1
 8009bdc:	f038 080f 	bics.w	r8, r8, #15
 8009be0:	d04f      	beq.n	8009c82 <_strtod_l+0x522>
 8009be2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8009be6:	dd22      	ble.n	8009c2e <_strtod_l+0x4ce>
 8009be8:	2500      	movs	r5, #0
 8009bea:	462e      	mov	r6, r5
 8009bec:	9507      	str	r5, [sp, #28]
 8009bee:	9505      	str	r5, [sp, #20]
 8009bf0:	2322      	movs	r3, #34	; 0x22
 8009bf2:	f8df b118 	ldr.w	fp, [pc, #280]	; 8009d0c <_strtod_l+0x5ac>
 8009bf6:	6023      	str	r3, [r4, #0]
 8009bf8:	f04f 0a00 	mov.w	sl, #0
 8009bfc:	9b07      	ldr	r3, [sp, #28]
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	f43f adf2 	beq.w	80097e8 <_strtod_l+0x88>
 8009c04:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009c06:	4620      	mov	r0, r4
 8009c08:	f001 ff2a 	bl	800ba60 <_Bfree>
 8009c0c:	9905      	ldr	r1, [sp, #20]
 8009c0e:	4620      	mov	r0, r4
 8009c10:	f001 ff26 	bl	800ba60 <_Bfree>
 8009c14:	4631      	mov	r1, r6
 8009c16:	4620      	mov	r0, r4
 8009c18:	f001 ff22 	bl	800ba60 <_Bfree>
 8009c1c:	9907      	ldr	r1, [sp, #28]
 8009c1e:	4620      	mov	r0, r4
 8009c20:	f001 ff1e 	bl	800ba60 <_Bfree>
 8009c24:	4629      	mov	r1, r5
 8009c26:	4620      	mov	r0, r4
 8009c28:	f001 ff1a 	bl	800ba60 <_Bfree>
 8009c2c:	e5dc      	b.n	80097e8 <_strtod_l+0x88>
 8009c2e:	4b36      	ldr	r3, [pc, #216]	; (8009d08 <_strtod_l+0x5a8>)
 8009c30:	9304      	str	r3, [sp, #16]
 8009c32:	2300      	movs	r3, #0
 8009c34:	ea4f 1828 	mov.w	r8, r8, asr #4
 8009c38:	4650      	mov	r0, sl
 8009c3a:	4659      	mov	r1, fp
 8009c3c:	4699      	mov	r9, r3
 8009c3e:	f1b8 0f01 	cmp.w	r8, #1
 8009c42:	dc21      	bgt.n	8009c88 <_strtod_l+0x528>
 8009c44:	b10b      	cbz	r3, 8009c4a <_strtod_l+0x4ea>
 8009c46:	4682      	mov	sl, r0
 8009c48:	468b      	mov	fp, r1
 8009c4a:	4b2f      	ldr	r3, [pc, #188]	; (8009d08 <_strtod_l+0x5a8>)
 8009c4c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8009c50:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8009c54:	4652      	mov	r2, sl
 8009c56:	465b      	mov	r3, fp
 8009c58:	e9d9 0100 	ldrd	r0, r1, [r9]
 8009c5c:	f7f6 fcfc 	bl	8000658 <__aeabi_dmul>
 8009c60:	4b2a      	ldr	r3, [pc, #168]	; (8009d0c <_strtod_l+0x5ac>)
 8009c62:	460a      	mov	r2, r1
 8009c64:	400b      	ands	r3, r1
 8009c66:	492a      	ldr	r1, [pc, #168]	; (8009d10 <_strtod_l+0x5b0>)
 8009c68:	428b      	cmp	r3, r1
 8009c6a:	4682      	mov	sl, r0
 8009c6c:	d8bc      	bhi.n	8009be8 <_strtod_l+0x488>
 8009c6e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8009c72:	428b      	cmp	r3, r1
 8009c74:	bf86      	itte	hi
 8009c76:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8009d14 <_strtod_l+0x5b4>
 8009c7a:	f04f 3aff 	movhi.w	sl, #4294967295
 8009c7e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8009c82:	2300      	movs	r3, #0
 8009c84:	9304      	str	r3, [sp, #16]
 8009c86:	e084      	b.n	8009d92 <_strtod_l+0x632>
 8009c88:	f018 0f01 	tst.w	r8, #1
 8009c8c:	d005      	beq.n	8009c9a <_strtod_l+0x53a>
 8009c8e:	9b04      	ldr	r3, [sp, #16]
 8009c90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c94:	f7f6 fce0 	bl	8000658 <__aeabi_dmul>
 8009c98:	2301      	movs	r3, #1
 8009c9a:	9a04      	ldr	r2, [sp, #16]
 8009c9c:	3208      	adds	r2, #8
 8009c9e:	f109 0901 	add.w	r9, r9, #1
 8009ca2:	ea4f 0868 	mov.w	r8, r8, asr #1
 8009ca6:	9204      	str	r2, [sp, #16]
 8009ca8:	e7c9      	b.n	8009c3e <_strtod_l+0x4de>
 8009caa:	d0ea      	beq.n	8009c82 <_strtod_l+0x522>
 8009cac:	f1c8 0800 	rsb	r8, r8, #0
 8009cb0:	f018 020f 	ands.w	r2, r8, #15
 8009cb4:	d00a      	beq.n	8009ccc <_strtod_l+0x56c>
 8009cb6:	4b13      	ldr	r3, [pc, #76]	; (8009d04 <_strtod_l+0x5a4>)
 8009cb8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009cbc:	4650      	mov	r0, sl
 8009cbe:	4659      	mov	r1, fp
 8009cc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cc4:	f7f6 fdf2 	bl	80008ac <__aeabi_ddiv>
 8009cc8:	4682      	mov	sl, r0
 8009cca:	468b      	mov	fp, r1
 8009ccc:	ea5f 1828 	movs.w	r8, r8, asr #4
 8009cd0:	d0d7      	beq.n	8009c82 <_strtod_l+0x522>
 8009cd2:	f1b8 0f1f 	cmp.w	r8, #31
 8009cd6:	dd1f      	ble.n	8009d18 <_strtod_l+0x5b8>
 8009cd8:	2500      	movs	r5, #0
 8009cda:	462e      	mov	r6, r5
 8009cdc:	9507      	str	r5, [sp, #28]
 8009cde:	9505      	str	r5, [sp, #20]
 8009ce0:	2322      	movs	r3, #34	; 0x22
 8009ce2:	f04f 0a00 	mov.w	sl, #0
 8009ce6:	f04f 0b00 	mov.w	fp, #0
 8009cea:	6023      	str	r3, [r4, #0]
 8009cec:	e786      	b.n	8009bfc <_strtod_l+0x49c>
 8009cee:	bf00      	nop
 8009cf0:	0800d581 	.word	0x0800d581
 8009cf4:	0800d5c4 	.word	0x0800d5c4
 8009cf8:	0800d579 	.word	0x0800d579
 8009cfc:	0800d6b3 	.word	0x0800d6b3
 8009d00:	0800d6af 	.word	0x0800d6af
 8009d04:	0800d828 	.word	0x0800d828
 8009d08:	0800d800 	.word	0x0800d800
 8009d0c:	7ff00000 	.word	0x7ff00000
 8009d10:	7ca00000 	.word	0x7ca00000
 8009d14:	7fefffff 	.word	0x7fefffff
 8009d18:	f018 0310 	ands.w	r3, r8, #16
 8009d1c:	bf18      	it	ne
 8009d1e:	236a      	movne	r3, #106	; 0x6a
 8009d20:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800a0d0 <_strtod_l+0x970>
 8009d24:	9304      	str	r3, [sp, #16]
 8009d26:	4650      	mov	r0, sl
 8009d28:	4659      	mov	r1, fp
 8009d2a:	2300      	movs	r3, #0
 8009d2c:	f018 0f01 	tst.w	r8, #1
 8009d30:	d004      	beq.n	8009d3c <_strtod_l+0x5dc>
 8009d32:	e9d9 2300 	ldrd	r2, r3, [r9]
 8009d36:	f7f6 fc8f 	bl	8000658 <__aeabi_dmul>
 8009d3a:	2301      	movs	r3, #1
 8009d3c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8009d40:	f109 0908 	add.w	r9, r9, #8
 8009d44:	d1f2      	bne.n	8009d2c <_strtod_l+0x5cc>
 8009d46:	b10b      	cbz	r3, 8009d4c <_strtod_l+0x5ec>
 8009d48:	4682      	mov	sl, r0
 8009d4a:	468b      	mov	fp, r1
 8009d4c:	9b04      	ldr	r3, [sp, #16]
 8009d4e:	b1c3      	cbz	r3, 8009d82 <_strtod_l+0x622>
 8009d50:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009d54:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	4659      	mov	r1, fp
 8009d5c:	dd11      	ble.n	8009d82 <_strtod_l+0x622>
 8009d5e:	2b1f      	cmp	r3, #31
 8009d60:	f340 8124 	ble.w	8009fac <_strtod_l+0x84c>
 8009d64:	2b34      	cmp	r3, #52	; 0x34
 8009d66:	bfde      	ittt	le
 8009d68:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8009d6c:	f04f 33ff 	movle.w	r3, #4294967295
 8009d70:	fa03 f202 	lslle.w	r2, r3, r2
 8009d74:	f04f 0a00 	mov.w	sl, #0
 8009d78:	bfcc      	ite	gt
 8009d7a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8009d7e:	ea02 0b01 	andle.w	fp, r2, r1
 8009d82:	2200      	movs	r2, #0
 8009d84:	2300      	movs	r3, #0
 8009d86:	4650      	mov	r0, sl
 8009d88:	4659      	mov	r1, fp
 8009d8a:	f7f6 fecd 	bl	8000b28 <__aeabi_dcmpeq>
 8009d8e:	2800      	cmp	r0, #0
 8009d90:	d1a2      	bne.n	8009cd8 <_strtod_l+0x578>
 8009d92:	9b07      	ldr	r3, [sp, #28]
 8009d94:	9300      	str	r3, [sp, #0]
 8009d96:	9908      	ldr	r1, [sp, #32]
 8009d98:	462b      	mov	r3, r5
 8009d9a:	463a      	mov	r2, r7
 8009d9c:	4620      	mov	r0, r4
 8009d9e:	f001 fec7 	bl	800bb30 <__s2b>
 8009da2:	9007      	str	r0, [sp, #28]
 8009da4:	2800      	cmp	r0, #0
 8009da6:	f43f af1f 	beq.w	8009be8 <_strtod_l+0x488>
 8009daa:	9b05      	ldr	r3, [sp, #20]
 8009dac:	1b9e      	subs	r6, r3, r6
 8009dae:	9b06      	ldr	r3, [sp, #24]
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	bfb4      	ite	lt
 8009db4:	4633      	movlt	r3, r6
 8009db6:	2300      	movge	r3, #0
 8009db8:	930c      	str	r3, [sp, #48]	; 0x30
 8009dba:	9b06      	ldr	r3, [sp, #24]
 8009dbc:	2500      	movs	r5, #0
 8009dbe:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009dc2:	9312      	str	r3, [sp, #72]	; 0x48
 8009dc4:	462e      	mov	r6, r5
 8009dc6:	9b07      	ldr	r3, [sp, #28]
 8009dc8:	4620      	mov	r0, r4
 8009dca:	6859      	ldr	r1, [r3, #4]
 8009dcc:	f001 fe08 	bl	800b9e0 <_Balloc>
 8009dd0:	9005      	str	r0, [sp, #20]
 8009dd2:	2800      	cmp	r0, #0
 8009dd4:	f43f af0c 	beq.w	8009bf0 <_strtod_l+0x490>
 8009dd8:	9b07      	ldr	r3, [sp, #28]
 8009dda:	691a      	ldr	r2, [r3, #16]
 8009ddc:	3202      	adds	r2, #2
 8009dde:	f103 010c 	add.w	r1, r3, #12
 8009de2:	0092      	lsls	r2, r2, #2
 8009de4:	300c      	adds	r0, #12
 8009de6:	f001 fde1 	bl	800b9ac <memcpy>
 8009dea:	ec4b ab10 	vmov	d0, sl, fp
 8009dee:	aa1a      	add	r2, sp, #104	; 0x68
 8009df0:	a919      	add	r1, sp, #100	; 0x64
 8009df2:	4620      	mov	r0, r4
 8009df4:	f002 f9e2 	bl	800c1bc <__d2b>
 8009df8:	ec4b ab18 	vmov	d8, sl, fp
 8009dfc:	9018      	str	r0, [sp, #96]	; 0x60
 8009dfe:	2800      	cmp	r0, #0
 8009e00:	f43f aef6 	beq.w	8009bf0 <_strtod_l+0x490>
 8009e04:	2101      	movs	r1, #1
 8009e06:	4620      	mov	r0, r4
 8009e08:	f001 ff2c 	bl	800bc64 <__i2b>
 8009e0c:	4606      	mov	r6, r0
 8009e0e:	2800      	cmp	r0, #0
 8009e10:	f43f aeee 	beq.w	8009bf0 <_strtod_l+0x490>
 8009e14:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009e16:	9904      	ldr	r1, [sp, #16]
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	bfab      	itete	ge
 8009e1c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8009e1e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8009e20:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8009e22:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8009e26:	bfac      	ite	ge
 8009e28:	eb03 0902 	addge.w	r9, r3, r2
 8009e2c:	1ad7      	sublt	r7, r2, r3
 8009e2e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009e30:	eba3 0801 	sub.w	r8, r3, r1
 8009e34:	4490      	add	r8, r2
 8009e36:	4ba1      	ldr	r3, [pc, #644]	; (800a0bc <_strtod_l+0x95c>)
 8009e38:	f108 38ff 	add.w	r8, r8, #4294967295
 8009e3c:	4598      	cmp	r8, r3
 8009e3e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8009e42:	f280 80c7 	bge.w	8009fd4 <_strtod_l+0x874>
 8009e46:	eba3 0308 	sub.w	r3, r3, r8
 8009e4a:	2b1f      	cmp	r3, #31
 8009e4c:	eba2 0203 	sub.w	r2, r2, r3
 8009e50:	f04f 0101 	mov.w	r1, #1
 8009e54:	f300 80b1 	bgt.w	8009fba <_strtod_l+0x85a>
 8009e58:	fa01 f303 	lsl.w	r3, r1, r3
 8009e5c:	930d      	str	r3, [sp, #52]	; 0x34
 8009e5e:	2300      	movs	r3, #0
 8009e60:	9308      	str	r3, [sp, #32]
 8009e62:	eb09 0802 	add.w	r8, r9, r2
 8009e66:	9b04      	ldr	r3, [sp, #16]
 8009e68:	45c1      	cmp	r9, r8
 8009e6a:	4417      	add	r7, r2
 8009e6c:	441f      	add	r7, r3
 8009e6e:	464b      	mov	r3, r9
 8009e70:	bfa8      	it	ge
 8009e72:	4643      	movge	r3, r8
 8009e74:	42bb      	cmp	r3, r7
 8009e76:	bfa8      	it	ge
 8009e78:	463b      	movge	r3, r7
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	bfc2      	ittt	gt
 8009e7e:	eba8 0803 	subgt.w	r8, r8, r3
 8009e82:	1aff      	subgt	r7, r7, r3
 8009e84:	eba9 0903 	subgt.w	r9, r9, r3
 8009e88:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	dd17      	ble.n	8009ebe <_strtod_l+0x75e>
 8009e8e:	4631      	mov	r1, r6
 8009e90:	461a      	mov	r2, r3
 8009e92:	4620      	mov	r0, r4
 8009e94:	f001 ffa6 	bl	800bde4 <__pow5mult>
 8009e98:	4606      	mov	r6, r0
 8009e9a:	2800      	cmp	r0, #0
 8009e9c:	f43f aea8 	beq.w	8009bf0 <_strtod_l+0x490>
 8009ea0:	4601      	mov	r1, r0
 8009ea2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009ea4:	4620      	mov	r0, r4
 8009ea6:	f001 fef3 	bl	800bc90 <__multiply>
 8009eaa:	900b      	str	r0, [sp, #44]	; 0x2c
 8009eac:	2800      	cmp	r0, #0
 8009eae:	f43f ae9f 	beq.w	8009bf0 <_strtod_l+0x490>
 8009eb2:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009eb4:	4620      	mov	r0, r4
 8009eb6:	f001 fdd3 	bl	800ba60 <_Bfree>
 8009eba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ebc:	9318      	str	r3, [sp, #96]	; 0x60
 8009ebe:	f1b8 0f00 	cmp.w	r8, #0
 8009ec2:	f300 808c 	bgt.w	8009fde <_strtod_l+0x87e>
 8009ec6:	9b06      	ldr	r3, [sp, #24]
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	dd08      	ble.n	8009ede <_strtod_l+0x77e>
 8009ecc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009ece:	9905      	ldr	r1, [sp, #20]
 8009ed0:	4620      	mov	r0, r4
 8009ed2:	f001 ff87 	bl	800bde4 <__pow5mult>
 8009ed6:	9005      	str	r0, [sp, #20]
 8009ed8:	2800      	cmp	r0, #0
 8009eda:	f43f ae89 	beq.w	8009bf0 <_strtod_l+0x490>
 8009ede:	2f00      	cmp	r7, #0
 8009ee0:	dd08      	ble.n	8009ef4 <_strtod_l+0x794>
 8009ee2:	9905      	ldr	r1, [sp, #20]
 8009ee4:	463a      	mov	r2, r7
 8009ee6:	4620      	mov	r0, r4
 8009ee8:	f001 ffd6 	bl	800be98 <__lshift>
 8009eec:	9005      	str	r0, [sp, #20]
 8009eee:	2800      	cmp	r0, #0
 8009ef0:	f43f ae7e 	beq.w	8009bf0 <_strtod_l+0x490>
 8009ef4:	f1b9 0f00 	cmp.w	r9, #0
 8009ef8:	dd08      	ble.n	8009f0c <_strtod_l+0x7ac>
 8009efa:	4631      	mov	r1, r6
 8009efc:	464a      	mov	r2, r9
 8009efe:	4620      	mov	r0, r4
 8009f00:	f001 ffca 	bl	800be98 <__lshift>
 8009f04:	4606      	mov	r6, r0
 8009f06:	2800      	cmp	r0, #0
 8009f08:	f43f ae72 	beq.w	8009bf0 <_strtod_l+0x490>
 8009f0c:	9a05      	ldr	r2, [sp, #20]
 8009f0e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009f10:	4620      	mov	r0, r4
 8009f12:	f002 f84d 	bl	800bfb0 <__mdiff>
 8009f16:	4605      	mov	r5, r0
 8009f18:	2800      	cmp	r0, #0
 8009f1a:	f43f ae69 	beq.w	8009bf0 <_strtod_l+0x490>
 8009f1e:	68c3      	ldr	r3, [r0, #12]
 8009f20:	930b      	str	r3, [sp, #44]	; 0x2c
 8009f22:	2300      	movs	r3, #0
 8009f24:	60c3      	str	r3, [r0, #12]
 8009f26:	4631      	mov	r1, r6
 8009f28:	f002 f826 	bl	800bf78 <__mcmp>
 8009f2c:	2800      	cmp	r0, #0
 8009f2e:	da60      	bge.n	8009ff2 <_strtod_l+0x892>
 8009f30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f32:	ea53 030a 	orrs.w	r3, r3, sl
 8009f36:	f040 8082 	bne.w	800a03e <_strtod_l+0x8de>
 8009f3a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d17d      	bne.n	800a03e <_strtod_l+0x8de>
 8009f42:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009f46:	0d1b      	lsrs	r3, r3, #20
 8009f48:	051b      	lsls	r3, r3, #20
 8009f4a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009f4e:	d976      	bls.n	800a03e <_strtod_l+0x8de>
 8009f50:	696b      	ldr	r3, [r5, #20]
 8009f52:	b913      	cbnz	r3, 8009f5a <_strtod_l+0x7fa>
 8009f54:	692b      	ldr	r3, [r5, #16]
 8009f56:	2b01      	cmp	r3, #1
 8009f58:	dd71      	ble.n	800a03e <_strtod_l+0x8de>
 8009f5a:	4629      	mov	r1, r5
 8009f5c:	2201      	movs	r2, #1
 8009f5e:	4620      	mov	r0, r4
 8009f60:	f001 ff9a 	bl	800be98 <__lshift>
 8009f64:	4631      	mov	r1, r6
 8009f66:	4605      	mov	r5, r0
 8009f68:	f002 f806 	bl	800bf78 <__mcmp>
 8009f6c:	2800      	cmp	r0, #0
 8009f6e:	dd66      	ble.n	800a03e <_strtod_l+0x8de>
 8009f70:	9904      	ldr	r1, [sp, #16]
 8009f72:	4a53      	ldr	r2, [pc, #332]	; (800a0c0 <_strtod_l+0x960>)
 8009f74:	465b      	mov	r3, fp
 8009f76:	2900      	cmp	r1, #0
 8009f78:	f000 8081 	beq.w	800a07e <_strtod_l+0x91e>
 8009f7c:	ea02 010b 	and.w	r1, r2, fp
 8009f80:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8009f84:	dc7b      	bgt.n	800a07e <_strtod_l+0x91e>
 8009f86:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009f8a:	f77f aea9 	ble.w	8009ce0 <_strtod_l+0x580>
 8009f8e:	4b4d      	ldr	r3, [pc, #308]	; (800a0c4 <_strtod_l+0x964>)
 8009f90:	4650      	mov	r0, sl
 8009f92:	4659      	mov	r1, fp
 8009f94:	2200      	movs	r2, #0
 8009f96:	f7f6 fb5f 	bl	8000658 <__aeabi_dmul>
 8009f9a:	460b      	mov	r3, r1
 8009f9c:	4303      	orrs	r3, r0
 8009f9e:	bf08      	it	eq
 8009fa0:	2322      	moveq	r3, #34	; 0x22
 8009fa2:	4682      	mov	sl, r0
 8009fa4:	468b      	mov	fp, r1
 8009fa6:	bf08      	it	eq
 8009fa8:	6023      	streq	r3, [r4, #0]
 8009faa:	e62b      	b.n	8009c04 <_strtod_l+0x4a4>
 8009fac:	f04f 32ff 	mov.w	r2, #4294967295
 8009fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8009fb4:	ea03 0a0a 	and.w	sl, r3, sl
 8009fb8:	e6e3      	b.n	8009d82 <_strtod_l+0x622>
 8009fba:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8009fbe:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8009fc2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8009fc6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8009fca:	fa01 f308 	lsl.w	r3, r1, r8
 8009fce:	9308      	str	r3, [sp, #32]
 8009fd0:	910d      	str	r1, [sp, #52]	; 0x34
 8009fd2:	e746      	b.n	8009e62 <_strtod_l+0x702>
 8009fd4:	2300      	movs	r3, #0
 8009fd6:	9308      	str	r3, [sp, #32]
 8009fd8:	2301      	movs	r3, #1
 8009fda:	930d      	str	r3, [sp, #52]	; 0x34
 8009fdc:	e741      	b.n	8009e62 <_strtod_l+0x702>
 8009fde:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009fe0:	4642      	mov	r2, r8
 8009fe2:	4620      	mov	r0, r4
 8009fe4:	f001 ff58 	bl	800be98 <__lshift>
 8009fe8:	9018      	str	r0, [sp, #96]	; 0x60
 8009fea:	2800      	cmp	r0, #0
 8009fec:	f47f af6b 	bne.w	8009ec6 <_strtod_l+0x766>
 8009ff0:	e5fe      	b.n	8009bf0 <_strtod_l+0x490>
 8009ff2:	465f      	mov	r7, fp
 8009ff4:	d16e      	bne.n	800a0d4 <_strtod_l+0x974>
 8009ff6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009ff8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009ffc:	b342      	cbz	r2, 800a050 <_strtod_l+0x8f0>
 8009ffe:	4a32      	ldr	r2, [pc, #200]	; (800a0c8 <_strtod_l+0x968>)
 800a000:	4293      	cmp	r3, r2
 800a002:	d128      	bne.n	800a056 <_strtod_l+0x8f6>
 800a004:	9b04      	ldr	r3, [sp, #16]
 800a006:	4651      	mov	r1, sl
 800a008:	b1eb      	cbz	r3, 800a046 <_strtod_l+0x8e6>
 800a00a:	4b2d      	ldr	r3, [pc, #180]	; (800a0c0 <_strtod_l+0x960>)
 800a00c:	403b      	ands	r3, r7
 800a00e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a012:	f04f 32ff 	mov.w	r2, #4294967295
 800a016:	d819      	bhi.n	800a04c <_strtod_l+0x8ec>
 800a018:	0d1b      	lsrs	r3, r3, #20
 800a01a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a01e:	fa02 f303 	lsl.w	r3, r2, r3
 800a022:	4299      	cmp	r1, r3
 800a024:	d117      	bne.n	800a056 <_strtod_l+0x8f6>
 800a026:	4b29      	ldr	r3, [pc, #164]	; (800a0cc <_strtod_l+0x96c>)
 800a028:	429f      	cmp	r7, r3
 800a02a:	d102      	bne.n	800a032 <_strtod_l+0x8d2>
 800a02c:	3101      	adds	r1, #1
 800a02e:	f43f addf 	beq.w	8009bf0 <_strtod_l+0x490>
 800a032:	4b23      	ldr	r3, [pc, #140]	; (800a0c0 <_strtod_l+0x960>)
 800a034:	403b      	ands	r3, r7
 800a036:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800a03a:	f04f 0a00 	mov.w	sl, #0
 800a03e:	9b04      	ldr	r3, [sp, #16]
 800a040:	2b00      	cmp	r3, #0
 800a042:	d1a4      	bne.n	8009f8e <_strtod_l+0x82e>
 800a044:	e5de      	b.n	8009c04 <_strtod_l+0x4a4>
 800a046:	f04f 33ff 	mov.w	r3, #4294967295
 800a04a:	e7ea      	b.n	800a022 <_strtod_l+0x8c2>
 800a04c:	4613      	mov	r3, r2
 800a04e:	e7e8      	b.n	800a022 <_strtod_l+0x8c2>
 800a050:	ea53 030a 	orrs.w	r3, r3, sl
 800a054:	d08c      	beq.n	8009f70 <_strtod_l+0x810>
 800a056:	9b08      	ldr	r3, [sp, #32]
 800a058:	b1db      	cbz	r3, 800a092 <_strtod_l+0x932>
 800a05a:	423b      	tst	r3, r7
 800a05c:	d0ef      	beq.n	800a03e <_strtod_l+0x8de>
 800a05e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a060:	9a04      	ldr	r2, [sp, #16]
 800a062:	4650      	mov	r0, sl
 800a064:	4659      	mov	r1, fp
 800a066:	b1c3      	cbz	r3, 800a09a <_strtod_l+0x93a>
 800a068:	f7ff fb5d 	bl	8009726 <sulp>
 800a06c:	4602      	mov	r2, r0
 800a06e:	460b      	mov	r3, r1
 800a070:	ec51 0b18 	vmov	r0, r1, d8
 800a074:	f7f6 f93a 	bl	80002ec <__adddf3>
 800a078:	4682      	mov	sl, r0
 800a07a:	468b      	mov	fp, r1
 800a07c:	e7df      	b.n	800a03e <_strtod_l+0x8de>
 800a07e:	4013      	ands	r3, r2
 800a080:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800a084:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a088:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a08c:	f04f 3aff 	mov.w	sl, #4294967295
 800a090:	e7d5      	b.n	800a03e <_strtod_l+0x8de>
 800a092:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a094:	ea13 0f0a 	tst.w	r3, sl
 800a098:	e7e0      	b.n	800a05c <_strtod_l+0x8fc>
 800a09a:	f7ff fb44 	bl	8009726 <sulp>
 800a09e:	4602      	mov	r2, r0
 800a0a0:	460b      	mov	r3, r1
 800a0a2:	ec51 0b18 	vmov	r0, r1, d8
 800a0a6:	f7f6 f91f 	bl	80002e8 <__aeabi_dsub>
 800a0aa:	2200      	movs	r2, #0
 800a0ac:	2300      	movs	r3, #0
 800a0ae:	4682      	mov	sl, r0
 800a0b0:	468b      	mov	fp, r1
 800a0b2:	f7f6 fd39 	bl	8000b28 <__aeabi_dcmpeq>
 800a0b6:	2800      	cmp	r0, #0
 800a0b8:	d0c1      	beq.n	800a03e <_strtod_l+0x8de>
 800a0ba:	e611      	b.n	8009ce0 <_strtod_l+0x580>
 800a0bc:	fffffc02 	.word	0xfffffc02
 800a0c0:	7ff00000 	.word	0x7ff00000
 800a0c4:	39500000 	.word	0x39500000
 800a0c8:	000fffff 	.word	0x000fffff
 800a0cc:	7fefffff 	.word	0x7fefffff
 800a0d0:	0800d5d8 	.word	0x0800d5d8
 800a0d4:	4631      	mov	r1, r6
 800a0d6:	4628      	mov	r0, r5
 800a0d8:	f002 f8cc 	bl	800c274 <__ratio>
 800a0dc:	ec59 8b10 	vmov	r8, r9, d0
 800a0e0:	ee10 0a10 	vmov	r0, s0
 800a0e4:	2200      	movs	r2, #0
 800a0e6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a0ea:	4649      	mov	r1, r9
 800a0ec:	f7f6 fd30 	bl	8000b50 <__aeabi_dcmple>
 800a0f0:	2800      	cmp	r0, #0
 800a0f2:	d07a      	beq.n	800a1ea <_strtod_l+0xa8a>
 800a0f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d04a      	beq.n	800a190 <_strtod_l+0xa30>
 800a0fa:	4b95      	ldr	r3, [pc, #596]	; (800a350 <_strtod_l+0xbf0>)
 800a0fc:	2200      	movs	r2, #0
 800a0fe:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a102:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800a350 <_strtod_l+0xbf0>
 800a106:	f04f 0800 	mov.w	r8, #0
 800a10a:	4b92      	ldr	r3, [pc, #584]	; (800a354 <_strtod_l+0xbf4>)
 800a10c:	403b      	ands	r3, r7
 800a10e:	930d      	str	r3, [sp, #52]	; 0x34
 800a110:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a112:	4b91      	ldr	r3, [pc, #580]	; (800a358 <_strtod_l+0xbf8>)
 800a114:	429a      	cmp	r2, r3
 800a116:	f040 80b0 	bne.w	800a27a <_strtod_l+0xb1a>
 800a11a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a11e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800a122:	ec4b ab10 	vmov	d0, sl, fp
 800a126:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a12a:	f001 ffcb 	bl	800c0c4 <__ulp>
 800a12e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a132:	ec53 2b10 	vmov	r2, r3, d0
 800a136:	f7f6 fa8f 	bl	8000658 <__aeabi_dmul>
 800a13a:	4652      	mov	r2, sl
 800a13c:	465b      	mov	r3, fp
 800a13e:	f7f6 f8d5 	bl	80002ec <__adddf3>
 800a142:	460b      	mov	r3, r1
 800a144:	4983      	ldr	r1, [pc, #524]	; (800a354 <_strtod_l+0xbf4>)
 800a146:	4a85      	ldr	r2, [pc, #532]	; (800a35c <_strtod_l+0xbfc>)
 800a148:	4019      	ands	r1, r3
 800a14a:	4291      	cmp	r1, r2
 800a14c:	4682      	mov	sl, r0
 800a14e:	d960      	bls.n	800a212 <_strtod_l+0xab2>
 800a150:	ee18 3a90 	vmov	r3, s17
 800a154:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800a158:	4293      	cmp	r3, r2
 800a15a:	d104      	bne.n	800a166 <_strtod_l+0xa06>
 800a15c:	ee18 3a10 	vmov	r3, s16
 800a160:	3301      	adds	r3, #1
 800a162:	f43f ad45 	beq.w	8009bf0 <_strtod_l+0x490>
 800a166:	f8df b200 	ldr.w	fp, [pc, #512]	; 800a368 <_strtod_l+0xc08>
 800a16a:	f04f 3aff 	mov.w	sl, #4294967295
 800a16e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a170:	4620      	mov	r0, r4
 800a172:	f001 fc75 	bl	800ba60 <_Bfree>
 800a176:	9905      	ldr	r1, [sp, #20]
 800a178:	4620      	mov	r0, r4
 800a17a:	f001 fc71 	bl	800ba60 <_Bfree>
 800a17e:	4631      	mov	r1, r6
 800a180:	4620      	mov	r0, r4
 800a182:	f001 fc6d 	bl	800ba60 <_Bfree>
 800a186:	4629      	mov	r1, r5
 800a188:	4620      	mov	r0, r4
 800a18a:	f001 fc69 	bl	800ba60 <_Bfree>
 800a18e:	e61a      	b.n	8009dc6 <_strtod_l+0x666>
 800a190:	f1ba 0f00 	cmp.w	sl, #0
 800a194:	d11b      	bne.n	800a1ce <_strtod_l+0xa6e>
 800a196:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a19a:	b9f3      	cbnz	r3, 800a1da <_strtod_l+0xa7a>
 800a19c:	4b6c      	ldr	r3, [pc, #432]	; (800a350 <_strtod_l+0xbf0>)
 800a19e:	2200      	movs	r2, #0
 800a1a0:	4640      	mov	r0, r8
 800a1a2:	4649      	mov	r1, r9
 800a1a4:	f7f6 fcca 	bl	8000b3c <__aeabi_dcmplt>
 800a1a8:	b9d0      	cbnz	r0, 800a1e0 <_strtod_l+0xa80>
 800a1aa:	4640      	mov	r0, r8
 800a1ac:	4649      	mov	r1, r9
 800a1ae:	4b6c      	ldr	r3, [pc, #432]	; (800a360 <_strtod_l+0xc00>)
 800a1b0:	2200      	movs	r2, #0
 800a1b2:	f7f6 fa51 	bl	8000658 <__aeabi_dmul>
 800a1b6:	4680      	mov	r8, r0
 800a1b8:	4689      	mov	r9, r1
 800a1ba:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a1be:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800a1c2:	9315      	str	r3, [sp, #84]	; 0x54
 800a1c4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800a1c8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a1cc:	e79d      	b.n	800a10a <_strtod_l+0x9aa>
 800a1ce:	f1ba 0f01 	cmp.w	sl, #1
 800a1d2:	d102      	bne.n	800a1da <_strtod_l+0xa7a>
 800a1d4:	2f00      	cmp	r7, #0
 800a1d6:	f43f ad83 	beq.w	8009ce0 <_strtod_l+0x580>
 800a1da:	4b62      	ldr	r3, [pc, #392]	; (800a364 <_strtod_l+0xc04>)
 800a1dc:	2200      	movs	r2, #0
 800a1de:	e78e      	b.n	800a0fe <_strtod_l+0x99e>
 800a1e0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800a360 <_strtod_l+0xc00>
 800a1e4:	f04f 0800 	mov.w	r8, #0
 800a1e8:	e7e7      	b.n	800a1ba <_strtod_l+0xa5a>
 800a1ea:	4b5d      	ldr	r3, [pc, #372]	; (800a360 <_strtod_l+0xc00>)
 800a1ec:	4640      	mov	r0, r8
 800a1ee:	4649      	mov	r1, r9
 800a1f0:	2200      	movs	r2, #0
 800a1f2:	f7f6 fa31 	bl	8000658 <__aeabi_dmul>
 800a1f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a1f8:	4680      	mov	r8, r0
 800a1fa:	4689      	mov	r9, r1
 800a1fc:	b933      	cbnz	r3, 800a20c <_strtod_l+0xaac>
 800a1fe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a202:	900e      	str	r0, [sp, #56]	; 0x38
 800a204:	930f      	str	r3, [sp, #60]	; 0x3c
 800a206:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800a20a:	e7dd      	b.n	800a1c8 <_strtod_l+0xa68>
 800a20c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800a210:	e7f9      	b.n	800a206 <_strtod_l+0xaa6>
 800a212:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800a216:	9b04      	ldr	r3, [sp, #16]
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d1a8      	bne.n	800a16e <_strtod_l+0xa0e>
 800a21c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a220:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a222:	0d1b      	lsrs	r3, r3, #20
 800a224:	051b      	lsls	r3, r3, #20
 800a226:	429a      	cmp	r2, r3
 800a228:	d1a1      	bne.n	800a16e <_strtod_l+0xa0e>
 800a22a:	4640      	mov	r0, r8
 800a22c:	4649      	mov	r1, r9
 800a22e:	f7f6 fd73 	bl	8000d18 <__aeabi_d2lz>
 800a232:	f7f6 f9e3 	bl	80005fc <__aeabi_l2d>
 800a236:	4602      	mov	r2, r0
 800a238:	460b      	mov	r3, r1
 800a23a:	4640      	mov	r0, r8
 800a23c:	4649      	mov	r1, r9
 800a23e:	f7f6 f853 	bl	80002e8 <__aeabi_dsub>
 800a242:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a244:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a248:	ea43 030a 	orr.w	r3, r3, sl
 800a24c:	4313      	orrs	r3, r2
 800a24e:	4680      	mov	r8, r0
 800a250:	4689      	mov	r9, r1
 800a252:	d055      	beq.n	800a300 <_strtod_l+0xba0>
 800a254:	a336      	add	r3, pc, #216	; (adr r3, 800a330 <_strtod_l+0xbd0>)
 800a256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a25a:	f7f6 fc6f 	bl	8000b3c <__aeabi_dcmplt>
 800a25e:	2800      	cmp	r0, #0
 800a260:	f47f acd0 	bne.w	8009c04 <_strtod_l+0x4a4>
 800a264:	a334      	add	r3, pc, #208	; (adr r3, 800a338 <_strtod_l+0xbd8>)
 800a266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a26a:	4640      	mov	r0, r8
 800a26c:	4649      	mov	r1, r9
 800a26e:	f7f6 fc83 	bl	8000b78 <__aeabi_dcmpgt>
 800a272:	2800      	cmp	r0, #0
 800a274:	f43f af7b 	beq.w	800a16e <_strtod_l+0xa0e>
 800a278:	e4c4      	b.n	8009c04 <_strtod_l+0x4a4>
 800a27a:	9b04      	ldr	r3, [sp, #16]
 800a27c:	b333      	cbz	r3, 800a2cc <_strtod_l+0xb6c>
 800a27e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a280:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a284:	d822      	bhi.n	800a2cc <_strtod_l+0xb6c>
 800a286:	a32e      	add	r3, pc, #184	; (adr r3, 800a340 <_strtod_l+0xbe0>)
 800a288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a28c:	4640      	mov	r0, r8
 800a28e:	4649      	mov	r1, r9
 800a290:	f7f6 fc5e 	bl	8000b50 <__aeabi_dcmple>
 800a294:	b1a0      	cbz	r0, 800a2c0 <_strtod_l+0xb60>
 800a296:	4649      	mov	r1, r9
 800a298:	4640      	mov	r0, r8
 800a29a:	f7f6 fcb5 	bl	8000c08 <__aeabi_d2uiz>
 800a29e:	2801      	cmp	r0, #1
 800a2a0:	bf38      	it	cc
 800a2a2:	2001      	movcc	r0, #1
 800a2a4:	f7f6 f95e 	bl	8000564 <__aeabi_ui2d>
 800a2a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a2aa:	4680      	mov	r8, r0
 800a2ac:	4689      	mov	r9, r1
 800a2ae:	bb23      	cbnz	r3, 800a2fa <_strtod_l+0xb9a>
 800a2b0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a2b4:	9010      	str	r0, [sp, #64]	; 0x40
 800a2b6:	9311      	str	r3, [sp, #68]	; 0x44
 800a2b8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a2bc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a2c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a2c2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a2c4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800a2c8:	1a9b      	subs	r3, r3, r2
 800a2ca:	9309      	str	r3, [sp, #36]	; 0x24
 800a2cc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a2d0:	eeb0 0a48 	vmov.f32	s0, s16
 800a2d4:	eef0 0a68 	vmov.f32	s1, s17
 800a2d8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a2dc:	f001 fef2 	bl	800c0c4 <__ulp>
 800a2e0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a2e4:	ec53 2b10 	vmov	r2, r3, d0
 800a2e8:	f7f6 f9b6 	bl	8000658 <__aeabi_dmul>
 800a2ec:	ec53 2b18 	vmov	r2, r3, d8
 800a2f0:	f7f5 fffc 	bl	80002ec <__adddf3>
 800a2f4:	4682      	mov	sl, r0
 800a2f6:	468b      	mov	fp, r1
 800a2f8:	e78d      	b.n	800a216 <_strtod_l+0xab6>
 800a2fa:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800a2fe:	e7db      	b.n	800a2b8 <_strtod_l+0xb58>
 800a300:	a311      	add	r3, pc, #68	; (adr r3, 800a348 <_strtod_l+0xbe8>)
 800a302:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a306:	f7f6 fc19 	bl	8000b3c <__aeabi_dcmplt>
 800a30a:	e7b2      	b.n	800a272 <_strtod_l+0xb12>
 800a30c:	2300      	movs	r3, #0
 800a30e:	930a      	str	r3, [sp, #40]	; 0x28
 800a310:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a312:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a314:	6013      	str	r3, [r2, #0]
 800a316:	f7ff ba6b 	b.w	80097f0 <_strtod_l+0x90>
 800a31a:	2a65      	cmp	r2, #101	; 0x65
 800a31c:	f43f ab5f 	beq.w	80099de <_strtod_l+0x27e>
 800a320:	2a45      	cmp	r2, #69	; 0x45
 800a322:	f43f ab5c 	beq.w	80099de <_strtod_l+0x27e>
 800a326:	2301      	movs	r3, #1
 800a328:	f7ff bb94 	b.w	8009a54 <_strtod_l+0x2f4>
 800a32c:	f3af 8000 	nop.w
 800a330:	94a03595 	.word	0x94a03595
 800a334:	3fdfffff 	.word	0x3fdfffff
 800a338:	35afe535 	.word	0x35afe535
 800a33c:	3fe00000 	.word	0x3fe00000
 800a340:	ffc00000 	.word	0xffc00000
 800a344:	41dfffff 	.word	0x41dfffff
 800a348:	94a03595 	.word	0x94a03595
 800a34c:	3fcfffff 	.word	0x3fcfffff
 800a350:	3ff00000 	.word	0x3ff00000
 800a354:	7ff00000 	.word	0x7ff00000
 800a358:	7fe00000 	.word	0x7fe00000
 800a35c:	7c9fffff 	.word	0x7c9fffff
 800a360:	3fe00000 	.word	0x3fe00000
 800a364:	bff00000 	.word	0xbff00000
 800a368:	7fefffff 	.word	0x7fefffff

0800a36c <_strtod_r>:
 800a36c:	4b01      	ldr	r3, [pc, #4]	; (800a374 <_strtod_r+0x8>)
 800a36e:	f7ff b9f7 	b.w	8009760 <_strtod_l>
 800a372:	bf00      	nop
 800a374:	20000074 	.word	0x20000074

0800a378 <strtok>:
 800a378:	4b16      	ldr	r3, [pc, #88]	; (800a3d4 <strtok+0x5c>)
 800a37a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a37c:	681e      	ldr	r6, [r3, #0]
 800a37e:	6db4      	ldr	r4, [r6, #88]	; 0x58
 800a380:	4605      	mov	r5, r0
 800a382:	b9fc      	cbnz	r4, 800a3c4 <strtok+0x4c>
 800a384:	2050      	movs	r0, #80	; 0x50
 800a386:	9101      	str	r1, [sp, #4]
 800a388:	f7fe f9d6 	bl	8008738 <malloc>
 800a38c:	9901      	ldr	r1, [sp, #4]
 800a38e:	65b0      	str	r0, [r6, #88]	; 0x58
 800a390:	4602      	mov	r2, r0
 800a392:	b920      	cbnz	r0, 800a39e <strtok+0x26>
 800a394:	4b10      	ldr	r3, [pc, #64]	; (800a3d8 <strtok+0x60>)
 800a396:	4811      	ldr	r0, [pc, #68]	; (800a3dc <strtok+0x64>)
 800a398:	2157      	movs	r1, #87	; 0x57
 800a39a:	f000 f8d7 	bl	800a54c <__assert_func>
 800a39e:	e9c0 4400 	strd	r4, r4, [r0]
 800a3a2:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800a3a6:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800a3aa:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800a3ae:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800a3b2:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800a3b6:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800a3ba:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800a3be:	6184      	str	r4, [r0, #24]
 800a3c0:	7704      	strb	r4, [r0, #28]
 800a3c2:	6244      	str	r4, [r0, #36]	; 0x24
 800a3c4:	6db2      	ldr	r2, [r6, #88]	; 0x58
 800a3c6:	2301      	movs	r3, #1
 800a3c8:	4628      	mov	r0, r5
 800a3ca:	b002      	add	sp, #8
 800a3cc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a3d0:	f000 b806 	b.w	800a3e0 <__strtok_r>
 800a3d4:	2000000c 	.word	0x2000000c
 800a3d8:	0800d600 	.word	0x0800d600
 800a3dc:	0800d617 	.word	0x0800d617

0800a3e0 <__strtok_r>:
 800a3e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a3e2:	b908      	cbnz	r0, 800a3e8 <__strtok_r+0x8>
 800a3e4:	6810      	ldr	r0, [r2, #0]
 800a3e6:	b188      	cbz	r0, 800a40c <__strtok_r+0x2c>
 800a3e8:	4604      	mov	r4, r0
 800a3ea:	4620      	mov	r0, r4
 800a3ec:	f814 5b01 	ldrb.w	r5, [r4], #1
 800a3f0:	460f      	mov	r7, r1
 800a3f2:	f817 6b01 	ldrb.w	r6, [r7], #1
 800a3f6:	b91e      	cbnz	r6, 800a400 <__strtok_r+0x20>
 800a3f8:	b965      	cbnz	r5, 800a414 <__strtok_r+0x34>
 800a3fa:	6015      	str	r5, [r2, #0]
 800a3fc:	4628      	mov	r0, r5
 800a3fe:	e005      	b.n	800a40c <__strtok_r+0x2c>
 800a400:	42b5      	cmp	r5, r6
 800a402:	d1f6      	bne.n	800a3f2 <__strtok_r+0x12>
 800a404:	2b00      	cmp	r3, #0
 800a406:	d1f0      	bne.n	800a3ea <__strtok_r+0xa>
 800a408:	6014      	str	r4, [r2, #0]
 800a40a:	7003      	strb	r3, [r0, #0]
 800a40c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a40e:	461c      	mov	r4, r3
 800a410:	e00c      	b.n	800a42c <__strtok_r+0x4c>
 800a412:	b915      	cbnz	r5, 800a41a <__strtok_r+0x3a>
 800a414:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a418:	460e      	mov	r6, r1
 800a41a:	f816 5b01 	ldrb.w	r5, [r6], #1
 800a41e:	42ab      	cmp	r3, r5
 800a420:	d1f7      	bne.n	800a412 <__strtok_r+0x32>
 800a422:	2b00      	cmp	r3, #0
 800a424:	d0f3      	beq.n	800a40e <__strtok_r+0x2e>
 800a426:	2300      	movs	r3, #0
 800a428:	f804 3c01 	strb.w	r3, [r4, #-1]
 800a42c:	6014      	str	r4, [r2, #0]
 800a42e:	e7ed      	b.n	800a40c <__strtok_r+0x2c>

0800a430 <_strtol_l.constprop.0>:
 800a430:	2b01      	cmp	r3, #1
 800a432:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a436:	d001      	beq.n	800a43c <_strtol_l.constprop.0+0xc>
 800a438:	2b24      	cmp	r3, #36	; 0x24
 800a43a:	d906      	bls.n	800a44a <_strtol_l.constprop.0+0x1a>
 800a43c:	f7fe f952 	bl	80086e4 <__errno>
 800a440:	2316      	movs	r3, #22
 800a442:	6003      	str	r3, [r0, #0]
 800a444:	2000      	movs	r0, #0
 800a446:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a44a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800a530 <_strtol_l.constprop.0+0x100>
 800a44e:	460d      	mov	r5, r1
 800a450:	462e      	mov	r6, r5
 800a452:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a456:	f814 700c 	ldrb.w	r7, [r4, ip]
 800a45a:	f017 0708 	ands.w	r7, r7, #8
 800a45e:	d1f7      	bne.n	800a450 <_strtol_l.constprop.0+0x20>
 800a460:	2c2d      	cmp	r4, #45	; 0x2d
 800a462:	d132      	bne.n	800a4ca <_strtol_l.constprop.0+0x9a>
 800a464:	782c      	ldrb	r4, [r5, #0]
 800a466:	2701      	movs	r7, #1
 800a468:	1cb5      	adds	r5, r6, #2
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d05b      	beq.n	800a526 <_strtol_l.constprop.0+0xf6>
 800a46e:	2b10      	cmp	r3, #16
 800a470:	d109      	bne.n	800a486 <_strtol_l.constprop.0+0x56>
 800a472:	2c30      	cmp	r4, #48	; 0x30
 800a474:	d107      	bne.n	800a486 <_strtol_l.constprop.0+0x56>
 800a476:	782c      	ldrb	r4, [r5, #0]
 800a478:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800a47c:	2c58      	cmp	r4, #88	; 0x58
 800a47e:	d14d      	bne.n	800a51c <_strtol_l.constprop.0+0xec>
 800a480:	786c      	ldrb	r4, [r5, #1]
 800a482:	2310      	movs	r3, #16
 800a484:	3502      	adds	r5, #2
 800a486:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800a48a:	f108 38ff 	add.w	r8, r8, #4294967295
 800a48e:	f04f 0c00 	mov.w	ip, #0
 800a492:	fbb8 f9f3 	udiv	r9, r8, r3
 800a496:	4666      	mov	r6, ip
 800a498:	fb03 8a19 	mls	sl, r3, r9, r8
 800a49c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800a4a0:	f1be 0f09 	cmp.w	lr, #9
 800a4a4:	d816      	bhi.n	800a4d4 <_strtol_l.constprop.0+0xa4>
 800a4a6:	4674      	mov	r4, lr
 800a4a8:	42a3      	cmp	r3, r4
 800a4aa:	dd24      	ble.n	800a4f6 <_strtol_l.constprop.0+0xc6>
 800a4ac:	f1bc 0f00 	cmp.w	ip, #0
 800a4b0:	db1e      	blt.n	800a4f0 <_strtol_l.constprop.0+0xc0>
 800a4b2:	45b1      	cmp	r9, r6
 800a4b4:	d31c      	bcc.n	800a4f0 <_strtol_l.constprop.0+0xc0>
 800a4b6:	d101      	bne.n	800a4bc <_strtol_l.constprop.0+0x8c>
 800a4b8:	45a2      	cmp	sl, r4
 800a4ba:	db19      	blt.n	800a4f0 <_strtol_l.constprop.0+0xc0>
 800a4bc:	fb06 4603 	mla	r6, r6, r3, r4
 800a4c0:	f04f 0c01 	mov.w	ip, #1
 800a4c4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a4c8:	e7e8      	b.n	800a49c <_strtol_l.constprop.0+0x6c>
 800a4ca:	2c2b      	cmp	r4, #43	; 0x2b
 800a4cc:	bf04      	itt	eq
 800a4ce:	782c      	ldrbeq	r4, [r5, #0]
 800a4d0:	1cb5      	addeq	r5, r6, #2
 800a4d2:	e7ca      	b.n	800a46a <_strtol_l.constprop.0+0x3a>
 800a4d4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800a4d8:	f1be 0f19 	cmp.w	lr, #25
 800a4dc:	d801      	bhi.n	800a4e2 <_strtol_l.constprop.0+0xb2>
 800a4de:	3c37      	subs	r4, #55	; 0x37
 800a4e0:	e7e2      	b.n	800a4a8 <_strtol_l.constprop.0+0x78>
 800a4e2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800a4e6:	f1be 0f19 	cmp.w	lr, #25
 800a4ea:	d804      	bhi.n	800a4f6 <_strtol_l.constprop.0+0xc6>
 800a4ec:	3c57      	subs	r4, #87	; 0x57
 800a4ee:	e7db      	b.n	800a4a8 <_strtol_l.constprop.0+0x78>
 800a4f0:	f04f 3cff 	mov.w	ip, #4294967295
 800a4f4:	e7e6      	b.n	800a4c4 <_strtol_l.constprop.0+0x94>
 800a4f6:	f1bc 0f00 	cmp.w	ip, #0
 800a4fa:	da05      	bge.n	800a508 <_strtol_l.constprop.0+0xd8>
 800a4fc:	2322      	movs	r3, #34	; 0x22
 800a4fe:	6003      	str	r3, [r0, #0]
 800a500:	4646      	mov	r6, r8
 800a502:	b942      	cbnz	r2, 800a516 <_strtol_l.constprop.0+0xe6>
 800a504:	4630      	mov	r0, r6
 800a506:	e79e      	b.n	800a446 <_strtol_l.constprop.0+0x16>
 800a508:	b107      	cbz	r7, 800a50c <_strtol_l.constprop.0+0xdc>
 800a50a:	4276      	negs	r6, r6
 800a50c:	2a00      	cmp	r2, #0
 800a50e:	d0f9      	beq.n	800a504 <_strtol_l.constprop.0+0xd4>
 800a510:	f1bc 0f00 	cmp.w	ip, #0
 800a514:	d000      	beq.n	800a518 <_strtol_l.constprop.0+0xe8>
 800a516:	1e69      	subs	r1, r5, #1
 800a518:	6011      	str	r1, [r2, #0]
 800a51a:	e7f3      	b.n	800a504 <_strtol_l.constprop.0+0xd4>
 800a51c:	2430      	movs	r4, #48	; 0x30
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d1b1      	bne.n	800a486 <_strtol_l.constprop.0+0x56>
 800a522:	2308      	movs	r3, #8
 800a524:	e7af      	b.n	800a486 <_strtol_l.constprop.0+0x56>
 800a526:	2c30      	cmp	r4, #48	; 0x30
 800a528:	d0a5      	beq.n	800a476 <_strtol_l.constprop.0+0x46>
 800a52a:	230a      	movs	r3, #10
 800a52c:	e7ab      	b.n	800a486 <_strtol_l.constprop.0+0x56>
 800a52e:	bf00      	nop
 800a530:	0800d46d 	.word	0x0800d46d

0800a534 <_strtol_r>:
 800a534:	f7ff bf7c 	b.w	800a430 <_strtol_l.constprop.0>

0800a538 <strtol>:
 800a538:	4613      	mov	r3, r2
 800a53a:	460a      	mov	r2, r1
 800a53c:	4601      	mov	r1, r0
 800a53e:	4802      	ldr	r0, [pc, #8]	; (800a548 <strtol+0x10>)
 800a540:	6800      	ldr	r0, [r0, #0]
 800a542:	f7ff bf75 	b.w	800a430 <_strtol_l.constprop.0>
 800a546:	bf00      	nop
 800a548:	2000000c 	.word	0x2000000c

0800a54c <__assert_func>:
 800a54c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a54e:	4614      	mov	r4, r2
 800a550:	461a      	mov	r2, r3
 800a552:	4b09      	ldr	r3, [pc, #36]	; (800a578 <__assert_func+0x2c>)
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	4605      	mov	r5, r0
 800a558:	68d8      	ldr	r0, [r3, #12]
 800a55a:	b14c      	cbz	r4, 800a570 <__assert_func+0x24>
 800a55c:	4b07      	ldr	r3, [pc, #28]	; (800a57c <__assert_func+0x30>)
 800a55e:	9100      	str	r1, [sp, #0]
 800a560:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a564:	4906      	ldr	r1, [pc, #24]	; (800a580 <__assert_func+0x34>)
 800a566:	462b      	mov	r3, r5
 800a568:	f000 fe88 	bl	800b27c <fiprintf>
 800a56c:	f002 faae 	bl	800cacc <abort>
 800a570:	4b04      	ldr	r3, [pc, #16]	; (800a584 <__assert_func+0x38>)
 800a572:	461c      	mov	r4, r3
 800a574:	e7f3      	b.n	800a55e <__assert_func+0x12>
 800a576:	bf00      	nop
 800a578:	2000000c 	.word	0x2000000c
 800a57c:	0800d674 	.word	0x0800d674
 800a580:	0800d681 	.word	0x0800d681
 800a584:	0800d6af 	.word	0x0800d6af

0800a588 <quorem>:
 800a588:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a58c:	6903      	ldr	r3, [r0, #16]
 800a58e:	690c      	ldr	r4, [r1, #16]
 800a590:	42a3      	cmp	r3, r4
 800a592:	4607      	mov	r7, r0
 800a594:	f2c0 8081 	blt.w	800a69a <quorem+0x112>
 800a598:	3c01      	subs	r4, #1
 800a59a:	f101 0814 	add.w	r8, r1, #20
 800a59e:	f100 0514 	add.w	r5, r0, #20
 800a5a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a5a6:	9301      	str	r3, [sp, #4]
 800a5a8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a5ac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a5b0:	3301      	adds	r3, #1
 800a5b2:	429a      	cmp	r2, r3
 800a5b4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a5b8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a5bc:	fbb2 f6f3 	udiv	r6, r2, r3
 800a5c0:	d331      	bcc.n	800a626 <quorem+0x9e>
 800a5c2:	f04f 0e00 	mov.w	lr, #0
 800a5c6:	4640      	mov	r0, r8
 800a5c8:	46ac      	mov	ip, r5
 800a5ca:	46f2      	mov	sl, lr
 800a5cc:	f850 2b04 	ldr.w	r2, [r0], #4
 800a5d0:	b293      	uxth	r3, r2
 800a5d2:	fb06 e303 	mla	r3, r6, r3, lr
 800a5d6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a5da:	b29b      	uxth	r3, r3
 800a5dc:	ebaa 0303 	sub.w	r3, sl, r3
 800a5e0:	f8dc a000 	ldr.w	sl, [ip]
 800a5e4:	0c12      	lsrs	r2, r2, #16
 800a5e6:	fa13 f38a 	uxtah	r3, r3, sl
 800a5ea:	fb06 e202 	mla	r2, r6, r2, lr
 800a5ee:	9300      	str	r3, [sp, #0]
 800a5f0:	9b00      	ldr	r3, [sp, #0]
 800a5f2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a5f6:	b292      	uxth	r2, r2
 800a5f8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a5fc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a600:	f8bd 3000 	ldrh.w	r3, [sp]
 800a604:	4581      	cmp	r9, r0
 800a606:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a60a:	f84c 3b04 	str.w	r3, [ip], #4
 800a60e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a612:	d2db      	bcs.n	800a5cc <quorem+0x44>
 800a614:	f855 300b 	ldr.w	r3, [r5, fp]
 800a618:	b92b      	cbnz	r3, 800a626 <quorem+0x9e>
 800a61a:	9b01      	ldr	r3, [sp, #4]
 800a61c:	3b04      	subs	r3, #4
 800a61e:	429d      	cmp	r5, r3
 800a620:	461a      	mov	r2, r3
 800a622:	d32e      	bcc.n	800a682 <quorem+0xfa>
 800a624:	613c      	str	r4, [r7, #16]
 800a626:	4638      	mov	r0, r7
 800a628:	f001 fca6 	bl	800bf78 <__mcmp>
 800a62c:	2800      	cmp	r0, #0
 800a62e:	db24      	blt.n	800a67a <quorem+0xf2>
 800a630:	3601      	adds	r6, #1
 800a632:	4628      	mov	r0, r5
 800a634:	f04f 0c00 	mov.w	ip, #0
 800a638:	f858 2b04 	ldr.w	r2, [r8], #4
 800a63c:	f8d0 e000 	ldr.w	lr, [r0]
 800a640:	b293      	uxth	r3, r2
 800a642:	ebac 0303 	sub.w	r3, ip, r3
 800a646:	0c12      	lsrs	r2, r2, #16
 800a648:	fa13 f38e 	uxtah	r3, r3, lr
 800a64c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a650:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a654:	b29b      	uxth	r3, r3
 800a656:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a65a:	45c1      	cmp	r9, r8
 800a65c:	f840 3b04 	str.w	r3, [r0], #4
 800a660:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a664:	d2e8      	bcs.n	800a638 <quorem+0xb0>
 800a666:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a66a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a66e:	b922      	cbnz	r2, 800a67a <quorem+0xf2>
 800a670:	3b04      	subs	r3, #4
 800a672:	429d      	cmp	r5, r3
 800a674:	461a      	mov	r2, r3
 800a676:	d30a      	bcc.n	800a68e <quorem+0x106>
 800a678:	613c      	str	r4, [r7, #16]
 800a67a:	4630      	mov	r0, r6
 800a67c:	b003      	add	sp, #12
 800a67e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a682:	6812      	ldr	r2, [r2, #0]
 800a684:	3b04      	subs	r3, #4
 800a686:	2a00      	cmp	r2, #0
 800a688:	d1cc      	bne.n	800a624 <quorem+0x9c>
 800a68a:	3c01      	subs	r4, #1
 800a68c:	e7c7      	b.n	800a61e <quorem+0x96>
 800a68e:	6812      	ldr	r2, [r2, #0]
 800a690:	3b04      	subs	r3, #4
 800a692:	2a00      	cmp	r2, #0
 800a694:	d1f0      	bne.n	800a678 <quorem+0xf0>
 800a696:	3c01      	subs	r4, #1
 800a698:	e7eb      	b.n	800a672 <quorem+0xea>
 800a69a:	2000      	movs	r0, #0
 800a69c:	e7ee      	b.n	800a67c <quorem+0xf4>
	...

0800a6a0 <_dtoa_r>:
 800a6a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6a4:	ed2d 8b04 	vpush	{d8-d9}
 800a6a8:	ec57 6b10 	vmov	r6, r7, d0
 800a6ac:	b093      	sub	sp, #76	; 0x4c
 800a6ae:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a6b0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a6b4:	9106      	str	r1, [sp, #24]
 800a6b6:	ee10 aa10 	vmov	sl, s0
 800a6ba:	4604      	mov	r4, r0
 800a6bc:	9209      	str	r2, [sp, #36]	; 0x24
 800a6be:	930c      	str	r3, [sp, #48]	; 0x30
 800a6c0:	46bb      	mov	fp, r7
 800a6c2:	b975      	cbnz	r5, 800a6e2 <_dtoa_r+0x42>
 800a6c4:	2010      	movs	r0, #16
 800a6c6:	f7fe f837 	bl	8008738 <malloc>
 800a6ca:	4602      	mov	r2, r0
 800a6cc:	6260      	str	r0, [r4, #36]	; 0x24
 800a6ce:	b920      	cbnz	r0, 800a6da <_dtoa_r+0x3a>
 800a6d0:	4ba7      	ldr	r3, [pc, #668]	; (800a970 <_dtoa_r+0x2d0>)
 800a6d2:	21ea      	movs	r1, #234	; 0xea
 800a6d4:	48a7      	ldr	r0, [pc, #668]	; (800a974 <_dtoa_r+0x2d4>)
 800a6d6:	f7ff ff39 	bl	800a54c <__assert_func>
 800a6da:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a6de:	6005      	str	r5, [r0, #0]
 800a6e0:	60c5      	str	r5, [r0, #12]
 800a6e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a6e4:	6819      	ldr	r1, [r3, #0]
 800a6e6:	b151      	cbz	r1, 800a6fe <_dtoa_r+0x5e>
 800a6e8:	685a      	ldr	r2, [r3, #4]
 800a6ea:	604a      	str	r2, [r1, #4]
 800a6ec:	2301      	movs	r3, #1
 800a6ee:	4093      	lsls	r3, r2
 800a6f0:	608b      	str	r3, [r1, #8]
 800a6f2:	4620      	mov	r0, r4
 800a6f4:	f001 f9b4 	bl	800ba60 <_Bfree>
 800a6f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a6fa:	2200      	movs	r2, #0
 800a6fc:	601a      	str	r2, [r3, #0]
 800a6fe:	1e3b      	subs	r3, r7, #0
 800a700:	bfaa      	itet	ge
 800a702:	2300      	movge	r3, #0
 800a704:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800a708:	f8c8 3000 	strge.w	r3, [r8]
 800a70c:	4b9a      	ldr	r3, [pc, #616]	; (800a978 <_dtoa_r+0x2d8>)
 800a70e:	bfbc      	itt	lt
 800a710:	2201      	movlt	r2, #1
 800a712:	f8c8 2000 	strlt.w	r2, [r8]
 800a716:	ea33 030b 	bics.w	r3, r3, fp
 800a71a:	d11b      	bne.n	800a754 <_dtoa_r+0xb4>
 800a71c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a71e:	f242 730f 	movw	r3, #9999	; 0x270f
 800a722:	6013      	str	r3, [r2, #0]
 800a724:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a728:	4333      	orrs	r3, r6
 800a72a:	f000 8592 	beq.w	800b252 <_dtoa_r+0xbb2>
 800a72e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a730:	b963      	cbnz	r3, 800a74c <_dtoa_r+0xac>
 800a732:	4b92      	ldr	r3, [pc, #584]	; (800a97c <_dtoa_r+0x2dc>)
 800a734:	e022      	b.n	800a77c <_dtoa_r+0xdc>
 800a736:	4b92      	ldr	r3, [pc, #584]	; (800a980 <_dtoa_r+0x2e0>)
 800a738:	9301      	str	r3, [sp, #4]
 800a73a:	3308      	adds	r3, #8
 800a73c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a73e:	6013      	str	r3, [r2, #0]
 800a740:	9801      	ldr	r0, [sp, #4]
 800a742:	b013      	add	sp, #76	; 0x4c
 800a744:	ecbd 8b04 	vpop	{d8-d9}
 800a748:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a74c:	4b8b      	ldr	r3, [pc, #556]	; (800a97c <_dtoa_r+0x2dc>)
 800a74e:	9301      	str	r3, [sp, #4]
 800a750:	3303      	adds	r3, #3
 800a752:	e7f3      	b.n	800a73c <_dtoa_r+0x9c>
 800a754:	2200      	movs	r2, #0
 800a756:	2300      	movs	r3, #0
 800a758:	4650      	mov	r0, sl
 800a75a:	4659      	mov	r1, fp
 800a75c:	f7f6 f9e4 	bl	8000b28 <__aeabi_dcmpeq>
 800a760:	ec4b ab19 	vmov	d9, sl, fp
 800a764:	4680      	mov	r8, r0
 800a766:	b158      	cbz	r0, 800a780 <_dtoa_r+0xe0>
 800a768:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a76a:	2301      	movs	r3, #1
 800a76c:	6013      	str	r3, [r2, #0]
 800a76e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a770:	2b00      	cmp	r3, #0
 800a772:	f000 856b 	beq.w	800b24c <_dtoa_r+0xbac>
 800a776:	4883      	ldr	r0, [pc, #524]	; (800a984 <_dtoa_r+0x2e4>)
 800a778:	6018      	str	r0, [r3, #0]
 800a77a:	1e43      	subs	r3, r0, #1
 800a77c:	9301      	str	r3, [sp, #4]
 800a77e:	e7df      	b.n	800a740 <_dtoa_r+0xa0>
 800a780:	ec4b ab10 	vmov	d0, sl, fp
 800a784:	aa10      	add	r2, sp, #64	; 0x40
 800a786:	a911      	add	r1, sp, #68	; 0x44
 800a788:	4620      	mov	r0, r4
 800a78a:	f001 fd17 	bl	800c1bc <__d2b>
 800a78e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800a792:	ee08 0a10 	vmov	s16, r0
 800a796:	2d00      	cmp	r5, #0
 800a798:	f000 8084 	beq.w	800a8a4 <_dtoa_r+0x204>
 800a79c:	ee19 3a90 	vmov	r3, s19
 800a7a0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a7a4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a7a8:	4656      	mov	r6, sl
 800a7aa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a7ae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a7b2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800a7b6:	4b74      	ldr	r3, [pc, #464]	; (800a988 <_dtoa_r+0x2e8>)
 800a7b8:	2200      	movs	r2, #0
 800a7ba:	4630      	mov	r0, r6
 800a7bc:	4639      	mov	r1, r7
 800a7be:	f7f5 fd93 	bl	80002e8 <__aeabi_dsub>
 800a7c2:	a365      	add	r3, pc, #404	; (adr r3, 800a958 <_dtoa_r+0x2b8>)
 800a7c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7c8:	f7f5 ff46 	bl	8000658 <__aeabi_dmul>
 800a7cc:	a364      	add	r3, pc, #400	; (adr r3, 800a960 <_dtoa_r+0x2c0>)
 800a7ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7d2:	f7f5 fd8b 	bl	80002ec <__adddf3>
 800a7d6:	4606      	mov	r6, r0
 800a7d8:	4628      	mov	r0, r5
 800a7da:	460f      	mov	r7, r1
 800a7dc:	f7f5 fed2 	bl	8000584 <__aeabi_i2d>
 800a7e0:	a361      	add	r3, pc, #388	; (adr r3, 800a968 <_dtoa_r+0x2c8>)
 800a7e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7e6:	f7f5 ff37 	bl	8000658 <__aeabi_dmul>
 800a7ea:	4602      	mov	r2, r0
 800a7ec:	460b      	mov	r3, r1
 800a7ee:	4630      	mov	r0, r6
 800a7f0:	4639      	mov	r1, r7
 800a7f2:	f7f5 fd7b 	bl	80002ec <__adddf3>
 800a7f6:	4606      	mov	r6, r0
 800a7f8:	460f      	mov	r7, r1
 800a7fa:	f7f6 f9dd 	bl	8000bb8 <__aeabi_d2iz>
 800a7fe:	2200      	movs	r2, #0
 800a800:	9000      	str	r0, [sp, #0]
 800a802:	2300      	movs	r3, #0
 800a804:	4630      	mov	r0, r6
 800a806:	4639      	mov	r1, r7
 800a808:	f7f6 f998 	bl	8000b3c <__aeabi_dcmplt>
 800a80c:	b150      	cbz	r0, 800a824 <_dtoa_r+0x184>
 800a80e:	9800      	ldr	r0, [sp, #0]
 800a810:	f7f5 feb8 	bl	8000584 <__aeabi_i2d>
 800a814:	4632      	mov	r2, r6
 800a816:	463b      	mov	r3, r7
 800a818:	f7f6 f986 	bl	8000b28 <__aeabi_dcmpeq>
 800a81c:	b910      	cbnz	r0, 800a824 <_dtoa_r+0x184>
 800a81e:	9b00      	ldr	r3, [sp, #0]
 800a820:	3b01      	subs	r3, #1
 800a822:	9300      	str	r3, [sp, #0]
 800a824:	9b00      	ldr	r3, [sp, #0]
 800a826:	2b16      	cmp	r3, #22
 800a828:	d85a      	bhi.n	800a8e0 <_dtoa_r+0x240>
 800a82a:	9a00      	ldr	r2, [sp, #0]
 800a82c:	4b57      	ldr	r3, [pc, #348]	; (800a98c <_dtoa_r+0x2ec>)
 800a82e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a832:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a836:	ec51 0b19 	vmov	r0, r1, d9
 800a83a:	f7f6 f97f 	bl	8000b3c <__aeabi_dcmplt>
 800a83e:	2800      	cmp	r0, #0
 800a840:	d050      	beq.n	800a8e4 <_dtoa_r+0x244>
 800a842:	9b00      	ldr	r3, [sp, #0]
 800a844:	3b01      	subs	r3, #1
 800a846:	9300      	str	r3, [sp, #0]
 800a848:	2300      	movs	r3, #0
 800a84a:	930b      	str	r3, [sp, #44]	; 0x2c
 800a84c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a84e:	1b5d      	subs	r5, r3, r5
 800a850:	1e6b      	subs	r3, r5, #1
 800a852:	9305      	str	r3, [sp, #20]
 800a854:	bf45      	ittet	mi
 800a856:	f1c5 0301 	rsbmi	r3, r5, #1
 800a85a:	9304      	strmi	r3, [sp, #16]
 800a85c:	2300      	movpl	r3, #0
 800a85e:	2300      	movmi	r3, #0
 800a860:	bf4c      	ite	mi
 800a862:	9305      	strmi	r3, [sp, #20]
 800a864:	9304      	strpl	r3, [sp, #16]
 800a866:	9b00      	ldr	r3, [sp, #0]
 800a868:	2b00      	cmp	r3, #0
 800a86a:	db3d      	blt.n	800a8e8 <_dtoa_r+0x248>
 800a86c:	9b05      	ldr	r3, [sp, #20]
 800a86e:	9a00      	ldr	r2, [sp, #0]
 800a870:	920a      	str	r2, [sp, #40]	; 0x28
 800a872:	4413      	add	r3, r2
 800a874:	9305      	str	r3, [sp, #20]
 800a876:	2300      	movs	r3, #0
 800a878:	9307      	str	r3, [sp, #28]
 800a87a:	9b06      	ldr	r3, [sp, #24]
 800a87c:	2b09      	cmp	r3, #9
 800a87e:	f200 8089 	bhi.w	800a994 <_dtoa_r+0x2f4>
 800a882:	2b05      	cmp	r3, #5
 800a884:	bfc4      	itt	gt
 800a886:	3b04      	subgt	r3, #4
 800a888:	9306      	strgt	r3, [sp, #24]
 800a88a:	9b06      	ldr	r3, [sp, #24]
 800a88c:	f1a3 0302 	sub.w	r3, r3, #2
 800a890:	bfcc      	ite	gt
 800a892:	2500      	movgt	r5, #0
 800a894:	2501      	movle	r5, #1
 800a896:	2b03      	cmp	r3, #3
 800a898:	f200 8087 	bhi.w	800a9aa <_dtoa_r+0x30a>
 800a89c:	e8df f003 	tbb	[pc, r3]
 800a8a0:	59383a2d 	.word	0x59383a2d
 800a8a4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a8a8:	441d      	add	r5, r3
 800a8aa:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a8ae:	2b20      	cmp	r3, #32
 800a8b0:	bfc1      	itttt	gt
 800a8b2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a8b6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a8ba:	fa0b f303 	lslgt.w	r3, fp, r3
 800a8be:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a8c2:	bfda      	itte	le
 800a8c4:	f1c3 0320 	rsble	r3, r3, #32
 800a8c8:	fa06 f003 	lslle.w	r0, r6, r3
 800a8cc:	4318      	orrgt	r0, r3
 800a8ce:	f7f5 fe49 	bl	8000564 <__aeabi_ui2d>
 800a8d2:	2301      	movs	r3, #1
 800a8d4:	4606      	mov	r6, r0
 800a8d6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a8da:	3d01      	subs	r5, #1
 800a8dc:	930e      	str	r3, [sp, #56]	; 0x38
 800a8de:	e76a      	b.n	800a7b6 <_dtoa_r+0x116>
 800a8e0:	2301      	movs	r3, #1
 800a8e2:	e7b2      	b.n	800a84a <_dtoa_r+0x1aa>
 800a8e4:	900b      	str	r0, [sp, #44]	; 0x2c
 800a8e6:	e7b1      	b.n	800a84c <_dtoa_r+0x1ac>
 800a8e8:	9b04      	ldr	r3, [sp, #16]
 800a8ea:	9a00      	ldr	r2, [sp, #0]
 800a8ec:	1a9b      	subs	r3, r3, r2
 800a8ee:	9304      	str	r3, [sp, #16]
 800a8f0:	4253      	negs	r3, r2
 800a8f2:	9307      	str	r3, [sp, #28]
 800a8f4:	2300      	movs	r3, #0
 800a8f6:	930a      	str	r3, [sp, #40]	; 0x28
 800a8f8:	e7bf      	b.n	800a87a <_dtoa_r+0x1da>
 800a8fa:	2300      	movs	r3, #0
 800a8fc:	9308      	str	r3, [sp, #32]
 800a8fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a900:	2b00      	cmp	r3, #0
 800a902:	dc55      	bgt.n	800a9b0 <_dtoa_r+0x310>
 800a904:	2301      	movs	r3, #1
 800a906:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a90a:	461a      	mov	r2, r3
 800a90c:	9209      	str	r2, [sp, #36]	; 0x24
 800a90e:	e00c      	b.n	800a92a <_dtoa_r+0x28a>
 800a910:	2301      	movs	r3, #1
 800a912:	e7f3      	b.n	800a8fc <_dtoa_r+0x25c>
 800a914:	2300      	movs	r3, #0
 800a916:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a918:	9308      	str	r3, [sp, #32]
 800a91a:	9b00      	ldr	r3, [sp, #0]
 800a91c:	4413      	add	r3, r2
 800a91e:	9302      	str	r3, [sp, #8]
 800a920:	3301      	adds	r3, #1
 800a922:	2b01      	cmp	r3, #1
 800a924:	9303      	str	r3, [sp, #12]
 800a926:	bfb8      	it	lt
 800a928:	2301      	movlt	r3, #1
 800a92a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a92c:	2200      	movs	r2, #0
 800a92e:	6042      	str	r2, [r0, #4]
 800a930:	2204      	movs	r2, #4
 800a932:	f102 0614 	add.w	r6, r2, #20
 800a936:	429e      	cmp	r6, r3
 800a938:	6841      	ldr	r1, [r0, #4]
 800a93a:	d93d      	bls.n	800a9b8 <_dtoa_r+0x318>
 800a93c:	4620      	mov	r0, r4
 800a93e:	f001 f84f 	bl	800b9e0 <_Balloc>
 800a942:	9001      	str	r0, [sp, #4]
 800a944:	2800      	cmp	r0, #0
 800a946:	d13b      	bne.n	800a9c0 <_dtoa_r+0x320>
 800a948:	4b11      	ldr	r3, [pc, #68]	; (800a990 <_dtoa_r+0x2f0>)
 800a94a:	4602      	mov	r2, r0
 800a94c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a950:	e6c0      	b.n	800a6d4 <_dtoa_r+0x34>
 800a952:	2301      	movs	r3, #1
 800a954:	e7df      	b.n	800a916 <_dtoa_r+0x276>
 800a956:	bf00      	nop
 800a958:	636f4361 	.word	0x636f4361
 800a95c:	3fd287a7 	.word	0x3fd287a7
 800a960:	8b60c8b3 	.word	0x8b60c8b3
 800a964:	3fc68a28 	.word	0x3fc68a28
 800a968:	509f79fb 	.word	0x509f79fb
 800a96c:	3fd34413 	.word	0x3fd34413
 800a970:	0800d600 	.word	0x0800d600
 800a974:	0800d6bd 	.word	0x0800d6bd
 800a978:	7ff00000 	.word	0x7ff00000
 800a97c:	0800d6b9 	.word	0x0800d6b9
 800a980:	0800d6b0 	.word	0x0800d6b0
 800a984:	0800d585 	.word	0x0800d585
 800a988:	3ff80000 	.word	0x3ff80000
 800a98c:	0800d828 	.word	0x0800d828
 800a990:	0800d718 	.word	0x0800d718
 800a994:	2501      	movs	r5, #1
 800a996:	2300      	movs	r3, #0
 800a998:	9306      	str	r3, [sp, #24]
 800a99a:	9508      	str	r5, [sp, #32]
 800a99c:	f04f 33ff 	mov.w	r3, #4294967295
 800a9a0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a9a4:	2200      	movs	r2, #0
 800a9a6:	2312      	movs	r3, #18
 800a9a8:	e7b0      	b.n	800a90c <_dtoa_r+0x26c>
 800a9aa:	2301      	movs	r3, #1
 800a9ac:	9308      	str	r3, [sp, #32]
 800a9ae:	e7f5      	b.n	800a99c <_dtoa_r+0x2fc>
 800a9b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9b2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a9b6:	e7b8      	b.n	800a92a <_dtoa_r+0x28a>
 800a9b8:	3101      	adds	r1, #1
 800a9ba:	6041      	str	r1, [r0, #4]
 800a9bc:	0052      	lsls	r2, r2, #1
 800a9be:	e7b8      	b.n	800a932 <_dtoa_r+0x292>
 800a9c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a9c2:	9a01      	ldr	r2, [sp, #4]
 800a9c4:	601a      	str	r2, [r3, #0]
 800a9c6:	9b03      	ldr	r3, [sp, #12]
 800a9c8:	2b0e      	cmp	r3, #14
 800a9ca:	f200 809d 	bhi.w	800ab08 <_dtoa_r+0x468>
 800a9ce:	2d00      	cmp	r5, #0
 800a9d0:	f000 809a 	beq.w	800ab08 <_dtoa_r+0x468>
 800a9d4:	9b00      	ldr	r3, [sp, #0]
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	dd32      	ble.n	800aa40 <_dtoa_r+0x3a0>
 800a9da:	4ab7      	ldr	r2, [pc, #732]	; (800acb8 <_dtoa_r+0x618>)
 800a9dc:	f003 030f 	and.w	r3, r3, #15
 800a9e0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a9e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a9e8:	9b00      	ldr	r3, [sp, #0]
 800a9ea:	05d8      	lsls	r0, r3, #23
 800a9ec:	ea4f 1723 	mov.w	r7, r3, asr #4
 800a9f0:	d516      	bpl.n	800aa20 <_dtoa_r+0x380>
 800a9f2:	4bb2      	ldr	r3, [pc, #712]	; (800acbc <_dtoa_r+0x61c>)
 800a9f4:	ec51 0b19 	vmov	r0, r1, d9
 800a9f8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a9fc:	f7f5 ff56 	bl	80008ac <__aeabi_ddiv>
 800aa00:	f007 070f 	and.w	r7, r7, #15
 800aa04:	4682      	mov	sl, r0
 800aa06:	468b      	mov	fp, r1
 800aa08:	2503      	movs	r5, #3
 800aa0a:	4eac      	ldr	r6, [pc, #688]	; (800acbc <_dtoa_r+0x61c>)
 800aa0c:	b957      	cbnz	r7, 800aa24 <_dtoa_r+0x384>
 800aa0e:	4642      	mov	r2, r8
 800aa10:	464b      	mov	r3, r9
 800aa12:	4650      	mov	r0, sl
 800aa14:	4659      	mov	r1, fp
 800aa16:	f7f5 ff49 	bl	80008ac <__aeabi_ddiv>
 800aa1a:	4682      	mov	sl, r0
 800aa1c:	468b      	mov	fp, r1
 800aa1e:	e028      	b.n	800aa72 <_dtoa_r+0x3d2>
 800aa20:	2502      	movs	r5, #2
 800aa22:	e7f2      	b.n	800aa0a <_dtoa_r+0x36a>
 800aa24:	07f9      	lsls	r1, r7, #31
 800aa26:	d508      	bpl.n	800aa3a <_dtoa_r+0x39a>
 800aa28:	4640      	mov	r0, r8
 800aa2a:	4649      	mov	r1, r9
 800aa2c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800aa30:	f7f5 fe12 	bl	8000658 <__aeabi_dmul>
 800aa34:	3501      	adds	r5, #1
 800aa36:	4680      	mov	r8, r0
 800aa38:	4689      	mov	r9, r1
 800aa3a:	107f      	asrs	r7, r7, #1
 800aa3c:	3608      	adds	r6, #8
 800aa3e:	e7e5      	b.n	800aa0c <_dtoa_r+0x36c>
 800aa40:	f000 809b 	beq.w	800ab7a <_dtoa_r+0x4da>
 800aa44:	9b00      	ldr	r3, [sp, #0]
 800aa46:	4f9d      	ldr	r7, [pc, #628]	; (800acbc <_dtoa_r+0x61c>)
 800aa48:	425e      	negs	r6, r3
 800aa4a:	4b9b      	ldr	r3, [pc, #620]	; (800acb8 <_dtoa_r+0x618>)
 800aa4c:	f006 020f 	and.w	r2, r6, #15
 800aa50:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aa54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa58:	ec51 0b19 	vmov	r0, r1, d9
 800aa5c:	f7f5 fdfc 	bl	8000658 <__aeabi_dmul>
 800aa60:	1136      	asrs	r6, r6, #4
 800aa62:	4682      	mov	sl, r0
 800aa64:	468b      	mov	fp, r1
 800aa66:	2300      	movs	r3, #0
 800aa68:	2502      	movs	r5, #2
 800aa6a:	2e00      	cmp	r6, #0
 800aa6c:	d17a      	bne.n	800ab64 <_dtoa_r+0x4c4>
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d1d3      	bne.n	800aa1a <_dtoa_r+0x37a>
 800aa72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	f000 8082 	beq.w	800ab7e <_dtoa_r+0x4de>
 800aa7a:	4b91      	ldr	r3, [pc, #580]	; (800acc0 <_dtoa_r+0x620>)
 800aa7c:	2200      	movs	r2, #0
 800aa7e:	4650      	mov	r0, sl
 800aa80:	4659      	mov	r1, fp
 800aa82:	f7f6 f85b 	bl	8000b3c <__aeabi_dcmplt>
 800aa86:	2800      	cmp	r0, #0
 800aa88:	d079      	beq.n	800ab7e <_dtoa_r+0x4de>
 800aa8a:	9b03      	ldr	r3, [sp, #12]
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d076      	beq.n	800ab7e <_dtoa_r+0x4de>
 800aa90:	9b02      	ldr	r3, [sp, #8]
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	dd36      	ble.n	800ab04 <_dtoa_r+0x464>
 800aa96:	9b00      	ldr	r3, [sp, #0]
 800aa98:	4650      	mov	r0, sl
 800aa9a:	4659      	mov	r1, fp
 800aa9c:	1e5f      	subs	r7, r3, #1
 800aa9e:	2200      	movs	r2, #0
 800aaa0:	4b88      	ldr	r3, [pc, #544]	; (800acc4 <_dtoa_r+0x624>)
 800aaa2:	f7f5 fdd9 	bl	8000658 <__aeabi_dmul>
 800aaa6:	9e02      	ldr	r6, [sp, #8]
 800aaa8:	4682      	mov	sl, r0
 800aaaa:	468b      	mov	fp, r1
 800aaac:	3501      	adds	r5, #1
 800aaae:	4628      	mov	r0, r5
 800aab0:	f7f5 fd68 	bl	8000584 <__aeabi_i2d>
 800aab4:	4652      	mov	r2, sl
 800aab6:	465b      	mov	r3, fp
 800aab8:	f7f5 fdce 	bl	8000658 <__aeabi_dmul>
 800aabc:	4b82      	ldr	r3, [pc, #520]	; (800acc8 <_dtoa_r+0x628>)
 800aabe:	2200      	movs	r2, #0
 800aac0:	f7f5 fc14 	bl	80002ec <__adddf3>
 800aac4:	46d0      	mov	r8, sl
 800aac6:	46d9      	mov	r9, fp
 800aac8:	4682      	mov	sl, r0
 800aaca:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800aace:	2e00      	cmp	r6, #0
 800aad0:	d158      	bne.n	800ab84 <_dtoa_r+0x4e4>
 800aad2:	4b7e      	ldr	r3, [pc, #504]	; (800accc <_dtoa_r+0x62c>)
 800aad4:	2200      	movs	r2, #0
 800aad6:	4640      	mov	r0, r8
 800aad8:	4649      	mov	r1, r9
 800aada:	f7f5 fc05 	bl	80002e8 <__aeabi_dsub>
 800aade:	4652      	mov	r2, sl
 800aae0:	465b      	mov	r3, fp
 800aae2:	4680      	mov	r8, r0
 800aae4:	4689      	mov	r9, r1
 800aae6:	f7f6 f847 	bl	8000b78 <__aeabi_dcmpgt>
 800aaea:	2800      	cmp	r0, #0
 800aaec:	f040 8295 	bne.w	800b01a <_dtoa_r+0x97a>
 800aaf0:	4652      	mov	r2, sl
 800aaf2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800aaf6:	4640      	mov	r0, r8
 800aaf8:	4649      	mov	r1, r9
 800aafa:	f7f6 f81f 	bl	8000b3c <__aeabi_dcmplt>
 800aafe:	2800      	cmp	r0, #0
 800ab00:	f040 8289 	bne.w	800b016 <_dtoa_r+0x976>
 800ab04:	ec5b ab19 	vmov	sl, fp, d9
 800ab08:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	f2c0 8148 	blt.w	800ada0 <_dtoa_r+0x700>
 800ab10:	9a00      	ldr	r2, [sp, #0]
 800ab12:	2a0e      	cmp	r2, #14
 800ab14:	f300 8144 	bgt.w	800ada0 <_dtoa_r+0x700>
 800ab18:	4b67      	ldr	r3, [pc, #412]	; (800acb8 <_dtoa_r+0x618>)
 800ab1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ab1e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ab22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	f280 80d5 	bge.w	800acd4 <_dtoa_r+0x634>
 800ab2a:	9b03      	ldr	r3, [sp, #12]
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	f300 80d1 	bgt.w	800acd4 <_dtoa_r+0x634>
 800ab32:	f040 826f 	bne.w	800b014 <_dtoa_r+0x974>
 800ab36:	4b65      	ldr	r3, [pc, #404]	; (800accc <_dtoa_r+0x62c>)
 800ab38:	2200      	movs	r2, #0
 800ab3a:	4640      	mov	r0, r8
 800ab3c:	4649      	mov	r1, r9
 800ab3e:	f7f5 fd8b 	bl	8000658 <__aeabi_dmul>
 800ab42:	4652      	mov	r2, sl
 800ab44:	465b      	mov	r3, fp
 800ab46:	f7f6 f80d 	bl	8000b64 <__aeabi_dcmpge>
 800ab4a:	9e03      	ldr	r6, [sp, #12]
 800ab4c:	4637      	mov	r7, r6
 800ab4e:	2800      	cmp	r0, #0
 800ab50:	f040 8245 	bne.w	800afde <_dtoa_r+0x93e>
 800ab54:	9d01      	ldr	r5, [sp, #4]
 800ab56:	2331      	movs	r3, #49	; 0x31
 800ab58:	f805 3b01 	strb.w	r3, [r5], #1
 800ab5c:	9b00      	ldr	r3, [sp, #0]
 800ab5e:	3301      	adds	r3, #1
 800ab60:	9300      	str	r3, [sp, #0]
 800ab62:	e240      	b.n	800afe6 <_dtoa_r+0x946>
 800ab64:	07f2      	lsls	r2, r6, #31
 800ab66:	d505      	bpl.n	800ab74 <_dtoa_r+0x4d4>
 800ab68:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ab6c:	f7f5 fd74 	bl	8000658 <__aeabi_dmul>
 800ab70:	3501      	adds	r5, #1
 800ab72:	2301      	movs	r3, #1
 800ab74:	1076      	asrs	r6, r6, #1
 800ab76:	3708      	adds	r7, #8
 800ab78:	e777      	b.n	800aa6a <_dtoa_r+0x3ca>
 800ab7a:	2502      	movs	r5, #2
 800ab7c:	e779      	b.n	800aa72 <_dtoa_r+0x3d2>
 800ab7e:	9f00      	ldr	r7, [sp, #0]
 800ab80:	9e03      	ldr	r6, [sp, #12]
 800ab82:	e794      	b.n	800aaae <_dtoa_r+0x40e>
 800ab84:	9901      	ldr	r1, [sp, #4]
 800ab86:	4b4c      	ldr	r3, [pc, #304]	; (800acb8 <_dtoa_r+0x618>)
 800ab88:	4431      	add	r1, r6
 800ab8a:	910d      	str	r1, [sp, #52]	; 0x34
 800ab8c:	9908      	ldr	r1, [sp, #32]
 800ab8e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800ab92:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ab96:	2900      	cmp	r1, #0
 800ab98:	d043      	beq.n	800ac22 <_dtoa_r+0x582>
 800ab9a:	494d      	ldr	r1, [pc, #308]	; (800acd0 <_dtoa_r+0x630>)
 800ab9c:	2000      	movs	r0, #0
 800ab9e:	f7f5 fe85 	bl	80008ac <__aeabi_ddiv>
 800aba2:	4652      	mov	r2, sl
 800aba4:	465b      	mov	r3, fp
 800aba6:	f7f5 fb9f 	bl	80002e8 <__aeabi_dsub>
 800abaa:	9d01      	ldr	r5, [sp, #4]
 800abac:	4682      	mov	sl, r0
 800abae:	468b      	mov	fp, r1
 800abb0:	4649      	mov	r1, r9
 800abb2:	4640      	mov	r0, r8
 800abb4:	f7f6 f800 	bl	8000bb8 <__aeabi_d2iz>
 800abb8:	4606      	mov	r6, r0
 800abba:	f7f5 fce3 	bl	8000584 <__aeabi_i2d>
 800abbe:	4602      	mov	r2, r0
 800abc0:	460b      	mov	r3, r1
 800abc2:	4640      	mov	r0, r8
 800abc4:	4649      	mov	r1, r9
 800abc6:	f7f5 fb8f 	bl	80002e8 <__aeabi_dsub>
 800abca:	3630      	adds	r6, #48	; 0x30
 800abcc:	f805 6b01 	strb.w	r6, [r5], #1
 800abd0:	4652      	mov	r2, sl
 800abd2:	465b      	mov	r3, fp
 800abd4:	4680      	mov	r8, r0
 800abd6:	4689      	mov	r9, r1
 800abd8:	f7f5 ffb0 	bl	8000b3c <__aeabi_dcmplt>
 800abdc:	2800      	cmp	r0, #0
 800abde:	d163      	bne.n	800aca8 <_dtoa_r+0x608>
 800abe0:	4642      	mov	r2, r8
 800abe2:	464b      	mov	r3, r9
 800abe4:	4936      	ldr	r1, [pc, #216]	; (800acc0 <_dtoa_r+0x620>)
 800abe6:	2000      	movs	r0, #0
 800abe8:	f7f5 fb7e 	bl	80002e8 <__aeabi_dsub>
 800abec:	4652      	mov	r2, sl
 800abee:	465b      	mov	r3, fp
 800abf0:	f7f5 ffa4 	bl	8000b3c <__aeabi_dcmplt>
 800abf4:	2800      	cmp	r0, #0
 800abf6:	f040 80b5 	bne.w	800ad64 <_dtoa_r+0x6c4>
 800abfa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800abfc:	429d      	cmp	r5, r3
 800abfe:	d081      	beq.n	800ab04 <_dtoa_r+0x464>
 800ac00:	4b30      	ldr	r3, [pc, #192]	; (800acc4 <_dtoa_r+0x624>)
 800ac02:	2200      	movs	r2, #0
 800ac04:	4650      	mov	r0, sl
 800ac06:	4659      	mov	r1, fp
 800ac08:	f7f5 fd26 	bl	8000658 <__aeabi_dmul>
 800ac0c:	4b2d      	ldr	r3, [pc, #180]	; (800acc4 <_dtoa_r+0x624>)
 800ac0e:	4682      	mov	sl, r0
 800ac10:	468b      	mov	fp, r1
 800ac12:	4640      	mov	r0, r8
 800ac14:	4649      	mov	r1, r9
 800ac16:	2200      	movs	r2, #0
 800ac18:	f7f5 fd1e 	bl	8000658 <__aeabi_dmul>
 800ac1c:	4680      	mov	r8, r0
 800ac1e:	4689      	mov	r9, r1
 800ac20:	e7c6      	b.n	800abb0 <_dtoa_r+0x510>
 800ac22:	4650      	mov	r0, sl
 800ac24:	4659      	mov	r1, fp
 800ac26:	f7f5 fd17 	bl	8000658 <__aeabi_dmul>
 800ac2a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ac2c:	9d01      	ldr	r5, [sp, #4]
 800ac2e:	930f      	str	r3, [sp, #60]	; 0x3c
 800ac30:	4682      	mov	sl, r0
 800ac32:	468b      	mov	fp, r1
 800ac34:	4649      	mov	r1, r9
 800ac36:	4640      	mov	r0, r8
 800ac38:	f7f5 ffbe 	bl	8000bb8 <__aeabi_d2iz>
 800ac3c:	4606      	mov	r6, r0
 800ac3e:	f7f5 fca1 	bl	8000584 <__aeabi_i2d>
 800ac42:	3630      	adds	r6, #48	; 0x30
 800ac44:	4602      	mov	r2, r0
 800ac46:	460b      	mov	r3, r1
 800ac48:	4640      	mov	r0, r8
 800ac4a:	4649      	mov	r1, r9
 800ac4c:	f7f5 fb4c 	bl	80002e8 <__aeabi_dsub>
 800ac50:	f805 6b01 	strb.w	r6, [r5], #1
 800ac54:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ac56:	429d      	cmp	r5, r3
 800ac58:	4680      	mov	r8, r0
 800ac5a:	4689      	mov	r9, r1
 800ac5c:	f04f 0200 	mov.w	r2, #0
 800ac60:	d124      	bne.n	800acac <_dtoa_r+0x60c>
 800ac62:	4b1b      	ldr	r3, [pc, #108]	; (800acd0 <_dtoa_r+0x630>)
 800ac64:	4650      	mov	r0, sl
 800ac66:	4659      	mov	r1, fp
 800ac68:	f7f5 fb40 	bl	80002ec <__adddf3>
 800ac6c:	4602      	mov	r2, r0
 800ac6e:	460b      	mov	r3, r1
 800ac70:	4640      	mov	r0, r8
 800ac72:	4649      	mov	r1, r9
 800ac74:	f7f5 ff80 	bl	8000b78 <__aeabi_dcmpgt>
 800ac78:	2800      	cmp	r0, #0
 800ac7a:	d173      	bne.n	800ad64 <_dtoa_r+0x6c4>
 800ac7c:	4652      	mov	r2, sl
 800ac7e:	465b      	mov	r3, fp
 800ac80:	4913      	ldr	r1, [pc, #76]	; (800acd0 <_dtoa_r+0x630>)
 800ac82:	2000      	movs	r0, #0
 800ac84:	f7f5 fb30 	bl	80002e8 <__aeabi_dsub>
 800ac88:	4602      	mov	r2, r0
 800ac8a:	460b      	mov	r3, r1
 800ac8c:	4640      	mov	r0, r8
 800ac8e:	4649      	mov	r1, r9
 800ac90:	f7f5 ff54 	bl	8000b3c <__aeabi_dcmplt>
 800ac94:	2800      	cmp	r0, #0
 800ac96:	f43f af35 	beq.w	800ab04 <_dtoa_r+0x464>
 800ac9a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800ac9c:	1e6b      	subs	r3, r5, #1
 800ac9e:	930f      	str	r3, [sp, #60]	; 0x3c
 800aca0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800aca4:	2b30      	cmp	r3, #48	; 0x30
 800aca6:	d0f8      	beq.n	800ac9a <_dtoa_r+0x5fa>
 800aca8:	9700      	str	r7, [sp, #0]
 800acaa:	e049      	b.n	800ad40 <_dtoa_r+0x6a0>
 800acac:	4b05      	ldr	r3, [pc, #20]	; (800acc4 <_dtoa_r+0x624>)
 800acae:	f7f5 fcd3 	bl	8000658 <__aeabi_dmul>
 800acb2:	4680      	mov	r8, r0
 800acb4:	4689      	mov	r9, r1
 800acb6:	e7bd      	b.n	800ac34 <_dtoa_r+0x594>
 800acb8:	0800d828 	.word	0x0800d828
 800acbc:	0800d800 	.word	0x0800d800
 800acc0:	3ff00000 	.word	0x3ff00000
 800acc4:	40240000 	.word	0x40240000
 800acc8:	401c0000 	.word	0x401c0000
 800accc:	40140000 	.word	0x40140000
 800acd0:	3fe00000 	.word	0x3fe00000
 800acd4:	9d01      	ldr	r5, [sp, #4]
 800acd6:	4656      	mov	r6, sl
 800acd8:	465f      	mov	r7, fp
 800acda:	4642      	mov	r2, r8
 800acdc:	464b      	mov	r3, r9
 800acde:	4630      	mov	r0, r6
 800ace0:	4639      	mov	r1, r7
 800ace2:	f7f5 fde3 	bl	80008ac <__aeabi_ddiv>
 800ace6:	f7f5 ff67 	bl	8000bb8 <__aeabi_d2iz>
 800acea:	4682      	mov	sl, r0
 800acec:	f7f5 fc4a 	bl	8000584 <__aeabi_i2d>
 800acf0:	4642      	mov	r2, r8
 800acf2:	464b      	mov	r3, r9
 800acf4:	f7f5 fcb0 	bl	8000658 <__aeabi_dmul>
 800acf8:	4602      	mov	r2, r0
 800acfa:	460b      	mov	r3, r1
 800acfc:	4630      	mov	r0, r6
 800acfe:	4639      	mov	r1, r7
 800ad00:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800ad04:	f7f5 faf0 	bl	80002e8 <__aeabi_dsub>
 800ad08:	f805 6b01 	strb.w	r6, [r5], #1
 800ad0c:	9e01      	ldr	r6, [sp, #4]
 800ad0e:	9f03      	ldr	r7, [sp, #12]
 800ad10:	1bae      	subs	r6, r5, r6
 800ad12:	42b7      	cmp	r7, r6
 800ad14:	4602      	mov	r2, r0
 800ad16:	460b      	mov	r3, r1
 800ad18:	d135      	bne.n	800ad86 <_dtoa_r+0x6e6>
 800ad1a:	f7f5 fae7 	bl	80002ec <__adddf3>
 800ad1e:	4642      	mov	r2, r8
 800ad20:	464b      	mov	r3, r9
 800ad22:	4606      	mov	r6, r0
 800ad24:	460f      	mov	r7, r1
 800ad26:	f7f5 ff27 	bl	8000b78 <__aeabi_dcmpgt>
 800ad2a:	b9d0      	cbnz	r0, 800ad62 <_dtoa_r+0x6c2>
 800ad2c:	4642      	mov	r2, r8
 800ad2e:	464b      	mov	r3, r9
 800ad30:	4630      	mov	r0, r6
 800ad32:	4639      	mov	r1, r7
 800ad34:	f7f5 fef8 	bl	8000b28 <__aeabi_dcmpeq>
 800ad38:	b110      	cbz	r0, 800ad40 <_dtoa_r+0x6a0>
 800ad3a:	f01a 0f01 	tst.w	sl, #1
 800ad3e:	d110      	bne.n	800ad62 <_dtoa_r+0x6c2>
 800ad40:	4620      	mov	r0, r4
 800ad42:	ee18 1a10 	vmov	r1, s16
 800ad46:	f000 fe8b 	bl	800ba60 <_Bfree>
 800ad4a:	2300      	movs	r3, #0
 800ad4c:	9800      	ldr	r0, [sp, #0]
 800ad4e:	702b      	strb	r3, [r5, #0]
 800ad50:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ad52:	3001      	adds	r0, #1
 800ad54:	6018      	str	r0, [r3, #0]
 800ad56:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	f43f acf1 	beq.w	800a740 <_dtoa_r+0xa0>
 800ad5e:	601d      	str	r5, [r3, #0]
 800ad60:	e4ee      	b.n	800a740 <_dtoa_r+0xa0>
 800ad62:	9f00      	ldr	r7, [sp, #0]
 800ad64:	462b      	mov	r3, r5
 800ad66:	461d      	mov	r5, r3
 800ad68:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ad6c:	2a39      	cmp	r2, #57	; 0x39
 800ad6e:	d106      	bne.n	800ad7e <_dtoa_r+0x6de>
 800ad70:	9a01      	ldr	r2, [sp, #4]
 800ad72:	429a      	cmp	r2, r3
 800ad74:	d1f7      	bne.n	800ad66 <_dtoa_r+0x6c6>
 800ad76:	9901      	ldr	r1, [sp, #4]
 800ad78:	2230      	movs	r2, #48	; 0x30
 800ad7a:	3701      	adds	r7, #1
 800ad7c:	700a      	strb	r2, [r1, #0]
 800ad7e:	781a      	ldrb	r2, [r3, #0]
 800ad80:	3201      	adds	r2, #1
 800ad82:	701a      	strb	r2, [r3, #0]
 800ad84:	e790      	b.n	800aca8 <_dtoa_r+0x608>
 800ad86:	4ba6      	ldr	r3, [pc, #664]	; (800b020 <_dtoa_r+0x980>)
 800ad88:	2200      	movs	r2, #0
 800ad8a:	f7f5 fc65 	bl	8000658 <__aeabi_dmul>
 800ad8e:	2200      	movs	r2, #0
 800ad90:	2300      	movs	r3, #0
 800ad92:	4606      	mov	r6, r0
 800ad94:	460f      	mov	r7, r1
 800ad96:	f7f5 fec7 	bl	8000b28 <__aeabi_dcmpeq>
 800ad9a:	2800      	cmp	r0, #0
 800ad9c:	d09d      	beq.n	800acda <_dtoa_r+0x63a>
 800ad9e:	e7cf      	b.n	800ad40 <_dtoa_r+0x6a0>
 800ada0:	9a08      	ldr	r2, [sp, #32]
 800ada2:	2a00      	cmp	r2, #0
 800ada4:	f000 80d7 	beq.w	800af56 <_dtoa_r+0x8b6>
 800ada8:	9a06      	ldr	r2, [sp, #24]
 800adaa:	2a01      	cmp	r2, #1
 800adac:	f300 80ba 	bgt.w	800af24 <_dtoa_r+0x884>
 800adb0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800adb2:	2a00      	cmp	r2, #0
 800adb4:	f000 80b2 	beq.w	800af1c <_dtoa_r+0x87c>
 800adb8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800adbc:	9e07      	ldr	r6, [sp, #28]
 800adbe:	9d04      	ldr	r5, [sp, #16]
 800adc0:	9a04      	ldr	r2, [sp, #16]
 800adc2:	441a      	add	r2, r3
 800adc4:	9204      	str	r2, [sp, #16]
 800adc6:	9a05      	ldr	r2, [sp, #20]
 800adc8:	2101      	movs	r1, #1
 800adca:	441a      	add	r2, r3
 800adcc:	4620      	mov	r0, r4
 800adce:	9205      	str	r2, [sp, #20]
 800add0:	f000 ff48 	bl	800bc64 <__i2b>
 800add4:	4607      	mov	r7, r0
 800add6:	2d00      	cmp	r5, #0
 800add8:	dd0c      	ble.n	800adf4 <_dtoa_r+0x754>
 800adda:	9b05      	ldr	r3, [sp, #20]
 800addc:	2b00      	cmp	r3, #0
 800adde:	dd09      	ble.n	800adf4 <_dtoa_r+0x754>
 800ade0:	42ab      	cmp	r3, r5
 800ade2:	9a04      	ldr	r2, [sp, #16]
 800ade4:	bfa8      	it	ge
 800ade6:	462b      	movge	r3, r5
 800ade8:	1ad2      	subs	r2, r2, r3
 800adea:	9204      	str	r2, [sp, #16]
 800adec:	9a05      	ldr	r2, [sp, #20]
 800adee:	1aed      	subs	r5, r5, r3
 800adf0:	1ad3      	subs	r3, r2, r3
 800adf2:	9305      	str	r3, [sp, #20]
 800adf4:	9b07      	ldr	r3, [sp, #28]
 800adf6:	b31b      	cbz	r3, 800ae40 <_dtoa_r+0x7a0>
 800adf8:	9b08      	ldr	r3, [sp, #32]
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	f000 80af 	beq.w	800af5e <_dtoa_r+0x8be>
 800ae00:	2e00      	cmp	r6, #0
 800ae02:	dd13      	ble.n	800ae2c <_dtoa_r+0x78c>
 800ae04:	4639      	mov	r1, r7
 800ae06:	4632      	mov	r2, r6
 800ae08:	4620      	mov	r0, r4
 800ae0a:	f000 ffeb 	bl	800bde4 <__pow5mult>
 800ae0e:	ee18 2a10 	vmov	r2, s16
 800ae12:	4601      	mov	r1, r0
 800ae14:	4607      	mov	r7, r0
 800ae16:	4620      	mov	r0, r4
 800ae18:	f000 ff3a 	bl	800bc90 <__multiply>
 800ae1c:	ee18 1a10 	vmov	r1, s16
 800ae20:	4680      	mov	r8, r0
 800ae22:	4620      	mov	r0, r4
 800ae24:	f000 fe1c 	bl	800ba60 <_Bfree>
 800ae28:	ee08 8a10 	vmov	s16, r8
 800ae2c:	9b07      	ldr	r3, [sp, #28]
 800ae2e:	1b9a      	subs	r2, r3, r6
 800ae30:	d006      	beq.n	800ae40 <_dtoa_r+0x7a0>
 800ae32:	ee18 1a10 	vmov	r1, s16
 800ae36:	4620      	mov	r0, r4
 800ae38:	f000 ffd4 	bl	800bde4 <__pow5mult>
 800ae3c:	ee08 0a10 	vmov	s16, r0
 800ae40:	2101      	movs	r1, #1
 800ae42:	4620      	mov	r0, r4
 800ae44:	f000 ff0e 	bl	800bc64 <__i2b>
 800ae48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	4606      	mov	r6, r0
 800ae4e:	f340 8088 	ble.w	800af62 <_dtoa_r+0x8c2>
 800ae52:	461a      	mov	r2, r3
 800ae54:	4601      	mov	r1, r0
 800ae56:	4620      	mov	r0, r4
 800ae58:	f000 ffc4 	bl	800bde4 <__pow5mult>
 800ae5c:	9b06      	ldr	r3, [sp, #24]
 800ae5e:	2b01      	cmp	r3, #1
 800ae60:	4606      	mov	r6, r0
 800ae62:	f340 8081 	ble.w	800af68 <_dtoa_r+0x8c8>
 800ae66:	f04f 0800 	mov.w	r8, #0
 800ae6a:	6933      	ldr	r3, [r6, #16]
 800ae6c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800ae70:	6918      	ldr	r0, [r3, #16]
 800ae72:	f000 fea7 	bl	800bbc4 <__hi0bits>
 800ae76:	f1c0 0020 	rsb	r0, r0, #32
 800ae7a:	9b05      	ldr	r3, [sp, #20]
 800ae7c:	4418      	add	r0, r3
 800ae7e:	f010 001f 	ands.w	r0, r0, #31
 800ae82:	f000 8092 	beq.w	800afaa <_dtoa_r+0x90a>
 800ae86:	f1c0 0320 	rsb	r3, r0, #32
 800ae8a:	2b04      	cmp	r3, #4
 800ae8c:	f340 808a 	ble.w	800afa4 <_dtoa_r+0x904>
 800ae90:	f1c0 001c 	rsb	r0, r0, #28
 800ae94:	9b04      	ldr	r3, [sp, #16]
 800ae96:	4403      	add	r3, r0
 800ae98:	9304      	str	r3, [sp, #16]
 800ae9a:	9b05      	ldr	r3, [sp, #20]
 800ae9c:	4403      	add	r3, r0
 800ae9e:	4405      	add	r5, r0
 800aea0:	9305      	str	r3, [sp, #20]
 800aea2:	9b04      	ldr	r3, [sp, #16]
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	dd07      	ble.n	800aeb8 <_dtoa_r+0x818>
 800aea8:	ee18 1a10 	vmov	r1, s16
 800aeac:	461a      	mov	r2, r3
 800aeae:	4620      	mov	r0, r4
 800aeb0:	f000 fff2 	bl	800be98 <__lshift>
 800aeb4:	ee08 0a10 	vmov	s16, r0
 800aeb8:	9b05      	ldr	r3, [sp, #20]
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	dd05      	ble.n	800aeca <_dtoa_r+0x82a>
 800aebe:	4631      	mov	r1, r6
 800aec0:	461a      	mov	r2, r3
 800aec2:	4620      	mov	r0, r4
 800aec4:	f000 ffe8 	bl	800be98 <__lshift>
 800aec8:	4606      	mov	r6, r0
 800aeca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d06e      	beq.n	800afae <_dtoa_r+0x90e>
 800aed0:	ee18 0a10 	vmov	r0, s16
 800aed4:	4631      	mov	r1, r6
 800aed6:	f001 f84f 	bl	800bf78 <__mcmp>
 800aeda:	2800      	cmp	r0, #0
 800aedc:	da67      	bge.n	800afae <_dtoa_r+0x90e>
 800aede:	9b00      	ldr	r3, [sp, #0]
 800aee0:	3b01      	subs	r3, #1
 800aee2:	ee18 1a10 	vmov	r1, s16
 800aee6:	9300      	str	r3, [sp, #0]
 800aee8:	220a      	movs	r2, #10
 800aeea:	2300      	movs	r3, #0
 800aeec:	4620      	mov	r0, r4
 800aeee:	f000 fdd9 	bl	800baa4 <__multadd>
 800aef2:	9b08      	ldr	r3, [sp, #32]
 800aef4:	ee08 0a10 	vmov	s16, r0
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	f000 81b1 	beq.w	800b260 <_dtoa_r+0xbc0>
 800aefe:	2300      	movs	r3, #0
 800af00:	4639      	mov	r1, r7
 800af02:	220a      	movs	r2, #10
 800af04:	4620      	mov	r0, r4
 800af06:	f000 fdcd 	bl	800baa4 <__multadd>
 800af0a:	9b02      	ldr	r3, [sp, #8]
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	4607      	mov	r7, r0
 800af10:	f300 808e 	bgt.w	800b030 <_dtoa_r+0x990>
 800af14:	9b06      	ldr	r3, [sp, #24]
 800af16:	2b02      	cmp	r3, #2
 800af18:	dc51      	bgt.n	800afbe <_dtoa_r+0x91e>
 800af1a:	e089      	b.n	800b030 <_dtoa_r+0x990>
 800af1c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800af1e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800af22:	e74b      	b.n	800adbc <_dtoa_r+0x71c>
 800af24:	9b03      	ldr	r3, [sp, #12]
 800af26:	1e5e      	subs	r6, r3, #1
 800af28:	9b07      	ldr	r3, [sp, #28]
 800af2a:	42b3      	cmp	r3, r6
 800af2c:	bfbf      	itttt	lt
 800af2e:	9b07      	ldrlt	r3, [sp, #28]
 800af30:	9607      	strlt	r6, [sp, #28]
 800af32:	1af2      	sublt	r2, r6, r3
 800af34:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800af36:	bfb6      	itet	lt
 800af38:	189b      	addlt	r3, r3, r2
 800af3a:	1b9e      	subge	r6, r3, r6
 800af3c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800af3e:	9b03      	ldr	r3, [sp, #12]
 800af40:	bfb8      	it	lt
 800af42:	2600      	movlt	r6, #0
 800af44:	2b00      	cmp	r3, #0
 800af46:	bfb7      	itett	lt
 800af48:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800af4c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800af50:	1a9d      	sublt	r5, r3, r2
 800af52:	2300      	movlt	r3, #0
 800af54:	e734      	b.n	800adc0 <_dtoa_r+0x720>
 800af56:	9e07      	ldr	r6, [sp, #28]
 800af58:	9d04      	ldr	r5, [sp, #16]
 800af5a:	9f08      	ldr	r7, [sp, #32]
 800af5c:	e73b      	b.n	800add6 <_dtoa_r+0x736>
 800af5e:	9a07      	ldr	r2, [sp, #28]
 800af60:	e767      	b.n	800ae32 <_dtoa_r+0x792>
 800af62:	9b06      	ldr	r3, [sp, #24]
 800af64:	2b01      	cmp	r3, #1
 800af66:	dc18      	bgt.n	800af9a <_dtoa_r+0x8fa>
 800af68:	f1ba 0f00 	cmp.w	sl, #0
 800af6c:	d115      	bne.n	800af9a <_dtoa_r+0x8fa>
 800af6e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800af72:	b993      	cbnz	r3, 800af9a <_dtoa_r+0x8fa>
 800af74:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800af78:	0d1b      	lsrs	r3, r3, #20
 800af7a:	051b      	lsls	r3, r3, #20
 800af7c:	b183      	cbz	r3, 800afa0 <_dtoa_r+0x900>
 800af7e:	9b04      	ldr	r3, [sp, #16]
 800af80:	3301      	adds	r3, #1
 800af82:	9304      	str	r3, [sp, #16]
 800af84:	9b05      	ldr	r3, [sp, #20]
 800af86:	3301      	adds	r3, #1
 800af88:	9305      	str	r3, [sp, #20]
 800af8a:	f04f 0801 	mov.w	r8, #1
 800af8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af90:	2b00      	cmp	r3, #0
 800af92:	f47f af6a 	bne.w	800ae6a <_dtoa_r+0x7ca>
 800af96:	2001      	movs	r0, #1
 800af98:	e76f      	b.n	800ae7a <_dtoa_r+0x7da>
 800af9a:	f04f 0800 	mov.w	r8, #0
 800af9e:	e7f6      	b.n	800af8e <_dtoa_r+0x8ee>
 800afa0:	4698      	mov	r8, r3
 800afa2:	e7f4      	b.n	800af8e <_dtoa_r+0x8ee>
 800afa4:	f43f af7d 	beq.w	800aea2 <_dtoa_r+0x802>
 800afa8:	4618      	mov	r0, r3
 800afaa:	301c      	adds	r0, #28
 800afac:	e772      	b.n	800ae94 <_dtoa_r+0x7f4>
 800afae:	9b03      	ldr	r3, [sp, #12]
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	dc37      	bgt.n	800b024 <_dtoa_r+0x984>
 800afb4:	9b06      	ldr	r3, [sp, #24]
 800afb6:	2b02      	cmp	r3, #2
 800afb8:	dd34      	ble.n	800b024 <_dtoa_r+0x984>
 800afba:	9b03      	ldr	r3, [sp, #12]
 800afbc:	9302      	str	r3, [sp, #8]
 800afbe:	9b02      	ldr	r3, [sp, #8]
 800afc0:	b96b      	cbnz	r3, 800afde <_dtoa_r+0x93e>
 800afc2:	4631      	mov	r1, r6
 800afc4:	2205      	movs	r2, #5
 800afc6:	4620      	mov	r0, r4
 800afc8:	f000 fd6c 	bl	800baa4 <__multadd>
 800afcc:	4601      	mov	r1, r0
 800afce:	4606      	mov	r6, r0
 800afd0:	ee18 0a10 	vmov	r0, s16
 800afd4:	f000 ffd0 	bl	800bf78 <__mcmp>
 800afd8:	2800      	cmp	r0, #0
 800afda:	f73f adbb 	bgt.w	800ab54 <_dtoa_r+0x4b4>
 800afde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800afe0:	9d01      	ldr	r5, [sp, #4]
 800afe2:	43db      	mvns	r3, r3
 800afe4:	9300      	str	r3, [sp, #0]
 800afe6:	f04f 0800 	mov.w	r8, #0
 800afea:	4631      	mov	r1, r6
 800afec:	4620      	mov	r0, r4
 800afee:	f000 fd37 	bl	800ba60 <_Bfree>
 800aff2:	2f00      	cmp	r7, #0
 800aff4:	f43f aea4 	beq.w	800ad40 <_dtoa_r+0x6a0>
 800aff8:	f1b8 0f00 	cmp.w	r8, #0
 800affc:	d005      	beq.n	800b00a <_dtoa_r+0x96a>
 800affe:	45b8      	cmp	r8, r7
 800b000:	d003      	beq.n	800b00a <_dtoa_r+0x96a>
 800b002:	4641      	mov	r1, r8
 800b004:	4620      	mov	r0, r4
 800b006:	f000 fd2b 	bl	800ba60 <_Bfree>
 800b00a:	4639      	mov	r1, r7
 800b00c:	4620      	mov	r0, r4
 800b00e:	f000 fd27 	bl	800ba60 <_Bfree>
 800b012:	e695      	b.n	800ad40 <_dtoa_r+0x6a0>
 800b014:	2600      	movs	r6, #0
 800b016:	4637      	mov	r7, r6
 800b018:	e7e1      	b.n	800afde <_dtoa_r+0x93e>
 800b01a:	9700      	str	r7, [sp, #0]
 800b01c:	4637      	mov	r7, r6
 800b01e:	e599      	b.n	800ab54 <_dtoa_r+0x4b4>
 800b020:	40240000 	.word	0x40240000
 800b024:	9b08      	ldr	r3, [sp, #32]
 800b026:	2b00      	cmp	r3, #0
 800b028:	f000 80ca 	beq.w	800b1c0 <_dtoa_r+0xb20>
 800b02c:	9b03      	ldr	r3, [sp, #12]
 800b02e:	9302      	str	r3, [sp, #8]
 800b030:	2d00      	cmp	r5, #0
 800b032:	dd05      	ble.n	800b040 <_dtoa_r+0x9a0>
 800b034:	4639      	mov	r1, r7
 800b036:	462a      	mov	r2, r5
 800b038:	4620      	mov	r0, r4
 800b03a:	f000 ff2d 	bl	800be98 <__lshift>
 800b03e:	4607      	mov	r7, r0
 800b040:	f1b8 0f00 	cmp.w	r8, #0
 800b044:	d05b      	beq.n	800b0fe <_dtoa_r+0xa5e>
 800b046:	6879      	ldr	r1, [r7, #4]
 800b048:	4620      	mov	r0, r4
 800b04a:	f000 fcc9 	bl	800b9e0 <_Balloc>
 800b04e:	4605      	mov	r5, r0
 800b050:	b928      	cbnz	r0, 800b05e <_dtoa_r+0x9be>
 800b052:	4b87      	ldr	r3, [pc, #540]	; (800b270 <_dtoa_r+0xbd0>)
 800b054:	4602      	mov	r2, r0
 800b056:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b05a:	f7ff bb3b 	b.w	800a6d4 <_dtoa_r+0x34>
 800b05e:	693a      	ldr	r2, [r7, #16]
 800b060:	3202      	adds	r2, #2
 800b062:	0092      	lsls	r2, r2, #2
 800b064:	f107 010c 	add.w	r1, r7, #12
 800b068:	300c      	adds	r0, #12
 800b06a:	f000 fc9f 	bl	800b9ac <memcpy>
 800b06e:	2201      	movs	r2, #1
 800b070:	4629      	mov	r1, r5
 800b072:	4620      	mov	r0, r4
 800b074:	f000 ff10 	bl	800be98 <__lshift>
 800b078:	9b01      	ldr	r3, [sp, #4]
 800b07a:	f103 0901 	add.w	r9, r3, #1
 800b07e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800b082:	4413      	add	r3, r2
 800b084:	9305      	str	r3, [sp, #20]
 800b086:	f00a 0301 	and.w	r3, sl, #1
 800b08a:	46b8      	mov	r8, r7
 800b08c:	9304      	str	r3, [sp, #16]
 800b08e:	4607      	mov	r7, r0
 800b090:	4631      	mov	r1, r6
 800b092:	ee18 0a10 	vmov	r0, s16
 800b096:	f7ff fa77 	bl	800a588 <quorem>
 800b09a:	4641      	mov	r1, r8
 800b09c:	9002      	str	r0, [sp, #8]
 800b09e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b0a2:	ee18 0a10 	vmov	r0, s16
 800b0a6:	f000 ff67 	bl	800bf78 <__mcmp>
 800b0aa:	463a      	mov	r2, r7
 800b0ac:	9003      	str	r0, [sp, #12]
 800b0ae:	4631      	mov	r1, r6
 800b0b0:	4620      	mov	r0, r4
 800b0b2:	f000 ff7d 	bl	800bfb0 <__mdiff>
 800b0b6:	68c2      	ldr	r2, [r0, #12]
 800b0b8:	f109 3bff 	add.w	fp, r9, #4294967295
 800b0bc:	4605      	mov	r5, r0
 800b0be:	bb02      	cbnz	r2, 800b102 <_dtoa_r+0xa62>
 800b0c0:	4601      	mov	r1, r0
 800b0c2:	ee18 0a10 	vmov	r0, s16
 800b0c6:	f000 ff57 	bl	800bf78 <__mcmp>
 800b0ca:	4602      	mov	r2, r0
 800b0cc:	4629      	mov	r1, r5
 800b0ce:	4620      	mov	r0, r4
 800b0d0:	9207      	str	r2, [sp, #28]
 800b0d2:	f000 fcc5 	bl	800ba60 <_Bfree>
 800b0d6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800b0da:	ea43 0102 	orr.w	r1, r3, r2
 800b0de:	9b04      	ldr	r3, [sp, #16]
 800b0e0:	430b      	orrs	r3, r1
 800b0e2:	464d      	mov	r5, r9
 800b0e4:	d10f      	bne.n	800b106 <_dtoa_r+0xa66>
 800b0e6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b0ea:	d02a      	beq.n	800b142 <_dtoa_r+0xaa2>
 800b0ec:	9b03      	ldr	r3, [sp, #12]
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	dd02      	ble.n	800b0f8 <_dtoa_r+0xa58>
 800b0f2:	9b02      	ldr	r3, [sp, #8]
 800b0f4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800b0f8:	f88b a000 	strb.w	sl, [fp]
 800b0fc:	e775      	b.n	800afea <_dtoa_r+0x94a>
 800b0fe:	4638      	mov	r0, r7
 800b100:	e7ba      	b.n	800b078 <_dtoa_r+0x9d8>
 800b102:	2201      	movs	r2, #1
 800b104:	e7e2      	b.n	800b0cc <_dtoa_r+0xa2c>
 800b106:	9b03      	ldr	r3, [sp, #12]
 800b108:	2b00      	cmp	r3, #0
 800b10a:	db04      	blt.n	800b116 <_dtoa_r+0xa76>
 800b10c:	9906      	ldr	r1, [sp, #24]
 800b10e:	430b      	orrs	r3, r1
 800b110:	9904      	ldr	r1, [sp, #16]
 800b112:	430b      	orrs	r3, r1
 800b114:	d122      	bne.n	800b15c <_dtoa_r+0xabc>
 800b116:	2a00      	cmp	r2, #0
 800b118:	ddee      	ble.n	800b0f8 <_dtoa_r+0xa58>
 800b11a:	ee18 1a10 	vmov	r1, s16
 800b11e:	2201      	movs	r2, #1
 800b120:	4620      	mov	r0, r4
 800b122:	f000 feb9 	bl	800be98 <__lshift>
 800b126:	4631      	mov	r1, r6
 800b128:	ee08 0a10 	vmov	s16, r0
 800b12c:	f000 ff24 	bl	800bf78 <__mcmp>
 800b130:	2800      	cmp	r0, #0
 800b132:	dc03      	bgt.n	800b13c <_dtoa_r+0xa9c>
 800b134:	d1e0      	bne.n	800b0f8 <_dtoa_r+0xa58>
 800b136:	f01a 0f01 	tst.w	sl, #1
 800b13a:	d0dd      	beq.n	800b0f8 <_dtoa_r+0xa58>
 800b13c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b140:	d1d7      	bne.n	800b0f2 <_dtoa_r+0xa52>
 800b142:	2339      	movs	r3, #57	; 0x39
 800b144:	f88b 3000 	strb.w	r3, [fp]
 800b148:	462b      	mov	r3, r5
 800b14a:	461d      	mov	r5, r3
 800b14c:	3b01      	subs	r3, #1
 800b14e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b152:	2a39      	cmp	r2, #57	; 0x39
 800b154:	d071      	beq.n	800b23a <_dtoa_r+0xb9a>
 800b156:	3201      	adds	r2, #1
 800b158:	701a      	strb	r2, [r3, #0]
 800b15a:	e746      	b.n	800afea <_dtoa_r+0x94a>
 800b15c:	2a00      	cmp	r2, #0
 800b15e:	dd07      	ble.n	800b170 <_dtoa_r+0xad0>
 800b160:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b164:	d0ed      	beq.n	800b142 <_dtoa_r+0xaa2>
 800b166:	f10a 0301 	add.w	r3, sl, #1
 800b16a:	f88b 3000 	strb.w	r3, [fp]
 800b16e:	e73c      	b.n	800afea <_dtoa_r+0x94a>
 800b170:	9b05      	ldr	r3, [sp, #20]
 800b172:	f809 ac01 	strb.w	sl, [r9, #-1]
 800b176:	4599      	cmp	r9, r3
 800b178:	d047      	beq.n	800b20a <_dtoa_r+0xb6a>
 800b17a:	ee18 1a10 	vmov	r1, s16
 800b17e:	2300      	movs	r3, #0
 800b180:	220a      	movs	r2, #10
 800b182:	4620      	mov	r0, r4
 800b184:	f000 fc8e 	bl	800baa4 <__multadd>
 800b188:	45b8      	cmp	r8, r7
 800b18a:	ee08 0a10 	vmov	s16, r0
 800b18e:	f04f 0300 	mov.w	r3, #0
 800b192:	f04f 020a 	mov.w	r2, #10
 800b196:	4641      	mov	r1, r8
 800b198:	4620      	mov	r0, r4
 800b19a:	d106      	bne.n	800b1aa <_dtoa_r+0xb0a>
 800b19c:	f000 fc82 	bl	800baa4 <__multadd>
 800b1a0:	4680      	mov	r8, r0
 800b1a2:	4607      	mov	r7, r0
 800b1a4:	f109 0901 	add.w	r9, r9, #1
 800b1a8:	e772      	b.n	800b090 <_dtoa_r+0x9f0>
 800b1aa:	f000 fc7b 	bl	800baa4 <__multadd>
 800b1ae:	4639      	mov	r1, r7
 800b1b0:	4680      	mov	r8, r0
 800b1b2:	2300      	movs	r3, #0
 800b1b4:	220a      	movs	r2, #10
 800b1b6:	4620      	mov	r0, r4
 800b1b8:	f000 fc74 	bl	800baa4 <__multadd>
 800b1bc:	4607      	mov	r7, r0
 800b1be:	e7f1      	b.n	800b1a4 <_dtoa_r+0xb04>
 800b1c0:	9b03      	ldr	r3, [sp, #12]
 800b1c2:	9302      	str	r3, [sp, #8]
 800b1c4:	9d01      	ldr	r5, [sp, #4]
 800b1c6:	ee18 0a10 	vmov	r0, s16
 800b1ca:	4631      	mov	r1, r6
 800b1cc:	f7ff f9dc 	bl	800a588 <quorem>
 800b1d0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b1d4:	9b01      	ldr	r3, [sp, #4]
 800b1d6:	f805 ab01 	strb.w	sl, [r5], #1
 800b1da:	1aea      	subs	r2, r5, r3
 800b1dc:	9b02      	ldr	r3, [sp, #8]
 800b1de:	4293      	cmp	r3, r2
 800b1e0:	dd09      	ble.n	800b1f6 <_dtoa_r+0xb56>
 800b1e2:	ee18 1a10 	vmov	r1, s16
 800b1e6:	2300      	movs	r3, #0
 800b1e8:	220a      	movs	r2, #10
 800b1ea:	4620      	mov	r0, r4
 800b1ec:	f000 fc5a 	bl	800baa4 <__multadd>
 800b1f0:	ee08 0a10 	vmov	s16, r0
 800b1f4:	e7e7      	b.n	800b1c6 <_dtoa_r+0xb26>
 800b1f6:	9b02      	ldr	r3, [sp, #8]
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	bfc8      	it	gt
 800b1fc:	461d      	movgt	r5, r3
 800b1fe:	9b01      	ldr	r3, [sp, #4]
 800b200:	bfd8      	it	le
 800b202:	2501      	movle	r5, #1
 800b204:	441d      	add	r5, r3
 800b206:	f04f 0800 	mov.w	r8, #0
 800b20a:	ee18 1a10 	vmov	r1, s16
 800b20e:	2201      	movs	r2, #1
 800b210:	4620      	mov	r0, r4
 800b212:	f000 fe41 	bl	800be98 <__lshift>
 800b216:	4631      	mov	r1, r6
 800b218:	ee08 0a10 	vmov	s16, r0
 800b21c:	f000 feac 	bl	800bf78 <__mcmp>
 800b220:	2800      	cmp	r0, #0
 800b222:	dc91      	bgt.n	800b148 <_dtoa_r+0xaa8>
 800b224:	d102      	bne.n	800b22c <_dtoa_r+0xb8c>
 800b226:	f01a 0f01 	tst.w	sl, #1
 800b22a:	d18d      	bne.n	800b148 <_dtoa_r+0xaa8>
 800b22c:	462b      	mov	r3, r5
 800b22e:	461d      	mov	r5, r3
 800b230:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b234:	2a30      	cmp	r2, #48	; 0x30
 800b236:	d0fa      	beq.n	800b22e <_dtoa_r+0xb8e>
 800b238:	e6d7      	b.n	800afea <_dtoa_r+0x94a>
 800b23a:	9a01      	ldr	r2, [sp, #4]
 800b23c:	429a      	cmp	r2, r3
 800b23e:	d184      	bne.n	800b14a <_dtoa_r+0xaaa>
 800b240:	9b00      	ldr	r3, [sp, #0]
 800b242:	3301      	adds	r3, #1
 800b244:	9300      	str	r3, [sp, #0]
 800b246:	2331      	movs	r3, #49	; 0x31
 800b248:	7013      	strb	r3, [r2, #0]
 800b24a:	e6ce      	b.n	800afea <_dtoa_r+0x94a>
 800b24c:	4b09      	ldr	r3, [pc, #36]	; (800b274 <_dtoa_r+0xbd4>)
 800b24e:	f7ff ba95 	b.w	800a77c <_dtoa_r+0xdc>
 800b252:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b254:	2b00      	cmp	r3, #0
 800b256:	f47f aa6e 	bne.w	800a736 <_dtoa_r+0x96>
 800b25a:	4b07      	ldr	r3, [pc, #28]	; (800b278 <_dtoa_r+0xbd8>)
 800b25c:	f7ff ba8e 	b.w	800a77c <_dtoa_r+0xdc>
 800b260:	9b02      	ldr	r3, [sp, #8]
 800b262:	2b00      	cmp	r3, #0
 800b264:	dcae      	bgt.n	800b1c4 <_dtoa_r+0xb24>
 800b266:	9b06      	ldr	r3, [sp, #24]
 800b268:	2b02      	cmp	r3, #2
 800b26a:	f73f aea8 	bgt.w	800afbe <_dtoa_r+0x91e>
 800b26e:	e7a9      	b.n	800b1c4 <_dtoa_r+0xb24>
 800b270:	0800d718 	.word	0x0800d718
 800b274:	0800d584 	.word	0x0800d584
 800b278:	0800d6b0 	.word	0x0800d6b0

0800b27c <fiprintf>:
 800b27c:	b40e      	push	{r1, r2, r3}
 800b27e:	b503      	push	{r0, r1, lr}
 800b280:	4601      	mov	r1, r0
 800b282:	ab03      	add	r3, sp, #12
 800b284:	4805      	ldr	r0, [pc, #20]	; (800b29c <fiprintf+0x20>)
 800b286:	f853 2b04 	ldr.w	r2, [r3], #4
 800b28a:	6800      	ldr	r0, [r0, #0]
 800b28c:	9301      	str	r3, [sp, #4]
 800b28e:	f001 fa03 	bl	800c698 <_vfiprintf_r>
 800b292:	b002      	add	sp, #8
 800b294:	f85d eb04 	ldr.w	lr, [sp], #4
 800b298:	b003      	add	sp, #12
 800b29a:	4770      	bx	lr
 800b29c:	2000000c 	.word	0x2000000c

0800b2a0 <rshift>:
 800b2a0:	6903      	ldr	r3, [r0, #16]
 800b2a2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b2a6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b2aa:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b2ae:	f100 0414 	add.w	r4, r0, #20
 800b2b2:	dd45      	ble.n	800b340 <rshift+0xa0>
 800b2b4:	f011 011f 	ands.w	r1, r1, #31
 800b2b8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b2bc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b2c0:	d10c      	bne.n	800b2dc <rshift+0x3c>
 800b2c2:	f100 0710 	add.w	r7, r0, #16
 800b2c6:	4629      	mov	r1, r5
 800b2c8:	42b1      	cmp	r1, r6
 800b2ca:	d334      	bcc.n	800b336 <rshift+0x96>
 800b2cc:	1a9b      	subs	r3, r3, r2
 800b2ce:	009b      	lsls	r3, r3, #2
 800b2d0:	1eea      	subs	r2, r5, #3
 800b2d2:	4296      	cmp	r6, r2
 800b2d4:	bf38      	it	cc
 800b2d6:	2300      	movcc	r3, #0
 800b2d8:	4423      	add	r3, r4
 800b2da:	e015      	b.n	800b308 <rshift+0x68>
 800b2dc:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b2e0:	f1c1 0820 	rsb	r8, r1, #32
 800b2e4:	40cf      	lsrs	r7, r1
 800b2e6:	f105 0e04 	add.w	lr, r5, #4
 800b2ea:	46a1      	mov	r9, r4
 800b2ec:	4576      	cmp	r6, lr
 800b2ee:	46f4      	mov	ip, lr
 800b2f0:	d815      	bhi.n	800b31e <rshift+0x7e>
 800b2f2:	1a9a      	subs	r2, r3, r2
 800b2f4:	0092      	lsls	r2, r2, #2
 800b2f6:	3a04      	subs	r2, #4
 800b2f8:	3501      	adds	r5, #1
 800b2fa:	42ae      	cmp	r6, r5
 800b2fc:	bf38      	it	cc
 800b2fe:	2200      	movcc	r2, #0
 800b300:	18a3      	adds	r3, r4, r2
 800b302:	50a7      	str	r7, [r4, r2]
 800b304:	b107      	cbz	r7, 800b308 <rshift+0x68>
 800b306:	3304      	adds	r3, #4
 800b308:	1b1a      	subs	r2, r3, r4
 800b30a:	42a3      	cmp	r3, r4
 800b30c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b310:	bf08      	it	eq
 800b312:	2300      	moveq	r3, #0
 800b314:	6102      	str	r2, [r0, #16]
 800b316:	bf08      	it	eq
 800b318:	6143      	streq	r3, [r0, #20]
 800b31a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b31e:	f8dc c000 	ldr.w	ip, [ip]
 800b322:	fa0c fc08 	lsl.w	ip, ip, r8
 800b326:	ea4c 0707 	orr.w	r7, ip, r7
 800b32a:	f849 7b04 	str.w	r7, [r9], #4
 800b32e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b332:	40cf      	lsrs	r7, r1
 800b334:	e7da      	b.n	800b2ec <rshift+0x4c>
 800b336:	f851 cb04 	ldr.w	ip, [r1], #4
 800b33a:	f847 cf04 	str.w	ip, [r7, #4]!
 800b33e:	e7c3      	b.n	800b2c8 <rshift+0x28>
 800b340:	4623      	mov	r3, r4
 800b342:	e7e1      	b.n	800b308 <rshift+0x68>

0800b344 <__hexdig_fun>:
 800b344:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800b348:	2b09      	cmp	r3, #9
 800b34a:	d802      	bhi.n	800b352 <__hexdig_fun+0xe>
 800b34c:	3820      	subs	r0, #32
 800b34e:	b2c0      	uxtb	r0, r0
 800b350:	4770      	bx	lr
 800b352:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800b356:	2b05      	cmp	r3, #5
 800b358:	d801      	bhi.n	800b35e <__hexdig_fun+0x1a>
 800b35a:	3847      	subs	r0, #71	; 0x47
 800b35c:	e7f7      	b.n	800b34e <__hexdig_fun+0xa>
 800b35e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800b362:	2b05      	cmp	r3, #5
 800b364:	d801      	bhi.n	800b36a <__hexdig_fun+0x26>
 800b366:	3827      	subs	r0, #39	; 0x27
 800b368:	e7f1      	b.n	800b34e <__hexdig_fun+0xa>
 800b36a:	2000      	movs	r0, #0
 800b36c:	4770      	bx	lr
	...

0800b370 <__gethex>:
 800b370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b374:	ed2d 8b02 	vpush	{d8}
 800b378:	b089      	sub	sp, #36	; 0x24
 800b37a:	ee08 0a10 	vmov	s16, r0
 800b37e:	9304      	str	r3, [sp, #16]
 800b380:	4bb4      	ldr	r3, [pc, #720]	; (800b654 <__gethex+0x2e4>)
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	9301      	str	r3, [sp, #4]
 800b386:	4618      	mov	r0, r3
 800b388:	468b      	mov	fp, r1
 800b38a:	4690      	mov	r8, r2
 800b38c:	f7f4 ff4a 	bl	8000224 <strlen>
 800b390:	9b01      	ldr	r3, [sp, #4]
 800b392:	f8db 2000 	ldr.w	r2, [fp]
 800b396:	4403      	add	r3, r0
 800b398:	4682      	mov	sl, r0
 800b39a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800b39e:	9305      	str	r3, [sp, #20]
 800b3a0:	1c93      	adds	r3, r2, #2
 800b3a2:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800b3a6:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800b3aa:	32fe      	adds	r2, #254	; 0xfe
 800b3ac:	18d1      	adds	r1, r2, r3
 800b3ae:	461f      	mov	r7, r3
 800b3b0:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b3b4:	9100      	str	r1, [sp, #0]
 800b3b6:	2830      	cmp	r0, #48	; 0x30
 800b3b8:	d0f8      	beq.n	800b3ac <__gethex+0x3c>
 800b3ba:	f7ff ffc3 	bl	800b344 <__hexdig_fun>
 800b3be:	4604      	mov	r4, r0
 800b3c0:	2800      	cmp	r0, #0
 800b3c2:	d13a      	bne.n	800b43a <__gethex+0xca>
 800b3c4:	9901      	ldr	r1, [sp, #4]
 800b3c6:	4652      	mov	r2, sl
 800b3c8:	4638      	mov	r0, r7
 800b3ca:	f001 fa9d 	bl	800c908 <strncmp>
 800b3ce:	4605      	mov	r5, r0
 800b3d0:	2800      	cmp	r0, #0
 800b3d2:	d168      	bne.n	800b4a6 <__gethex+0x136>
 800b3d4:	f817 000a 	ldrb.w	r0, [r7, sl]
 800b3d8:	eb07 060a 	add.w	r6, r7, sl
 800b3dc:	f7ff ffb2 	bl	800b344 <__hexdig_fun>
 800b3e0:	2800      	cmp	r0, #0
 800b3e2:	d062      	beq.n	800b4aa <__gethex+0x13a>
 800b3e4:	4633      	mov	r3, r6
 800b3e6:	7818      	ldrb	r0, [r3, #0]
 800b3e8:	2830      	cmp	r0, #48	; 0x30
 800b3ea:	461f      	mov	r7, r3
 800b3ec:	f103 0301 	add.w	r3, r3, #1
 800b3f0:	d0f9      	beq.n	800b3e6 <__gethex+0x76>
 800b3f2:	f7ff ffa7 	bl	800b344 <__hexdig_fun>
 800b3f6:	2301      	movs	r3, #1
 800b3f8:	fab0 f480 	clz	r4, r0
 800b3fc:	0964      	lsrs	r4, r4, #5
 800b3fe:	4635      	mov	r5, r6
 800b400:	9300      	str	r3, [sp, #0]
 800b402:	463a      	mov	r2, r7
 800b404:	4616      	mov	r6, r2
 800b406:	3201      	adds	r2, #1
 800b408:	7830      	ldrb	r0, [r6, #0]
 800b40a:	f7ff ff9b 	bl	800b344 <__hexdig_fun>
 800b40e:	2800      	cmp	r0, #0
 800b410:	d1f8      	bne.n	800b404 <__gethex+0x94>
 800b412:	9901      	ldr	r1, [sp, #4]
 800b414:	4652      	mov	r2, sl
 800b416:	4630      	mov	r0, r6
 800b418:	f001 fa76 	bl	800c908 <strncmp>
 800b41c:	b980      	cbnz	r0, 800b440 <__gethex+0xd0>
 800b41e:	b94d      	cbnz	r5, 800b434 <__gethex+0xc4>
 800b420:	eb06 050a 	add.w	r5, r6, sl
 800b424:	462a      	mov	r2, r5
 800b426:	4616      	mov	r6, r2
 800b428:	3201      	adds	r2, #1
 800b42a:	7830      	ldrb	r0, [r6, #0]
 800b42c:	f7ff ff8a 	bl	800b344 <__hexdig_fun>
 800b430:	2800      	cmp	r0, #0
 800b432:	d1f8      	bne.n	800b426 <__gethex+0xb6>
 800b434:	1bad      	subs	r5, r5, r6
 800b436:	00ad      	lsls	r5, r5, #2
 800b438:	e004      	b.n	800b444 <__gethex+0xd4>
 800b43a:	2400      	movs	r4, #0
 800b43c:	4625      	mov	r5, r4
 800b43e:	e7e0      	b.n	800b402 <__gethex+0x92>
 800b440:	2d00      	cmp	r5, #0
 800b442:	d1f7      	bne.n	800b434 <__gethex+0xc4>
 800b444:	7833      	ldrb	r3, [r6, #0]
 800b446:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b44a:	2b50      	cmp	r3, #80	; 0x50
 800b44c:	d13b      	bne.n	800b4c6 <__gethex+0x156>
 800b44e:	7873      	ldrb	r3, [r6, #1]
 800b450:	2b2b      	cmp	r3, #43	; 0x2b
 800b452:	d02c      	beq.n	800b4ae <__gethex+0x13e>
 800b454:	2b2d      	cmp	r3, #45	; 0x2d
 800b456:	d02e      	beq.n	800b4b6 <__gethex+0x146>
 800b458:	1c71      	adds	r1, r6, #1
 800b45a:	f04f 0900 	mov.w	r9, #0
 800b45e:	7808      	ldrb	r0, [r1, #0]
 800b460:	f7ff ff70 	bl	800b344 <__hexdig_fun>
 800b464:	1e43      	subs	r3, r0, #1
 800b466:	b2db      	uxtb	r3, r3
 800b468:	2b18      	cmp	r3, #24
 800b46a:	d82c      	bhi.n	800b4c6 <__gethex+0x156>
 800b46c:	f1a0 0210 	sub.w	r2, r0, #16
 800b470:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b474:	f7ff ff66 	bl	800b344 <__hexdig_fun>
 800b478:	1e43      	subs	r3, r0, #1
 800b47a:	b2db      	uxtb	r3, r3
 800b47c:	2b18      	cmp	r3, #24
 800b47e:	d91d      	bls.n	800b4bc <__gethex+0x14c>
 800b480:	f1b9 0f00 	cmp.w	r9, #0
 800b484:	d000      	beq.n	800b488 <__gethex+0x118>
 800b486:	4252      	negs	r2, r2
 800b488:	4415      	add	r5, r2
 800b48a:	f8cb 1000 	str.w	r1, [fp]
 800b48e:	b1e4      	cbz	r4, 800b4ca <__gethex+0x15a>
 800b490:	9b00      	ldr	r3, [sp, #0]
 800b492:	2b00      	cmp	r3, #0
 800b494:	bf14      	ite	ne
 800b496:	2700      	movne	r7, #0
 800b498:	2706      	moveq	r7, #6
 800b49a:	4638      	mov	r0, r7
 800b49c:	b009      	add	sp, #36	; 0x24
 800b49e:	ecbd 8b02 	vpop	{d8}
 800b4a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4a6:	463e      	mov	r6, r7
 800b4a8:	4625      	mov	r5, r4
 800b4aa:	2401      	movs	r4, #1
 800b4ac:	e7ca      	b.n	800b444 <__gethex+0xd4>
 800b4ae:	f04f 0900 	mov.w	r9, #0
 800b4b2:	1cb1      	adds	r1, r6, #2
 800b4b4:	e7d3      	b.n	800b45e <__gethex+0xee>
 800b4b6:	f04f 0901 	mov.w	r9, #1
 800b4ba:	e7fa      	b.n	800b4b2 <__gethex+0x142>
 800b4bc:	230a      	movs	r3, #10
 800b4be:	fb03 0202 	mla	r2, r3, r2, r0
 800b4c2:	3a10      	subs	r2, #16
 800b4c4:	e7d4      	b.n	800b470 <__gethex+0x100>
 800b4c6:	4631      	mov	r1, r6
 800b4c8:	e7df      	b.n	800b48a <__gethex+0x11a>
 800b4ca:	1bf3      	subs	r3, r6, r7
 800b4cc:	3b01      	subs	r3, #1
 800b4ce:	4621      	mov	r1, r4
 800b4d0:	2b07      	cmp	r3, #7
 800b4d2:	dc0b      	bgt.n	800b4ec <__gethex+0x17c>
 800b4d4:	ee18 0a10 	vmov	r0, s16
 800b4d8:	f000 fa82 	bl	800b9e0 <_Balloc>
 800b4dc:	4604      	mov	r4, r0
 800b4de:	b940      	cbnz	r0, 800b4f2 <__gethex+0x182>
 800b4e0:	4b5d      	ldr	r3, [pc, #372]	; (800b658 <__gethex+0x2e8>)
 800b4e2:	4602      	mov	r2, r0
 800b4e4:	21de      	movs	r1, #222	; 0xde
 800b4e6:	485d      	ldr	r0, [pc, #372]	; (800b65c <__gethex+0x2ec>)
 800b4e8:	f7ff f830 	bl	800a54c <__assert_func>
 800b4ec:	3101      	adds	r1, #1
 800b4ee:	105b      	asrs	r3, r3, #1
 800b4f0:	e7ee      	b.n	800b4d0 <__gethex+0x160>
 800b4f2:	f100 0914 	add.w	r9, r0, #20
 800b4f6:	f04f 0b00 	mov.w	fp, #0
 800b4fa:	f1ca 0301 	rsb	r3, sl, #1
 800b4fe:	f8cd 9008 	str.w	r9, [sp, #8]
 800b502:	f8cd b000 	str.w	fp, [sp]
 800b506:	9306      	str	r3, [sp, #24]
 800b508:	42b7      	cmp	r7, r6
 800b50a:	d340      	bcc.n	800b58e <__gethex+0x21e>
 800b50c:	9802      	ldr	r0, [sp, #8]
 800b50e:	9b00      	ldr	r3, [sp, #0]
 800b510:	f840 3b04 	str.w	r3, [r0], #4
 800b514:	eba0 0009 	sub.w	r0, r0, r9
 800b518:	1080      	asrs	r0, r0, #2
 800b51a:	0146      	lsls	r6, r0, #5
 800b51c:	6120      	str	r0, [r4, #16]
 800b51e:	4618      	mov	r0, r3
 800b520:	f000 fb50 	bl	800bbc4 <__hi0bits>
 800b524:	1a30      	subs	r0, r6, r0
 800b526:	f8d8 6000 	ldr.w	r6, [r8]
 800b52a:	42b0      	cmp	r0, r6
 800b52c:	dd63      	ble.n	800b5f6 <__gethex+0x286>
 800b52e:	1b87      	subs	r7, r0, r6
 800b530:	4639      	mov	r1, r7
 800b532:	4620      	mov	r0, r4
 800b534:	f000 fef4 	bl	800c320 <__any_on>
 800b538:	4682      	mov	sl, r0
 800b53a:	b1a8      	cbz	r0, 800b568 <__gethex+0x1f8>
 800b53c:	1e7b      	subs	r3, r7, #1
 800b53e:	1159      	asrs	r1, r3, #5
 800b540:	f003 021f 	and.w	r2, r3, #31
 800b544:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800b548:	f04f 0a01 	mov.w	sl, #1
 800b54c:	fa0a f202 	lsl.w	r2, sl, r2
 800b550:	420a      	tst	r2, r1
 800b552:	d009      	beq.n	800b568 <__gethex+0x1f8>
 800b554:	4553      	cmp	r3, sl
 800b556:	dd05      	ble.n	800b564 <__gethex+0x1f4>
 800b558:	1eb9      	subs	r1, r7, #2
 800b55a:	4620      	mov	r0, r4
 800b55c:	f000 fee0 	bl	800c320 <__any_on>
 800b560:	2800      	cmp	r0, #0
 800b562:	d145      	bne.n	800b5f0 <__gethex+0x280>
 800b564:	f04f 0a02 	mov.w	sl, #2
 800b568:	4639      	mov	r1, r7
 800b56a:	4620      	mov	r0, r4
 800b56c:	f7ff fe98 	bl	800b2a0 <rshift>
 800b570:	443d      	add	r5, r7
 800b572:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b576:	42ab      	cmp	r3, r5
 800b578:	da4c      	bge.n	800b614 <__gethex+0x2a4>
 800b57a:	ee18 0a10 	vmov	r0, s16
 800b57e:	4621      	mov	r1, r4
 800b580:	f000 fa6e 	bl	800ba60 <_Bfree>
 800b584:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b586:	2300      	movs	r3, #0
 800b588:	6013      	str	r3, [r2, #0]
 800b58a:	27a3      	movs	r7, #163	; 0xa3
 800b58c:	e785      	b.n	800b49a <__gethex+0x12a>
 800b58e:	1e73      	subs	r3, r6, #1
 800b590:	9a05      	ldr	r2, [sp, #20]
 800b592:	9303      	str	r3, [sp, #12]
 800b594:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b598:	4293      	cmp	r3, r2
 800b59a:	d019      	beq.n	800b5d0 <__gethex+0x260>
 800b59c:	f1bb 0f20 	cmp.w	fp, #32
 800b5a0:	d107      	bne.n	800b5b2 <__gethex+0x242>
 800b5a2:	9b02      	ldr	r3, [sp, #8]
 800b5a4:	9a00      	ldr	r2, [sp, #0]
 800b5a6:	f843 2b04 	str.w	r2, [r3], #4
 800b5aa:	9302      	str	r3, [sp, #8]
 800b5ac:	2300      	movs	r3, #0
 800b5ae:	9300      	str	r3, [sp, #0]
 800b5b0:	469b      	mov	fp, r3
 800b5b2:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800b5b6:	f7ff fec5 	bl	800b344 <__hexdig_fun>
 800b5ba:	9b00      	ldr	r3, [sp, #0]
 800b5bc:	f000 000f 	and.w	r0, r0, #15
 800b5c0:	fa00 f00b 	lsl.w	r0, r0, fp
 800b5c4:	4303      	orrs	r3, r0
 800b5c6:	9300      	str	r3, [sp, #0]
 800b5c8:	f10b 0b04 	add.w	fp, fp, #4
 800b5cc:	9b03      	ldr	r3, [sp, #12]
 800b5ce:	e00d      	b.n	800b5ec <__gethex+0x27c>
 800b5d0:	9b03      	ldr	r3, [sp, #12]
 800b5d2:	9a06      	ldr	r2, [sp, #24]
 800b5d4:	4413      	add	r3, r2
 800b5d6:	42bb      	cmp	r3, r7
 800b5d8:	d3e0      	bcc.n	800b59c <__gethex+0x22c>
 800b5da:	4618      	mov	r0, r3
 800b5dc:	9901      	ldr	r1, [sp, #4]
 800b5de:	9307      	str	r3, [sp, #28]
 800b5e0:	4652      	mov	r2, sl
 800b5e2:	f001 f991 	bl	800c908 <strncmp>
 800b5e6:	9b07      	ldr	r3, [sp, #28]
 800b5e8:	2800      	cmp	r0, #0
 800b5ea:	d1d7      	bne.n	800b59c <__gethex+0x22c>
 800b5ec:	461e      	mov	r6, r3
 800b5ee:	e78b      	b.n	800b508 <__gethex+0x198>
 800b5f0:	f04f 0a03 	mov.w	sl, #3
 800b5f4:	e7b8      	b.n	800b568 <__gethex+0x1f8>
 800b5f6:	da0a      	bge.n	800b60e <__gethex+0x29e>
 800b5f8:	1a37      	subs	r7, r6, r0
 800b5fa:	4621      	mov	r1, r4
 800b5fc:	ee18 0a10 	vmov	r0, s16
 800b600:	463a      	mov	r2, r7
 800b602:	f000 fc49 	bl	800be98 <__lshift>
 800b606:	1bed      	subs	r5, r5, r7
 800b608:	4604      	mov	r4, r0
 800b60a:	f100 0914 	add.w	r9, r0, #20
 800b60e:	f04f 0a00 	mov.w	sl, #0
 800b612:	e7ae      	b.n	800b572 <__gethex+0x202>
 800b614:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800b618:	42a8      	cmp	r0, r5
 800b61a:	dd72      	ble.n	800b702 <__gethex+0x392>
 800b61c:	1b45      	subs	r5, r0, r5
 800b61e:	42ae      	cmp	r6, r5
 800b620:	dc36      	bgt.n	800b690 <__gethex+0x320>
 800b622:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b626:	2b02      	cmp	r3, #2
 800b628:	d02a      	beq.n	800b680 <__gethex+0x310>
 800b62a:	2b03      	cmp	r3, #3
 800b62c:	d02c      	beq.n	800b688 <__gethex+0x318>
 800b62e:	2b01      	cmp	r3, #1
 800b630:	d11c      	bne.n	800b66c <__gethex+0x2fc>
 800b632:	42ae      	cmp	r6, r5
 800b634:	d11a      	bne.n	800b66c <__gethex+0x2fc>
 800b636:	2e01      	cmp	r6, #1
 800b638:	d112      	bne.n	800b660 <__gethex+0x2f0>
 800b63a:	9a04      	ldr	r2, [sp, #16]
 800b63c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b640:	6013      	str	r3, [r2, #0]
 800b642:	2301      	movs	r3, #1
 800b644:	6123      	str	r3, [r4, #16]
 800b646:	f8c9 3000 	str.w	r3, [r9]
 800b64a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b64c:	2762      	movs	r7, #98	; 0x62
 800b64e:	601c      	str	r4, [r3, #0]
 800b650:	e723      	b.n	800b49a <__gethex+0x12a>
 800b652:	bf00      	nop
 800b654:	0800d790 	.word	0x0800d790
 800b658:	0800d718 	.word	0x0800d718
 800b65c:	0800d729 	.word	0x0800d729
 800b660:	1e71      	subs	r1, r6, #1
 800b662:	4620      	mov	r0, r4
 800b664:	f000 fe5c 	bl	800c320 <__any_on>
 800b668:	2800      	cmp	r0, #0
 800b66a:	d1e6      	bne.n	800b63a <__gethex+0x2ca>
 800b66c:	ee18 0a10 	vmov	r0, s16
 800b670:	4621      	mov	r1, r4
 800b672:	f000 f9f5 	bl	800ba60 <_Bfree>
 800b676:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b678:	2300      	movs	r3, #0
 800b67a:	6013      	str	r3, [r2, #0]
 800b67c:	2750      	movs	r7, #80	; 0x50
 800b67e:	e70c      	b.n	800b49a <__gethex+0x12a>
 800b680:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b682:	2b00      	cmp	r3, #0
 800b684:	d1f2      	bne.n	800b66c <__gethex+0x2fc>
 800b686:	e7d8      	b.n	800b63a <__gethex+0x2ca>
 800b688:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d1d5      	bne.n	800b63a <__gethex+0x2ca>
 800b68e:	e7ed      	b.n	800b66c <__gethex+0x2fc>
 800b690:	1e6f      	subs	r7, r5, #1
 800b692:	f1ba 0f00 	cmp.w	sl, #0
 800b696:	d131      	bne.n	800b6fc <__gethex+0x38c>
 800b698:	b127      	cbz	r7, 800b6a4 <__gethex+0x334>
 800b69a:	4639      	mov	r1, r7
 800b69c:	4620      	mov	r0, r4
 800b69e:	f000 fe3f 	bl	800c320 <__any_on>
 800b6a2:	4682      	mov	sl, r0
 800b6a4:	117b      	asrs	r3, r7, #5
 800b6a6:	2101      	movs	r1, #1
 800b6a8:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800b6ac:	f007 071f 	and.w	r7, r7, #31
 800b6b0:	fa01 f707 	lsl.w	r7, r1, r7
 800b6b4:	421f      	tst	r7, r3
 800b6b6:	4629      	mov	r1, r5
 800b6b8:	4620      	mov	r0, r4
 800b6ba:	bf18      	it	ne
 800b6bc:	f04a 0a02 	orrne.w	sl, sl, #2
 800b6c0:	1b76      	subs	r6, r6, r5
 800b6c2:	f7ff fded 	bl	800b2a0 <rshift>
 800b6c6:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b6ca:	2702      	movs	r7, #2
 800b6cc:	f1ba 0f00 	cmp.w	sl, #0
 800b6d0:	d048      	beq.n	800b764 <__gethex+0x3f4>
 800b6d2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b6d6:	2b02      	cmp	r3, #2
 800b6d8:	d015      	beq.n	800b706 <__gethex+0x396>
 800b6da:	2b03      	cmp	r3, #3
 800b6dc:	d017      	beq.n	800b70e <__gethex+0x39e>
 800b6de:	2b01      	cmp	r3, #1
 800b6e0:	d109      	bne.n	800b6f6 <__gethex+0x386>
 800b6e2:	f01a 0f02 	tst.w	sl, #2
 800b6e6:	d006      	beq.n	800b6f6 <__gethex+0x386>
 800b6e8:	f8d9 0000 	ldr.w	r0, [r9]
 800b6ec:	ea4a 0a00 	orr.w	sl, sl, r0
 800b6f0:	f01a 0f01 	tst.w	sl, #1
 800b6f4:	d10e      	bne.n	800b714 <__gethex+0x3a4>
 800b6f6:	f047 0710 	orr.w	r7, r7, #16
 800b6fa:	e033      	b.n	800b764 <__gethex+0x3f4>
 800b6fc:	f04f 0a01 	mov.w	sl, #1
 800b700:	e7d0      	b.n	800b6a4 <__gethex+0x334>
 800b702:	2701      	movs	r7, #1
 800b704:	e7e2      	b.n	800b6cc <__gethex+0x35c>
 800b706:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b708:	f1c3 0301 	rsb	r3, r3, #1
 800b70c:	9315      	str	r3, [sp, #84]	; 0x54
 800b70e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b710:	2b00      	cmp	r3, #0
 800b712:	d0f0      	beq.n	800b6f6 <__gethex+0x386>
 800b714:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b718:	f104 0314 	add.w	r3, r4, #20
 800b71c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b720:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b724:	f04f 0c00 	mov.w	ip, #0
 800b728:	4618      	mov	r0, r3
 800b72a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b72e:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b732:	d01c      	beq.n	800b76e <__gethex+0x3fe>
 800b734:	3201      	adds	r2, #1
 800b736:	6002      	str	r2, [r0, #0]
 800b738:	2f02      	cmp	r7, #2
 800b73a:	f104 0314 	add.w	r3, r4, #20
 800b73e:	d13f      	bne.n	800b7c0 <__gethex+0x450>
 800b740:	f8d8 2000 	ldr.w	r2, [r8]
 800b744:	3a01      	subs	r2, #1
 800b746:	42b2      	cmp	r2, r6
 800b748:	d10a      	bne.n	800b760 <__gethex+0x3f0>
 800b74a:	1171      	asrs	r1, r6, #5
 800b74c:	2201      	movs	r2, #1
 800b74e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b752:	f006 061f 	and.w	r6, r6, #31
 800b756:	fa02 f606 	lsl.w	r6, r2, r6
 800b75a:	421e      	tst	r6, r3
 800b75c:	bf18      	it	ne
 800b75e:	4617      	movne	r7, r2
 800b760:	f047 0720 	orr.w	r7, r7, #32
 800b764:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b766:	601c      	str	r4, [r3, #0]
 800b768:	9b04      	ldr	r3, [sp, #16]
 800b76a:	601d      	str	r5, [r3, #0]
 800b76c:	e695      	b.n	800b49a <__gethex+0x12a>
 800b76e:	4299      	cmp	r1, r3
 800b770:	f843 cc04 	str.w	ip, [r3, #-4]
 800b774:	d8d8      	bhi.n	800b728 <__gethex+0x3b8>
 800b776:	68a3      	ldr	r3, [r4, #8]
 800b778:	459b      	cmp	fp, r3
 800b77a:	db19      	blt.n	800b7b0 <__gethex+0x440>
 800b77c:	6861      	ldr	r1, [r4, #4]
 800b77e:	ee18 0a10 	vmov	r0, s16
 800b782:	3101      	adds	r1, #1
 800b784:	f000 f92c 	bl	800b9e0 <_Balloc>
 800b788:	4681      	mov	r9, r0
 800b78a:	b918      	cbnz	r0, 800b794 <__gethex+0x424>
 800b78c:	4b1a      	ldr	r3, [pc, #104]	; (800b7f8 <__gethex+0x488>)
 800b78e:	4602      	mov	r2, r0
 800b790:	2184      	movs	r1, #132	; 0x84
 800b792:	e6a8      	b.n	800b4e6 <__gethex+0x176>
 800b794:	6922      	ldr	r2, [r4, #16]
 800b796:	3202      	adds	r2, #2
 800b798:	f104 010c 	add.w	r1, r4, #12
 800b79c:	0092      	lsls	r2, r2, #2
 800b79e:	300c      	adds	r0, #12
 800b7a0:	f000 f904 	bl	800b9ac <memcpy>
 800b7a4:	4621      	mov	r1, r4
 800b7a6:	ee18 0a10 	vmov	r0, s16
 800b7aa:	f000 f959 	bl	800ba60 <_Bfree>
 800b7ae:	464c      	mov	r4, r9
 800b7b0:	6923      	ldr	r3, [r4, #16]
 800b7b2:	1c5a      	adds	r2, r3, #1
 800b7b4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b7b8:	6122      	str	r2, [r4, #16]
 800b7ba:	2201      	movs	r2, #1
 800b7bc:	615a      	str	r2, [r3, #20]
 800b7be:	e7bb      	b.n	800b738 <__gethex+0x3c8>
 800b7c0:	6922      	ldr	r2, [r4, #16]
 800b7c2:	455a      	cmp	r2, fp
 800b7c4:	dd0b      	ble.n	800b7de <__gethex+0x46e>
 800b7c6:	2101      	movs	r1, #1
 800b7c8:	4620      	mov	r0, r4
 800b7ca:	f7ff fd69 	bl	800b2a0 <rshift>
 800b7ce:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b7d2:	3501      	adds	r5, #1
 800b7d4:	42ab      	cmp	r3, r5
 800b7d6:	f6ff aed0 	blt.w	800b57a <__gethex+0x20a>
 800b7da:	2701      	movs	r7, #1
 800b7dc:	e7c0      	b.n	800b760 <__gethex+0x3f0>
 800b7de:	f016 061f 	ands.w	r6, r6, #31
 800b7e2:	d0fa      	beq.n	800b7da <__gethex+0x46a>
 800b7e4:	4453      	add	r3, sl
 800b7e6:	f1c6 0620 	rsb	r6, r6, #32
 800b7ea:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b7ee:	f000 f9e9 	bl	800bbc4 <__hi0bits>
 800b7f2:	42b0      	cmp	r0, r6
 800b7f4:	dbe7      	blt.n	800b7c6 <__gethex+0x456>
 800b7f6:	e7f0      	b.n	800b7da <__gethex+0x46a>
 800b7f8:	0800d718 	.word	0x0800d718

0800b7fc <L_shift>:
 800b7fc:	f1c2 0208 	rsb	r2, r2, #8
 800b800:	0092      	lsls	r2, r2, #2
 800b802:	b570      	push	{r4, r5, r6, lr}
 800b804:	f1c2 0620 	rsb	r6, r2, #32
 800b808:	6843      	ldr	r3, [r0, #4]
 800b80a:	6804      	ldr	r4, [r0, #0]
 800b80c:	fa03 f506 	lsl.w	r5, r3, r6
 800b810:	432c      	orrs	r4, r5
 800b812:	40d3      	lsrs	r3, r2
 800b814:	6004      	str	r4, [r0, #0]
 800b816:	f840 3f04 	str.w	r3, [r0, #4]!
 800b81a:	4288      	cmp	r0, r1
 800b81c:	d3f4      	bcc.n	800b808 <L_shift+0xc>
 800b81e:	bd70      	pop	{r4, r5, r6, pc}

0800b820 <__match>:
 800b820:	b530      	push	{r4, r5, lr}
 800b822:	6803      	ldr	r3, [r0, #0]
 800b824:	3301      	adds	r3, #1
 800b826:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b82a:	b914      	cbnz	r4, 800b832 <__match+0x12>
 800b82c:	6003      	str	r3, [r0, #0]
 800b82e:	2001      	movs	r0, #1
 800b830:	bd30      	pop	{r4, r5, pc}
 800b832:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b836:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800b83a:	2d19      	cmp	r5, #25
 800b83c:	bf98      	it	ls
 800b83e:	3220      	addls	r2, #32
 800b840:	42a2      	cmp	r2, r4
 800b842:	d0f0      	beq.n	800b826 <__match+0x6>
 800b844:	2000      	movs	r0, #0
 800b846:	e7f3      	b.n	800b830 <__match+0x10>

0800b848 <__hexnan>:
 800b848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b84c:	680b      	ldr	r3, [r1, #0]
 800b84e:	115e      	asrs	r6, r3, #5
 800b850:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b854:	f013 031f 	ands.w	r3, r3, #31
 800b858:	b087      	sub	sp, #28
 800b85a:	bf18      	it	ne
 800b85c:	3604      	addne	r6, #4
 800b85e:	2500      	movs	r5, #0
 800b860:	1f37      	subs	r7, r6, #4
 800b862:	4690      	mov	r8, r2
 800b864:	6802      	ldr	r2, [r0, #0]
 800b866:	9301      	str	r3, [sp, #4]
 800b868:	4682      	mov	sl, r0
 800b86a:	f846 5c04 	str.w	r5, [r6, #-4]
 800b86e:	46b9      	mov	r9, r7
 800b870:	463c      	mov	r4, r7
 800b872:	9502      	str	r5, [sp, #8]
 800b874:	46ab      	mov	fp, r5
 800b876:	7851      	ldrb	r1, [r2, #1]
 800b878:	1c53      	adds	r3, r2, #1
 800b87a:	9303      	str	r3, [sp, #12]
 800b87c:	b341      	cbz	r1, 800b8d0 <__hexnan+0x88>
 800b87e:	4608      	mov	r0, r1
 800b880:	9205      	str	r2, [sp, #20]
 800b882:	9104      	str	r1, [sp, #16]
 800b884:	f7ff fd5e 	bl	800b344 <__hexdig_fun>
 800b888:	2800      	cmp	r0, #0
 800b88a:	d14f      	bne.n	800b92c <__hexnan+0xe4>
 800b88c:	9904      	ldr	r1, [sp, #16]
 800b88e:	9a05      	ldr	r2, [sp, #20]
 800b890:	2920      	cmp	r1, #32
 800b892:	d818      	bhi.n	800b8c6 <__hexnan+0x7e>
 800b894:	9b02      	ldr	r3, [sp, #8]
 800b896:	459b      	cmp	fp, r3
 800b898:	dd13      	ble.n	800b8c2 <__hexnan+0x7a>
 800b89a:	454c      	cmp	r4, r9
 800b89c:	d206      	bcs.n	800b8ac <__hexnan+0x64>
 800b89e:	2d07      	cmp	r5, #7
 800b8a0:	dc04      	bgt.n	800b8ac <__hexnan+0x64>
 800b8a2:	462a      	mov	r2, r5
 800b8a4:	4649      	mov	r1, r9
 800b8a6:	4620      	mov	r0, r4
 800b8a8:	f7ff ffa8 	bl	800b7fc <L_shift>
 800b8ac:	4544      	cmp	r4, r8
 800b8ae:	d950      	bls.n	800b952 <__hexnan+0x10a>
 800b8b0:	2300      	movs	r3, #0
 800b8b2:	f1a4 0904 	sub.w	r9, r4, #4
 800b8b6:	f844 3c04 	str.w	r3, [r4, #-4]
 800b8ba:	f8cd b008 	str.w	fp, [sp, #8]
 800b8be:	464c      	mov	r4, r9
 800b8c0:	461d      	mov	r5, r3
 800b8c2:	9a03      	ldr	r2, [sp, #12]
 800b8c4:	e7d7      	b.n	800b876 <__hexnan+0x2e>
 800b8c6:	2929      	cmp	r1, #41	; 0x29
 800b8c8:	d156      	bne.n	800b978 <__hexnan+0x130>
 800b8ca:	3202      	adds	r2, #2
 800b8cc:	f8ca 2000 	str.w	r2, [sl]
 800b8d0:	f1bb 0f00 	cmp.w	fp, #0
 800b8d4:	d050      	beq.n	800b978 <__hexnan+0x130>
 800b8d6:	454c      	cmp	r4, r9
 800b8d8:	d206      	bcs.n	800b8e8 <__hexnan+0xa0>
 800b8da:	2d07      	cmp	r5, #7
 800b8dc:	dc04      	bgt.n	800b8e8 <__hexnan+0xa0>
 800b8de:	462a      	mov	r2, r5
 800b8e0:	4649      	mov	r1, r9
 800b8e2:	4620      	mov	r0, r4
 800b8e4:	f7ff ff8a 	bl	800b7fc <L_shift>
 800b8e8:	4544      	cmp	r4, r8
 800b8ea:	d934      	bls.n	800b956 <__hexnan+0x10e>
 800b8ec:	f1a8 0204 	sub.w	r2, r8, #4
 800b8f0:	4623      	mov	r3, r4
 800b8f2:	f853 1b04 	ldr.w	r1, [r3], #4
 800b8f6:	f842 1f04 	str.w	r1, [r2, #4]!
 800b8fa:	429f      	cmp	r7, r3
 800b8fc:	d2f9      	bcs.n	800b8f2 <__hexnan+0xaa>
 800b8fe:	1b3b      	subs	r3, r7, r4
 800b900:	f023 0303 	bic.w	r3, r3, #3
 800b904:	3304      	adds	r3, #4
 800b906:	3401      	adds	r4, #1
 800b908:	3e03      	subs	r6, #3
 800b90a:	42b4      	cmp	r4, r6
 800b90c:	bf88      	it	hi
 800b90e:	2304      	movhi	r3, #4
 800b910:	4443      	add	r3, r8
 800b912:	2200      	movs	r2, #0
 800b914:	f843 2b04 	str.w	r2, [r3], #4
 800b918:	429f      	cmp	r7, r3
 800b91a:	d2fb      	bcs.n	800b914 <__hexnan+0xcc>
 800b91c:	683b      	ldr	r3, [r7, #0]
 800b91e:	b91b      	cbnz	r3, 800b928 <__hexnan+0xe0>
 800b920:	4547      	cmp	r7, r8
 800b922:	d127      	bne.n	800b974 <__hexnan+0x12c>
 800b924:	2301      	movs	r3, #1
 800b926:	603b      	str	r3, [r7, #0]
 800b928:	2005      	movs	r0, #5
 800b92a:	e026      	b.n	800b97a <__hexnan+0x132>
 800b92c:	3501      	adds	r5, #1
 800b92e:	2d08      	cmp	r5, #8
 800b930:	f10b 0b01 	add.w	fp, fp, #1
 800b934:	dd06      	ble.n	800b944 <__hexnan+0xfc>
 800b936:	4544      	cmp	r4, r8
 800b938:	d9c3      	bls.n	800b8c2 <__hexnan+0x7a>
 800b93a:	2300      	movs	r3, #0
 800b93c:	f844 3c04 	str.w	r3, [r4, #-4]
 800b940:	2501      	movs	r5, #1
 800b942:	3c04      	subs	r4, #4
 800b944:	6822      	ldr	r2, [r4, #0]
 800b946:	f000 000f 	and.w	r0, r0, #15
 800b94a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800b94e:	6022      	str	r2, [r4, #0]
 800b950:	e7b7      	b.n	800b8c2 <__hexnan+0x7a>
 800b952:	2508      	movs	r5, #8
 800b954:	e7b5      	b.n	800b8c2 <__hexnan+0x7a>
 800b956:	9b01      	ldr	r3, [sp, #4]
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d0df      	beq.n	800b91c <__hexnan+0xd4>
 800b95c:	f04f 32ff 	mov.w	r2, #4294967295
 800b960:	f1c3 0320 	rsb	r3, r3, #32
 800b964:	fa22 f303 	lsr.w	r3, r2, r3
 800b968:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b96c:	401a      	ands	r2, r3
 800b96e:	f846 2c04 	str.w	r2, [r6, #-4]
 800b972:	e7d3      	b.n	800b91c <__hexnan+0xd4>
 800b974:	3f04      	subs	r7, #4
 800b976:	e7d1      	b.n	800b91c <__hexnan+0xd4>
 800b978:	2004      	movs	r0, #4
 800b97a:	b007      	add	sp, #28
 800b97c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b980 <_localeconv_r>:
 800b980:	4800      	ldr	r0, [pc, #0]	; (800b984 <_localeconv_r+0x4>)
 800b982:	4770      	bx	lr
 800b984:	20000164 	.word	0x20000164

0800b988 <__ascii_mbtowc>:
 800b988:	b082      	sub	sp, #8
 800b98a:	b901      	cbnz	r1, 800b98e <__ascii_mbtowc+0x6>
 800b98c:	a901      	add	r1, sp, #4
 800b98e:	b142      	cbz	r2, 800b9a2 <__ascii_mbtowc+0x1a>
 800b990:	b14b      	cbz	r3, 800b9a6 <__ascii_mbtowc+0x1e>
 800b992:	7813      	ldrb	r3, [r2, #0]
 800b994:	600b      	str	r3, [r1, #0]
 800b996:	7812      	ldrb	r2, [r2, #0]
 800b998:	1e10      	subs	r0, r2, #0
 800b99a:	bf18      	it	ne
 800b99c:	2001      	movne	r0, #1
 800b99e:	b002      	add	sp, #8
 800b9a0:	4770      	bx	lr
 800b9a2:	4610      	mov	r0, r2
 800b9a4:	e7fb      	b.n	800b99e <__ascii_mbtowc+0x16>
 800b9a6:	f06f 0001 	mvn.w	r0, #1
 800b9aa:	e7f8      	b.n	800b99e <__ascii_mbtowc+0x16>

0800b9ac <memcpy>:
 800b9ac:	440a      	add	r2, r1
 800b9ae:	4291      	cmp	r1, r2
 800b9b0:	f100 33ff 	add.w	r3, r0, #4294967295
 800b9b4:	d100      	bne.n	800b9b8 <memcpy+0xc>
 800b9b6:	4770      	bx	lr
 800b9b8:	b510      	push	{r4, lr}
 800b9ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b9be:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b9c2:	4291      	cmp	r1, r2
 800b9c4:	d1f9      	bne.n	800b9ba <memcpy+0xe>
 800b9c6:	bd10      	pop	{r4, pc}

0800b9c8 <__malloc_lock>:
 800b9c8:	4801      	ldr	r0, [pc, #4]	; (800b9d0 <__malloc_lock+0x8>)
 800b9ca:	f001 ba3f 	b.w	800ce4c <__retarget_lock_acquire_recursive>
 800b9ce:	bf00      	nop
 800b9d0:	200005b8 	.word	0x200005b8

0800b9d4 <__malloc_unlock>:
 800b9d4:	4801      	ldr	r0, [pc, #4]	; (800b9dc <__malloc_unlock+0x8>)
 800b9d6:	f001 ba3a 	b.w	800ce4e <__retarget_lock_release_recursive>
 800b9da:	bf00      	nop
 800b9dc:	200005b8 	.word	0x200005b8

0800b9e0 <_Balloc>:
 800b9e0:	b570      	push	{r4, r5, r6, lr}
 800b9e2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b9e4:	4604      	mov	r4, r0
 800b9e6:	460d      	mov	r5, r1
 800b9e8:	b976      	cbnz	r6, 800ba08 <_Balloc+0x28>
 800b9ea:	2010      	movs	r0, #16
 800b9ec:	f7fc fea4 	bl	8008738 <malloc>
 800b9f0:	4602      	mov	r2, r0
 800b9f2:	6260      	str	r0, [r4, #36]	; 0x24
 800b9f4:	b920      	cbnz	r0, 800ba00 <_Balloc+0x20>
 800b9f6:	4b18      	ldr	r3, [pc, #96]	; (800ba58 <_Balloc+0x78>)
 800b9f8:	4818      	ldr	r0, [pc, #96]	; (800ba5c <_Balloc+0x7c>)
 800b9fa:	2166      	movs	r1, #102	; 0x66
 800b9fc:	f7fe fda6 	bl	800a54c <__assert_func>
 800ba00:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ba04:	6006      	str	r6, [r0, #0]
 800ba06:	60c6      	str	r6, [r0, #12]
 800ba08:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ba0a:	68f3      	ldr	r3, [r6, #12]
 800ba0c:	b183      	cbz	r3, 800ba30 <_Balloc+0x50>
 800ba0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ba10:	68db      	ldr	r3, [r3, #12]
 800ba12:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ba16:	b9b8      	cbnz	r0, 800ba48 <_Balloc+0x68>
 800ba18:	2101      	movs	r1, #1
 800ba1a:	fa01 f605 	lsl.w	r6, r1, r5
 800ba1e:	1d72      	adds	r2, r6, #5
 800ba20:	0092      	lsls	r2, r2, #2
 800ba22:	4620      	mov	r0, r4
 800ba24:	f000 fc9d 	bl	800c362 <_calloc_r>
 800ba28:	b160      	cbz	r0, 800ba44 <_Balloc+0x64>
 800ba2a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ba2e:	e00e      	b.n	800ba4e <_Balloc+0x6e>
 800ba30:	2221      	movs	r2, #33	; 0x21
 800ba32:	2104      	movs	r1, #4
 800ba34:	4620      	mov	r0, r4
 800ba36:	f000 fc94 	bl	800c362 <_calloc_r>
 800ba3a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ba3c:	60f0      	str	r0, [r6, #12]
 800ba3e:	68db      	ldr	r3, [r3, #12]
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d1e4      	bne.n	800ba0e <_Balloc+0x2e>
 800ba44:	2000      	movs	r0, #0
 800ba46:	bd70      	pop	{r4, r5, r6, pc}
 800ba48:	6802      	ldr	r2, [r0, #0]
 800ba4a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ba4e:	2300      	movs	r3, #0
 800ba50:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ba54:	e7f7      	b.n	800ba46 <_Balloc+0x66>
 800ba56:	bf00      	nop
 800ba58:	0800d600 	.word	0x0800d600
 800ba5c:	0800d7a4 	.word	0x0800d7a4

0800ba60 <_Bfree>:
 800ba60:	b570      	push	{r4, r5, r6, lr}
 800ba62:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ba64:	4605      	mov	r5, r0
 800ba66:	460c      	mov	r4, r1
 800ba68:	b976      	cbnz	r6, 800ba88 <_Bfree+0x28>
 800ba6a:	2010      	movs	r0, #16
 800ba6c:	f7fc fe64 	bl	8008738 <malloc>
 800ba70:	4602      	mov	r2, r0
 800ba72:	6268      	str	r0, [r5, #36]	; 0x24
 800ba74:	b920      	cbnz	r0, 800ba80 <_Bfree+0x20>
 800ba76:	4b09      	ldr	r3, [pc, #36]	; (800ba9c <_Bfree+0x3c>)
 800ba78:	4809      	ldr	r0, [pc, #36]	; (800baa0 <_Bfree+0x40>)
 800ba7a:	218a      	movs	r1, #138	; 0x8a
 800ba7c:	f7fe fd66 	bl	800a54c <__assert_func>
 800ba80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ba84:	6006      	str	r6, [r0, #0]
 800ba86:	60c6      	str	r6, [r0, #12]
 800ba88:	b13c      	cbz	r4, 800ba9a <_Bfree+0x3a>
 800ba8a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ba8c:	6862      	ldr	r2, [r4, #4]
 800ba8e:	68db      	ldr	r3, [r3, #12]
 800ba90:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ba94:	6021      	str	r1, [r4, #0]
 800ba96:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ba9a:	bd70      	pop	{r4, r5, r6, pc}
 800ba9c:	0800d600 	.word	0x0800d600
 800baa0:	0800d7a4 	.word	0x0800d7a4

0800baa4 <__multadd>:
 800baa4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800baa8:	690d      	ldr	r5, [r1, #16]
 800baaa:	4607      	mov	r7, r0
 800baac:	460c      	mov	r4, r1
 800baae:	461e      	mov	r6, r3
 800bab0:	f101 0c14 	add.w	ip, r1, #20
 800bab4:	2000      	movs	r0, #0
 800bab6:	f8dc 3000 	ldr.w	r3, [ip]
 800baba:	b299      	uxth	r1, r3
 800babc:	fb02 6101 	mla	r1, r2, r1, r6
 800bac0:	0c1e      	lsrs	r6, r3, #16
 800bac2:	0c0b      	lsrs	r3, r1, #16
 800bac4:	fb02 3306 	mla	r3, r2, r6, r3
 800bac8:	b289      	uxth	r1, r1
 800baca:	3001      	adds	r0, #1
 800bacc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bad0:	4285      	cmp	r5, r0
 800bad2:	f84c 1b04 	str.w	r1, [ip], #4
 800bad6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bada:	dcec      	bgt.n	800bab6 <__multadd+0x12>
 800badc:	b30e      	cbz	r6, 800bb22 <__multadd+0x7e>
 800bade:	68a3      	ldr	r3, [r4, #8]
 800bae0:	42ab      	cmp	r3, r5
 800bae2:	dc19      	bgt.n	800bb18 <__multadd+0x74>
 800bae4:	6861      	ldr	r1, [r4, #4]
 800bae6:	4638      	mov	r0, r7
 800bae8:	3101      	adds	r1, #1
 800baea:	f7ff ff79 	bl	800b9e0 <_Balloc>
 800baee:	4680      	mov	r8, r0
 800baf0:	b928      	cbnz	r0, 800bafe <__multadd+0x5a>
 800baf2:	4602      	mov	r2, r0
 800baf4:	4b0c      	ldr	r3, [pc, #48]	; (800bb28 <__multadd+0x84>)
 800baf6:	480d      	ldr	r0, [pc, #52]	; (800bb2c <__multadd+0x88>)
 800baf8:	21b5      	movs	r1, #181	; 0xb5
 800bafa:	f7fe fd27 	bl	800a54c <__assert_func>
 800bafe:	6922      	ldr	r2, [r4, #16]
 800bb00:	3202      	adds	r2, #2
 800bb02:	f104 010c 	add.w	r1, r4, #12
 800bb06:	0092      	lsls	r2, r2, #2
 800bb08:	300c      	adds	r0, #12
 800bb0a:	f7ff ff4f 	bl	800b9ac <memcpy>
 800bb0e:	4621      	mov	r1, r4
 800bb10:	4638      	mov	r0, r7
 800bb12:	f7ff ffa5 	bl	800ba60 <_Bfree>
 800bb16:	4644      	mov	r4, r8
 800bb18:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bb1c:	3501      	adds	r5, #1
 800bb1e:	615e      	str	r6, [r3, #20]
 800bb20:	6125      	str	r5, [r4, #16]
 800bb22:	4620      	mov	r0, r4
 800bb24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bb28:	0800d718 	.word	0x0800d718
 800bb2c:	0800d7a4 	.word	0x0800d7a4

0800bb30 <__s2b>:
 800bb30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb34:	460c      	mov	r4, r1
 800bb36:	4615      	mov	r5, r2
 800bb38:	461f      	mov	r7, r3
 800bb3a:	2209      	movs	r2, #9
 800bb3c:	3308      	adds	r3, #8
 800bb3e:	4606      	mov	r6, r0
 800bb40:	fb93 f3f2 	sdiv	r3, r3, r2
 800bb44:	2100      	movs	r1, #0
 800bb46:	2201      	movs	r2, #1
 800bb48:	429a      	cmp	r2, r3
 800bb4a:	db09      	blt.n	800bb60 <__s2b+0x30>
 800bb4c:	4630      	mov	r0, r6
 800bb4e:	f7ff ff47 	bl	800b9e0 <_Balloc>
 800bb52:	b940      	cbnz	r0, 800bb66 <__s2b+0x36>
 800bb54:	4602      	mov	r2, r0
 800bb56:	4b19      	ldr	r3, [pc, #100]	; (800bbbc <__s2b+0x8c>)
 800bb58:	4819      	ldr	r0, [pc, #100]	; (800bbc0 <__s2b+0x90>)
 800bb5a:	21ce      	movs	r1, #206	; 0xce
 800bb5c:	f7fe fcf6 	bl	800a54c <__assert_func>
 800bb60:	0052      	lsls	r2, r2, #1
 800bb62:	3101      	adds	r1, #1
 800bb64:	e7f0      	b.n	800bb48 <__s2b+0x18>
 800bb66:	9b08      	ldr	r3, [sp, #32]
 800bb68:	6143      	str	r3, [r0, #20]
 800bb6a:	2d09      	cmp	r5, #9
 800bb6c:	f04f 0301 	mov.w	r3, #1
 800bb70:	6103      	str	r3, [r0, #16]
 800bb72:	dd16      	ble.n	800bba2 <__s2b+0x72>
 800bb74:	f104 0909 	add.w	r9, r4, #9
 800bb78:	46c8      	mov	r8, r9
 800bb7a:	442c      	add	r4, r5
 800bb7c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800bb80:	4601      	mov	r1, r0
 800bb82:	3b30      	subs	r3, #48	; 0x30
 800bb84:	220a      	movs	r2, #10
 800bb86:	4630      	mov	r0, r6
 800bb88:	f7ff ff8c 	bl	800baa4 <__multadd>
 800bb8c:	45a0      	cmp	r8, r4
 800bb8e:	d1f5      	bne.n	800bb7c <__s2b+0x4c>
 800bb90:	f1a5 0408 	sub.w	r4, r5, #8
 800bb94:	444c      	add	r4, r9
 800bb96:	1b2d      	subs	r5, r5, r4
 800bb98:	1963      	adds	r3, r4, r5
 800bb9a:	42bb      	cmp	r3, r7
 800bb9c:	db04      	blt.n	800bba8 <__s2b+0x78>
 800bb9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bba2:	340a      	adds	r4, #10
 800bba4:	2509      	movs	r5, #9
 800bba6:	e7f6      	b.n	800bb96 <__s2b+0x66>
 800bba8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800bbac:	4601      	mov	r1, r0
 800bbae:	3b30      	subs	r3, #48	; 0x30
 800bbb0:	220a      	movs	r2, #10
 800bbb2:	4630      	mov	r0, r6
 800bbb4:	f7ff ff76 	bl	800baa4 <__multadd>
 800bbb8:	e7ee      	b.n	800bb98 <__s2b+0x68>
 800bbba:	bf00      	nop
 800bbbc:	0800d718 	.word	0x0800d718
 800bbc0:	0800d7a4 	.word	0x0800d7a4

0800bbc4 <__hi0bits>:
 800bbc4:	0c03      	lsrs	r3, r0, #16
 800bbc6:	041b      	lsls	r3, r3, #16
 800bbc8:	b9d3      	cbnz	r3, 800bc00 <__hi0bits+0x3c>
 800bbca:	0400      	lsls	r0, r0, #16
 800bbcc:	2310      	movs	r3, #16
 800bbce:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800bbd2:	bf04      	itt	eq
 800bbd4:	0200      	lsleq	r0, r0, #8
 800bbd6:	3308      	addeq	r3, #8
 800bbd8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800bbdc:	bf04      	itt	eq
 800bbde:	0100      	lsleq	r0, r0, #4
 800bbe0:	3304      	addeq	r3, #4
 800bbe2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800bbe6:	bf04      	itt	eq
 800bbe8:	0080      	lsleq	r0, r0, #2
 800bbea:	3302      	addeq	r3, #2
 800bbec:	2800      	cmp	r0, #0
 800bbee:	db05      	blt.n	800bbfc <__hi0bits+0x38>
 800bbf0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800bbf4:	f103 0301 	add.w	r3, r3, #1
 800bbf8:	bf08      	it	eq
 800bbfa:	2320      	moveq	r3, #32
 800bbfc:	4618      	mov	r0, r3
 800bbfe:	4770      	bx	lr
 800bc00:	2300      	movs	r3, #0
 800bc02:	e7e4      	b.n	800bbce <__hi0bits+0xa>

0800bc04 <__lo0bits>:
 800bc04:	6803      	ldr	r3, [r0, #0]
 800bc06:	f013 0207 	ands.w	r2, r3, #7
 800bc0a:	4601      	mov	r1, r0
 800bc0c:	d00b      	beq.n	800bc26 <__lo0bits+0x22>
 800bc0e:	07da      	lsls	r2, r3, #31
 800bc10:	d423      	bmi.n	800bc5a <__lo0bits+0x56>
 800bc12:	0798      	lsls	r0, r3, #30
 800bc14:	bf49      	itett	mi
 800bc16:	085b      	lsrmi	r3, r3, #1
 800bc18:	089b      	lsrpl	r3, r3, #2
 800bc1a:	2001      	movmi	r0, #1
 800bc1c:	600b      	strmi	r3, [r1, #0]
 800bc1e:	bf5c      	itt	pl
 800bc20:	600b      	strpl	r3, [r1, #0]
 800bc22:	2002      	movpl	r0, #2
 800bc24:	4770      	bx	lr
 800bc26:	b298      	uxth	r0, r3
 800bc28:	b9a8      	cbnz	r0, 800bc56 <__lo0bits+0x52>
 800bc2a:	0c1b      	lsrs	r3, r3, #16
 800bc2c:	2010      	movs	r0, #16
 800bc2e:	b2da      	uxtb	r2, r3
 800bc30:	b90a      	cbnz	r2, 800bc36 <__lo0bits+0x32>
 800bc32:	3008      	adds	r0, #8
 800bc34:	0a1b      	lsrs	r3, r3, #8
 800bc36:	071a      	lsls	r2, r3, #28
 800bc38:	bf04      	itt	eq
 800bc3a:	091b      	lsreq	r3, r3, #4
 800bc3c:	3004      	addeq	r0, #4
 800bc3e:	079a      	lsls	r2, r3, #30
 800bc40:	bf04      	itt	eq
 800bc42:	089b      	lsreq	r3, r3, #2
 800bc44:	3002      	addeq	r0, #2
 800bc46:	07da      	lsls	r2, r3, #31
 800bc48:	d403      	bmi.n	800bc52 <__lo0bits+0x4e>
 800bc4a:	085b      	lsrs	r3, r3, #1
 800bc4c:	f100 0001 	add.w	r0, r0, #1
 800bc50:	d005      	beq.n	800bc5e <__lo0bits+0x5a>
 800bc52:	600b      	str	r3, [r1, #0]
 800bc54:	4770      	bx	lr
 800bc56:	4610      	mov	r0, r2
 800bc58:	e7e9      	b.n	800bc2e <__lo0bits+0x2a>
 800bc5a:	2000      	movs	r0, #0
 800bc5c:	4770      	bx	lr
 800bc5e:	2020      	movs	r0, #32
 800bc60:	4770      	bx	lr
	...

0800bc64 <__i2b>:
 800bc64:	b510      	push	{r4, lr}
 800bc66:	460c      	mov	r4, r1
 800bc68:	2101      	movs	r1, #1
 800bc6a:	f7ff feb9 	bl	800b9e0 <_Balloc>
 800bc6e:	4602      	mov	r2, r0
 800bc70:	b928      	cbnz	r0, 800bc7e <__i2b+0x1a>
 800bc72:	4b05      	ldr	r3, [pc, #20]	; (800bc88 <__i2b+0x24>)
 800bc74:	4805      	ldr	r0, [pc, #20]	; (800bc8c <__i2b+0x28>)
 800bc76:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800bc7a:	f7fe fc67 	bl	800a54c <__assert_func>
 800bc7e:	2301      	movs	r3, #1
 800bc80:	6144      	str	r4, [r0, #20]
 800bc82:	6103      	str	r3, [r0, #16]
 800bc84:	bd10      	pop	{r4, pc}
 800bc86:	bf00      	nop
 800bc88:	0800d718 	.word	0x0800d718
 800bc8c:	0800d7a4 	.word	0x0800d7a4

0800bc90 <__multiply>:
 800bc90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc94:	4691      	mov	r9, r2
 800bc96:	690a      	ldr	r2, [r1, #16]
 800bc98:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800bc9c:	429a      	cmp	r2, r3
 800bc9e:	bfb8      	it	lt
 800bca0:	460b      	movlt	r3, r1
 800bca2:	460c      	mov	r4, r1
 800bca4:	bfbc      	itt	lt
 800bca6:	464c      	movlt	r4, r9
 800bca8:	4699      	movlt	r9, r3
 800bcaa:	6927      	ldr	r7, [r4, #16]
 800bcac:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800bcb0:	68a3      	ldr	r3, [r4, #8]
 800bcb2:	6861      	ldr	r1, [r4, #4]
 800bcb4:	eb07 060a 	add.w	r6, r7, sl
 800bcb8:	42b3      	cmp	r3, r6
 800bcba:	b085      	sub	sp, #20
 800bcbc:	bfb8      	it	lt
 800bcbe:	3101      	addlt	r1, #1
 800bcc0:	f7ff fe8e 	bl	800b9e0 <_Balloc>
 800bcc4:	b930      	cbnz	r0, 800bcd4 <__multiply+0x44>
 800bcc6:	4602      	mov	r2, r0
 800bcc8:	4b44      	ldr	r3, [pc, #272]	; (800bddc <__multiply+0x14c>)
 800bcca:	4845      	ldr	r0, [pc, #276]	; (800bde0 <__multiply+0x150>)
 800bccc:	f240 115d 	movw	r1, #349	; 0x15d
 800bcd0:	f7fe fc3c 	bl	800a54c <__assert_func>
 800bcd4:	f100 0514 	add.w	r5, r0, #20
 800bcd8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800bcdc:	462b      	mov	r3, r5
 800bcde:	2200      	movs	r2, #0
 800bce0:	4543      	cmp	r3, r8
 800bce2:	d321      	bcc.n	800bd28 <__multiply+0x98>
 800bce4:	f104 0314 	add.w	r3, r4, #20
 800bce8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800bcec:	f109 0314 	add.w	r3, r9, #20
 800bcf0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800bcf4:	9202      	str	r2, [sp, #8]
 800bcf6:	1b3a      	subs	r2, r7, r4
 800bcf8:	3a15      	subs	r2, #21
 800bcfa:	f022 0203 	bic.w	r2, r2, #3
 800bcfe:	3204      	adds	r2, #4
 800bd00:	f104 0115 	add.w	r1, r4, #21
 800bd04:	428f      	cmp	r7, r1
 800bd06:	bf38      	it	cc
 800bd08:	2204      	movcc	r2, #4
 800bd0a:	9201      	str	r2, [sp, #4]
 800bd0c:	9a02      	ldr	r2, [sp, #8]
 800bd0e:	9303      	str	r3, [sp, #12]
 800bd10:	429a      	cmp	r2, r3
 800bd12:	d80c      	bhi.n	800bd2e <__multiply+0x9e>
 800bd14:	2e00      	cmp	r6, #0
 800bd16:	dd03      	ble.n	800bd20 <__multiply+0x90>
 800bd18:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d05a      	beq.n	800bdd6 <__multiply+0x146>
 800bd20:	6106      	str	r6, [r0, #16]
 800bd22:	b005      	add	sp, #20
 800bd24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd28:	f843 2b04 	str.w	r2, [r3], #4
 800bd2c:	e7d8      	b.n	800bce0 <__multiply+0x50>
 800bd2e:	f8b3 a000 	ldrh.w	sl, [r3]
 800bd32:	f1ba 0f00 	cmp.w	sl, #0
 800bd36:	d024      	beq.n	800bd82 <__multiply+0xf2>
 800bd38:	f104 0e14 	add.w	lr, r4, #20
 800bd3c:	46a9      	mov	r9, r5
 800bd3e:	f04f 0c00 	mov.w	ip, #0
 800bd42:	f85e 2b04 	ldr.w	r2, [lr], #4
 800bd46:	f8d9 1000 	ldr.w	r1, [r9]
 800bd4a:	fa1f fb82 	uxth.w	fp, r2
 800bd4e:	b289      	uxth	r1, r1
 800bd50:	fb0a 110b 	mla	r1, sl, fp, r1
 800bd54:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800bd58:	f8d9 2000 	ldr.w	r2, [r9]
 800bd5c:	4461      	add	r1, ip
 800bd5e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800bd62:	fb0a c20b 	mla	r2, sl, fp, ip
 800bd66:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800bd6a:	b289      	uxth	r1, r1
 800bd6c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800bd70:	4577      	cmp	r7, lr
 800bd72:	f849 1b04 	str.w	r1, [r9], #4
 800bd76:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800bd7a:	d8e2      	bhi.n	800bd42 <__multiply+0xb2>
 800bd7c:	9a01      	ldr	r2, [sp, #4]
 800bd7e:	f845 c002 	str.w	ip, [r5, r2]
 800bd82:	9a03      	ldr	r2, [sp, #12]
 800bd84:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800bd88:	3304      	adds	r3, #4
 800bd8a:	f1b9 0f00 	cmp.w	r9, #0
 800bd8e:	d020      	beq.n	800bdd2 <__multiply+0x142>
 800bd90:	6829      	ldr	r1, [r5, #0]
 800bd92:	f104 0c14 	add.w	ip, r4, #20
 800bd96:	46ae      	mov	lr, r5
 800bd98:	f04f 0a00 	mov.w	sl, #0
 800bd9c:	f8bc b000 	ldrh.w	fp, [ip]
 800bda0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800bda4:	fb09 220b 	mla	r2, r9, fp, r2
 800bda8:	4492      	add	sl, r2
 800bdaa:	b289      	uxth	r1, r1
 800bdac:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800bdb0:	f84e 1b04 	str.w	r1, [lr], #4
 800bdb4:	f85c 2b04 	ldr.w	r2, [ip], #4
 800bdb8:	f8be 1000 	ldrh.w	r1, [lr]
 800bdbc:	0c12      	lsrs	r2, r2, #16
 800bdbe:	fb09 1102 	mla	r1, r9, r2, r1
 800bdc2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800bdc6:	4567      	cmp	r7, ip
 800bdc8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800bdcc:	d8e6      	bhi.n	800bd9c <__multiply+0x10c>
 800bdce:	9a01      	ldr	r2, [sp, #4]
 800bdd0:	50a9      	str	r1, [r5, r2]
 800bdd2:	3504      	adds	r5, #4
 800bdd4:	e79a      	b.n	800bd0c <__multiply+0x7c>
 800bdd6:	3e01      	subs	r6, #1
 800bdd8:	e79c      	b.n	800bd14 <__multiply+0x84>
 800bdda:	bf00      	nop
 800bddc:	0800d718 	.word	0x0800d718
 800bde0:	0800d7a4 	.word	0x0800d7a4

0800bde4 <__pow5mult>:
 800bde4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bde8:	4615      	mov	r5, r2
 800bdea:	f012 0203 	ands.w	r2, r2, #3
 800bdee:	4606      	mov	r6, r0
 800bdf0:	460f      	mov	r7, r1
 800bdf2:	d007      	beq.n	800be04 <__pow5mult+0x20>
 800bdf4:	4c25      	ldr	r4, [pc, #148]	; (800be8c <__pow5mult+0xa8>)
 800bdf6:	3a01      	subs	r2, #1
 800bdf8:	2300      	movs	r3, #0
 800bdfa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bdfe:	f7ff fe51 	bl	800baa4 <__multadd>
 800be02:	4607      	mov	r7, r0
 800be04:	10ad      	asrs	r5, r5, #2
 800be06:	d03d      	beq.n	800be84 <__pow5mult+0xa0>
 800be08:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800be0a:	b97c      	cbnz	r4, 800be2c <__pow5mult+0x48>
 800be0c:	2010      	movs	r0, #16
 800be0e:	f7fc fc93 	bl	8008738 <malloc>
 800be12:	4602      	mov	r2, r0
 800be14:	6270      	str	r0, [r6, #36]	; 0x24
 800be16:	b928      	cbnz	r0, 800be24 <__pow5mult+0x40>
 800be18:	4b1d      	ldr	r3, [pc, #116]	; (800be90 <__pow5mult+0xac>)
 800be1a:	481e      	ldr	r0, [pc, #120]	; (800be94 <__pow5mult+0xb0>)
 800be1c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800be20:	f7fe fb94 	bl	800a54c <__assert_func>
 800be24:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800be28:	6004      	str	r4, [r0, #0]
 800be2a:	60c4      	str	r4, [r0, #12]
 800be2c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800be30:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800be34:	b94c      	cbnz	r4, 800be4a <__pow5mult+0x66>
 800be36:	f240 2171 	movw	r1, #625	; 0x271
 800be3a:	4630      	mov	r0, r6
 800be3c:	f7ff ff12 	bl	800bc64 <__i2b>
 800be40:	2300      	movs	r3, #0
 800be42:	f8c8 0008 	str.w	r0, [r8, #8]
 800be46:	4604      	mov	r4, r0
 800be48:	6003      	str	r3, [r0, #0]
 800be4a:	f04f 0900 	mov.w	r9, #0
 800be4e:	07eb      	lsls	r3, r5, #31
 800be50:	d50a      	bpl.n	800be68 <__pow5mult+0x84>
 800be52:	4639      	mov	r1, r7
 800be54:	4622      	mov	r2, r4
 800be56:	4630      	mov	r0, r6
 800be58:	f7ff ff1a 	bl	800bc90 <__multiply>
 800be5c:	4639      	mov	r1, r7
 800be5e:	4680      	mov	r8, r0
 800be60:	4630      	mov	r0, r6
 800be62:	f7ff fdfd 	bl	800ba60 <_Bfree>
 800be66:	4647      	mov	r7, r8
 800be68:	106d      	asrs	r5, r5, #1
 800be6a:	d00b      	beq.n	800be84 <__pow5mult+0xa0>
 800be6c:	6820      	ldr	r0, [r4, #0]
 800be6e:	b938      	cbnz	r0, 800be80 <__pow5mult+0x9c>
 800be70:	4622      	mov	r2, r4
 800be72:	4621      	mov	r1, r4
 800be74:	4630      	mov	r0, r6
 800be76:	f7ff ff0b 	bl	800bc90 <__multiply>
 800be7a:	6020      	str	r0, [r4, #0]
 800be7c:	f8c0 9000 	str.w	r9, [r0]
 800be80:	4604      	mov	r4, r0
 800be82:	e7e4      	b.n	800be4e <__pow5mult+0x6a>
 800be84:	4638      	mov	r0, r7
 800be86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be8a:	bf00      	nop
 800be8c:	0800d8f0 	.word	0x0800d8f0
 800be90:	0800d600 	.word	0x0800d600
 800be94:	0800d7a4 	.word	0x0800d7a4

0800be98 <__lshift>:
 800be98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be9c:	460c      	mov	r4, r1
 800be9e:	6849      	ldr	r1, [r1, #4]
 800bea0:	6923      	ldr	r3, [r4, #16]
 800bea2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bea6:	68a3      	ldr	r3, [r4, #8]
 800bea8:	4607      	mov	r7, r0
 800beaa:	4691      	mov	r9, r2
 800beac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800beb0:	f108 0601 	add.w	r6, r8, #1
 800beb4:	42b3      	cmp	r3, r6
 800beb6:	db0b      	blt.n	800bed0 <__lshift+0x38>
 800beb8:	4638      	mov	r0, r7
 800beba:	f7ff fd91 	bl	800b9e0 <_Balloc>
 800bebe:	4605      	mov	r5, r0
 800bec0:	b948      	cbnz	r0, 800bed6 <__lshift+0x3e>
 800bec2:	4602      	mov	r2, r0
 800bec4:	4b2a      	ldr	r3, [pc, #168]	; (800bf70 <__lshift+0xd8>)
 800bec6:	482b      	ldr	r0, [pc, #172]	; (800bf74 <__lshift+0xdc>)
 800bec8:	f240 11d9 	movw	r1, #473	; 0x1d9
 800becc:	f7fe fb3e 	bl	800a54c <__assert_func>
 800bed0:	3101      	adds	r1, #1
 800bed2:	005b      	lsls	r3, r3, #1
 800bed4:	e7ee      	b.n	800beb4 <__lshift+0x1c>
 800bed6:	2300      	movs	r3, #0
 800bed8:	f100 0114 	add.w	r1, r0, #20
 800bedc:	f100 0210 	add.w	r2, r0, #16
 800bee0:	4618      	mov	r0, r3
 800bee2:	4553      	cmp	r3, sl
 800bee4:	db37      	blt.n	800bf56 <__lshift+0xbe>
 800bee6:	6920      	ldr	r0, [r4, #16]
 800bee8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800beec:	f104 0314 	add.w	r3, r4, #20
 800bef0:	f019 091f 	ands.w	r9, r9, #31
 800bef4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bef8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800befc:	d02f      	beq.n	800bf5e <__lshift+0xc6>
 800befe:	f1c9 0e20 	rsb	lr, r9, #32
 800bf02:	468a      	mov	sl, r1
 800bf04:	f04f 0c00 	mov.w	ip, #0
 800bf08:	681a      	ldr	r2, [r3, #0]
 800bf0a:	fa02 f209 	lsl.w	r2, r2, r9
 800bf0e:	ea42 020c 	orr.w	r2, r2, ip
 800bf12:	f84a 2b04 	str.w	r2, [sl], #4
 800bf16:	f853 2b04 	ldr.w	r2, [r3], #4
 800bf1a:	4298      	cmp	r0, r3
 800bf1c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800bf20:	d8f2      	bhi.n	800bf08 <__lshift+0x70>
 800bf22:	1b03      	subs	r3, r0, r4
 800bf24:	3b15      	subs	r3, #21
 800bf26:	f023 0303 	bic.w	r3, r3, #3
 800bf2a:	3304      	adds	r3, #4
 800bf2c:	f104 0215 	add.w	r2, r4, #21
 800bf30:	4290      	cmp	r0, r2
 800bf32:	bf38      	it	cc
 800bf34:	2304      	movcc	r3, #4
 800bf36:	f841 c003 	str.w	ip, [r1, r3]
 800bf3a:	f1bc 0f00 	cmp.w	ip, #0
 800bf3e:	d001      	beq.n	800bf44 <__lshift+0xac>
 800bf40:	f108 0602 	add.w	r6, r8, #2
 800bf44:	3e01      	subs	r6, #1
 800bf46:	4638      	mov	r0, r7
 800bf48:	612e      	str	r6, [r5, #16]
 800bf4a:	4621      	mov	r1, r4
 800bf4c:	f7ff fd88 	bl	800ba60 <_Bfree>
 800bf50:	4628      	mov	r0, r5
 800bf52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf56:	f842 0f04 	str.w	r0, [r2, #4]!
 800bf5a:	3301      	adds	r3, #1
 800bf5c:	e7c1      	b.n	800bee2 <__lshift+0x4a>
 800bf5e:	3904      	subs	r1, #4
 800bf60:	f853 2b04 	ldr.w	r2, [r3], #4
 800bf64:	f841 2f04 	str.w	r2, [r1, #4]!
 800bf68:	4298      	cmp	r0, r3
 800bf6a:	d8f9      	bhi.n	800bf60 <__lshift+0xc8>
 800bf6c:	e7ea      	b.n	800bf44 <__lshift+0xac>
 800bf6e:	bf00      	nop
 800bf70:	0800d718 	.word	0x0800d718
 800bf74:	0800d7a4 	.word	0x0800d7a4

0800bf78 <__mcmp>:
 800bf78:	b530      	push	{r4, r5, lr}
 800bf7a:	6902      	ldr	r2, [r0, #16]
 800bf7c:	690c      	ldr	r4, [r1, #16]
 800bf7e:	1b12      	subs	r2, r2, r4
 800bf80:	d10e      	bne.n	800bfa0 <__mcmp+0x28>
 800bf82:	f100 0314 	add.w	r3, r0, #20
 800bf86:	3114      	adds	r1, #20
 800bf88:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800bf8c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800bf90:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800bf94:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800bf98:	42a5      	cmp	r5, r4
 800bf9a:	d003      	beq.n	800bfa4 <__mcmp+0x2c>
 800bf9c:	d305      	bcc.n	800bfaa <__mcmp+0x32>
 800bf9e:	2201      	movs	r2, #1
 800bfa0:	4610      	mov	r0, r2
 800bfa2:	bd30      	pop	{r4, r5, pc}
 800bfa4:	4283      	cmp	r3, r0
 800bfa6:	d3f3      	bcc.n	800bf90 <__mcmp+0x18>
 800bfa8:	e7fa      	b.n	800bfa0 <__mcmp+0x28>
 800bfaa:	f04f 32ff 	mov.w	r2, #4294967295
 800bfae:	e7f7      	b.n	800bfa0 <__mcmp+0x28>

0800bfb0 <__mdiff>:
 800bfb0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfb4:	460c      	mov	r4, r1
 800bfb6:	4606      	mov	r6, r0
 800bfb8:	4611      	mov	r1, r2
 800bfba:	4620      	mov	r0, r4
 800bfbc:	4690      	mov	r8, r2
 800bfbe:	f7ff ffdb 	bl	800bf78 <__mcmp>
 800bfc2:	1e05      	subs	r5, r0, #0
 800bfc4:	d110      	bne.n	800bfe8 <__mdiff+0x38>
 800bfc6:	4629      	mov	r1, r5
 800bfc8:	4630      	mov	r0, r6
 800bfca:	f7ff fd09 	bl	800b9e0 <_Balloc>
 800bfce:	b930      	cbnz	r0, 800bfde <__mdiff+0x2e>
 800bfd0:	4b3a      	ldr	r3, [pc, #232]	; (800c0bc <__mdiff+0x10c>)
 800bfd2:	4602      	mov	r2, r0
 800bfd4:	f240 2132 	movw	r1, #562	; 0x232
 800bfd8:	4839      	ldr	r0, [pc, #228]	; (800c0c0 <__mdiff+0x110>)
 800bfda:	f7fe fab7 	bl	800a54c <__assert_func>
 800bfde:	2301      	movs	r3, #1
 800bfe0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bfe4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfe8:	bfa4      	itt	ge
 800bfea:	4643      	movge	r3, r8
 800bfec:	46a0      	movge	r8, r4
 800bfee:	4630      	mov	r0, r6
 800bff0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800bff4:	bfa6      	itte	ge
 800bff6:	461c      	movge	r4, r3
 800bff8:	2500      	movge	r5, #0
 800bffa:	2501      	movlt	r5, #1
 800bffc:	f7ff fcf0 	bl	800b9e0 <_Balloc>
 800c000:	b920      	cbnz	r0, 800c00c <__mdiff+0x5c>
 800c002:	4b2e      	ldr	r3, [pc, #184]	; (800c0bc <__mdiff+0x10c>)
 800c004:	4602      	mov	r2, r0
 800c006:	f44f 7110 	mov.w	r1, #576	; 0x240
 800c00a:	e7e5      	b.n	800bfd8 <__mdiff+0x28>
 800c00c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c010:	6926      	ldr	r6, [r4, #16]
 800c012:	60c5      	str	r5, [r0, #12]
 800c014:	f104 0914 	add.w	r9, r4, #20
 800c018:	f108 0514 	add.w	r5, r8, #20
 800c01c:	f100 0e14 	add.w	lr, r0, #20
 800c020:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800c024:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c028:	f108 0210 	add.w	r2, r8, #16
 800c02c:	46f2      	mov	sl, lr
 800c02e:	2100      	movs	r1, #0
 800c030:	f859 3b04 	ldr.w	r3, [r9], #4
 800c034:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c038:	fa1f f883 	uxth.w	r8, r3
 800c03c:	fa11 f18b 	uxtah	r1, r1, fp
 800c040:	0c1b      	lsrs	r3, r3, #16
 800c042:	eba1 0808 	sub.w	r8, r1, r8
 800c046:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c04a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c04e:	fa1f f888 	uxth.w	r8, r8
 800c052:	1419      	asrs	r1, r3, #16
 800c054:	454e      	cmp	r6, r9
 800c056:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c05a:	f84a 3b04 	str.w	r3, [sl], #4
 800c05e:	d8e7      	bhi.n	800c030 <__mdiff+0x80>
 800c060:	1b33      	subs	r3, r6, r4
 800c062:	3b15      	subs	r3, #21
 800c064:	f023 0303 	bic.w	r3, r3, #3
 800c068:	3304      	adds	r3, #4
 800c06a:	3415      	adds	r4, #21
 800c06c:	42a6      	cmp	r6, r4
 800c06e:	bf38      	it	cc
 800c070:	2304      	movcc	r3, #4
 800c072:	441d      	add	r5, r3
 800c074:	4473      	add	r3, lr
 800c076:	469e      	mov	lr, r3
 800c078:	462e      	mov	r6, r5
 800c07a:	4566      	cmp	r6, ip
 800c07c:	d30e      	bcc.n	800c09c <__mdiff+0xec>
 800c07e:	f10c 0203 	add.w	r2, ip, #3
 800c082:	1b52      	subs	r2, r2, r5
 800c084:	f022 0203 	bic.w	r2, r2, #3
 800c088:	3d03      	subs	r5, #3
 800c08a:	45ac      	cmp	ip, r5
 800c08c:	bf38      	it	cc
 800c08e:	2200      	movcc	r2, #0
 800c090:	441a      	add	r2, r3
 800c092:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800c096:	b17b      	cbz	r3, 800c0b8 <__mdiff+0x108>
 800c098:	6107      	str	r7, [r0, #16]
 800c09a:	e7a3      	b.n	800bfe4 <__mdiff+0x34>
 800c09c:	f856 8b04 	ldr.w	r8, [r6], #4
 800c0a0:	fa11 f288 	uxtah	r2, r1, r8
 800c0a4:	1414      	asrs	r4, r2, #16
 800c0a6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c0aa:	b292      	uxth	r2, r2
 800c0ac:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800c0b0:	f84e 2b04 	str.w	r2, [lr], #4
 800c0b4:	1421      	asrs	r1, r4, #16
 800c0b6:	e7e0      	b.n	800c07a <__mdiff+0xca>
 800c0b8:	3f01      	subs	r7, #1
 800c0ba:	e7ea      	b.n	800c092 <__mdiff+0xe2>
 800c0bc:	0800d718 	.word	0x0800d718
 800c0c0:	0800d7a4 	.word	0x0800d7a4

0800c0c4 <__ulp>:
 800c0c4:	b082      	sub	sp, #8
 800c0c6:	ed8d 0b00 	vstr	d0, [sp]
 800c0ca:	9b01      	ldr	r3, [sp, #4]
 800c0cc:	4912      	ldr	r1, [pc, #72]	; (800c118 <__ulp+0x54>)
 800c0ce:	4019      	ands	r1, r3
 800c0d0:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800c0d4:	2900      	cmp	r1, #0
 800c0d6:	dd05      	ble.n	800c0e4 <__ulp+0x20>
 800c0d8:	2200      	movs	r2, #0
 800c0da:	460b      	mov	r3, r1
 800c0dc:	ec43 2b10 	vmov	d0, r2, r3
 800c0e0:	b002      	add	sp, #8
 800c0e2:	4770      	bx	lr
 800c0e4:	4249      	negs	r1, r1
 800c0e6:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800c0ea:	ea4f 5021 	mov.w	r0, r1, asr #20
 800c0ee:	f04f 0200 	mov.w	r2, #0
 800c0f2:	f04f 0300 	mov.w	r3, #0
 800c0f6:	da04      	bge.n	800c102 <__ulp+0x3e>
 800c0f8:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800c0fc:	fa41 f300 	asr.w	r3, r1, r0
 800c100:	e7ec      	b.n	800c0dc <__ulp+0x18>
 800c102:	f1a0 0114 	sub.w	r1, r0, #20
 800c106:	291e      	cmp	r1, #30
 800c108:	bfda      	itte	le
 800c10a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800c10e:	fa20 f101 	lsrle.w	r1, r0, r1
 800c112:	2101      	movgt	r1, #1
 800c114:	460a      	mov	r2, r1
 800c116:	e7e1      	b.n	800c0dc <__ulp+0x18>
 800c118:	7ff00000 	.word	0x7ff00000

0800c11c <__b2d>:
 800c11c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c11e:	6905      	ldr	r5, [r0, #16]
 800c120:	f100 0714 	add.w	r7, r0, #20
 800c124:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800c128:	1f2e      	subs	r6, r5, #4
 800c12a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800c12e:	4620      	mov	r0, r4
 800c130:	f7ff fd48 	bl	800bbc4 <__hi0bits>
 800c134:	f1c0 0320 	rsb	r3, r0, #32
 800c138:	280a      	cmp	r0, #10
 800c13a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800c1b8 <__b2d+0x9c>
 800c13e:	600b      	str	r3, [r1, #0]
 800c140:	dc14      	bgt.n	800c16c <__b2d+0x50>
 800c142:	f1c0 0e0b 	rsb	lr, r0, #11
 800c146:	fa24 f10e 	lsr.w	r1, r4, lr
 800c14a:	42b7      	cmp	r7, r6
 800c14c:	ea41 030c 	orr.w	r3, r1, ip
 800c150:	bf34      	ite	cc
 800c152:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c156:	2100      	movcs	r1, #0
 800c158:	3015      	adds	r0, #21
 800c15a:	fa04 f000 	lsl.w	r0, r4, r0
 800c15e:	fa21 f10e 	lsr.w	r1, r1, lr
 800c162:	ea40 0201 	orr.w	r2, r0, r1
 800c166:	ec43 2b10 	vmov	d0, r2, r3
 800c16a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c16c:	42b7      	cmp	r7, r6
 800c16e:	bf3a      	itte	cc
 800c170:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c174:	f1a5 0608 	subcc.w	r6, r5, #8
 800c178:	2100      	movcs	r1, #0
 800c17a:	380b      	subs	r0, #11
 800c17c:	d017      	beq.n	800c1ae <__b2d+0x92>
 800c17e:	f1c0 0c20 	rsb	ip, r0, #32
 800c182:	fa04 f500 	lsl.w	r5, r4, r0
 800c186:	42be      	cmp	r6, r7
 800c188:	fa21 f40c 	lsr.w	r4, r1, ip
 800c18c:	ea45 0504 	orr.w	r5, r5, r4
 800c190:	bf8c      	ite	hi
 800c192:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800c196:	2400      	movls	r4, #0
 800c198:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800c19c:	fa01 f000 	lsl.w	r0, r1, r0
 800c1a0:	fa24 f40c 	lsr.w	r4, r4, ip
 800c1a4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c1a8:	ea40 0204 	orr.w	r2, r0, r4
 800c1ac:	e7db      	b.n	800c166 <__b2d+0x4a>
 800c1ae:	ea44 030c 	orr.w	r3, r4, ip
 800c1b2:	460a      	mov	r2, r1
 800c1b4:	e7d7      	b.n	800c166 <__b2d+0x4a>
 800c1b6:	bf00      	nop
 800c1b8:	3ff00000 	.word	0x3ff00000

0800c1bc <__d2b>:
 800c1bc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c1c0:	4689      	mov	r9, r1
 800c1c2:	2101      	movs	r1, #1
 800c1c4:	ec57 6b10 	vmov	r6, r7, d0
 800c1c8:	4690      	mov	r8, r2
 800c1ca:	f7ff fc09 	bl	800b9e0 <_Balloc>
 800c1ce:	4604      	mov	r4, r0
 800c1d0:	b930      	cbnz	r0, 800c1e0 <__d2b+0x24>
 800c1d2:	4602      	mov	r2, r0
 800c1d4:	4b25      	ldr	r3, [pc, #148]	; (800c26c <__d2b+0xb0>)
 800c1d6:	4826      	ldr	r0, [pc, #152]	; (800c270 <__d2b+0xb4>)
 800c1d8:	f240 310a 	movw	r1, #778	; 0x30a
 800c1dc:	f7fe f9b6 	bl	800a54c <__assert_func>
 800c1e0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800c1e4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c1e8:	bb35      	cbnz	r5, 800c238 <__d2b+0x7c>
 800c1ea:	2e00      	cmp	r6, #0
 800c1ec:	9301      	str	r3, [sp, #4]
 800c1ee:	d028      	beq.n	800c242 <__d2b+0x86>
 800c1f0:	4668      	mov	r0, sp
 800c1f2:	9600      	str	r6, [sp, #0]
 800c1f4:	f7ff fd06 	bl	800bc04 <__lo0bits>
 800c1f8:	9900      	ldr	r1, [sp, #0]
 800c1fa:	b300      	cbz	r0, 800c23e <__d2b+0x82>
 800c1fc:	9a01      	ldr	r2, [sp, #4]
 800c1fe:	f1c0 0320 	rsb	r3, r0, #32
 800c202:	fa02 f303 	lsl.w	r3, r2, r3
 800c206:	430b      	orrs	r3, r1
 800c208:	40c2      	lsrs	r2, r0
 800c20a:	6163      	str	r3, [r4, #20]
 800c20c:	9201      	str	r2, [sp, #4]
 800c20e:	9b01      	ldr	r3, [sp, #4]
 800c210:	61a3      	str	r3, [r4, #24]
 800c212:	2b00      	cmp	r3, #0
 800c214:	bf14      	ite	ne
 800c216:	2202      	movne	r2, #2
 800c218:	2201      	moveq	r2, #1
 800c21a:	6122      	str	r2, [r4, #16]
 800c21c:	b1d5      	cbz	r5, 800c254 <__d2b+0x98>
 800c21e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c222:	4405      	add	r5, r0
 800c224:	f8c9 5000 	str.w	r5, [r9]
 800c228:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c22c:	f8c8 0000 	str.w	r0, [r8]
 800c230:	4620      	mov	r0, r4
 800c232:	b003      	add	sp, #12
 800c234:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c238:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c23c:	e7d5      	b.n	800c1ea <__d2b+0x2e>
 800c23e:	6161      	str	r1, [r4, #20]
 800c240:	e7e5      	b.n	800c20e <__d2b+0x52>
 800c242:	a801      	add	r0, sp, #4
 800c244:	f7ff fcde 	bl	800bc04 <__lo0bits>
 800c248:	9b01      	ldr	r3, [sp, #4]
 800c24a:	6163      	str	r3, [r4, #20]
 800c24c:	2201      	movs	r2, #1
 800c24e:	6122      	str	r2, [r4, #16]
 800c250:	3020      	adds	r0, #32
 800c252:	e7e3      	b.n	800c21c <__d2b+0x60>
 800c254:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c258:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c25c:	f8c9 0000 	str.w	r0, [r9]
 800c260:	6918      	ldr	r0, [r3, #16]
 800c262:	f7ff fcaf 	bl	800bbc4 <__hi0bits>
 800c266:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c26a:	e7df      	b.n	800c22c <__d2b+0x70>
 800c26c:	0800d718 	.word	0x0800d718
 800c270:	0800d7a4 	.word	0x0800d7a4

0800c274 <__ratio>:
 800c274:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c278:	4688      	mov	r8, r1
 800c27a:	4669      	mov	r1, sp
 800c27c:	4681      	mov	r9, r0
 800c27e:	f7ff ff4d 	bl	800c11c <__b2d>
 800c282:	a901      	add	r1, sp, #4
 800c284:	4640      	mov	r0, r8
 800c286:	ec55 4b10 	vmov	r4, r5, d0
 800c28a:	f7ff ff47 	bl	800c11c <__b2d>
 800c28e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c292:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800c296:	eba3 0c02 	sub.w	ip, r3, r2
 800c29a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800c29e:	1a9b      	subs	r3, r3, r2
 800c2a0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800c2a4:	ec51 0b10 	vmov	r0, r1, d0
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	bfd6      	itet	le
 800c2ac:	460a      	movle	r2, r1
 800c2ae:	462a      	movgt	r2, r5
 800c2b0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c2b4:	468b      	mov	fp, r1
 800c2b6:	462f      	mov	r7, r5
 800c2b8:	bfd4      	ite	le
 800c2ba:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800c2be:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c2c2:	4620      	mov	r0, r4
 800c2c4:	ee10 2a10 	vmov	r2, s0
 800c2c8:	465b      	mov	r3, fp
 800c2ca:	4639      	mov	r1, r7
 800c2cc:	f7f4 faee 	bl	80008ac <__aeabi_ddiv>
 800c2d0:	ec41 0b10 	vmov	d0, r0, r1
 800c2d4:	b003      	add	sp, #12
 800c2d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c2da <__copybits>:
 800c2da:	3901      	subs	r1, #1
 800c2dc:	b570      	push	{r4, r5, r6, lr}
 800c2de:	1149      	asrs	r1, r1, #5
 800c2e0:	6914      	ldr	r4, [r2, #16]
 800c2e2:	3101      	adds	r1, #1
 800c2e4:	f102 0314 	add.w	r3, r2, #20
 800c2e8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c2ec:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c2f0:	1f05      	subs	r5, r0, #4
 800c2f2:	42a3      	cmp	r3, r4
 800c2f4:	d30c      	bcc.n	800c310 <__copybits+0x36>
 800c2f6:	1aa3      	subs	r3, r4, r2
 800c2f8:	3b11      	subs	r3, #17
 800c2fa:	f023 0303 	bic.w	r3, r3, #3
 800c2fe:	3211      	adds	r2, #17
 800c300:	42a2      	cmp	r2, r4
 800c302:	bf88      	it	hi
 800c304:	2300      	movhi	r3, #0
 800c306:	4418      	add	r0, r3
 800c308:	2300      	movs	r3, #0
 800c30a:	4288      	cmp	r0, r1
 800c30c:	d305      	bcc.n	800c31a <__copybits+0x40>
 800c30e:	bd70      	pop	{r4, r5, r6, pc}
 800c310:	f853 6b04 	ldr.w	r6, [r3], #4
 800c314:	f845 6f04 	str.w	r6, [r5, #4]!
 800c318:	e7eb      	b.n	800c2f2 <__copybits+0x18>
 800c31a:	f840 3b04 	str.w	r3, [r0], #4
 800c31e:	e7f4      	b.n	800c30a <__copybits+0x30>

0800c320 <__any_on>:
 800c320:	f100 0214 	add.w	r2, r0, #20
 800c324:	6900      	ldr	r0, [r0, #16]
 800c326:	114b      	asrs	r3, r1, #5
 800c328:	4298      	cmp	r0, r3
 800c32a:	b510      	push	{r4, lr}
 800c32c:	db11      	blt.n	800c352 <__any_on+0x32>
 800c32e:	dd0a      	ble.n	800c346 <__any_on+0x26>
 800c330:	f011 011f 	ands.w	r1, r1, #31
 800c334:	d007      	beq.n	800c346 <__any_on+0x26>
 800c336:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c33a:	fa24 f001 	lsr.w	r0, r4, r1
 800c33e:	fa00 f101 	lsl.w	r1, r0, r1
 800c342:	428c      	cmp	r4, r1
 800c344:	d10b      	bne.n	800c35e <__any_on+0x3e>
 800c346:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c34a:	4293      	cmp	r3, r2
 800c34c:	d803      	bhi.n	800c356 <__any_on+0x36>
 800c34e:	2000      	movs	r0, #0
 800c350:	bd10      	pop	{r4, pc}
 800c352:	4603      	mov	r3, r0
 800c354:	e7f7      	b.n	800c346 <__any_on+0x26>
 800c356:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c35a:	2900      	cmp	r1, #0
 800c35c:	d0f5      	beq.n	800c34a <__any_on+0x2a>
 800c35e:	2001      	movs	r0, #1
 800c360:	e7f6      	b.n	800c350 <__any_on+0x30>

0800c362 <_calloc_r>:
 800c362:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c364:	fba1 2402 	umull	r2, r4, r1, r2
 800c368:	b94c      	cbnz	r4, 800c37e <_calloc_r+0x1c>
 800c36a:	4611      	mov	r1, r2
 800c36c:	9201      	str	r2, [sp, #4]
 800c36e:	f7fc fa67 	bl	8008840 <_malloc_r>
 800c372:	9a01      	ldr	r2, [sp, #4]
 800c374:	4605      	mov	r5, r0
 800c376:	b930      	cbnz	r0, 800c386 <_calloc_r+0x24>
 800c378:	4628      	mov	r0, r5
 800c37a:	b003      	add	sp, #12
 800c37c:	bd30      	pop	{r4, r5, pc}
 800c37e:	220c      	movs	r2, #12
 800c380:	6002      	str	r2, [r0, #0]
 800c382:	2500      	movs	r5, #0
 800c384:	e7f8      	b.n	800c378 <_calloc_r+0x16>
 800c386:	4621      	mov	r1, r4
 800c388:	f7fc f9e6 	bl	8008758 <memset>
 800c38c:	e7f4      	b.n	800c378 <_calloc_r+0x16>

0800c38e <__ssputs_r>:
 800c38e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c392:	688e      	ldr	r6, [r1, #8]
 800c394:	429e      	cmp	r6, r3
 800c396:	4682      	mov	sl, r0
 800c398:	460c      	mov	r4, r1
 800c39a:	4690      	mov	r8, r2
 800c39c:	461f      	mov	r7, r3
 800c39e:	d838      	bhi.n	800c412 <__ssputs_r+0x84>
 800c3a0:	898a      	ldrh	r2, [r1, #12]
 800c3a2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c3a6:	d032      	beq.n	800c40e <__ssputs_r+0x80>
 800c3a8:	6825      	ldr	r5, [r4, #0]
 800c3aa:	6909      	ldr	r1, [r1, #16]
 800c3ac:	eba5 0901 	sub.w	r9, r5, r1
 800c3b0:	6965      	ldr	r5, [r4, #20]
 800c3b2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c3b6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c3ba:	3301      	adds	r3, #1
 800c3bc:	444b      	add	r3, r9
 800c3be:	106d      	asrs	r5, r5, #1
 800c3c0:	429d      	cmp	r5, r3
 800c3c2:	bf38      	it	cc
 800c3c4:	461d      	movcc	r5, r3
 800c3c6:	0553      	lsls	r3, r2, #21
 800c3c8:	d531      	bpl.n	800c42e <__ssputs_r+0xa0>
 800c3ca:	4629      	mov	r1, r5
 800c3cc:	f7fc fa38 	bl	8008840 <_malloc_r>
 800c3d0:	4606      	mov	r6, r0
 800c3d2:	b950      	cbnz	r0, 800c3ea <__ssputs_r+0x5c>
 800c3d4:	230c      	movs	r3, #12
 800c3d6:	f8ca 3000 	str.w	r3, [sl]
 800c3da:	89a3      	ldrh	r3, [r4, #12]
 800c3dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c3e0:	81a3      	strh	r3, [r4, #12]
 800c3e2:	f04f 30ff 	mov.w	r0, #4294967295
 800c3e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c3ea:	6921      	ldr	r1, [r4, #16]
 800c3ec:	464a      	mov	r2, r9
 800c3ee:	f7ff fadd 	bl	800b9ac <memcpy>
 800c3f2:	89a3      	ldrh	r3, [r4, #12]
 800c3f4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c3f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c3fc:	81a3      	strh	r3, [r4, #12]
 800c3fe:	6126      	str	r6, [r4, #16]
 800c400:	6165      	str	r5, [r4, #20]
 800c402:	444e      	add	r6, r9
 800c404:	eba5 0509 	sub.w	r5, r5, r9
 800c408:	6026      	str	r6, [r4, #0]
 800c40a:	60a5      	str	r5, [r4, #8]
 800c40c:	463e      	mov	r6, r7
 800c40e:	42be      	cmp	r6, r7
 800c410:	d900      	bls.n	800c414 <__ssputs_r+0x86>
 800c412:	463e      	mov	r6, r7
 800c414:	6820      	ldr	r0, [r4, #0]
 800c416:	4632      	mov	r2, r6
 800c418:	4641      	mov	r1, r8
 800c41a:	f000 fd7f 	bl	800cf1c <memmove>
 800c41e:	68a3      	ldr	r3, [r4, #8]
 800c420:	1b9b      	subs	r3, r3, r6
 800c422:	60a3      	str	r3, [r4, #8]
 800c424:	6823      	ldr	r3, [r4, #0]
 800c426:	4433      	add	r3, r6
 800c428:	6023      	str	r3, [r4, #0]
 800c42a:	2000      	movs	r0, #0
 800c42c:	e7db      	b.n	800c3e6 <__ssputs_r+0x58>
 800c42e:	462a      	mov	r2, r5
 800c430:	f000 fd8e 	bl	800cf50 <_realloc_r>
 800c434:	4606      	mov	r6, r0
 800c436:	2800      	cmp	r0, #0
 800c438:	d1e1      	bne.n	800c3fe <__ssputs_r+0x70>
 800c43a:	6921      	ldr	r1, [r4, #16]
 800c43c:	4650      	mov	r0, sl
 800c43e:	f7fc f993 	bl	8008768 <_free_r>
 800c442:	e7c7      	b.n	800c3d4 <__ssputs_r+0x46>

0800c444 <_svfiprintf_r>:
 800c444:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c448:	4698      	mov	r8, r3
 800c44a:	898b      	ldrh	r3, [r1, #12]
 800c44c:	061b      	lsls	r3, r3, #24
 800c44e:	b09d      	sub	sp, #116	; 0x74
 800c450:	4607      	mov	r7, r0
 800c452:	460d      	mov	r5, r1
 800c454:	4614      	mov	r4, r2
 800c456:	d50e      	bpl.n	800c476 <_svfiprintf_r+0x32>
 800c458:	690b      	ldr	r3, [r1, #16]
 800c45a:	b963      	cbnz	r3, 800c476 <_svfiprintf_r+0x32>
 800c45c:	2140      	movs	r1, #64	; 0x40
 800c45e:	f7fc f9ef 	bl	8008840 <_malloc_r>
 800c462:	6028      	str	r0, [r5, #0]
 800c464:	6128      	str	r0, [r5, #16]
 800c466:	b920      	cbnz	r0, 800c472 <_svfiprintf_r+0x2e>
 800c468:	230c      	movs	r3, #12
 800c46a:	603b      	str	r3, [r7, #0]
 800c46c:	f04f 30ff 	mov.w	r0, #4294967295
 800c470:	e0d1      	b.n	800c616 <_svfiprintf_r+0x1d2>
 800c472:	2340      	movs	r3, #64	; 0x40
 800c474:	616b      	str	r3, [r5, #20]
 800c476:	2300      	movs	r3, #0
 800c478:	9309      	str	r3, [sp, #36]	; 0x24
 800c47a:	2320      	movs	r3, #32
 800c47c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c480:	f8cd 800c 	str.w	r8, [sp, #12]
 800c484:	2330      	movs	r3, #48	; 0x30
 800c486:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800c630 <_svfiprintf_r+0x1ec>
 800c48a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c48e:	f04f 0901 	mov.w	r9, #1
 800c492:	4623      	mov	r3, r4
 800c494:	469a      	mov	sl, r3
 800c496:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c49a:	b10a      	cbz	r2, 800c4a0 <_svfiprintf_r+0x5c>
 800c49c:	2a25      	cmp	r2, #37	; 0x25
 800c49e:	d1f9      	bne.n	800c494 <_svfiprintf_r+0x50>
 800c4a0:	ebba 0b04 	subs.w	fp, sl, r4
 800c4a4:	d00b      	beq.n	800c4be <_svfiprintf_r+0x7a>
 800c4a6:	465b      	mov	r3, fp
 800c4a8:	4622      	mov	r2, r4
 800c4aa:	4629      	mov	r1, r5
 800c4ac:	4638      	mov	r0, r7
 800c4ae:	f7ff ff6e 	bl	800c38e <__ssputs_r>
 800c4b2:	3001      	adds	r0, #1
 800c4b4:	f000 80aa 	beq.w	800c60c <_svfiprintf_r+0x1c8>
 800c4b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c4ba:	445a      	add	r2, fp
 800c4bc:	9209      	str	r2, [sp, #36]	; 0x24
 800c4be:	f89a 3000 	ldrb.w	r3, [sl]
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	f000 80a2 	beq.w	800c60c <_svfiprintf_r+0x1c8>
 800c4c8:	2300      	movs	r3, #0
 800c4ca:	f04f 32ff 	mov.w	r2, #4294967295
 800c4ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c4d2:	f10a 0a01 	add.w	sl, sl, #1
 800c4d6:	9304      	str	r3, [sp, #16]
 800c4d8:	9307      	str	r3, [sp, #28]
 800c4da:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c4de:	931a      	str	r3, [sp, #104]	; 0x68
 800c4e0:	4654      	mov	r4, sl
 800c4e2:	2205      	movs	r2, #5
 800c4e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c4e8:	4851      	ldr	r0, [pc, #324]	; (800c630 <_svfiprintf_r+0x1ec>)
 800c4ea:	f7f3 fea9 	bl	8000240 <memchr>
 800c4ee:	9a04      	ldr	r2, [sp, #16]
 800c4f0:	b9d8      	cbnz	r0, 800c52a <_svfiprintf_r+0xe6>
 800c4f2:	06d0      	lsls	r0, r2, #27
 800c4f4:	bf44      	itt	mi
 800c4f6:	2320      	movmi	r3, #32
 800c4f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c4fc:	0711      	lsls	r1, r2, #28
 800c4fe:	bf44      	itt	mi
 800c500:	232b      	movmi	r3, #43	; 0x2b
 800c502:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c506:	f89a 3000 	ldrb.w	r3, [sl]
 800c50a:	2b2a      	cmp	r3, #42	; 0x2a
 800c50c:	d015      	beq.n	800c53a <_svfiprintf_r+0xf6>
 800c50e:	9a07      	ldr	r2, [sp, #28]
 800c510:	4654      	mov	r4, sl
 800c512:	2000      	movs	r0, #0
 800c514:	f04f 0c0a 	mov.w	ip, #10
 800c518:	4621      	mov	r1, r4
 800c51a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c51e:	3b30      	subs	r3, #48	; 0x30
 800c520:	2b09      	cmp	r3, #9
 800c522:	d94e      	bls.n	800c5c2 <_svfiprintf_r+0x17e>
 800c524:	b1b0      	cbz	r0, 800c554 <_svfiprintf_r+0x110>
 800c526:	9207      	str	r2, [sp, #28]
 800c528:	e014      	b.n	800c554 <_svfiprintf_r+0x110>
 800c52a:	eba0 0308 	sub.w	r3, r0, r8
 800c52e:	fa09 f303 	lsl.w	r3, r9, r3
 800c532:	4313      	orrs	r3, r2
 800c534:	9304      	str	r3, [sp, #16]
 800c536:	46a2      	mov	sl, r4
 800c538:	e7d2      	b.n	800c4e0 <_svfiprintf_r+0x9c>
 800c53a:	9b03      	ldr	r3, [sp, #12]
 800c53c:	1d19      	adds	r1, r3, #4
 800c53e:	681b      	ldr	r3, [r3, #0]
 800c540:	9103      	str	r1, [sp, #12]
 800c542:	2b00      	cmp	r3, #0
 800c544:	bfbb      	ittet	lt
 800c546:	425b      	neglt	r3, r3
 800c548:	f042 0202 	orrlt.w	r2, r2, #2
 800c54c:	9307      	strge	r3, [sp, #28]
 800c54e:	9307      	strlt	r3, [sp, #28]
 800c550:	bfb8      	it	lt
 800c552:	9204      	strlt	r2, [sp, #16]
 800c554:	7823      	ldrb	r3, [r4, #0]
 800c556:	2b2e      	cmp	r3, #46	; 0x2e
 800c558:	d10c      	bne.n	800c574 <_svfiprintf_r+0x130>
 800c55a:	7863      	ldrb	r3, [r4, #1]
 800c55c:	2b2a      	cmp	r3, #42	; 0x2a
 800c55e:	d135      	bne.n	800c5cc <_svfiprintf_r+0x188>
 800c560:	9b03      	ldr	r3, [sp, #12]
 800c562:	1d1a      	adds	r2, r3, #4
 800c564:	681b      	ldr	r3, [r3, #0]
 800c566:	9203      	str	r2, [sp, #12]
 800c568:	2b00      	cmp	r3, #0
 800c56a:	bfb8      	it	lt
 800c56c:	f04f 33ff 	movlt.w	r3, #4294967295
 800c570:	3402      	adds	r4, #2
 800c572:	9305      	str	r3, [sp, #20]
 800c574:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c640 <_svfiprintf_r+0x1fc>
 800c578:	7821      	ldrb	r1, [r4, #0]
 800c57a:	2203      	movs	r2, #3
 800c57c:	4650      	mov	r0, sl
 800c57e:	f7f3 fe5f 	bl	8000240 <memchr>
 800c582:	b140      	cbz	r0, 800c596 <_svfiprintf_r+0x152>
 800c584:	2340      	movs	r3, #64	; 0x40
 800c586:	eba0 000a 	sub.w	r0, r0, sl
 800c58a:	fa03 f000 	lsl.w	r0, r3, r0
 800c58e:	9b04      	ldr	r3, [sp, #16]
 800c590:	4303      	orrs	r3, r0
 800c592:	3401      	adds	r4, #1
 800c594:	9304      	str	r3, [sp, #16]
 800c596:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c59a:	4826      	ldr	r0, [pc, #152]	; (800c634 <_svfiprintf_r+0x1f0>)
 800c59c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c5a0:	2206      	movs	r2, #6
 800c5a2:	f7f3 fe4d 	bl	8000240 <memchr>
 800c5a6:	2800      	cmp	r0, #0
 800c5a8:	d038      	beq.n	800c61c <_svfiprintf_r+0x1d8>
 800c5aa:	4b23      	ldr	r3, [pc, #140]	; (800c638 <_svfiprintf_r+0x1f4>)
 800c5ac:	bb1b      	cbnz	r3, 800c5f6 <_svfiprintf_r+0x1b2>
 800c5ae:	9b03      	ldr	r3, [sp, #12]
 800c5b0:	3307      	adds	r3, #7
 800c5b2:	f023 0307 	bic.w	r3, r3, #7
 800c5b6:	3308      	adds	r3, #8
 800c5b8:	9303      	str	r3, [sp, #12]
 800c5ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c5bc:	4433      	add	r3, r6
 800c5be:	9309      	str	r3, [sp, #36]	; 0x24
 800c5c0:	e767      	b.n	800c492 <_svfiprintf_r+0x4e>
 800c5c2:	fb0c 3202 	mla	r2, ip, r2, r3
 800c5c6:	460c      	mov	r4, r1
 800c5c8:	2001      	movs	r0, #1
 800c5ca:	e7a5      	b.n	800c518 <_svfiprintf_r+0xd4>
 800c5cc:	2300      	movs	r3, #0
 800c5ce:	3401      	adds	r4, #1
 800c5d0:	9305      	str	r3, [sp, #20]
 800c5d2:	4619      	mov	r1, r3
 800c5d4:	f04f 0c0a 	mov.w	ip, #10
 800c5d8:	4620      	mov	r0, r4
 800c5da:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c5de:	3a30      	subs	r2, #48	; 0x30
 800c5e0:	2a09      	cmp	r2, #9
 800c5e2:	d903      	bls.n	800c5ec <_svfiprintf_r+0x1a8>
 800c5e4:	2b00      	cmp	r3, #0
 800c5e6:	d0c5      	beq.n	800c574 <_svfiprintf_r+0x130>
 800c5e8:	9105      	str	r1, [sp, #20]
 800c5ea:	e7c3      	b.n	800c574 <_svfiprintf_r+0x130>
 800c5ec:	fb0c 2101 	mla	r1, ip, r1, r2
 800c5f0:	4604      	mov	r4, r0
 800c5f2:	2301      	movs	r3, #1
 800c5f4:	e7f0      	b.n	800c5d8 <_svfiprintf_r+0x194>
 800c5f6:	ab03      	add	r3, sp, #12
 800c5f8:	9300      	str	r3, [sp, #0]
 800c5fa:	462a      	mov	r2, r5
 800c5fc:	4b0f      	ldr	r3, [pc, #60]	; (800c63c <_svfiprintf_r+0x1f8>)
 800c5fe:	a904      	add	r1, sp, #16
 800c600:	4638      	mov	r0, r7
 800c602:	f7fc fa31 	bl	8008a68 <_printf_float>
 800c606:	1c42      	adds	r2, r0, #1
 800c608:	4606      	mov	r6, r0
 800c60a:	d1d6      	bne.n	800c5ba <_svfiprintf_r+0x176>
 800c60c:	89ab      	ldrh	r3, [r5, #12]
 800c60e:	065b      	lsls	r3, r3, #25
 800c610:	f53f af2c 	bmi.w	800c46c <_svfiprintf_r+0x28>
 800c614:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c616:	b01d      	add	sp, #116	; 0x74
 800c618:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c61c:	ab03      	add	r3, sp, #12
 800c61e:	9300      	str	r3, [sp, #0]
 800c620:	462a      	mov	r2, r5
 800c622:	4b06      	ldr	r3, [pc, #24]	; (800c63c <_svfiprintf_r+0x1f8>)
 800c624:	a904      	add	r1, sp, #16
 800c626:	4638      	mov	r0, r7
 800c628:	f7fc fcc2 	bl	8008fb0 <_printf_i>
 800c62c:	e7eb      	b.n	800c606 <_svfiprintf_r+0x1c2>
 800c62e:	bf00      	nop
 800c630:	0800d8fc 	.word	0x0800d8fc
 800c634:	0800d906 	.word	0x0800d906
 800c638:	08008a69 	.word	0x08008a69
 800c63c:	0800c38f 	.word	0x0800c38f
 800c640:	0800d902 	.word	0x0800d902

0800c644 <__sfputc_r>:
 800c644:	6893      	ldr	r3, [r2, #8]
 800c646:	3b01      	subs	r3, #1
 800c648:	2b00      	cmp	r3, #0
 800c64a:	b410      	push	{r4}
 800c64c:	6093      	str	r3, [r2, #8]
 800c64e:	da08      	bge.n	800c662 <__sfputc_r+0x1e>
 800c650:	6994      	ldr	r4, [r2, #24]
 800c652:	42a3      	cmp	r3, r4
 800c654:	db01      	blt.n	800c65a <__sfputc_r+0x16>
 800c656:	290a      	cmp	r1, #10
 800c658:	d103      	bne.n	800c662 <__sfputc_r+0x1e>
 800c65a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c65e:	f000 b967 	b.w	800c930 <__swbuf_r>
 800c662:	6813      	ldr	r3, [r2, #0]
 800c664:	1c58      	adds	r0, r3, #1
 800c666:	6010      	str	r0, [r2, #0]
 800c668:	7019      	strb	r1, [r3, #0]
 800c66a:	4608      	mov	r0, r1
 800c66c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c670:	4770      	bx	lr

0800c672 <__sfputs_r>:
 800c672:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c674:	4606      	mov	r6, r0
 800c676:	460f      	mov	r7, r1
 800c678:	4614      	mov	r4, r2
 800c67a:	18d5      	adds	r5, r2, r3
 800c67c:	42ac      	cmp	r4, r5
 800c67e:	d101      	bne.n	800c684 <__sfputs_r+0x12>
 800c680:	2000      	movs	r0, #0
 800c682:	e007      	b.n	800c694 <__sfputs_r+0x22>
 800c684:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c688:	463a      	mov	r2, r7
 800c68a:	4630      	mov	r0, r6
 800c68c:	f7ff ffda 	bl	800c644 <__sfputc_r>
 800c690:	1c43      	adds	r3, r0, #1
 800c692:	d1f3      	bne.n	800c67c <__sfputs_r+0xa>
 800c694:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c698 <_vfiprintf_r>:
 800c698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c69c:	460d      	mov	r5, r1
 800c69e:	b09d      	sub	sp, #116	; 0x74
 800c6a0:	4614      	mov	r4, r2
 800c6a2:	4698      	mov	r8, r3
 800c6a4:	4606      	mov	r6, r0
 800c6a6:	b118      	cbz	r0, 800c6b0 <_vfiprintf_r+0x18>
 800c6a8:	6983      	ldr	r3, [r0, #24]
 800c6aa:	b90b      	cbnz	r3, 800c6b0 <_vfiprintf_r+0x18>
 800c6ac:	f000 fb30 	bl	800cd10 <__sinit>
 800c6b0:	4b89      	ldr	r3, [pc, #548]	; (800c8d8 <_vfiprintf_r+0x240>)
 800c6b2:	429d      	cmp	r5, r3
 800c6b4:	d11b      	bne.n	800c6ee <_vfiprintf_r+0x56>
 800c6b6:	6875      	ldr	r5, [r6, #4]
 800c6b8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c6ba:	07d9      	lsls	r1, r3, #31
 800c6bc:	d405      	bmi.n	800c6ca <_vfiprintf_r+0x32>
 800c6be:	89ab      	ldrh	r3, [r5, #12]
 800c6c0:	059a      	lsls	r2, r3, #22
 800c6c2:	d402      	bmi.n	800c6ca <_vfiprintf_r+0x32>
 800c6c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c6c6:	f000 fbc1 	bl	800ce4c <__retarget_lock_acquire_recursive>
 800c6ca:	89ab      	ldrh	r3, [r5, #12]
 800c6cc:	071b      	lsls	r3, r3, #28
 800c6ce:	d501      	bpl.n	800c6d4 <_vfiprintf_r+0x3c>
 800c6d0:	692b      	ldr	r3, [r5, #16]
 800c6d2:	b9eb      	cbnz	r3, 800c710 <_vfiprintf_r+0x78>
 800c6d4:	4629      	mov	r1, r5
 800c6d6:	4630      	mov	r0, r6
 800c6d8:	f000 f98a 	bl	800c9f0 <__swsetup_r>
 800c6dc:	b1c0      	cbz	r0, 800c710 <_vfiprintf_r+0x78>
 800c6de:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c6e0:	07dc      	lsls	r4, r3, #31
 800c6e2:	d50e      	bpl.n	800c702 <_vfiprintf_r+0x6a>
 800c6e4:	f04f 30ff 	mov.w	r0, #4294967295
 800c6e8:	b01d      	add	sp, #116	; 0x74
 800c6ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6ee:	4b7b      	ldr	r3, [pc, #492]	; (800c8dc <_vfiprintf_r+0x244>)
 800c6f0:	429d      	cmp	r5, r3
 800c6f2:	d101      	bne.n	800c6f8 <_vfiprintf_r+0x60>
 800c6f4:	68b5      	ldr	r5, [r6, #8]
 800c6f6:	e7df      	b.n	800c6b8 <_vfiprintf_r+0x20>
 800c6f8:	4b79      	ldr	r3, [pc, #484]	; (800c8e0 <_vfiprintf_r+0x248>)
 800c6fa:	429d      	cmp	r5, r3
 800c6fc:	bf08      	it	eq
 800c6fe:	68f5      	ldreq	r5, [r6, #12]
 800c700:	e7da      	b.n	800c6b8 <_vfiprintf_r+0x20>
 800c702:	89ab      	ldrh	r3, [r5, #12]
 800c704:	0598      	lsls	r0, r3, #22
 800c706:	d4ed      	bmi.n	800c6e4 <_vfiprintf_r+0x4c>
 800c708:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c70a:	f000 fba0 	bl	800ce4e <__retarget_lock_release_recursive>
 800c70e:	e7e9      	b.n	800c6e4 <_vfiprintf_r+0x4c>
 800c710:	2300      	movs	r3, #0
 800c712:	9309      	str	r3, [sp, #36]	; 0x24
 800c714:	2320      	movs	r3, #32
 800c716:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c71a:	f8cd 800c 	str.w	r8, [sp, #12]
 800c71e:	2330      	movs	r3, #48	; 0x30
 800c720:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c8e4 <_vfiprintf_r+0x24c>
 800c724:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c728:	f04f 0901 	mov.w	r9, #1
 800c72c:	4623      	mov	r3, r4
 800c72e:	469a      	mov	sl, r3
 800c730:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c734:	b10a      	cbz	r2, 800c73a <_vfiprintf_r+0xa2>
 800c736:	2a25      	cmp	r2, #37	; 0x25
 800c738:	d1f9      	bne.n	800c72e <_vfiprintf_r+0x96>
 800c73a:	ebba 0b04 	subs.w	fp, sl, r4
 800c73e:	d00b      	beq.n	800c758 <_vfiprintf_r+0xc0>
 800c740:	465b      	mov	r3, fp
 800c742:	4622      	mov	r2, r4
 800c744:	4629      	mov	r1, r5
 800c746:	4630      	mov	r0, r6
 800c748:	f7ff ff93 	bl	800c672 <__sfputs_r>
 800c74c:	3001      	adds	r0, #1
 800c74e:	f000 80aa 	beq.w	800c8a6 <_vfiprintf_r+0x20e>
 800c752:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c754:	445a      	add	r2, fp
 800c756:	9209      	str	r2, [sp, #36]	; 0x24
 800c758:	f89a 3000 	ldrb.w	r3, [sl]
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	f000 80a2 	beq.w	800c8a6 <_vfiprintf_r+0x20e>
 800c762:	2300      	movs	r3, #0
 800c764:	f04f 32ff 	mov.w	r2, #4294967295
 800c768:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c76c:	f10a 0a01 	add.w	sl, sl, #1
 800c770:	9304      	str	r3, [sp, #16]
 800c772:	9307      	str	r3, [sp, #28]
 800c774:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c778:	931a      	str	r3, [sp, #104]	; 0x68
 800c77a:	4654      	mov	r4, sl
 800c77c:	2205      	movs	r2, #5
 800c77e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c782:	4858      	ldr	r0, [pc, #352]	; (800c8e4 <_vfiprintf_r+0x24c>)
 800c784:	f7f3 fd5c 	bl	8000240 <memchr>
 800c788:	9a04      	ldr	r2, [sp, #16]
 800c78a:	b9d8      	cbnz	r0, 800c7c4 <_vfiprintf_r+0x12c>
 800c78c:	06d1      	lsls	r1, r2, #27
 800c78e:	bf44      	itt	mi
 800c790:	2320      	movmi	r3, #32
 800c792:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c796:	0713      	lsls	r3, r2, #28
 800c798:	bf44      	itt	mi
 800c79a:	232b      	movmi	r3, #43	; 0x2b
 800c79c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c7a0:	f89a 3000 	ldrb.w	r3, [sl]
 800c7a4:	2b2a      	cmp	r3, #42	; 0x2a
 800c7a6:	d015      	beq.n	800c7d4 <_vfiprintf_r+0x13c>
 800c7a8:	9a07      	ldr	r2, [sp, #28]
 800c7aa:	4654      	mov	r4, sl
 800c7ac:	2000      	movs	r0, #0
 800c7ae:	f04f 0c0a 	mov.w	ip, #10
 800c7b2:	4621      	mov	r1, r4
 800c7b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c7b8:	3b30      	subs	r3, #48	; 0x30
 800c7ba:	2b09      	cmp	r3, #9
 800c7bc:	d94e      	bls.n	800c85c <_vfiprintf_r+0x1c4>
 800c7be:	b1b0      	cbz	r0, 800c7ee <_vfiprintf_r+0x156>
 800c7c0:	9207      	str	r2, [sp, #28]
 800c7c2:	e014      	b.n	800c7ee <_vfiprintf_r+0x156>
 800c7c4:	eba0 0308 	sub.w	r3, r0, r8
 800c7c8:	fa09 f303 	lsl.w	r3, r9, r3
 800c7cc:	4313      	orrs	r3, r2
 800c7ce:	9304      	str	r3, [sp, #16]
 800c7d0:	46a2      	mov	sl, r4
 800c7d2:	e7d2      	b.n	800c77a <_vfiprintf_r+0xe2>
 800c7d4:	9b03      	ldr	r3, [sp, #12]
 800c7d6:	1d19      	adds	r1, r3, #4
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	9103      	str	r1, [sp, #12]
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	bfbb      	ittet	lt
 800c7e0:	425b      	neglt	r3, r3
 800c7e2:	f042 0202 	orrlt.w	r2, r2, #2
 800c7e6:	9307      	strge	r3, [sp, #28]
 800c7e8:	9307      	strlt	r3, [sp, #28]
 800c7ea:	bfb8      	it	lt
 800c7ec:	9204      	strlt	r2, [sp, #16]
 800c7ee:	7823      	ldrb	r3, [r4, #0]
 800c7f0:	2b2e      	cmp	r3, #46	; 0x2e
 800c7f2:	d10c      	bne.n	800c80e <_vfiprintf_r+0x176>
 800c7f4:	7863      	ldrb	r3, [r4, #1]
 800c7f6:	2b2a      	cmp	r3, #42	; 0x2a
 800c7f8:	d135      	bne.n	800c866 <_vfiprintf_r+0x1ce>
 800c7fa:	9b03      	ldr	r3, [sp, #12]
 800c7fc:	1d1a      	adds	r2, r3, #4
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	9203      	str	r2, [sp, #12]
 800c802:	2b00      	cmp	r3, #0
 800c804:	bfb8      	it	lt
 800c806:	f04f 33ff 	movlt.w	r3, #4294967295
 800c80a:	3402      	adds	r4, #2
 800c80c:	9305      	str	r3, [sp, #20]
 800c80e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c8f4 <_vfiprintf_r+0x25c>
 800c812:	7821      	ldrb	r1, [r4, #0]
 800c814:	2203      	movs	r2, #3
 800c816:	4650      	mov	r0, sl
 800c818:	f7f3 fd12 	bl	8000240 <memchr>
 800c81c:	b140      	cbz	r0, 800c830 <_vfiprintf_r+0x198>
 800c81e:	2340      	movs	r3, #64	; 0x40
 800c820:	eba0 000a 	sub.w	r0, r0, sl
 800c824:	fa03 f000 	lsl.w	r0, r3, r0
 800c828:	9b04      	ldr	r3, [sp, #16]
 800c82a:	4303      	orrs	r3, r0
 800c82c:	3401      	adds	r4, #1
 800c82e:	9304      	str	r3, [sp, #16]
 800c830:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c834:	482c      	ldr	r0, [pc, #176]	; (800c8e8 <_vfiprintf_r+0x250>)
 800c836:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c83a:	2206      	movs	r2, #6
 800c83c:	f7f3 fd00 	bl	8000240 <memchr>
 800c840:	2800      	cmp	r0, #0
 800c842:	d03f      	beq.n	800c8c4 <_vfiprintf_r+0x22c>
 800c844:	4b29      	ldr	r3, [pc, #164]	; (800c8ec <_vfiprintf_r+0x254>)
 800c846:	bb1b      	cbnz	r3, 800c890 <_vfiprintf_r+0x1f8>
 800c848:	9b03      	ldr	r3, [sp, #12]
 800c84a:	3307      	adds	r3, #7
 800c84c:	f023 0307 	bic.w	r3, r3, #7
 800c850:	3308      	adds	r3, #8
 800c852:	9303      	str	r3, [sp, #12]
 800c854:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c856:	443b      	add	r3, r7
 800c858:	9309      	str	r3, [sp, #36]	; 0x24
 800c85a:	e767      	b.n	800c72c <_vfiprintf_r+0x94>
 800c85c:	fb0c 3202 	mla	r2, ip, r2, r3
 800c860:	460c      	mov	r4, r1
 800c862:	2001      	movs	r0, #1
 800c864:	e7a5      	b.n	800c7b2 <_vfiprintf_r+0x11a>
 800c866:	2300      	movs	r3, #0
 800c868:	3401      	adds	r4, #1
 800c86a:	9305      	str	r3, [sp, #20]
 800c86c:	4619      	mov	r1, r3
 800c86e:	f04f 0c0a 	mov.w	ip, #10
 800c872:	4620      	mov	r0, r4
 800c874:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c878:	3a30      	subs	r2, #48	; 0x30
 800c87a:	2a09      	cmp	r2, #9
 800c87c:	d903      	bls.n	800c886 <_vfiprintf_r+0x1ee>
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d0c5      	beq.n	800c80e <_vfiprintf_r+0x176>
 800c882:	9105      	str	r1, [sp, #20]
 800c884:	e7c3      	b.n	800c80e <_vfiprintf_r+0x176>
 800c886:	fb0c 2101 	mla	r1, ip, r1, r2
 800c88a:	4604      	mov	r4, r0
 800c88c:	2301      	movs	r3, #1
 800c88e:	e7f0      	b.n	800c872 <_vfiprintf_r+0x1da>
 800c890:	ab03      	add	r3, sp, #12
 800c892:	9300      	str	r3, [sp, #0]
 800c894:	462a      	mov	r2, r5
 800c896:	4b16      	ldr	r3, [pc, #88]	; (800c8f0 <_vfiprintf_r+0x258>)
 800c898:	a904      	add	r1, sp, #16
 800c89a:	4630      	mov	r0, r6
 800c89c:	f7fc f8e4 	bl	8008a68 <_printf_float>
 800c8a0:	4607      	mov	r7, r0
 800c8a2:	1c78      	adds	r0, r7, #1
 800c8a4:	d1d6      	bne.n	800c854 <_vfiprintf_r+0x1bc>
 800c8a6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c8a8:	07d9      	lsls	r1, r3, #31
 800c8aa:	d405      	bmi.n	800c8b8 <_vfiprintf_r+0x220>
 800c8ac:	89ab      	ldrh	r3, [r5, #12]
 800c8ae:	059a      	lsls	r2, r3, #22
 800c8b0:	d402      	bmi.n	800c8b8 <_vfiprintf_r+0x220>
 800c8b2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c8b4:	f000 facb 	bl	800ce4e <__retarget_lock_release_recursive>
 800c8b8:	89ab      	ldrh	r3, [r5, #12]
 800c8ba:	065b      	lsls	r3, r3, #25
 800c8bc:	f53f af12 	bmi.w	800c6e4 <_vfiprintf_r+0x4c>
 800c8c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c8c2:	e711      	b.n	800c6e8 <_vfiprintf_r+0x50>
 800c8c4:	ab03      	add	r3, sp, #12
 800c8c6:	9300      	str	r3, [sp, #0]
 800c8c8:	462a      	mov	r2, r5
 800c8ca:	4b09      	ldr	r3, [pc, #36]	; (800c8f0 <_vfiprintf_r+0x258>)
 800c8cc:	a904      	add	r1, sp, #16
 800c8ce:	4630      	mov	r0, r6
 800c8d0:	f7fc fb6e 	bl	8008fb0 <_printf_i>
 800c8d4:	e7e4      	b.n	800c8a0 <_vfiprintf_r+0x208>
 800c8d6:	bf00      	nop
 800c8d8:	0800d930 	.word	0x0800d930
 800c8dc:	0800d950 	.word	0x0800d950
 800c8e0:	0800d910 	.word	0x0800d910
 800c8e4:	0800d8fc 	.word	0x0800d8fc
 800c8e8:	0800d906 	.word	0x0800d906
 800c8ec:	08008a69 	.word	0x08008a69
 800c8f0:	0800c673 	.word	0x0800c673
 800c8f4:	0800d902 	.word	0x0800d902

0800c8f8 <nan>:
 800c8f8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800c900 <nan+0x8>
 800c8fc:	4770      	bx	lr
 800c8fe:	bf00      	nop
 800c900:	00000000 	.word	0x00000000
 800c904:	7ff80000 	.word	0x7ff80000

0800c908 <strncmp>:
 800c908:	b510      	push	{r4, lr}
 800c90a:	b17a      	cbz	r2, 800c92c <strncmp+0x24>
 800c90c:	4603      	mov	r3, r0
 800c90e:	3901      	subs	r1, #1
 800c910:	1884      	adds	r4, r0, r2
 800c912:	f813 0b01 	ldrb.w	r0, [r3], #1
 800c916:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800c91a:	4290      	cmp	r0, r2
 800c91c:	d101      	bne.n	800c922 <strncmp+0x1a>
 800c91e:	42a3      	cmp	r3, r4
 800c920:	d101      	bne.n	800c926 <strncmp+0x1e>
 800c922:	1a80      	subs	r0, r0, r2
 800c924:	bd10      	pop	{r4, pc}
 800c926:	2800      	cmp	r0, #0
 800c928:	d1f3      	bne.n	800c912 <strncmp+0xa>
 800c92a:	e7fa      	b.n	800c922 <strncmp+0x1a>
 800c92c:	4610      	mov	r0, r2
 800c92e:	e7f9      	b.n	800c924 <strncmp+0x1c>

0800c930 <__swbuf_r>:
 800c930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c932:	460e      	mov	r6, r1
 800c934:	4614      	mov	r4, r2
 800c936:	4605      	mov	r5, r0
 800c938:	b118      	cbz	r0, 800c942 <__swbuf_r+0x12>
 800c93a:	6983      	ldr	r3, [r0, #24]
 800c93c:	b90b      	cbnz	r3, 800c942 <__swbuf_r+0x12>
 800c93e:	f000 f9e7 	bl	800cd10 <__sinit>
 800c942:	4b21      	ldr	r3, [pc, #132]	; (800c9c8 <__swbuf_r+0x98>)
 800c944:	429c      	cmp	r4, r3
 800c946:	d12b      	bne.n	800c9a0 <__swbuf_r+0x70>
 800c948:	686c      	ldr	r4, [r5, #4]
 800c94a:	69a3      	ldr	r3, [r4, #24]
 800c94c:	60a3      	str	r3, [r4, #8]
 800c94e:	89a3      	ldrh	r3, [r4, #12]
 800c950:	071a      	lsls	r2, r3, #28
 800c952:	d52f      	bpl.n	800c9b4 <__swbuf_r+0x84>
 800c954:	6923      	ldr	r3, [r4, #16]
 800c956:	b36b      	cbz	r3, 800c9b4 <__swbuf_r+0x84>
 800c958:	6923      	ldr	r3, [r4, #16]
 800c95a:	6820      	ldr	r0, [r4, #0]
 800c95c:	1ac0      	subs	r0, r0, r3
 800c95e:	6963      	ldr	r3, [r4, #20]
 800c960:	b2f6      	uxtb	r6, r6
 800c962:	4283      	cmp	r3, r0
 800c964:	4637      	mov	r7, r6
 800c966:	dc04      	bgt.n	800c972 <__swbuf_r+0x42>
 800c968:	4621      	mov	r1, r4
 800c96a:	4628      	mov	r0, r5
 800c96c:	f000 f93c 	bl	800cbe8 <_fflush_r>
 800c970:	bb30      	cbnz	r0, 800c9c0 <__swbuf_r+0x90>
 800c972:	68a3      	ldr	r3, [r4, #8]
 800c974:	3b01      	subs	r3, #1
 800c976:	60a3      	str	r3, [r4, #8]
 800c978:	6823      	ldr	r3, [r4, #0]
 800c97a:	1c5a      	adds	r2, r3, #1
 800c97c:	6022      	str	r2, [r4, #0]
 800c97e:	701e      	strb	r6, [r3, #0]
 800c980:	6963      	ldr	r3, [r4, #20]
 800c982:	3001      	adds	r0, #1
 800c984:	4283      	cmp	r3, r0
 800c986:	d004      	beq.n	800c992 <__swbuf_r+0x62>
 800c988:	89a3      	ldrh	r3, [r4, #12]
 800c98a:	07db      	lsls	r3, r3, #31
 800c98c:	d506      	bpl.n	800c99c <__swbuf_r+0x6c>
 800c98e:	2e0a      	cmp	r6, #10
 800c990:	d104      	bne.n	800c99c <__swbuf_r+0x6c>
 800c992:	4621      	mov	r1, r4
 800c994:	4628      	mov	r0, r5
 800c996:	f000 f927 	bl	800cbe8 <_fflush_r>
 800c99a:	b988      	cbnz	r0, 800c9c0 <__swbuf_r+0x90>
 800c99c:	4638      	mov	r0, r7
 800c99e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c9a0:	4b0a      	ldr	r3, [pc, #40]	; (800c9cc <__swbuf_r+0x9c>)
 800c9a2:	429c      	cmp	r4, r3
 800c9a4:	d101      	bne.n	800c9aa <__swbuf_r+0x7a>
 800c9a6:	68ac      	ldr	r4, [r5, #8]
 800c9a8:	e7cf      	b.n	800c94a <__swbuf_r+0x1a>
 800c9aa:	4b09      	ldr	r3, [pc, #36]	; (800c9d0 <__swbuf_r+0xa0>)
 800c9ac:	429c      	cmp	r4, r3
 800c9ae:	bf08      	it	eq
 800c9b0:	68ec      	ldreq	r4, [r5, #12]
 800c9b2:	e7ca      	b.n	800c94a <__swbuf_r+0x1a>
 800c9b4:	4621      	mov	r1, r4
 800c9b6:	4628      	mov	r0, r5
 800c9b8:	f000 f81a 	bl	800c9f0 <__swsetup_r>
 800c9bc:	2800      	cmp	r0, #0
 800c9be:	d0cb      	beq.n	800c958 <__swbuf_r+0x28>
 800c9c0:	f04f 37ff 	mov.w	r7, #4294967295
 800c9c4:	e7ea      	b.n	800c99c <__swbuf_r+0x6c>
 800c9c6:	bf00      	nop
 800c9c8:	0800d930 	.word	0x0800d930
 800c9cc:	0800d950 	.word	0x0800d950
 800c9d0:	0800d910 	.word	0x0800d910

0800c9d4 <__ascii_wctomb>:
 800c9d4:	b149      	cbz	r1, 800c9ea <__ascii_wctomb+0x16>
 800c9d6:	2aff      	cmp	r2, #255	; 0xff
 800c9d8:	bf85      	ittet	hi
 800c9da:	238a      	movhi	r3, #138	; 0x8a
 800c9dc:	6003      	strhi	r3, [r0, #0]
 800c9de:	700a      	strbls	r2, [r1, #0]
 800c9e0:	f04f 30ff 	movhi.w	r0, #4294967295
 800c9e4:	bf98      	it	ls
 800c9e6:	2001      	movls	r0, #1
 800c9e8:	4770      	bx	lr
 800c9ea:	4608      	mov	r0, r1
 800c9ec:	4770      	bx	lr
	...

0800c9f0 <__swsetup_r>:
 800c9f0:	4b32      	ldr	r3, [pc, #200]	; (800cabc <__swsetup_r+0xcc>)
 800c9f2:	b570      	push	{r4, r5, r6, lr}
 800c9f4:	681d      	ldr	r5, [r3, #0]
 800c9f6:	4606      	mov	r6, r0
 800c9f8:	460c      	mov	r4, r1
 800c9fa:	b125      	cbz	r5, 800ca06 <__swsetup_r+0x16>
 800c9fc:	69ab      	ldr	r3, [r5, #24]
 800c9fe:	b913      	cbnz	r3, 800ca06 <__swsetup_r+0x16>
 800ca00:	4628      	mov	r0, r5
 800ca02:	f000 f985 	bl	800cd10 <__sinit>
 800ca06:	4b2e      	ldr	r3, [pc, #184]	; (800cac0 <__swsetup_r+0xd0>)
 800ca08:	429c      	cmp	r4, r3
 800ca0a:	d10f      	bne.n	800ca2c <__swsetup_r+0x3c>
 800ca0c:	686c      	ldr	r4, [r5, #4]
 800ca0e:	89a3      	ldrh	r3, [r4, #12]
 800ca10:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ca14:	0719      	lsls	r1, r3, #28
 800ca16:	d42c      	bmi.n	800ca72 <__swsetup_r+0x82>
 800ca18:	06dd      	lsls	r5, r3, #27
 800ca1a:	d411      	bmi.n	800ca40 <__swsetup_r+0x50>
 800ca1c:	2309      	movs	r3, #9
 800ca1e:	6033      	str	r3, [r6, #0]
 800ca20:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ca24:	81a3      	strh	r3, [r4, #12]
 800ca26:	f04f 30ff 	mov.w	r0, #4294967295
 800ca2a:	e03e      	b.n	800caaa <__swsetup_r+0xba>
 800ca2c:	4b25      	ldr	r3, [pc, #148]	; (800cac4 <__swsetup_r+0xd4>)
 800ca2e:	429c      	cmp	r4, r3
 800ca30:	d101      	bne.n	800ca36 <__swsetup_r+0x46>
 800ca32:	68ac      	ldr	r4, [r5, #8]
 800ca34:	e7eb      	b.n	800ca0e <__swsetup_r+0x1e>
 800ca36:	4b24      	ldr	r3, [pc, #144]	; (800cac8 <__swsetup_r+0xd8>)
 800ca38:	429c      	cmp	r4, r3
 800ca3a:	bf08      	it	eq
 800ca3c:	68ec      	ldreq	r4, [r5, #12]
 800ca3e:	e7e6      	b.n	800ca0e <__swsetup_r+0x1e>
 800ca40:	0758      	lsls	r0, r3, #29
 800ca42:	d512      	bpl.n	800ca6a <__swsetup_r+0x7a>
 800ca44:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ca46:	b141      	cbz	r1, 800ca5a <__swsetup_r+0x6a>
 800ca48:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ca4c:	4299      	cmp	r1, r3
 800ca4e:	d002      	beq.n	800ca56 <__swsetup_r+0x66>
 800ca50:	4630      	mov	r0, r6
 800ca52:	f7fb fe89 	bl	8008768 <_free_r>
 800ca56:	2300      	movs	r3, #0
 800ca58:	6363      	str	r3, [r4, #52]	; 0x34
 800ca5a:	89a3      	ldrh	r3, [r4, #12]
 800ca5c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ca60:	81a3      	strh	r3, [r4, #12]
 800ca62:	2300      	movs	r3, #0
 800ca64:	6063      	str	r3, [r4, #4]
 800ca66:	6923      	ldr	r3, [r4, #16]
 800ca68:	6023      	str	r3, [r4, #0]
 800ca6a:	89a3      	ldrh	r3, [r4, #12]
 800ca6c:	f043 0308 	orr.w	r3, r3, #8
 800ca70:	81a3      	strh	r3, [r4, #12]
 800ca72:	6923      	ldr	r3, [r4, #16]
 800ca74:	b94b      	cbnz	r3, 800ca8a <__swsetup_r+0x9a>
 800ca76:	89a3      	ldrh	r3, [r4, #12]
 800ca78:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ca7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ca80:	d003      	beq.n	800ca8a <__swsetup_r+0x9a>
 800ca82:	4621      	mov	r1, r4
 800ca84:	4630      	mov	r0, r6
 800ca86:	f000 fa09 	bl	800ce9c <__smakebuf_r>
 800ca8a:	89a0      	ldrh	r0, [r4, #12]
 800ca8c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ca90:	f010 0301 	ands.w	r3, r0, #1
 800ca94:	d00a      	beq.n	800caac <__swsetup_r+0xbc>
 800ca96:	2300      	movs	r3, #0
 800ca98:	60a3      	str	r3, [r4, #8]
 800ca9a:	6963      	ldr	r3, [r4, #20]
 800ca9c:	425b      	negs	r3, r3
 800ca9e:	61a3      	str	r3, [r4, #24]
 800caa0:	6923      	ldr	r3, [r4, #16]
 800caa2:	b943      	cbnz	r3, 800cab6 <__swsetup_r+0xc6>
 800caa4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800caa8:	d1ba      	bne.n	800ca20 <__swsetup_r+0x30>
 800caaa:	bd70      	pop	{r4, r5, r6, pc}
 800caac:	0781      	lsls	r1, r0, #30
 800caae:	bf58      	it	pl
 800cab0:	6963      	ldrpl	r3, [r4, #20]
 800cab2:	60a3      	str	r3, [r4, #8]
 800cab4:	e7f4      	b.n	800caa0 <__swsetup_r+0xb0>
 800cab6:	2000      	movs	r0, #0
 800cab8:	e7f7      	b.n	800caaa <__swsetup_r+0xba>
 800caba:	bf00      	nop
 800cabc:	2000000c 	.word	0x2000000c
 800cac0:	0800d930 	.word	0x0800d930
 800cac4:	0800d950 	.word	0x0800d950
 800cac8:	0800d910 	.word	0x0800d910

0800cacc <abort>:
 800cacc:	b508      	push	{r3, lr}
 800cace:	2006      	movs	r0, #6
 800cad0:	f000 fa96 	bl	800d000 <raise>
 800cad4:	2001      	movs	r0, #1
 800cad6:	f7f5 ffd7 	bl	8002a88 <_exit>
	...

0800cadc <__sflush_r>:
 800cadc:	898a      	ldrh	r2, [r1, #12]
 800cade:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cae2:	4605      	mov	r5, r0
 800cae4:	0710      	lsls	r0, r2, #28
 800cae6:	460c      	mov	r4, r1
 800cae8:	d458      	bmi.n	800cb9c <__sflush_r+0xc0>
 800caea:	684b      	ldr	r3, [r1, #4]
 800caec:	2b00      	cmp	r3, #0
 800caee:	dc05      	bgt.n	800cafc <__sflush_r+0x20>
 800caf0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	dc02      	bgt.n	800cafc <__sflush_r+0x20>
 800caf6:	2000      	movs	r0, #0
 800caf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cafc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cafe:	2e00      	cmp	r6, #0
 800cb00:	d0f9      	beq.n	800caf6 <__sflush_r+0x1a>
 800cb02:	2300      	movs	r3, #0
 800cb04:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800cb08:	682f      	ldr	r7, [r5, #0]
 800cb0a:	602b      	str	r3, [r5, #0]
 800cb0c:	d032      	beq.n	800cb74 <__sflush_r+0x98>
 800cb0e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800cb10:	89a3      	ldrh	r3, [r4, #12]
 800cb12:	075a      	lsls	r2, r3, #29
 800cb14:	d505      	bpl.n	800cb22 <__sflush_r+0x46>
 800cb16:	6863      	ldr	r3, [r4, #4]
 800cb18:	1ac0      	subs	r0, r0, r3
 800cb1a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cb1c:	b10b      	cbz	r3, 800cb22 <__sflush_r+0x46>
 800cb1e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cb20:	1ac0      	subs	r0, r0, r3
 800cb22:	2300      	movs	r3, #0
 800cb24:	4602      	mov	r2, r0
 800cb26:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cb28:	6a21      	ldr	r1, [r4, #32]
 800cb2a:	4628      	mov	r0, r5
 800cb2c:	47b0      	blx	r6
 800cb2e:	1c43      	adds	r3, r0, #1
 800cb30:	89a3      	ldrh	r3, [r4, #12]
 800cb32:	d106      	bne.n	800cb42 <__sflush_r+0x66>
 800cb34:	6829      	ldr	r1, [r5, #0]
 800cb36:	291d      	cmp	r1, #29
 800cb38:	d82c      	bhi.n	800cb94 <__sflush_r+0xb8>
 800cb3a:	4a2a      	ldr	r2, [pc, #168]	; (800cbe4 <__sflush_r+0x108>)
 800cb3c:	40ca      	lsrs	r2, r1
 800cb3e:	07d6      	lsls	r6, r2, #31
 800cb40:	d528      	bpl.n	800cb94 <__sflush_r+0xb8>
 800cb42:	2200      	movs	r2, #0
 800cb44:	6062      	str	r2, [r4, #4]
 800cb46:	04d9      	lsls	r1, r3, #19
 800cb48:	6922      	ldr	r2, [r4, #16]
 800cb4a:	6022      	str	r2, [r4, #0]
 800cb4c:	d504      	bpl.n	800cb58 <__sflush_r+0x7c>
 800cb4e:	1c42      	adds	r2, r0, #1
 800cb50:	d101      	bne.n	800cb56 <__sflush_r+0x7a>
 800cb52:	682b      	ldr	r3, [r5, #0]
 800cb54:	b903      	cbnz	r3, 800cb58 <__sflush_r+0x7c>
 800cb56:	6560      	str	r0, [r4, #84]	; 0x54
 800cb58:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cb5a:	602f      	str	r7, [r5, #0]
 800cb5c:	2900      	cmp	r1, #0
 800cb5e:	d0ca      	beq.n	800caf6 <__sflush_r+0x1a>
 800cb60:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cb64:	4299      	cmp	r1, r3
 800cb66:	d002      	beq.n	800cb6e <__sflush_r+0x92>
 800cb68:	4628      	mov	r0, r5
 800cb6a:	f7fb fdfd 	bl	8008768 <_free_r>
 800cb6e:	2000      	movs	r0, #0
 800cb70:	6360      	str	r0, [r4, #52]	; 0x34
 800cb72:	e7c1      	b.n	800caf8 <__sflush_r+0x1c>
 800cb74:	6a21      	ldr	r1, [r4, #32]
 800cb76:	2301      	movs	r3, #1
 800cb78:	4628      	mov	r0, r5
 800cb7a:	47b0      	blx	r6
 800cb7c:	1c41      	adds	r1, r0, #1
 800cb7e:	d1c7      	bne.n	800cb10 <__sflush_r+0x34>
 800cb80:	682b      	ldr	r3, [r5, #0]
 800cb82:	2b00      	cmp	r3, #0
 800cb84:	d0c4      	beq.n	800cb10 <__sflush_r+0x34>
 800cb86:	2b1d      	cmp	r3, #29
 800cb88:	d001      	beq.n	800cb8e <__sflush_r+0xb2>
 800cb8a:	2b16      	cmp	r3, #22
 800cb8c:	d101      	bne.n	800cb92 <__sflush_r+0xb6>
 800cb8e:	602f      	str	r7, [r5, #0]
 800cb90:	e7b1      	b.n	800caf6 <__sflush_r+0x1a>
 800cb92:	89a3      	ldrh	r3, [r4, #12]
 800cb94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cb98:	81a3      	strh	r3, [r4, #12]
 800cb9a:	e7ad      	b.n	800caf8 <__sflush_r+0x1c>
 800cb9c:	690f      	ldr	r7, [r1, #16]
 800cb9e:	2f00      	cmp	r7, #0
 800cba0:	d0a9      	beq.n	800caf6 <__sflush_r+0x1a>
 800cba2:	0793      	lsls	r3, r2, #30
 800cba4:	680e      	ldr	r6, [r1, #0]
 800cba6:	bf08      	it	eq
 800cba8:	694b      	ldreq	r3, [r1, #20]
 800cbaa:	600f      	str	r7, [r1, #0]
 800cbac:	bf18      	it	ne
 800cbae:	2300      	movne	r3, #0
 800cbb0:	eba6 0807 	sub.w	r8, r6, r7
 800cbb4:	608b      	str	r3, [r1, #8]
 800cbb6:	f1b8 0f00 	cmp.w	r8, #0
 800cbba:	dd9c      	ble.n	800caf6 <__sflush_r+0x1a>
 800cbbc:	6a21      	ldr	r1, [r4, #32]
 800cbbe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800cbc0:	4643      	mov	r3, r8
 800cbc2:	463a      	mov	r2, r7
 800cbc4:	4628      	mov	r0, r5
 800cbc6:	47b0      	blx	r6
 800cbc8:	2800      	cmp	r0, #0
 800cbca:	dc06      	bgt.n	800cbda <__sflush_r+0xfe>
 800cbcc:	89a3      	ldrh	r3, [r4, #12]
 800cbce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cbd2:	81a3      	strh	r3, [r4, #12]
 800cbd4:	f04f 30ff 	mov.w	r0, #4294967295
 800cbd8:	e78e      	b.n	800caf8 <__sflush_r+0x1c>
 800cbda:	4407      	add	r7, r0
 800cbdc:	eba8 0800 	sub.w	r8, r8, r0
 800cbe0:	e7e9      	b.n	800cbb6 <__sflush_r+0xda>
 800cbe2:	bf00      	nop
 800cbe4:	20400001 	.word	0x20400001

0800cbe8 <_fflush_r>:
 800cbe8:	b538      	push	{r3, r4, r5, lr}
 800cbea:	690b      	ldr	r3, [r1, #16]
 800cbec:	4605      	mov	r5, r0
 800cbee:	460c      	mov	r4, r1
 800cbf0:	b913      	cbnz	r3, 800cbf8 <_fflush_r+0x10>
 800cbf2:	2500      	movs	r5, #0
 800cbf4:	4628      	mov	r0, r5
 800cbf6:	bd38      	pop	{r3, r4, r5, pc}
 800cbf8:	b118      	cbz	r0, 800cc02 <_fflush_r+0x1a>
 800cbfa:	6983      	ldr	r3, [r0, #24]
 800cbfc:	b90b      	cbnz	r3, 800cc02 <_fflush_r+0x1a>
 800cbfe:	f000 f887 	bl	800cd10 <__sinit>
 800cc02:	4b14      	ldr	r3, [pc, #80]	; (800cc54 <_fflush_r+0x6c>)
 800cc04:	429c      	cmp	r4, r3
 800cc06:	d11b      	bne.n	800cc40 <_fflush_r+0x58>
 800cc08:	686c      	ldr	r4, [r5, #4]
 800cc0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	d0ef      	beq.n	800cbf2 <_fflush_r+0xa>
 800cc12:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800cc14:	07d0      	lsls	r0, r2, #31
 800cc16:	d404      	bmi.n	800cc22 <_fflush_r+0x3a>
 800cc18:	0599      	lsls	r1, r3, #22
 800cc1a:	d402      	bmi.n	800cc22 <_fflush_r+0x3a>
 800cc1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cc1e:	f000 f915 	bl	800ce4c <__retarget_lock_acquire_recursive>
 800cc22:	4628      	mov	r0, r5
 800cc24:	4621      	mov	r1, r4
 800cc26:	f7ff ff59 	bl	800cadc <__sflush_r>
 800cc2a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cc2c:	07da      	lsls	r2, r3, #31
 800cc2e:	4605      	mov	r5, r0
 800cc30:	d4e0      	bmi.n	800cbf4 <_fflush_r+0xc>
 800cc32:	89a3      	ldrh	r3, [r4, #12]
 800cc34:	059b      	lsls	r3, r3, #22
 800cc36:	d4dd      	bmi.n	800cbf4 <_fflush_r+0xc>
 800cc38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cc3a:	f000 f908 	bl	800ce4e <__retarget_lock_release_recursive>
 800cc3e:	e7d9      	b.n	800cbf4 <_fflush_r+0xc>
 800cc40:	4b05      	ldr	r3, [pc, #20]	; (800cc58 <_fflush_r+0x70>)
 800cc42:	429c      	cmp	r4, r3
 800cc44:	d101      	bne.n	800cc4a <_fflush_r+0x62>
 800cc46:	68ac      	ldr	r4, [r5, #8]
 800cc48:	e7df      	b.n	800cc0a <_fflush_r+0x22>
 800cc4a:	4b04      	ldr	r3, [pc, #16]	; (800cc5c <_fflush_r+0x74>)
 800cc4c:	429c      	cmp	r4, r3
 800cc4e:	bf08      	it	eq
 800cc50:	68ec      	ldreq	r4, [r5, #12]
 800cc52:	e7da      	b.n	800cc0a <_fflush_r+0x22>
 800cc54:	0800d930 	.word	0x0800d930
 800cc58:	0800d950 	.word	0x0800d950
 800cc5c:	0800d910 	.word	0x0800d910

0800cc60 <std>:
 800cc60:	2300      	movs	r3, #0
 800cc62:	b510      	push	{r4, lr}
 800cc64:	4604      	mov	r4, r0
 800cc66:	e9c0 3300 	strd	r3, r3, [r0]
 800cc6a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cc6e:	6083      	str	r3, [r0, #8]
 800cc70:	8181      	strh	r1, [r0, #12]
 800cc72:	6643      	str	r3, [r0, #100]	; 0x64
 800cc74:	81c2      	strh	r2, [r0, #14]
 800cc76:	6183      	str	r3, [r0, #24]
 800cc78:	4619      	mov	r1, r3
 800cc7a:	2208      	movs	r2, #8
 800cc7c:	305c      	adds	r0, #92	; 0x5c
 800cc7e:	f7fb fd6b 	bl	8008758 <memset>
 800cc82:	4b05      	ldr	r3, [pc, #20]	; (800cc98 <std+0x38>)
 800cc84:	6263      	str	r3, [r4, #36]	; 0x24
 800cc86:	4b05      	ldr	r3, [pc, #20]	; (800cc9c <std+0x3c>)
 800cc88:	62a3      	str	r3, [r4, #40]	; 0x28
 800cc8a:	4b05      	ldr	r3, [pc, #20]	; (800cca0 <std+0x40>)
 800cc8c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800cc8e:	4b05      	ldr	r3, [pc, #20]	; (800cca4 <std+0x44>)
 800cc90:	6224      	str	r4, [r4, #32]
 800cc92:	6323      	str	r3, [r4, #48]	; 0x30
 800cc94:	bd10      	pop	{r4, pc}
 800cc96:	bf00      	nop
 800cc98:	0800d039 	.word	0x0800d039
 800cc9c:	0800d05b 	.word	0x0800d05b
 800cca0:	0800d093 	.word	0x0800d093
 800cca4:	0800d0b7 	.word	0x0800d0b7

0800cca8 <_cleanup_r>:
 800cca8:	4901      	ldr	r1, [pc, #4]	; (800ccb0 <_cleanup_r+0x8>)
 800ccaa:	f000 b8af 	b.w	800ce0c <_fwalk_reent>
 800ccae:	bf00      	nop
 800ccb0:	0800cbe9 	.word	0x0800cbe9

0800ccb4 <__sfmoreglue>:
 800ccb4:	b570      	push	{r4, r5, r6, lr}
 800ccb6:	2268      	movs	r2, #104	; 0x68
 800ccb8:	1e4d      	subs	r5, r1, #1
 800ccba:	4355      	muls	r5, r2
 800ccbc:	460e      	mov	r6, r1
 800ccbe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ccc2:	f7fb fdbd 	bl	8008840 <_malloc_r>
 800ccc6:	4604      	mov	r4, r0
 800ccc8:	b140      	cbz	r0, 800ccdc <__sfmoreglue+0x28>
 800ccca:	2100      	movs	r1, #0
 800cccc:	e9c0 1600 	strd	r1, r6, [r0]
 800ccd0:	300c      	adds	r0, #12
 800ccd2:	60a0      	str	r0, [r4, #8]
 800ccd4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ccd8:	f7fb fd3e 	bl	8008758 <memset>
 800ccdc:	4620      	mov	r0, r4
 800ccde:	bd70      	pop	{r4, r5, r6, pc}

0800cce0 <__sfp_lock_acquire>:
 800cce0:	4801      	ldr	r0, [pc, #4]	; (800cce8 <__sfp_lock_acquire+0x8>)
 800cce2:	f000 b8b3 	b.w	800ce4c <__retarget_lock_acquire_recursive>
 800cce6:	bf00      	nop
 800cce8:	200005b9 	.word	0x200005b9

0800ccec <__sfp_lock_release>:
 800ccec:	4801      	ldr	r0, [pc, #4]	; (800ccf4 <__sfp_lock_release+0x8>)
 800ccee:	f000 b8ae 	b.w	800ce4e <__retarget_lock_release_recursive>
 800ccf2:	bf00      	nop
 800ccf4:	200005b9 	.word	0x200005b9

0800ccf8 <__sinit_lock_acquire>:
 800ccf8:	4801      	ldr	r0, [pc, #4]	; (800cd00 <__sinit_lock_acquire+0x8>)
 800ccfa:	f000 b8a7 	b.w	800ce4c <__retarget_lock_acquire_recursive>
 800ccfe:	bf00      	nop
 800cd00:	200005ba 	.word	0x200005ba

0800cd04 <__sinit_lock_release>:
 800cd04:	4801      	ldr	r0, [pc, #4]	; (800cd0c <__sinit_lock_release+0x8>)
 800cd06:	f000 b8a2 	b.w	800ce4e <__retarget_lock_release_recursive>
 800cd0a:	bf00      	nop
 800cd0c:	200005ba 	.word	0x200005ba

0800cd10 <__sinit>:
 800cd10:	b510      	push	{r4, lr}
 800cd12:	4604      	mov	r4, r0
 800cd14:	f7ff fff0 	bl	800ccf8 <__sinit_lock_acquire>
 800cd18:	69a3      	ldr	r3, [r4, #24]
 800cd1a:	b11b      	cbz	r3, 800cd24 <__sinit+0x14>
 800cd1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cd20:	f7ff bff0 	b.w	800cd04 <__sinit_lock_release>
 800cd24:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800cd28:	6523      	str	r3, [r4, #80]	; 0x50
 800cd2a:	4b13      	ldr	r3, [pc, #76]	; (800cd78 <__sinit+0x68>)
 800cd2c:	4a13      	ldr	r2, [pc, #76]	; (800cd7c <__sinit+0x6c>)
 800cd2e:	681b      	ldr	r3, [r3, #0]
 800cd30:	62a2      	str	r2, [r4, #40]	; 0x28
 800cd32:	42a3      	cmp	r3, r4
 800cd34:	bf04      	itt	eq
 800cd36:	2301      	moveq	r3, #1
 800cd38:	61a3      	streq	r3, [r4, #24]
 800cd3a:	4620      	mov	r0, r4
 800cd3c:	f000 f820 	bl	800cd80 <__sfp>
 800cd40:	6060      	str	r0, [r4, #4]
 800cd42:	4620      	mov	r0, r4
 800cd44:	f000 f81c 	bl	800cd80 <__sfp>
 800cd48:	60a0      	str	r0, [r4, #8]
 800cd4a:	4620      	mov	r0, r4
 800cd4c:	f000 f818 	bl	800cd80 <__sfp>
 800cd50:	2200      	movs	r2, #0
 800cd52:	60e0      	str	r0, [r4, #12]
 800cd54:	2104      	movs	r1, #4
 800cd56:	6860      	ldr	r0, [r4, #4]
 800cd58:	f7ff ff82 	bl	800cc60 <std>
 800cd5c:	68a0      	ldr	r0, [r4, #8]
 800cd5e:	2201      	movs	r2, #1
 800cd60:	2109      	movs	r1, #9
 800cd62:	f7ff ff7d 	bl	800cc60 <std>
 800cd66:	68e0      	ldr	r0, [r4, #12]
 800cd68:	2202      	movs	r2, #2
 800cd6a:	2112      	movs	r1, #18
 800cd6c:	f7ff ff78 	bl	800cc60 <std>
 800cd70:	2301      	movs	r3, #1
 800cd72:	61a3      	str	r3, [r4, #24]
 800cd74:	e7d2      	b.n	800cd1c <__sinit+0xc>
 800cd76:	bf00      	nop
 800cd78:	0800d570 	.word	0x0800d570
 800cd7c:	0800cca9 	.word	0x0800cca9

0800cd80 <__sfp>:
 800cd80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd82:	4607      	mov	r7, r0
 800cd84:	f7ff ffac 	bl	800cce0 <__sfp_lock_acquire>
 800cd88:	4b1e      	ldr	r3, [pc, #120]	; (800ce04 <__sfp+0x84>)
 800cd8a:	681e      	ldr	r6, [r3, #0]
 800cd8c:	69b3      	ldr	r3, [r6, #24]
 800cd8e:	b913      	cbnz	r3, 800cd96 <__sfp+0x16>
 800cd90:	4630      	mov	r0, r6
 800cd92:	f7ff ffbd 	bl	800cd10 <__sinit>
 800cd96:	3648      	adds	r6, #72	; 0x48
 800cd98:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800cd9c:	3b01      	subs	r3, #1
 800cd9e:	d503      	bpl.n	800cda8 <__sfp+0x28>
 800cda0:	6833      	ldr	r3, [r6, #0]
 800cda2:	b30b      	cbz	r3, 800cde8 <__sfp+0x68>
 800cda4:	6836      	ldr	r6, [r6, #0]
 800cda6:	e7f7      	b.n	800cd98 <__sfp+0x18>
 800cda8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800cdac:	b9d5      	cbnz	r5, 800cde4 <__sfp+0x64>
 800cdae:	4b16      	ldr	r3, [pc, #88]	; (800ce08 <__sfp+0x88>)
 800cdb0:	60e3      	str	r3, [r4, #12]
 800cdb2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800cdb6:	6665      	str	r5, [r4, #100]	; 0x64
 800cdb8:	f000 f847 	bl	800ce4a <__retarget_lock_init_recursive>
 800cdbc:	f7ff ff96 	bl	800ccec <__sfp_lock_release>
 800cdc0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800cdc4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800cdc8:	6025      	str	r5, [r4, #0]
 800cdca:	61a5      	str	r5, [r4, #24]
 800cdcc:	2208      	movs	r2, #8
 800cdce:	4629      	mov	r1, r5
 800cdd0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800cdd4:	f7fb fcc0 	bl	8008758 <memset>
 800cdd8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800cddc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800cde0:	4620      	mov	r0, r4
 800cde2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cde4:	3468      	adds	r4, #104	; 0x68
 800cde6:	e7d9      	b.n	800cd9c <__sfp+0x1c>
 800cde8:	2104      	movs	r1, #4
 800cdea:	4638      	mov	r0, r7
 800cdec:	f7ff ff62 	bl	800ccb4 <__sfmoreglue>
 800cdf0:	4604      	mov	r4, r0
 800cdf2:	6030      	str	r0, [r6, #0]
 800cdf4:	2800      	cmp	r0, #0
 800cdf6:	d1d5      	bne.n	800cda4 <__sfp+0x24>
 800cdf8:	f7ff ff78 	bl	800ccec <__sfp_lock_release>
 800cdfc:	230c      	movs	r3, #12
 800cdfe:	603b      	str	r3, [r7, #0]
 800ce00:	e7ee      	b.n	800cde0 <__sfp+0x60>
 800ce02:	bf00      	nop
 800ce04:	0800d570 	.word	0x0800d570
 800ce08:	ffff0001 	.word	0xffff0001

0800ce0c <_fwalk_reent>:
 800ce0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ce10:	4606      	mov	r6, r0
 800ce12:	4688      	mov	r8, r1
 800ce14:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ce18:	2700      	movs	r7, #0
 800ce1a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ce1e:	f1b9 0901 	subs.w	r9, r9, #1
 800ce22:	d505      	bpl.n	800ce30 <_fwalk_reent+0x24>
 800ce24:	6824      	ldr	r4, [r4, #0]
 800ce26:	2c00      	cmp	r4, #0
 800ce28:	d1f7      	bne.n	800ce1a <_fwalk_reent+0xe>
 800ce2a:	4638      	mov	r0, r7
 800ce2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ce30:	89ab      	ldrh	r3, [r5, #12]
 800ce32:	2b01      	cmp	r3, #1
 800ce34:	d907      	bls.n	800ce46 <_fwalk_reent+0x3a>
 800ce36:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ce3a:	3301      	adds	r3, #1
 800ce3c:	d003      	beq.n	800ce46 <_fwalk_reent+0x3a>
 800ce3e:	4629      	mov	r1, r5
 800ce40:	4630      	mov	r0, r6
 800ce42:	47c0      	blx	r8
 800ce44:	4307      	orrs	r7, r0
 800ce46:	3568      	adds	r5, #104	; 0x68
 800ce48:	e7e9      	b.n	800ce1e <_fwalk_reent+0x12>

0800ce4a <__retarget_lock_init_recursive>:
 800ce4a:	4770      	bx	lr

0800ce4c <__retarget_lock_acquire_recursive>:
 800ce4c:	4770      	bx	lr

0800ce4e <__retarget_lock_release_recursive>:
 800ce4e:	4770      	bx	lr

0800ce50 <__swhatbuf_r>:
 800ce50:	b570      	push	{r4, r5, r6, lr}
 800ce52:	460e      	mov	r6, r1
 800ce54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce58:	2900      	cmp	r1, #0
 800ce5a:	b096      	sub	sp, #88	; 0x58
 800ce5c:	4614      	mov	r4, r2
 800ce5e:	461d      	mov	r5, r3
 800ce60:	da08      	bge.n	800ce74 <__swhatbuf_r+0x24>
 800ce62:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ce66:	2200      	movs	r2, #0
 800ce68:	602a      	str	r2, [r5, #0]
 800ce6a:	061a      	lsls	r2, r3, #24
 800ce6c:	d410      	bmi.n	800ce90 <__swhatbuf_r+0x40>
 800ce6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ce72:	e00e      	b.n	800ce92 <__swhatbuf_r+0x42>
 800ce74:	466a      	mov	r2, sp
 800ce76:	f000 f945 	bl	800d104 <_fstat_r>
 800ce7a:	2800      	cmp	r0, #0
 800ce7c:	dbf1      	blt.n	800ce62 <__swhatbuf_r+0x12>
 800ce7e:	9a01      	ldr	r2, [sp, #4]
 800ce80:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ce84:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ce88:	425a      	negs	r2, r3
 800ce8a:	415a      	adcs	r2, r3
 800ce8c:	602a      	str	r2, [r5, #0]
 800ce8e:	e7ee      	b.n	800ce6e <__swhatbuf_r+0x1e>
 800ce90:	2340      	movs	r3, #64	; 0x40
 800ce92:	2000      	movs	r0, #0
 800ce94:	6023      	str	r3, [r4, #0]
 800ce96:	b016      	add	sp, #88	; 0x58
 800ce98:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ce9c <__smakebuf_r>:
 800ce9c:	898b      	ldrh	r3, [r1, #12]
 800ce9e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800cea0:	079d      	lsls	r5, r3, #30
 800cea2:	4606      	mov	r6, r0
 800cea4:	460c      	mov	r4, r1
 800cea6:	d507      	bpl.n	800ceb8 <__smakebuf_r+0x1c>
 800cea8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ceac:	6023      	str	r3, [r4, #0]
 800ceae:	6123      	str	r3, [r4, #16]
 800ceb0:	2301      	movs	r3, #1
 800ceb2:	6163      	str	r3, [r4, #20]
 800ceb4:	b002      	add	sp, #8
 800ceb6:	bd70      	pop	{r4, r5, r6, pc}
 800ceb8:	ab01      	add	r3, sp, #4
 800ceba:	466a      	mov	r2, sp
 800cebc:	f7ff ffc8 	bl	800ce50 <__swhatbuf_r>
 800cec0:	9900      	ldr	r1, [sp, #0]
 800cec2:	4605      	mov	r5, r0
 800cec4:	4630      	mov	r0, r6
 800cec6:	f7fb fcbb 	bl	8008840 <_malloc_r>
 800ceca:	b948      	cbnz	r0, 800cee0 <__smakebuf_r+0x44>
 800cecc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ced0:	059a      	lsls	r2, r3, #22
 800ced2:	d4ef      	bmi.n	800ceb4 <__smakebuf_r+0x18>
 800ced4:	f023 0303 	bic.w	r3, r3, #3
 800ced8:	f043 0302 	orr.w	r3, r3, #2
 800cedc:	81a3      	strh	r3, [r4, #12]
 800cede:	e7e3      	b.n	800cea8 <__smakebuf_r+0xc>
 800cee0:	4b0d      	ldr	r3, [pc, #52]	; (800cf18 <__smakebuf_r+0x7c>)
 800cee2:	62b3      	str	r3, [r6, #40]	; 0x28
 800cee4:	89a3      	ldrh	r3, [r4, #12]
 800cee6:	6020      	str	r0, [r4, #0]
 800cee8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ceec:	81a3      	strh	r3, [r4, #12]
 800ceee:	9b00      	ldr	r3, [sp, #0]
 800cef0:	6163      	str	r3, [r4, #20]
 800cef2:	9b01      	ldr	r3, [sp, #4]
 800cef4:	6120      	str	r0, [r4, #16]
 800cef6:	b15b      	cbz	r3, 800cf10 <__smakebuf_r+0x74>
 800cef8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cefc:	4630      	mov	r0, r6
 800cefe:	f000 f913 	bl	800d128 <_isatty_r>
 800cf02:	b128      	cbz	r0, 800cf10 <__smakebuf_r+0x74>
 800cf04:	89a3      	ldrh	r3, [r4, #12]
 800cf06:	f023 0303 	bic.w	r3, r3, #3
 800cf0a:	f043 0301 	orr.w	r3, r3, #1
 800cf0e:	81a3      	strh	r3, [r4, #12]
 800cf10:	89a0      	ldrh	r0, [r4, #12]
 800cf12:	4305      	orrs	r5, r0
 800cf14:	81a5      	strh	r5, [r4, #12]
 800cf16:	e7cd      	b.n	800ceb4 <__smakebuf_r+0x18>
 800cf18:	0800cca9 	.word	0x0800cca9

0800cf1c <memmove>:
 800cf1c:	4288      	cmp	r0, r1
 800cf1e:	b510      	push	{r4, lr}
 800cf20:	eb01 0402 	add.w	r4, r1, r2
 800cf24:	d902      	bls.n	800cf2c <memmove+0x10>
 800cf26:	4284      	cmp	r4, r0
 800cf28:	4623      	mov	r3, r4
 800cf2a:	d807      	bhi.n	800cf3c <memmove+0x20>
 800cf2c:	1e43      	subs	r3, r0, #1
 800cf2e:	42a1      	cmp	r1, r4
 800cf30:	d008      	beq.n	800cf44 <memmove+0x28>
 800cf32:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cf36:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cf3a:	e7f8      	b.n	800cf2e <memmove+0x12>
 800cf3c:	4402      	add	r2, r0
 800cf3e:	4601      	mov	r1, r0
 800cf40:	428a      	cmp	r2, r1
 800cf42:	d100      	bne.n	800cf46 <memmove+0x2a>
 800cf44:	bd10      	pop	{r4, pc}
 800cf46:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cf4a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cf4e:	e7f7      	b.n	800cf40 <memmove+0x24>

0800cf50 <_realloc_r>:
 800cf50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf54:	4680      	mov	r8, r0
 800cf56:	4614      	mov	r4, r2
 800cf58:	460e      	mov	r6, r1
 800cf5a:	b921      	cbnz	r1, 800cf66 <_realloc_r+0x16>
 800cf5c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cf60:	4611      	mov	r1, r2
 800cf62:	f7fb bc6d 	b.w	8008840 <_malloc_r>
 800cf66:	b92a      	cbnz	r2, 800cf74 <_realloc_r+0x24>
 800cf68:	f7fb fbfe 	bl	8008768 <_free_r>
 800cf6c:	4625      	mov	r5, r4
 800cf6e:	4628      	mov	r0, r5
 800cf70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf74:	f000 f8fa 	bl	800d16c <_malloc_usable_size_r>
 800cf78:	4284      	cmp	r4, r0
 800cf7a:	4607      	mov	r7, r0
 800cf7c:	d802      	bhi.n	800cf84 <_realloc_r+0x34>
 800cf7e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800cf82:	d812      	bhi.n	800cfaa <_realloc_r+0x5a>
 800cf84:	4621      	mov	r1, r4
 800cf86:	4640      	mov	r0, r8
 800cf88:	f7fb fc5a 	bl	8008840 <_malloc_r>
 800cf8c:	4605      	mov	r5, r0
 800cf8e:	2800      	cmp	r0, #0
 800cf90:	d0ed      	beq.n	800cf6e <_realloc_r+0x1e>
 800cf92:	42bc      	cmp	r4, r7
 800cf94:	4622      	mov	r2, r4
 800cf96:	4631      	mov	r1, r6
 800cf98:	bf28      	it	cs
 800cf9a:	463a      	movcs	r2, r7
 800cf9c:	f7fe fd06 	bl	800b9ac <memcpy>
 800cfa0:	4631      	mov	r1, r6
 800cfa2:	4640      	mov	r0, r8
 800cfa4:	f7fb fbe0 	bl	8008768 <_free_r>
 800cfa8:	e7e1      	b.n	800cf6e <_realloc_r+0x1e>
 800cfaa:	4635      	mov	r5, r6
 800cfac:	e7df      	b.n	800cf6e <_realloc_r+0x1e>

0800cfae <_raise_r>:
 800cfae:	291f      	cmp	r1, #31
 800cfb0:	b538      	push	{r3, r4, r5, lr}
 800cfb2:	4604      	mov	r4, r0
 800cfb4:	460d      	mov	r5, r1
 800cfb6:	d904      	bls.n	800cfc2 <_raise_r+0x14>
 800cfb8:	2316      	movs	r3, #22
 800cfba:	6003      	str	r3, [r0, #0]
 800cfbc:	f04f 30ff 	mov.w	r0, #4294967295
 800cfc0:	bd38      	pop	{r3, r4, r5, pc}
 800cfc2:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800cfc4:	b112      	cbz	r2, 800cfcc <_raise_r+0x1e>
 800cfc6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cfca:	b94b      	cbnz	r3, 800cfe0 <_raise_r+0x32>
 800cfcc:	4620      	mov	r0, r4
 800cfce:	f000 f831 	bl	800d034 <_getpid_r>
 800cfd2:	462a      	mov	r2, r5
 800cfd4:	4601      	mov	r1, r0
 800cfd6:	4620      	mov	r0, r4
 800cfd8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cfdc:	f000 b818 	b.w	800d010 <_kill_r>
 800cfe0:	2b01      	cmp	r3, #1
 800cfe2:	d00a      	beq.n	800cffa <_raise_r+0x4c>
 800cfe4:	1c59      	adds	r1, r3, #1
 800cfe6:	d103      	bne.n	800cff0 <_raise_r+0x42>
 800cfe8:	2316      	movs	r3, #22
 800cfea:	6003      	str	r3, [r0, #0]
 800cfec:	2001      	movs	r0, #1
 800cfee:	e7e7      	b.n	800cfc0 <_raise_r+0x12>
 800cff0:	2400      	movs	r4, #0
 800cff2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800cff6:	4628      	mov	r0, r5
 800cff8:	4798      	blx	r3
 800cffa:	2000      	movs	r0, #0
 800cffc:	e7e0      	b.n	800cfc0 <_raise_r+0x12>
	...

0800d000 <raise>:
 800d000:	4b02      	ldr	r3, [pc, #8]	; (800d00c <raise+0xc>)
 800d002:	4601      	mov	r1, r0
 800d004:	6818      	ldr	r0, [r3, #0]
 800d006:	f7ff bfd2 	b.w	800cfae <_raise_r>
 800d00a:	bf00      	nop
 800d00c:	2000000c 	.word	0x2000000c

0800d010 <_kill_r>:
 800d010:	b538      	push	{r3, r4, r5, lr}
 800d012:	4d07      	ldr	r5, [pc, #28]	; (800d030 <_kill_r+0x20>)
 800d014:	2300      	movs	r3, #0
 800d016:	4604      	mov	r4, r0
 800d018:	4608      	mov	r0, r1
 800d01a:	4611      	mov	r1, r2
 800d01c:	602b      	str	r3, [r5, #0]
 800d01e:	f7f5 fd23 	bl	8002a68 <_kill>
 800d022:	1c43      	adds	r3, r0, #1
 800d024:	d102      	bne.n	800d02c <_kill_r+0x1c>
 800d026:	682b      	ldr	r3, [r5, #0]
 800d028:	b103      	cbz	r3, 800d02c <_kill_r+0x1c>
 800d02a:	6023      	str	r3, [r4, #0]
 800d02c:	bd38      	pop	{r3, r4, r5, pc}
 800d02e:	bf00      	nop
 800d030:	200005b4 	.word	0x200005b4

0800d034 <_getpid_r>:
 800d034:	f7f5 bd10 	b.w	8002a58 <_getpid>

0800d038 <__sread>:
 800d038:	b510      	push	{r4, lr}
 800d03a:	460c      	mov	r4, r1
 800d03c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d040:	f000 f89c 	bl	800d17c <_read_r>
 800d044:	2800      	cmp	r0, #0
 800d046:	bfab      	itete	ge
 800d048:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d04a:	89a3      	ldrhlt	r3, [r4, #12]
 800d04c:	181b      	addge	r3, r3, r0
 800d04e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d052:	bfac      	ite	ge
 800d054:	6563      	strge	r3, [r4, #84]	; 0x54
 800d056:	81a3      	strhlt	r3, [r4, #12]
 800d058:	bd10      	pop	{r4, pc}

0800d05a <__swrite>:
 800d05a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d05e:	461f      	mov	r7, r3
 800d060:	898b      	ldrh	r3, [r1, #12]
 800d062:	05db      	lsls	r3, r3, #23
 800d064:	4605      	mov	r5, r0
 800d066:	460c      	mov	r4, r1
 800d068:	4616      	mov	r6, r2
 800d06a:	d505      	bpl.n	800d078 <__swrite+0x1e>
 800d06c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d070:	2302      	movs	r3, #2
 800d072:	2200      	movs	r2, #0
 800d074:	f000 f868 	bl	800d148 <_lseek_r>
 800d078:	89a3      	ldrh	r3, [r4, #12]
 800d07a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d07e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d082:	81a3      	strh	r3, [r4, #12]
 800d084:	4632      	mov	r2, r6
 800d086:	463b      	mov	r3, r7
 800d088:	4628      	mov	r0, r5
 800d08a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d08e:	f000 b817 	b.w	800d0c0 <_write_r>

0800d092 <__sseek>:
 800d092:	b510      	push	{r4, lr}
 800d094:	460c      	mov	r4, r1
 800d096:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d09a:	f000 f855 	bl	800d148 <_lseek_r>
 800d09e:	1c43      	adds	r3, r0, #1
 800d0a0:	89a3      	ldrh	r3, [r4, #12]
 800d0a2:	bf15      	itete	ne
 800d0a4:	6560      	strne	r0, [r4, #84]	; 0x54
 800d0a6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d0aa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d0ae:	81a3      	strheq	r3, [r4, #12]
 800d0b0:	bf18      	it	ne
 800d0b2:	81a3      	strhne	r3, [r4, #12]
 800d0b4:	bd10      	pop	{r4, pc}

0800d0b6 <__sclose>:
 800d0b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d0ba:	f000 b813 	b.w	800d0e4 <_close_r>
	...

0800d0c0 <_write_r>:
 800d0c0:	b538      	push	{r3, r4, r5, lr}
 800d0c2:	4d07      	ldr	r5, [pc, #28]	; (800d0e0 <_write_r+0x20>)
 800d0c4:	4604      	mov	r4, r0
 800d0c6:	4608      	mov	r0, r1
 800d0c8:	4611      	mov	r1, r2
 800d0ca:	2200      	movs	r2, #0
 800d0cc:	602a      	str	r2, [r5, #0]
 800d0ce:	461a      	mov	r2, r3
 800d0d0:	f7f5 fd01 	bl	8002ad6 <_write>
 800d0d4:	1c43      	adds	r3, r0, #1
 800d0d6:	d102      	bne.n	800d0de <_write_r+0x1e>
 800d0d8:	682b      	ldr	r3, [r5, #0]
 800d0da:	b103      	cbz	r3, 800d0de <_write_r+0x1e>
 800d0dc:	6023      	str	r3, [r4, #0]
 800d0de:	bd38      	pop	{r3, r4, r5, pc}
 800d0e0:	200005b4 	.word	0x200005b4

0800d0e4 <_close_r>:
 800d0e4:	b538      	push	{r3, r4, r5, lr}
 800d0e6:	4d06      	ldr	r5, [pc, #24]	; (800d100 <_close_r+0x1c>)
 800d0e8:	2300      	movs	r3, #0
 800d0ea:	4604      	mov	r4, r0
 800d0ec:	4608      	mov	r0, r1
 800d0ee:	602b      	str	r3, [r5, #0]
 800d0f0:	f7f5 fd0d 	bl	8002b0e <_close>
 800d0f4:	1c43      	adds	r3, r0, #1
 800d0f6:	d102      	bne.n	800d0fe <_close_r+0x1a>
 800d0f8:	682b      	ldr	r3, [r5, #0]
 800d0fa:	b103      	cbz	r3, 800d0fe <_close_r+0x1a>
 800d0fc:	6023      	str	r3, [r4, #0]
 800d0fe:	bd38      	pop	{r3, r4, r5, pc}
 800d100:	200005b4 	.word	0x200005b4

0800d104 <_fstat_r>:
 800d104:	b538      	push	{r3, r4, r5, lr}
 800d106:	4d07      	ldr	r5, [pc, #28]	; (800d124 <_fstat_r+0x20>)
 800d108:	2300      	movs	r3, #0
 800d10a:	4604      	mov	r4, r0
 800d10c:	4608      	mov	r0, r1
 800d10e:	4611      	mov	r1, r2
 800d110:	602b      	str	r3, [r5, #0]
 800d112:	f7f5 fd08 	bl	8002b26 <_fstat>
 800d116:	1c43      	adds	r3, r0, #1
 800d118:	d102      	bne.n	800d120 <_fstat_r+0x1c>
 800d11a:	682b      	ldr	r3, [r5, #0]
 800d11c:	b103      	cbz	r3, 800d120 <_fstat_r+0x1c>
 800d11e:	6023      	str	r3, [r4, #0]
 800d120:	bd38      	pop	{r3, r4, r5, pc}
 800d122:	bf00      	nop
 800d124:	200005b4 	.word	0x200005b4

0800d128 <_isatty_r>:
 800d128:	b538      	push	{r3, r4, r5, lr}
 800d12a:	4d06      	ldr	r5, [pc, #24]	; (800d144 <_isatty_r+0x1c>)
 800d12c:	2300      	movs	r3, #0
 800d12e:	4604      	mov	r4, r0
 800d130:	4608      	mov	r0, r1
 800d132:	602b      	str	r3, [r5, #0]
 800d134:	f7f5 fd07 	bl	8002b46 <_isatty>
 800d138:	1c43      	adds	r3, r0, #1
 800d13a:	d102      	bne.n	800d142 <_isatty_r+0x1a>
 800d13c:	682b      	ldr	r3, [r5, #0]
 800d13e:	b103      	cbz	r3, 800d142 <_isatty_r+0x1a>
 800d140:	6023      	str	r3, [r4, #0]
 800d142:	bd38      	pop	{r3, r4, r5, pc}
 800d144:	200005b4 	.word	0x200005b4

0800d148 <_lseek_r>:
 800d148:	b538      	push	{r3, r4, r5, lr}
 800d14a:	4d07      	ldr	r5, [pc, #28]	; (800d168 <_lseek_r+0x20>)
 800d14c:	4604      	mov	r4, r0
 800d14e:	4608      	mov	r0, r1
 800d150:	4611      	mov	r1, r2
 800d152:	2200      	movs	r2, #0
 800d154:	602a      	str	r2, [r5, #0]
 800d156:	461a      	mov	r2, r3
 800d158:	f7f5 fd00 	bl	8002b5c <_lseek>
 800d15c:	1c43      	adds	r3, r0, #1
 800d15e:	d102      	bne.n	800d166 <_lseek_r+0x1e>
 800d160:	682b      	ldr	r3, [r5, #0]
 800d162:	b103      	cbz	r3, 800d166 <_lseek_r+0x1e>
 800d164:	6023      	str	r3, [r4, #0]
 800d166:	bd38      	pop	{r3, r4, r5, pc}
 800d168:	200005b4 	.word	0x200005b4

0800d16c <_malloc_usable_size_r>:
 800d16c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d170:	1f18      	subs	r0, r3, #4
 800d172:	2b00      	cmp	r3, #0
 800d174:	bfbc      	itt	lt
 800d176:	580b      	ldrlt	r3, [r1, r0]
 800d178:	18c0      	addlt	r0, r0, r3
 800d17a:	4770      	bx	lr

0800d17c <_read_r>:
 800d17c:	b538      	push	{r3, r4, r5, lr}
 800d17e:	4d07      	ldr	r5, [pc, #28]	; (800d19c <_read_r+0x20>)
 800d180:	4604      	mov	r4, r0
 800d182:	4608      	mov	r0, r1
 800d184:	4611      	mov	r1, r2
 800d186:	2200      	movs	r2, #0
 800d188:	602a      	str	r2, [r5, #0]
 800d18a:	461a      	mov	r2, r3
 800d18c:	f7f5 fc86 	bl	8002a9c <_read>
 800d190:	1c43      	adds	r3, r0, #1
 800d192:	d102      	bne.n	800d19a <_read_r+0x1e>
 800d194:	682b      	ldr	r3, [r5, #0]
 800d196:	b103      	cbz	r3, 800d19a <_read_r+0x1e>
 800d198:	6023      	str	r3, [r4, #0]
 800d19a:	bd38      	pop	{r3, r4, r5, pc}
 800d19c:	200005b4 	.word	0x200005b4

0800d1a0 <_init>:
 800d1a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d1a2:	bf00      	nop
 800d1a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d1a6:	bc08      	pop	{r3}
 800d1a8:	469e      	mov	lr, r3
 800d1aa:	4770      	bx	lr

0800d1ac <_fini>:
 800d1ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d1ae:	bf00      	nop
 800d1b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d1b2:	bc08      	pop	{r3}
 800d1b4:	469e      	mov	lr, r3
 800d1b6:	4770      	bx	lr
