# VLSI_Design
A system able to translate virtual address to physical address, bring data out, and report pagefault(if VA is invalid)<be />
This project went through VLSI design flow, from RTL->Synthesis->Layout->GDSII<br />
Several things are done in this project, including<br />
Modelsim verification<br />
Synthesis<br />
Modelsim after synthesis<br />
Layout with IO pads<br />
DRC/LVS pass<br />
Create sealring, poly fill layer and metal fill layer.<br />
DRC/LVS pass again<br />
Produce GDSII<br />
