@W: MT529 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\control.v":61:2:61:7|Found inferred clock top|CLK which controls 305 sequential elements including CONTROL.addrstack[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
