#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000000cec50 .scope module, "nandgate_tb" "nandgate_tb" 2 1;
 .timescale 0 0;
v0000000000f84da0_0 .var "t_a", 0 0;
v0000000000f84e40_0 .var "t_b", 0 0;
v00000000000cb090_0 .net "t_y", 0 0, L_00000000000cb130;  1 drivers
S_00000000000cede0 .scope module, "my_gate" "nandgate" 2 4, 3 1 0, S_00000000000cec50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_00000000000ceb00 .functor AND 1, v0000000000f84da0_0, v0000000000f84e40_0, C4<1>, C4<1>;
v0000000000f84b20_0 .net *"_s0", 0 0, L_00000000000ceb00;  1 drivers
v0000000000f84bc0_0 .net "a", 0 0, v0000000000f84da0_0;  1 drivers
v0000000000f84c60_0 .net "b", 0 0, v0000000000f84e40_0;  1 drivers
v0000000000f84d00_0 .net "y", 0 0, L_00000000000cb130;  alias, 1 drivers
L_00000000000cb130 .reduce/nor L_00000000000ceb00;
    .scope S_00000000000cec50;
T_0 ;
    %vpi_call 2 7 "$monitor", "A=", v0000000000f84da0_0, " B=", v0000000000f84e40_0, " Y=", v00000000000cb090_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f84da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f84e40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f84da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f84e40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f84da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f84e40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f84da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f84e40_0, 0, 1;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "nand_tb.v";
    "nand.v";
