
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_16128:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd600000; valaddr_reg:x3; val_offset:48384*0 + 3*-1*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48384*0 + 3*0*FLEN/8, x4, x1, x2)

inst_16129:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd700000; valaddr_reg:x3; val_offset:48387*0 + 3*0*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48387*0 + 3*1*FLEN/8, x4, x1, x2)

inst_16130:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd780000; valaddr_reg:x3; val_offset:48390*0 + 3*1*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48390*0 + 3*2*FLEN/8, x4, x1, x2)

inst_16131:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd7c0000; valaddr_reg:x3; val_offset:48393*0 + 3*2*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48393*0 + 3*3*FLEN/8, x4, x1, x2)

inst_16132:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd7e0000; valaddr_reg:x3; val_offset:48396*0 + 3*3*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48396*0 + 3*4*FLEN/8, x4, x1, x2)

inst_16133:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd7f0000; valaddr_reg:x3; val_offset:48399*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48399*0 + 3*5*FLEN/8, x4, x1, x2)

inst_16134:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd7f8000; valaddr_reg:x3; val_offset:48402*0 + 3*5*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48402*0 + 3*6*FLEN/8, x4, x1, x2)

inst_16135:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd7fc000; valaddr_reg:x3; val_offset:48405*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48405*0 + 3*7*FLEN/8, x4, x1, x2)

inst_16136:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd7fe000; valaddr_reg:x3; val_offset:48408*0 + 3*7*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48408*0 + 3*8*FLEN/8, x4, x1, x2)

inst_16137:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd7ff000; valaddr_reg:x3; val_offset:48411*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48411*0 + 3*9*FLEN/8, x4, x1, x2)

inst_16138:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd7ff800; valaddr_reg:x3; val_offset:48414*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48414*0 + 3*10*FLEN/8, x4, x1, x2)

inst_16139:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd7ffc00; valaddr_reg:x3; val_offset:48417*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48417*0 + 3*11*FLEN/8, x4, x1, x2)

inst_16140:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd7ffe00; valaddr_reg:x3; val_offset:48420*0 + 3*11*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48420*0 + 3*12*FLEN/8, x4, x1, x2)

inst_16141:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd7fff00; valaddr_reg:x3; val_offset:48423*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48423*0 + 3*13*FLEN/8, x4, x1, x2)

inst_16142:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd7fff80; valaddr_reg:x3; val_offset:48426*0 + 3*13*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48426*0 + 3*14*FLEN/8, x4, x1, x2)

inst_16143:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd7fffc0; valaddr_reg:x3; val_offset:48429*0 + 3*14*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48429*0 + 3*15*FLEN/8, x4, x1, x2)

inst_16144:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd7fffe0; valaddr_reg:x3; val_offset:48432*0 + 3*15*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48432*0 + 3*16*FLEN/8, x4, x1, x2)

inst_16145:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd7ffff0; valaddr_reg:x3; val_offset:48435*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48435*0 + 3*17*FLEN/8, x4, x1, x2)

inst_16146:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd7ffff8; valaddr_reg:x3; val_offset:48438*0 + 3*17*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48438*0 + 3*18*FLEN/8, x4, x1, x2)

inst_16147:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd7ffffc; valaddr_reg:x3; val_offset:48441*0 + 3*18*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48441*0 + 3*19*FLEN/8, x4, x1, x2)

inst_16148:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd7ffffe; valaddr_reg:x3; val_offset:48444*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48444*0 + 3*20*FLEN/8, x4, x1, x2)

inst_16149:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd7fffff; valaddr_reg:x3; val_offset:48447*0 + 3*20*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48447*0 + 3*21*FLEN/8, x4, x1, x2)

inst_16150:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xff000001; valaddr_reg:x3; val_offset:48450*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48450*0 + 3*22*FLEN/8, x4, x1, x2)

inst_16151:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xff000003; valaddr_reg:x3; val_offset:48453*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48453*0 + 3*23*FLEN/8, x4, x1, x2)

inst_16152:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xff000007; valaddr_reg:x3; val_offset:48456*0 + 3*23*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48456*0 + 3*24*FLEN/8, x4, x1, x2)

inst_16153:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xff199999; valaddr_reg:x3; val_offset:48459*0 + 3*24*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48459*0 + 3*25*FLEN/8, x4, x1, x2)

inst_16154:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xff249249; valaddr_reg:x3; val_offset:48462*0 + 3*25*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48462*0 + 3*26*FLEN/8, x4, x1, x2)

inst_16155:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xff333333; valaddr_reg:x3; val_offset:48465*0 + 3*26*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48465*0 + 3*27*FLEN/8, x4, x1, x2)

inst_16156:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:48468*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48468*0 + 3*28*FLEN/8, x4, x1, x2)

inst_16157:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:48471*0 + 3*28*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48471*0 + 3*29*FLEN/8, x4, x1, x2)

inst_16158:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xff444444; valaddr_reg:x3; val_offset:48474*0 + 3*29*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48474*0 + 3*30*FLEN/8, x4, x1, x2)

inst_16159:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:48477*0 + 3*30*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48477*0 + 3*31*FLEN/8, x4, x1, x2)

inst_16160:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:48480*0 + 3*31*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48480*0 + 3*32*FLEN/8, x4, x1, x2)

inst_16161:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xff666666; valaddr_reg:x3; val_offset:48483*0 + 3*32*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48483*0 + 3*33*FLEN/8, x4, x1, x2)

inst_16162:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:48486*0 + 3*33*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48486*0 + 3*34*FLEN/8, x4, x1, x2)

inst_16163:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:48489*0 + 3*34*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48489*0 + 3*35*FLEN/8, x4, x1, x2)

inst_16164:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:48492*0 + 3*35*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48492*0 + 3*36*FLEN/8, x4, x1, x2)

inst_16165:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:48495*0 + 3*36*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48495*0 + 3*37*FLEN/8, x4, x1, x2)

inst_16166:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x64800000; valaddr_reg:x3; val_offset:48498*0 + 3*37*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48498*0 + 3*38*FLEN/8, x4, x1, x2)

inst_16167:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x64800001; valaddr_reg:x3; val_offset:48501*0 + 3*38*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48501*0 + 3*39*FLEN/8, x4, x1, x2)

inst_16168:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x64800003; valaddr_reg:x3; val_offset:48504*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48504*0 + 3*40*FLEN/8, x4, x1, x2)

inst_16169:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x64800007; valaddr_reg:x3; val_offset:48507*0 + 3*40*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48507*0 + 3*41*FLEN/8, x4, x1, x2)

inst_16170:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x6480000f; valaddr_reg:x3; val_offset:48510*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48510*0 + 3*42*FLEN/8, x4, x1, x2)

inst_16171:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x6480001f; valaddr_reg:x3; val_offset:48513*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48513*0 + 3*43*FLEN/8, x4, x1, x2)

inst_16172:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x6480003f; valaddr_reg:x3; val_offset:48516*0 + 3*43*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48516*0 + 3*44*FLEN/8, x4, x1, x2)

inst_16173:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x6480007f; valaddr_reg:x3; val_offset:48519*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48519*0 + 3*45*FLEN/8, x4, x1, x2)

inst_16174:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x648000ff; valaddr_reg:x3; val_offset:48522*0 + 3*45*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48522*0 + 3*46*FLEN/8, x4, x1, x2)

inst_16175:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x648001ff; valaddr_reg:x3; val_offset:48525*0 + 3*46*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48525*0 + 3*47*FLEN/8, x4, x1, x2)

inst_16176:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x648003ff; valaddr_reg:x3; val_offset:48528*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48528*0 + 3*48*FLEN/8, x4, x1, x2)

inst_16177:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x648007ff; valaddr_reg:x3; val_offset:48531*0 + 3*48*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48531*0 + 3*49*FLEN/8, x4, x1, x2)

inst_16178:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x64800fff; valaddr_reg:x3; val_offset:48534*0 + 3*49*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48534*0 + 3*50*FLEN/8, x4, x1, x2)

inst_16179:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x64801fff; valaddr_reg:x3; val_offset:48537*0 + 3*50*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48537*0 + 3*51*FLEN/8, x4, x1, x2)

inst_16180:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x64803fff; valaddr_reg:x3; val_offset:48540*0 + 3*51*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48540*0 + 3*52*FLEN/8, x4, x1, x2)

inst_16181:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x64807fff; valaddr_reg:x3; val_offset:48543*0 + 3*52*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48543*0 + 3*53*FLEN/8, x4, x1, x2)

inst_16182:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x6480ffff; valaddr_reg:x3; val_offset:48546*0 + 3*53*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48546*0 + 3*54*FLEN/8, x4, x1, x2)

inst_16183:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x6481ffff; valaddr_reg:x3; val_offset:48549*0 + 3*54*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48549*0 + 3*55*FLEN/8, x4, x1, x2)

inst_16184:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x6483ffff; valaddr_reg:x3; val_offset:48552*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48552*0 + 3*56*FLEN/8, x4, x1, x2)

inst_16185:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x6487ffff; valaddr_reg:x3; val_offset:48555*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48555*0 + 3*57*FLEN/8, x4, x1, x2)

inst_16186:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x648fffff; valaddr_reg:x3; val_offset:48558*0 + 3*57*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48558*0 + 3*58*FLEN/8, x4, x1, x2)

inst_16187:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x649fffff; valaddr_reg:x3; val_offset:48561*0 + 3*58*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48561*0 + 3*59*FLEN/8, x4, x1, x2)

inst_16188:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x64bfffff; valaddr_reg:x3; val_offset:48564*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48564*0 + 3*60*FLEN/8, x4, x1, x2)

inst_16189:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x64c00000; valaddr_reg:x3; val_offset:48567*0 + 3*60*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48567*0 + 3*61*FLEN/8, x4, x1, x2)

inst_16190:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x64e00000; valaddr_reg:x3; val_offset:48570*0 + 3*61*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48570*0 + 3*62*FLEN/8, x4, x1, x2)

inst_16191:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x64f00000; valaddr_reg:x3; val_offset:48573*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48573*0 + 3*63*FLEN/8, x4, x1, x2)

inst_16192:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x64f80000; valaddr_reg:x3; val_offset:48576*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48576*0 + 3*64*FLEN/8, x4, x1, x2)

inst_16193:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x64fc0000; valaddr_reg:x3; val_offset:48579*0 + 3*64*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48579*0 + 3*65*FLEN/8, x4, x1, x2)

inst_16194:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x64fe0000; valaddr_reg:x3; val_offset:48582*0 + 3*65*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48582*0 + 3*66*FLEN/8, x4, x1, x2)

inst_16195:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x64ff0000; valaddr_reg:x3; val_offset:48585*0 + 3*66*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48585*0 + 3*67*FLEN/8, x4, x1, x2)

inst_16196:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x64ff8000; valaddr_reg:x3; val_offset:48588*0 + 3*67*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48588*0 + 3*68*FLEN/8, x4, x1, x2)

inst_16197:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x64ffc000; valaddr_reg:x3; val_offset:48591*0 + 3*68*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48591*0 + 3*69*FLEN/8, x4, x1, x2)

inst_16198:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x64ffe000; valaddr_reg:x3; val_offset:48594*0 + 3*69*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48594*0 + 3*70*FLEN/8, x4, x1, x2)

inst_16199:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x64fff000; valaddr_reg:x3; val_offset:48597*0 + 3*70*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48597*0 + 3*71*FLEN/8, x4, x1, x2)

inst_16200:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x64fff800; valaddr_reg:x3; val_offset:48600*0 + 3*71*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48600*0 + 3*72*FLEN/8, x4, x1, x2)

inst_16201:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x64fffc00; valaddr_reg:x3; val_offset:48603*0 + 3*72*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48603*0 + 3*73*FLEN/8, x4, x1, x2)

inst_16202:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x64fffe00; valaddr_reg:x3; val_offset:48606*0 + 3*73*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48606*0 + 3*74*FLEN/8, x4, x1, x2)

inst_16203:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x64ffff00; valaddr_reg:x3; val_offset:48609*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48609*0 + 3*75*FLEN/8, x4, x1, x2)

inst_16204:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x64ffff80; valaddr_reg:x3; val_offset:48612*0 + 3*75*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48612*0 + 3*76*FLEN/8, x4, x1, x2)

inst_16205:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x64ffffc0; valaddr_reg:x3; val_offset:48615*0 + 3*76*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48615*0 + 3*77*FLEN/8, x4, x1, x2)

inst_16206:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x64ffffe0; valaddr_reg:x3; val_offset:48618*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48618*0 + 3*78*FLEN/8, x4, x1, x2)

inst_16207:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x64fffff0; valaddr_reg:x3; val_offset:48621*0 + 3*78*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48621*0 + 3*79*FLEN/8, x4, x1, x2)

inst_16208:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x64fffff8; valaddr_reg:x3; val_offset:48624*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48624*0 + 3*80*FLEN/8, x4, x1, x2)

inst_16209:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x64fffffc; valaddr_reg:x3; val_offset:48627*0 + 3*80*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48627*0 + 3*81*FLEN/8, x4, x1, x2)

inst_16210:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x64fffffe; valaddr_reg:x3; val_offset:48630*0 + 3*81*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48630*0 + 3*82*FLEN/8, x4, x1, x2)

inst_16211:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xc9 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x64ffffff; valaddr_reg:x3; val_offset:48633*0 + 3*82*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48633*0 + 3*83*FLEN/8, x4, x1, x2)

inst_16212:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x7f000001; valaddr_reg:x3; val_offset:48636*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48636*0 + 3*84*FLEN/8, x4, x1, x2)

inst_16213:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x7f000003; valaddr_reg:x3; val_offset:48639*0 + 3*84*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48639*0 + 3*85*FLEN/8, x4, x1, x2)

inst_16214:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x7f000007; valaddr_reg:x3; val_offset:48642*0 + 3*85*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48642*0 + 3*86*FLEN/8, x4, x1, x2)

inst_16215:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x7f199999; valaddr_reg:x3; val_offset:48645*0 + 3*86*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48645*0 + 3*87*FLEN/8, x4, x1, x2)

inst_16216:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x7f249249; valaddr_reg:x3; val_offset:48648*0 + 3*87*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48648*0 + 3*88*FLEN/8, x4, x1, x2)

inst_16217:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x7f333333; valaddr_reg:x3; val_offset:48651*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48651*0 + 3*89*FLEN/8, x4, x1, x2)

inst_16218:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:48654*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48654*0 + 3*90*FLEN/8, x4, x1, x2)

inst_16219:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:48657*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48657*0 + 3*91*FLEN/8, x4, x1, x2)

inst_16220:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x7f444444; valaddr_reg:x3; val_offset:48660*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48660*0 + 3*92*FLEN/8, x4, x1, x2)

inst_16221:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:48663*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48663*0 + 3*93*FLEN/8, x4, x1, x2)

inst_16222:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:48666*0 + 3*93*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48666*0 + 3*94*FLEN/8, x4, x1, x2)

inst_16223:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x7f666666; valaddr_reg:x3; val_offset:48669*0 + 3*94*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48669*0 + 3*95*FLEN/8, x4, x1, x2)

inst_16224:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:48672*0 + 3*95*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48672*0 + 3*96*FLEN/8, x4, x1, x2)

inst_16225:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x7f7ffff8; valaddr_reg:x3; val_offset:48675*0 + 3*96*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48675*0 + 3*97*FLEN/8, x4, x1, x2)

inst_16226:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x7f7ffffc; valaddr_reg:x3; val_offset:48678*0 + 3*97*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48678*0 + 3*98*FLEN/8, x4, x1, x2)

inst_16227:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29d944 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40ecb4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9d944; op2val:0x4040ecb4;
op3val:0x7f7ffffe; valaddr_reg:x3; val_offset:48681*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48681*0 + 3*99*FLEN/8, x4, x1, x2)

inst_16228:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe2800000; valaddr_reg:x3; val_offset:48684*0 + 3*99*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48684*0 + 3*100*FLEN/8, x4, x1, x2)

inst_16229:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe2800001; valaddr_reg:x3; val_offset:48687*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48687*0 + 3*101*FLEN/8, x4, x1, x2)

inst_16230:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe2800003; valaddr_reg:x3; val_offset:48690*0 + 3*101*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48690*0 + 3*102*FLEN/8, x4, x1, x2)

inst_16231:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe2800007; valaddr_reg:x3; val_offset:48693*0 + 3*102*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48693*0 + 3*103*FLEN/8, x4, x1, x2)

inst_16232:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe280000f; valaddr_reg:x3; val_offset:48696*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48696*0 + 3*104*FLEN/8, x4, x1, x2)

inst_16233:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe280001f; valaddr_reg:x3; val_offset:48699*0 + 3*104*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48699*0 + 3*105*FLEN/8, x4, x1, x2)

inst_16234:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe280003f; valaddr_reg:x3; val_offset:48702*0 + 3*105*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48702*0 + 3*106*FLEN/8, x4, x1, x2)

inst_16235:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe280007f; valaddr_reg:x3; val_offset:48705*0 + 3*106*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48705*0 + 3*107*FLEN/8, x4, x1, x2)

inst_16236:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe28000ff; valaddr_reg:x3; val_offset:48708*0 + 3*107*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48708*0 + 3*108*FLEN/8, x4, x1, x2)

inst_16237:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe28001ff; valaddr_reg:x3; val_offset:48711*0 + 3*108*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48711*0 + 3*109*FLEN/8, x4, x1, x2)

inst_16238:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe28003ff; valaddr_reg:x3; val_offset:48714*0 + 3*109*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48714*0 + 3*110*FLEN/8, x4, x1, x2)

inst_16239:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe28007ff; valaddr_reg:x3; val_offset:48717*0 + 3*110*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48717*0 + 3*111*FLEN/8, x4, x1, x2)

inst_16240:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe2800fff; valaddr_reg:x3; val_offset:48720*0 + 3*111*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48720*0 + 3*112*FLEN/8, x4, x1, x2)

inst_16241:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe2801fff; valaddr_reg:x3; val_offset:48723*0 + 3*112*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48723*0 + 3*113*FLEN/8, x4, x1, x2)

inst_16242:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe2803fff; valaddr_reg:x3; val_offset:48726*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48726*0 + 3*114*FLEN/8, x4, x1, x2)

inst_16243:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe2807fff; valaddr_reg:x3; val_offset:48729*0 + 3*114*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48729*0 + 3*115*FLEN/8, x4, x1, x2)

inst_16244:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe280ffff; valaddr_reg:x3; val_offset:48732*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48732*0 + 3*116*FLEN/8, x4, x1, x2)

inst_16245:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe281ffff; valaddr_reg:x3; val_offset:48735*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48735*0 + 3*117*FLEN/8, x4, x1, x2)

inst_16246:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe283ffff; valaddr_reg:x3; val_offset:48738*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48738*0 + 3*118*FLEN/8, x4, x1, x2)

inst_16247:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe287ffff; valaddr_reg:x3; val_offset:48741*0 + 3*118*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48741*0 + 3*119*FLEN/8, x4, x1, x2)

inst_16248:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe28fffff; valaddr_reg:x3; val_offset:48744*0 + 3*119*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48744*0 + 3*120*FLEN/8, x4, x1, x2)

inst_16249:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe29fffff; valaddr_reg:x3; val_offset:48747*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48747*0 + 3*121*FLEN/8, x4, x1, x2)

inst_16250:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe2bfffff; valaddr_reg:x3; val_offset:48750*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48750*0 + 3*122*FLEN/8, x4, x1, x2)

inst_16251:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe2c00000; valaddr_reg:x3; val_offset:48753*0 + 3*122*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48753*0 + 3*123*FLEN/8, x4, x1, x2)

inst_16252:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe2e00000; valaddr_reg:x3; val_offset:48756*0 + 3*123*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48756*0 + 3*124*FLEN/8, x4, x1, x2)

inst_16253:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe2f00000; valaddr_reg:x3; val_offset:48759*0 + 3*124*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48759*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16254:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe2f80000; valaddr_reg:x3; val_offset:48762*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48762*0 + 3*126*FLEN/8, x4, x1, x2)

inst_16255:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe2fc0000; valaddr_reg:x3; val_offset:48765*0 + 3*126*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48765*0 + 3*127*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_2)

inst_16256:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe2fe0000; valaddr_reg:x3; val_offset:48768*0 + 3*127*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48768*0 + 3*128*FLEN/8, x4, x1, x2)

inst_16257:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe2ff0000; valaddr_reg:x3; val_offset:48771*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48771*0 + 3*129*FLEN/8, x4, x1, x2)

inst_16258:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe2ff8000; valaddr_reg:x3; val_offset:48774*0 + 3*129*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48774*0 + 3*130*FLEN/8, x4, x1, x2)

inst_16259:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe2ffc000; valaddr_reg:x3; val_offset:48777*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48777*0 + 3*131*FLEN/8, x4, x1, x2)

inst_16260:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe2ffe000; valaddr_reg:x3; val_offset:48780*0 + 3*131*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48780*0 + 3*132*FLEN/8, x4, x1, x2)

inst_16261:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe2fff000; valaddr_reg:x3; val_offset:48783*0 + 3*132*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48783*0 + 3*133*FLEN/8, x4, x1, x2)

inst_16262:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe2fff800; valaddr_reg:x3; val_offset:48786*0 + 3*133*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48786*0 + 3*134*FLEN/8, x4, x1, x2)

inst_16263:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe2fffc00; valaddr_reg:x3; val_offset:48789*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48789*0 + 3*135*FLEN/8, x4, x1, x2)

inst_16264:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe2fffe00; valaddr_reg:x3; val_offset:48792*0 + 3*135*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48792*0 + 3*136*FLEN/8, x4, x1, x2)

inst_16265:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe2ffff00; valaddr_reg:x3; val_offset:48795*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48795*0 + 3*137*FLEN/8, x4, x1, x2)

inst_16266:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe2ffff80; valaddr_reg:x3; val_offset:48798*0 + 3*137*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48798*0 + 3*138*FLEN/8, x4, x1, x2)

inst_16267:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe2ffffc0; valaddr_reg:x3; val_offset:48801*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48801*0 + 3*139*FLEN/8, x4, x1, x2)

inst_16268:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe2ffffe0; valaddr_reg:x3; val_offset:48804*0 + 3*139*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48804*0 + 3*140*FLEN/8, x4, x1, x2)

inst_16269:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe2fffff0; valaddr_reg:x3; val_offset:48807*0 + 3*140*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48807*0 + 3*141*FLEN/8, x4, x1, x2)

inst_16270:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe2fffff8; valaddr_reg:x3; val_offset:48810*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48810*0 + 3*142*FLEN/8, x4, x1, x2)

inst_16271:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe2fffffc; valaddr_reg:x3; val_offset:48813*0 + 3*142*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48813*0 + 3*143*FLEN/8, x4, x1, x2)

inst_16272:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe2fffffe; valaddr_reg:x3; val_offset:48816*0 + 3*143*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48816*0 + 3*144*FLEN/8, x4, x1, x2)

inst_16273:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xe2ffffff; valaddr_reg:x3; val_offset:48819*0 + 3*144*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48819*0 + 3*145*FLEN/8, x4, x1, x2)

inst_16274:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xff000001; valaddr_reg:x3; val_offset:48822*0 + 3*145*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48822*0 + 3*146*FLEN/8, x4, x1, x2)

inst_16275:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xff000003; valaddr_reg:x3; val_offset:48825*0 + 3*146*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48825*0 + 3*147*FLEN/8, x4, x1, x2)

inst_16276:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xff000007; valaddr_reg:x3; val_offset:48828*0 + 3*147*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48828*0 + 3*148*FLEN/8, x4, x1, x2)

inst_16277:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xff199999; valaddr_reg:x3; val_offset:48831*0 + 3*148*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48831*0 + 3*149*FLEN/8, x4, x1, x2)

inst_16278:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xff249249; valaddr_reg:x3; val_offset:48834*0 + 3*149*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48834*0 + 3*150*FLEN/8, x4, x1, x2)

inst_16279:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xff333333; valaddr_reg:x3; val_offset:48837*0 + 3*150*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48837*0 + 3*151*FLEN/8, x4, x1, x2)

inst_16280:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:48840*0 + 3*151*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48840*0 + 3*152*FLEN/8, x4, x1, x2)

inst_16281:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:48843*0 + 3*152*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48843*0 + 3*153*FLEN/8, x4, x1, x2)

inst_16282:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xff444444; valaddr_reg:x3; val_offset:48846*0 + 3*153*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48846*0 + 3*154*FLEN/8, x4, x1, x2)

inst_16283:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:48849*0 + 3*154*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48849*0 + 3*155*FLEN/8, x4, x1, x2)

inst_16284:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:48852*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48852*0 + 3*156*FLEN/8, x4, x1, x2)

inst_16285:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xff666666; valaddr_reg:x3; val_offset:48855*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48855*0 + 3*157*FLEN/8, x4, x1, x2)

inst_16286:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:48858*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48858*0 + 3*158*FLEN/8, x4, x1, x2)

inst_16287:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:48861*0 + 3*158*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48861*0 + 3*159*FLEN/8, x4, x1, x2)

inst_16288:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:48864*0 + 3*159*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48864*0 + 3*160*FLEN/8, x4, x1, x2)

inst_16289:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x29e9e5 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x40d9d2 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea9e9e5; op2val:0xc040d9d2;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:48867*0 + 3*160*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48867*0 + 3*161*FLEN/8, x4, x1, x2)

inst_16290:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0x800001; valaddr_reg:x3; val_offset:48870*0 + 3*161*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48870*0 + 3*162*FLEN/8, x4, x1, x2)

inst_16291:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0x800003; valaddr_reg:x3; val_offset:48873*0 + 3*162*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48873*0 + 3*163*FLEN/8, x4, x1, x2)

inst_16292:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0x800007; valaddr_reg:x3; val_offset:48876*0 + 3*163*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48876*0 + 3*164*FLEN/8, x4, x1, x2)

inst_16293:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0x999999; valaddr_reg:x3; val_offset:48879*0 + 3*164*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48879*0 + 3*165*FLEN/8, x4, x1, x2)

inst_16294:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xa49249; valaddr_reg:x3; val_offset:48882*0 + 3*165*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48882*0 + 3*166*FLEN/8, x4, x1, x2)

inst_16295:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xb33333; valaddr_reg:x3; val_offset:48885*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48885*0 + 3*167*FLEN/8, x4, x1, x2)

inst_16296:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xb6db6d; valaddr_reg:x3; val_offset:48888*0 + 3*167*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48888*0 + 3*168*FLEN/8, x4, x1, x2)

inst_16297:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xbbbbbb; valaddr_reg:x3; val_offset:48891*0 + 3*168*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48891*0 + 3*169*FLEN/8, x4, x1, x2)

inst_16298:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xc44444; valaddr_reg:x3; val_offset:48894*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48894*0 + 3*170*FLEN/8, x4, x1, x2)

inst_16299:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xcccccc; valaddr_reg:x3; val_offset:48897*0 + 3*170*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48897*0 + 3*171*FLEN/8, x4, x1, x2)

inst_16300:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xdb6db6; valaddr_reg:x3; val_offset:48900*0 + 3*171*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48900*0 + 3*172*FLEN/8, x4, x1, x2)

inst_16301:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe66666; valaddr_reg:x3; val_offset:48903*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48903*0 + 3*173*FLEN/8, x4, x1, x2)

inst_16302:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xedb6db; valaddr_reg:x3; val_offset:48906*0 + 3*173*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48906*0 + 3*174*FLEN/8, x4, x1, x2)

inst_16303:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xfffff8; valaddr_reg:x3; val_offset:48909*0 + 3*174*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48909*0 + 3*175*FLEN/8, x4, x1, x2)

inst_16304:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xfffffc; valaddr_reg:x3; val_offset:48912*0 + 3*175*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48912*0 + 3*176*FLEN/8, x4, x1, x2)

inst_16305:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xfffffe; valaddr_reg:x3; val_offset:48915*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48915*0 + 3*177*FLEN/8, x4, x1, x2)

inst_16306:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe000000; valaddr_reg:x3; val_offset:48918*0 + 3*177*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48918*0 + 3*178*FLEN/8, x4, x1, x2)

inst_16307:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe000001; valaddr_reg:x3; val_offset:48921*0 + 3*178*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48921*0 + 3*179*FLEN/8, x4, x1, x2)

inst_16308:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe000003; valaddr_reg:x3; val_offset:48924*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48924*0 + 3*180*FLEN/8, x4, x1, x2)

inst_16309:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe000007; valaddr_reg:x3; val_offset:48927*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48927*0 + 3*181*FLEN/8, x4, x1, x2)

inst_16310:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe00000f; valaddr_reg:x3; val_offset:48930*0 + 3*181*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48930*0 + 3*182*FLEN/8, x4, x1, x2)

inst_16311:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe00001f; valaddr_reg:x3; val_offset:48933*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48933*0 + 3*183*FLEN/8, x4, x1, x2)

inst_16312:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe00003f; valaddr_reg:x3; val_offset:48936*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48936*0 + 3*184*FLEN/8, x4, x1, x2)

inst_16313:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe00007f; valaddr_reg:x3; val_offset:48939*0 + 3*184*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48939*0 + 3*185*FLEN/8, x4, x1, x2)

inst_16314:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe0000ff; valaddr_reg:x3; val_offset:48942*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48942*0 + 3*186*FLEN/8, x4, x1, x2)

inst_16315:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe0001ff; valaddr_reg:x3; val_offset:48945*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48945*0 + 3*187*FLEN/8, x4, x1, x2)

inst_16316:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe0003ff; valaddr_reg:x3; val_offset:48948*0 + 3*187*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48948*0 + 3*188*FLEN/8, x4, x1, x2)

inst_16317:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe0007ff; valaddr_reg:x3; val_offset:48951*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48951*0 + 3*189*FLEN/8, x4, x1, x2)

inst_16318:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe000fff; valaddr_reg:x3; val_offset:48954*0 + 3*189*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48954*0 + 3*190*FLEN/8, x4, x1, x2)

inst_16319:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe001fff; valaddr_reg:x3; val_offset:48957*0 + 3*190*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48957*0 + 3*191*FLEN/8, x4, x1, x2)

inst_16320:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe003fff; valaddr_reg:x3; val_offset:48960*0 + 3*191*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48960*0 + 3*192*FLEN/8, x4, x1, x2)

inst_16321:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe007fff; valaddr_reg:x3; val_offset:48963*0 + 3*192*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48963*0 + 3*193*FLEN/8, x4, x1, x2)

inst_16322:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe00ffff; valaddr_reg:x3; val_offset:48966*0 + 3*193*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48966*0 + 3*194*FLEN/8, x4, x1, x2)

inst_16323:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe01ffff; valaddr_reg:x3; val_offset:48969*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48969*0 + 3*195*FLEN/8, x4, x1, x2)

inst_16324:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe03ffff; valaddr_reg:x3; val_offset:48972*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48972*0 + 3*196*FLEN/8, x4, x1, x2)

inst_16325:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe07ffff; valaddr_reg:x3; val_offset:48975*0 + 3*196*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48975*0 + 3*197*FLEN/8, x4, x1, x2)

inst_16326:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe0fffff; valaddr_reg:x3; val_offset:48978*0 + 3*197*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48978*0 + 3*198*FLEN/8, x4, x1, x2)

inst_16327:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe1fffff; valaddr_reg:x3; val_offset:48981*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48981*0 + 3*199*FLEN/8, x4, x1, x2)

inst_16328:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe3fffff; valaddr_reg:x3; val_offset:48984*0 + 3*199*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48984*0 + 3*200*FLEN/8, x4, x1, x2)

inst_16329:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe400000; valaddr_reg:x3; val_offset:48987*0 + 3*200*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48987*0 + 3*201*FLEN/8, x4, x1, x2)

inst_16330:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe600000; valaddr_reg:x3; val_offset:48990*0 + 3*201*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48990*0 + 3*202*FLEN/8, x4, x1, x2)

inst_16331:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe700000; valaddr_reg:x3; val_offset:48993*0 + 3*202*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48993*0 + 3*203*FLEN/8, x4, x1, x2)

inst_16332:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe780000; valaddr_reg:x3; val_offset:48996*0 + 3*203*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48996*0 + 3*204*FLEN/8, x4, x1, x2)

inst_16333:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe7c0000; valaddr_reg:x3; val_offset:48999*0 + 3*204*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48999*0 + 3*205*FLEN/8, x4, x1, x2)

inst_16334:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe7e0000; valaddr_reg:x3; val_offset:49002*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49002*0 + 3*206*FLEN/8, x4, x1, x2)

inst_16335:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe7f0000; valaddr_reg:x3; val_offset:49005*0 + 3*206*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49005*0 + 3*207*FLEN/8, x4, x1, x2)

inst_16336:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe7f8000; valaddr_reg:x3; val_offset:49008*0 + 3*207*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49008*0 + 3*208*FLEN/8, x4, x1, x2)

inst_16337:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe7fc000; valaddr_reg:x3; val_offset:49011*0 + 3*208*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49011*0 + 3*209*FLEN/8, x4, x1, x2)

inst_16338:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe7fe000; valaddr_reg:x3; val_offset:49014*0 + 3*209*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49014*0 + 3*210*FLEN/8, x4, x1, x2)

inst_16339:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe7ff000; valaddr_reg:x3; val_offset:49017*0 + 3*210*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49017*0 + 3*211*FLEN/8, x4, x1, x2)

inst_16340:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe7ff800; valaddr_reg:x3; val_offset:49020*0 + 3*211*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49020*0 + 3*212*FLEN/8, x4, x1, x2)

inst_16341:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe7ffc00; valaddr_reg:x3; val_offset:49023*0 + 3*212*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49023*0 + 3*213*FLEN/8, x4, x1, x2)

inst_16342:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe7ffe00; valaddr_reg:x3; val_offset:49026*0 + 3*213*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49026*0 + 3*214*FLEN/8, x4, x1, x2)

inst_16343:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe7fff00; valaddr_reg:x3; val_offset:49029*0 + 3*214*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49029*0 + 3*215*FLEN/8, x4, x1, x2)

inst_16344:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe7fff80; valaddr_reg:x3; val_offset:49032*0 + 3*215*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49032*0 + 3*216*FLEN/8, x4, x1, x2)

inst_16345:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe7fffc0; valaddr_reg:x3; val_offset:49035*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49035*0 + 3*217*FLEN/8, x4, x1, x2)

inst_16346:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe7fffe0; valaddr_reg:x3; val_offset:49038*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49038*0 + 3*218*FLEN/8, x4, x1, x2)

inst_16347:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe7ffff0; valaddr_reg:x3; val_offset:49041*0 + 3*218*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49041*0 + 3*219*FLEN/8, x4, x1, x2)

inst_16348:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe7ffff8; valaddr_reg:x3; val_offset:49044*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49044*0 + 3*220*FLEN/8, x4, x1, x2)

inst_16349:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe7ffffc; valaddr_reg:x3; val_offset:49047*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49047*0 + 3*221*FLEN/8, x4, x1, x2)

inst_16350:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe7ffffe; valaddr_reg:x3; val_offset:49050*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49050*0 + 3*222*FLEN/8, x4, x1, x2)

inst_16351:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ae70d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaae70d; op2val:0x0;
op3val:0xe7fffff; valaddr_reg:x3; val_offset:49053*0 + 3*222*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49053*0 + 3*223*FLEN/8, x4, x1, x2)

inst_16352:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x3f800001; valaddr_reg:x3; val_offset:49056*0 + 3*223*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49056*0 + 3*224*FLEN/8, x4, x1, x2)

inst_16353:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x3f800003; valaddr_reg:x3; val_offset:49059*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49059*0 + 3*225*FLEN/8, x4, x1, x2)

inst_16354:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x3f800007; valaddr_reg:x3; val_offset:49062*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49062*0 + 3*226*FLEN/8, x4, x1, x2)

inst_16355:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x3f999999; valaddr_reg:x3; val_offset:49065*0 + 3*226*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49065*0 + 3*227*FLEN/8, x4, x1, x2)

inst_16356:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:49068*0 + 3*227*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49068*0 + 3*228*FLEN/8, x4, x1, x2)

inst_16357:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:49071*0 + 3*228*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49071*0 + 3*229*FLEN/8, x4, x1, x2)

inst_16358:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:49074*0 + 3*229*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49074*0 + 3*230*FLEN/8, x4, x1, x2)

inst_16359:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:49077*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49077*0 + 3*231*FLEN/8, x4, x1, x2)

inst_16360:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:49080*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49080*0 + 3*232*FLEN/8, x4, x1, x2)

inst_16361:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:49083*0 + 3*232*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49083*0 + 3*233*FLEN/8, x4, x1, x2)

inst_16362:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:49086*0 + 3*233*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49086*0 + 3*234*FLEN/8, x4, x1, x2)

inst_16363:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:49089*0 + 3*234*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49089*0 + 3*235*FLEN/8, x4, x1, x2)

inst_16364:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:49092*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49092*0 + 3*236*FLEN/8, x4, x1, x2)

inst_16365:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:49095*0 + 3*236*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49095*0 + 3*237*FLEN/8, x4, x1, x2)

inst_16366:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:49098*0 + 3*237*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49098*0 + 3*238*FLEN/8, x4, x1, x2)

inst_16367:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:49101*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49101*0 + 3*239*FLEN/8, x4, x1, x2)

inst_16368:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x47000000; valaddr_reg:x3; val_offset:49104*0 + 3*239*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49104*0 + 3*240*FLEN/8, x4, x1, x2)

inst_16369:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x47000001; valaddr_reg:x3; val_offset:49107*0 + 3*240*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49107*0 + 3*241*FLEN/8, x4, x1, x2)

inst_16370:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x47000003; valaddr_reg:x3; val_offset:49110*0 + 3*241*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49110*0 + 3*242*FLEN/8, x4, x1, x2)

inst_16371:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x47000007; valaddr_reg:x3; val_offset:49113*0 + 3*242*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49113*0 + 3*243*FLEN/8, x4, x1, x2)

inst_16372:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x4700000f; valaddr_reg:x3; val_offset:49116*0 + 3*243*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49116*0 + 3*244*FLEN/8, x4, x1, x2)

inst_16373:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x4700001f; valaddr_reg:x3; val_offset:49119*0 + 3*244*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49119*0 + 3*245*FLEN/8, x4, x1, x2)

inst_16374:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x4700003f; valaddr_reg:x3; val_offset:49122*0 + 3*245*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49122*0 + 3*246*FLEN/8, x4, x1, x2)

inst_16375:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x4700007f; valaddr_reg:x3; val_offset:49125*0 + 3*246*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49125*0 + 3*247*FLEN/8, x4, x1, x2)

inst_16376:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x470000ff; valaddr_reg:x3; val_offset:49128*0 + 3*247*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49128*0 + 3*248*FLEN/8, x4, x1, x2)

inst_16377:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x470001ff; valaddr_reg:x3; val_offset:49131*0 + 3*248*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49131*0 + 3*249*FLEN/8, x4, x1, x2)

inst_16378:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x470003ff; valaddr_reg:x3; val_offset:49134*0 + 3*249*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49134*0 + 3*250*FLEN/8, x4, x1, x2)

inst_16379:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x470007ff; valaddr_reg:x3; val_offset:49137*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49137*0 + 3*251*FLEN/8, x4, x1, x2)

inst_16380:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x47000fff; valaddr_reg:x3; val_offset:49140*0 + 3*251*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49140*0 + 3*252*FLEN/8, x4, x1, x2)

inst_16381:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x47001fff; valaddr_reg:x3; val_offset:49143*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49143*0 + 3*253*FLEN/8, x4, x1, x2)

inst_16382:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x47003fff; valaddr_reg:x3; val_offset:49146*0 + 3*253*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49146*0 + 3*254*FLEN/8, x4, x1, x2)

inst_16383:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x47007fff; valaddr_reg:x3; val_offset:49149*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49149*0 + 3*255*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_3)

inst_16384:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x4700ffff; valaddr_reg:x3; val_offset:49152*0 + 3*256*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49152*0 + 3*256*FLEN/8, x4, x1, x2)

inst_16385:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x4701ffff; valaddr_reg:x3; val_offset:49155*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49155*0 + 3*257*FLEN/8, x4, x1, x2)

inst_16386:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x4703ffff; valaddr_reg:x3; val_offset:49158*0 + 3*258*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49158*0 + 3*258*FLEN/8, x4, x1, x2)

inst_16387:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x4707ffff; valaddr_reg:x3; val_offset:49161*0 + 3*259*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49161*0 + 3*259*FLEN/8, x4, x1, x2)

inst_16388:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x470fffff; valaddr_reg:x3; val_offset:49164*0 + 3*260*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49164*0 + 3*260*FLEN/8, x4, x1, x2)

inst_16389:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x471fffff; valaddr_reg:x3; val_offset:49167*0 + 3*261*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49167*0 + 3*261*FLEN/8, x4, x1, x2)

inst_16390:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x473fffff; valaddr_reg:x3; val_offset:49170*0 + 3*262*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49170*0 + 3*262*FLEN/8, x4, x1, x2)

inst_16391:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x47400000; valaddr_reg:x3; val_offset:49173*0 + 3*263*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49173*0 + 3*263*FLEN/8, x4, x1, x2)

inst_16392:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x47600000; valaddr_reg:x3; val_offset:49176*0 + 3*264*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49176*0 + 3*264*FLEN/8, x4, x1, x2)

inst_16393:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x47700000; valaddr_reg:x3; val_offset:49179*0 + 3*265*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49179*0 + 3*265*FLEN/8, x4, x1, x2)

inst_16394:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x47780000; valaddr_reg:x3; val_offset:49182*0 + 3*266*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49182*0 + 3*266*FLEN/8, x4, x1, x2)

inst_16395:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x477c0000; valaddr_reg:x3; val_offset:49185*0 + 3*267*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49185*0 + 3*267*FLEN/8, x4, x1, x2)

inst_16396:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x477e0000; valaddr_reg:x3; val_offset:49188*0 + 3*268*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49188*0 + 3*268*FLEN/8, x4, x1, x2)

inst_16397:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x477f0000; valaddr_reg:x3; val_offset:49191*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49191*0 + 3*269*FLEN/8, x4, x1, x2)

inst_16398:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x477f8000; valaddr_reg:x3; val_offset:49194*0 + 3*270*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49194*0 + 3*270*FLEN/8, x4, x1, x2)

inst_16399:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x477fc000; valaddr_reg:x3; val_offset:49197*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49197*0 + 3*271*FLEN/8, x4, x1, x2)

inst_16400:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x477fe000; valaddr_reg:x3; val_offset:49200*0 + 3*272*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49200*0 + 3*272*FLEN/8, x4, x1, x2)

inst_16401:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x477ff000; valaddr_reg:x3; val_offset:49203*0 + 3*273*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49203*0 + 3*273*FLEN/8, x4, x1, x2)

inst_16402:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x477ff800; valaddr_reg:x3; val_offset:49206*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49206*0 + 3*274*FLEN/8, x4, x1, x2)

inst_16403:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x477ffc00; valaddr_reg:x3; val_offset:49209*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49209*0 + 3*275*FLEN/8, x4, x1, x2)

inst_16404:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x477ffe00; valaddr_reg:x3; val_offset:49212*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49212*0 + 3*276*FLEN/8, x4, x1, x2)

inst_16405:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x477fff00; valaddr_reg:x3; val_offset:49215*0 + 3*277*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49215*0 + 3*277*FLEN/8, x4, x1, x2)

inst_16406:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x477fff80; valaddr_reg:x3; val_offset:49218*0 + 3*278*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49218*0 + 3*278*FLEN/8, x4, x1, x2)

inst_16407:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x477fffc0; valaddr_reg:x3; val_offset:49221*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49221*0 + 3*279*FLEN/8, x4, x1, x2)

inst_16408:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x477fffe0; valaddr_reg:x3; val_offset:49224*0 + 3*280*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49224*0 + 3*280*FLEN/8, x4, x1, x2)

inst_16409:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x477ffff0; valaddr_reg:x3; val_offset:49227*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49227*0 + 3*281*FLEN/8, x4, x1, x2)

inst_16410:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x477ffff8; valaddr_reg:x3; val_offset:49230*0 + 3*282*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49230*0 + 3*282*FLEN/8, x4, x1, x2)

inst_16411:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x477ffffc; valaddr_reg:x3; val_offset:49233*0 + 3*283*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49233*0 + 3*283*FLEN/8, x4, x1, x2)

inst_16412:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x477ffffe; valaddr_reg:x3; val_offset:49236*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49236*0 + 3*284*FLEN/8, x4, x1, x2)

inst_16413:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b22fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5fbc80 and fs3 == 0 and fe3 == 0x8e and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab22fe; op2val:0x5fbc80;
op3val:0x477fffff; valaddr_reg:x3; val_offset:49239*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49239*0 + 3*285*FLEN/8, x4, x1, x2)

inst_16414:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x80800001; valaddr_reg:x3; val_offset:49242*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49242*0 + 3*286*FLEN/8, x4, x1, x2)

inst_16415:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x80800003; valaddr_reg:x3; val_offset:49245*0 + 3*287*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49245*0 + 3*287*FLEN/8, x4, x1, x2)

inst_16416:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x80800007; valaddr_reg:x3; val_offset:49248*0 + 3*288*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49248*0 + 3*288*FLEN/8, x4, x1, x2)

inst_16417:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x80999999; valaddr_reg:x3; val_offset:49251*0 + 3*289*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49251*0 + 3*289*FLEN/8, x4, x1, x2)

inst_16418:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x80a49249; valaddr_reg:x3; val_offset:49254*0 + 3*290*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49254*0 + 3*290*FLEN/8, x4, x1, x2)

inst_16419:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x80b33333; valaddr_reg:x3; val_offset:49257*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49257*0 + 3*291*FLEN/8, x4, x1, x2)

inst_16420:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x80b6db6d; valaddr_reg:x3; val_offset:49260*0 + 3*292*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49260*0 + 3*292*FLEN/8, x4, x1, x2)

inst_16421:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x80bbbbbb; valaddr_reg:x3; val_offset:49263*0 + 3*293*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49263*0 + 3*293*FLEN/8, x4, x1, x2)

inst_16422:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x80c44444; valaddr_reg:x3; val_offset:49266*0 + 3*294*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49266*0 + 3*294*FLEN/8, x4, x1, x2)

inst_16423:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x80cccccc; valaddr_reg:x3; val_offset:49269*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49269*0 + 3*295*FLEN/8, x4, x1, x2)

inst_16424:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x80db6db6; valaddr_reg:x3; val_offset:49272*0 + 3*296*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49272*0 + 3*296*FLEN/8, x4, x1, x2)

inst_16425:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x80e66666; valaddr_reg:x3; val_offset:49275*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49275*0 + 3*297*FLEN/8, x4, x1, x2)

inst_16426:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x80edb6db; valaddr_reg:x3; val_offset:49278*0 + 3*298*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49278*0 + 3*298*FLEN/8, x4, x1, x2)

inst_16427:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x80fffff8; valaddr_reg:x3; val_offset:49281*0 + 3*299*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49281*0 + 3*299*FLEN/8, x4, x1, x2)

inst_16428:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x80fffffc; valaddr_reg:x3; val_offset:49284*0 + 3*300*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49284*0 + 3*300*FLEN/8, x4, x1, x2)

inst_16429:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x80fffffe; valaddr_reg:x3; val_offset:49287*0 + 3*301*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49287*0 + 3*301*FLEN/8, x4, x1, x2)

inst_16430:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8b800000; valaddr_reg:x3; val_offset:49290*0 + 3*302*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49290*0 + 3*302*FLEN/8, x4, x1, x2)

inst_16431:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8b800001; valaddr_reg:x3; val_offset:49293*0 + 3*303*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49293*0 + 3*303*FLEN/8, x4, x1, x2)

inst_16432:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8b800003; valaddr_reg:x3; val_offset:49296*0 + 3*304*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49296*0 + 3*304*FLEN/8, x4, x1, x2)

inst_16433:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8b800007; valaddr_reg:x3; val_offset:49299*0 + 3*305*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49299*0 + 3*305*FLEN/8, x4, x1, x2)

inst_16434:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8b80000f; valaddr_reg:x3; val_offset:49302*0 + 3*306*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49302*0 + 3*306*FLEN/8, x4, x1, x2)

inst_16435:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8b80001f; valaddr_reg:x3; val_offset:49305*0 + 3*307*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49305*0 + 3*307*FLEN/8, x4, x1, x2)

inst_16436:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8b80003f; valaddr_reg:x3; val_offset:49308*0 + 3*308*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49308*0 + 3*308*FLEN/8, x4, x1, x2)

inst_16437:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8b80007f; valaddr_reg:x3; val_offset:49311*0 + 3*309*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49311*0 + 3*309*FLEN/8, x4, x1, x2)

inst_16438:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8b8000ff; valaddr_reg:x3; val_offset:49314*0 + 3*310*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49314*0 + 3*310*FLEN/8, x4, x1, x2)

inst_16439:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8b8001ff; valaddr_reg:x3; val_offset:49317*0 + 3*311*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49317*0 + 3*311*FLEN/8, x4, x1, x2)

inst_16440:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8b8003ff; valaddr_reg:x3; val_offset:49320*0 + 3*312*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49320*0 + 3*312*FLEN/8, x4, x1, x2)

inst_16441:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8b8007ff; valaddr_reg:x3; val_offset:49323*0 + 3*313*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49323*0 + 3*313*FLEN/8, x4, x1, x2)

inst_16442:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8b800fff; valaddr_reg:x3; val_offset:49326*0 + 3*314*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49326*0 + 3*314*FLEN/8, x4, x1, x2)

inst_16443:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8b801fff; valaddr_reg:x3; val_offset:49329*0 + 3*315*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49329*0 + 3*315*FLEN/8, x4, x1, x2)

inst_16444:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8b803fff; valaddr_reg:x3; val_offset:49332*0 + 3*316*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49332*0 + 3*316*FLEN/8, x4, x1, x2)

inst_16445:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8b807fff; valaddr_reg:x3; val_offset:49335*0 + 3*317*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49335*0 + 3*317*FLEN/8, x4, x1, x2)

inst_16446:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8b80ffff; valaddr_reg:x3; val_offset:49338*0 + 3*318*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49338*0 + 3*318*FLEN/8, x4, x1, x2)

inst_16447:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8b81ffff; valaddr_reg:x3; val_offset:49341*0 + 3*319*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49341*0 + 3*319*FLEN/8, x4, x1, x2)

inst_16448:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8b83ffff; valaddr_reg:x3; val_offset:49344*0 + 3*320*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49344*0 + 3*320*FLEN/8, x4, x1, x2)

inst_16449:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8b87ffff; valaddr_reg:x3; val_offset:49347*0 + 3*321*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49347*0 + 3*321*FLEN/8, x4, x1, x2)

inst_16450:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8b8fffff; valaddr_reg:x3; val_offset:49350*0 + 3*322*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49350*0 + 3*322*FLEN/8, x4, x1, x2)

inst_16451:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8b9fffff; valaddr_reg:x3; val_offset:49353*0 + 3*323*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49353*0 + 3*323*FLEN/8, x4, x1, x2)

inst_16452:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8bbfffff; valaddr_reg:x3; val_offset:49356*0 + 3*324*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49356*0 + 3*324*FLEN/8, x4, x1, x2)

inst_16453:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8bc00000; valaddr_reg:x3; val_offset:49359*0 + 3*325*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49359*0 + 3*325*FLEN/8, x4, x1, x2)

inst_16454:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8be00000; valaddr_reg:x3; val_offset:49362*0 + 3*326*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49362*0 + 3*326*FLEN/8, x4, x1, x2)

inst_16455:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8bf00000; valaddr_reg:x3; val_offset:49365*0 + 3*327*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49365*0 + 3*327*FLEN/8, x4, x1, x2)

inst_16456:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8bf80000; valaddr_reg:x3; val_offset:49368*0 + 3*328*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49368*0 + 3*328*FLEN/8, x4, x1, x2)

inst_16457:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8bfc0000; valaddr_reg:x3; val_offset:49371*0 + 3*329*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49371*0 + 3*329*FLEN/8, x4, x1, x2)

inst_16458:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8bfe0000; valaddr_reg:x3; val_offset:49374*0 + 3*330*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49374*0 + 3*330*FLEN/8, x4, x1, x2)

inst_16459:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8bff0000; valaddr_reg:x3; val_offset:49377*0 + 3*331*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49377*0 + 3*331*FLEN/8, x4, x1, x2)

inst_16460:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8bff8000; valaddr_reg:x3; val_offset:49380*0 + 3*332*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49380*0 + 3*332*FLEN/8, x4, x1, x2)

inst_16461:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8bffc000; valaddr_reg:x3; val_offset:49383*0 + 3*333*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49383*0 + 3*333*FLEN/8, x4, x1, x2)

inst_16462:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8bffe000; valaddr_reg:x3; val_offset:49386*0 + 3*334*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49386*0 + 3*334*FLEN/8, x4, x1, x2)

inst_16463:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8bfff000; valaddr_reg:x3; val_offset:49389*0 + 3*335*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49389*0 + 3*335*FLEN/8, x4, x1, x2)

inst_16464:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8bfff800; valaddr_reg:x3; val_offset:49392*0 + 3*336*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49392*0 + 3*336*FLEN/8, x4, x1, x2)

inst_16465:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8bfffc00; valaddr_reg:x3; val_offset:49395*0 + 3*337*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49395*0 + 3*337*FLEN/8, x4, x1, x2)

inst_16466:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8bfffe00; valaddr_reg:x3; val_offset:49398*0 + 3*338*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49398*0 + 3*338*FLEN/8, x4, x1, x2)

inst_16467:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8bffff00; valaddr_reg:x3; val_offset:49401*0 + 3*339*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49401*0 + 3*339*FLEN/8, x4, x1, x2)

inst_16468:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8bffff80; valaddr_reg:x3; val_offset:49404*0 + 3*340*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49404*0 + 3*340*FLEN/8, x4, x1, x2)

inst_16469:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8bffffc0; valaddr_reg:x3; val_offset:49407*0 + 3*341*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49407*0 + 3*341*FLEN/8, x4, x1, x2)

inst_16470:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8bffffe0; valaddr_reg:x3; val_offset:49410*0 + 3*342*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49410*0 + 3*342*FLEN/8, x4, x1, x2)

inst_16471:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8bfffff0; valaddr_reg:x3; val_offset:49413*0 + 3*343*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49413*0 + 3*343*FLEN/8, x4, x1, x2)

inst_16472:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8bfffff8; valaddr_reg:x3; val_offset:49416*0 + 3*344*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49416*0 + 3*344*FLEN/8, x4, x1, x2)

inst_16473:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8bfffffc; valaddr_reg:x3; val_offset:49419*0 + 3*345*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49419*0 + 3*345*FLEN/8, x4, x1, x2)

inst_16474:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8bfffffe; valaddr_reg:x3; val_offset:49422*0 + 3*346*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49422*0 + 3*346*FLEN/8, x4, x1, x2)

inst_16475:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2b6a8f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x17 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eab6a8f; op2val:0x80000000;
op3val:0x8bffffff; valaddr_reg:x3; val_offset:49425*0 + 3*347*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49425*0 + 3*347*FLEN/8, x4, x1, x2)

inst_16476:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:49428*0 + 3*348*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49428*0 + 3*348*FLEN/8, x4, x1, x2)

inst_16477:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:49431*0 + 3*349*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49431*0 + 3*349*FLEN/8, x4, x1, x2)

inst_16478:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:49434*0 + 3*350*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49434*0 + 3*350*FLEN/8, x4, x1, x2)

inst_16479:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:49437*0 + 3*351*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49437*0 + 3*351*FLEN/8, x4, x1, x2)

inst_16480:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:49440*0 + 3*352*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49440*0 + 3*352*FLEN/8, x4, x1, x2)

inst_16481:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:49443*0 + 3*353*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49443*0 + 3*353*FLEN/8, x4, x1, x2)

inst_16482:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:49446*0 + 3*354*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49446*0 + 3*354*FLEN/8, x4, x1, x2)

inst_16483:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:49449*0 + 3*355*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49449*0 + 3*355*FLEN/8, x4, x1, x2)

inst_16484:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:49452*0 + 3*356*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49452*0 + 3*356*FLEN/8, x4, x1, x2)

inst_16485:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:49455*0 + 3*357*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49455*0 + 3*357*FLEN/8, x4, x1, x2)

inst_16486:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:49458*0 + 3*358*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49458*0 + 3*358*FLEN/8, x4, x1, x2)

inst_16487:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:49461*0 + 3*359*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49461*0 + 3*359*FLEN/8, x4, x1, x2)

inst_16488:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:49464*0 + 3*360*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49464*0 + 3*360*FLEN/8, x4, x1, x2)

inst_16489:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:49467*0 + 3*361*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49467*0 + 3*361*FLEN/8, x4, x1, x2)

inst_16490:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:49470*0 + 3*362*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49470*0 + 3*362*FLEN/8, x4, x1, x2)

inst_16491:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:49473*0 + 3*363*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49473*0 + 3*363*FLEN/8, x4, x1, x2)

inst_16492:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xe800000; valaddr_reg:x3; val_offset:49476*0 + 3*364*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49476*0 + 3*364*FLEN/8, x4, x1, x2)

inst_16493:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xe800001; valaddr_reg:x3; val_offset:49479*0 + 3*365*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49479*0 + 3*365*FLEN/8, x4, x1, x2)

inst_16494:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xe800003; valaddr_reg:x3; val_offset:49482*0 + 3*366*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49482*0 + 3*366*FLEN/8, x4, x1, x2)

inst_16495:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xe800007; valaddr_reg:x3; val_offset:49485*0 + 3*367*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49485*0 + 3*367*FLEN/8, x4, x1, x2)

inst_16496:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xe80000f; valaddr_reg:x3; val_offset:49488*0 + 3*368*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49488*0 + 3*368*FLEN/8, x4, x1, x2)

inst_16497:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xe80001f; valaddr_reg:x3; val_offset:49491*0 + 3*369*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49491*0 + 3*369*FLEN/8, x4, x1, x2)

inst_16498:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xe80003f; valaddr_reg:x3; val_offset:49494*0 + 3*370*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49494*0 + 3*370*FLEN/8, x4, x1, x2)

inst_16499:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xe80007f; valaddr_reg:x3; val_offset:49497*0 + 3*371*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49497*0 + 3*371*FLEN/8, x4, x1, x2)

inst_16500:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xe8000ff; valaddr_reg:x3; val_offset:49500*0 + 3*372*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49500*0 + 3*372*FLEN/8, x4, x1, x2)

inst_16501:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xe8001ff; valaddr_reg:x3; val_offset:49503*0 + 3*373*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49503*0 + 3*373*FLEN/8, x4, x1, x2)

inst_16502:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xe8003ff; valaddr_reg:x3; val_offset:49506*0 + 3*374*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49506*0 + 3*374*FLEN/8, x4, x1, x2)

inst_16503:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xe8007ff; valaddr_reg:x3; val_offset:49509*0 + 3*375*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49509*0 + 3*375*FLEN/8, x4, x1, x2)

inst_16504:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xe800fff; valaddr_reg:x3; val_offset:49512*0 + 3*376*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49512*0 + 3*376*FLEN/8, x4, x1, x2)

inst_16505:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xe801fff; valaddr_reg:x3; val_offset:49515*0 + 3*377*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49515*0 + 3*377*FLEN/8, x4, x1, x2)

inst_16506:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xe803fff; valaddr_reg:x3; val_offset:49518*0 + 3*378*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49518*0 + 3*378*FLEN/8, x4, x1, x2)

inst_16507:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xe807fff; valaddr_reg:x3; val_offset:49521*0 + 3*379*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49521*0 + 3*379*FLEN/8, x4, x1, x2)

inst_16508:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xe80ffff; valaddr_reg:x3; val_offset:49524*0 + 3*380*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49524*0 + 3*380*FLEN/8, x4, x1, x2)

inst_16509:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xe81ffff; valaddr_reg:x3; val_offset:49527*0 + 3*381*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49527*0 + 3*381*FLEN/8, x4, x1, x2)

inst_16510:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xe83ffff; valaddr_reg:x3; val_offset:49530*0 + 3*382*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49530*0 + 3*382*FLEN/8, x4, x1, x2)

inst_16511:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xe87ffff; valaddr_reg:x3; val_offset:49533*0 + 3*383*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49533*0 + 3*383*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_4)

inst_16512:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xe8fffff; valaddr_reg:x3; val_offset:49536*0 + 3*384*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49536*0 + 3*384*FLEN/8, x4, x1, x2)

inst_16513:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xe9fffff; valaddr_reg:x3; val_offset:49539*0 + 3*385*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49539*0 + 3*385*FLEN/8, x4, x1, x2)

inst_16514:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xebfffff; valaddr_reg:x3; val_offset:49542*0 + 3*386*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49542*0 + 3*386*FLEN/8, x4, x1, x2)

inst_16515:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xec00000; valaddr_reg:x3; val_offset:49545*0 + 3*387*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49545*0 + 3*387*FLEN/8, x4, x1, x2)

inst_16516:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xee00000; valaddr_reg:x3; val_offset:49548*0 + 3*388*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49548*0 + 3*388*FLEN/8, x4, x1, x2)

inst_16517:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xef00000; valaddr_reg:x3; val_offset:49551*0 + 3*389*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49551*0 + 3*389*FLEN/8, x4, x1, x2)

inst_16518:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xef80000; valaddr_reg:x3; val_offset:49554*0 + 3*390*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49554*0 + 3*390*FLEN/8, x4, x1, x2)

inst_16519:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xefc0000; valaddr_reg:x3; val_offset:49557*0 + 3*391*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49557*0 + 3*391*FLEN/8, x4, x1, x2)

inst_16520:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xefe0000; valaddr_reg:x3; val_offset:49560*0 + 3*392*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49560*0 + 3*392*FLEN/8, x4, x1, x2)

inst_16521:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xeff0000; valaddr_reg:x3; val_offset:49563*0 + 3*393*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49563*0 + 3*393*FLEN/8, x4, x1, x2)

inst_16522:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xeff8000; valaddr_reg:x3; val_offset:49566*0 + 3*394*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49566*0 + 3*394*FLEN/8, x4, x1, x2)

inst_16523:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xeffc000; valaddr_reg:x3; val_offset:49569*0 + 3*395*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49569*0 + 3*395*FLEN/8, x4, x1, x2)

inst_16524:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xeffe000; valaddr_reg:x3; val_offset:49572*0 + 3*396*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49572*0 + 3*396*FLEN/8, x4, x1, x2)

inst_16525:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xefff000; valaddr_reg:x3; val_offset:49575*0 + 3*397*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49575*0 + 3*397*FLEN/8, x4, x1, x2)

inst_16526:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xefff800; valaddr_reg:x3; val_offset:49578*0 + 3*398*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49578*0 + 3*398*FLEN/8, x4, x1, x2)

inst_16527:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xefffc00; valaddr_reg:x3; val_offset:49581*0 + 3*399*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49581*0 + 3*399*FLEN/8, x4, x1, x2)

inst_16528:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xefffe00; valaddr_reg:x3; val_offset:49584*0 + 3*400*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49584*0 + 3*400*FLEN/8, x4, x1, x2)

inst_16529:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xeffff00; valaddr_reg:x3; val_offset:49587*0 + 3*401*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49587*0 + 3*401*FLEN/8, x4, x1, x2)

inst_16530:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xeffff80; valaddr_reg:x3; val_offset:49590*0 + 3*402*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49590*0 + 3*402*FLEN/8, x4, x1, x2)

inst_16531:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xeffffc0; valaddr_reg:x3; val_offset:49593*0 + 3*403*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49593*0 + 3*403*FLEN/8, x4, x1, x2)

inst_16532:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xeffffe0; valaddr_reg:x3; val_offset:49596*0 + 3*404*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49596*0 + 3*404*FLEN/8, x4, x1, x2)

inst_16533:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xefffff0; valaddr_reg:x3; val_offset:49599*0 + 3*405*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49599*0 + 3*405*FLEN/8, x4, x1, x2)

inst_16534:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xefffff8; valaddr_reg:x3; val_offset:49602*0 + 3*406*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49602*0 + 3*406*FLEN/8, x4, x1, x2)

inst_16535:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xefffffc; valaddr_reg:x3; val_offset:49605*0 + 3*407*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49605*0 + 3*407*FLEN/8, x4, x1, x2)

inst_16536:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xefffffe; valaddr_reg:x3; val_offset:49608*0 + 3*408*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49608*0 + 3*408*FLEN/8, x4, x1, x2)

inst_16537:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2bfe94 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eabfe94; op2val:0x0;
op3val:0xeffffff; valaddr_reg:x3; val_offset:49611*0 + 3*409*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49611*0 + 3*409*FLEN/8, x4, x1, x2)

inst_16538:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x65000000; valaddr_reg:x3; val_offset:49614*0 + 3*410*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49614*0 + 3*410*FLEN/8, x4, x1, x2)

inst_16539:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x65000001; valaddr_reg:x3; val_offset:49617*0 + 3*411*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49617*0 + 3*411*FLEN/8, x4, x1, x2)

inst_16540:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x65000003; valaddr_reg:x3; val_offset:49620*0 + 3*412*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49620*0 + 3*412*FLEN/8, x4, x1, x2)

inst_16541:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x65000007; valaddr_reg:x3; val_offset:49623*0 + 3*413*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49623*0 + 3*413*FLEN/8, x4, x1, x2)

inst_16542:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x6500000f; valaddr_reg:x3; val_offset:49626*0 + 3*414*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49626*0 + 3*414*FLEN/8, x4, x1, x2)

inst_16543:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x6500001f; valaddr_reg:x3; val_offset:49629*0 + 3*415*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49629*0 + 3*415*FLEN/8, x4, x1, x2)

inst_16544:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x6500003f; valaddr_reg:x3; val_offset:49632*0 + 3*416*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49632*0 + 3*416*FLEN/8, x4, x1, x2)

inst_16545:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x6500007f; valaddr_reg:x3; val_offset:49635*0 + 3*417*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49635*0 + 3*417*FLEN/8, x4, x1, x2)

inst_16546:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x650000ff; valaddr_reg:x3; val_offset:49638*0 + 3*418*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49638*0 + 3*418*FLEN/8, x4, x1, x2)

inst_16547:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x650001ff; valaddr_reg:x3; val_offset:49641*0 + 3*419*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49641*0 + 3*419*FLEN/8, x4, x1, x2)

inst_16548:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x650003ff; valaddr_reg:x3; val_offset:49644*0 + 3*420*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49644*0 + 3*420*FLEN/8, x4, x1, x2)

inst_16549:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x650007ff; valaddr_reg:x3; val_offset:49647*0 + 3*421*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49647*0 + 3*421*FLEN/8, x4, x1, x2)

inst_16550:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x65000fff; valaddr_reg:x3; val_offset:49650*0 + 3*422*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49650*0 + 3*422*FLEN/8, x4, x1, x2)

inst_16551:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x65001fff; valaddr_reg:x3; val_offset:49653*0 + 3*423*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49653*0 + 3*423*FLEN/8, x4, x1, x2)

inst_16552:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x65003fff; valaddr_reg:x3; val_offset:49656*0 + 3*424*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49656*0 + 3*424*FLEN/8, x4, x1, x2)

inst_16553:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x65007fff; valaddr_reg:x3; val_offset:49659*0 + 3*425*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49659*0 + 3*425*FLEN/8, x4, x1, x2)

inst_16554:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x6500ffff; valaddr_reg:x3; val_offset:49662*0 + 3*426*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49662*0 + 3*426*FLEN/8, x4, x1, x2)

inst_16555:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x6501ffff; valaddr_reg:x3; val_offset:49665*0 + 3*427*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49665*0 + 3*427*FLEN/8, x4, x1, x2)

inst_16556:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x6503ffff; valaddr_reg:x3; val_offset:49668*0 + 3*428*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49668*0 + 3*428*FLEN/8, x4, x1, x2)

inst_16557:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x6507ffff; valaddr_reg:x3; val_offset:49671*0 + 3*429*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49671*0 + 3*429*FLEN/8, x4, x1, x2)

inst_16558:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x650fffff; valaddr_reg:x3; val_offset:49674*0 + 3*430*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49674*0 + 3*430*FLEN/8, x4, x1, x2)

inst_16559:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x651fffff; valaddr_reg:x3; val_offset:49677*0 + 3*431*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49677*0 + 3*431*FLEN/8, x4, x1, x2)

inst_16560:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x653fffff; valaddr_reg:x3; val_offset:49680*0 + 3*432*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49680*0 + 3*432*FLEN/8, x4, x1, x2)

inst_16561:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x65400000; valaddr_reg:x3; val_offset:49683*0 + 3*433*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49683*0 + 3*433*FLEN/8, x4, x1, x2)

inst_16562:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x65600000; valaddr_reg:x3; val_offset:49686*0 + 3*434*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49686*0 + 3*434*FLEN/8, x4, x1, x2)

inst_16563:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x65700000; valaddr_reg:x3; val_offset:49689*0 + 3*435*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49689*0 + 3*435*FLEN/8, x4, x1, x2)

inst_16564:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x65780000; valaddr_reg:x3; val_offset:49692*0 + 3*436*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49692*0 + 3*436*FLEN/8, x4, x1, x2)

inst_16565:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x657c0000; valaddr_reg:x3; val_offset:49695*0 + 3*437*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49695*0 + 3*437*FLEN/8, x4, x1, x2)

inst_16566:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x657e0000; valaddr_reg:x3; val_offset:49698*0 + 3*438*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49698*0 + 3*438*FLEN/8, x4, x1, x2)

inst_16567:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x657f0000; valaddr_reg:x3; val_offset:49701*0 + 3*439*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49701*0 + 3*439*FLEN/8, x4, x1, x2)

inst_16568:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x657f8000; valaddr_reg:x3; val_offset:49704*0 + 3*440*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49704*0 + 3*440*FLEN/8, x4, x1, x2)

inst_16569:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x657fc000; valaddr_reg:x3; val_offset:49707*0 + 3*441*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49707*0 + 3*441*FLEN/8, x4, x1, x2)

inst_16570:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x657fe000; valaddr_reg:x3; val_offset:49710*0 + 3*442*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49710*0 + 3*442*FLEN/8, x4, x1, x2)

inst_16571:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x657ff000; valaddr_reg:x3; val_offset:49713*0 + 3*443*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49713*0 + 3*443*FLEN/8, x4, x1, x2)

inst_16572:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x657ff800; valaddr_reg:x3; val_offset:49716*0 + 3*444*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49716*0 + 3*444*FLEN/8, x4, x1, x2)

inst_16573:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x657ffc00; valaddr_reg:x3; val_offset:49719*0 + 3*445*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49719*0 + 3*445*FLEN/8, x4, x1, x2)

inst_16574:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x657ffe00; valaddr_reg:x3; val_offset:49722*0 + 3*446*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49722*0 + 3*446*FLEN/8, x4, x1, x2)

inst_16575:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x657fff00; valaddr_reg:x3; val_offset:49725*0 + 3*447*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49725*0 + 3*447*FLEN/8, x4, x1, x2)

inst_16576:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x657fff80; valaddr_reg:x3; val_offset:49728*0 + 3*448*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49728*0 + 3*448*FLEN/8, x4, x1, x2)

inst_16577:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x657fffc0; valaddr_reg:x3; val_offset:49731*0 + 3*449*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49731*0 + 3*449*FLEN/8, x4, x1, x2)

inst_16578:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x657fffe0; valaddr_reg:x3; val_offset:49734*0 + 3*450*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49734*0 + 3*450*FLEN/8, x4, x1, x2)

inst_16579:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x657ffff0; valaddr_reg:x3; val_offset:49737*0 + 3*451*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49737*0 + 3*451*FLEN/8, x4, x1, x2)

inst_16580:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x657ffff8; valaddr_reg:x3; val_offset:49740*0 + 3*452*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49740*0 + 3*452*FLEN/8, x4, x1, x2)

inst_16581:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x657ffffc; valaddr_reg:x3; val_offset:49743*0 + 3*453*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49743*0 + 3*453*FLEN/8, x4, x1, x2)

inst_16582:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x657ffffe; valaddr_reg:x3; val_offset:49746*0 + 3*454*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49746*0 + 3*454*FLEN/8, x4, x1, x2)

inst_16583:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xca and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x657fffff; valaddr_reg:x3; val_offset:49749*0 + 3*455*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49749*0 + 3*455*FLEN/8, x4, x1, x2)

inst_16584:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x7f000001; valaddr_reg:x3; val_offset:49752*0 + 3*456*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49752*0 + 3*456*FLEN/8, x4, x1, x2)

inst_16585:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x7f000003; valaddr_reg:x3; val_offset:49755*0 + 3*457*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49755*0 + 3*457*FLEN/8, x4, x1, x2)

inst_16586:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x7f000007; valaddr_reg:x3; val_offset:49758*0 + 3*458*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49758*0 + 3*458*FLEN/8, x4, x1, x2)

inst_16587:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x7f199999; valaddr_reg:x3; val_offset:49761*0 + 3*459*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49761*0 + 3*459*FLEN/8, x4, x1, x2)

inst_16588:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x7f249249; valaddr_reg:x3; val_offset:49764*0 + 3*460*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49764*0 + 3*460*FLEN/8, x4, x1, x2)

inst_16589:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x7f333333; valaddr_reg:x3; val_offset:49767*0 + 3*461*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49767*0 + 3*461*FLEN/8, x4, x1, x2)

inst_16590:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:49770*0 + 3*462*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49770*0 + 3*462*FLEN/8, x4, x1, x2)

inst_16591:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:49773*0 + 3*463*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49773*0 + 3*463*FLEN/8, x4, x1, x2)

inst_16592:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x7f444444; valaddr_reg:x3; val_offset:49776*0 + 3*464*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49776*0 + 3*464*FLEN/8, x4, x1, x2)

inst_16593:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:49779*0 + 3*465*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49779*0 + 3*465*FLEN/8, x4, x1, x2)

inst_16594:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:49782*0 + 3*466*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49782*0 + 3*466*FLEN/8, x4, x1, x2)

inst_16595:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x7f666666; valaddr_reg:x3; val_offset:49785*0 + 3*467*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49785*0 + 3*467*FLEN/8, x4, x1, x2)

inst_16596:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:49788*0 + 3*468*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49788*0 + 3*468*FLEN/8, x4, x1, x2)

inst_16597:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x7f7ffff8; valaddr_reg:x3; val_offset:49791*0 + 3*469*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49791*0 + 3*469*FLEN/8, x4, x1, x2)

inst_16598:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x7f7ffffc; valaddr_reg:x3; val_offset:49794*0 + 3*470*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49794*0 + 3*470*FLEN/8, x4, x1, x2)

inst_16599:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ca0c5 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3dd18b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaca0c5; op2val:0x403dd18b;
op3val:0x7f7ffffe; valaddr_reg:x3; val_offset:49797*0 + 3*471*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49797*0 + 3*471*FLEN/8, x4, x1, x2)

inst_16600:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:49800*0 + 3*472*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49800*0 + 3*472*FLEN/8, x4, x1, x2)

inst_16601:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:49803*0 + 3*473*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49803*0 + 3*473*FLEN/8, x4, x1, x2)

inst_16602:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:49806*0 + 3*474*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49806*0 + 3*474*FLEN/8, x4, x1, x2)

inst_16603:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:49809*0 + 3*475*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49809*0 + 3*475*FLEN/8, x4, x1, x2)

inst_16604:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:49812*0 + 3*476*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49812*0 + 3*476*FLEN/8, x4, x1, x2)

inst_16605:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:49815*0 + 3*477*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49815*0 + 3*477*FLEN/8, x4, x1, x2)

inst_16606:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:49818*0 + 3*478*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49818*0 + 3*478*FLEN/8, x4, x1, x2)

inst_16607:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:49821*0 + 3*479*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49821*0 + 3*479*FLEN/8, x4, x1, x2)

inst_16608:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:49824*0 + 3*480*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49824*0 + 3*480*FLEN/8, x4, x1, x2)

inst_16609:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:49827*0 + 3*481*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49827*0 + 3*481*FLEN/8, x4, x1, x2)

inst_16610:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:49830*0 + 3*482*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49830*0 + 3*482*FLEN/8, x4, x1, x2)

inst_16611:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:49833*0 + 3*483*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49833*0 + 3*483*FLEN/8, x4, x1, x2)

inst_16612:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:49836*0 + 3*484*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49836*0 + 3*484*FLEN/8, x4, x1, x2)

inst_16613:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:49839*0 + 3*485*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49839*0 + 3*485*FLEN/8, x4, x1, x2)

inst_16614:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:49842*0 + 3*486*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49842*0 + 3*486*FLEN/8, x4, x1, x2)

inst_16615:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:49845*0 + 3*487*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49845*0 + 3*487*FLEN/8, x4, x1, x2)

inst_16616:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x4800000; valaddr_reg:x3; val_offset:49848*0 + 3*488*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49848*0 + 3*488*FLEN/8, x4, x1, x2)

inst_16617:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x4800001; valaddr_reg:x3; val_offset:49851*0 + 3*489*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49851*0 + 3*489*FLEN/8, x4, x1, x2)

inst_16618:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x4800003; valaddr_reg:x3; val_offset:49854*0 + 3*490*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49854*0 + 3*490*FLEN/8, x4, x1, x2)

inst_16619:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x4800007; valaddr_reg:x3; val_offset:49857*0 + 3*491*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49857*0 + 3*491*FLEN/8, x4, x1, x2)

inst_16620:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x480000f; valaddr_reg:x3; val_offset:49860*0 + 3*492*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49860*0 + 3*492*FLEN/8, x4, x1, x2)

inst_16621:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x480001f; valaddr_reg:x3; val_offset:49863*0 + 3*493*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49863*0 + 3*493*FLEN/8, x4, x1, x2)

inst_16622:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x480003f; valaddr_reg:x3; val_offset:49866*0 + 3*494*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49866*0 + 3*494*FLEN/8, x4, x1, x2)

inst_16623:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x480007f; valaddr_reg:x3; val_offset:49869*0 + 3*495*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49869*0 + 3*495*FLEN/8, x4, x1, x2)

inst_16624:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x48000ff; valaddr_reg:x3; val_offset:49872*0 + 3*496*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49872*0 + 3*496*FLEN/8, x4, x1, x2)

inst_16625:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x48001ff; valaddr_reg:x3; val_offset:49875*0 + 3*497*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49875*0 + 3*497*FLEN/8, x4, x1, x2)

inst_16626:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x48003ff; valaddr_reg:x3; val_offset:49878*0 + 3*498*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49878*0 + 3*498*FLEN/8, x4, x1, x2)

inst_16627:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x48007ff; valaddr_reg:x3; val_offset:49881*0 + 3*499*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49881*0 + 3*499*FLEN/8, x4, x1, x2)

inst_16628:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x4800fff; valaddr_reg:x3; val_offset:49884*0 + 3*500*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49884*0 + 3*500*FLEN/8, x4, x1, x2)

inst_16629:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x4801fff; valaddr_reg:x3; val_offset:49887*0 + 3*501*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49887*0 + 3*501*FLEN/8, x4, x1, x2)

inst_16630:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x4803fff; valaddr_reg:x3; val_offset:49890*0 + 3*502*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49890*0 + 3*502*FLEN/8, x4, x1, x2)

inst_16631:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x4807fff; valaddr_reg:x3; val_offset:49893*0 + 3*503*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49893*0 + 3*503*FLEN/8, x4, x1, x2)

inst_16632:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x480ffff; valaddr_reg:x3; val_offset:49896*0 + 3*504*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49896*0 + 3*504*FLEN/8, x4, x1, x2)

inst_16633:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x481ffff; valaddr_reg:x3; val_offset:49899*0 + 3*505*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49899*0 + 3*505*FLEN/8, x4, x1, x2)

inst_16634:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x483ffff; valaddr_reg:x3; val_offset:49902*0 + 3*506*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49902*0 + 3*506*FLEN/8, x4, x1, x2)

inst_16635:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x487ffff; valaddr_reg:x3; val_offset:49905*0 + 3*507*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49905*0 + 3*507*FLEN/8, x4, x1, x2)

inst_16636:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x48fffff; valaddr_reg:x3; val_offset:49908*0 + 3*508*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49908*0 + 3*508*FLEN/8, x4, x1, x2)

inst_16637:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x49fffff; valaddr_reg:x3; val_offset:49911*0 + 3*509*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49911*0 + 3*509*FLEN/8, x4, x1, x2)

inst_16638:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x4bfffff; valaddr_reg:x3; val_offset:49914*0 + 3*510*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49914*0 + 3*510*FLEN/8, x4, x1, x2)

inst_16639:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x4c00000; valaddr_reg:x3; val_offset:49917*0 + 3*511*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49917*0 + 3*511*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_5)

inst_16640:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x4e00000; valaddr_reg:x3; val_offset:49920*0 + 3*512*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49920*0 + 3*512*FLEN/8, x4, x1, x2)

inst_16641:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x4f00000; valaddr_reg:x3; val_offset:49923*0 + 3*513*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49923*0 + 3*513*FLEN/8, x4, x1, x2)

inst_16642:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x4f80000; valaddr_reg:x3; val_offset:49926*0 + 3*514*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49926*0 + 3*514*FLEN/8, x4, x1, x2)

inst_16643:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x4fc0000; valaddr_reg:x3; val_offset:49929*0 + 3*515*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49929*0 + 3*515*FLEN/8, x4, x1, x2)

inst_16644:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x4fe0000; valaddr_reg:x3; val_offset:49932*0 + 3*516*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49932*0 + 3*516*FLEN/8, x4, x1, x2)

inst_16645:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x4ff0000; valaddr_reg:x3; val_offset:49935*0 + 3*517*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49935*0 + 3*517*FLEN/8, x4, x1, x2)

inst_16646:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x4ff8000; valaddr_reg:x3; val_offset:49938*0 + 3*518*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49938*0 + 3*518*FLEN/8, x4, x1, x2)

inst_16647:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x4ffc000; valaddr_reg:x3; val_offset:49941*0 + 3*519*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49941*0 + 3*519*FLEN/8, x4, x1, x2)

inst_16648:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x4ffe000; valaddr_reg:x3; val_offset:49944*0 + 3*520*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49944*0 + 3*520*FLEN/8, x4, x1, x2)

inst_16649:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x4fff000; valaddr_reg:x3; val_offset:49947*0 + 3*521*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49947*0 + 3*521*FLEN/8, x4, x1, x2)

inst_16650:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x4fff800; valaddr_reg:x3; val_offset:49950*0 + 3*522*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49950*0 + 3*522*FLEN/8, x4, x1, x2)

inst_16651:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x4fffc00; valaddr_reg:x3; val_offset:49953*0 + 3*523*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49953*0 + 3*523*FLEN/8, x4, x1, x2)

inst_16652:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x4fffe00; valaddr_reg:x3; val_offset:49956*0 + 3*524*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49956*0 + 3*524*FLEN/8, x4, x1, x2)

inst_16653:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x4ffff00; valaddr_reg:x3; val_offset:49959*0 + 3*525*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49959*0 + 3*525*FLEN/8, x4, x1, x2)

inst_16654:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x4ffff80; valaddr_reg:x3; val_offset:49962*0 + 3*526*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49962*0 + 3*526*FLEN/8, x4, x1, x2)

inst_16655:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x4ffffc0; valaddr_reg:x3; val_offset:49965*0 + 3*527*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49965*0 + 3*527*FLEN/8, x4, x1, x2)

inst_16656:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x4ffffe0; valaddr_reg:x3; val_offset:49968*0 + 3*528*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49968*0 + 3*528*FLEN/8, x4, x1, x2)

inst_16657:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x4fffff0; valaddr_reg:x3; val_offset:49971*0 + 3*529*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49971*0 + 3*529*FLEN/8, x4, x1, x2)

inst_16658:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x4fffff8; valaddr_reg:x3; val_offset:49974*0 + 3*530*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49974*0 + 3*530*FLEN/8, x4, x1, x2)

inst_16659:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x4fffffc; valaddr_reg:x3; val_offset:49977*0 + 3*531*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49977*0 + 3*531*FLEN/8, x4, x1, x2)

inst_16660:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x4fffffe; valaddr_reg:x3; val_offset:49980*0 + 3*532*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49980*0 + 3*532*FLEN/8, x4, x1, x2)

inst_16661:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2cbd83 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eacbd83; op2val:0x0;
op3val:0x4ffffff; valaddr_reg:x3; val_offset:49983*0 + 3*533*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49983*0 + 3*533*FLEN/8, x4, x1, x2)

inst_16662:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x3f800001; valaddr_reg:x3; val_offset:49986*0 + 3*534*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49986*0 + 3*534*FLEN/8, x4, x1, x2)

inst_16663:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x3f800003; valaddr_reg:x3; val_offset:49989*0 + 3*535*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49989*0 + 3*535*FLEN/8, x4, x1, x2)

inst_16664:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x3f800007; valaddr_reg:x3; val_offset:49992*0 + 3*536*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49992*0 + 3*536*FLEN/8, x4, x1, x2)

inst_16665:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x3f999999; valaddr_reg:x3; val_offset:49995*0 + 3*537*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49995*0 + 3*537*FLEN/8, x4, x1, x2)

inst_16666:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:49998*0 + 3*538*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 49998*0 + 3*538*FLEN/8, x4, x1, x2)

inst_16667:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:50001*0 + 3*539*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50001*0 + 3*539*FLEN/8, x4, x1, x2)

inst_16668:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:50004*0 + 3*540*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50004*0 + 3*540*FLEN/8, x4, x1, x2)

inst_16669:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:50007*0 + 3*541*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50007*0 + 3*541*FLEN/8, x4, x1, x2)

inst_16670:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:50010*0 + 3*542*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50010*0 + 3*542*FLEN/8, x4, x1, x2)

inst_16671:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:50013*0 + 3*543*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50013*0 + 3*543*FLEN/8, x4, x1, x2)

inst_16672:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:50016*0 + 3*544*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50016*0 + 3*544*FLEN/8, x4, x1, x2)

inst_16673:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:50019*0 + 3*545*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50019*0 + 3*545*FLEN/8, x4, x1, x2)

inst_16674:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:50022*0 + 3*546*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50022*0 + 3*546*FLEN/8, x4, x1, x2)

inst_16675:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:50025*0 + 3*547*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50025*0 + 3*547*FLEN/8, x4, x1, x2)

inst_16676:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:50028*0 + 3*548*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50028*0 + 3*548*FLEN/8, x4, x1, x2)

inst_16677:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:50031*0 + 3*549*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50031*0 + 3*549*FLEN/8, x4, x1, x2)

inst_16678:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4a800000; valaddr_reg:x3; val_offset:50034*0 + 3*550*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50034*0 + 3*550*FLEN/8, x4, x1, x2)

inst_16679:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4a800001; valaddr_reg:x3; val_offset:50037*0 + 3*551*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50037*0 + 3*551*FLEN/8, x4, x1, x2)

inst_16680:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4a800003; valaddr_reg:x3; val_offset:50040*0 + 3*552*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50040*0 + 3*552*FLEN/8, x4, x1, x2)

inst_16681:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4a800007; valaddr_reg:x3; val_offset:50043*0 + 3*553*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50043*0 + 3*553*FLEN/8, x4, x1, x2)

inst_16682:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4a80000f; valaddr_reg:x3; val_offset:50046*0 + 3*554*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50046*0 + 3*554*FLEN/8, x4, x1, x2)

inst_16683:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4a80001f; valaddr_reg:x3; val_offset:50049*0 + 3*555*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50049*0 + 3*555*FLEN/8, x4, x1, x2)

inst_16684:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4a80003f; valaddr_reg:x3; val_offset:50052*0 + 3*556*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50052*0 + 3*556*FLEN/8, x4, x1, x2)

inst_16685:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4a80007f; valaddr_reg:x3; val_offset:50055*0 + 3*557*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50055*0 + 3*557*FLEN/8, x4, x1, x2)

inst_16686:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4a8000ff; valaddr_reg:x3; val_offset:50058*0 + 3*558*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50058*0 + 3*558*FLEN/8, x4, x1, x2)

inst_16687:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4a8001ff; valaddr_reg:x3; val_offset:50061*0 + 3*559*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50061*0 + 3*559*FLEN/8, x4, x1, x2)

inst_16688:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4a8003ff; valaddr_reg:x3; val_offset:50064*0 + 3*560*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50064*0 + 3*560*FLEN/8, x4, x1, x2)

inst_16689:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4a8007ff; valaddr_reg:x3; val_offset:50067*0 + 3*561*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50067*0 + 3*561*FLEN/8, x4, x1, x2)

inst_16690:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4a800fff; valaddr_reg:x3; val_offset:50070*0 + 3*562*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50070*0 + 3*562*FLEN/8, x4, x1, x2)

inst_16691:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4a801fff; valaddr_reg:x3; val_offset:50073*0 + 3*563*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50073*0 + 3*563*FLEN/8, x4, x1, x2)

inst_16692:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4a803fff; valaddr_reg:x3; val_offset:50076*0 + 3*564*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50076*0 + 3*564*FLEN/8, x4, x1, x2)

inst_16693:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4a807fff; valaddr_reg:x3; val_offset:50079*0 + 3*565*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50079*0 + 3*565*FLEN/8, x4, x1, x2)

inst_16694:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4a80ffff; valaddr_reg:x3; val_offset:50082*0 + 3*566*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50082*0 + 3*566*FLEN/8, x4, x1, x2)

inst_16695:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4a81ffff; valaddr_reg:x3; val_offset:50085*0 + 3*567*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50085*0 + 3*567*FLEN/8, x4, x1, x2)

inst_16696:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4a83ffff; valaddr_reg:x3; val_offset:50088*0 + 3*568*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50088*0 + 3*568*FLEN/8, x4, x1, x2)

inst_16697:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4a87ffff; valaddr_reg:x3; val_offset:50091*0 + 3*569*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50091*0 + 3*569*FLEN/8, x4, x1, x2)

inst_16698:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4a8fffff; valaddr_reg:x3; val_offset:50094*0 + 3*570*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50094*0 + 3*570*FLEN/8, x4, x1, x2)

inst_16699:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4a9fffff; valaddr_reg:x3; val_offset:50097*0 + 3*571*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50097*0 + 3*571*FLEN/8, x4, x1, x2)

inst_16700:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4abfffff; valaddr_reg:x3; val_offset:50100*0 + 3*572*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50100*0 + 3*572*FLEN/8, x4, x1, x2)

inst_16701:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4ac00000; valaddr_reg:x3; val_offset:50103*0 + 3*573*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50103*0 + 3*573*FLEN/8, x4, x1, x2)

inst_16702:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4ae00000; valaddr_reg:x3; val_offset:50106*0 + 3*574*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50106*0 + 3*574*FLEN/8, x4, x1, x2)

inst_16703:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4af00000; valaddr_reg:x3; val_offset:50109*0 + 3*575*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50109*0 + 3*575*FLEN/8, x4, x1, x2)

inst_16704:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4af80000; valaddr_reg:x3; val_offset:50112*0 + 3*576*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50112*0 + 3*576*FLEN/8, x4, x1, x2)

inst_16705:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4afc0000; valaddr_reg:x3; val_offset:50115*0 + 3*577*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50115*0 + 3*577*FLEN/8, x4, x1, x2)

inst_16706:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4afe0000; valaddr_reg:x3; val_offset:50118*0 + 3*578*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50118*0 + 3*578*FLEN/8, x4, x1, x2)

inst_16707:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4aff0000; valaddr_reg:x3; val_offset:50121*0 + 3*579*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50121*0 + 3*579*FLEN/8, x4, x1, x2)

inst_16708:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4aff8000; valaddr_reg:x3; val_offset:50124*0 + 3*580*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50124*0 + 3*580*FLEN/8, x4, x1, x2)

inst_16709:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4affc000; valaddr_reg:x3; val_offset:50127*0 + 3*581*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50127*0 + 3*581*FLEN/8, x4, x1, x2)

inst_16710:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4affe000; valaddr_reg:x3; val_offset:50130*0 + 3*582*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50130*0 + 3*582*FLEN/8, x4, x1, x2)

inst_16711:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4afff000; valaddr_reg:x3; val_offset:50133*0 + 3*583*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50133*0 + 3*583*FLEN/8, x4, x1, x2)

inst_16712:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4afff800; valaddr_reg:x3; val_offset:50136*0 + 3*584*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50136*0 + 3*584*FLEN/8, x4, x1, x2)

inst_16713:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4afffc00; valaddr_reg:x3; val_offset:50139*0 + 3*585*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50139*0 + 3*585*FLEN/8, x4, x1, x2)

inst_16714:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4afffe00; valaddr_reg:x3; val_offset:50142*0 + 3*586*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50142*0 + 3*586*FLEN/8, x4, x1, x2)

inst_16715:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4affff00; valaddr_reg:x3; val_offset:50145*0 + 3*587*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50145*0 + 3*587*FLEN/8, x4, x1, x2)

inst_16716:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4affff80; valaddr_reg:x3; val_offset:50148*0 + 3*588*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50148*0 + 3*588*FLEN/8, x4, x1, x2)

inst_16717:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4affffc0; valaddr_reg:x3; val_offset:50151*0 + 3*589*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50151*0 + 3*589*FLEN/8, x4, x1, x2)

inst_16718:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4affffe0; valaddr_reg:x3; val_offset:50154*0 + 3*590*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50154*0 + 3*590*FLEN/8, x4, x1, x2)

inst_16719:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4afffff0; valaddr_reg:x3; val_offset:50157*0 + 3*591*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50157*0 + 3*591*FLEN/8, x4, x1, x2)

inst_16720:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4afffff8; valaddr_reg:x3; val_offset:50160*0 + 3*592*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50160*0 + 3*592*FLEN/8, x4, x1, x2)

inst_16721:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4afffffc; valaddr_reg:x3; val_offset:50163*0 + 3*593*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50163*0 + 3*593*FLEN/8, x4, x1, x2)

inst_16722:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4afffffe; valaddr_reg:x3; val_offset:50166*0 + 3*594*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50166*0 + 3*594*FLEN/8, x4, x1, x2)

inst_16723:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d1fde and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5ea319 and fs3 == 0 and fe3 == 0x95 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead1fde; op2val:0x5ea319;
op3val:0x4affffff; valaddr_reg:x3; val_offset:50169*0 + 3*595*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50169*0 + 3*595*FLEN/8, x4, x1, x2)

inst_16724:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xbf800001; valaddr_reg:x3; val_offset:50172*0 + 3*596*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50172*0 + 3*596*FLEN/8, x4, x1, x2)

inst_16725:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xbf800003; valaddr_reg:x3; val_offset:50175*0 + 3*597*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50175*0 + 3*597*FLEN/8, x4, x1, x2)

inst_16726:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xbf800007; valaddr_reg:x3; val_offset:50178*0 + 3*598*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50178*0 + 3*598*FLEN/8, x4, x1, x2)

inst_16727:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xbf999999; valaddr_reg:x3; val_offset:50181*0 + 3*599*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50181*0 + 3*599*FLEN/8, x4, x1, x2)

inst_16728:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:50184*0 + 3*600*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50184*0 + 3*600*FLEN/8, x4, x1, x2)

inst_16729:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:50187*0 + 3*601*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50187*0 + 3*601*FLEN/8, x4, x1, x2)

inst_16730:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:50190*0 + 3*602*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50190*0 + 3*602*FLEN/8, x4, x1, x2)

inst_16731:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:50193*0 + 3*603*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50193*0 + 3*603*FLEN/8, x4, x1, x2)

inst_16732:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:50196*0 + 3*604*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50196*0 + 3*604*FLEN/8, x4, x1, x2)

inst_16733:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:50199*0 + 3*605*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50199*0 + 3*605*FLEN/8, x4, x1, x2)

inst_16734:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:50202*0 + 3*606*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50202*0 + 3*606*FLEN/8, x4, x1, x2)

inst_16735:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:50205*0 + 3*607*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50205*0 + 3*607*FLEN/8, x4, x1, x2)

inst_16736:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:50208*0 + 3*608*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50208*0 + 3*608*FLEN/8, x4, x1, x2)

inst_16737:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:50211*0 + 3*609*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50211*0 + 3*609*FLEN/8, x4, x1, x2)

inst_16738:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:50214*0 + 3*610*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50214*0 + 3*610*FLEN/8, x4, x1, x2)

inst_16739:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:50217*0 + 3*611*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50217*0 + 3*611*FLEN/8, x4, x1, x2)

inst_16740:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xcc800000; valaddr_reg:x3; val_offset:50220*0 + 3*612*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50220*0 + 3*612*FLEN/8, x4, x1, x2)

inst_16741:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xcc800001; valaddr_reg:x3; val_offset:50223*0 + 3*613*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50223*0 + 3*613*FLEN/8, x4, x1, x2)

inst_16742:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xcc800003; valaddr_reg:x3; val_offset:50226*0 + 3*614*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50226*0 + 3*614*FLEN/8, x4, x1, x2)

inst_16743:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xcc800007; valaddr_reg:x3; val_offset:50229*0 + 3*615*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50229*0 + 3*615*FLEN/8, x4, x1, x2)

inst_16744:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xcc80000f; valaddr_reg:x3; val_offset:50232*0 + 3*616*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50232*0 + 3*616*FLEN/8, x4, x1, x2)

inst_16745:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xcc80001f; valaddr_reg:x3; val_offset:50235*0 + 3*617*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50235*0 + 3*617*FLEN/8, x4, x1, x2)

inst_16746:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xcc80003f; valaddr_reg:x3; val_offset:50238*0 + 3*618*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50238*0 + 3*618*FLEN/8, x4, x1, x2)

inst_16747:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xcc80007f; valaddr_reg:x3; val_offset:50241*0 + 3*619*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50241*0 + 3*619*FLEN/8, x4, x1, x2)

inst_16748:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xcc8000ff; valaddr_reg:x3; val_offset:50244*0 + 3*620*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50244*0 + 3*620*FLEN/8, x4, x1, x2)

inst_16749:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xcc8001ff; valaddr_reg:x3; val_offset:50247*0 + 3*621*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50247*0 + 3*621*FLEN/8, x4, x1, x2)

inst_16750:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xcc8003ff; valaddr_reg:x3; val_offset:50250*0 + 3*622*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50250*0 + 3*622*FLEN/8, x4, x1, x2)

inst_16751:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xcc8007ff; valaddr_reg:x3; val_offset:50253*0 + 3*623*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50253*0 + 3*623*FLEN/8, x4, x1, x2)

inst_16752:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xcc800fff; valaddr_reg:x3; val_offset:50256*0 + 3*624*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50256*0 + 3*624*FLEN/8, x4, x1, x2)

inst_16753:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xcc801fff; valaddr_reg:x3; val_offset:50259*0 + 3*625*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50259*0 + 3*625*FLEN/8, x4, x1, x2)

inst_16754:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xcc803fff; valaddr_reg:x3; val_offset:50262*0 + 3*626*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50262*0 + 3*626*FLEN/8, x4, x1, x2)

inst_16755:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xcc807fff; valaddr_reg:x3; val_offset:50265*0 + 3*627*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50265*0 + 3*627*FLEN/8, x4, x1, x2)

inst_16756:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xcc80ffff; valaddr_reg:x3; val_offset:50268*0 + 3*628*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50268*0 + 3*628*FLEN/8, x4, x1, x2)

inst_16757:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xcc81ffff; valaddr_reg:x3; val_offset:50271*0 + 3*629*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50271*0 + 3*629*FLEN/8, x4, x1, x2)

inst_16758:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xcc83ffff; valaddr_reg:x3; val_offset:50274*0 + 3*630*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50274*0 + 3*630*FLEN/8, x4, x1, x2)

inst_16759:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xcc87ffff; valaddr_reg:x3; val_offset:50277*0 + 3*631*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50277*0 + 3*631*FLEN/8, x4, x1, x2)

inst_16760:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xcc8fffff; valaddr_reg:x3; val_offset:50280*0 + 3*632*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50280*0 + 3*632*FLEN/8, x4, x1, x2)

inst_16761:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xcc9fffff; valaddr_reg:x3; val_offset:50283*0 + 3*633*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50283*0 + 3*633*FLEN/8, x4, x1, x2)

inst_16762:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xccbfffff; valaddr_reg:x3; val_offset:50286*0 + 3*634*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50286*0 + 3*634*FLEN/8, x4, x1, x2)

inst_16763:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xccc00000; valaddr_reg:x3; val_offset:50289*0 + 3*635*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50289*0 + 3*635*FLEN/8, x4, x1, x2)

inst_16764:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xcce00000; valaddr_reg:x3; val_offset:50292*0 + 3*636*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50292*0 + 3*636*FLEN/8, x4, x1, x2)

inst_16765:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xccf00000; valaddr_reg:x3; val_offset:50295*0 + 3*637*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50295*0 + 3*637*FLEN/8, x4, x1, x2)

inst_16766:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xccf80000; valaddr_reg:x3; val_offset:50298*0 + 3*638*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50298*0 + 3*638*FLEN/8, x4, x1, x2)

inst_16767:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xccfc0000; valaddr_reg:x3; val_offset:50301*0 + 3*639*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50301*0 + 3*639*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_6)

inst_16768:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xccfe0000; valaddr_reg:x3; val_offset:50304*0 + 3*640*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50304*0 + 3*640*FLEN/8, x4, x1, x2)

inst_16769:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xccff0000; valaddr_reg:x3; val_offset:50307*0 + 3*641*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50307*0 + 3*641*FLEN/8, x4, x1, x2)

inst_16770:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xccff8000; valaddr_reg:x3; val_offset:50310*0 + 3*642*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50310*0 + 3*642*FLEN/8, x4, x1, x2)

inst_16771:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xccffc000; valaddr_reg:x3; val_offset:50313*0 + 3*643*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50313*0 + 3*643*FLEN/8, x4, x1, x2)

inst_16772:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xccffe000; valaddr_reg:x3; val_offset:50316*0 + 3*644*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50316*0 + 3*644*FLEN/8, x4, x1, x2)

inst_16773:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xccfff000; valaddr_reg:x3; val_offset:50319*0 + 3*645*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50319*0 + 3*645*FLEN/8, x4, x1, x2)

inst_16774:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xccfff800; valaddr_reg:x3; val_offset:50322*0 + 3*646*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50322*0 + 3*646*FLEN/8, x4, x1, x2)

inst_16775:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xccfffc00; valaddr_reg:x3; val_offset:50325*0 + 3*647*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50325*0 + 3*647*FLEN/8, x4, x1, x2)

inst_16776:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xccfffe00; valaddr_reg:x3; val_offset:50328*0 + 3*648*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50328*0 + 3*648*FLEN/8, x4, x1, x2)

inst_16777:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xccffff00; valaddr_reg:x3; val_offset:50331*0 + 3*649*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50331*0 + 3*649*FLEN/8, x4, x1, x2)

inst_16778:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xccffff80; valaddr_reg:x3; val_offset:50334*0 + 3*650*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50334*0 + 3*650*FLEN/8, x4, x1, x2)

inst_16779:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xccffffc0; valaddr_reg:x3; val_offset:50337*0 + 3*651*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50337*0 + 3*651*FLEN/8, x4, x1, x2)

inst_16780:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xccffffe0; valaddr_reg:x3; val_offset:50340*0 + 3*652*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50340*0 + 3*652*FLEN/8, x4, x1, x2)

inst_16781:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xccfffff0; valaddr_reg:x3; val_offset:50343*0 + 3*653*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50343*0 + 3*653*FLEN/8, x4, x1, x2)

inst_16782:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xccfffff8; valaddr_reg:x3; val_offset:50346*0 + 3*654*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50346*0 + 3*654*FLEN/8, x4, x1, x2)

inst_16783:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xccfffffc; valaddr_reg:x3; val_offset:50349*0 + 3*655*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50349*0 + 3*655*FLEN/8, x4, x1, x2)

inst_16784:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xccfffffe; valaddr_reg:x3; val_offset:50352*0 + 3*656*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50352*0 + 3*656*FLEN/8, x4, x1, x2)

inst_16785:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2d261e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5e9fae and fs3 == 1 and fe3 == 0x99 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ead261e; op2val:0x805e9fae;
op3val:0xccffffff; valaddr_reg:x3; val_offset:50355*0 + 3*657*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50355*0 + 3*657*FLEN/8, x4, x1, x2)

inst_16786:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x38000000; valaddr_reg:x3; val_offset:50358*0 + 3*658*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50358*0 + 3*658*FLEN/8, x4, x1, x2)

inst_16787:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x38000001; valaddr_reg:x3; val_offset:50361*0 + 3*659*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50361*0 + 3*659*FLEN/8, x4, x1, x2)

inst_16788:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x38000003; valaddr_reg:x3; val_offset:50364*0 + 3*660*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50364*0 + 3*660*FLEN/8, x4, x1, x2)

inst_16789:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x38000007; valaddr_reg:x3; val_offset:50367*0 + 3*661*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50367*0 + 3*661*FLEN/8, x4, x1, x2)

inst_16790:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x3800000f; valaddr_reg:x3; val_offset:50370*0 + 3*662*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50370*0 + 3*662*FLEN/8, x4, x1, x2)

inst_16791:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x3800001f; valaddr_reg:x3; val_offset:50373*0 + 3*663*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50373*0 + 3*663*FLEN/8, x4, x1, x2)

inst_16792:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x3800003f; valaddr_reg:x3; val_offset:50376*0 + 3*664*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50376*0 + 3*664*FLEN/8, x4, x1, x2)

inst_16793:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x3800007f; valaddr_reg:x3; val_offset:50379*0 + 3*665*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50379*0 + 3*665*FLEN/8, x4, x1, x2)

inst_16794:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x380000ff; valaddr_reg:x3; val_offset:50382*0 + 3*666*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50382*0 + 3*666*FLEN/8, x4, x1, x2)

inst_16795:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x380001ff; valaddr_reg:x3; val_offset:50385*0 + 3*667*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50385*0 + 3*667*FLEN/8, x4, x1, x2)

inst_16796:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x380003ff; valaddr_reg:x3; val_offset:50388*0 + 3*668*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50388*0 + 3*668*FLEN/8, x4, x1, x2)

inst_16797:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x380007ff; valaddr_reg:x3; val_offset:50391*0 + 3*669*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50391*0 + 3*669*FLEN/8, x4, x1, x2)

inst_16798:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x38000fff; valaddr_reg:x3; val_offset:50394*0 + 3*670*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50394*0 + 3*670*FLEN/8, x4, x1, x2)

inst_16799:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x38001fff; valaddr_reg:x3; val_offset:50397*0 + 3*671*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50397*0 + 3*671*FLEN/8, x4, x1, x2)

inst_16800:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x38003fff; valaddr_reg:x3; val_offset:50400*0 + 3*672*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50400*0 + 3*672*FLEN/8, x4, x1, x2)

inst_16801:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x38007fff; valaddr_reg:x3; val_offset:50403*0 + 3*673*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50403*0 + 3*673*FLEN/8, x4, x1, x2)

inst_16802:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x3800ffff; valaddr_reg:x3; val_offset:50406*0 + 3*674*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50406*0 + 3*674*FLEN/8, x4, x1, x2)

inst_16803:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x3801ffff; valaddr_reg:x3; val_offset:50409*0 + 3*675*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50409*0 + 3*675*FLEN/8, x4, x1, x2)

inst_16804:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x3803ffff; valaddr_reg:x3; val_offset:50412*0 + 3*676*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50412*0 + 3*676*FLEN/8, x4, x1, x2)

inst_16805:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x3807ffff; valaddr_reg:x3; val_offset:50415*0 + 3*677*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50415*0 + 3*677*FLEN/8, x4, x1, x2)

inst_16806:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x380fffff; valaddr_reg:x3; val_offset:50418*0 + 3*678*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50418*0 + 3*678*FLEN/8, x4, x1, x2)

inst_16807:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x381fffff; valaddr_reg:x3; val_offset:50421*0 + 3*679*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50421*0 + 3*679*FLEN/8, x4, x1, x2)

inst_16808:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x383fffff; valaddr_reg:x3; val_offset:50424*0 + 3*680*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50424*0 + 3*680*FLEN/8, x4, x1, x2)

inst_16809:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x38400000; valaddr_reg:x3; val_offset:50427*0 + 3*681*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50427*0 + 3*681*FLEN/8, x4, x1, x2)

inst_16810:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x38600000; valaddr_reg:x3; val_offset:50430*0 + 3*682*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50430*0 + 3*682*FLEN/8, x4, x1, x2)

inst_16811:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x38700000; valaddr_reg:x3; val_offset:50433*0 + 3*683*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50433*0 + 3*683*FLEN/8, x4, x1, x2)

inst_16812:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x38780000; valaddr_reg:x3; val_offset:50436*0 + 3*684*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50436*0 + 3*684*FLEN/8, x4, x1, x2)

inst_16813:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x387c0000; valaddr_reg:x3; val_offset:50439*0 + 3*685*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50439*0 + 3*685*FLEN/8, x4, x1, x2)

inst_16814:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x387e0000; valaddr_reg:x3; val_offset:50442*0 + 3*686*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50442*0 + 3*686*FLEN/8, x4, x1, x2)

inst_16815:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x387f0000; valaddr_reg:x3; val_offset:50445*0 + 3*687*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50445*0 + 3*687*FLEN/8, x4, x1, x2)

inst_16816:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x387f8000; valaddr_reg:x3; val_offset:50448*0 + 3*688*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50448*0 + 3*688*FLEN/8, x4, x1, x2)

inst_16817:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x387fc000; valaddr_reg:x3; val_offset:50451*0 + 3*689*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50451*0 + 3*689*FLEN/8, x4, x1, x2)

inst_16818:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x387fe000; valaddr_reg:x3; val_offset:50454*0 + 3*690*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50454*0 + 3*690*FLEN/8, x4, x1, x2)

inst_16819:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x387ff000; valaddr_reg:x3; val_offset:50457*0 + 3*691*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50457*0 + 3*691*FLEN/8, x4, x1, x2)

inst_16820:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x387ff800; valaddr_reg:x3; val_offset:50460*0 + 3*692*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50460*0 + 3*692*FLEN/8, x4, x1, x2)

inst_16821:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x387ffc00; valaddr_reg:x3; val_offset:50463*0 + 3*693*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50463*0 + 3*693*FLEN/8, x4, x1, x2)

inst_16822:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x387ffe00; valaddr_reg:x3; val_offset:50466*0 + 3*694*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50466*0 + 3*694*FLEN/8, x4, x1, x2)

inst_16823:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x387fff00; valaddr_reg:x3; val_offset:50469*0 + 3*695*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50469*0 + 3*695*FLEN/8, x4, x1, x2)

inst_16824:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x387fff80; valaddr_reg:x3; val_offset:50472*0 + 3*696*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50472*0 + 3*696*FLEN/8, x4, x1, x2)

inst_16825:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x387fffc0; valaddr_reg:x3; val_offset:50475*0 + 3*697*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50475*0 + 3*697*FLEN/8, x4, x1, x2)

inst_16826:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x387fffe0; valaddr_reg:x3; val_offset:50478*0 + 3*698*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50478*0 + 3*698*FLEN/8, x4, x1, x2)

inst_16827:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x387ffff0; valaddr_reg:x3; val_offset:50481*0 + 3*699*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50481*0 + 3*699*FLEN/8, x4, x1, x2)

inst_16828:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x387ffff8; valaddr_reg:x3; val_offset:50484*0 + 3*700*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50484*0 + 3*700*FLEN/8, x4, x1, x2)

inst_16829:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x387ffffc; valaddr_reg:x3; val_offset:50487*0 + 3*701*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50487*0 + 3*701*FLEN/8, x4, x1, x2)

inst_16830:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x387ffffe; valaddr_reg:x3; val_offset:50490*0 + 3*702*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50490*0 + 3*702*FLEN/8, x4, x1, x2)

inst_16831:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x70 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x387fffff; valaddr_reg:x3; val_offset:50493*0 + 3*703*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50493*0 + 3*703*FLEN/8, x4, x1, x2)

inst_16832:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x3f800001; valaddr_reg:x3; val_offset:50496*0 + 3*704*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50496*0 + 3*704*FLEN/8, x4, x1, x2)

inst_16833:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x3f800003; valaddr_reg:x3; val_offset:50499*0 + 3*705*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50499*0 + 3*705*FLEN/8, x4, x1, x2)

inst_16834:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x3f800007; valaddr_reg:x3; val_offset:50502*0 + 3*706*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50502*0 + 3*706*FLEN/8, x4, x1, x2)

inst_16835:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x3f999999; valaddr_reg:x3; val_offset:50505*0 + 3*707*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50505*0 + 3*707*FLEN/8, x4, x1, x2)

inst_16836:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:50508*0 + 3*708*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50508*0 + 3*708*FLEN/8, x4, x1, x2)

inst_16837:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:50511*0 + 3*709*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50511*0 + 3*709*FLEN/8, x4, x1, x2)

inst_16838:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:50514*0 + 3*710*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50514*0 + 3*710*FLEN/8, x4, x1, x2)

inst_16839:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:50517*0 + 3*711*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50517*0 + 3*711*FLEN/8, x4, x1, x2)

inst_16840:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:50520*0 + 3*712*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50520*0 + 3*712*FLEN/8, x4, x1, x2)

inst_16841:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:50523*0 + 3*713*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50523*0 + 3*713*FLEN/8, x4, x1, x2)

inst_16842:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:50526*0 + 3*714*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50526*0 + 3*714*FLEN/8, x4, x1, x2)

inst_16843:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:50529*0 + 3*715*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50529*0 + 3*715*FLEN/8, x4, x1, x2)

inst_16844:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:50532*0 + 3*716*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50532*0 + 3*716*FLEN/8, x4, x1, x2)

inst_16845:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:50535*0 + 3*717*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50535*0 + 3*717*FLEN/8, x4, x1, x2)

inst_16846:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:50538*0 + 3*718*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50538*0 + 3*718*FLEN/8, x4, x1, x2)

inst_16847:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2df397 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5e2fe9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadf397; op2val:0x5e2fe9;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:50541*0 + 3*719*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50541*0 + 3*719*FLEN/8, x4, x1, x2)

inst_16848:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:50544*0 + 3*720*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50544*0 + 3*720*FLEN/8, x4, x1, x2)

inst_16849:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:50547*0 + 3*721*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50547*0 + 3*721*FLEN/8, x4, x1, x2)

inst_16850:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:50550*0 + 3*722*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50550*0 + 3*722*FLEN/8, x4, x1, x2)

inst_16851:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:50553*0 + 3*723*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50553*0 + 3*723*FLEN/8, x4, x1, x2)

inst_16852:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:50556*0 + 3*724*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50556*0 + 3*724*FLEN/8, x4, x1, x2)

inst_16853:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:50559*0 + 3*725*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50559*0 + 3*725*FLEN/8, x4, x1, x2)

inst_16854:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:50562*0 + 3*726*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50562*0 + 3*726*FLEN/8, x4, x1, x2)

inst_16855:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:50565*0 + 3*727*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50565*0 + 3*727*FLEN/8, x4, x1, x2)

inst_16856:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:50568*0 + 3*728*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50568*0 + 3*728*FLEN/8, x4, x1, x2)

inst_16857:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:50571*0 + 3*729*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50571*0 + 3*729*FLEN/8, x4, x1, x2)

inst_16858:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:50574*0 + 3*730*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50574*0 + 3*730*FLEN/8, x4, x1, x2)

inst_16859:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:50577*0 + 3*731*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50577*0 + 3*731*FLEN/8, x4, x1, x2)

inst_16860:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:50580*0 + 3*732*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50580*0 + 3*732*FLEN/8, x4, x1, x2)

inst_16861:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:50583*0 + 3*733*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50583*0 + 3*733*FLEN/8, x4, x1, x2)

inst_16862:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:50586*0 + 3*734*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50586*0 + 3*734*FLEN/8, x4, x1, x2)

inst_16863:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:50589*0 + 3*735*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50589*0 + 3*735*FLEN/8, x4, x1, x2)

inst_16864:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb000000; valaddr_reg:x3; val_offset:50592*0 + 3*736*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50592*0 + 3*736*FLEN/8, x4, x1, x2)

inst_16865:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb000001; valaddr_reg:x3; val_offset:50595*0 + 3*737*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50595*0 + 3*737*FLEN/8, x4, x1, x2)

inst_16866:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb000003; valaddr_reg:x3; val_offset:50598*0 + 3*738*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50598*0 + 3*738*FLEN/8, x4, x1, x2)

inst_16867:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb000007; valaddr_reg:x3; val_offset:50601*0 + 3*739*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50601*0 + 3*739*FLEN/8, x4, x1, x2)

inst_16868:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb00000f; valaddr_reg:x3; val_offset:50604*0 + 3*740*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50604*0 + 3*740*FLEN/8, x4, x1, x2)

inst_16869:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb00001f; valaddr_reg:x3; val_offset:50607*0 + 3*741*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50607*0 + 3*741*FLEN/8, x4, x1, x2)

inst_16870:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb00003f; valaddr_reg:x3; val_offset:50610*0 + 3*742*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50610*0 + 3*742*FLEN/8, x4, x1, x2)

inst_16871:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb00007f; valaddr_reg:x3; val_offset:50613*0 + 3*743*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50613*0 + 3*743*FLEN/8, x4, x1, x2)

inst_16872:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb0000ff; valaddr_reg:x3; val_offset:50616*0 + 3*744*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50616*0 + 3*744*FLEN/8, x4, x1, x2)

inst_16873:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb0001ff; valaddr_reg:x3; val_offset:50619*0 + 3*745*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50619*0 + 3*745*FLEN/8, x4, x1, x2)

inst_16874:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb0003ff; valaddr_reg:x3; val_offset:50622*0 + 3*746*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50622*0 + 3*746*FLEN/8, x4, x1, x2)

inst_16875:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb0007ff; valaddr_reg:x3; val_offset:50625*0 + 3*747*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50625*0 + 3*747*FLEN/8, x4, x1, x2)

inst_16876:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb000fff; valaddr_reg:x3; val_offset:50628*0 + 3*748*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50628*0 + 3*748*FLEN/8, x4, x1, x2)

inst_16877:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb001fff; valaddr_reg:x3; val_offset:50631*0 + 3*749*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50631*0 + 3*749*FLEN/8, x4, x1, x2)

inst_16878:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb003fff; valaddr_reg:x3; val_offset:50634*0 + 3*750*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50634*0 + 3*750*FLEN/8, x4, x1, x2)

inst_16879:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb007fff; valaddr_reg:x3; val_offset:50637*0 + 3*751*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50637*0 + 3*751*FLEN/8, x4, x1, x2)

inst_16880:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb00ffff; valaddr_reg:x3; val_offset:50640*0 + 3*752*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50640*0 + 3*752*FLEN/8, x4, x1, x2)

inst_16881:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb01ffff; valaddr_reg:x3; val_offset:50643*0 + 3*753*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50643*0 + 3*753*FLEN/8, x4, x1, x2)

inst_16882:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb03ffff; valaddr_reg:x3; val_offset:50646*0 + 3*754*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50646*0 + 3*754*FLEN/8, x4, x1, x2)

inst_16883:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb07ffff; valaddr_reg:x3; val_offset:50649*0 + 3*755*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50649*0 + 3*755*FLEN/8, x4, x1, x2)

inst_16884:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb0fffff; valaddr_reg:x3; val_offset:50652*0 + 3*756*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50652*0 + 3*756*FLEN/8, x4, x1, x2)

inst_16885:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb1fffff; valaddr_reg:x3; val_offset:50655*0 + 3*757*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50655*0 + 3*757*FLEN/8, x4, x1, x2)

inst_16886:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb3fffff; valaddr_reg:x3; val_offset:50658*0 + 3*758*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50658*0 + 3*758*FLEN/8, x4, x1, x2)

inst_16887:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb400000; valaddr_reg:x3; val_offset:50661*0 + 3*759*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50661*0 + 3*759*FLEN/8, x4, x1, x2)

inst_16888:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb600000; valaddr_reg:x3; val_offset:50664*0 + 3*760*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50664*0 + 3*760*FLEN/8, x4, x1, x2)

inst_16889:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb700000; valaddr_reg:x3; val_offset:50667*0 + 3*761*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50667*0 + 3*761*FLEN/8, x4, x1, x2)

inst_16890:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb780000; valaddr_reg:x3; val_offset:50670*0 + 3*762*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50670*0 + 3*762*FLEN/8, x4, x1, x2)

inst_16891:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb7c0000; valaddr_reg:x3; val_offset:50673*0 + 3*763*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50673*0 + 3*763*FLEN/8, x4, x1, x2)

inst_16892:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb7e0000; valaddr_reg:x3; val_offset:50676*0 + 3*764*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50676*0 + 3*764*FLEN/8, x4, x1, x2)

inst_16893:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb7f0000; valaddr_reg:x3; val_offset:50679*0 + 3*765*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50679*0 + 3*765*FLEN/8, x4, x1, x2)

inst_16894:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb7f8000; valaddr_reg:x3; val_offset:50682*0 + 3*766*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50682*0 + 3*766*FLEN/8, x4, x1, x2)

inst_16895:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb7fc000; valaddr_reg:x3; val_offset:50685*0 + 3*767*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50685*0 + 3*767*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2125019325,32,FLEN)
NAN_BOXED(3225527223,32,FLEN)
NAN_BOXED(4250927104,32,FLEN)
NAN_BOXED(2125019325,32,FLEN)
NAN_BOXED(3225527223,32,FLEN)
NAN_BOXED(4251975680,32,FLEN)
NAN_BOXED(2125019325,32,FLEN)
NAN_BOXED(3225527223,32,FLEN)
NAN_BOXED(4252499968,32,FLEN)
NAN_BOXED(2125019325,32,FLEN)
NAN_BOXED(3225527223,32,FLEN)
NAN_BOXED(4252762112,32,FLEN)
NAN_BOXED(2125019325,32,FLEN)
NAN_BOXED(3225527223,32,FLEN)
NAN_BOXED(4252893184,32,FLEN)
NAN_BOXED(2125019325,32,FLEN)
NAN_BOXED(3225527223,32,FLEN)
NAN_BOXED(4252958720,32,FLEN)
NAN_BOXED(2125019325,32,FLEN)
NAN_BOXED(3225527223,32,FLEN)
NAN_BOXED(4252991488,32,FLEN)
NAN_BOXED(2125019325,32,FLEN)
NAN_BOXED(3225527223,32,FLEN)
NAN_BOXED(4253007872,32,FLEN)
NAN_BOXED(2125019325,32,FLEN)
NAN_BOXED(3225527223,32,FLEN)
NAN_BOXED(4253016064,32,FLEN)
NAN_BOXED(2125019325,32,FLEN)
NAN_BOXED(3225527223,32,FLEN)
NAN_BOXED(4253020160,32,FLEN)
NAN_BOXED(2125019325,32,FLEN)
NAN_BOXED(3225527223,32,FLEN)
NAN_BOXED(4253022208,32,FLEN)
NAN_BOXED(2125019325,32,FLEN)
NAN_BOXED(3225527223,32,FLEN)
NAN_BOXED(4253023232,32,FLEN)
NAN_BOXED(2125019325,32,FLEN)
NAN_BOXED(3225527223,32,FLEN)
NAN_BOXED(4253023744,32,FLEN)
NAN_BOXED(2125019325,32,FLEN)
NAN_BOXED(3225527223,32,FLEN)
NAN_BOXED(4253024000,32,FLEN)
NAN_BOXED(2125019325,32,FLEN)
NAN_BOXED(3225527223,32,FLEN)
NAN_BOXED(4253024128,32,FLEN)
NAN_BOXED(2125019325,32,FLEN)
NAN_BOXED(3225527223,32,FLEN)
NAN_BOXED(4253024192,32,FLEN)
NAN_BOXED(2125019325,32,FLEN)
NAN_BOXED(3225527223,32,FLEN)
NAN_BOXED(4253024224,32,FLEN)
NAN_BOXED(2125019325,32,FLEN)
NAN_BOXED(3225527223,32,FLEN)
NAN_BOXED(4253024240,32,FLEN)
NAN_BOXED(2125019325,32,FLEN)
NAN_BOXED(3225527223,32,FLEN)
NAN_BOXED(4253024248,32,FLEN)
NAN_BOXED(2125019325,32,FLEN)
NAN_BOXED(3225527223,32,FLEN)
NAN_BOXED(4253024252,32,FLEN)
NAN_BOXED(2125019325,32,FLEN)
NAN_BOXED(3225527223,32,FLEN)
NAN_BOXED(4253024254,32,FLEN)
NAN_BOXED(2125019325,32,FLEN)
NAN_BOXED(3225527223,32,FLEN)
NAN_BOXED(4253024255,32,FLEN)
NAN_BOXED(2125019325,32,FLEN)
NAN_BOXED(3225527223,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2125019325,32,FLEN)
NAN_BOXED(3225527223,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2125019325,32,FLEN)
NAN_BOXED(3225527223,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2125019325,32,FLEN)
NAN_BOXED(3225527223,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2125019325,32,FLEN)
NAN_BOXED(3225527223,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2125019325,32,FLEN)
NAN_BOXED(3225527223,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2125019325,32,FLEN)
NAN_BOXED(3225527223,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2125019325,32,FLEN)
NAN_BOXED(3225527223,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2125019325,32,FLEN)
NAN_BOXED(3225527223,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2125019325,32,FLEN)
NAN_BOXED(3225527223,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2125019325,32,FLEN)
NAN_BOXED(3225527223,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2125019325,32,FLEN)
NAN_BOXED(3225527223,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2125019325,32,FLEN)
NAN_BOXED(3225527223,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2125019325,32,FLEN)
NAN_BOXED(3225527223,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2125019325,32,FLEN)
NAN_BOXED(3225527223,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2125019325,32,FLEN)
NAN_BOXED(3225527223,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1686110208,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1686110209,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1686110211,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1686110215,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1686110223,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1686110239,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1686110271,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1686110335,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1686110463,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1686110719,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1686111231,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1686112255,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1686114303,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1686118399,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1686126591,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1686142975,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1686175743,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1686241279,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1686372351,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1686634495,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1687158783,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1688207359,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1690304511,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1690304512,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1692401664,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1693450240,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1693974528,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1694236672,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1694367744,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1694433280,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1694466048,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1694482432,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1694490624,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1694494720,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1694496768,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1694497792,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1694498304,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1694498560,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1694498688,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1694498752,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1694498784,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1694498800,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1694498808,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1694498812,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1694498814,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(1694498815,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(2133103177,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(2134061875,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(2134301549,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(2134621115,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(2137417318,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(2137896667,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(2139095032,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(2139095036,32,FLEN)
NAN_BOXED(2125060420,32,FLEN)
NAN_BOXED(1077996724,32,FLEN)
NAN_BOXED(2139095038,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3800039424,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3800039425,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3800039427,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3800039431,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3800039439,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3800039455,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3800039487,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3800039551,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3800039679,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3800039935,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3800040447,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3800041471,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3800043519,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3800047615,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3800055807,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3800072191,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3800104959,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3800170495,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3800301567,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3800563711,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3801087999,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3802136575,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3804233727,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3804233728,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3806330880,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3807379456,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3807903744,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3808165888,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3808296960,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3808362496,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3808395264,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3808411648,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3808419840,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3808423936,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3808425984,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3808427008,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3808427520,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3808427776,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3808427904,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3808427968,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3808428000,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3808428016,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3808428024,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3808428028,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3808428030,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(3808428031,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2125064677,32,FLEN)
NAN_BOXED(3225475538,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388609,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388611,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388615,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(10066329,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(10785353,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(11744051,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(11983725,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(12303291,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(12862532,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(13421772,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(14380470,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15099494,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15578843,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777208,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777212,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777214,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234881024,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234881025,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234881027,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234881031,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234881039,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234881055,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234881087,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234881151,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234881279,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234881535,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234882047,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234883071,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234885119,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234889215,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234897407,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234913791,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234946559,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(235012095,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(235143167,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(235405311,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(235929599,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(236978175,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(239075327,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(239075328,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(241172480,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(242221056,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(242745344,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243007488,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243138560,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243204096,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243236864,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243253248,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243261440,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243265536,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243267584,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243268608,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243269120,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243269376,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243269504,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243269568,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243269600,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243269616,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243269624,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243269628,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243269630,32,FLEN)
NAN_BOXED(2125129485,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243269631,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1191182336,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1191182337,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1191182339,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1191182343,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1191182351,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1191182367,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1191182399,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1191182463,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1191182591,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1191182847,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1191183359,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1191184383,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1191186431,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1191190527,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1191198719,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1191215103,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1191247871,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1191313407,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1191444479,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1191706623,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1192230911,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1193279487,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1195376639,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1195376640,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1197473792,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1198522368,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1199046656,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1199308800,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1199439872,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1199505408,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1199538176,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1199554560,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1199562752,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1199566848,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1199568896,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1199569920,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1199570432,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1199570688,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1199570816,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1199570880,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1199570912,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1199570928,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1199570936,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1199570940,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1199570942,32,FLEN)
NAN_BOXED(2125144830,32,FLEN)
NAN_BOXED(6274176,32,FLEN)
NAN_BOXED(1199570943,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872257,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872259,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872263,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2157549977,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2158269001,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159227699,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159467373,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159786939,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160346180,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160905420,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2161864118,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2162583142,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2163062491,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260856,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260860,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260862,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340421632,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340421633,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340421635,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340421639,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340421647,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340421663,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340421695,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340421759,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340421887,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340422143,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340422655,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340423679,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340425727,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340429823,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340438015,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340454399,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340487167,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340552703,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340683775,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340945919,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2341470207,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2342518783,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2344615935,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2344615936,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2346713088,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2347761664,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348285952,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348548096,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348679168,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348744704,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348777472,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348793856,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348802048,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348806144,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348808192,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348809216,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348809728,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348809984,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810112,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810176,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810208,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810224,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810232,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810236,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810238,32,FLEN)
NAN_BOXED(2125163151,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810239,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243269632,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243269633,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243269635,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243269639,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243269647,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243269663,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243269695,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243269759,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243269887,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243270143,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243270655,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243271679,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243273727,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243277823,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243286015,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243302399,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243335167,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243400703,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243531775,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243793919,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(244318207,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(245366783,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(247463935,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(247463936,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(249561088,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(250609664,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251133952,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251396096,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251527168,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251592704,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251625472,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251641856,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251650048,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251654144,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251656192,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251657216,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251657728,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251657984,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658112,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658176,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658208,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658224,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658232,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658236,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658238,32,FLEN)
NAN_BOXED(2125201044,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658239,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1694498816,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1694498817,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1694498819,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1694498823,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1694498831,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1694498847,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1694498879,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1694498943,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1694499071,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1694499327,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1694499839,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1694500863,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1694502911,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1694507007,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1694515199,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1694531583,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1694564351,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1694629887,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1694760959,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1695023103,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1695547391,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1696595967,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1698693119,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1698693120,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1700790272,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1701838848,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1702363136,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1702625280,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1702756352,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1702821888,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1702854656,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1702871040,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1702879232,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1702883328,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1702885376,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1702886400,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1702886912,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1702887168,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1702887296,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1702887360,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1702887392,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1702887408,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1702887416,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1702887420,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1702887422,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(1702887423,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(2133103177,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(2134061875,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(2134301549,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(2134621115,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(2137417318,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(2137896667,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(2139095032,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(2139095036,32,FLEN)
NAN_BOXED(2125242565,32,FLEN)
NAN_BOXED(1077793163,32,FLEN)
NAN_BOXED(2139095038,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(75497472,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(75497473,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(75497475,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(75497479,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(75497487,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(75497503,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(75497535,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(75497599,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(75497727,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(75497983,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(75498495,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(75499519,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(75501567,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(75505663,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(75513855,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(75530239,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(75563007,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(75628543,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(75759615,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(76021759,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(76546047,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(77594623,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(79691775,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(79691776,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(81788928,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(82837504,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83361792,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83623936,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83755008,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83820544,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83853312,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83869696,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83877888,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83881984,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83884032,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83885056,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83885568,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83885824,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83885952,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83886016,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83886048,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83886064,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83886072,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83886076,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83886078,32,FLEN)
NAN_BOXED(2125249923,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83886079,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1249902592,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1249902593,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1249902595,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1249902599,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1249902607,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1249902623,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1249902655,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1249902719,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1249902847,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1249903103,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1249903615,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1249904639,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1249906687,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1249910783,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1249918975,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1249935359,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1249968127,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1250033663,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1250164735,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1250426879,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1250951167,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1251999743,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1254096895,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1254096896,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1256194048,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1257242624,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1257766912,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1258029056,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1258160128,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1258225664,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1258258432,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1258274816,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1258283008,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1258287104,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1258289152,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1258290176,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1258290688,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1258290944,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1258291072,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1258291136,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1258291168,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1258291184,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1258291192,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1258291196,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1258291198,32,FLEN)
NAN_BOXED(2125275102,32,FLEN)
NAN_BOXED(6202137,32,FLEN)
NAN_BOXED(1258291199,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3430940672,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3430940673,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3430940675,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3430940679,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3430940687,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3430940703,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3430940735,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3430940799,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3430940927,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3430941183,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3430941695,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3430942719,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3430944767,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3430948863,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3430957055,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3430973439,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3431006207,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3431071743,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3431202815,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3431464959,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3431989247,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3433037823,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3435134975,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3435134976,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3437232128,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3438280704,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3438804992,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3439067136,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3439198208,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3439263744,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3439296512,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3439312896,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3439321088,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3439325184,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3439327232,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3439328256,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3439328768,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3439329024,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3439329152,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3439329216,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3439329248,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3439329264,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3439329272,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3439329276,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3439329278,32,FLEN)
NAN_BOXED(2125276702,32,FLEN)
NAN_BOXED(2153684910,32,FLEN)
NAN_BOXED(3439329279,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(939524096,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(939524097,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(939524099,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(939524103,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(939524111,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(939524127,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(939524159,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(939524223,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(939524351,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(939524607,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(939525119,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(939526143,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(939528191,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(939532287,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(939540479,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(939556863,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(939589631,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(939655167,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(939786239,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(940048383,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(940572671,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(941621247,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(943718399,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(943718400,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(945815552,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(946864128,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(947388416,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(947650560,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(947781632,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(947847168,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(947879936,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(947896320,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(947904512,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(947908608,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(947910656,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(947911680,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(947912192,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(947912448,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(947912576,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(947912640,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(947912672,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(947912688,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(947912696,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(947912700,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(947912702,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(947912703,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2125329303,32,FLEN)
NAN_BOXED(6172649,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549376,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549377,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549379,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549383,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549391,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549407,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549439,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549503,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549631,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549887,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184550399,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184551423,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184553471,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184557567,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184565759,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184582143,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184614911,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184680447,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184811519,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(185073663,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(185597951,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(186646527,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(188743679,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(188743680,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(190840832,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(191889408,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(192413696,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(192675840,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(192806912,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(192872448,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(192905216,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(192921600,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_2:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_3:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_4:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_5:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_6:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
