GenerateVHDLModel=True
GenerateEdifModel=False
GenerateVerilogModel=True
GenerateVHDLInstantiation=True
GenerateVerilogInstantiation=True
GenerateNGDNetlist=True
IgnoreWarning=False
UserCancelled=True
TargetFamily=xc9500
CAEVendor=synopsys
BusNotation=B<I>
