{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640800323734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640800323740 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 29 21:22:03 2021 " "Processing started: Wed Dec 29 21:22:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640800323740 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640800323740 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_parallel -c uart_parallel " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_parallel -c uart_parallel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640800323740 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640800324217 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640800324217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_parallel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_parallel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_PARALLEL-Behavioral " "Found design unit 1: UART_PARALLEL-Behavioral" {  } { { "UART_PARALLEL.vhd" "" { Text "E:/intelFPGA_lite/uart_parallel/UART_PARALLEL.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640800334297 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_PARALLEL " "Found entity 1: UART_PARALLEL" {  } { { "UART_PARALLEL.vhd" "" { Text "E:/intelFPGA_lite/uart_parallel/UART_PARALLEL.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640800334297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640800334297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_2_parallel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_2_parallel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_2_parallel-Behavioral " "Found design unit 1: uart_2_parallel-Behavioral" {  } { { "uart_2_parallel.vhd" "" { Text "E:/intelFPGA_lite/uart_parallel/uart_2_parallel.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640800334300 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_2_parallel " "Found entity 1: uart_2_parallel" {  } { { "uart_2_parallel.vhd" "" { Text "E:/intelFPGA_lite/uart_parallel/uart_2_parallel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640800334300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640800334300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_uart_parallel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_uart_parallel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_uart_parallel-behavior " "Found design unit 1: tb_uart_parallel-behavior" {  } { { "tb_uart_parallel.vhd" "" { Text "E:/intelFPGA_lite/uart_parallel/tb_uart_parallel.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640800334302 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_uart_parallel " "Found entity 1: tb_uart_parallel" {  } { { "tb_uart_parallel.vhd" "" { Text "E:/intelFPGA_lite/uart_parallel/tb_uart_parallel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640800334302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640800334302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_divider-bhv " "Found design unit 1: clk_divider-bhv" {  } { { "clk_divider.vhd" "" { Text "E:/intelFPGA_lite/uart_parallel/clk_divider.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640800334305 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.vhd" "" { Text "E:/intelFPGA_lite/uart_parallel/clk_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640800334305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640800334305 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_PARALLEL " "Elaborating entity \"UART_PARALLEL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640800334346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:X1 " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:X1\"" {  } { { "UART_PARALLEL.vhd" "X1" { Text "E:/intelFPGA_lite/uart_parallel/UART_PARALLEL.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640800334357 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp clk_divider.vhd(33) " "VHDL Process Statement warning at clk_divider.vhd(33): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clk_divider.vhd" "" { Text "E:/intelFPGA_lite/uart_parallel/clk_divider.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640800334358 "|UART_PARALLEL|clk_divider:X1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_2_parallel uart_2_parallel:X2 " "Elaborating entity \"uart_2_parallel\" for hierarchy \"uart_2_parallel:X2\"" {  } { { "UART_PARALLEL.vhd" "X2" { Text "E:/intelFPGA_lite/uart_parallel/UART_PARALLEL.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640800334370 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_2_parallel.vhd" "" { Text "E:/intelFPGA_lite/uart_parallel/uart_2_parallel.vhd" 13 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1640800334842 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1640800334842 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1640800334950 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uart_2_parallel:X2\|tx High " "Register uart_2_parallel:X2\|tx will power up to High" {  } { { "uart_2_parallel.vhd" "" { Text "E:/intelFPGA_lite/uart_parallel/uart_2_parallel.vhd" 13 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1640800334988 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1640800334988 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1640800335370 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640800335370 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "231 " "Implemented 231 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640800335422 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640800335422 ""} { "Info" "ICUT_CUT_TM_LCELLS" "200 " "Implemented 200 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640800335422 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640800335422 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640800335438 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 29 21:22:15 2021 " "Processing ended: Wed Dec 29 21:22:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640800335438 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640800335438 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640800335438 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640800335438 ""}
