// Seed: 4255281092
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1;
  assign id_4 = 1'b0;
  wire id_5 = id_5;
  wire id_6;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri1 id_1,
    output wor  id_2
    , id_4
);
  id_5(
      .id_0(id_4)
  );
  assign id_2 = id_1;
  wire id_6;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_4,
      id_4
  );
  assign modCall_1.id_4 = 0;
  wire id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15 = (id_14), id_16, id_17;
  wire id_18;
  wire id_19;
endmodule
