

================================================================
== Vitis HLS Report for 'sigmoid_plan'
================================================================
* Date:           Mon Dec  6 20:00:34 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        sigmoid_new
* Solution:       PLAN (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k325t-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|    1001|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|       -|    -|
|Register         |        -|    -|     114|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     114|    1001|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      890|  840|  407600|  203800|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |            Instance            |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |dcmp_64ns_64ns_1_2_no_dsp_1_U1  |dcmp_64ns_64ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                           |                             |        0|   0|  0|   0|    0|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln952_fu_245_p2        |         +|   0|  0|   15|           8|           7|
    |add_ln961_fu_281_p2        |         +|   0|  0|   39|          32|           7|
    |add_ln968_fu_395_p2        |         +|   0|  0|   11|          11|          11|
    |lsb_index_fu_171_p2        |         +|   0|  0|   39|          32|           7|
    |m_1_fu_354_p2              |         +|   0|  0|   71|          64|          64|
    |x0_V_1_fu_498_p2           |         +|   0|  0|   20|          13|          12|
    |x0_V_2_fu_511_p2           |         +|   0|  0|   20|          13|          12|
    |x0_V_fu_485_p2             |         +|   0|  0|   20|          13|          12|
    |sub_ln947_fu_161_p2        |         -|   0|  0|   39|           4|          32|
    |sub_ln950_fu_197_p2        |         -|   0|  0|   13|           3|           4|
    |sub_ln962_fu_287_p2        |         -|   0|  0|   39|           6|          32|
    |sub_ln968_fu_390_p2        |         -|   0|  0|   11|           3|          11|
    |and_ln1549_1_fu_540_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln1549_fu_535_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln1560_fu_473_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln949_fu_239_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln952_fu_257_p2        |       and|   0|  0|    8|           8|           8|
    |p_Result_2_fu_213_p2       |       and|   0|  0|    8|           8|           8|
    |tobool29_i_i290_fu_293_p2  |       and|   0|  0|    2|           1|           1|
    |icmp_ln1549_1_fu_313_p2    |      icmp|   0|  0|    9|           4|           1|
    |icmp_ln1549_fu_459_p2      |      icmp|   0|  0|   11|           8|           7|
    |icmp_ln1560_1_fu_442_p2    |      icmp|   0|  0|   24|          52|           1|
    |icmp_ln1560_fu_436_p2      |      icmp|   0|  0|   11|          11|           2|
    |icmp_ln938_fu_464_p2       |      icmp|   0|  0|   11|           8|           1|
    |icmp_ln949_fu_187_p2       |      icmp|   0|  0|   17|          31|           1|
    |icmp_ln950_fu_219_p2       |      icmp|   0|  0|   11|           8|           1|
    |icmp_ln961_fu_275_p2       |      icmp|   0|  0|   18|          32|           1|
    |p_Result_3_fu_263_p2       |      icmp|   0|  0|   11|           8|           1|
    |lshr_ln950_fu_207_p2       |      lshr|   0|  0|   17|           2|           8|
    |lshr_ln961_fu_329_p2       |      lshr|   0|  0|  182|          64|          64|
    |a_fu_269_p2                |        or|   0|  0|    2|           1|           1|
    |or_ln1549_fu_546_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln1560_1_fu_523_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln1560_fu_469_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln938_fu_517_p2         |        or|   0|  0|    2|           1|           1|
    |ap_return                  |    select|   0|  0|    8|           1|           8|
    |m_fu_344_p3                |    select|   0|  0|   64|           1|          64|
    |select_ln1549_1_fu_590_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln1549_fu_562_p3    |    select|   0|  0|    9|           1|           9|
    |select_ln946_fu_382_p3     |    select|   0|  0|   10|           1|          10|
    |shl_ln952_fu_251_p2        |       shl|   0|  0|   17|           1|           8|
    |shl_ln962_fu_338_p2        |       shl|   0|  0|  182|          64|          64|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    |xor_ln1560_fu_479_p2       |       xor|   0|  0|    2|           2|           1|
    |xor_ln938_fu_529_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln952_fu_233_p2        |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 1001|         531|         503|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln961_reg_620                    |  32|   0|   32|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |icmp_ln1549_1_reg_640                |   1|   0|    1|          0|
    |icmp_ln1549_1_reg_640_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln1560_1_reg_660                |   1|   0|    1|          0|
    |icmp_ln1560_reg_655                  |   1|   0|    1|          0|
    |icmp_ln961_reg_615                   |   1|   0|    1|          0|
    |in_read_reg_606                      |   8|   0|    8|          0|
    |in_read_reg_606_pp0_iter1_reg        |   8|   0|    8|          0|
    |sub_ln962_reg_625                    |  32|   0|   32|          0|
    |tobool29_i_i290_reg_630              |   1|   0|    1|          0|
    |trunc_ln1386_reg_645                 |   7|   0|    7|          0|
    |trunc_ln1386_reg_645_pp0_iter1_reg   |   7|   0|    7|          0|
    |trunc_ln946_reg_635                  |  11|   0|   11|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 114|   0|  114|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  sigmoid_plan|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  sigmoid_plan|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  sigmoid_plan|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  sigmoid_plan|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  sigmoid_plan|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  sigmoid_plan|  return value|
|ap_return  |  out|    8|  ap_ctrl_hs|  sigmoid_plan|  return value|
|in_r       |   in|    8|     ap_none|          in_r|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.18>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%in_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %in_r" [Sigmoid.cpp:38]   --->   Operation 4 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i8 @llvm.part.select.i8, i8 %in_read, i32 7, i32 0"   --->   Operation 5 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Result_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 16777215, i8 %p_Result_s"   --->   Operation 6 'bitconcatenate' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_6, i1 1"   --->   Operation 7 'cttz' 'l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.51ns)   --->   "%sub_ln947 = sub i32 8, i32 %l"   --->   Operation 8 'sub' 'sub_ln947' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln947"   --->   Operation 9 'trunc' 'trunc_ln947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.51ns)   --->   "%lsb_index = add i32 %sub_ln947, i32 4294967243"   --->   Operation 10 'add' 'lsb_index' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 11 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.28ns)   --->   "%icmp_ln949 = icmp_sgt  i31 %tmp_2, i31 0"   --->   Operation 12 'icmp' 'icmp_ln949' <Predicate = true> <Delay = 1.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln950 = trunc i32 %sub_ln947"   --->   Operation 13 'trunc' 'trunc_ln950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.01ns)   --->   "%sub_ln950 = sub i4 14, i4 %trunc_ln950"   --->   Operation 14 'sub' 'sub_ln950' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln950)   --->   "%zext_ln950 = zext i4 %sub_ln950"   --->   Operation 15 'zext' 'zext_ln950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln950)   --->   "%lshr_ln950 = lshr i8 255, i8 %zext_ln950"   --->   Operation 16 'lshr' 'lshr_ln950' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln950)   --->   "%p_Result_2 = and i8 %in_read, i8 %lshr_ln950"   --->   Operation 17 'and' 'p_Result_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.41ns) (out node of the LUT)   --->   "%icmp_ln950 = icmp_ne  i8 %p_Result_2, i8 0"   --->   Operation 18 'icmp' 'icmp_ln950' <Predicate = true> <Delay = 1.41> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node tobool29_i_i290)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 19 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node tobool29_i_i290)   --->   "%xor_ln952 = xor i1 %tmp_6, i1 1"   --->   Operation 20 'xor' 'xor_ln952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node tobool29_i_i290)   --->   "%and_ln949 = and i1 %icmp_ln949, i1 %icmp_ln950"   --->   Operation 21 'and' 'and_ln949' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.35ns)   --->   "%add_ln952 = add i8 %trunc_ln947, i8 203"   --->   Operation 22 'add' 'add_ln952' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%shl_ln952 = shl i8 1, i8 %add_ln952"   --->   Operation 23 'shl' 'shl_ln952' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%and_ln952 = and i8 %shl_ln952, i8 %in_read"   --->   Operation 24 'and' 'and_ln952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.83ns) (out node of the LUT)   --->   "%p_Result_3 = icmp_ne  i8 %and_ln952, i8 0"   --->   Operation 25 'icmp' 'p_Result_3' <Predicate = true> <Delay = 1.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node tobool29_i_i290)   --->   "%a = or i1 %p_Result_3, i1 %and_ln949"   --->   Operation 26 'or' 'a' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.28ns)   --->   "%icmp_ln961 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 27 'icmp' 'icmp_ln961' <Predicate = true> <Delay = 1.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.51ns)   --->   "%add_ln961 = add i32 %sub_ln947, i32 4294967242"   --->   Operation 28 'add' 'add_ln961' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.51ns)   --->   "%sub_ln962 = sub i32 54, i32 %sub_ln947"   --->   Operation 29 'sub' 'sub_ln962' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.47ns) (out node of the LUT)   --->   "%tobool29_i_i290 = and i1 %a, i1 %xor_ln952"   --->   Operation 30 'and' 'tobool29_i_i290' <Predicate = true> <Delay = 0.47> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln946 = trunc i32 %l"   --->   Operation 31 'trunc' 'trunc_ln946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %in_read, i32 4, i32 7"   --->   Operation 32 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.86ns)   --->   "%icmp_ln1549_1 = icmp_ne  i4 %tmp_8, i4 0"   --->   Operation 33 'icmp' 'icmp_ln1549_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln1386 = trunc i8 %in_read"   --->   Operation 34 'trunc' 'trunc_ln1386' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.29>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln960 = zext i8 %in_read"   --->   Operation 35 'zext' 'zext_ln960' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln961 = zext i32 %add_ln961"   --->   Operation 36 'zext' 'zext_ln961' <Predicate = (icmp_ln961)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%lshr_ln961 = lshr i64 %zext_ln960, i64 %zext_ln961"   --->   Operation 37 'lshr' 'lshr_ln961' <Predicate = (icmp_ln961)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln962 = zext i32 %sub_ln962"   --->   Operation 38 'zext' 'zext_ln962' <Predicate = (!icmp_ln961)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%shl_ln962 = shl i64 %zext_ln960, i64 %zext_ln962"   --->   Operation 39 'shl' 'shl_ln962' <Predicate = (!icmp_ln961)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%m = select i1 %icmp_ln961, i64 %lshr_ln961, i64 %shl_ln962"   --->   Operation 40 'select' 'm' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln964 = zext i1 %tobool29_i_i290"   --->   Operation 41 'zext' 'zext_ln964' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.00ns) (out node of the LUT)   --->   "%m_1 = add i64 %m, i64 %zext_ln964"   --->   Operation 42 'add' 'm_1' <Predicate = true> <Delay = 2.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%m_4 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_1, i32 1, i32 63"   --->   Operation 43 'partselect' 'm_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln965 = zext i63 %m_4"   --->   Operation 44 'zext' 'zext_ln965' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_1, i32 54"   --->   Operation 45 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.49ns)   --->   "%select_ln946 = select i1 %p_Result_4, i11 1023, i11 1022"   --->   Operation 46 'select' 'select_ln946' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln968 = sub i11 4, i11 %trunc_ln946"   --->   Operation 47 'sub' 'sub_ln968' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 48 [1/1] (1.98ns) (root node of TernaryAdder)   --->   "%add_ln968 = add i11 %sub_ln968, i11 %select_ln946"   --->   Operation 48 'add' 'add_ln968' <Predicate = true> <Delay = 1.98> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 0, i11 %add_ln968"   --->   Operation 49 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_7 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln965, i12 %tmp, i32 52, i32 63"   --->   Operation 50 'partset' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%bitcast_ln741 = bitcast i64 %p_Result_7"   --->   Operation 51 'bitcast' 'bitcast_ln741' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %m_1, i32 1, i32 52"   --->   Operation 52 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.07ns)   --->   "%icmp_ln1560 = icmp_ne  i11 %add_ln968, i11 2047"   --->   Operation 53 'icmp' 'icmp_ln1560' <Predicate = true> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.36ns)   --->   "%icmp_ln1560_1 = icmp_eq  i52 %trunc_ln3, i52 0"   --->   Operation 54 'icmp' 'icmp_ln1560_1' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [2/2] (2.81ns)   --->   "%tmp_1 = fcmp_oge  i64 %bitcast_ln741, i64 2.375"   --->   Operation 55 'dcmp' 'tmp_1' <Predicate = true> <Delay = 2.81> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 0"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 57 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 58 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_r"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%input = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %in_read, i3 0"   --->   Operation 61 'bitconcatenate' 'input' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i11 %input" [Sigmoid.cpp:43]   --->   Operation 62 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.94ns)   --->   "%icmp_ln1549 = icmp_ugt  i8 %in_read, i8 79"   --->   Operation 63 'icmp' 'icmp_ln1549' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.94ns)   --->   "%icmp_ln938 = icmp_eq  i8 %in_read, i8 0"   --->   Operation 64 'icmp' 'icmp_ln938' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1560)   --->   "%or_ln1560 = or i1 %icmp_ln1560_1, i1 %icmp_ln1560"   --->   Operation 65 'or' 'or_ln1560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/2] (2.81ns)   --->   "%tmp_1 = fcmp_oge  i64 %bitcast_ln741, i64 2.375"   --->   Operation 66 'dcmp' 'tmp_1' <Predicate = true> <Delay = 2.81> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1560)   --->   "%and_ln1560 = and i1 %or_ln1560, i1 %tmp_1"   --->   Operation 67 'and' 'and_ln1560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.47ns) (out node of the LUT)   --->   "%xor_ln1560 = xor i1 %and_ln1560, i1 1"   --->   Operation 68 'xor' 'xor_ln1560' <Predicate = true> <Delay = 0.47> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (1.35ns)   --->   "%x0_V = add i13 %zext_ln43, i13 3456"   --->   Operation 69 'add' 'x0_V' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%r_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %in_read, i5 0"   --->   Operation 70 'bitconcatenate' 'r_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.35ns)   --->   "%x0_V_1 = add i13 %r_1, i13 2560"   --->   Operation 71 'add' 'x0_V_1' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%r_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln1386, i6 0"   --->   Operation 72 'bitconcatenate' 'r_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.35ns)   --->   "%x0_V_2 = add i13 %r_2, i13 2048"   --->   Operation 73 'add' 'x0_V_2' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.47ns)   --->   "%or_ln938 = or i1 %icmp_ln1549, i1 %icmp_ln938"   --->   Operation 74 'or' 'or_ln938' <Predicate = true> <Delay = 0.47> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln1549_1)   --->   "%or_ln1560_1 = or i1 %or_ln938, i1 %xor_ln1560"   --->   Operation 75 'or' 'or_ln1560_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node or_ln1549)   --->   "%xor_ln938 = xor i1 %or_ln938, i1 1"   --->   Operation 76 'xor' 'xor_ln938' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node or_ln1549)   --->   "%and_ln1549 = and i1 %icmp_ln1549_1, i1 %xor_ln938"   --->   Operation 77 'and' 'and_ln1549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node or_ln1549)   --->   "%and_ln1549_1 = and i1 %and_ln1549, i1 %xor_ln1560"   --->   Operation 78 'and' 'and_ln1549_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.47ns) (out node of the LUT)   --->   "%or_ln1549 = or i1 %icmp_ln1549, i1 %and_ln1549_1"   --->   Operation 79 'or' 'or_ln1549' <Predicate = true> <Delay = 0.47> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln1549_2)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %x0_V_1, i32 5, i32 12"   --->   Operation 80 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln1549_2)   --->   "%select_ln1549 = select i1 %icmp_ln1549, i8 128, i8 %tmp_3"   --->   Operation 81 'select' 'select_ln1549' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln1549_1)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %x0_V_2, i32 5, i32 12"   --->   Operation 82 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln1549_1)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %x0_V, i32 5, i32 12"   --->   Operation 83 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln1549_1 = select i1 %or_ln1560_1, i8 %tmp_4, i8 %tmp_5"   --->   Operation 84 'select' 'select_ln1549_1' <Predicate = true> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln1549_2 = select i1 %or_ln1549, i8 %select_ln1549, i8 %select_ln1549_1"   --->   Operation 85 'select' 'select_ln1549_2' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln50 = ret i8 %select_ln1549_2" [Sigmoid.cpp:50]   --->   Operation 86 'ret' 'ret_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read           (read          ) [ 0111]
p_Result_s        (partselect    ) [ 0000]
p_Result_6        (bitconcatenate) [ 0000]
l                 (cttz          ) [ 0000]
sub_ln947         (sub           ) [ 0000]
trunc_ln947       (trunc         ) [ 0000]
lsb_index         (add           ) [ 0000]
tmp_2             (partselect    ) [ 0000]
icmp_ln949        (icmp          ) [ 0000]
trunc_ln950       (trunc         ) [ 0000]
sub_ln950         (sub           ) [ 0000]
zext_ln950        (zext          ) [ 0000]
lshr_ln950        (lshr          ) [ 0000]
p_Result_2        (and           ) [ 0000]
icmp_ln950        (icmp          ) [ 0000]
tmp_6             (bitselect     ) [ 0000]
xor_ln952         (xor           ) [ 0000]
and_ln949         (and           ) [ 0000]
add_ln952         (add           ) [ 0000]
shl_ln952         (shl           ) [ 0000]
and_ln952         (and           ) [ 0000]
p_Result_3        (icmp          ) [ 0000]
a                 (or            ) [ 0000]
icmp_ln961        (icmp          ) [ 0110]
add_ln961         (add           ) [ 0110]
sub_ln962         (sub           ) [ 0110]
tobool29_i_i290   (and           ) [ 0110]
trunc_ln946       (trunc         ) [ 0110]
tmp_8             (partselect    ) [ 0000]
icmp_ln1549_1     (icmp          ) [ 0111]
trunc_ln1386      (trunc         ) [ 0111]
zext_ln960        (zext          ) [ 0000]
zext_ln961        (zext          ) [ 0000]
lshr_ln961        (lshr          ) [ 0000]
zext_ln962        (zext          ) [ 0000]
shl_ln962         (shl           ) [ 0000]
m                 (select        ) [ 0000]
zext_ln964        (zext          ) [ 0000]
m_1               (add           ) [ 0000]
m_4               (partselect    ) [ 0000]
zext_ln965        (zext          ) [ 0000]
p_Result_4        (bitselect     ) [ 0000]
select_ln946      (select        ) [ 0000]
sub_ln968         (sub           ) [ 0000]
add_ln968         (add           ) [ 0000]
tmp               (bitconcatenate) [ 0000]
p_Result_7        (partset       ) [ 0000]
bitcast_ln741     (bitcast       ) [ 0101]
trunc_ln3         (partselect    ) [ 0000]
icmp_ln1560       (icmp          ) [ 0101]
icmp_ln1560_1     (icmp          ) [ 0101]
specbitsmap_ln0   (specbitsmap   ) [ 0000]
specpipeline_ln0  (specpipeline  ) [ 0000]
spectopmodule_ln0 (spectopmodule ) [ 0000]
specbitsmap_ln0   (specbitsmap   ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
input             (bitconcatenate) [ 0000]
zext_ln43         (zext          ) [ 0000]
icmp_ln1549       (icmp          ) [ 0000]
icmp_ln938        (icmp          ) [ 0000]
or_ln1560         (or            ) [ 0000]
tmp_1             (dcmp          ) [ 0000]
and_ln1560        (and           ) [ 0000]
xor_ln1560        (xor           ) [ 0000]
x0_V              (add           ) [ 0000]
r_1               (bitconcatenate) [ 0000]
x0_V_1            (add           ) [ 0000]
r_2               (bitconcatenate) [ 0000]
x0_V_2            (add           ) [ 0000]
or_ln938          (or            ) [ 0000]
or_ln1560_1       (or            ) [ 0000]
xor_ln938         (xor           ) [ 0000]
and_ln1549        (and           ) [ 0000]
and_ln1549_1      (and           ) [ 0000]
or_ln1549         (or            ) [ 0000]
tmp_3             (partselect    ) [ 0000]
select_ln1549     (select        ) [ 0000]
tmp_4             (partselect    ) [ 0000]
tmp_5             (partselect    ) [ 0000]
select_ln1549_1   (select        ) [ 0000]
select_ln1549_2   (select        ) [ 0000]
ret_ln50          (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i8"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i24.i8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i7.i6"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="in_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="p_Result_s_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="0"/>
<pin id="137" dir="0" index="1" bw="8" slack="0"/>
<pin id="138" dir="0" index="2" bw="4" slack="0"/>
<pin id="139" dir="0" index="3" bw="1" slack="0"/>
<pin id="140" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="p_Result_6_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="8" slack="0"/>
<pin id="149" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_6/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="l_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="1" slack="0"/>
<pin id="157" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="sub_ln947_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="5" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="trunc_ln947_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="lsb_index_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="7" slack="0"/>
<pin id="174" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_2_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="31" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="0" index="2" bw="1" slack="0"/>
<pin id="181" dir="0" index="3" bw="6" slack="0"/>
<pin id="182" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln949_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="31" slack="0"/>
<pin id="189" dir="0" index="1" bw="31" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln949/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="trunc_ln950_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln950/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="sub_ln950_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="2" slack="0"/>
<pin id="199" dir="0" index="1" bw="4" slack="0"/>
<pin id="200" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln950/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="zext_ln950_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln950/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="lshr_ln950_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="4" slack="0"/>
<pin id="210" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln950/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="p_Result_2_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="0"/>
<pin id="216" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="icmp_ln950_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="8" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln950/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_6_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="0" index="2" bw="6" slack="0"/>
<pin id="229" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="xor_ln952_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln952/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="and_ln949_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="add_ln952_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="7" slack="0"/>
<pin id="248" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln952/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="shl_ln952_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="8" slack="0"/>
<pin id="254" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln952/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="and_ln952_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="8" slack="0"/>
<pin id="260" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln952/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="p_Result_3_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="8" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_Result_3/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="a_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="a/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln961_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln961/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln961_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="7" slack="0"/>
<pin id="284" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln961/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="sub_ln962_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="7" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln962/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tobool29_i_i290_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tobool29_i_i290/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="trunc_ln946_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln946/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_8_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="0"/>
<pin id="305" dir="0" index="1" bw="8" slack="0"/>
<pin id="306" dir="0" index="2" bw="4" slack="0"/>
<pin id="307" dir="0" index="3" bw="4" slack="0"/>
<pin id="308" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="icmp_ln1549_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="0" index="1" bw="4" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1549_1/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="trunc_ln1386_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1386/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln960_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="1"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln960/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln961_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln961/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="lshr_ln961_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln961/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="zext_ln962_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln962/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="shl_ln962_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln962/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="m_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="0" index="1" bw="64" slack="0"/>
<pin id="347" dir="0" index="2" bw="64" slack="0"/>
<pin id="348" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln964_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="1"/>
<pin id="353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln964/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="m_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="64" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_1/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="m_4_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="63" slack="0"/>
<pin id="362" dir="0" index="1" bw="64" slack="0"/>
<pin id="363" dir="0" index="2" bw="1" slack="0"/>
<pin id="364" dir="0" index="3" bw="7" slack="0"/>
<pin id="365" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_4/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln965_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="63" slack="0"/>
<pin id="372" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln965/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="p_Result_4_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="64" slack="0"/>
<pin id="377" dir="0" index="2" bw="7" slack="0"/>
<pin id="378" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="select_ln946_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="11" slack="0"/>
<pin id="385" dir="0" index="2" bw="11" slack="0"/>
<pin id="386" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln946/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sub_ln968_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="0"/>
<pin id="392" dir="0" index="1" bw="11" slack="1"/>
<pin id="393" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln968/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln968_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="11" slack="0"/>
<pin id="397" dir="0" index="1" bw="11" slack="0"/>
<pin id="398" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln968/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="12" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="0" index="2" bw="11" slack="0"/>
<pin id="405" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="p_Result_7_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="0"/>
<pin id="411" dir="0" index="1" bw="63" slack="0"/>
<pin id="412" dir="0" index="2" bw="12" slack="0"/>
<pin id="413" dir="0" index="3" bw="7" slack="0"/>
<pin id="414" dir="0" index="4" bw="7" slack="0"/>
<pin id="415" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_7/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="bitcast_ln741_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="64" slack="0"/>
<pin id="423" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln741/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="trunc_ln3_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="52" slack="0"/>
<pin id="428" dir="0" index="1" bw="64" slack="0"/>
<pin id="429" dir="0" index="2" bw="1" slack="0"/>
<pin id="430" dir="0" index="3" bw="7" slack="0"/>
<pin id="431" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="icmp_ln1560_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="11" slack="0"/>
<pin id="438" dir="0" index="1" bw="11" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1560/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="icmp_ln1560_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="52" slack="0"/>
<pin id="444" dir="0" index="1" bw="52" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1560_1/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="input_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="11" slack="0"/>
<pin id="450" dir="0" index="1" bw="8" slack="2"/>
<pin id="451" dir="0" index="2" bw="1" slack="0"/>
<pin id="452" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="input/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln43_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="11" slack="0"/>
<pin id="457" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="icmp_ln1549_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="2"/>
<pin id="461" dir="0" index="1" bw="8" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1549/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="icmp_ln938_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="2"/>
<pin id="466" dir="0" index="1" bw="8" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln938/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="or_ln1560_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="1"/>
<pin id="471" dir="0" index="1" bw="1" slack="1"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1560/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="and_ln1560_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1560/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="xor_ln1560_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1560/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="x0_V_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="11" slack="0"/>
<pin id="487" dir="0" index="1" bw="13" slack="0"/>
<pin id="488" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x0_V/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="r_1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="13" slack="0"/>
<pin id="493" dir="0" index="1" bw="8" slack="2"/>
<pin id="494" dir="0" index="2" bw="1" slack="0"/>
<pin id="495" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_1/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="x0_V_1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="13" slack="0"/>
<pin id="500" dir="0" index="1" bw="13" slack="0"/>
<pin id="501" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x0_V_1/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="r_2_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="13" slack="0"/>
<pin id="506" dir="0" index="1" bw="7" slack="2"/>
<pin id="507" dir="0" index="2" bw="1" slack="0"/>
<pin id="508" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_2/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="x0_V_2_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="13" slack="0"/>
<pin id="513" dir="0" index="1" bw="13" slack="0"/>
<pin id="514" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x0_V_2/3 "/>
</bind>
</comp>

<comp id="517" class="1004" name="or_ln938_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln938/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="or_ln1560_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1560_1/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="xor_ln938_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln938/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="and_ln1549_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="2"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1549/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="and_ln1549_1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1549_1/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="or_ln1549_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1549/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_3_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="0"/>
<pin id="554" dir="0" index="1" bw="13" slack="0"/>
<pin id="555" dir="0" index="2" bw="4" slack="0"/>
<pin id="556" dir="0" index="3" bw="5" slack="0"/>
<pin id="557" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="select_ln1549_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="8" slack="0"/>
<pin id="565" dir="0" index="2" bw="8" slack="0"/>
<pin id="566" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1549/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_4_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="0"/>
<pin id="572" dir="0" index="1" bw="13" slack="0"/>
<pin id="573" dir="0" index="2" bw="4" slack="0"/>
<pin id="574" dir="0" index="3" bw="5" slack="0"/>
<pin id="575" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_5_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="8" slack="0"/>
<pin id="582" dir="0" index="1" bw="13" slack="0"/>
<pin id="583" dir="0" index="2" bw="4" slack="0"/>
<pin id="584" dir="0" index="3" bw="5" slack="0"/>
<pin id="585" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="select_ln1549_1_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="8" slack="0"/>
<pin id="593" dir="0" index="2" bw="8" slack="0"/>
<pin id="594" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1549_1/3 "/>
</bind>
</comp>

<comp id="598" class="1004" name="select_ln1549_2_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="8" slack="0"/>
<pin id="601" dir="0" index="2" bw="8" slack="0"/>
<pin id="602" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1549_2/3 "/>
</bind>
</comp>

<comp id="606" class="1005" name="in_read_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="1"/>
<pin id="608" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_read "/>
</bind>
</comp>

<comp id="615" class="1005" name="icmp_ln961_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="1"/>
<pin id="617" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln961 "/>
</bind>
</comp>

<comp id="620" class="1005" name="add_ln961_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="1"/>
<pin id="622" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln961 "/>
</bind>
</comp>

<comp id="625" class="1005" name="sub_ln962_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="1"/>
<pin id="627" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln962 "/>
</bind>
</comp>

<comp id="630" class="1005" name="tobool29_i_i290_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="1"/>
<pin id="632" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tobool29_i_i290 "/>
</bind>
</comp>

<comp id="635" class="1005" name="trunc_ln946_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="11" slack="1"/>
<pin id="637" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln946 "/>
</bind>
</comp>

<comp id="640" class="1005" name="icmp_ln1549_1_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="2"/>
<pin id="642" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1549_1 "/>
</bind>
</comp>

<comp id="645" class="1005" name="trunc_ln1386_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="7" slack="2"/>
<pin id="647" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln1386 "/>
</bind>
</comp>

<comp id="650" class="1005" name="bitcast_ln741_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="64" slack="1"/>
<pin id="652" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln741 "/>
</bind>
</comp>

<comp id="655" class="1005" name="icmp_ln1560_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="1"/>
<pin id="657" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1560 "/>
</bind>
</comp>

<comp id="660" class="1005" name="icmp_ln1560_1_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="1"/>
<pin id="662" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1560_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="128"><net_src comp="2" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="78" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="124" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="135" pin=3"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="135" pin="4"/><net_sink comp="145" pin=2"/></net>

<net id="158"><net_src comp="14" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="145" pin="3"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="16" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="153" pin="3"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="161" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="161" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="20" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="22" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="171" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="185"><net_src comp="24" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="186"><net_src comp="26" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="191"><net_src comp="177" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="28" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="161" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="30" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="193" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="197" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="32" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="203" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="124" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="207" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="34" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="230"><net_src comp="36" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="171" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="26" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="237"><net_src comp="225" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="16" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="187" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="219" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="167" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="38" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="40" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="245" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="251" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="124" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="257" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="34" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="263" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="239" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="171" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="8" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="161" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="42" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="44" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="161" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="269" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="233" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="153" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="46" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="124" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="311"><net_src comp="48" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="312"><net_src comp="6" pin="0"/><net_sink comp="303" pin=3"/></net>

<net id="317"><net_src comp="303" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="50" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="124" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="333"><net_src comp="323" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="326" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="342"><net_src comp="323" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="335" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="329" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="350"><net_src comp="338" pin="2"/><net_sink comp="344" pin=2"/></net>

<net id="358"><net_src comp="344" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="351" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="366"><net_src comp="52" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="354" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="368"><net_src comp="24" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="369"><net_src comp="54" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="373"><net_src comp="360" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="379"><net_src comp="56" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="354" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="44" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="387"><net_src comp="374" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="58" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="60" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="394"><net_src comp="62" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="399"><net_src comp="390" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="382" pin="3"/><net_sink comp="395" pin=1"/></net>

<net id="406"><net_src comp="64" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="66" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="395" pin="2"/><net_sink comp="401" pin=2"/></net>

<net id="416"><net_src comp="68" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="370" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="401" pin="3"/><net_sink comp="409" pin=2"/></net>

<net id="419"><net_src comp="70" pin="0"/><net_sink comp="409" pin=3"/></net>

<net id="420"><net_src comp="54" pin="0"/><net_sink comp="409" pin=4"/></net>

<net id="424"><net_src comp="409" pin="5"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="432"><net_src comp="72" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="354" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="434"><net_src comp="24" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="435"><net_src comp="70" pin="0"/><net_sink comp="426" pin=3"/></net>

<net id="440"><net_src comp="395" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="74" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="426" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="76" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="453"><net_src comp="96" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="98" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="458"><net_src comp="448" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="100" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="34" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="477"><net_src comp="469" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="130" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="473" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="16" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="455" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="102" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="496"><net_src comp="104" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="106" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="502"><net_src comp="491" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="108" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="509"><net_src comp="110" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="112" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="515"><net_src comp="504" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="114" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="459" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="464" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="517" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="479" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="517" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="16" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="529" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="544"><net_src comp="535" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="479" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="459" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="540" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="558"><net_src comp="116" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="498" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="560"><net_src comp="118" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="561"><net_src comp="120" pin="0"/><net_sink comp="552" pin=3"/></net>

<net id="567"><net_src comp="459" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="122" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="552" pin="4"/><net_sink comp="562" pin=2"/></net>

<net id="576"><net_src comp="116" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="511" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="578"><net_src comp="118" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="579"><net_src comp="120" pin="0"/><net_sink comp="570" pin=3"/></net>

<net id="586"><net_src comp="116" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="485" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="588"><net_src comp="118" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="589"><net_src comp="120" pin="0"/><net_sink comp="580" pin=3"/></net>

<net id="595"><net_src comp="523" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="570" pin="4"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="580" pin="4"/><net_sink comp="590" pin=2"/></net>

<net id="603"><net_src comp="546" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="562" pin="3"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="590" pin="3"/><net_sink comp="598" pin=2"/></net>

<net id="609"><net_src comp="124" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="612"><net_src comp="606" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="613"><net_src comp="606" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="614"><net_src comp="606" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="618"><net_src comp="275" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="623"><net_src comp="281" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="628"><net_src comp="287" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="633"><net_src comp="293" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="638"><net_src comp="299" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="643"><net_src comp="313" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="648"><net_src comp="319" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="653"><net_src comp="421" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="658"><net_src comp="436" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="663"><net_src comp="442" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="469" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: sigmoid_plan : in_r | {1 }
  - Chain level:
	State 1
		p_Result_6 : 1
		l : 2
		sub_ln947 : 3
		trunc_ln947 : 4
		lsb_index : 4
		tmp_2 : 5
		icmp_ln949 : 6
		trunc_ln950 : 4
		sub_ln950 : 5
		zext_ln950 : 6
		lshr_ln950 : 7
		p_Result_2 : 8
		icmp_ln950 : 8
		tmp_6 : 5
		xor_ln952 : 6
		and_ln949 : 9
		add_ln952 : 5
		shl_ln952 : 6
		and_ln952 : 7
		p_Result_3 : 7
		a : 9
		icmp_ln961 : 5
		add_ln961 : 4
		sub_ln962 : 4
		tobool29_i_i290 : 9
		trunc_ln946 : 3
		icmp_ln1549_1 : 1
	State 2
		lshr_ln961 : 1
		shl_ln962 : 1
		m : 2
		m_1 : 3
		m_4 : 4
		zext_ln965 : 5
		p_Result_4 : 4
		select_ln946 : 5
		add_ln968 : 6
		tmp : 7
		p_Result_7 : 8
		bitcast_ln741 : 9
		trunc_ln3 : 4
		icmp_ln1560 : 7
		icmp_ln1560_1 : 5
		tmp_1 : 10
	State 3
		zext_ln43 : 1
		and_ln1560 : 1
		xor_ln1560 : 1
		x0_V : 2
		x0_V_1 : 1
		x0_V_2 : 1
		or_ln938 : 1
		or_ln1560_1 : 1
		xor_ln938 : 1
		and_ln1549 : 1
		and_ln1549_1 : 1
		or_ln1549 : 1
		tmp_3 : 2
		select_ln1549 : 3
		tmp_4 : 2
		tmp_5 : 3
		select_ln1549_1 : 1
		select_ln1549_2 : 1
		ret_ln50 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    lsb_index_fu_171    |    0    |    39   |
|          |    add_ln952_fu_245    |    0    |    15   |
|          |    add_ln961_fu_281    |    0    |    39   |
|    add   |       m_1_fu_354       |    0    |    71   |
|          |    add_ln968_fu_395    |    0    |    11   |
|          |       x0_V_fu_485      |    0    |    20   |
|          |      x0_V_1_fu_498     |    0    |    20   |
|          |      x0_V_2_fu_511     |    0    |    20   |
|----------|------------------------|---------|---------|
|          |    icmp_ln949_fu_187   |    0    |    17   |
|          |    icmp_ln950_fu_219   |    0    |    11   |
|          |    p_Result_3_fu_263   |    0    |    11   |
|          |    icmp_ln961_fu_275   |    0    |    18   |
|   icmp   |  icmp_ln1549_1_fu_313  |    0    |    9    |
|          |   icmp_ln1560_fu_436   |    0    |    11   |
|          |  icmp_ln1560_1_fu_442  |    0    |    24   |
|          |   icmp_ln1549_fu_459   |    0    |    11   |
|          |    icmp_ln938_fu_464   |    0    |    11   |
|----------|------------------------|---------|---------|
|          |    sub_ln947_fu_161    |    0    |    39   |
|    sub   |    sub_ln950_fu_197    |    0    |    13   |
|          |    sub_ln962_fu_287    |    0    |    39   |
|          |    sub_ln968_fu_390    |    0    |    11   |
|----------|------------------------|---------|---------|
|    shl   |    shl_ln952_fu_251    |    0    |    17   |
|          |    shl_ln962_fu_338    |    0    |    84   |
|----------|------------------------|---------|---------|
|          |        m_fu_344        |    0    |    64   |
|          |   select_ln946_fu_382  |    0    |    11   |
|  select  |  select_ln1549_fu_562  |    0    |    8    |
|          | select_ln1549_1_fu_590 |    0    |    8    |
|          | select_ln1549_2_fu_598 |    0    |    8    |
|----------|------------------------|---------|---------|
|   lshr   |    lshr_ln950_fu_207   |    0    |    9    |
|          |    lshr_ln961_fu_329   |    0    |    84   |
|----------|------------------------|---------|---------|
|          |    p_Result_2_fu_213   |    0    |    8    |
|          |    and_ln949_fu_239    |    0    |    2    |
|          |    and_ln952_fu_257    |    0    |    8    |
|    and   | tobool29_i_i290_fu_293 |    0    |    2    |
|          |    and_ln1560_fu_473   |    0    |    2    |
|          |    and_ln1549_fu_535   |    0    |    2    |
|          |   and_ln1549_1_fu_540  |    0    |    2    |
|----------|------------------------|---------|---------|
|          |        a_fu_269        |    0    |    2    |
|          |    or_ln1560_fu_469    |    0    |    2    |
|    or    |     or_ln938_fu_517    |    0    |    2    |
|          |   or_ln1560_1_fu_523   |    0    |    2    |
|          |    or_ln1549_fu_546    |    0    |    2    |
|----------|------------------------|---------|---------|
|          |    xor_ln952_fu_233    |    0    |    2    |
|    xor   |    xor_ln1560_fu_479   |    0    |    2    |
|          |    xor_ln938_fu_529    |    0    |    2    |
|----------|------------------------|---------|---------|
|   read   |   in_read_read_fu_124  |    0    |    0    |
|----------|------------------------|---------|---------|
|   dcmp   |       grp_fu_130       |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    p_Result_s_fu_135   |    0    |    0    |
|          |      tmp_2_fu_177      |    0    |    0    |
|          |      tmp_8_fu_303      |    0    |    0    |
|partselect|       m_4_fu_360       |    0    |    0    |
|          |    trunc_ln3_fu_426    |    0    |    0    |
|          |      tmp_3_fu_552      |    0    |    0    |
|          |      tmp_4_fu_570      |    0    |    0    |
|          |      tmp_5_fu_580      |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    p_Result_6_fu_145   |    0    |    0    |
|          |       tmp_fu_401       |    0    |    0    |
|bitconcatenate|      input_fu_448      |    0    |    0    |
|          |       r_1_fu_491       |    0    |    0    |
|          |       r_2_fu_504       |    0    |    0    |
|----------|------------------------|---------|---------|
|   cttz   |        l_fu_153        |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   trunc_ln947_fu_167   |    0    |    0    |
|   trunc  |   trunc_ln950_fu_193   |    0    |    0    |
|          |   trunc_ln946_fu_299   |    0    |    0    |
|          |   trunc_ln1386_fu_319  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    zext_ln950_fu_203   |    0    |    0    |
|          |    zext_ln960_fu_323   |    0    |    0    |
|          |    zext_ln961_fu_326   |    0    |    0    |
|   zext   |    zext_ln962_fu_335   |    0    |    0    |
|          |    zext_ln964_fu_351   |    0    |    0    |
|          |    zext_ln965_fu_370   |    0    |    0    |
|          |    zext_ln43_fu_455    |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|      tmp_6_fu_225      |    0    |    0    |
|          |    p_Result_4_fu_374   |    0    |    0    |
|----------|------------------------|---------|---------|
|  partset |    p_Result_7_fu_409   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   795   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln961_reg_620   |   32   |
| bitcast_ln741_reg_650 |   64   |
| icmp_ln1549_1_reg_640 |    1   |
| icmp_ln1560_1_reg_660 |    1   |
|  icmp_ln1560_reg_655  |    1   |
|   icmp_ln961_reg_615  |    1   |
|    in_read_reg_606    |    8   |
|   sub_ln962_reg_625   |   32   |
|tobool29_i_i290_reg_630|    1   |
|  trunc_ln1386_reg_645 |    7   |
|  trunc_ln946_reg_635  |   11   |
+-----------------------+--------+
|         Total         |   159  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_130 |  p0  |   2  |  64  |   128  ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   128  ||  0.833  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   795  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   159  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   159  |   804  |
+-----------+--------+--------+--------+
