
Ej0_blinky.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000016ec  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08001898  08001898  00011898  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080018b0  080018b0  00020018  2**0
                  CONTENTS
  4 .ARM          00000008  080018b0  080018b0  000118b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080018b8  080018b8  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080018b8  080018b8  000118b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080018bc  080018bc  000118bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  080018c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020018  2**0
                  CONTENTS
 10 .bss          00000020  20000018  20000018  00020018  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000038  20000038  00020018  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020042  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000496b  00000000  00000000  00020085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000011f1  00000000  00000000  000249f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000004e8  00000000  00000000  00025be8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000387  00000000  00000000  000260d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00024ae9  00000000  00000000  00026457  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00006f59  00000000  00000000  0004af40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000e0ba9  00000000  00000000  00051e99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  0000118c  00000000  00000000  00132a44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005e  00000000  00000000  00133bd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000018 	.word	0x20000018
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08001880 	.word	0x08001880

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	2000001c 	.word	0x2000001c
 80001e8:	08001880 	.word	0x08001880

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000200:	f000 b970 	b.w	80004e4 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9e08      	ldr	r6, [sp, #32]
 8000222:	460d      	mov	r5, r1
 8000224:	4604      	mov	r4, r0
 8000226:	460f      	mov	r7, r1
 8000228:	2b00      	cmp	r3, #0
 800022a:	d14a      	bne.n	80002c2 <__udivmoddi4+0xa6>
 800022c:	428a      	cmp	r2, r1
 800022e:	4694      	mov	ip, r2
 8000230:	d965      	bls.n	80002fe <__udivmoddi4+0xe2>
 8000232:	fab2 f382 	clz	r3, r2
 8000236:	b143      	cbz	r3, 800024a <__udivmoddi4+0x2e>
 8000238:	fa02 fc03 	lsl.w	ip, r2, r3
 800023c:	f1c3 0220 	rsb	r2, r3, #32
 8000240:	409f      	lsls	r7, r3
 8000242:	fa20 f202 	lsr.w	r2, r0, r2
 8000246:	4317      	orrs	r7, r2
 8000248:	409c      	lsls	r4, r3
 800024a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800024e:	fa1f f58c 	uxth.w	r5, ip
 8000252:	fbb7 f1fe 	udiv	r1, r7, lr
 8000256:	0c22      	lsrs	r2, r4, #16
 8000258:	fb0e 7711 	mls	r7, lr, r1, r7
 800025c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000260:	fb01 f005 	mul.w	r0, r1, r5
 8000264:	4290      	cmp	r0, r2
 8000266:	d90a      	bls.n	800027e <__udivmoddi4+0x62>
 8000268:	eb1c 0202 	adds.w	r2, ip, r2
 800026c:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000270:	f080 811b 	bcs.w	80004aa <__udivmoddi4+0x28e>
 8000274:	4290      	cmp	r0, r2
 8000276:	f240 8118 	bls.w	80004aa <__udivmoddi4+0x28e>
 800027a:	3902      	subs	r1, #2
 800027c:	4462      	add	r2, ip
 800027e:	1a12      	subs	r2, r2, r0
 8000280:	b2a4      	uxth	r4, r4
 8000282:	fbb2 f0fe 	udiv	r0, r2, lr
 8000286:	fb0e 2210 	mls	r2, lr, r0, r2
 800028a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800028e:	fb00 f505 	mul.w	r5, r0, r5
 8000292:	42a5      	cmp	r5, r4
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x90>
 8000296:	eb1c 0404 	adds.w	r4, ip, r4
 800029a:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 800029e:	f080 8106 	bcs.w	80004ae <__udivmoddi4+0x292>
 80002a2:	42a5      	cmp	r5, r4
 80002a4:	f240 8103 	bls.w	80004ae <__udivmoddi4+0x292>
 80002a8:	4464      	add	r4, ip
 80002aa:	3802      	subs	r0, #2
 80002ac:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002b0:	1b64      	subs	r4, r4, r5
 80002b2:	2100      	movs	r1, #0
 80002b4:	b11e      	cbz	r6, 80002be <__udivmoddi4+0xa2>
 80002b6:	40dc      	lsrs	r4, r3
 80002b8:	2300      	movs	r3, #0
 80002ba:	e9c6 4300 	strd	r4, r3, [r6]
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d908      	bls.n	80002d8 <__udivmoddi4+0xbc>
 80002c6:	2e00      	cmp	r6, #0
 80002c8:	f000 80ec 	beq.w	80004a4 <__udivmoddi4+0x288>
 80002cc:	2100      	movs	r1, #0
 80002ce:	e9c6 0500 	strd	r0, r5, [r6]
 80002d2:	4608      	mov	r0, r1
 80002d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d8:	fab3 f183 	clz	r1, r3
 80002dc:	2900      	cmp	r1, #0
 80002de:	d149      	bne.n	8000374 <__udivmoddi4+0x158>
 80002e0:	42ab      	cmp	r3, r5
 80002e2:	d302      	bcc.n	80002ea <__udivmoddi4+0xce>
 80002e4:	4282      	cmp	r2, r0
 80002e6:	f200 80f7 	bhi.w	80004d8 <__udivmoddi4+0x2bc>
 80002ea:	1a84      	subs	r4, r0, r2
 80002ec:	eb65 0203 	sbc.w	r2, r5, r3
 80002f0:	2001      	movs	r0, #1
 80002f2:	4617      	mov	r7, r2
 80002f4:	2e00      	cmp	r6, #0
 80002f6:	d0e2      	beq.n	80002be <__udivmoddi4+0xa2>
 80002f8:	e9c6 4700 	strd	r4, r7, [r6]
 80002fc:	e7df      	b.n	80002be <__udivmoddi4+0xa2>
 80002fe:	b902      	cbnz	r2, 8000302 <__udivmoddi4+0xe6>
 8000300:	deff      	udf	#255	; 0xff
 8000302:	fab2 f382 	clz	r3, r2
 8000306:	2b00      	cmp	r3, #0
 8000308:	f040 808f 	bne.w	800042a <__udivmoddi4+0x20e>
 800030c:	1a8a      	subs	r2, r1, r2
 800030e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000312:	fa1f fe8c 	uxth.w	lr, ip
 8000316:	2101      	movs	r1, #1
 8000318:	fbb2 f5f7 	udiv	r5, r2, r7
 800031c:	fb07 2015 	mls	r0, r7, r5, r2
 8000320:	0c22      	lsrs	r2, r4, #16
 8000322:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000326:	fb0e f005 	mul.w	r0, lr, r5
 800032a:	4290      	cmp	r0, r2
 800032c:	d908      	bls.n	8000340 <__udivmoddi4+0x124>
 800032e:	eb1c 0202 	adds.w	r2, ip, r2
 8000332:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x122>
 8000338:	4290      	cmp	r0, r2
 800033a:	f200 80ca 	bhi.w	80004d2 <__udivmoddi4+0x2b6>
 800033e:	4645      	mov	r5, r8
 8000340:	1a12      	subs	r2, r2, r0
 8000342:	b2a4      	uxth	r4, r4
 8000344:	fbb2 f0f7 	udiv	r0, r2, r7
 8000348:	fb07 2210 	mls	r2, r7, r0, r2
 800034c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000350:	fb0e fe00 	mul.w	lr, lr, r0
 8000354:	45a6      	cmp	lr, r4
 8000356:	d908      	bls.n	800036a <__udivmoddi4+0x14e>
 8000358:	eb1c 0404 	adds.w	r4, ip, r4
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000360:	d202      	bcs.n	8000368 <__udivmoddi4+0x14c>
 8000362:	45a6      	cmp	lr, r4
 8000364:	f200 80ba 	bhi.w	80004dc <__udivmoddi4+0x2c0>
 8000368:	4610      	mov	r0, r2
 800036a:	eba4 040e 	sub.w	r4, r4, lr
 800036e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000372:	e79f      	b.n	80002b4 <__udivmoddi4+0x98>
 8000374:	f1c1 0720 	rsb	r7, r1, #32
 8000378:	408b      	lsls	r3, r1
 800037a:	fa22 fc07 	lsr.w	ip, r2, r7
 800037e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000382:	fa05 f401 	lsl.w	r4, r5, r1
 8000386:	fa20 f307 	lsr.w	r3, r0, r7
 800038a:	40fd      	lsrs	r5, r7
 800038c:	4323      	orrs	r3, r4
 800038e:	fa00 f901 	lsl.w	r9, r0, r1
 8000392:	ea4f 401c 	mov.w	r0, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	fbb5 f8f0 	udiv	r8, r5, r0
 800039e:	0c1c      	lsrs	r4, r3, #16
 80003a0:	fb00 5518 	mls	r5, r0, r8, r5
 80003a4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003a8:	fb08 f50e 	mul.w	r5, r8, lr
 80003ac:	42a5      	cmp	r5, r4
 80003ae:	fa02 f201 	lsl.w	r2, r2, r1
 80003b2:	d90b      	bls.n	80003cc <__udivmoddi4+0x1b0>
 80003b4:	eb1c 0404 	adds.w	r4, ip, r4
 80003b8:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80003bc:	f080 8087 	bcs.w	80004ce <__udivmoddi4+0x2b2>
 80003c0:	42a5      	cmp	r5, r4
 80003c2:	f240 8084 	bls.w	80004ce <__udivmoddi4+0x2b2>
 80003c6:	f1a8 0802 	sub.w	r8, r8, #2
 80003ca:	4464      	add	r4, ip
 80003cc:	1b64      	subs	r4, r4, r5
 80003ce:	b29d      	uxth	r5, r3
 80003d0:	fbb4 f3f0 	udiv	r3, r4, r0
 80003d4:	fb00 4413 	mls	r4, r0, r3, r4
 80003d8:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003dc:	fb03 fe0e 	mul.w	lr, r3, lr
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x1da>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f103 30ff 	add.w	r0, r3, #4294967295	; 0xffffffff
 80003ec:	d26b      	bcs.n	80004c6 <__udivmoddi4+0x2aa>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	d969      	bls.n	80004c6 <__udivmoddi4+0x2aa>
 80003f2:	3b02      	subs	r3, #2
 80003f4:	4464      	add	r4, ip
 80003f6:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80003fa:	fba0 8302 	umull	r8, r3, r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	429c      	cmp	r4, r3
 8000404:	46c6      	mov	lr, r8
 8000406:	461d      	mov	r5, r3
 8000408:	d355      	bcc.n	80004b6 <__udivmoddi4+0x29a>
 800040a:	d052      	beq.n	80004b2 <__udivmoddi4+0x296>
 800040c:	b156      	cbz	r6, 8000424 <__udivmoddi4+0x208>
 800040e:	ebb9 030e 	subs.w	r3, r9, lr
 8000412:	eb64 0405 	sbc.w	r4, r4, r5
 8000416:	fa04 f707 	lsl.w	r7, r4, r7
 800041a:	40cb      	lsrs	r3, r1
 800041c:	40cc      	lsrs	r4, r1
 800041e:	431f      	orrs	r7, r3
 8000420:	e9c6 7400 	strd	r7, r4, [r6]
 8000424:	2100      	movs	r1, #0
 8000426:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800042a:	f1c3 0120 	rsb	r1, r3, #32
 800042e:	fa02 fc03 	lsl.w	ip, r2, r3
 8000432:	fa20 f201 	lsr.w	r2, r0, r1
 8000436:	fa25 f101 	lsr.w	r1, r5, r1
 800043a:	409d      	lsls	r5, r3
 800043c:	432a      	orrs	r2, r5
 800043e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000442:	fa1f fe8c 	uxth.w	lr, ip
 8000446:	fbb1 f0f7 	udiv	r0, r1, r7
 800044a:	fb07 1510 	mls	r5, r7, r0, r1
 800044e:	0c11      	lsrs	r1, r2, #16
 8000450:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000454:	fb00 f50e 	mul.w	r5, r0, lr
 8000458:	428d      	cmp	r5, r1
 800045a:	fa04 f403 	lsl.w	r4, r4, r3
 800045e:	d908      	bls.n	8000472 <__udivmoddi4+0x256>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000468:	d22f      	bcs.n	80004ca <__udivmoddi4+0x2ae>
 800046a:	428d      	cmp	r5, r1
 800046c:	d92d      	bls.n	80004ca <__udivmoddi4+0x2ae>
 800046e:	3802      	subs	r0, #2
 8000470:	4461      	add	r1, ip
 8000472:	1b49      	subs	r1, r1, r5
 8000474:	b292      	uxth	r2, r2
 8000476:	fbb1 f5f7 	udiv	r5, r1, r7
 800047a:	fb07 1115 	mls	r1, r7, r5, r1
 800047e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000482:	fb05 f10e 	mul.w	r1, r5, lr
 8000486:	4291      	cmp	r1, r2
 8000488:	d908      	bls.n	800049c <__udivmoddi4+0x280>
 800048a:	eb1c 0202 	adds.w	r2, ip, r2
 800048e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000492:	d216      	bcs.n	80004c2 <__udivmoddi4+0x2a6>
 8000494:	4291      	cmp	r1, r2
 8000496:	d914      	bls.n	80004c2 <__udivmoddi4+0x2a6>
 8000498:	3d02      	subs	r5, #2
 800049a:	4462      	add	r2, ip
 800049c:	1a52      	subs	r2, r2, r1
 800049e:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80004a2:	e739      	b.n	8000318 <__udivmoddi4+0xfc>
 80004a4:	4631      	mov	r1, r6
 80004a6:	4630      	mov	r0, r6
 80004a8:	e709      	b.n	80002be <__udivmoddi4+0xa2>
 80004aa:	4639      	mov	r1, r7
 80004ac:	e6e7      	b.n	800027e <__udivmoddi4+0x62>
 80004ae:	4610      	mov	r0, r2
 80004b0:	e6fc      	b.n	80002ac <__udivmoddi4+0x90>
 80004b2:	45c1      	cmp	r9, r8
 80004b4:	d2aa      	bcs.n	800040c <__udivmoddi4+0x1f0>
 80004b6:	ebb8 0e02 	subs.w	lr, r8, r2
 80004ba:	eb63 050c 	sbc.w	r5, r3, ip
 80004be:	3801      	subs	r0, #1
 80004c0:	e7a4      	b.n	800040c <__udivmoddi4+0x1f0>
 80004c2:	4645      	mov	r5, r8
 80004c4:	e7ea      	b.n	800049c <__udivmoddi4+0x280>
 80004c6:	4603      	mov	r3, r0
 80004c8:	e795      	b.n	80003f6 <__udivmoddi4+0x1da>
 80004ca:	4640      	mov	r0, r8
 80004cc:	e7d1      	b.n	8000472 <__udivmoddi4+0x256>
 80004ce:	46d0      	mov	r8, sl
 80004d0:	e77c      	b.n	80003cc <__udivmoddi4+0x1b0>
 80004d2:	3d02      	subs	r5, #2
 80004d4:	4462      	add	r2, ip
 80004d6:	e733      	b.n	8000340 <__udivmoddi4+0x124>
 80004d8:	4608      	mov	r0, r1
 80004da:	e70b      	b.n	80002f4 <__udivmoddi4+0xd8>
 80004dc:	4464      	add	r4, ip
 80004de:	3802      	subs	r0, #2
 80004e0:	e743      	b.n	800036a <__udivmoddi4+0x14e>
 80004e2:	bf00      	nop

080004e4 <__aeabi_idiv0>:
 80004e4:	4770      	bx	lr
 80004e6:	bf00      	nop

080004e8 <BSP_LED_Init>:
  *     @arg  LED1
  *     @arg  LED2
  *     @arg  LED3
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	b08a      	sub	sp, #40	; 0x28
 80004ec:	af00      	add	r7, sp, #0
 80004ee:	4603      	mov	r3, r0
 80004f0:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 80004f2:	79fb      	ldrb	r3, [r7, #7]
 80004f4:	2b00      	cmp	r3, #0
 80004f6:	d10e      	bne.n	8000516 <BSP_LED_Init+0x2e>
 80004f8:	2300      	movs	r3, #0
 80004fa:	613b      	str	r3, [r7, #16]
 80004fc:	4b1f      	ldr	r3, [pc, #124]	; (800057c <BSP_LED_Init+0x94>)
 80004fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000500:	4a1e      	ldr	r2, [pc, #120]	; (800057c <BSP_LED_Init+0x94>)
 8000502:	f043 0302 	orr.w	r3, r3, #2
 8000506:	6313      	str	r3, [r2, #48]	; 0x30
 8000508:	4b1c      	ldr	r3, [pc, #112]	; (800057c <BSP_LED_Init+0x94>)
 800050a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800050c:	f003 0302 	and.w	r3, r3, #2
 8000510:	613b      	str	r3, [r7, #16]
 8000512:	693b      	ldr	r3, [r7, #16]
 8000514:	e00d      	b.n	8000532 <BSP_LED_Init+0x4a>
 8000516:	2300      	movs	r3, #0
 8000518:	60fb      	str	r3, [r7, #12]
 800051a:	4b18      	ldr	r3, [pc, #96]	; (800057c <BSP_LED_Init+0x94>)
 800051c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800051e:	4a17      	ldr	r2, [pc, #92]	; (800057c <BSP_LED_Init+0x94>)
 8000520:	f043 0302 	orr.w	r3, r3, #2
 8000524:	6313      	str	r3, [r2, #48]	; 0x30
 8000526:	4b15      	ldr	r3, [pc, #84]	; (800057c <BSP_LED_Init+0x94>)
 8000528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800052a:	f003 0302 	and.w	r3, r3, #2
 800052e:	60fb      	str	r3, [r7, #12]
 8000530:	68fb      	ldr	r3, [r7, #12]
  
  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 8000532:	79fb      	ldrb	r3, [r7, #7]
 8000534:	4a12      	ldr	r2, [pc, #72]	; (8000580 <BSP_LED_Init+0x98>)
 8000536:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800053a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800053c:	2301      	movs	r3, #1
 800053e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000540:	2300      	movs	r3, #0
 8000542:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8000544:	2302      	movs	r3, #2
 8000546:	623b      	str	r3, [r7, #32]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 8000548:	79fb      	ldrb	r3, [r7, #7]
 800054a:	4a0e      	ldr	r2, [pc, #56]	; (8000584 <BSP_LED_Init+0x9c>)
 800054c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000550:	f107 0214 	add.w	r2, r7, #20
 8000554:	4611      	mov	r1, r2
 8000556:	4618      	mov	r0, r3
 8000558:	f000 f9ee 	bl	8000938 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 800055c:	79fb      	ldrb	r3, [r7, #7]
 800055e:	4a09      	ldr	r2, [pc, #36]	; (8000584 <BSP_LED_Init+0x9c>)
 8000560:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000564:	79fb      	ldrb	r3, [r7, #7]
 8000566:	4a06      	ldr	r2, [pc, #24]	; (8000580 <BSP_LED_Init+0x98>)
 8000568:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800056c:	2200      	movs	r2, #0
 800056e:	4619      	mov	r1, r3
 8000570:	f000 fb8c 	bl	8000c8c <HAL_GPIO_WritePin>
}
 8000574:	bf00      	nop
 8000576:	3728      	adds	r7, #40	; 0x28
 8000578:	46bd      	mov	sp, r7
 800057a:	bd80      	pop	{r7, pc}
 800057c:	40023800 	.word	0x40023800
 8000580:	08001898 	.word	0x08001898
 8000584:	20000000 	.word	0x20000000

08000588 <BSP_LED_On>:
  * @param  Led: Specifies the Led to be set on. 
  *   This parameter can be one of following parameters:
  *     @arg LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b082      	sub	sp, #8
 800058c:	af00      	add	r7, sp, #0
 800058e:	4603      	mov	r3, r0
 8000590:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 8000592:	79fb      	ldrb	r3, [r7, #7]
 8000594:	4a07      	ldr	r2, [pc, #28]	; (80005b4 <BSP_LED_On+0x2c>)
 8000596:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800059a:	79fb      	ldrb	r3, [r7, #7]
 800059c:	4a06      	ldr	r2, [pc, #24]	; (80005b8 <BSP_LED_On+0x30>)
 800059e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80005a2:	2201      	movs	r2, #1
 80005a4:	4619      	mov	r1, r3
 80005a6:	f000 fb71 	bl	8000c8c <HAL_GPIO_WritePin>
}
 80005aa:	bf00      	nop
 80005ac:	3708      	adds	r7, #8
 80005ae:	46bd      	mov	sp, r7
 80005b0:	bd80      	pop	{r7, pc}
 80005b2:	bf00      	nop
 80005b4:	20000000 	.word	0x20000000
 80005b8:	08001898 	.word	0x08001898

080005bc <BSP_LED_Off>:
  *     @arg  LED1
  *     @arg  LED2
  *     @arg  LED3
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	4603      	mov	r3, r0
 80005c4:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 80005c6:	79fb      	ldrb	r3, [r7, #7]
 80005c8:	4a07      	ldr	r2, [pc, #28]	; (80005e8 <BSP_LED_Off+0x2c>)
 80005ca:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80005ce:	79fb      	ldrb	r3, [r7, #7]
 80005d0:	4a06      	ldr	r2, [pc, #24]	; (80005ec <BSP_LED_Off+0x30>)
 80005d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80005d6:	2200      	movs	r2, #0
 80005d8:	4619      	mov	r1, r3
 80005da:	f000 fb57 	bl	8000c8c <HAL_GPIO_WritePin>
}
 80005de:	bf00      	nop
 80005e0:	3708      	adds	r7, #8
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bd80      	pop	{r7, pc}
 80005e6:	bf00      	nop
 80005e8:	20000000 	.word	0x20000000
 80005ec:	08001898 	.word	0x08001898

080005f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80005f0:	b480      	push	{r7}
 80005f2:	af00      	add	r7, sp, #0
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80005f4:	4b12      	ldr	r3, [pc, #72]	; (8000640 <SystemInit+0x50>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	4a11      	ldr	r2, [pc, #68]	; (8000640 <SystemInit+0x50>)
 80005fa:	f043 0301 	orr.w	r3, r3, #1
 80005fe:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000600:	4b0f      	ldr	r3, [pc, #60]	; (8000640 <SystemInit+0x50>)
 8000602:	2200      	movs	r2, #0
 8000604:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000606:	4b0e      	ldr	r3, [pc, #56]	; (8000640 <SystemInit+0x50>)
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	4a0d      	ldr	r2, [pc, #52]	; (8000640 <SystemInit+0x50>)
 800060c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000610:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000614:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000616:	4b0a      	ldr	r3, [pc, #40]	; (8000640 <SystemInit+0x50>)
 8000618:	4a0a      	ldr	r2, [pc, #40]	; (8000644 <SystemInit+0x54>)
 800061a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800061c:	4b08      	ldr	r3, [pc, #32]	; (8000640 <SystemInit+0x50>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	4a07      	ldr	r2, [pc, #28]	; (8000640 <SystemInit+0x50>)
 8000622:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000626:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000628:	4b05      	ldr	r3, [pc, #20]	; (8000640 <SystemInit+0x50>)
 800062a:	2200      	movs	r2, #0
 800062c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800062e:	4b06      	ldr	r3, [pc, #24]	; (8000648 <SystemInit+0x58>)
 8000630:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000634:	609a      	str	r2, [r3, #8]
#endif
}
 8000636:	bf00      	nop
 8000638:	46bd      	mov	sp, r7
 800063a:	bc80      	pop	{r7}
 800063c:	4770      	bx	lr
 800063e:	bf00      	nop
 8000640:	40023800 	.word	0x40023800
 8000644:	24003010 	.word	0x24003010
 8000648:	e000ed00 	.word	0xe000ed00

0800064c <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800064c:	b480      	push	{r7}
 800064e:	af00      	add	r7, sp, #0
}
 8000650:	bf00      	nop
 8000652:	46bd      	mov	sp, r7
 8000654:	bc80      	pop	{r7}
 8000656:	4770      	bx	lr

08000658 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000658:	b480      	push	{r7}
 800065a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800065c:	e7fe      	b.n	800065c <HardFault_Handler+0x4>

0800065e <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800065e:	b480      	push	{r7}
 8000660:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000662:	e7fe      	b.n	8000662 <MemManage_Handler+0x4>

08000664 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000664:	b480      	push	{r7}
 8000666:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000668:	e7fe      	b.n	8000668 <BusFault_Handler+0x4>

0800066a <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800066a:	b480      	push	{r7}
 800066c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 800066e:	e7fe      	b.n	800066e <UsageFault_Handler+0x4>

08000670 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000670:	b480      	push	{r7}
 8000672:	af00      	add	r7, sp, #0
}
 8000674:	bf00      	nop
 8000676:	46bd      	mov	sp, r7
 8000678:	bc80      	pop	{r7}
 800067a:	4770      	bx	lr

0800067c <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800067c:	b480      	push	{r7}
 800067e:	af00      	add	r7, sp, #0
}
 8000680:	bf00      	nop
 8000682:	46bd      	mov	sp, r7
 8000684:	bc80      	pop	{r7}
 8000686:	4770      	bx	lr

08000688 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000688:	b480      	push	{r7}
 800068a:	af00      	add	r7, sp, #0
}
 800068c:	bf00      	nop
 800068e:	46bd      	mov	sp, r7
 8000690:	bc80      	pop	{r7}
 8000692:	4770      	bx	lr

08000694 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	af00      	add	r7, sp, #0
    HAL_IncTick();
 8000698:	f000 f84e 	bl	8000738 <HAL_IncTick>
}
 800069c:	bf00      	nop
 800069e:	bd80      	pop	{r7, pc}

080006a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80006a4:	4b0b      	ldr	r3, [pc, #44]	; (80006d4 <HAL_Init+0x34>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	4a0a      	ldr	r2, [pc, #40]	; (80006d4 <HAL_Init+0x34>)
 80006aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80006ae:	6013      	str	r3, [r2, #0]
#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006b0:	4b08      	ldr	r3, [pc, #32]	; (80006d4 <HAL_Init+0x34>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	4a07      	ldr	r2, [pc, #28]	; (80006d4 <HAL_Init+0x34>)
 80006b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80006ba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006bc:	2003      	movs	r0, #3
 80006be:	f000 f907 	bl	80008d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80006c2:	200f      	movs	r0, #15
 80006c4:	f000 f808 	bl	80006d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80006c8:	f000 faf8 	bl	8000cbc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006cc:	2300      	movs	r3, #0
}
 80006ce:	4618      	mov	r0, r3
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	bf00      	nop
 80006d4:	40023c00 	.word	0x40023c00

080006d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b082      	sub	sp, #8
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80006e0:	4b12      	ldr	r3, [pc, #72]	; (800072c <HAL_InitTick+0x54>)
 80006e2:	681a      	ldr	r2, [r3, #0]
 80006e4:	4b12      	ldr	r3, [pc, #72]	; (8000730 <HAL_InitTick+0x58>)
 80006e6:	781b      	ldrb	r3, [r3, #0]
 80006e8:	4619      	mov	r1, r3
 80006ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80006f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80006f6:	4618      	mov	r0, r3
 80006f8:	f000 f911 	bl	800091e <HAL_SYSTICK_Config>
 80006fc:	4603      	mov	r3, r0
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d001      	beq.n	8000706 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000702:	2301      	movs	r3, #1
 8000704:	e00e      	b.n	8000724 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	2b0f      	cmp	r3, #15
 800070a:	d80a      	bhi.n	8000722 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800070c:	2200      	movs	r2, #0
 800070e:	6879      	ldr	r1, [r7, #4]
 8000710:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000714:	f000 f8e7 	bl	80008e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000718:	4a06      	ldr	r2, [pc, #24]	; (8000734 <HAL_InitTick+0x5c>)
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800071e:	2300      	movs	r3, #0
 8000720:	e000      	b.n	8000724 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000722:	2301      	movs	r3, #1
}
 8000724:	4618      	mov	r0, r3
 8000726:	3708      	adds	r7, #8
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}
 800072c:	2000000c 	.word	0x2000000c
 8000730:	20000014 	.word	0x20000014
 8000734:	20000010 	.word	0x20000010

08000738 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000738:	b480      	push	{r7}
 800073a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800073c:	4b05      	ldr	r3, [pc, #20]	; (8000754 <HAL_IncTick+0x1c>)
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	461a      	mov	r2, r3
 8000742:	4b05      	ldr	r3, [pc, #20]	; (8000758 <HAL_IncTick+0x20>)
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	4413      	add	r3, r2
 8000748:	4a03      	ldr	r2, [pc, #12]	; (8000758 <HAL_IncTick+0x20>)
 800074a:	6013      	str	r3, [r2, #0]
}
 800074c:	bf00      	nop
 800074e:	46bd      	mov	sp, r7
 8000750:	bc80      	pop	{r7}
 8000752:	4770      	bx	lr
 8000754:	20000014 	.word	0x20000014
 8000758:	20000034 	.word	0x20000034

0800075c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800075c:	b480      	push	{r7}
 800075e:	af00      	add	r7, sp, #0
  return uwTick;
 8000760:	4b02      	ldr	r3, [pc, #8]	; (800076c <HAL_GetTick+0x10>)
 8000762:	681b      	ldr	r3, [r3, #0]
}
 8000764:	4618      	mov	r0, r3
 8000766:	46bd      	mov	sp, r7
 8000768:	bc80      	pop	{r7}
 800076a:	4770      	bx	lr
 800076c:	20000034 	.word	0x20000034

08000770 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000770:	b480      	push	{r7}
 8000772:	b085      	sub	sp, #20
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	f003 0307 	and.w	r3, r3, #7
 800077e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000780:	4b0c      	ldr	r3, [pc, #48]	; (80007b4 <__NVIC_SetPriorityGrouping+0x44>)
 8000782:	68db      	ldr	r3, [r3, #12]
 8000784:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000786:	68ba      	ldr	r2, [r7, #8]
 8000788:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800078c:	4013      	ands	r3, r2
 800078e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000790:	68fb      	ldr	r3, [r7, #12]
 8000792:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000794:	68bb      	ldr	r3, [r7, #8]
 8000796:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000798:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800079c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007a2:	4a04      	ldr	r2, [pc, #16]	; (80007b4 <__NVIC_SetPriorityGrouping+0x44>)
 80007a4:	68bb      	ldr	r3, [r7, #8]
 80007a6:	60d3      	str	r3, [r2, #12]
}
 80007a8:	bf00      	nop
 80007aa:	3714      	adds	r7, #20
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bc80      	pop	{r7}
 80007b0:	4770      	bx	lr
 80007b2:	bf00      	nop
 80007b4:	e000ed00 	.word	0xe000ed00

080007b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007b8:	b480      	push	{r7}
 80007ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007bc:	4b04      	ldr	r3, [pc, #16]	; (80007d0 <__NVIC_GetPriorityGrouping+0x18>)
 80007be:	68db      	ldr	r3, [r3, #12]
 80007c0:	0a1b      	lsrs	r3, r3, #8
 80007c2:	f003 0307 	and.w	r3, r3, #7
}
 80007c6:	4618      	mov	r0, r3
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bc80      	pop	{r7}
 80007cc:	4770      	bx	lr
 80007ce:	bf00      	nop
 80007d0:	e000ed00 	.word	0xe000ed00

080007d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007d4:	b480      	push	{r7}
 80007d6:	b083      	sub	sp, #12
 80007d8:	af00      	add	r7, sp, #0
 80007da:	4603      	mov	r3, r0
 80007dc:	6039      	str	r1, [r7, #0]
 80007de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	db0a      	blt.n	80007fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007e8:	683b      	ldr	r3, [r7, #0]
 80007ea:	b2da      	uxtb	r2, r3
 80007ec:	490c      	ldr	r1, [pc, #48]	; (8000820 <__NVIC_SetPriority+0x4c>)
 80007ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007f2:	0112      	lsls	r2, r2, #4
 80007f4:	b2d2      	uxtb	r2, r2
 80007f6:	440b      	add	r3, r1
 80007f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007fc:	e00a      	b.n	8000814 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007fe:	683b      	ldr	r3, [r7, #0]
 8000800:	b2da      	uxtb	r2, r3
 8000802:	4908      	ldr	r1, [pc, #32]	; (8000824 <__NVIC_SetPriority+0x50>)
 8000804:	79fb      	ldrb	r3, [r7, #7]
 8000806:	f003 030f 	and.w	r3, r3, #15
 800080a:	3b04      	subs	r3, #4
 800080c:	0112      	lsls	r2, r2, #4
 800080e:	b2d2      	uxtb	r2, r2
 8000810:	440b      	add	r3, r1
 8000812:	761a      	strb	r2, [r3, #24]
}
 8000814:	bf00      	nop
 8000816:	370c      	adds	r7, #12
 8000818:	46bd      	mov	sp, r7
 800081a:	bc80      	pop	{r7}
 800081c:	4770      	bx	lr
 800081e:	bf00      	nop
 8000820:	e000e100 	.word	0xe000e100
 8000824:	e000ed00 	.word	0xe000ed00

08000828 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000828:	b480      	push	{r7}
 800082a:	b089      	sub	sp, #36	; 0x24
 800082c:	af00      	add	r7, sp, #0
 800082e:	60f8      	str	r0, [r7, #12]
 8000830:	60b9      	str	r1, [r7, #8]
 8000832:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	f003 0307 	and.w	r3, r3, #7
 800083a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800083c:	69fb      	ldr	r3, [r7, #28]
 800083e:	f1c3 0307 	rsb	r3, r3, #7
 8000842:	2b04      	cmp	r3, #4
 8000844:	bf28      	it	cs
 8000846:	2304      	movcs	r3, #4
 8000848:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800084a:	69fb      	ldr	r3, [r7, #28]
 800084c:	3304      	adds	r3, #4
 800084e:	2b06      	cmp	r3, #6
 8000850:	d902      	bls.n	8000858 <NVIC_EncodePriority+0x30>
 8000852:	69fb      	ldr	r3, [r7, #28]
 8000854:	3b03      	subs	r3, #3
 8000856:	e000      	b.n	800085a <NVIC_EncodePriority+0x32>
 8000858:	2300      	movs	r3, #0
 800085a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800085c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000860:	69bb      	ldr	r3, [r7, #24]
 8000862:	fa02 f303 	lsl.w	r3, r2, r3
 8000866:	43da      	mvns	r2, r3
 8000868:	68bb      	ldr	r3, [r7, #8]
 800086a:	401a      	ands	r2, r3
 800086c:	697b      	ldr	r3, [r7, #20]
 800086e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000870:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000874:	697b      	ldr	r3, [r7, #20]
 8000876:	fa01 f303 	lsl.w	r3, r1, r3
 800087a:	43d9      	mvns	r1, r3
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000880:	4313      	orrs	r3, r2
         );
}
 8000882:	4618      	mov	r0, r3
 8000884:	3724      	adds	r7, #36	; 0x24
 8000886:	46bd      	mov	sp, r7
 8000888:	bc80      	pop	{r7}
 800088a:	4770      	bx	lr

0800088c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b082      	sub	sp, #8
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	3b01      	subs	r3, #1
 8000898:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800089c:	d301      	bcc.n	80008a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800089e:	2301      	movs	r3, #1
 80008a0:	e00f      	b.n	80008c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008a2:	4a0a      	ldr	r2, [pc, #40]	; (80008cc <SysTick_Config+0x40>)
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	3b01      	subs	r3, #1
 80008a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008aa:	210f      	movs	r1, #15
 80008ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80008b0:	f7ff ff90 	bl	80007d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008b4:	4b05      	ldr	r3, [pc, #20]	; (80008cc <SysTick_Config+0x40>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008ba:	4b04      	ldr	r3, [pc, #16]	; (80008cc <SysTick_Config+0x40>)
 80008bc:	2207      	movs	r2, #7
 80008be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008c0:	2300      	movs	r3, #0
}
 80008c2:	4618      	mov	r0, r3
 80008c4:	3708      	adds	r7, #8
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	bf00      	nop
 80008cc:	e000e010 	.word	0xe000e010

080008d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b082      	sub	sp, #8
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008d8:	6878      	ldr	r0, [r7, #4]
 80008da:	f7ff ff49 	bl	8000770 <__NVIC_SetPriorityGrouping>
}
 80008de:	bf00      	nop
 80008e0:	3708      	adds	r7, #8
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}

080008e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80008e6:	b580      	push	{r7, lr}
 80008e8:	b086      	sub	sp, #24
 80008ea:	af00      	add	r7, sp, #0
 80008ec:	4603      	mov	r3, r0
 80008ee:	60b9      	str	r1, [r7, #8]
 80008f0:	607a      	str	r2, [r7, #4]
 80008f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80008f4:	2300      	movs	r3, #0
 80008f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80008f8:	f7ff ff5e 	bl	80007b8 <__NVIC_GetPriorityGrouping>
 80008fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008fe:	687a      	ldr	r2, [r7, #4]
 8000900:	68b9      	ldr	r1, [r7, #8]
 8000902:	6978      	ldr	r0, [r7, #20]
 8000904:	f7ff ff90 	bl	8000828 <NVIC_EncodePriority>
 8000908:	4602      	mov	r2, r0
 800090a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800090e:	4611      	mov	r1, r2
 8000910:	4618      	mov	r0, r3
 8000912:	f7ff ff5f 	bl	80007d4 <__NVIC_SetPriority>
}
 8000916:	bf00      	nop
 8000918:	3718      	adds	r7, #24
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}

0800091e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800091e:	b580      	push	{r7, lr}
 8000920:	b082      	sub	sp, #8
 8000922:	af00      	add	r7, sp, #0
 8000924:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000926:	6878      	ldr	r0, [r7, #4]
 8000928:	f7ff ffb0 	bl	800088c <SysTick_Config>
 800092c:	4603      	mov	r3, r0
}
 800092e:	4618      	mov	r0, r3
 8000930:	3708      	adds	r7, #8
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}
	...

08000938 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000938:	b480      	push	{r7}
 800093a:	b089      	sub	sp, #36	; 0x24
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
 8000940:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000942:	2300      	movs	r3, #0
 8000944:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000946:	2300      	movs	r3, #0
 8000948:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800094a:	2300      	movs	r3, #0
 800094c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800094e:	2300      	movs	r3, #0
 8000950:	61fb      	str	r3, [r7, #28]
 8000952:	e177      	b.n	8000c44 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000954:	2201      	movs	r2, #1
 8000956:	69fb      	ldr	r3, [r7, #28]
 8000958:	fa02 f303 	lsl.w	r3, r2, r3
 800095c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800095e:	683b      	ldr	r3, [r7, #0]
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	697a      	ldr	r2, [r7, #20]
 8000964:	4013      	ands	r3, r2
 8000966:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000968:	693a      	ldr	r2, [r7, #16]
 800096a:	697b      	ldr	r3, [r7, #20]
 800096c:	429a      	cmp	r2, r3
 800096e:	f040 8166 	bne.w	8000c3e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000972:	683b      	ldr	r3, [r7, #0]
 8000974:	685b      	ldr	r3, [r3, #4]
 8000976:	f003 0303 	and.w	r3, r3, #3
 800097a:	2b01      	cmp	r3, #1
 800097c:	d005      	beq.n	800098a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800097e:	683b      	ldr	r3, [r7, #0]
 8000980:	685b      	ldr	r3, [r3, #4]
 8000982:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000986:	2b02      	cmp	r3, #2
 8000988:	d130      	bne.n	80009ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	689b      	ldr	r3, [r3, #8]
 800098e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000990:	69fb      	ldr	r3, [r7, #28]
 8000992:	005b      	lsls	r3, r3, #1
 8000994:	2203      	movs	r2, #3
 8000996:	fa02 f303 	lsl.w	r3, r2, r3
 800099a:	43db      	mvns	r3, r3
 800099c:	69ba      	ldr	r2, [r7, #24]
 800099e:	4013      	ands	r3, r2
 80009a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80009a2:	683b      	ldr	r3, [r7, #0]
 80009a4:	68da      	ldr	r2, [r3, #12]
 80009a6:	69fb      	ldr	r3, [r7, #28]
 80009a8:	005b      	lsls	r3, r3, #1
 80009aa:	fa02 f303 	lsl.w	r3, r2, r3
 80009ae:	69ba      	ldr	r2, [r7, #24]
 80009b0:	4313      	orrs	r3, r2
 80009b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	69ba      	ldr	r2, [r7, #24]
 80009b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	685b      	ldr	r3, [r3, #4]
 80009be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80009c0:	2201      	movs	r2, #1
 80009c2:	69fb      	ldr	r3, [r7, #28]
 80009c4:	fa02 f303 	lsl.w	r3, r2, r3
 80009c8:	43db      	mvns	r3, r3
 80009ca:	69ba      	ldr	r2, [r7, #24]
 80009cc:	4013      	ands	r3, r2
 80009ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	685b      	ldr	r3, [r3, #4]
 80009d4:	091b      	lsrs	r3, r3, #4
 80009d6:	f003 0201 	and.w	r2, r3, #1
 80009da:	69fb      	ldr	r3, [r7, #28]
 80009dc:	fa02 f303 	lsl.w	r3, r2, r3
 80009e0:	69ba      	ldr	r2, [r7, #24]
 80009e2:	4313      	orrs	r3, r2
 80009e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	69ba      	ldr	r2, [r7, #24]
 80009ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80009ec:	683b      	ldr	r3, [r7, #0]
 80009ee:	685b      	ldr	r3, [r3, #4]
 80009f0:	f003 0303 	and.w	r3, r3, #3
 80009f4:	2b03      	cmp	r3, #3
 80009f6:	d017      	beq.n	8000a28 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	68db      	ldr	r3, [r3, #12]
 80009fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80009fe:	69fb      	ldr	r3, [r7, #28]
 8000a00:	005b      	lsls	r3, r3, #1
 8000a02:	2203      	movs	r2, #3
 8000a04:	fa02 f303 	lsl.w	r3, r2, r3
 8000a08:	43db      	mvns	r3, r3
 8000a0a:	69ba      	ldr	r2, [r7, #24]
 8000a0c:	4013      	ands	r3, r2
 8000a0e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000a10:	683b      	ldr	r3, [r7, #0]
 8000a12:	689a      	ldr	r2, [r3, #8]
 8000a14:	69fb      	ldr	r3, [r7, #28]
 8000a16:	005b      	lsls	r3, r3, #1
 8000a18:	fa02 f303 	lsl.w	r3, r2, r3
 8000a1c:	69ba      	ldr	r2, [r7, #24]
 8000a1e:	4313      	orrs	r3, r2
 8000a20:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	69ba      	ldr	r2, [r7, #24]
 8000a26:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000a28:	683b      	ldr	r3, [r7, #0]
 8000a2a:	685b      	ldr	r3, [r3, #4]
 8000a2c:	f003 0303 	and.w	r3, r3, #3
 8000a30:	2b02      	cmp	r3, #2
 8000a32:	d123      	bne.n	8000a7c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000a34:	69fb      	ldr	r3, [r7, #28]
 8000a36:	08da      	lsrs	r2, r3, #3
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	3208      	adds	r2, #8
 8000a3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a40:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000a42:	69fb      	ldr	r3, [r7, #28]
 8000a44:	f003 0307 	and.w	r3, r3, #7
 8000a48:	009b      	lsls	r3, r3, #2
 8000a4a:	220f      	movs	r2, #15
 8000a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a50:	43db      	mvns	r3, r3
 8000a52:	69ba      	ldr	r2, [r7, #24]
 8000a54:	4013      	ands	r3, r2
 8000a56:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000a58:	683b      	ldr	r3, [r7, #0]
 8000a5a:	691a      	ldr	r2, [r3, #16]
 8000a5c:	69fb      	ldr	r3, [r7, #28]
 8000a5e:	f003 0307 	and.w	r3, r3, #7
 8000a62:	009b      	lsls	r3, r3, #2
 8000a64:	fa02 f303 	lsl.w	r3, r2, r3
 8000a68:	69ba      	ldr	r2, [r7, #24]
 8000a6a:	4313      	orrs	r3, r2
 8000a6c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000a6e:	69fb      	ldr	r3, [r7, #28]
 8000a70:	08da      	lsrs	r2, r3, #3
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	3208      	adds	r2, #8
 8000a76:	69b9      	ldr	r1, [r7, #24]
 8000a78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000a82:	69fb      	ldr	r3, [r7, #28]
 8000a84:	005b      	lsls	r3, r3, #1
 8000a86:	2203      	movs	r2, #3
 8000a88:	fa02 f303 	lsl.w	r3, r2, r3
 8000a8c:	43db      	mvns	r3, r3
 8000a8e:	69ba      	ldr	r2, [r7, #24]
 8000a90:	4013      	ands	r3, r2
 8000a92:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000a94:	683b      	ldr	r3, [r7, #0]
 8000a96:	685b      	ldr	r3, [r3, #4]
 8000a98:	f003 0203 	and.w	r2, r3, #3
 8000a9c:	69fb      	ldr	r3, [r7, #28]
 8000a9e:	005b      	lsls	r3, r3, #1
 8000aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8000aa4:	69ba      	ldr	r2, [r7, #24]
 8000aa6:	4313      	orrs	r3, r2
 8000aa8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	69ba      	ldr	r2, [r7, #24]
 8000aae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000ab0:	683b      	ldr	r3, [r7, #0]
 8000ab2:	685b      	ldr	r3, [r3, #4]
 8000ab4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	f000 80c0 	beq.w	8000c3e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000abe:	2300      	movs	r3, #0
 8000ac0:	60fb      	str	r3, [r7, #12]
 8000ac2:	4b65      	ldr	r3, [pc, #404]	; (8000c58 <HAL_GPIO_Init+0x320>)
 8000ac4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ac6:	4a64      	ldr	r2, [pc, #400]	; (8000c58 <HAL_GPIO_Init+0x320>)
 8000ac8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000acc:	6453      	str	r3, [r2, #68]	; 0x44
 8000ace:	4b62      	ldr	r3, [pc, #392]	; (8000c58 <HAL_GPIO_Init+0x320>)
 8000ad0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ad2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ad6:	60fb      	str	r3, [r7, #12]
 8000ad8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000ada:	4a60      	ldr	r2, [pc, #384]	; (8000c5c <HAL_GPIO_Init+0x324>)
 8000adc:	69fb      	ldr	r3, [r7, #28]
 8000ade:	089b      	lsrs	r3, r3, #2
 8000ae0:	3302      	adds	r3, #2
 8000ae2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ae6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000ae8:	69fb      	ldr	r3, [r7, #28]
 8000aea:	f003 0303 	and.w	r3, r3, #3
 8000aee:	009b      	lsls	r3, r3, #2
 8000af0:	220f      	movs	r2, #15
 8000af2:	fa02 f303 	lsl.w	r3, r2, r3
 8000af6:	43db      	mvns	r3, r3
 8000af8:	69ba      	ldr	r2, [r7, #24]
 8000afa:	4013      	ands	r3, r2
 8000afc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	4a57      	ldr	r2, [pc, #348]	; (8000c60 <HAL_GPIO_Init+0x328>)
 8000b02:	4293      	cmp	r3, r2
 8000b04:	d037      	beq.n	8000b76 <HAL_GPIO_Init+0x23e>
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	4a56      	ldr	r2, [pc, #344]	; (8000c64 <HAL_GPIO_Init+0x32c>)
 8000b0a:	4293      	cmp	r3, r2
 8000b0c:	d031      	beq.n	8000b72 <HAL_GPIO_Init+0x23a>
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	4a55      	ldr	r2, [pc, #340]	; (8000c68 <HAL_GPIO_Init+0x330>)
 8000b12:	4293      	cmp	r3, r2
 8000b14:	d02b      	beq.n	8000b6e <HAL_GPIO_Init+0x236>
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	4a54      	ldr	r2, [pc, #336]	; (8000c6c <HAL_GPIO_Init+0x334>)
 8000b1a:	4293      	cmp	r3, r2
 8000b1c:	d025      	beq.n	8000b6a <HAL_GPIO_Init+0x232>
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	4a53      	ldr	r2, [pc, #332]	; (8000c70 <HAL_GPIO_Init+0x338>)
 8000b22:	4293      	cmp	r3, r2
 8000b24:	d01f      	beq.n	8000b66 <HAL_GPIO_Init+0x22e>
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	4a52      	ldr	r2, [pc, #328]	; (8000c74 <HAL_GPIO_Init+0x33c>)
 8000b2a:	4293      	cmp	r3, r2
 8000b2c:	d019      	beq.n	8000b62 <HAL_GPIO_Init+0x22a>
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	4a51      	ldr	r2, [pc, #324]	; (8000c78 <HAL_GPIO_Init+0x340>)
 8000b32:	4293      	cmp	r3, r2
 8000b34:	d013      	beq.n	8000b5e <HAL_GPIO_Init+0x226>
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	4a50      	ldr	r2, [pc, #320]	; (8000c7c <HAL_GPIO_Init+0x344>)
 8000b3a:	4293      	cmp	r3, r2
 8000b3c:	d00d      	beq.n	8000b5a <HAL_GPIO_Init+0x222>
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	4a4f      	ldr	r2, [pc, #316]	; (8000c80 <HAL_GPIO_Init+0x348>)
 8000b42:	4293      	cmp	r3, r2
 8000b44:	d007      	beq.n	8000b56 <HAL_GPIO_Init+0x21e>
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	4a4e      	ldr	r2, [pc, #312]	; (8000c84 <HAL_GPIO_Init+0x34c>)
 8000b4a:	4293      	cmp	r3, r2
 8000b4c:	d101      	bne.n	8000b52 <HAL_GPIO_Init+0x21a>
 8000b4e:	2309      	movs	r3, #9
 8000b50:	e012      	b.n	8000b78 <HAL_GPIO_Init+0x240>
 8000b52:	230a      	movs	r3, #10
 8000b54:	e010      	b.n	8000b78 <HAL_GPIO_Init+0x240>
 8000b56:	2308      	movs	r3, #8
 8000b58:	e00e      	b.n	8000b78 <HAL_GPIO_Init+0x240>
 8000b5a:	2307      	movs	r3, #7
 8000b5c:	e00c      	b.n	8000b78 <HAL_GPIO_Init+0x240>
 8000b5e:	2306      	movs	r3, #6
 8000b60:	e00a      	b.n	8000b78 <HAL_GPIO_Init+0x240>
 8000b62:	2305      	movs	r3, #5
 8000b64:	e008      	b.n	8000b78 <HAL_GPIO_Init+0x240>
 8000b66:	2304      	movs	r3, #4
 8000b68:	e006      	b.n	8000b78 <HAL_GPIO_Init+0x240>
 8000b6a:	2303      	movs	r3, #3
 8000b6c:	e004      	b.n	8000b78 <HAL_GPIO_Init+0x240>
 8000b6e:	2302      	movs	r3, #2
 8000b70:	e002      	b.n	8000b78 <HAL_GPIO_Init+0x240>
 8000b72:	2301      	movs	r3, #1
 8000b74:	e000      	b.n	8000b78 <HAL_GPIO_Init+0x240>
 8000b76:	2300      	movs	r3, #0
 8000b78:	69fa      	ldr	r2, [r7, #28]
 8000b7a:	f002 0203 	and.w	r2, r2, #3
 8000b7e:	0092      	lsls	r2, r2, #2
 8000b80:	4093      	lsls	r3, r2
 8000b82:	69ba      	ldr	r2, [r7, #24]
 8000b84:	4313      	orrs	r3, r2
 8000b86:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000b88:	4934      	ldr	r1, [pc, #208]	; (8000c5c <HAL_GPIO_Init+0x324>)
 8000b8a:	69fb      	ldr	r3, [r7, #28]
 8000b8c:	089b      	lsrs	r3, r3, #2
 8000b8e:	3302      	adds	r3, #2
 8000b90:	69ba      	ldr	r2, [r7, #24]
 8000b92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000b96:	4b3c      	ldr	r3, [pc, #240]	; (8000c88 <HAL_GPIO_Init+0x350>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000b9c:	693b      	ldr	r3, [r7, #16]
 8000b9e:	43db      	mvns	r3, r3
 8000ba0:	69ba      	ldr	r2, [r7, #24]
 8000ba2:	4013      	ands	r3, r2
 8000ba4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000ba6:	683b      	ldr	r3, [r7, #0]
 8000ba8:	685b      	ldr	r3, [r3, #4]
 8000baa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d003      	beq.n	8000bba <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8000bb2:	69ba      	ldr	r2, [r7, #24]
 8000bb4:	693b      	ldr	r3, [r7, #16]
 8000bb6:	4313      	orrs	r3, r2
 8000bb8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000bba:	4a33      	ldr	r2, [pc, #204]	; (8000c88 <HAL_GPIO_Init+0x350>)
 8000bbc:	69bb      	ldr	r3, [r7, #24]
 8000bbe:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000bc0:	4b31      	ldr	r3, [pc, #196]	; (8000c88 <HAL_GPIO_Init+0x350>)
 8000bc2:	685b      	ldr	r3, [r3, #4]
 8000bc4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000bc6:	693b      	ldr	r3, [r7, #16]
 8000bc8:	43db      	mvns	r3, r3
 8000bca:	69ba      	ldr	r2, [r7, #24]
 8000bcc:	4013      	ands	r3, r2
 8000bce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000bd0:	683b      	ldr	r3, [r7, #0]
 8000bd2:	685b      	ldr	r3, [r3, #4]
 8000bd4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d003      	beq.n	8000be4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8000bdc:	69ba      	ldr	r2, [r7, #24]
 8000bde:	693b      	ldr	r3, [r7, #16]
 8000be0:	4313      	orrs	r3, r2
 8000be2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000be4:	4a28      	ldr	r2, [pc, #160]	; (8000c88 <HAL_GPIO_Init+0x350>)
 8000be6:	69bb      	ldr	r3, [r7, #24]
 8000be8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000bea:	4b27      	ldr	r3, [pc, #156]	; (8000c88 <HAL_GPIO_Init+0x350>)
 8000bec:	689b      	ldr	r3, [r3, #8]
 8000bee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000bf0:	693b      	ldr	r3, [r7, #16]
 8000bf2:	43db      	mvns	r3, r3
 8000bf4:	69ba      	ldr	r2, [r7, #24]
 8000bf6:	4013      	ands	r3, r2
 8000bf8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000bfa:	683b      	ldr	r3, [r7, #0]
 8000bfc:	685b      	ldr	r3, [r3, #4]
 8000bfe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d003      	beq.n	8000c0e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8000c06:	69ba      	ldr	r2, [r7, #24]
 8000c08:	693b      	ldr	r3, [r7, #16]
 8000c0a:	4313      	orrs	r3, r2
 8000c0c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000c0e:	4a1e      	ldr	r2, [pc, #120]	; (8000c88 <HAL_GPIO_Init+0x350>)
 8000c10:	69bb      	ldr	r3, [r7, #24]
 8000c12:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000c14:	4b1c      	ldr	r3, [pc, #112]	; (8000c88 <HAL_GPIO_Init+0x350>)
 8000c16:	68db      	ldr	r3, [r3, #12]
 8000c18:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000c1a:	693b      	ldr	r3, [r7, #16]
 8000c1c:	43db      	mvns	r3, r3
 8000c1e:	69ba      	ldr	r2, [r7, #24]
 8000c20:	4013      	ands	r3, r2
 8000c22:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000c24:	683b      	ldr	r3, [r7, #0]
 8000c26:	685b      	ldr	r3, [r3, #4]
 8000c28:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d003      	beq.n	8000c38 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8000c30:	69ba      	ldr	r2, [r7, #24]
 8000c32:	693b      	ldr	r3, [r7, #16]
 8000c34:	4313      	orrs	r3, r2
 8000c36:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000c38:	4a13      	ldr	r2, [pc, #76]	; (8000c88 <HAL_GPIO_Init+0x350>)
 8000c3a:	69bb      	ldr	r3, [r7, #24]
 8000c3c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000c3e:	69fb      	ldr	r3, [r7, #28]
 8000c40:	3301      	adds	r3, #1
 8000c42:	61fb      	str	r3, [r7, #28]
 8000c44:	69fb      	ldr	r3, [r7, #28]
 8000c46:	2b0f      	cmp	r3, #15
 8000c48:	f67f ae84 	bls.w	8000954 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000c4c:	bf00      	nop
 8000c4e:	bf00      	nop
 8000c50:	3724      	adds	r7, #36	; 0x24
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bc80      	pop	{r7}
 8000c56:	4770      	bx	lr
 8000c58:	40023800 	.word	0x40023800
 8000c5c:	40013800 	.word	0x40013800
 8000c60:	40020000 	.word	0x40020000
 8000c64:	40020400 	.word	0x40020400
 8000c68:	40020800 	.word	0x40020800
 8000c6c:	40020c00 	.word	0x40020c00
 8000c70:	40021000 	.word	0x40021000
 8000c74:	40021400 	.word	0x40021400
 8000c78:	40021800 	.word	0x40021800
 8000c7c:	40021c00 	.word	0x40021c00
 8000c80:	40022000 	.word	0x40022000
 8000c84:	40022400 	.word	0x40022400
 8000c88:	40013c00 	.word	0x40013c00

08000c8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	b083      	sub	sp, #12
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
 8000c94:	460b      	mov	r3, r1
 8000c96:	807b      	strh	r3, [r7, #2]
 8000c98:	4613      	mov	r3, r2
 8000c9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000c9c:	787b      	ldrb	r3, [r7, #1]
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d003      	beq.n	8000caa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000ca2:	887a      	ldrh	r2, [r7, #2]
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000ca8:	e003      	b.n	8000cb2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000caa:	887b      	ldrh	r3, [r7, #2]
 8000cac:	041a      	lsls	r2, r3, #16
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	619a      	str	r2, [r3, #24]
}
 8000cb2:	bf00      	nop
 8000cb4:	370c      	adds	r7, #12
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bc80      	pop	{r7}
 8000cba:	4770      	bx	lr

08000cbc <HAL_MspInit>:
  * @note   This function is called from HAL_Init() function to perform system
  *         level initialization (GPIOs, clock, DMA, interrupt).
  * @retval None
  */
void HAL_MspInit(void)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0

}
 8000cc0:	bf00      	nop
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bc80      	pop	{r7}
 8000cc6:	4770      	bx	lr

08000cc8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b082      	sub	sp, #8
 8000ccc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	603b      	str	r3, [r7, #0]
 8000cd6:	4b20      	ldr	r3, [pc, #128]	; (8000d58 <HAL_PWREx_EnableOverDrive+0x90>)
 8000cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cda:	4a1f      	ldr	r2, [pc, #124]	; (8000d58 <HAL_PWREx_EnableOverDrive+0x90>)
 8000cdc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ce0:	6413      	str	r3, [r2, #64]	; 0x40
 8000ce2:	4b1d      	ldr	r3, [pc, #116]	; (8000d58 <HAL_PWREx_EnableOverDrive+0x90>)
 8000ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ce6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cea:	603b      	str	r3, [r7, #0]
 8000cec:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8000cee:	4b1b      	ldr	r3, [pc, #108]	; (8000d5c <HAL_PWREx_EnableOverDrive+0x94>)
 8000cf0:	2201      	movs	r2, #1
 8000cf2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000cf4:	f7ff fd32 	bl	800075c <HAL_GetTick>
 8000cf8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000cfa:	e009      	b.n	8000d10 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000cfc:	f7ff fd2e 	bl	800075c <HAL_GetTick>
 8000d00:	4602      	mov	r2, r0
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	1ad3      	subs	r3, r2, r3
 8000d06:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000d0a:	d901      	bls.n	8000d10 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8000d0c:	2303      	movs	r3, #3
 8000d0e:	e01f      	b.n	8000d50 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000d10:	4b13      	ldr	r3, [pc, #76]	; (8000d60 <HAL_PWREx_EnableOverDrive+0x98>)
 8000d12:	685b      	ldr	r3, [r3, #4]
 8000d14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d1c:	d1ee      	bne.n	8000cfc <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8000d1e:	4b11      	ldr	r3, [pc, #68]	; (8000d64 <HAL_PWREx_EnableOverDrive+0x9c>)
 8000d20:	2201      	movs	r2, #1
 8000d22:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000d24:	f7ff fd1a 	bl	800075c <HAL_GetTick>
 8000d28:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000d2a:	e009      	b.n	8000d40 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000d2c:	f7ff fd16 	bl	800075c <HAL_GetTick>
 8000d30:	4602      	mov	r2, r0
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	1ad3      	subs	r3, r2, r3
 8000d36:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000d3a:	d901      	bls.n	8000d40 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8000d3c:	2303      	movs	r3, #3
 8000d3e:	e007      	b.n	8000d50 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <HAL_PWREx_EnableOverDrive+0x98>)
 8000d42:	685b      	ldr	r3, [r3, #4]
 8000d44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d48:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8000d4c:	d1ee      	bne.n	8000d2c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8000d4e:	2300      	movs	r3, #0
}
 8000d50:	4618      	mov	r0, r3
 8000d52:	3708      	adds	r7, #8
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	40023800 	.word	0x40023800
 8000d5c:	420e0040 	.word	0x420e0040
 8000d60:	40007000 	.word	0x40007000
 8000d64:	420e0044 	.word	0x420e0044

08000d68 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b086      	sub	sp, #24
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d101      	bne.n	8000d7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000d76:	2301      	movs	r3, #1
 8000d78:	e267      	b.n	800124a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	f003 0301 	and.w	r3, r3, #1
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d075      	beq.n	8000e72 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000d86:	4b88      	ldr	r3, [pc, #544]	; (8000fa8 <HAL_RCC_OscConfig+0x240>)
 8000d88:	689b      	ldr	r3, [r3, #8]
 8000d8a:	f003 030c 	and.w	r3, r3, #12
 8000d8e:	2b04      	cmp	r3, #4
 8000d90:	d00c      	beq.n	8000dac <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000d92:	4b85      	ldr	r3, [pc, #532]	; (8000fa8 <HAL_RCC_OscConfig+0x240>)
 8000d94:	689b      	ldr	r3, [r3, #8]
 8000d96:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000d9a:	2b08      	cmp	r3, #8
 8000d9c:	d112      	bne.n	8000dc4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000d9e:	4b82      	ldr	r3, [pc, #520]	; (8000fa8 <HAL_RCC_OscConfig+0x240>)
 8000da0:	685b      	ldr	r3, [r3, #4]
 8000da2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000da6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000daa:	d10b      	bne.n	8000dc4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000dac:	4b7e      	ldr	r3, [pc, #504]	; (8000fa8 <HAL_RCC_OscConfig+0x240>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d05b      	beq.n	8000e70 <HAL_RCC_OscConfig+0x108>
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d157      	bne.n	8000e70 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	e242      	b.n	800124a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	685b      	ldr	r3, [r3, #4]
 8000dc8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000dcc:	d106      	bne.n	8000ddc <HAL_RCC_OscConfig+0x74>
 8000dce:	4b76      	ldr	r3, [pc, #472]	; (8000fa8 <HAL_RCC_OscConfig+0x240>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	4a75      	ldr	r2, [pc, #468]	; (8000fa8 <HAL_RCC_OscConfig+0x240>)
 8000dd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000dd8:	6013      	str	r3, [r2, #0]
 8000dda:	e01d      	b.n	8000e18 <HAL_RCC_OscConfig+0xb0>
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	685b      	ldr	r3, [r3, #4]
 8000de0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000de4:	d10c      	bne.n	8000e00 <HAL_RCC_OscConfig+0x98>
 8000de6:	4b70      	ldr	r3, [pc, #448]	; (8000fa8 <HAL_RCC_OscConfig+0x240>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	4a6f      	ldr	r2, [pc, #444]	; (8000fa8 <HAL_RCC_OscConfig+0x240>)
 8000dec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000df0:	6013      	str	r3, [r2, #0]
 8000df2:	4b6d      	ldr	r3, [pc, #436]	; (8000fa8 <HAL_RCC_OscConfig+0x240>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	4a6c      	ldr	r2, [pc, #432]	; (8000fa8 <HAL_RCC_OscConfig+0x240>)
 8000df8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000dfc:	6013      	str	r3, [r2, #0]
 8000dfe:	e00b      	b.n	8000e18 <HAL_RCC_OscConfig+0xb0>
 8000e00:	4b69      	ldr	r3, [pc, #420]	; (8000fa8 <HAL_RCC_OscConfig+0x240>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a68      	ldr	r2, [pc, #416]	; (8000fa8 <HAL_RCC_OscConfig+0x240>)
 8000e06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e0a:	6013      	str	r3, [r2, #0]
 8000e0c:	4b66      	ldr	r3, [pc, #408]	; (8000fa8 <HAL_RCC_OscConfig+0x240>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	4a65      	ldr	r2, [pc, #404]	; (8000fa8 <HAL_RCC_OscConfig+0x240>)
 8000e12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	685b      	ldr	r3, [r3, #4]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d013      	beq.n	8000e48 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e20:	f7ff fc9c 	bl	800075c <HAL_GetTick>
 8000e24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e26:	e008      	b.n	8000e3a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e28:	f7ff fc98 	bl	800075c <HAL_GetTick>
 8000e2c:	4602      	mov	r2, r0
 8000e2e:	693b      	ldr	r3, [r7, #16]
 8000e30:	1ad3      	subs	r3, r2, r3
 8000e32:	2b64      	cmp	r3, #100	; 0x64
 8000e34:	d901      	bls.n	8000e3a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000e36:	2303      	movs	r3, #3
 8000e38:	e207      	b.n	800124a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e3a:	4b5b      	ldr	r3, [pc, #364]	; (8000fa8 <HAL_RCC_OscConfig+0x240>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d0f0      	beq.n	8000e28 <HAL_RCC_OscConfig+0xc0>
 8000e46:	e014      	b.n	8000e72 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e48:	f7ff fc88 	bl	800075c <HAL_GetTick>
 8000e4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e4e:	e008      	b.n	8000e62 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e50:	f7ff fc84 	bl	800075c <HAL_GetTick>
 8000e54:	4602      	mov	r2, r0
 8000e56:	693b      	ldr	r3, [r7, #16]
 8000e58:	1ad3      	subs	r3, r2, r3
 8000e5a:	2b64      	cmp	r3, #100	; 0x64
 8000e5c:	d901      	bls.n	8000e62 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000e5e:	2303      	movs	r3, #3
 8000e60:	e1f3      	b.n	800124a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e62:	4b51      	ldr	r3, [pc, #324]	; (8000fa8 <HAL_RCC_OscConfig+0x240>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d1f0      	bne.n	8000e50 <HAL_RCC_OscConfig+0xe8>
 8000e6e:	e000      	b.n	8000e72 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	f003 0302 	and.w	r3, r3, #2
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d063      	beq.n	8000f46 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000e7e:	4b4a      	ldr	r3, [pc, #296]	; (8000fa8 <HAL_RCC_OscConfig+0x240>)
 8000e80:	689b      	ldr	r3, [r3, #8]
 8000e82:	f003 030c 	and.w	r3, r3, #12
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d00b      	beq.n	8000ea2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000e8a:	4b47      	ldr	r3, [pc, #284]	; (8000fa8 <HAL_RCC_OscConfig+0x240>)
 8000e8c:	689b      	ldr	r3, [r3, #8]
 8000e8e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000e92:	2b08      	cmp	r3, #8
 8000e94:	d11c      	bne.n	8000ed0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000e96:	4b44      	ldr	r3, [pc, #272]	; (8000fa8 <HAL_RCC_OscConfig+0x240>)
 8000e98:	685b      	ldr	r3, [r3, #4]
 8000e9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d116      	bne.n	8000ed0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ea2:	4b41      	ldr	r3, [pc, #260]	; (8000fa8 <HAL_RCC_OscConfig+0x240>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	f003 0302 	and.w	r3, r3, #2
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d005      	beq.n	8000eba <HAL_RCC_OscConfig+0x152>
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	68db      	ldr	r3, [r3, #12]
 8000eb2:	2b01      	cmp	r3, #1
 8000eb4:	d001      	beq.n	8000eba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	e1c7      	b.n	800124a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000eba:	4b3b      	ldr	r3, [pc, #236]	; (8000fa8 <HAL_RCC_OscConfig+0x240>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	691b      	ldr	r3, [r3, #16]
 8000ec6:	00db      	lsls	r3, r3, #3
 8000ec8:	4937      	ldr	r1, [pc, #220]	; (8000fa8 <HAL_RCC_OscConfig+0x240>)
 8000eca:	4313      	orrs	r3, r2
 8000ecc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ece:	e03a      	b.n	8000f46 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	68db      	ldr	r3, [r3, #12]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d020      	beq.n	8000f1a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ed8:	4b34      	ldr	r3, [pc, #208]	; (8000fac <HAL_RCC_OscConfig+0x244>)
 8000eda:	2201      	movs	r2, #1
 8000edc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ede:	f7ff fc3d 	bl	800075c <HAL_GetTick>
 8000ee2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ee4:	e008      	b.n	8000ef8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ee6:	f7ff fc39 	bl	800075c <HAL_GetTick>
 8000eea:	4602      	mov	r2, r0
 8000eec:	693b      	ldr	r3, [r7, #16]
 8000eee:	1ad3      	subs	r3, r2, r3
 8000ef0:	2b02      	cmp	r3, #2
 8000ef2:	d901      	bls.n	8000ef8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8000ef4:	2303      	movs	r3, #3
 8000ef6:	e1a8      	b.n	800124a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ef8:	4b2b      	ldr	r3, [pc, #172]	; (8000fa8 <HAL_RCC_OscConfig+0x240>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	f003 0302 	and.w	r3, r3, #2
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d0f0      	beq.n	8000ee6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f04:	4b28      	ldr	r3, [pc, #160]	; (8000fa8 <HAL_RCC_OscConfig+0x240>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	691b      	ldr	r3, [r3, #16]
 8000f10:	00db      	lsls	r3, r3, #3
 8000f12:	4925      	ldr	r1, [pc, #148]	; (8000fa8 <HAL_RCC_OscConfig+0x240>)
 8000f14:	4313      	orrs	r3, r2
 8000f16:	600b      	str	r3, [r1, #0]
 8000f18:	e015      	b.n	8000f46 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f1a:	4b24      	ldr	r3, [pc, #144]	; (8000fac <HAL_RCC_OscConfig+0x244>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f20:	f7ff fc1c 	bl	800075c <HAL_GetTick>
 8000f24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f26:	e008      	b.n	8000f3a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f28:	f7ff fc18 	bl	800075c <HAL_GetTick>
 8000f2c:	4602      	mov	r2, r0
 8000f2e:	693b      	ldr	r3, [r7, #16]
 8000f30:	1ad3      	subs	r3, r2, r3
 8000f32:	2b02      	cmp	r3, #2
 8000f34:	d901      	bls.n	8000f3a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8000f36:	2303      	movs	r3, #3
 8000f38:	e187      	b.n	800124a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f3a:	4b1b      	ldr	r3, [pc, #108]	; (8000fa8 <HAL_RCC_OscConfig+0x240>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	f003 0302 	and.w	r3, r3, #2
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d1f0      	bne.n	8000f28 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	f003 0308 	and.w	r3, r3, #8
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d036      	beq.n	8000fc0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	695b      	ldr	r3, [r3, #20]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d016      	beq.n	8000f88 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f5a:	4b15      	ldr	r3, [pc, #84]	; (8000fb0 <HAL_RCC_OscConfig+0x248>)
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f60:	f7ff fbfc 	bl	800075c <HAL_GetTick>
 8000f64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f66:	e008      	b.n	8000f7a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f68:	f7ff fbf8 	bl	800075c <HAL_GetTick>
 8000f6c:	4602      	mov	r2, r0
 8000f6e:	693b      	ldr	r3, [r7, #16]
 8000f70:	1ad3      	subs	r3, r2, r3
 8000f72:	2b02      	cmp	r3, #2
 8000f74:	d901      	bls.n	8000f7a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8000f76:	2303      	movs	r3, #3
 8000f78:	e167      	b.n	800124a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f7a:	4b0b      	ldr	r3, [pc, #44]	; (8000fa8 <HAL_RCC_OscConfig+0x240>)
 8000f7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000f7e:	f003 0302 	and.w	r3, r3, #2
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d0f0      	beq.n	8000f68 <HAL_RCC_OscConfig+0x200>
 8000f86:	e01b      	b.n	8000fc0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f88:	4b09      	ldr	r3, [pc, #36]	; (8000fb0 <HAL_RCC_OscConfig+0x248>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f8e:	f7ff fbe5 	bl	800075c <HAL_GetTick>
 8000f92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f94:	e00e      	b.n	8000fb4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f96:	f7ff fbe1 	bl	800075c <HAL_GetTick>
 8000f9a:	4602      	mov	r2, r0
 8000f9c:	693b      	ldr	r3, [r7, #16]
 8000f9e:	1ad3      	subs	r3, r2, r3
 8000fa0:	2b02      	cmp	r3, #2
 8000fa2:	d907      	bls.n	8000fb4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8000fa4:	2303      	movs	r3, #3
 8000fa6:	e150      	b.n	800124a <HAL_RCC_OscConfig+0x4e2>
 8000fa8:	40023800 	.word	0x40023800
 8000fac:	42470000 	.word	0x42470000
 8000fb0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000fb4:	4b88      	ldr	r3, [pc, #544]	; (80011d8 <HAL_RCC_OscConfig+0x470>)
 8000fb6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000fb8:	f003 0302 	and.w	r3, r3, #2
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d1ea      	bne.n	8000f96 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	f003 0304 	and.w	r3, r3, #4
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	f000 8097 	beq.w	80010fc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000fd2:	4b81      	ldr	r3, [pc, #516]	; (80011d8 <HAL_RCC_OscConfig+0x470>)
 8000fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d10f      	bne.n	8000ffe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000fde:	2300      	movs	r3, #0
 8000fe0:	60bb      	str	r3, [r7, #8]
 8000fe2:	4b7d      	ldr	r3, [pc, #500]	; (80011d8 <HAL_RCC_OscConfig+0x470>)
 8000fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fe6:	4a7c      	ldr	r2, [pc, #496]	; (80011d8 <HAL_RCC_OscConfig+0x470>)
 8000fe8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fec:	6413      	str	r3, [r2, #64]	; 0x40
 8000fee:	4b7a      	ldr	r3, [pc, #488]	; (80011d8 <HAL_RCC_OscConfig+0x470>)
 8000ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ff2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ff6:	60bb      	str	r3, [r7, #8]
 8000ff8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ffe:	4b77      	ldr	r3, [pc, #476]	; (80011dc <HAL_RCC_OscConfig+0x474>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001006:	2b00      	cmp	r3, #0
 8001008:	d118      	bne.n	800103c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800100a:	4b74      	ldr	r3, [pc, #464]	; (80011dc <HAL_RCC_OscConfig+0x474>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	4a73      	ldr	r2, [pc, #460]	; (80011dc <HAL_RCC_OscConfig+0x474>)
 8001010:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001014:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001016:	f7ff fba1 	bl	800075c <HAL_GetTick>
 800101a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800101c:	e008      	b.n	8001030 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800101e:	f7ff fb9d 	bl	800075c <HAL_GetTick>
 8001022:	4602      	mov	r2, r0
 8001024:	693b      	ldr	r3, [r7, #16]
 8001026:	1ad3      	subs	r3, r2, r3
 8001028:	2b02      	cmp	r3, #2
 800102a:	d901      	bls.n	8001030 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800102c:	2303      	movs	r3, #3
 800102e:	e10c      	b.n	800124a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001030:	4b6a      	ldr	r3, [pc, #424]	; (80011dc <HAL_RCC_OscConfig+0x474>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001038:	2b00      	cmp	r3, #0
 800103a:	d0f0      	beq.n	800101e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	689b      	ldr	r3, [r3, #8]
 8001040:	2b01      	cmp	r3, #1
 8001042:	d106      	bne.n	8001052 <HAL_RCC_OscConfig+0x2ea>
 8001044:	4b64      	ldr	r3, [pc, #400]	; (80011d8 <HAL_RCC_OscConfig+0x470>)
 8001046:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001048:	4a63      	ldr	r2, [pc, #396]	; (80011d8 <HAL_RCC_OscConfig+0x470>)
 800104a:	f043 0301 	orr.w	r3, r3, #1
 800104e:	6713      	str	r3, [r2, #112]	; 0x70
 8001050:	e01c      	b.n	800108c <HAL_RCC_OscConfig+0x324>
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	689b      	ldr	r3, [r3, #8]
 8001056:	2b05      	cmp	r3, #5
 8001058:	d10c      	bne.n	8001074 <HAL_RCC_OscConfig+0x30c>
 800105a:	4b5f      	ldr	r3, [pc, #380]	; (80011d8 <HAL_RCC_OscConfig+0x470>)
 800105c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800105e:	4a5e      	ldr	r2, [pc, #376]	; (80011d8 <HAL_RCC_OscConfig+0x470>)
 8001060:	f043 0304 	orr.w	r3, r3, #4
 8001064:	6713      	str	r3, [r2, #112]	; 0x70
 8001066:	4b5c      	ldr	r3, [pc, #368]	; (80011d8 <HAL_RCC_OscConfig+0x470>)
 8001068:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800106a:	4a5b      	ldr	r2, [pc, #364]	; (80011d8 <HAL_RCC_OscConfig+0x470>)
 800106c:	f043 0301 	orr.w	r3, r3, #1
 8001070:	6713      	str	r3, [r2, #112]	; 0x70
 8001072:	e00b      	b.n	800108c <HAL_RCC_OscConfig+0x324>
 8001074:	4b58      	ldr	r3, [pc, #352]	; (80011d8 <HAL_RCC_OscConfig+0x470>)
 8001076:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001078:	4a57      	ldr	r2, [pc, #348]	; (80011d8 <HAL_RCC_OscConfig+0x470>)
 800107a:	f023 0301 	bic.w	r3, r3, #1
 800107e:	6713      	str	r3, [r2, #112]	; 0x70
 8001080:	4b55      	ldr	r3, [pc, #340]	; (80011d8 <HAL_RCC_OscConfig+0x470>)
 8001082:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001084:	4a54      	ldr	r2, [pc, #336]	; (80011d8 <HAL_RCC_OscConfig+0x470>)
 8001086:	f023 0304 	bic.w	r3, r3, #4
 800108a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	689b      	ldr	r3, [r3, #8]
 8001090:	2b00      	cmp	r3, #0
 8001092:	d015      	beq.n	80010c0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001094:	f7ff fb62 	bl	800075c <HAL_GetTick>
 8001098:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800109a:	e00a      	b.n	80010b2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800109c:	f7ff fb5e 	bl	800075c <HAL_GetTick>
 80010a0:	4602      	mov	r2, r0
 80010a2:	693b      	ldr	r3, [r7, #16]
 80010a4:	1ad3      	subs	r3, r2, r3
 80010a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80010aa:	4293      	cmp	r3, r2
 80010ac:	d901      	bls.n	80010b2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80010ae:	2303      	movs	r3, #3
 80010b0:	e0cb      	b.n	800124a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010b2:	4b49      	ldr	r3, [pc, #292]	; (80011d8 <HAL_RCC_OscConfig+0x470>)
 80010b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010b6:	f003 0302 	and.w	r3, r3, #2
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d0ee      	beq.n	800109c <HAL_RCC_OscConfig+0x334>
 80010be:	e014      	b.n	80010ea <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010c0:	f7ff fb4c 	bl	800075c <HAL_GetTick>
 80010c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010c6:	e00a      	b.n	80010de <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80010c8:	f7ff fb48 	bl	800075c <HAL_GetTick>
 80010cc:	4602      	mov	r2, r0
 80010ce:	693b      	ldr	r3, [r7, #16]
 80010d0:	1ad3      	subs	r3, r2, r3
 80010d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d901      	bls.n	80010de <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80010da:	2303      	movs	r3, #3
 80010dc:	e0b5      	b.n	800124a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010de:	4b3e      	ldr	r3, [pc, #248]	; (80011d8 <HAL_RCC_OscConfig+0x470>)
 80010e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010e2:	f003 0302 	and.w	r3, r3, #2
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d1ee      	bne.n	80010c8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80010ea:	7dfb      	ldrb	r3, [r7, #23]
 80010ec:	2b01      	cmp	r3, #1
 80010ee:	d105      	bne.n	80010fc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80010f0:	4b39      	ldr	r3, [pc, #228]	; (80011d8 <HAL_RCC_OscConfig+0x470>)
 80010f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010f4:	4a38      	ldr	r2, [pc, #224]	; (80011d8 <HAL_RCC_OscConfig+0x470>)
 80010f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80010fa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	699b      	ldr	r3, [r3, #24]
 8001100:	2b00      	cmp	r3, #0
 8001102:	f000 80a1 	beq.w	8001248 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001106:	4b34      	ldr	r3, [pc, #208]	; (80011d8 <HAL_RCC_OscConfig+0x470>)
 8001108:	689b      	ldr	r3, [r3, #8]
 800110a:	f003 030c 	and.w	r3, r3, #12
 800110e:	2b08      	cmp	r3, #8
 8001110:	d05c      	beq.n	80011cc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	699b      	ldr	r3, [r3, #24]
 8001116:	2b02      	cmp	r3, #2
 8001118:	d141      	bne.n	800119e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800111a:	4b31      	ldr	r3, [pc, #196]	; (80011e0 <HAL_RCC_OscConfig+0x478>)
 800111c:	2200      	movs	r2, #0
 800111e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001120:	f7ff fb1c 	bl	800075c <HAL_GetTick>
 8001124:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001126:	e008      	b.n	800113a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001128:	f7ff fb18 	bl	800075c <HAL_GetTick>
 800112c:	4602      	mov	r2, r0
 800112e:	693b      	ldr	r3, [r7, #16]
 8001130:	1ad3      	subs	r3, r2, r3
 8001132:	2b02      	cmp	r3, #2
 8001134:	d901      	bls.n	800113a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001136:	2303      	movs	r3, #3
 8001138:	e087      	b.n	800124a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800113a:	4b27      	ldr	r3, [pc, #156]	; (80011d8 <HAL_RCC_OscConfig+0x470>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001142:	2b00      	cmp	r3, #0
 8001144:	d1f0      	bne.n	8001128 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	69da      	ldr	r2, [r3, #28]
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	6a1b      	ldr	r3, [r3, #32]
 800114e:	431a      	orrs	r2, r3
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001154:	019b      	lsls	r3, r3, #6
 8001156:	431a      	orrs	r2, r3
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800115c:	085b      	lsrs	r3, r3, #1
 800115e:	3b01      	subs	r3, #1
 8001160:	041b      	lsls	r3, r3, #16
 8001162:	431a      	orrs	r2, r3
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001168:	061b      	lsls	r3, r3, #24
 800116a:	491b      	ldr	r1, [pc, #108]	; (80011d8 <HAL_RCC_OscConfig+0x470>)
 800116c:	4313      	orrs	r3, r2
 800116e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001170:	4b1b      	ldr	r3, [pc, #108]	; (80011e0 <HAL_RCC_OscConfig+0x478>)
 8001172:	2201      	movs	r2, #1
 8001174:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001176:	f7ff faf1 	bl	800075c <HAL_GetTick>
 800117a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800117c:	e008      	b.n	8001190 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800117e:	f7ff faed 	bl	800075c <HAL_GetTick>
 8001182:	4602      	mov	r2, r0
 8001184:	693b      	ldr	r3, [r7, #16]
 8001186:	1ad3      	subs	r3, r2, r3
 8001188:	2b02      	cmp	r3, #2
 800118a:	d901      	bls.n	8001190 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800118c:	2303      	movs	r3, #3
 800118e:	e05c      	b.n	800124a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001190:	4b11      	ldr	r3, [pc, #68]	; (80011d8 <HAL_RCC_OscConfig+0x470>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001198:	2b00      	cmp	r3, #0
 800119a:	d0f0      	beq.n	800117e <HAL_RCC_OscConfig+0x416>
 800119c:	e054      	b.n	8001248 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800119e:	4b10      	ldr	r3, [pc, #64]	; (80011e0 <HAL_RCC_OscConfig+0x478>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011a4:	f7ff fada 	bl	800075c <HAL_GetTick>
 80011a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80011aa:	e008      	b.n	80011be <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011ac:	f7ff fad6 	bl	800075c <HAL_GetTick>
 80011b0:	4602      	mov	r2, r0
 80011b2:	693b      	ldr	r3, [r7, #16]
 80011b4:	1ad3      	subs	r3, r2, r3
 80011b6:	2b02      	cmp	r3, #2
 80011b8:	d901      	bls.n	80011be <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80011ba:	2303      	movs	r3, #3
 80011bc:	e045      	b.n	800124a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80011be:	4b06      	ldr	r3, [pc, #24]	; (80011d8 <HAL_RCC_OscConfig+0x470>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d1f0      	bne.n	80011ac <HAL_RCC_OscConfig+0x444>
 80011ca:	e03d      	b.n	8001248 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	699b      	ldr	r3, [r3, #24]
 80011d0:	2b01      	cmp	r3, #1
 80011d2:	d107      	bne.n	80011e4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80011d4:	2301      	movs	r3, #1
 80011d6:	e038      	b.n	800124a <HAL_RCC_OscConfig+0x4e2>
 80011d8:	40023800 	.word	0x40023800
 80011dc:	40007000 	.word	0x40007000
 80011e0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80011e4:	4b1b      	ldr	r3, [pc, #108]	; (8001254 <HAL_RCC_OscConfig+0x4ec>)
 80011e6:	685b      	ldr	r3, [r3, #4]
 80011e8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	699b      	ldr	r3, [r3, #24]
 80011ee:	2b01      	cmp	r3, #1
 80011f0:	d028      	beq.n	8001244 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80011fc:	429a      	cmp	r2, r3
 80011fe:	d121      	bne.n	8001244 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800120a:	429a      	cmp	r2, r3
 800120c:	d11a      	bne.n	8001244 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800120e:	68fa      	ldr	r2, [r7, #12]
 8001210:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001214:	4013      	ands	r3, r2
 8001216:	687a      	ldr	r2, [r7, #4]
 8001218:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800121a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800121c:	4293      	cmp	r3, r2
 800121e:	d111      	bne.n	8001244 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800122a:	085b      	lsrs	r3, r3, #1
 800122c:	3b01      	subs	r3, #1
 800122e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001230:	429a      	cmp	r2, r3
 8001232:	d107      	bne.n	8001244 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800123e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001240:	429a      	cmp	r2, r3
 8001242:	d001      	beq.n	8001248 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001244:	2301      	movs	r3, #1
 8001246:	e000      	b.n	800124a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001248:	2300      	movs	r3, #0
}
 800124a:	4618      	mov	r0, r3
 800124c:	3718      	adds	r7, #24
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	40023800 	.word	0x40023800

08001258 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b084      	sub	sp, #16
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
 8001260:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	2b00      	cmp	r3, #0
 8001266:	d101      	bne.n	800126c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001268:	2301      	movs	r3, #1
 800126a:	e0cc      	b.n	8001406 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800126c:	4b68      	ldr	r3, [pc, #416]	; (8001410 <HAL_RCC_ClockConfig+0x1b8>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	f003 030f 	and.w	r3, r3, #15
 8001274:	683a      	ldr	r2, [r7, #0]
 8001276:	429a      	cmp	r2, r3
 8001278:	d90c      	bls.n	8001294 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800127a:	4b65      	ldr	r3, [pc, #404]	; (8001410 <HAL_RCC_ClockConfig+0x1b8>)
 800127c:	683a      	ldr	r2, [r7, #0]
 800127e:	b2d2      	uxtb	r2, r2
 8001280:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001282:	4b63      	ldr	r3, [pc, #396]	; (8001410 <HAL_RCC_ClockConfig+0x1b8>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	f003 030f 	and.w	r3, r3, #15
 800128a:	683a      	ldr	r2, [r7, #0]
 800128c:	429a      	cmp	r2, r3
 800128e:	d001      	beq.n	8001294 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001290:	2301      	movs	r3, #1
 8001292:	e0b8      	b.n	8001406 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	f003 0302 	and.w	r3, r3, #2
 800129c:	2b00      	cmp	r3, #0
 800129e:	d020      	beq.n	80012e2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f003 0304 	and.w	r3, r3, #4
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d005      	beq.n	80012b8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80012ac:	4b59      	ldr	r3, [pc, #356]	; (8001414 <HAL_RCC_ClockConfig+0x1bc>)
 80012ae:	689b      	ldr	r3, [r3, #8]
 80012b0:	4a58      	ldr	r2, [pc, #352]	; (8001414 <HAL_RCC_ClockConfig+0x1bc>)
 80012b2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80012b6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	f003 0308 	and.w	r3, r3, #8
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d005      	beq.n	80012d0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80012c4:	4b53      	ldr	r3, [pc, #332]	; (8001414 <HAL_RCC_ClockConfig+0x1bc>)
 80012c6:	689b      	ldr	r3, [r3, #8]
 80012c8:	4a52      	ldr	r2, [pc, #328]	; (8001414 <HAL_RCC_ClockConfig+0x1bc>)
 80012ca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80012ce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80012d0:	4b50      	ldr	r3, [pc, #320]	; (8001414 <HAL_RCC_ClockConfig+0x1bc>)
 80012d2:	689b      	ldr	r3, [r3, #8]
 80012d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	689b      	ldr	r3, [r3, #8]
 80012dc:	494d      	ldr	r1, [pc, #308]	; (8001414 <HAL_RCC_ClockConfig+0x1bc>)
 80012de:	4313      	orrs	r3, r2
 80012e0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f003 0301 	and.w	r3, r3, #1
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d044      	beq.n	8001378 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	2b01      	cmp	r3, #1
 80012f4:	d107      	bne.n	8001306 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012f6:	4b47      	ldr	r3, [pc, #284]	; (8001414 <HAL_RCC_ClockConfig+0x1bc>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d119      	bne.n	8001336 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001302:	2301      	movs	r3, #1
 8001304:	e07f      	b.n	8001406 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	685b      	ldr	r3, [r3, #4]
 800130a:	2b02      	cmp	r3, #2
 800130c:	d003      	beq.n	8001316 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001312:	2b03      	cmp	r3, #3
 8001314:	d107      	bne.n	8001326 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001316:	4b3f      	ldr	r3, [pc, #252]	; (8001414 <HAL_RCC_ClockConfig+0x1bc>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800131e:	2b00      	cmp	r3, #0
 8001320:	d109      	bne.n	8001336 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001322:	2301      	movs	r3, #1
 8001324:	e06f      	b.n	8001406 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001326:	4b3b      	ldr	r3, [pc, #236]	; (8001414 <HAL_RCC_ClockConfig+0x1bc>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f003 0302 	and.w	r3, r3, #2
 800132e:	2b00      	cmp	r3, #0
 8001330:	d101      	bne.n	8001336 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001332:	2301      	movs	r3, #1
 8001334:	e067      	b.n	8001406 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001336:	4b37      	ldr	r3, [pc, #220]	; (8001414 <HAL_RCC_ClockConfig+0x1bc>)
 8001338:	689b      	ldr	r3, [r3, #8]
 800133a:	f023 0203 	bic.w	r2, r3, #3
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	4934      	ldr	r1, [pc, #208]	; (8001414 <HAL_RCC_ClockConfig+0x1bc>)
 8001344:	4313      	orrs	r3, r2
 8001346:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001348:	f7ff fa08 	bl	800075c <HAL_GetTick>
 800134c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800134e:	e00a      	b.n	8001366 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001350:	f7ff fa04 	bl	800075c <HAL_GetTick>
 8001354:	4602      	mov	r2, r0
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	1ad3      	subs	r3, r2, r3
 800135a:	f241 3288 	movw	r2, #5000	; 0x1388
 800135e:	4293      	cmp	r3, r2
 8001360:	d901      	bls.n	8001366 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001362:	2303      	movs	r3, #3
 8001364:	e04f      	b.n	8001406 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001366:	4b2b      	ldr	r3, [pc, #172]	; (8001414 <HAL_RCC_ClockConfig+0x1bc>)
 8001368:	689b      	ldr	r3, [r3, #8]
 800136a:	f003 020c 	and.w	r2, r3, #12
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	009b      	lsls	r3, r3, #2
 8001374:	429a      	cmp	r2, r3
 8001376:	d1eb      	bne.n	8001350 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001378:	4b25      	ldr	r3, [pc, #148]	; (8001410 <HAL_RCC_ClockConfig+0x1b8>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	f003 030f 	and.w	r3, r3, #15
 8001380:	683a      	ldr	r2, [r7, #0]
 8001382:	429a      	cmp	r2, r3
 8001384:	d20c      	bcs.n	80013a0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001386:	4b22      	ldr	r3, [pc, #136]	; (8001410 <HAL_RCC_ClockConfig+0x1b8>)
 8001388:	683a      	ldr	r2, [r7, #0]
 800138a:	b2d2      	uxtb	r2, r2
 800138c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800138e:	4b20      	ldr	r3, [pc, #128]	; (8001410 <HAL_RCC_ClockConfig+0x1b8>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f003 030f 	and.w	r3, r3, #15
 8001396:	683a      	ldr	r2, [r7, #0]
 8001398:	429a      	cmp	r2, r3
 800139a:	d001      	beq.n	80013a0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800139c:	2301      	movs	r3, #1
 800139e:	e032      	b.n	8001406 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f003 0304 	and.w	r3, r3, #4
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d008      	beq.n	80013be <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80013ac:	4b19      	ldr	r3, [pc, #100]	; (8001414 <HAL_RCC_ClockConfig+0x1bc>)
 80013ae:	689b      	ldr	r3, [r3, #8]
 80013b0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	68db      	ldr	r3, [r3, #12]
 80013b8:	4916      	ldr	r1, [pc, #88]	; (8001414 <HAL_RCC_ClockConfig+0x1bc>)
 80013ba:	4313      	orrs	r3, r2
 80013bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f003 0308 	and.w	r3, r3, #8
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d009      	beq.n	80013de <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80013ca:	4b12      	ldr	r3, [pc, #72]	; (8001414 <HAL_RCC_ClockConfig+0x1bc>)
 80013cc:	689b      	ldr	r3, [r3, #8]
 80013ce:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	691b      	ldr	r3, [r3, #16]
 80013d6:	00db      	lsls	r3, r3, #3
 80013d8:	490e      	ldr	r1, [pc, #56]	; (8001414 <HAL_RCC_ClockConfig+0x1bc>)
 80013da:	4313      	orrs	r3, r2
 80013dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80013de:	f000 f821 	bl	8001424 <HAL_RCC_GetSysClockFreq>
 80013e2:	4602      	mov	r2, r0
 80013e4:	4b0b      	ldr	r3, [pc, #44]	; (8001414 <HAL_RCC_ClockConfig+0x1bc>)
 80013e6:	689b      	ldr	r3, [r3, #8]
 80013e8:	091b      	lsrs	r3, r3, #4
 80013ea:	f003 030f 	and.w	r3, r3, #15
 80013ee:	490a      	ldr	r1, [pc, #40]	; (8001418 <HAL_RCC_ClockConfig+0x1c0>)
 80013f0:	5ccb      	ldrb	r3, [r1, r3]
 80013f2:	fa22 f303 	lsr.w	r3, r2, r3
 80013f6:	4a09      	ldr	r2, [pc, #36]	; (800141c <HAL_RCC_ClockConfig+0x1c4>)
 80013f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80013fa:	4b09      	ldr	r3, [pc, #36]	; (8001420 <HAL_RCC_ClockConfig+0x1c8>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	4618      	mov	r0, r3
 8001400:	f7ff f96a 	bl	80006d8 <HAL_InitTick>

  return HAL_OK;
 8001404:	2300      	movs	r3, #0
}
 8001406:	4618      	mov	r0, r3
 8001408:	3710      	adds	r7, #16
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	40023c00 	.word	0x40023c00
 8001414:	40023800 	.word	0x40023800
 8001418:	080018a0 	.word	0x080018a0
 800141c:	2000000c 	.word	0x2000000c
 8001420:	20000010 	.word	0x20000010

08001424 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001424:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001428:	b094      	sub	sp, #80	; 0x50
 800142a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800142c:	2300      	movs	r3, #0
 800142e:	647b      	str	r3, [r7, #68]	; 0x44
 8001430:	2300      	movs	r3, #0
 8001432:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001434:	2300      	movs	r3, #0
 8001436:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001438:	2300      	movs	r3, #0
 800143a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800143c:	4b7c      	ldr	r3, [pc, #496]	; (8001630 <HAL_RCC_GetSysClockFreq+0x20c>)
 800143e:	689b      	ldr	r3, [r3, #8]
 8001440:	f003 030c 	and.w	r3, r3, #12
 8001444:	2b08      	cmp	r3, #8
 8001446:	d00d      	beq.n	8001464 <HAL_RCC_GetSysClockFreq+0x40>
 8001448:	2b08      	cmp	r3, #8
 800144a:	f200 80e7 	bhi.w	800161c <HAL_RCC_GetSysClockFreq+0x1f8>
 800144e:	2b00      	cmp	r3, #0
 8001450:	d002      	beq.n	8001458 <HAL_RCC_GetSysClockFreq+0x34>
 8001452:	2b04      	cmp	r3, #4
 8001454:	d003      	beq.n	800145e <HAL_RCC_GetSysClockFreq+0x3a>
 8001456:	e0e1      	b.n	800161c <HAL_RCC_GetSysClockFreq+0x1f8>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001458:	4b76      	ldr	r3, [pc, #472]	; (8001634 <HAL_RCC_GetSysClockFreq+0x210>)
 800145a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800145c:	e0e1      	b.n	8001622 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800145e:	4b76      	ldr	r3, [pc, #472]	; (8001638 <HAL_RCC_GetSysClockFreq+0x214>)
 8001460:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001462:	e0de      	b.n	8001622 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001464:	4b72      	ldr	r3, [pc, #456]	; (8001630 <HAL_RCC_GetSysClockFreq+0x20c>)
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800146c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800146e:	4b70      	ldr	r3, [pc, #448]	; (8001630 <HAL_RCC_GetSysClockFreq+0x20c>)
 8001470:	685b      	ldr	r3, [r3, #4]
 8001472:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001476:	2b00      	cmp	r3, #0
 8001478:	d065      	beq.n	8001546 <HAL_RCC_GetSysClockFreq+0x122>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800147a:	4b6d      	ldr	r3, [pc, #436]	; (8001630 <HAL_RCC_GetSysClockFreq+0x20c>)
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	099b      	lsrs	r3, r3, #6
 8001480:	2200      	movs	r2, #0
 8001482:	63bb      	str	r3, [r7, #56]	; 0x38
 8001484:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001486:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001488:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800148c:	633b      	str	r3, [r7, #48]	; 0x30
 800148e:	2300      	movs	r3, #0
 8001490:	637b      	str	r3, [r7, #52]	; 0x34
 8001492:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001496:	4622      	mov	r2, r4
 8001498:	462b      	mov	r3, r5
 800149a:	f04f 0000 	mov.w	r0, #0
 800149e:	f04f 0100 	mov.w	r1, #0
 80014a2:	0159      	lsls	r1, r3, #5
 80014a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80014a8:	0150      	lsls	r0, r2, #5
 80014aa:	4602      	mov	r2, r0
 80014ac:	460b      	mov	r3, r1
 80014ae:	4621      	mov	r1, r4
 80014b0:	1a51      	subs	r1, r2, r1
 80014b2:	6139      	str	r1, [r7, #16]
 80014b4:	4629      	mov	r1, r5
 80014b6:	eb63 0301 	sbc.w	r3, r3, r1
 80014ba:	617b      	str	r3, [r7, #20]
 80014bc:	f04f 0200 	mov.w	r2, #0
 80014c0:	f04f 0300 	mov.w	r3, #0
 80014c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80014c8:	4659      	mov	r1, fp
 80014ca:	018b      	lsls	r3, r1, #6
 80014cc:	4651      	mov	r1, sl
 80014ce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80014d2:	4651      	mov	r1, sl
 80014d4:	018a      	lsls	r2, r1, #6
 80014d6:	46d4      	mov	ip, sl
 80014d8:	ebb2 080c 	subs.w	r8, r2, ip
 80014dc:	4659      	mov	r1, fp
 80014de:	eb63 0901 	sbc.w	r9, r3, r1
 80014e2:	f04f 0200 	mov.w	r2, #0
 80014e6:	f04f 0300 	mov.w	r3, #0
 80014ea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80014ee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80014f2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80014f6:	4690      	mov	r8, r2
 80014f8:	4699      	mov	r9, r3
 80014fa:	4623      	mov	r3, r4
 80014fc:	eb18 0303 	adds.w	r3, r8, r3
 8001500:	60bb      	str	r3, [r7, #8]
 8001502:	462b      	mov	r3, r5
 8001504:	eb49 0303 	adc.w	r3, r9, r3
 8001508:	60fb      	str	r3, [r7, #12]
 800150a:	f04f 0200 	mov.w	r2, #0
 800150e:	f04f 0300 	mov.w	r3, #0
 8001512:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001516:	4629      	mov	r1, r5
 8001518:	024b      	lsls	r3, r1, #9
 800151a:	4620      	mov	r0, r4
 800151c:	4629      	mov	r1, r5
 800151e:	4604      	mov	r4, r0
 8001520:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8001524:	4601      	mov	r1, r0
 8001526:	024a      	lsls	r2, r1, #9
 8001528:	4610      	mov	r0, r2
 800152a:	4619      	mov	r1, r3
 800152c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800152e:	2200      	movs	r2, #0
 8001530:	62bb      	str	r3, [r7, #40]	; 0x28
 8001532:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001534:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001538:	f7fe fe58 	bl	80001ec <__aeabi_uldivmod>
 800153c:	4602      	mov	r2, r0
 800153e:	460b      	mov	r3, r1
 8001540:	4613      	mov	r3, r2
 8001542:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001544:	e05c      	b.n	8001600 <HAL_RCC_GetSysClockFreq+0x1dc>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001546:	4b3a      	ldr	r3, [pc, #232]	; (8001630 <HAL_RCC_GetSysClockFreq+0x20c>)
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	099b      	lsrs	r3, r3, #6
 800154c:	2200      	movs	r2, #0
 800154e:	4618      	mov	r0, r3
 8001550:	4611      	mov	r1, r2
 8001552:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001556:	623b      	str	r3, [r7, #32]
 8001558:	2300      	movs	r3, #0
 800155a:	627b      	str	r3, [r7, #36]	; 0x24
 800155c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001560:	4642      	mov	r2, r8
 8001562:	464b      	mov	r3, r9
 8001564:	f04f 0000 	mov.w	r0, #0
 8001568:	f04f 0100 	mov.w	r1, #0
 800156c:	0159      	lsls	r1, r3, #5
 800156e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001572:	0150      	lsls	r0, r2, #5
 8001574:	4602      	mov	r2, r0
 8001576:	460b      	mov	r3, r1
 8001578:	46c4      	mov	ip, r8
 800157a:	ebb2 0a0c 	subs.w	sl, r2, ip
 800157e:	4640      	mov	r0, r8
 8001580:	4649      	mov	r1, r9
 8001582:	468c      	mov	ip, r1
 8001584:	eb63 0b0c 	sbc.w	fp, r3, ip
 8001588:	f04f 0200 	mov.w	r2, #0
 800158c:	f04f 0300 	mov.w	r3, #0
 8001590:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001594:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001598:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800159c:	ebb2 040a 	subs.w	r4, r2, sl
 80015a0:	eb63 050b 	sbc.w	r5, r3, fp
 80015a4:	f04f 0200 	mov.w	r2, #0
 80015a8:	f04f 0300 	mov.w	r3, #0
 80015ac:	00eb      	lsls	r3, r5, #3
 80015ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80015b2:	00e2      	lsls	r2, r4, #3
 80015b4:	4614      	mov	r4, r2
 80015b6:	461d      	mov	r5, r3
 80015b8:	4603      	mov	r3, r0
 80015ba:	18e3      	adds	r3, r4, r3
 80015bc:	603b      	str	r3, [r7, #0]
 80015be:	460b      	mov	r3, r1
 80015c0:	eb45 0303 	adc.w	r3, r5, r3
 80015c4:	607b      	str	r3, [r7, #4]
 80015c6:	f04f 0200 	mov.w	r2, #0
 80015ca:	f04f 0300 	mov.w	r3, #0
 80015ce:	e9d7 4500 	ldrd	r4, r5, [r7]
 80015d2:	4629      	mov	r1, r5
 80015d4:	028b      	lsls	r3, r1, #10
 80015d6:	4620      	mov	r0, r4
 80015d8:	4629      	mov	r1, r5
 80015da:	4604      	mov	r4, r0
 80015dc:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 80015e0:	4601      	mov	r1, r0
 80015e2:	028a      	lsls	r2, r1, #10
 80015e4:	4610      	mov	r0, r2
 80015e6:	4619      	mov	r1, r3
 80015e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80015ea:	2200      	movs	r2, #0
 80015ec:	61bb      	str	r3, [r7, #24]
 80015ee:	61fa      	str	r2, [r7, #28]
 80015f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80015f4:	f7fe fdfa 	bl	80001ec <__aeabi_uldivmod>
 80015f8:	4602      	mov	r2, r0
 80015fa:	460b      	mov	r3, r1
 80015fc:	4613      	mov	r3, r2
 80015fe:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001600:	4b0b      	ldr	r3, [pc, #44]	; (8001630 <HAL_RCC_GetSysClockFreq+0x20c>)
 8001602:	685b      	ldr	r3, [r3, #4]
 8001604:	0c1b      	lsrs	r3, r3, #16
 8001606:	f003 0303 	and.w	r3, r3, #3
 800160a:	3301      	adds	r3, #1
 800160c:	005b      	lsls	r3, r3, #1
 800160e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001610:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001612:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001614:	fbb2 f3f3 	udiv	r3, r2, r3
 8001618:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800161a:	e002      	b.n	8001622 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800161c:	4b05      	ldr	r3, [pc, #20]	; (8001634 <HAL_RCC_GetSysClockFreq+0x210>)
 800161e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001620:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001622:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001624:	4618      	mov	r0, r3
 8001626:	3750      	adds	r7, #80	; 0x50
 8001628:	46bd      	mov	sp, r7
 800162a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800162e:	bf00      	nop
 8001630:	40023800 	.word	0x40023800
 8001634:	00f42400 	.word	0x00f42400
 8001638:	007a1200 	.word	0x007a1200

0800163c <delayInit>:
void delayInit( delay_t * delay, tick_t duration ); //Funcion para inicializar el delay
bool_t delayRead( delay_t * delay ); //Funcion para leer el estado del delay
void delayWrite( delay_t * delay, tick_t duration ); //Funcion para escribir la duracion del delay

//Funcion para inicializar delay
void delayInit(delay_t * delay, tick_t duration) {
 800163c:	b480      	push	{r7}
 800163e:	b083      	sub	sp, #12
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
 8001644:	6039      	str	r1, [r7, #0]
    delay->startTime = 0;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2200      	movs	r2, #0
 800164a:	601a      	str	r2, [r3, #0]
    delay->duration = duration;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	683a      	ldr	r2, [r7, #0]
 8001650:	605a      	str	r2, [r3, #4]
    delay->running = false;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	2200      	movs	r2, #0
 8001656:	721a      	strb	r2, [r3, #8]
}
 8001658:	bf00      	nop
 800165a:	370c      	adds	r7, #12
 800165c:	46bd      	mov	sp, r7
 800165e:	bc80      	pop	{r7}
 8001660:	4770      	bx	lr

08001662 <delayRead>:
  * @param  None
  * @retval None
  */

//Funcion oara leer el estado del delay
bool_t delayRead(delay_t *delay) {
 8001662:	b580      	push	{r7, lr}
 8001664:	b082      	sub	sp, #8
 8001666:	af00      	add	r7, sp, #0
 8001668:	6078      	str	r0, [r7, #4]
    if (!delay->running) {
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	7a1b      	ldrb	r3, [r3, #8]
 800166e:	f083 0301 	eor.w	r3, r3, #1
 8001672:	b2db      	uxtb	r3, r3
 8001674:	2b00      	cmp	r3, #0
 8001676:	d008      	beq.n	800168a <delayRead+0x28>
        delay->startTime = HAL_GetTick();
 8001678:	f7ff f870 	bl	800075c <HAL_GetTick>
 800167c:	4602      	mov	r2, r0
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	601a      	str	r2, [r3, #0]
        delay->running = true;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	2201      	movs	r2, #1
 8001686:	721a      	strb	r2, [r3, #8]
 8001688:	e00e      	b.n	80016a8 <delayRead+0x46>
    } else {
        if (HAL_GetTick() - delay->startTime >= delay->duration) {
 800168a:	f7ff f867 	bl	800075c <HAL_GetTick>
 800168e:	4602      	mov	r2, r0
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	1ad2      	subs	r2, r2, r3
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	429a      	cmp	r2, r3
 800169c:	d304      	bcc.n	80016a8 <delayRead+0x46>
            delay->running = false;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	2200      	movs	r2, #0
 80016a2:	721a      	strb	r2, [r3, #8]
            return true;
 80016a4:	2301      	movs	r3, #1
 80016a6:	e000      	b.n	80016aa <delayRead+0x48>
        }
    }
    return false;
 80016a8:	2300      	movs	r3, #0
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	3708      	adds	r7, #8
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}

080016b2 <main>:
void delayWrite(delay_t *delay, tick_t duration) {
    delay->duration = duration;
}

int main(void)
{
 80016b2:	b580      	push	{r7, lr}
 80016b4:	b084      	sub	sp, #16
 80016b6:	af00      	add	r7, sp, #0
         duration should be kept 1ms since PPP_TIMEOUT_VALUEs are defined and 
         handled in milliseconds basis.
       - Set NVIC Group Priority to 4
       - Low Level Initialization
     */
  HAL_Init();
 80016b8:	f7fe fff2 	bl	80006a0 <HAL_Init>

  /* Configure the system clock to 180 MHz */
  SystemClock_Config();
 80016bc:	f000 f82a 	bl	8001714 <SystemClock_Config>

  /* Initialize BSP Led for LED2 */
  BSP_LED_Init(LED2);
 80016c0:	2001      	movs	r0, #1
 80016c2:	f7fe ff11 	bl	80004e8 <BSP_LED_Init>

  /* Infinite loop */
  while (1)
  {
      BSP_LED_On(LED2);
 80016c6:	2001      	movs	r0, #1
 80016c8:	f7fe ff5e 	bl	8000588 <BSP_LED_On>

      delay_t delay;
      delayInit(&delay, defaultDelay);
 80016cc:	1d3b      	adds	r3, r7, #4
 80016ce:	2164      	movs	r1, #100	; 0x64
 80016d0:	4618      	mov	r0, r3
 80016d2:	f7ff ffb3 	bl	800163c <delayInit>
      while (!delayRead(&delay));
 80016d6:	bf00      	nop
 80016d8:	1d3b      	adds	r3, r7, #4
 80016da:	4618      	mov	r0, r3
 80016dc:	f7ff ffc1 	bl	8001662 <delayRead>
 80016e0:	4603      	mov	r3, r0
 80016e2:	f083 0301 	eor.w	r3, r3, #1
 80016e6:	b2db      	uxtb	r3, r3
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d1f5      	bne.n	80016d8 <main+0x26>

      BSP_LED_Off(LED2);
 80016ec:	2001      	movs	r0, #1
 80016ee:	f7fe ff65 	bl	80005bc <BSP_LED_Off>

      delayInit(&delay, defaultDelay);
 80016f2:	1d3b      	adds	r3, r7, #4
 80016f4:	2164      	movs	r1, #100	; 0x64
 80016f6:	4618      	mov	r0, r3
 80016f8:	f7ff ffa0 	bl	800163c <delayInit>
      while (!delayRead(&delay));
 80016fc:	bf00      	nop
 80016fe:	1d3b      	adds	r3, r7, #4
 8001700:	4618      	mov	r0, r3
 8001702:	f7ff ffae 	bl	8001662 <delayRead>
 8001706:	4603      	mov	r3, r0
 8001708:	f083 0301 	eor.w	r3, r3, #1
 800170c:	b2db      	uxtb	r3, r3
 800170e:	2b00      	cmp	r3, #0
 8001710:	d1f5      	bne.n	80016fe <main+0x4c>
  {
 8001712:	e7d8      	b.n	80016c6 <main+0x14>

08001714 <SystemClock_Config>:
  *            Flash Latency(WS)              = 5
  * @param  None
  * @retval None
  */
static void SystemClock_Config(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b094      	sub	sp, #80	; 0x50
 8001718:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;

  /* Enable Power Control clock */
  __HAL_RCC_PWR_CLK_ENABLE();
 800171a:	2300      	movs	r3, #0
 800171c:	60bb      	str	r3, [r7, #8]
 800171e:	4b2c      	ldr	r3, [pc, #176]	; (80017d0 <SystemClock_Config+0xbc>)
 8001720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001722:	4a2b      	ldr	r2, [pc, #172]	; (80017d0 <SystemClock_Config+0xbc>)
 8001724:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001728:	6413      	str	r3, [r2, #64]	; 0x40
 800172a:	4b29      	ldr	r3, [pc, #164]	; (80017d0 <SystemClock_Config+0xbc>)
 800172c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800172e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001732:	60bb      	str	r3, [r7, #8]
 8001734:	68bb      	ldr	r3, [r7, #8]
  
  /* The voltage scaling allows optimizing the power consumption when the device is 
     clocked below the maximum system frequency, to update the voltage scaling value 
     regarding system frequency refer to product datasheet.  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001736:	2300      	movs	r3, #0
 8001738:	607b      	str	r3, [r7, #4]
 800173a:	4b26      	ldr	r3, [pc, #152]	; (80017d4 <SystemClock_Config+0xc0>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	4a25      	ldr	r2, [pc, #148]	; (80017d4 <SystemClock_Config+0xc0>)
 8001740:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001744:	6013      	str	r3, [r2, #0]
 8001746:	4b23      	ldr	r3, [pc, #140]	; (80017d4 <SystemClock_Config+0xc0>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800174e:	607b      	str	r3, [r7, #4]
 8001750:	687b      	ldr	r3, [r7, #4]
  
  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001752:	2301      	movs	r3, #1
 8001754:	60fb      	str	r3, [r7, #12]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001756:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800175a:	613b      	str	r3, [r7, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800175c:	2302      	movs	r3, #2
 800175e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001760:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001764:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001766:	2308      	movs	r3, #8
 8001768:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLN = 360;
 800176a:	f44f 73b4 	mov.w	r3, #360	; 0x168
 800176e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001770:	2302      	movs	r3, #2
 8001772:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001774:	2307      	movs	r3, #7
 8001776:	63bb      	str	r3, [r7, #56]	; 0x38
  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001778:	f107 030c 	add.w	r3, r7, #12
 800177c:	4618      	mov	r0, r3
 800177e:	f7ff faf3 	bl	8000d68 <HAL_RCC_OscConfig>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d001      	beq.n	800178c <SystemClock_Config+0x78>
  {
    /* Initialization Error */
    Error_Handler();
 8001788:	f000 f826 	bl	80017d8 <Error_Handler>
  }
  
  if(HAL_PWREx_EnableOverDrive() != HAL_OK)
 800178c:	f7ff fa9c 	bl	8000cc8 <HAL_PWREx_EnableOverDrive>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <SystemClock_Config+0x86>
  {
    /* Initialization Error */
    Error_Handler();
 8001796:	f000 f81f 	bl	80017d8 <Error_Handler>
  }
  
  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 800179a:	230f      	movs	r3, #15
 800179c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800179e:	2302      	movs	r3, #2
 80017a0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017a2:	2300      	movs	r3, #0
 80017a4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;  
 80017a6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80017aa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;  
 80017ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017b0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80017b2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80017b6:	2105      	movs	r1, #5
 80017b8:	4618      	mov	r0, r3
 80017ba:	f7ff fd4d 	bl	8001258 <HAL_RCC_ClockConfig>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d001      	beq.n	80017c8 <SystemClock_Config+0xb4>
  {
    /* Initialization Error */
    Error_Handler();
 80017c4:	f000 f808 	bl	80017d8 <Error_Handler>
  }
}
 80017c8:	bf00      	nop
 80017ca:	3750      	adds	r7, #80	; 0x50
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	40023800 	.word	0x40023800
 80017d4:	40007000 	.word	0x40007000

080017d8 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
static void Error_Handler(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	af00      	add	r7, sp, #0
  /* Turn LED2 on */
  BSP_LED_On(LED2);
 80017dc:	2001      	movs	r0, #1
 80017de:	f7fe fed3 	bl	8000588 <BSP_LED_On>
  while (1)
 80017e2:	e7fe      	b.n	80017e2 <Error_Handler+0xa>

080017e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80017e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800181c <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80017e8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80017ea:	e003      	b.n	80017f4 <LoopCopyDataInit>

080017ec <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80017ec:	4b0c      	ldr	r3, [pc, #48]	; (8001820 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80017ee:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80017f0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80017f2:	3104      	adds	r1, #4

080017f4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80017f4:	480b      	ldr	r0, [pc, #44]	; (8001824 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80017f6:	4b0c      	ldr	r3, [pc, #48]	; (8001828 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80017f8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80017fa:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80017fc:	d3f6      	bcc.n	80017ec <CopyDataInit>
  ldr  r2, =_sbss
 80017fe:	4a0b      	ldr	r2, [pc, #44]	; (800182c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001800:	e002      	b.n	8001808 <LoopFillZerobss>

08001802 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001802:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001804:	f842 3b04 	str.w	r3, [r2], #4

08001808 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001808:	4b09      	ldr	r3, [pc, #36]	; (8001830 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800180a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800180c:	d3f9      	bcc.n	8001802 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800180e:	f7fe feef 	bl	80005f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001812:	f000 f811 	bl	8001838 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001816:	f7ff ff4c 	bl	80016b2 <main>
  bx  lr    
 800181a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800181c:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8001820:	080018c0 	.word	0x080018c0
  ldr  r0, =_sdata
 8001824:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001828:	20000018 	.word	0x20000018
  ldr  r2, =_sbss
 800182c:	20000018 	.word	0x20000018
  ldr  r3, = _ebss
 8001830:	20000038 	.word	0x20000038

08001834 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001834:	e7fe      	b.n	8001834 <ADC_IRQHandler>
	...

08001838 <__libc_init_array>:
 8001838:	b570      	push	{r4, r5, r6, lr}
 800183a:	4d0d      	ldr	r5, [pc, #52]	; (8001870 <__libc_init_array+0x38>)
 800183c:	4c0d      	ldr	r4, [pc, #52]	; (8001874 <__libc_init_array+0x3c>)
 800183e:	1b64      	subs	r4, r4, r5
 8001840:	10a4      	asrs	r4, r4, #2
 8001842:	2600      	movs	r6, #0
 8001844:	42a6      	cmp	r6, r4
 8001846:	d109      	bne.n	800185c <__libc_init_array+0x24>
 8001848:	4d0b      	ldr	r5, [pc, #44]	; (8001878 <__libc_init_array+0x40>)
 800184a:	4c0c      	ldr	r4, [pc, #48]	; (800187c <__libc_init_array+0x44>)
 800184c:	f000 f818 	bl	8001880 <_init>
 8001850:	1b64      	subs	r4, r4, r5
 8001852:	10a4      	asrs	r4, r4, #2
 8001854:	2600      	movs	r6, #0
 8001856:	42a6      	cmp	r6, r4
 8001858:	d105      	bne.n	8001866 <__libc_init_array+0x2e>
 800185a:	bd70      	pop	{r4, r5, r6, pc}
 800185c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001860:	4798      	blx	r3
 8001862:	3601      	adds	r6, #1
 8001864:	e7ee      	b.n	8001844 <__libc_init_array+0xc>
 8001866:	f855 3b04 	ldr.w	r3, [r5], #4
 800186a:	4798      	blx	r3
 800186c:	3601      	adds	r6, #1
 800186e:	e7f2      	b.n	8001856 <__libc_init_array+0x1e>
 8001870:	080018b8 	.word	0x080018b8
 8001874:	080018b8 	.word	0x080018b8
 8001878:	080018b8 	.word	0x080018b8
 800187c:	080018bc 	.word	0x080018bc

08001880 <_init>:
 8001880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001882:	bf00      	nop
 8001884:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001886:	bc08      	pop	{r3}
 8001888:	469e      	mov	lr, r3
 800188a:	4770      	bx	lr

0800188c <_fini>:
 800188c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800188e:	bf00      	nop
 8001890:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001892:	bc08      	pop	{r3}
 8001894:	469e      	mov	lr, r3
 8001896:	4770      	bx	lr
