Drill report for vertExpIO_00.kicad_pcb
Created on Wed 12 Oct 2022 23:48:47 CEST

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'vertExpIO_00-PTH.drl' contains
    plated through holes:
    =============================================================
    T1  0.400mm  0.0157"  (5 holes)
    T2  1.000mm  0.0394"  (64 holes)

    Total plated holes count 69


Drill file 'vertExpIO_00-NPTH.drl' contains
    unplated through holes:
    =============================================================

    Total unplated holes count 0
