
Firmware_Principal_E19.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00018940  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000057c  08018b10  08018b10  00028b10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801908c  0801908c  00030198  2**0
                  CONTENTS
  4 .ARM          00000008  0801908c  0801908c  0002908c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08019094  08019094  00030198  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08019094  08019094  00029094  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08019098  08019098  00029098  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000198  20000000  0801909c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000033d0  20000198  08019234  00030198  2**2
                  ALLOC
 10 ._user_heap_stack 00011000  20003568  08019234  00033568  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030198  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002ff56  00000000  00000000  000301c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000069b1  00000000  00000000  0006011e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002378  00000000  00000000  00066ad0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002058  00000000  00000000  00068e48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ea90  00000000  00000000  0006aea0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000356c5  00000000  00000000  00099930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f3ff1  00000000  00000000  000ceff5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001c2fe6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009724  00000000  00000000  001c3038  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000198 	.word	0x20000198
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08018af8 	.word	0x08018af8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000019c 	.word	0x2000019c
 800020c:	08018af8 	.word	0x08018af8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b974 	b.w	80005b0 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468e      	mov	lr, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14d      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4694      	mov	ip, r2
 80002f2:	d969      	bls.n	80003c8 <__udivmoddi4+0xe8>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b152      	cbz	r2, 8000310 <__udivmoddi4+0x30>
 80002fa:	fa01 f302 	lsl.w	r3, r1, r2
 80002fe:	f1c2 0120 	rsb	r1, r2, #32
 8000302:	fa20 f101 	lsr.w	r1, r0, r1
 8000306:	fa0c fc02 	lsl.w	ip, ip, r2
 800030a:	ea41 0e03 	orr.w	lr, r1, r3
 800030e:	4094      	lsls	r4, r2
 8000310:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000314:	0c21      	lsrs	r1, r4, #16
 8000316:	fbbe f6f8 	udiv	r6, lr, r8
 800031a:	fa1f f78c 	uxth.w	r7, ip
 800031e:	fb08 e316 	mls	r3, r8, r6, lr
 8000322:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000326:	fb06 f107 	mul.w	r1, r6, r7
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f106 30ff 	add.w	r0, r6, #4294967295
 8000336:	f080 811f 	bcs.w	8000578 <__udivmoddi4+0x298>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 811c 	bls.w	8000578 <__udivmoddi4+0x298>
 8000340:	3e02      	subs	r6, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a5b      	subs	r3, r3, r1
 8000346:	b2a4      	uxth	r4, r4
 8000348:	fbb3 f0f8 	udiv	r0, r3, r8
 800034c:	fb08 3310 	mls	r3, r8, r0, r3
 8000350:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000354:	fb00 f707 	mul.w	r7, r0, r7
 8000358:	42a7      	cmp	r7, r4
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x92>
 800035c:	eb1c 0404 	adds.w	r4, ip, r4
 8000360:	f100 33ff 	add.w	r3, r0, #4294967295
 8000364:	f080 810a 	bcs.w	800057c <__udivmoddi4+0x29c>
 8000368:	42a7      	cmp	r7, r4
 800036a:	f240 8107 	bls.w	800057c <__udivmoddi4+0x29c>
 800036e:	4464      	add	r4, ip
 8000370:	3802      	subs	r0, #2
 8000372:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000376:	1be4      	subs	r4, r4, r7
 8000378:	2600      	movs	r6, #0
 800037a:	b11d      	cbz	r5, 8000384 <__udivmoddi4+0xa4>
 800037c:	40d4      	lsrs	r4, r2
 800037e:	2300      	movs	r3, #0
 8000380:	e9c5 4300 	strd	r4, r3, [r5]
 8000384:	4631      	mov	r1, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0xc2>
 800038e:	2d00      	cmp	r5, #0
 8000390:	f000 80ef 	beq.w	8000572 <__udivmoddi4+0x292>
 8000394:	2600      	movs	r6, #0
 8000396:	e9c5 0100 	strd	r0, r1, [r5]
 800039a:	4630      	mov	r0, r6
 800039c:	4631      	mov	r1, r6
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	fab3 f683 	clz	r6, r3
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d14a      	bne.n	8000440 <__udivmoddi4+0x160>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d302      	bcc.n	80003b4 <__udivmoddi4+0xd4>
 80003ae:	4282      	cmp	r2, r0
 80003b0:	f200 80f9 	bhi.w	80005a6 <__udivmoddi4+0x2c6>
 80003b4:	1a84      	subs	r4, r0, r2
 80003b6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	469e      	mov	lr, r3
 80003be:	2d00      	cmp	r5, #0
 80003c0:	d0e0      	beq.n	8000384 <__udivmoddi4+0xa4>
 80003c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003c6:	e7dd      	b.n	8000384 <__udivmoddi4+0xa4>
 80003c8:	b902      	cbnz	r2, 80003cc <__udivmoddi4+0xec>
 80003ca:	deff      	udf	#255	; 0xff
 80003cc:	fab2 f282 	clz	r2, r2
 80003d0:	2a00      	cmp	r2, #0
 80003d2:	f040 8092 	bne.w	80004fa <__udivmoddi4+0x21a>
 80003d6:	eba1 010c 	sub.w	r1, r1, ip
 80003da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003de:	fa1f fe8c 	uxth.w	lr, ip
 80003e2:	2601      	movs	r6, #1
 80003e4:	0c20      	lsrs	r0, r4, #16
 80003e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ea:	fb07 1113 	mls	r1, r7, r3, r1
 80003ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f2:	fb0e f003 	mul.w	r0, lr, r3
 80003f6:	4288      	cmp	r0, r1
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x12c>
 80003fa:	eb1c 0101 	adds.w	r1, ip, r1
 80003fe:	f103 38ff 	add.w	r8, r3, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x12a>
 8000404:	4288      	cmp	r0, r1
 8000406:	f200 80cb 	bhi.w	80005a0 <__udivmoddi4+0x2c0>
 800040a:	4643      	mov	r3, r8
 800040c:	1a09      	subs	r1, r1, r0
 800040e:	b2a4      	uxth	r4, r4
 8000410:	fbb1 f0f7 	udiv	r0, r1, r7
 8000414:	fb07 1110 	mls	r1, r7, r0, r1
 8000418:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800041c:	fb0e fe00 	mul.w	lr, lr, r0
 8000420:	45a6      	cmp	lr, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x156>
 8000424:	eb1c 0404 	adds.w	r4, ip, r4
 8000428:	f100 31ff 	add.w	r1, r0, #4294967295
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x154>
 800042e:	45a6      	cmp	lr, r4
 8000430:	f200 80bb 	bhi.w	80005aa <__udivmoddi4+0x2ca>
 8000434:	4608      	mov	r0, r1
 8000436:	eba4 040e 	sub.w	r4, r4, lr
 800043a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800043e:	e79c      	b.n	800037a <__udivmoddi4+0x9a>
 8000440:	f1c6 0720 	rsb	r7, r6, #32
 8000444:	40b3      	lsls	r3, r6
 8000446:	fa22 fc07 	lsr.w	ip, r2, r7
 800044a:	ea4c 0c03 	orr.w	ip, ip, r3
 800044e:	fa20 f407 	lsr.w	r4, r0, r7
 8000452:	fa01 f306 	lsl.w	r3, r1, r6
 8000456:	431c      	orrs	r4, r3
 8000458:	40f9      	lsrs	r1, r7
 800045a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800045e:	fa00 f306 	lsl.w	r3, r0, r6
 8000462:	fbb1 f8f9 	udiv	r8, r1, r9
 8000466:	0c20      	lsrs	r0, r4, #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fb09 1118 	mls	r1, r9, r8, r1
 8000470:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000474:	fb08 f00e 	mul.w	r0, r8, lr
 8000478:	4288      	cmp	r0, r1
 800047a:	fa02 f206 	lsl.w	r2, r2, r6
 800047e:	d90b      	bls.n	8000498 <__udivmoddi4+0x1b8>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f108 3aff 	add.w	sl, r8, #4294967295
 8000488:	f080 8088 	bcs.w	800059c <__udivmoddi4+0x2bc>
 800048c:	4288      	cmp	r0, r1
 800048e:	f240 8085 	bls.w	800059c <__udivmoddi4+0x2bc>
 8000492:	f1a8 0802 	sub.w	r8, r8, #2
 8000496:	4461      	add	r1, ip
 8000498:	1a09      	subs	r1, r1, r0
 800049a:	b2a4      	uxth	r4, r4
 800049c:	fbb1 f0f9 	udiv	r0, r1, r9
 80004a0:	fb09 1110 	mls	r1, r9, r0, r1
 80004a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ac:	458e      	cmp	lr, r1
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x1e2>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004b8:	d26c      	bcs.n	8000594 <__udivmoddi4+0x2b4>
 80004ba:	458e      	cmp	lr, r1
 80004bc:	d96a      	bls.n	8000594 <__udivmoddi4+0x2b4>
 80004be:	3802      	subs	r0, #2
 80004c0:	4461      	add	r1, ip
 80004c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004c6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ca:	eba1 010e 	sub.w	r1, r1, lr
 80004ce:	42a1      	cmp	r1, r4
 80004d0:	46c8      	mov	r8, r9
 80004d2:	46a6      	mov	lr, r4
 80004d4:	d356      	bcc.n	8000584 <__udivmoddi4+0x2a4>
 80004d6:	d053      	beq.n	8000580 <__udivmoddi4+0x2a0>
 80004d8:	b15d      	cbz	r5, 80004f2 <__udivmoddi4+0x212>
 80004da:	ebb3 0208 	subs.w	r2, r3, r8
 80004de:	eb61 010e 	sbc.w	r1, r1, lr
 80004e2:	fa01 f707 	lsl.w	r7, r1, r7
 80004e6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ea:	40f1      	lsrs	r1, r6
 80004ec:	431f      	orrs	r7, r3
 80004ee:	e9c5 7100 	strd	r7, r1, [r5]
 80004f2:	2600      	movs	r6, #0
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	f1c2 0320 	rsb	r3, r2, #32
 80004fe:	40d8      	lsrs	r0, r3
 8000500:	fa0c fc02 	lsl.w	ip, ip, r2
 8000504:	fa21 f303 	lsr.w	r3, r1, r3
 8000508:	4091      	lsls	r1, r2
 800050a:	4301      	orrs	r1, r0
 800050c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000510:	fa1f fe8c 	uxth.w	lr, ip
 8000514:	fbb3 f0f7 	udiv	r0, r3, r7
 8000518:	fb07 3610 	mls	r6, r7, r0, r3
 800051c:	0c0b      	lsrs	r3, r1, #16
 800051e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000522:	fb00 f60e 	mul.w	r6, r0, lr
 8000526:	429e      	cmp	r6, r3
 8000528:	fa04 f402 	lsl.w	r4, r4, r2
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x260>
 800052e:	eb1c 0303 	adds.w	r3, ip, r3
 8000532:	f100 38ff 	add.w	r8, r0, #4294967295
 8000536:	d22f      	bcs.n	8000598 <__udivmoddi4+0x2b8>
 8000538:	429e      	cmp	r6, r3
 800053a:	d92d      	bls.n	8000598 <__udivmoddi4+0x2b8>
 800053c:	3802      	subs	r0, #2
 800053e:	4463      	add	r3, ip
 8000540:	1b9b      	subs	r3, r3, r6
 8000542:	b289      	uxth	r1, r1
 8000544:	fbb3 f6f7 	udiv	r6, r3, r7
 8000548:	fb07 3316 	mls	r3, r7, r6, r3
 800054c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000550:	fb06 f30e 	mul.w	r3, r6, lr
 8000554:	428b      	cmp	r3, r1
 8000556:	d908      	bls.n	800056a <__udivmoddi4+0x28a>
 8000558:	eb1c 0101 	adds.w	r1, ip, r1
 800055c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000560:	d216      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000562:	428b      	cmp	r3, r1
 8000564:	d914      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000566:	3e02      	subs	r6, #2
 8000568:	4461      	add	r1, ip
 800056a:	1ac9      	subs	r1, r1, r3
 800056c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000570:	e738      	b.n	80003e4 <__udivmoddi4+0x104>
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e705      	b.n	8000384 <__udivmoddi4+0xa4>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e3      	b.n	8000344 <__udivmoddi4+0x64>
 800057c:	4618      	mov	r0, r3
 800057e:	e6f8      	b.n	8000372 <__udivmoddi4+0x92>
 8000580:	454b      	cmp	r3, r9
 8000582:	d2a9      	bcs.n	80004d8 <__udivmoddi4+0x1f8>
 8000584:	ebb9 0802 	subs.w	r8, r9, r2
 8000588:	eb64 0e0c 	sbc.w	lr, r4, ip
 800058c:	3801      	subs	r0, #1
 800058e:	e7a3      	b.n	80004d8 <__udivmoddi4+0x1f8>
 8000590:	4646      	mov	r6, r8
 8000592:	e7ea      	b.n	800056a <__udivmoddi4+0x28a>
 8000594:	4620      	mov	r0, r4
 8000596:	e794      	b.n	80004c2 <__udivmoddi4+0x1e2>
 8000598:	4640      	mov	r0, r8
 800059a:	e7d1      	b.n	8000540 <__udivmoddi4+0x260>
 800059c:	46d0      	mov	r8, sl
 800059e:	e77b      	b.n	8000498 <__udivmoddi4+0x1b8>
 80005a0:	3b02      	subs	r3, #2
 80005a2:	4461      	add	r1, ip
 80005a4:	e732      	b.n	800040c <__udivmoddi4+0x12c>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e709      	b.n	80003be <__udivmoddi4+0xde>
 80005aa:	4464      	add	r4, ip
 80005ac:	3802      	subs	r0, #2
 80005ae:	e742      	b.n	8000436 <__udivmoddi4+0x156>

080005b0 <__aeabi_idiv0>:
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop

080005b4 <FT_CAN_FilterConfig>:
#include "ft_can.h"

static void FT_CAN_ProcessData(FT_Data* FT_Data_Struct);

HAL_StatusTypeDef FT_CAN_FilterConfig(CAN_HandleTypeDef *hcan, uint16_t FT_Product, uint8_t filter_bank_position, uint32_t Filter_FIFO)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b090      	sub	sp, #64	; 0x40
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	60f8      	str	r0, [r7, #12]
 80005bc:	607b      	str	r3, [r7, #4]
 80005be:	460b      	mov	r3, r1
 80005c0:	817b      	strh	r3, [r7, #10]
 80005c2:	4613      	mov	r3, r2
 80005c4:	727b      	strb	r3, [r7, #9]
	CAN_FilterTypeDef sFilterConfig;
	uint32_t filter_id = FT_Product << 19, mask_id = 0x1FF80000;
 80005c6:	897b      	ldrh	r3, [r7, #10]
 80005c8:	04db      	lsls	r3, r3, #19
 80005ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80005cc:	4b13      	ldr	r3, [pc, #76]	; (800061c <FT_CAN_FilterConfig+0x68>)
 80005ce:	63bb      	str	r3, [r7, #56]	; 0x38

	sFilterConfig.FilterBank = filter_bank_position;
 80005d0:	7a7b      	ldrb	r3, [r7, #9]
 80005d2:	627b      	str	r3, [r7, #36]	; 0x24
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80005d4:	2300      	movs	r3, #0
 80005d6:	62bb      	str	r3, [r7, #40]	; 0x28
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80005d8:	2301      	movs	r3, #1
 80005da:	62fb      	str	r3, [r7, #44]	; 0x2c
	sFilterConfig.FilterIdHigh = filter_id >> 13;
 80005dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80005de:	0b5b      	lsrs	r3, r3, #13
 80005e0:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterIdLow = (filter_id << 3) & 0xFFF8;
 80005e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80005e4:	00db      	lsls	r3, r3, #3
 80005e6:	b29b      	uxth	r3, r3
 80005e8:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMaskIdHigh = mask_id >> 13;
 80005ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80005ec:	0b5b      	lsrs	r3, r3, #13
 80005ee:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterMaskIdLow = (mask_id << 3) & 0xFFF8;
 80005f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80005f2:	00db      	lsls	r3, r3, #3
 80005f4:	b29b      	uxth	r3, r3
 80005f6:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterFIFOAssignment = Filter_FIFO;
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	623b      	str	r3, [r7, #32]
	sFilterConfig.FilterActivation = ENABLE;
 80005fc:	2301      	movs	r3, #1
 80005fe:	633b      	str	r3, [r7, #48]	; 0x30
	sFilterConfig.SlaveStartFilterBank = 14 + filter_bank_position;
 8000600:	7a7b      	ldrb	r3, [r7, #9]
 8000602:	330e      	adds	r3, #14
 8000604:	637b      	str	r3, [r7, #52]	; 0x34

	return HAL_CAN_ConfigFilter(hcan, &sFilterConfig);
 8000606:	f107 0310 	add.w	r3, r7, #16
 800060a:	4619      	mov	r1, r3
 800060c:	68f8      	ldr	r0, [r7, #12]
 800060e:	f007 f81f 	bl	8007650 <HAL_CAN_ConfigFilter>
 8000612:	4603      	mov	r3, r0
}
 8000614:	4618      	mov	r0, r3
 8000616:	3740      	adds	r7, #64	; 0x40
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}
 800061c:	1ff80000 	.word	0x1ff80000

08000620 <FT_CAN_ReceiveData>:

void FT_CAN_ReceiveData(CAN_RxHeaderTypeDef* pRxHeader, uint8_t* pData, FT_Data* FT_Data_Struct)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b088      	sub	sp, #32
 8000624:	af00      	add	r7, sp, #0
 8000626:	60f8      	str	r0, [r7, #12]
 8000628:	60b9      	str	r1, [r7, #8]
 800062a:	607a      	str	r2, [r7, #4]
	uint8_t buffer[8];
	uint8_t DLC = pRxHeader->DLC;
 800062c:	68fb      	ldr	r3, [r7, #12]
 800062e:	691b      	ldr	r3, [r3, #16]
 8000630:	77bb      	strb	r3, [r7, #30]
	uint32_t ExtId = pRxHeader->ExtId >> 19;
 8000632:	68fb      	ldr	r3, [r7, #12]
 8000634:	685b      	ldr	r3, [r3, #4]
 8000636:	0cdb      	lsrs	r3, r3, #19
 8000638:	61bb      	str	r3, [r7, #24]

	if(	   (ExtId != FT_Gear_Controller)
 800063a:	69bb      	ldr	r3, [r7, #24]
 800063c:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000640:	d031      	beq.n	80006a6 <FT_CAN_ReceiveData+0x86>
		&& (ExtId != FT_Knock_Meter)
 8000642:	69bb      	ldr	r3, [r7, #24]
 8000644:	f240 1241 	movw	r2, #321	; 0x141
 8000648:	4293      	cmp	r3, r2
 800064a:	d02c      	beq.n	80006a6 <FT_CAN_ReceiveData+0x86>
		&& (ExtId != FT_Boost_Controller2)
 800064c:	69bb      	ldr	r3, [r7, #24]
 800064e:	f5b3 7fa1 	cmp.w	r3, #322	; 0x142
 8000652:	d028      	beq.n	80006a6 <FT_CAN_ReceiveData+0x86>
		&& (ExtId != FT_Injector_Driver)
 8000654:	69bb      	ldr	r3, [r7, #24]
 8000656:	f5b3 7fa8 	cmp.w	r3, #336	; 0x150
 800065a:	d024      	beq.n	80006a6 <FT_CAN_ReceiveData+0x86>
		&& (ExtId != FT_WBO2_Nano)
 800065c:	69bb      	ldr	r3, [r7, #24]
 800065e:	f5b3 7f10 	cmp.w	r3, #576	; 0x240
 8000662:	d020      	beq.n	80006a6 <FT_CAN_ReceiveData+0x86>
		&& (ExtId != FT_WBO2_Slim)
 8000664:	69bb      	ldr	r3, [r7, #24]
 8000666:	f240 2241 	movw	r2, #577	; 0x241
 800066a:	4293      	cmp	r3, r2
 800066c:	d01b      	beq.n	80006a6 <FT_CAN_ReceiveData+0x86>
		&& (ExtId != FT_Alcohol_O2)
 800066e:	69bb      	ldr	r3, [r7, #24]
 8000670:	f240 2242 	movw	r2, #578	; 0x242
 8000674:	4293      	cmp	r3, r2
 8000676:	d016      	beq.n	80006a6 <FT_CAN_ReceiveData+0x86>
		&& (ExtId != FTSpark)
 8000678:	69bb      	ldr	r3, [r7, #24]
 800067a:	f240 2243 	movw	r2, #579	; 0x243
 800067e:	4293      	cmp	r3, r2
 8000680:	d011      	beq.n	80006a6 <FT_CAN_ReceiveData+0x86>
		&& (ExtId != FT_Switchpad)
 8000682:	69bb      	ldr	r3, [r7, #24]
 8000684:	f5b3 7f11 	cmp.w	r3, #580	; 0x244
 8000688:	d00d      	beq.n	80006a6 <FT_CAN_ReceiveData+0x86>
		&& (ExtId != FT500)
 800068a:	69bb      	ldr	r3, [r7, #24]
 800068c:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 8000690:	d009      	beq.n	80006a6 <FT_CAN_ReceiveData+0x86>
		&& (ExtId != FT_Power_ECU)
 8000692:	69bb      	ldr	r3, [r7, #24]
 8000694:	f240 2281 	movw	r2, #641	; 0x281
 8000698:	4293      	cmp	r3, r2
 800069a:	d004      	beq.n	80006a6 <FT_CAN_ReceiveData+0x86>
		&& (pRxHeader->IDE != CAN_ID_EXT))
 800069c:	68fb      	ldr	r3, [r7, #12]
 800069e:	689b      	ldr	r3, [r3, #8]
 80006a0:	2b04      	cmp	r3, #4
 80006a2:	f040 83c4 	bne.w	8000e2e <FT_CAN_ReceiveData+0x80e>
		return;

	ExtId = pRxHeader->ExtId;
 80006a6:	68fb      	ldr	r3, [r7, #12]
 80006a8:	685b      	ldr	r3, [r3, #4]
 80006aa:	61bb      	str	r3, [r7, #24]

	for(uint8_t i = 0; i < DLC; i++)
 80006ac:	2300      	movs	r3, #0
 80006ae:	77fb      	strb	r3, [r7, #31]
 80006b0:	e00b      	b.n	80006ca <FT_CAN_ReceiveData+0xaa>
		buffer[i] = pData[i];
 80006b2:	7ffb      	ldrb	r3, [r7, #31]
 80006b4:	68ba      	ldr	r2, [r7, #8]
 80006b6:	441a      	add	r2, r3
 80006b8:	7ffb      	ldrb	r3, [r7, #31]
 80006ba:	7812      	ldrb	r2, [r2, #0]
 80006bc:	3320      	adds	r3, #32
 80006be:	443b      	add	r3, r7
 80006c0:	f803 2c10 	strb.w	r2, [r3, #-16]
	for(uint8_t i = 0; i < DLC; i++)
 80006c4:	7ffb      	ldrb	r3, [r7, #31]
 80006c6:	3301      	adds	r3, #1
 80006c8:	77fb      	strb	r3, [r7, #31]
 80006ca:	7ffa      	ldrb	r2, [r7, #31]
 80006cc:	7fbb      	ldrb	r3, [r7, #30]
 80006ce:	429a      	cmp	r2, r3
 80006d0:	d3ef      	bcc.n	80006b2 <FT_CAN_ReceiveData+0x92>

	if((((ExtId / 0x800) & 0x07) == 0x00))// || (((ExtId / 0x800) & 0x07) == 0x01))
 80006d2:	69bb      	ldr	r3, [r7, #24]
 80006d4:	0adb      	lsrs	r3, r3, #11
 80006d6:	f003 0307 	and.w	r3, r3, #7
 80006da:	2b00      	cmp	r3, #0
 80006dc:	f040 81d5 	bne.w	8000a8a <FT_CAN_ReceiveData+0x46a>
	{
		if((ExtId & 0xFFF) == 0x600)
 80006e0:	69bb      	ldr	r3, [r7, #24]
 80006e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80006e6:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80006ea:	d13c      	bne.n	8000766 <FT_CAN_ReceiveData+0x146>
		{
			FT_Data_Struct->tps  = buffer[0] << 8;
 80006ec:	7c3b      	ldrb	r3, [r7, #16]
 80006ee:	021b      	lsls	r3, r3, #8
 80006f0:	b21a      	sxth	r2, r3
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
			FT_Data_Struct->tps |= buffer[1];
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	f9b3 2054 	ldrsh.w	r2, [r3, #84]	; 0x54
 80006fe:	7c7b      	ldrb	r3, [r7, #17]
 8000700:	b21b      	sxth	r3, r3
 8000702:	4313      	orrs	r3, r2
 8000704:	b21a      	sxth	r2, r3
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
			FT_Data_Struct->map  = buffer[2] << 8;
 800070c:	7cbb      	ldrb	r3, [r7, #18]
 800070e:	021b      	lsls	r3, r3, #8
 8000710:	b21a      	sxth	r2, r3
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
			FT_Data_Struct->map |= buffer[3];
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	f9b3 204a 	ldrsh.w	r2, [r3, #74]	; 0x4a
 800071e:	7cfb      	ldrb	r3, [r7, #19]
 8000720:	b21b      	sxth	r3, r3
 8000722:	4313      	orrs	r3, r2
 8000724:	b21a      	sxth	r2, r3
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
			FT_Data_Struct->iat  = buffer[4] << 8;
 800072c:	7d3b      	ldrb	r3, [r7, #20]
 800072e:	021b      	lsls	r3, r3, #8
 8000730:	b21a      	sxth	r2, r3
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	87da      	strh	r2, [r3, #62]	; 0x3e
			FT_Data_Struct->iat |= buffer[5];
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	f9b3 203e 	ldrsh.w	r2, [r3, #62]	; 0x3e
 800073c:	7d7b      	ldrb	r3, [r7, #21]
 800073e:	b21b      	sxth	r3, r3
 8000740:	4313      	orrs	r3, r2
 8000742:	b21a      	sxth	r2, r3
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	87da      	strh	r2, [r3, #62]	; 0x3e
			FT_Data_Struct->ect  = buffer[6] << 8;
 8000748:	7dbb      	ldrb	r3, [r7, #22]
 800074a:	021b      	lsls	r3, r3, #8
 800074c:	b21a      	sxth	r2, r3
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	875a      	strh	r2, [r3, #58]	; 0x3a
			FT_Data_Struct->ect |= buffer[7];
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	f9b3 203a 	ldrsh.w	r2, [r3, #58]	; 0x3a
 8000758:	7dfb      	ldrb	r3, [r7, #23]
 800075a:	b21b      	sxth	r3, r3
 800075c:	4313      	orrs	r3, r2
 800075e:	b21a      	sxth	r2, r3
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	875a      	strh	r2, [r3, #58]	; 0x3a

			return;
 8000764:	e366      	b.n	8000e34 <FT_CAN_ReceiveData+0x814>
		}

		else if((ExtId & 0xFFF) == 0x601)
 8000766:	69bb      	ldr	r3, [r7, #24]
 8000768:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800076c:	f240 6201 	movw	r2, #1537	; 0x601
 8000770:	4293      	cmp	r3, r2
 8000772:	d13e      	bne.n	80007f2 <FT_CAN_ReceiveData+0x1d2>
		{
			FT_Data_Struct->oil_pressure  	  = buffer[0] << 8;
 8000774:	7c3b      	ldrb	r3, [r7, #16]
 8000776:	021b      	lsls	r3, r3, #8
 8000778:	b21a      	sxth	r2, r3
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
			FT_Data_Struct->oil_pressure 	 |= buffer[1];
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	f9b3 204c 	ldrsh.w	r2, [r3, #76]	; 0x4c
 8000786:	7c7b      	ldrb	r3, [r7, #17]
 8000788:	b21b      	sxth	r3, r3
 800078a:	4313      	orrs	r3, r2
 800078c:	b21a      	sxth	r2, r3
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
			FT_Data_Struct->fuel_pressure 	  = buffer[2] << 8;
 8000794:	7cbb      	ldrb	r3, [r7, #18]
 8000796:	021b      	lsls	r3, r3, #8
 8000798:	b21a      	sxth	r2, r3
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
			FT_Data_Struct->fuel_pressure 	 |= buffer[3];
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	f9b3 2040 	ldrsh.w	r2, [r3, #64]	; 0x40
 80007a6:	7cfb      	ldrb	r3, [r7, #19]
 80007a8:	b21b      	sxth	r3, r3
 80007aa:	4313      	orrs	r3, r2
 80007ac:	b21a      	sxth	r2, r3
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
			FT_Data_Struct->coolant_pressure  = buffer[4] << 8;
 80007b4:	7d3b      	ldrb	r3, [r7, #20]
 80007b6:	021b      	lsls	r3, r3, #8
 80007b8:	b21a      	sxth	r2, r3
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	879a      	strh	r2, [r3, #60]	; 0x3c
			FT_Data_Struct->coolant_pressure |= buffer[5];
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	f9b3 203c 	ldrsh.w	r2, [r3, #60]	; 0x3c
 80007c4:	7d7b      	ldrb	r3, [r7, #21]
 80007c6:	b21b      	sxth	r3, r3
 80007c8:	4313      	orrs	r3, r2
 80007ca:	b21a      	sxth	r2, r3
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	879a      	strh	r2, [r3, #60]	; 0x3c
			FT_Data_Struct->gear  			  = buffer[6] << 8;
 80007d0:	7dbb      	ldrb	r3, [r7, #22]
 80007d2:	021b      	lsls	r3, r3, #8
 80007d4:	b21a      	sxth	r2, r3
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
			FT_Data_Struct->gear 			 |= buffer[7];
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	f9b3 2044 	ldrsh.w	r2, [r3, #68]	; 0x44
 80007e2:	7dfb      	ldrb	r3, [r7, #23]
 80007e4:	b21b      	sxth	r3, r3
 80007e6:	4313      	orrs	r3, r2
 80007e8:	b21a      	sxth	r2, r3
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

			return;
 80007f0:	e320      	b.n	8000e34 <FT_CAN_ReceiveData+0x814>
		}

		else if((ExtId & 0xFFF) == 0x602)
 80007f2:	69bb      	ldr	r3, [r7, #24]
 80007f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80007f8:	f240 6202 	movw	r2, #1538	; 0x602
 80007fc:	4293      	cmp	r3, r2
 80007fe:	d140      	bne.n	8000882 <FT_CAN_ReceiveData+0x262>
		{
			FT_Data_Struct->lambda  		 = buffer[0] << 8;
 8000800:	7c3b      	ldrb	r3, [r7, #16]
 8000802:	021b      	lsls	r3, r3, #8
 8000804:	b21a      	sxth	r2, r3
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
			FT_Data_Struct->lambda 			|= buffer[1];
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	f9b3 2046 	ldrsh.w	r2, [r3, #70]	; 0x46
 8000812:	7c7b      	ldrb	r3, [r7, #17]
 8000814:	b21b      	sxth	r3, r3
 8000816:	4313      	orrs	r3, r2
 8000818:	b21a      	sxth	r2, r3
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
			FT_Data_Struct->rpm  			 = buffer[2] << 8;
 8000820:	7cbb      	ldrb	r3, [r7, #18]
 8000822:	021b      	lsls	r3, r3, #8
 8000824:	b21a      	sxth	r2, r3
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
			FT_Data_Struct->rpm 			|= buffer[3];
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	f9b3 2052 	ldrsh.w	r2, [r3, #82]	; 0x52
 8000832:	7cfb      	ldrb	r3, [r7, #19]
 8000834:	b21b      	sxth	r3, r3
 8000836:	4313      	orrs	r3, r2
 8000838:	b21a      	sxth	r2, r3
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
			FT_Data_Struct->oil_temperature  = buffer[4] << 8;
 8000840:	7d3b      	ldrb	r3, [r7, #20]
 8000842:	021b      	lsls	r3, r3, #8
 8000844:	b21a      	sxth	r2, r3
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
			FT_Data_Struct->oil_temperature |= buffer[5];
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	f9b3 204e 	ldrsh.w	r2, [r3, #78]	; 0x4e
 8000852:	7d7b      	ldrb	r3, [r7, #21]
 8000854:	b21b      	sxth	r3, r3
 8000856:	4313      	orrs	r3, r2
 8000858:	b21a      	sxth	r2, r3
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
			FT_Data_Struct->pit_limiter  	 = buffer[6] << 8;
 8000860:	7dbb      	ldrb	r3, [r7, #22]
 8000862:	021b      	lsls	r3, r3, #8
 8000864:	b21a      	sxth	r2, r3
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
			FT_Data_Struct->pit_limiter 	|= buffer[7];
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	f9b3 2050 	ldrsh.w	r2, [r3, #80]	; 0x50
 8000872:	7dfb      	ldrb	r3, [r7, #23]
 8000874:	b21b      	sxth	r3, r3
 8000876:	4313      	orrs	r3, r2
 8000878:	b21a      	sxth	r2, r3
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

			return;
 8000880:	e2d8      	b.n	8000e34 <FT_CAN_ReceiveData+0x814>
		}

		else if((ExtId & 0xFFF) == 0x603)
 8000882:	69bb      	ldr	r3, [r7, #24]
 8000884:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000888:	f240 6203 	movw	r2, #1539	; 0x603
 800088c:	4293      	cmp	r3, r2
 800088e:	d140      	bne.n	8000912 <FT_CAN_ReceiveData+0x2f2>
		{
			FT_Data_Struct->wheel_speed_fr	 = buffer[0] << 8;
 8000890:	7c3b      	ldrb	r3, [r7, #16]
 8000892:	021b      	lsls	r3, r3, #8
 8000894:	b21a      	sxth	r2, r3
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
			FT_Data_Struct->wheel_speed_fr	|= buffer[1];
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	f9b3 2058 	ldrsh.w	r2, [r3, #88]	; 0x58
 80008a2:	7c7b      	ldrb	r3, [r7, #17]
 80008a4:	b21b      	sxth	r3, r3
 80008a6:	4313      	orrs	r3, r2
 80008a8:	b21a      	sxth	r2, r3
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
			FT_Data_Struct->wheel_speed_fl	 = buffer[2] << 8;
 80008b0:	7cbb      	ldrb	r3, [r7, #18]
 80008b2:	021b      	lsls	r3, r3, #8
 80008b4:	b21a      	sxth	r2, r3
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
			FT_Data_Struct->wheel_speed_fl	|= buffer[3];
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	f9b3 2056 	ldrsh.w	r2, [r3, #86]	; 0x56
 80008c2:	7cfb      	ldrb	r3, [r7, #19]
 80008c4:	b21b      	sxth	r3, r3
 80008c6:	4313      	orrs	r3, r2
 80008c8:	b21a      	sxth	r2, r3
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
			FT_Data_Struct->wheel_speed_rr	 = buffer[4] << 8;
 80008d0:	7d3b      	ldrb	r3, [r7, #20]
 80008d2:	021b      	lsls	r3, r3, #8
 80008d4:	b21a      	sxth	r2, r3
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
			FT_Data_Struct->wheel_speed_rr	|= buffer[5];
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	f9b3 205c 	ldrsh.w	r2, [r3, #92]	; 0x5c
 80008e2:	7d7b      	ldrb	r3, [r7, #21]
 80008e4:	b21b      	sxth	r3, r3
 80008e6:	4313      	orrs	r3, r2
 80008e8:	b21a      	sxth	r2, r3
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
			FT_Data_Struct->wheel_speed_rl 	 = buffer[6] << 8;
 80008f0:	7dbb      	ldrb	r3, [r7, #22]
 80008f2:	021b      	lsls	r3, r3, #8
 80008f4:	b21a      	sxth	r2, r3
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
			FT_Data_Struct->wheel_speed_rl 	|= buffer[7];
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	f9b3 205a 	ldrsh.w	r2, [r3, #90]	; 0x5a
 8000902:	7dfb      	ldrb	r3, [r7, #23]
 8000904:	b21b      	sxth	r3, r3
 8000906:	4313      	orrs	r3, r2
 8000908:	b21a      	sxth	r2, r3
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

			return;
 8000910:	e290      	b.n	8000e34 <FT_CAN_ReceiveData+0x814>
		}

		else if((ExtId & 0xFFF) == 0x606)
 8000912:	69bb      	ldr	r3, [r7, #24]
 8000914:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000918:	f240 6206 	movw	r2, #1542	; 0x606
 800091c:	4293      	cmp	r3, r2
 800091e:	d138      	bne.n	8000992 <FT_CAN_ReceiveData+0x372>
		{
			FT_Data_Struct->accel_long		 = buffer[0] << 8;
 8000920:	7c3b      	ldrb	r3, [r7, #16]
 8000922:	021b      	lsls	r3, r3, #8
 8000924:	b21a      	sxth	r2, r3
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	869a      	strh	r2, [r3, #52]	; 0x34
			FT_Data_Struct->accel_long		|= buffer[1];
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	f9b3 2034 	ldrsh.w	r2, [r3, #52]	; 0x34
 8000930:	7c7b      	ldrb	r3, [r7, #17]
 8000932:	b21b      	sxth	r3, r3
 8000934:	4313      	orrs	r3, r2
 8000936:	b21a      	sxth	r2, r3
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	869a      	strh	r2, [r3, #52]	; 0x34
			FT_Data_Struct->accel_lat		 = buffer[2] << 8;
 800093c:	7cbb      	ldrb	r3, [r7, #18]
 800093e:	021b      	lsls	r3, r3, #8
 8000940:	b21a      	sxth	r2, r3
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	865a      	strh	r2, [r3, #50]	; 0x32
			FT_Data_Struct->accel_lat		|= buffer[3];
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	f9b3 2032 	ldrsh.w	r2, [r3, #50]	; 0x32
 800094c:	7cfb      	ldrb	r3, [r7, #19]
 800094e:	b21b      	sxth	r3, r3
 8000950:	4313      	orrs	r3, r2
 8000952:	b21a      	sxth	r2, r3
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	865a      	strh	r2, [r3, #50]	; 0x32
			FT_Data_Struct->angle_pitch	 = buffer[4] << 8;
 8000958:	7d3b      	ldrb	r3, [r7, #20]
 800095a:	021b      	lsls	r3, r3, #8
 800095c:	b21a      	sxth	r2, r3
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	86da      	strh	r2, [r3, #54]	; 0x36
			FT_Data_Struct->angle_pitch	|= buffer[5];
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	f9b3 2036 	ldrsh.w	r2, [r3, #54]	; 0x36
 8000968:	7d7b      	ldrb	r3, [r7, #21]
 800096a:	b21b      	sxth	r3, r3
 800096c:	4313      	orrs	r3, r2
 800096e:	b21a      	sxth	r2, r3
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	86da      	strh	r2, [r3, #54]	; 0x36
			FT_Data_Struct->angle_roll	 = buffer[6] << 8;
 8000974:	7dbb      	ldrb	r3, [r7, #22]
 8000976:	021b      	lsls	r3, r3, #8
 8000978:	b21a      	sxth	r2, r3
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	871a      	strh	r2, [r3, #56]	; 0x38
			FT_Data_Struct->angle_roll	|= buffer[7];
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	f9b3 2038 	ldrsh.w	r2, [r3, #56]	; 0x38
 8000984:	7dfb      	ldrb	r3, [r7, #23]
 8000986:	b21b      	sxth	r3, r3
 8000988:	4313      	orrs	r3, r2
 800098a:	b21a      	sxth	r2, r3
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	871a      	strh	r2, [r3, #56]	; 0x38

			return;
 8000990:	e250      	b.n	8000e34 <FT_CAN_ReceiveData+0x814>
		}

		else if((ExtId & 0xFFF) == 0x607)
 8000992:	69bb      	ldr	r3, [r7, #24]
 8000994:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000998:	f240 6207 	movw	r2, #1543	; 0x607
 800099c:	4293      	cmp	r3, r2
 800099e:	d120      	bne.n	80009e2 <FT_CAN_ReceiveData+0x3c2>
		{
			FT_Data_Struct->lambda_correction  = buffer[0] << 8;
 80009a0:	7c3b      	ldrb	r3, [r7, #16]
 80009a2:	021b      	lsls	r3, r3, #8
 80009a4:	b21a      	sxth	r2, r3
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
			FT_Data_Struct->lambda_correction |= buffer[1];
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	f9b3 2048 	ldrsh.w	r2, [r3, #72]	; 0x48
 80009b2:	7c7b      	ldrb	r3, [r7, #17]
 80009b4:	b21b      	sxth	r3, r3
 80009b6:	4313      	orrs	r3, r2
 80009b8:	b21a      	sxth	r2, r3
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
			FT_Data_Struct->fuel_flow_total	   = buffer[2] << 8;
 80009c0:	7cbb      	ldrb	r3, [r7, #18]
 80009c2:	021b      	lsls	r3, r3, #8
 80009c4:	b21a      	sxth	r2, r3
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
			FT_Data_Struct->fuel_flow_total	  |= buffer[3];
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	f9b3 2042 	ldrsh.w	r2, [r3, #66]	; 0x42
 80009d2:	7cfb      	ldrb	r3, [r7, #19]
 80009d4:	b21b      	sxth	r3, r3
 80009d6:	4313      	orrs	r3, r2
 80009d8:	b21a      	sxth	r2, r3
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42

			return;
 80009e0:	e228      	b.n	8000e34 <FT_CAN_ReceiveData+0x814>
		}

#ifndef FT_CAN_FIXED
		else if((ExtId & 0xFF) == 0xFF)
 80009e2:	69bb      	ldr	r3, [r7, #24]
 80009e4:	b2db      	uxtb	r3, r3
 80009e6:	2bff      	cmp	r3, #255	; 0xff
 80009e8:	f040 8224 	bne.w	8000e34 <FT_CAN_ReceiveData+0x814>
		{
			FT_Data_Struct->data_id  	  = buffer[0] << 8;
 80009ec:	7c3b      	ldrb	r3, [r7, #16]
 80009ee:	b29b      	uxth	r3, r3
 80009f0:	021b      	lsls	r3, r3, #8
 80009f2:	b29a      	uxth	r2, r3
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
			FT_Data_Struct->data_id 	 |= buffer[1];
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8000a00:	7c7b      	ldrb	r3, [r7, #17]
 8000a02:	b29b      	uxth	r3, r3
 8000a04:	4313      	orrs	r3, r2
 8000a06:	b29a      	uxth	r2, r3
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
			FT_Data_Struct->data_content  = buffer[2] << 8;
 8000a0e:	7cbb      	ldrb	r3, [r7, #18]
 8000a10:	b29b      	uxth	r3, r3
 8000a12:	021b      	lsls	r3, r3, #8
 8000a14:	b29a      	uxth	r2, r3
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
			FT_Data_Struct->data_content |= buffer[3];
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	f8b3 205e 	ldrh.w	r2, [r3, #94]	; 0x5e
 8000a22:	7cfb      	ldrb	r3, [r7, #19]
 8000a24:	b29b      	uxth	r3, r3
 8000a26:	4313      	orrs	r3, r2
 8000a28:	b29a      	uxth	r2, r3
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

			FT_CAN_ProcessData(FT_Data_Struct);
 8000a30:	6878      	ldr	r0, [r7, #4]
 8000a32:	f000 fa03 	bl	8000e3c <FT_CAN_ProcessData>

			if(DLC == 8)
 8000a36:	7fbb      	ldrb	r3, [r7, #30]
 8000a38:	2b08      	cmp	r3, #8
 8000a3a:	f040 81fa 	bne.w	8000e32 <FT_CAN_ReceiveData+0x812>
			{
				FT_Data_Struct->data_id  	  = buffer[4] << 8;
 8000a3e:	7d3b      	ldrb	r3, [r7, #20]
 8000a40:	b29b      	uxth	r3, r3
 8000a42:	021b      	lsls	r3, r3, #8
 8000a44:	b29a      	uxth	r2, r3
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
				FT_Data_Struct->data_id 	 |= buffer[5];
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8000a52:	7d7b      	ldrb	r3, [r7, #21]
 8000a54:	b29b      	uxth	r3, r3
 8000a56:	4313      	orrs	r3, r2
 8000a58:	b29a      	uxth	r2, r3
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
				FT_Data_Struct->data_content  = buffer[6] << 8;
 8000a60:	7dbb      	ldrb	r3, [r7, #22]
 8000a62:	b29b      	uxth	r3, r3
 8000a64:	021b      	lsls	r3, r3, #8
 8000a66:	b29a      	uxth	r2, r3
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
				FT_Data_Struct->data_content |= buffer[7];
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	f8b3 205e 	ldrh.w	r2, [r3, #94]	; 0x5e
 8000a74:	7dfb      	ldrb	r3, [r7, #23]
 8000a76:	b29b      	uxth	r3, r3
 8000a78:	4313      	orrs	r3, r2
 8000a7a:	b29a      	uxth	r2, r3
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

				FT_CAN_ProcessData(FT_Data_Struct);
 8000a82:	6878      	ldr	r0, [r7, #4]
 8000a84:	f000 f9da 	bl	8000e3c <FT_CAN_ProcessData>
			}

			return;
 8000a88:	e1d3      	b.n	8000e32 <FT_CAN_ReceiveData+0x812>
		}
	}

	else if((((ExtId / 0x800) & 0x07) == 0x02))// || ((((ExtId / 0x800) & 0x07) == 0x03)))
 8000a8a:	69bb      	ldr	r3, [r7, #24]
 8000a8c:	0adb      	lsrs	r3, r3, #11
 8000a8e:	f003 0307 	and.w	r3, r3, #7
 8000a92:	2b02      	cmp	r3, #2
 8000a94:	f040 81ce 	bne.w	8000e34 <FT_CAN_ReceiveData+0x814>
	{
		if(buffer[0] == 0xFF)
 8000a98:	7c3b      	ldrb	r3, [r7, #16]
 8000a9a:	2bff      	cmp	r3, #255	; 0xff
 8000a9c:	d125      	bne.n	8000aea <FT_CAN_ReceiveData+0x4ca>
		{
			FT_Data_Struct->data_id  	  = buffer[1] << 8;
 8000a9e:	7c7b      	ldrb	r3, [r7, #17]
 8000aa0:	b29b      	uxth	r3, r3
 8000aa2:	021b      	lsls	r3, r3, #8
 8000aa4:	b29a      	uxth	r2, r3
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
			FT_Data_Struct->data_id 	 |= buffer[2];
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8000ab2:	7cbb      	ldrb	r3, [r7, #18]
 8000ab4:	b29b      	uxth	r3, r3
 8000ab6:	4313      	orrs	r3, r2
 8000ab8:	b29a      	uxth	r2, r3
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
			FT_Data_Struct->data_content  = buffer[3] << 8;
 8000ac0:	7cfb      	ldrb	r3, [r7, #19]
 8000ac2:	b29b      	uxth	r3, r3
 8000ac4:	021b      	lsls	r3, r3, #8
 8000ac6:	b29a      	uxth	r2, r3
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
			FT_Data_Struct->data_content |= buffer[4];
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	f8b3 205e 	ldrh.w	r2, [r3, #94]	; 0x5e
 8000ad4:	7d3b      	ldrb	r3, [r7, #20]
 8000ad6:	b29b      	uxth	r3, r3
 8000ad8:	4313      	orrs	r3, r2
 8000ada:	b29a      	uxth	r2, r3
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
			FT_CAN_ProcessData(FT_Data_Struct);
 8000ae2:	6878      	ldr	r0, [r7, #4]
 8000ae4:	f000 f9aa 	bl	8000e3c <FT_CAN_ProcessData>

			return;
 8000ae8:	e1a4      	b.n	8000e34 <FT_CAN_ReceiveData+0x814>

		//Segmented Messages
		else
		{
			//First Message
			if(buffer[0] == 0)
 8000aea:	7c3b      	ldrb	r3, [r7, #16]
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d141      	bne.n	8000b74 <FT_CAN_ReceiveData+0x554>
			{
				FT_Data_Struct->data_length   = buffer[1] << 8;
 8000af0:	7c7b      	ldrb	r3, [r7, #17]
 8000af2:	b29b      	uxth	r3, r3
 8000af4:	021b      	lsls	r3, r3, #8
 8000af6:	b29a      	uxth	r2, r3
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
				FT_Data_Struct->data_length  |= buffer[2];
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 8000b04:	7cbb      	ldrb	r3, [r7, #18]
 8000b06:	b29b      	uxth	r3, r3
 8000b08:	4313      	orrs	r3, r2
 8000b0a:	b29a      	uxth	r2, r3
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

				FT_Data_Struct->data_id  	  = buffer[3] << 8;
 8000b12:	7cfb      	ldrb	r3, [r7, #19]
 8000b14:	b29b      	uxth	r3, r3
 8000b16:	021b      	lsls	r3, r3, #8
 8000b18:	b29a      	uxth	r2, r3
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
				FT_Data_Struct->data_id 	 |= buffer[4];
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8000b26:	7d3b      	ldrb	r3, [r7, #20]
 8000b28:	b29b      	uxth	r3, r3
 8000b2a:	4313      	orrs	r3, r2
 8000b2c:	b29a      	uxth	r2, r3
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
				FT_Data_Struct->data_content  = buffer[5] << 8;
 8000b34:	7d7b      	ldrb	r3, [r7, #21]
 8000b36:	b29b      	uxth	r3, r3
 8000b38:	021b      	lsls	r3, r3, #8
 8000b3a:	b29a      	uxth	r2, r3
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
				FT_Data_Struct->data_content |= buffer[6];
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	f8b3 205e 	ldrh.w	r2, [r3, #94]	; 0x5e
 8000b48:	7dbb      	ldrb	r3, [r7, #22]
 8000b4a:	b29b      	uxth	r3, r3
 8000b4c:	4313      	orrs	r3, r2
 8000b4e:	b29a      	uxth	r2, r3
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
				FT_CAN_ProcessData(FT_Data_Struct);
 8000b56:	6878      	ldr	r0, [r7, #4]
 8000b58:	f000 f970 	bl	8000e3c <FT_CAN_ProcessData>

				FT_Data_Struct->data_id = buffer[7] << 8;
 8000b5c:	7dfb      	ldrb	r3, [r7, #23]
 8000b5e:	b29b      	uxth	r3, r3
 8000b60:	021b      	lsls	r3, r3, #8
 8000b62:	b29a      	uxth	r2, r3
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
				FT_Data_Struct->data_last_seg = 0;
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64

				return;
 8000b72:	e15f      	b.n	8000e34 <FT_CAN_ReceiveData+0x814>
			}
			//Messages 1, 5, etc
			else if((buffer[0] % 4) == 1)
 8000b74:	7c3b      	ldrb	r3, [r7, #16]
 8000b76:	f003 0303 	and.w	r3, r3, #3
 8000b7a:	b2db      	uxtb	r3, r3
 8000b7c:	2b01      	cmp	r3, #1
 8000b7e:	d153      	bne.n	8000c28 <FT_CAN_ReceiveData+0x608>
			{
				if(buffer[0] == (FT_Data_Struct->data_last_seg + 1))
 8000b80:	7c3b      	ldrb	r3, [r7, #16]
 8000b82:	461a      	mov	r2, r3
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8000b8a:	3301      	adds	r3, #1
 8000b8c:	429a      	cmp	r2, r3
 8000b8e:	d11d      	bne.n	8000bcc <FT_CAN_ReceiveData+0x5ac>
				{
					FT_Data_Struct->data_id 	 |= buffer[1];
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8000b96:	7c7b      	ldrb	r3, [r7, #17]
 8000b98:	b29b      	uxth	r3, r3
 8000b9a:	4313      	orrs	r3, r2
 8000b9c:	b29a      	uxth	r2, r3
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
					FT_Data_Struct->data_content  = buffer[2] << 8;
 8000ba4:	7cbb      	ldrb	r3, [r7, #18]
 8000ba6:	b29b      	uxth	r3, r3
 8000ba8:	021b      	lsls	r3, r3, #8
 8000baa:	b29a      	uxth	r2, r3
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
					FT_Data_Struct->data_content |= buffer[3];
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	f8b3 205e 	ldrh.w	r2, [r3, #94]	; 0x5e
 8000bb8:	7cfb      	ldrb	r3, [r7, #19]
 8000bba:	b29b      	uxth	r3, r3
 8000bbc:	4313      	orrs	r3, r2
 8000bbe:	b29a      	uxth	r2, r3
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
					FT_CAN_ProcessData(FT_Data_Struct);
 8000bc6:	6878      	ldr	r0, [r7, #4]
 8000bc8:	f000 f938 	bl	8000e3c <FT_CAN_ProcessData>
				}

				if(DLC == 8)
 8000bcc:	7fbb      	ldrb	r3, [r7, #30]
 8000bce:	2b08      	cmp	r3, #8
 8000bd0:	d124      	bne.n	8000c1c <FT_CAN_ReceiveData+0x5fc>
				{
					FT_Data_Struct->data_id  	  = buffer[4] << 8;
 8000bd2:	7d3b      	ldrb	r3, [r7, #20]
 8000bd4:	b29b      	uxth	r3, r3
 8000bd6:	021b      	lsls	r3, r3, #8
 8000bd8:	b29a      	uxth	r2, r3
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
					FT_Data_Struct->data_id 	 |= buffer[5];
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8000be6:	7d7b      	ldrb	r3, [r7, #21]
 8000be8:	b29b      	uxth	r3, r3
 8000bea:	4313      	orrs	r3, r2
 8000bec:	b29a      	uxth	r2, r3
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
					FT_Data_Struct->data_content  = buffer[6] << 8;
 8000bf4:	7dbb      	ldrb	r3, [r7, #22]
 8000bf6:	b29b      	uxth	r3, r3
 8000bf8:	021b      	lsls	r3, r3, #8
 8000bfa:	b29a      	uxth	r2, r3
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
					FT_Data_Struct->data_content |= buffer[7];
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	f8b3 205e 	ldrh.w	r2, [r3, #94]	; 0x5e
 8000c08:	7dfb      	ldrb	r3, [r7, #23]
 8000c0a:	b29b      	uxth	r3, r3
 8000c0c:	4313      	orrs	r3, r2
 8000c0e:	b29a      	uxth	r2, r3
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
					FT_CAN_ProcessData(FT_Data_Struct);
 8000c16:	6878      	ldr	r0, [r7, #4]
 8000c18:	f000 f910 	bl	8000e3c <FT_CAN_ProcessData>
				}

				FT_Data_Struct->data_last_seg = buffer[0];
 8000c1c:	7c3b      	ldrb	r3, [r7, #16]
 8000c1e:	b29a      	uxth	r2, r3
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64

				return;
 8000c26:	e105      	b.n	8000e34 <FT_CAN_ReceiveData+0x814>
			}
			//messages 2, 6, etc
			else if((buffer[0] % 4) == 2)
 8000c28:	7c3b      	ldrb	r3, [r7, #16]
 8000c2a:	f003 0303 	and.w	r3, r3, #3
 8000c2e:	b2db      	uxtb	r3, r3
 8000c30:	2b02      	cmp	r3, #2
 8000c32:	d145      	bne.n	8000cc0 <FT_CAN_ReceiveData+0x6a0>
			{
				FT_Data_Struct->data_id  	  = buffer[1] << 8;
 8000c34:	7c7b      	ldrb	r3, [r7, #17]
 8000c36:	b29b      	uxth	r3, r3
 8000c38:	021b      	lsls	r3, r3, #8
 8000c3a:	b29a      	uxth	r2, r3
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
				FT_Data_Struct->data_id 	 |= buffer[2];
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8000c48:	7cbb      	ldrb	r3, [r7, #18]
 8000c4a:	b29b      	uxth	r3, r3
 8000c4c:	4313      	orrs	r3, r2
 8000c4e:	b29a      	uxth	r2, r3
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
				FT_Data_Struct->data_content  = buffer[3] << 8;
 8000c56:	7cfb      	ldrb	r3, [r7, #19]
 8000c58:	b29b      	uxth	r3, r3
 8000c5a:	021b      	lsls	r3, r3, #8
 8000c5c:	b29a      	uxth	r2, r3
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
				FT_Data_Struct->data_content |= buffer[4];
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	f8b3 205e 	ldrh.w	r2, [r3, #94]	; 0x5e
 8000c6a:	7d3b      	ldrb	r3, [r7, #20]
 8000c6c:	b29b      	uxth	r3, r3
 8000c6e:	4313      	orrs	r3, r2
 8000c70:	b29a      	uxth	r2, r3
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
				FT_CAN_ProcessData(FT_Data_Struct);
 8000c78:	6878      	ldr	r0, [r7, #4]
 8000c7a:	f000 f8df 	bl	8000e3c <FT_CAN_ProcessData>

				if(DLC == 8)
 8000c7e:	7fbb      	ldrb	r3, [r7, #30]
 8000c80:	2b08      	cmp	r3, #8
 8000c82:	d117      	bne.n	8000cb4 <FT_CAN_ReceiveData+0x694>
				{
					FT_Data_Struct->data_id  	 = buffer[5] << 8;
 8000c84:	7d7b      	ldrb	r3, [r7, #21]
 8000c86:	b29b      	uxth	r3, r3
 8000c88:	021b      	lsls	r3, r3, #8
 8000c8a:	b29a      	uxth	r2, r3
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
					FT_Data_Struct->data_id 	|= buffer[6];
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8000c98:	7dbb      	ldrb	r3, [r7, #22]
 8000c9a:	b29b      	uxth	r3, r3
 8000c9c:	4313      	orrs	r3, r2
 8000c9e:	b29a      	uxth	r2, r3
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
					FT_Data_Struct->data_content = buffer[7] << 8;
 8000ca6:	7dfb      	ldrb	r3, [r7, #23]
 8000ca8:	b29b      	uxth	r3, r3
 8000caa:	021b      	lsls	r3, r3, #8
 8000cac:	b29a      	uxth	r2, r3
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
				}

				FT_Data_Struct->data_last_seg = buffer[0];
 8000cb4:	7c3b      	ldrb	r3, [r7, #16]
 8000cb6:	b29a      	uxth	r2, r3
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64

				return;
 8000cbe:	e0b9      	b.n	8000e34 <FT_CAN_ReceiveData+0x814>
			}
			//Messages 3, 7, etc
			else if((buffer[0] % 4) == 3)
 8000cc0:	7c3b      	ldrb	r3, [r7, #16]
 8000cc2:	f003 0303 	and.w	r3, r3, #3
 8000cc6:	b2db      	uxtb	r3, r3
 8000cc8:	2b03      	cmp	r3, #3
 8000cca:	d156      	bne.n	8000d7a <FT_CAN_ReceiveData+0x75a>
			{
				if(buffer[0] == (FT_Data_Struct->data_last_seg + 1))
 8000ccc:	7c3b      	ldrb	r3, [r7, #16]
 8000cce:	461a      	mov	r2, r3
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8000cd6:	3301      	adds	r3, #1
 8000cd8:	429a      	cmp	r2, r3
 8000cda:	d10c      	bne.n	8000cf6 <FT_CAN_ReceiveData+0x6d6>
				{
					FT_Data_Struct->data_content |= buffer[1];
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	f8b3 205e 	ldrh.w	r2, [r3, #94]	; 0x5e
 8000ce2:	7c7b      	ldrb	r3, [r7, #17]
 8000ce4:	b29b      	uxth	r3, r3
 8000ce6:	4313      	orrs	r3, r2
 8000ce8:	b29a      	uxth	r2, r3
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
					FT_CAN_ProcessData(FT_Data_Struct);
 8000cf0:	6878      	ldr	r0, [r7, #4]
 8000cf2:	f000 f8a3 	bl	8000e3c <FT_CAN_ProcessData>
				}

				if(DLC >= 6)
 8000cf6:	7fbb      	ldrb	r3, [r7, #30]
 8000cf8:	2b05      	cmp	r3, #5
 8000cfa:	d924      	bls.n	8000d46 <FT_CAN_ReceiveData+0x726>
				{
					FT_Data_Struct->data_id  	  = buffer[2] << 8;
 8000cfc:	7cbb      	ldrb	r3, [r7, #18]
 8000cfe:	b29b      	uxth	r3, r3
 8000d00:	021b      	lsls	r3, r3, #8
 8000d02:	b29a      	uxth	r2, r3
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
					FT_Data_Struct->data_id 	 |= buffer[3];
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8000d10:	7cfb      	ldrb	r3, [r7, #19]
 8000d12:	b29b      	uxth	r3, r3
 8000d14:	4313      	orrs	r3, r2
 8000d16:	b29a      	uxth	r2, r3
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
					FT_Data_Struct->data_content  = buffer[4] << 8;
 8000d1e:	7d3b      	ldrb	r3, [r7, #20]
 8000d20:	b29b      	uxth	r3, r3
 8000d22:	021b      	lsls	r3, r3, #8
 8000d24:	b29a      	uxth	r2, r3
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
					FT_Data_Struct->data_content |= buffer[5];
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	f8b3 205e 	ldrh.w	r2, [r3, #94]	; 0x5e
 8000d32:	7d7b      	ldrb	r3, [r7, #21]
 8000d34:	b29b      	uxth	r3, r3
 8000d36:	4313      	orrs	r3, r2
 8000d38:	b29a      	uxth	r2, r3
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
					FT_CAN_ProcessData(FT_Data_Struct);
 8000d40:	6878      	ldr	r0, [r7, #4]
 8000d42:	f000 f87b 	bl	8000e3c <FT_CAN_ProcessData>
				}

				if(DLC == 8)
 8000d46:	7fbb      	ldrb	r3, [r7, #30]
 8000d48:	2b08      	cmp	r3, #8
 8000d4a:	d110      	bne.n	8000d6e <FT_CAN_ReceiveData+0x74e>
				{
					FT_Data_Struct->data_id  = buffer[6] << 8;
 8000d4c:	7dbb      	ldrb	r3, [r7, #22]
 8000d4e:	b29b      	uxth	r3, r3
 8000d50:	021b      	lsls	r3, r3, #8
 8000d52:	b29a      	uxth	r2, r3
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
					FT_Data_Struct->data_id |= buffer[7];
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8000d60:	7dfb      	ldrb	r3, [r7, #23]
 8000d62:	b29b      	uxth	r3, r3
 8000d64:	4313      	orrs	r3, r2
 8000d66:	b29a      	uxth	r2, r3
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
				}

				FT_Data_Struct->data_last_seg = buffer[0];
 8000d6e:	7c3b      	ldrb	r3, [r7, #16]
 8000d70:	b29a      	uxth	r2, r3
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64

				return;
 8000d78:	e05c      	b.n	8000e34 <FT_CAN_ReceiveData+0x814>
			}
			//Messages 4, 8, etc
			else if((buffer[0] % 4) == 0)
 8000d7a:	7c3b      	ldrb	r3, [r7, #16]
 8000d7c:	f003 0303 	and.w	r3, r3, #3
 8000d80:	b2db      	uxtb	r3, r3
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d156      	bne.n	8000e34 <FT_CAN_ReceiveData+0x814>
			{
				if(buffer[0] == (FT_Data_Struct->data_last_seg + 1))
 8000d86:	7c3b      	ldrb	r3, [r7, #16]
 8000d88:	461a      	mov	r2, r3
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8000d90:	3301      	adds	r3, #1
 8000d92:	429a      	cmp	r2, r3
 8000d94:	d113      	bne.n	8000dbe <FT_CAN_ReceiveData+0x79e>
				{
					FT_Data_Struct->data_content  = buffer[1] << 8;
 8000d96:	7c7b      	ldrb	r3, [r7, #17]
 8000d98:	b29b      	uxth	r3, r3
 8000d9a:	021b      	lsls	r3, r3, #8
 8000d9c:	b29a      	uxth	r2, r3
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
					FT_Data_Struct->data_content |= buffer[2];
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	f8b3 205e 	ldrh.w	r2, [r3, #94]	; 0x5e
 8000daa:	7cbb      	ldrb	r3, [r7, #18]
 8000dac:	b29b      	uxth	r3, r3
 8000dae:	4313      	orrs	r3, r2
 8000db0:	b29a      	uxth	r2, r3
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
					FT_CAN_ProcessData(FT_Data_Struct);
 8000db8:	6878      	ldr	r0, [r7, #4]
 8000dba:	f000 f83f 	bl	8000e3c <FT_CAN_ProcessData>
				}

				if(DLC >= 7)
 8000dbe:	7fbb      	ldrb	r3, [r7, #30]
 8000dc0:	2b06      	cmp	r3, #6
 8000dc2:	d924      	bls.n	8000e0e <FT_CAN_ReceiveData+0x7ee>
				{
					FT_Data_Struct->data_id  	  = buffer[3] << 8;
 8000dc4:	7cfb      	ldrb	r3, [r7, #19]
 8000dc6:	b29b      	uxth	r3, r3
 8000dc8:	021b      	lsls	r3, r3, #8
 8000dca:	b29a      	uxth	r2, r3
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
					FT_Data_Struct->data_id 	 |= buffer[4];
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8000dd8:	7d3b      	ldrb	r3, [r7, #20]
 8000dda:	b29b      	uxth	r3, r3
 8000ddc:	4313      	orrs	r3, r2
 8000dde:	b29a      	uxth	r2, r3
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
					FT_Data_Struct->data_content  = buffer[5] << 8;
 8000de6:	7d7b      	ldrb	r3, [r7, #21]
 8000de8:	b29b      	uxth	r3, r3
 8000dea:	021b      	lsls	r3, r3, #8
 8000dec:	b29a      	uxth	r2, r3
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
					FT_Data_Struct->data_content |= buffer[6];
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	f8b3 205e 	ldrh.w	r2, [r3, #94]	; 0x5e
 8000dfa:	7dbb      	ldrb	r3, [r7, #22]
 8000dfc:	b29b      	uxth	r3, r3
 8000dfe:	4313      	orrs	r3, r2
 8000e00:	b29a      	uxth	r2, r3
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
					FT_CAN_ProcessData(FT_Data_Struct);
 8000e08:	6878      	ldr	r0, [r7, #4]
 8000e0a:	f000 f817 	bl	8000e3c <FT_CAN_ProcessData>
				}

				if(DLC == 8)
 8000e0e:	7fbb      	ldrb	r3, [r7, #30]
 8000e10:	2b08      	cmp	r3, #8
 8000e12:	d106      	bne.n	8000e22 <FT_CAN_ReceiveData+0x802>
					FT_Data_Struct->data_id	= buffer[7] << 8;
 8000e14:	7dfb      	ldrb	r3, [r7, #23]
 8000e16:	b29b      	uxth	r3, r3
 8000e18:	021b      	lsls	r3, r3, #8
 8000e1a:	b29a      	uxth	r2, r3
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

				FT_Data_Struct->data_last_seg = buffer[0];
 8000e22:	7c3b      	ldrb	r3, [r7, #16]
 8000e24:	b29a      	uxth	r2, r3
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64

				return;
 8000e2c:	e002      	b.n	8000e34 <FT_CAN_ReceiveData+0x814>
		return;
 8000e2e:	bf00      	nop
 8000e30:	e000      	b.n	8000e34 <FT_CAN_ReceiveData+0x814>
			return;
 8000e32:	bf00      	nop
			}
		}
#endif
	}
}
 8000e34:	3720      	adds	r7, #32
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}
	...

08000e3c <FT_CAN_ProcessData>:

#ifndef FT_CAN_FIXED

static void FT_CAN_ProcessData(FT_Data* FT_Data_Struct)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b084      	sub	sp, #16
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
	uint16_t id = FT_Data_Struct->data_id;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8000e4a:	81fb      	strh	r3, [r7, #14]
	uint16_t data = FT_Data_Struct->data_content;
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8000e52:	81bb      	strh	r3, [r7, #12]

	if((id & 0x1) == 0x1)
 8000e54:	89fb      	ldrh	r3, [r7, #14]
 8000e56:	f003 0301 	and.w	r3, r3, #1
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	f040 8244 	bne.w	80012e8 <FT_CAN_ProcessData+0x4ac>
		return;


	switch(id >> 1)
 8000e60:	89fb      	ldrh	r3, [r7, #14]
 8000e62:	085b      	lsrs	r3, r3, #1
 8000e64:	b29b      	uxth	r3, r3
 8000e66:	2b8d      	cmp	r3, #141	; 0x8d
 8000e68:	f300 8166 	bgt.w	8001138 <FT_CAN_ProcessData+0x2fc>
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	dc41      	bgt.n	8000ef4 <FT_CAN_ProcessData+0xb8>
 8000e70:	e233      	b.n	80012da <FT_CAN_ProcessData+0x49e>
 8000e72:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8000e76:	2b1b      	cmp	r3, #27
 8000e78:	f200 822f 	bhi.w	80012da <FT_CAN_ProcessData+0x49e>
 8000e7c:	a201      	add	r2, pc, #4	; (adr r2, 8000e84 <FT_CAN_ProcessData+0x48>)
 8000e7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e82:	bf00      	nop
 8000e84:	080012a9 	.word	0x080012a9
 8000e88:	080012db 	.word	0x080012db
 8000e8c:	080012db 	.word	0x080012db
 8000e90:	080012db 	.word	0x080012db
 8000e94:	080012db 	.word	0x080012db
 8000e98:	080012db 	.word	0x080012db
 8000e9c:	080012db 	.word	0x080012db
 8000ea0:	080012db 	.word	0x080012db
 8000ea4:	080012db 	.word	0x080012db
 8000ea8:	080012db 	.word	0x080012db
 8000eac:	080012db 	.word	0x080012db
 8000eb0:	080012db 	.word	0x080012db
 8000eb4:	080012db 	.word	0x080012db
 8000eb8:	080012db 	.word	0x080012db
 8000ebc:	080012db 	.word	0x080012db
 8000ec0:	080012db 	.word	0x080012db
 8000ec4:	080012db 	.word	0x080012db
 8000ec8:	080012db 	.word	0x080012db
 8000ecc:	080012b3 	.word	0x080012b3
 8000ed0:	080012db 	.word	0x080012db
 8000ed4:	080012db 	.word	0x080012db
 8000ed8:	080012db 	.word	0x080012db
 8000edc:	080012db 	.word	0x080012db
 8000ee0:	080012db 	.word	0x080012db
 8000ee4:	080011d5 	.word	0x080011d5
 8000ee8:	080012bd 	.word	0x080012bd
 8000eec:	080012c7 	.word	0x080012c7
 8000ef0:	080012d1 	.word	0x080012d1
 8000ef4:	3b01      	subs	r3, #1
 8000ef6:	2b8c      	cmp	r3, #140	; 0x8c
 8000ef8:	f200 81ef 	bhi.w	80012da <FT_CAN_ProcessData+0x49e>
 8000efc:	a201      	add	r2, pc, #4	; (adr r2, 8000f04 <FT_CAN_ProcessData+0xc8>)
 8000efe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f02:	bf00      	nop
 8000f04:	0800114b 	.word	0x0800114b
 8000f08:	08001157 	.word	0x08001157
 8000f0c:	08001163 	.word	0x08001163
 8000f10:	0800116d 	.word	0x0800116d
 8000f14:	08001177 	.word	0x08001177
 8000f18:	08001183 	.word	0x08001183
 8000f1c:	0800118f 	.word	0x0800118f
 8000f20:	08001213 	.word	0x08001213
 8000f24:	0800121d 	.word	0x0800121d
 8000f28:	08001227 	.word	0x08001227
 8000f2c:	08001231 	.word	0x08001231
 8000f30:	080012db 	.word	0x080012db
 8000f34:	080012db 	.word	0x080012db
 8000f38:	080012db 	.word	0x080012db
 8000f3c:	080012db 	.word	0x080012db
 8000f40:	0800123b 	.word	0x0800123b
 8000f44:	08001199 	.word	0x08001199
 8000f48:	080012db 	.word	0x080012db
 8000f4c:	080012db 	.word	0x080012db
 8000f50:	080012db 	.word	0x080012db
 8000f54:	080012db 	.word	0x080012db
 8000f58:	080012db 	.word	0x080012db
 8000f5c:	080012db 	.word	0x080012db
 8000f60:	080012db 	.word	0x080012db
 8000f64:	080012db 	.word	0x080012db
 8000f68:	080012db 	.word	0x080012db
 8000f6c:	080012db 	.word	0x080012db
 8000f70:	080012db 	.word	0x080012db
 8000f74:	080012db 	.word	0x080012db
 8000f78:	080012db 	.word	0x080012db
 8000f7c:	080012db 	.word	0x080012db
 8000f80:	080012db 	.word	0x080012db
 8000f84:	080012db 	.word	0x080012db
 8000f88:	080012db 	.word	0x080012db
 8000f8c:	080012db 	.word	0x080012db
 8000f90:	080012db 	.word	0x080012db
 8000f94:	080012db 	.word	0x080012db
 8000f98:	080012db 	.word	0x080012db
 8000f9c:	080011a5 	.word	0x080011a5
 8000fa0:	080012db 	.word	0x080012db
 8000fa4:	080012db 	.word	0x080012db
 8000fa8:	080012db 	.word	0x080012db
 8000fac:	080012db 	.word	0x080012db
 8000fb0:	080012db 	.word	0x080012db
 8000fb4:	080012db 	.word	0x080012db
 8000fb8:	080012db 	.word	0x080012db
 8000fbc:	080012db 	.word	0x080012db
 8000fc0:	080012db 	.word	0x080012db
 8000fc4:	080012db 	.word	0x080012db
 8000fc8:	080012db 	.word	0x080012db
 8000fcc:	080012db 	.word	0x080012db
 8000fd0:	080012db 	.word	0x080012db
 8000fd4:	080012db 	.word	0x080012db
 8000fd8:	080012db 	.word	0x080012db
 8000fdc:	080012db 	.word	0x080012db
 8000fe0:	080012db 	.word	0x080012db
 8000fe4:	080012db 	.word	0x080012db
 8000fe8:	080012db 	.word	0x080012db
 8000fec:	080012db 	.word	0x080012db
 8000ff0:	080012db 	.word	0x080012db
 8000ff4:	080012db 	.word	0x080012db
 8000ff8:	080012db 	.word	0x080012db
 8000ffc:	080012db 	.word	0x080012db
 8001000:	080012db 	.word	0x080012db
 8001004:	080012db 	.word	0x080012db
 8001008:	080011b1 	.word	0x080011b1
 800100c:	080011e1 	.word	0x080011e1
 8001010:	080011eb 	.word	0x080011eb
 8001014:	080011f5 	.word	0x080011f5
 8001018:	080011ff 	.word	0x080011ff
 800101c:	08001209 	.word	0x08001209
 8001020:	08001245 	.word	0x08001245
 8001024:	0800124f 	.word	0x0800124f
 8001028:	08001259 	.word	0x08001259
 800102c:	08001263 	.word	0x08001263
 8001030:	0800126d 	.word	0x0800126d
 8001034:	08001277 	.word	0x08001277
 8001038:	08001281 	.word	0x08001281
 800103c:	0800128b 	.word	0x0800128b
 8001040:	08001295 	.word	0x08001295
 8001044:	0800129f 	.word	0x0800129f
 8001048:	080012db 	.word	0x080012db
 800104c:	080012db 	.word	0x080012db
 8001050:	080012db 	.word	0x080012db
 8001054:	080012db 	.word	0x080012db
 8001058:	080012db 	.word	0x080012db
 800105c:	080012db 	.word	0x080012db
 8001060:	080012db 	.word	0x080012db
 8001064:	080012db 	.word	0x080012db
 8001068:	080012db 	.word	0x080012db
 800106c:	080012db 	.word	0x080012db
 8001070:	080012db 	.word	0x080012db
 8001074:	080012db 	.word	0x080012db
 8001078:	080012db 	.word	0x080012db
 800107c:	080012db 	.word	0x080012db
 8001080:	080012db 	.word	0x080012db
 8001084:	080012db 	.word	0x080012db
 8001088:	080012db 	.word	0x080012db
 800108c:	080012db 	.word	0x080012db
 8001090:	080012db 	.word	0x080012db
 8001094:	080012db 	.word	0x080012db
 8001098:	080012db 	.word	0x080012db
 800109c:	080012db 	.word	0x080012db
 80010a0:	080012db 	.word	0x080012db
 80010a4:	080012db 	.word	0x080012db
 80010a8:	080012db 	.word	0x080012db
 80010ac:	080012db 	.word	0x080012db
 80010b0:	080012db 	.word	0x080012db
 80010b4:	080012db 	.word	0x080012db
 80010b8:	080012db 	.word	0x080012db
 80010bc:	080012db 	.word	0x080012db
 80010c0:	080012db 	.word	0x080012db
 80010c4:	080012db 	.word	0x080012db
 80010c8:	080012db 	.word	0x080012db
 80010cc:	080012db 	.word	0x080012db
 80010d0:	080012db 	.word	0x080012db
 80010d4:	080012db 	.word	0x080012db
 80010d8:	080012db 	.word	0x080012db
 80010dc:	080012db 	.word	0x080012db
 80010e0:	080012db 	.word	0x080012db
 80010e4:	080012db 	.word	0x080012db
 80010e8:	080012db 	.word	0x080012db
 80010ec:	080012db 	.word	0x080012db
 80010f0:	080012db 	.word	0x080012db
 80010f4:	080012db 	.word	0x080012db
 80010f8:	080012db 	.word	0x080012db
 80010fc:	080012db 	.word	0x080012db
 8001100:	080012db 	.word	0x080012db
 8001104:	080012db 	.word	0x080012db
 8001108:	080012db 	.word	0x080012db
 800110c:	080012db 	.word	0x080012db
 8001110:	080012db 	.word	0x080012db
 8001114:	080012db 	.word	0x080012db
 8001118:	080012db 	.word	0x080012db
 800111c:	080012db 	.word	0x080012db
 8001120:	080012db 	.word	0x080012db
 8001124:	080012db 	.word	0x080012db
 8001128:	080012db 	.word	0x080012db
 800112c:	080012db 	.word	0x080012db
 8001130:	080011bd 	.word	0x080011bd
 8001134:	080011c9 	.word	0x080011c9
 8001138:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800113c:	f280 80cd 	bge.w	80012da <FT_CAN_ProcessData+0x49e>
 8001140:	f5b3 7f9c 	cmp.w	r3, #312	; 0x138
 8001144:	f6bf ae95 	bge.w	8000e72 <FT_CAN_ProcessData+0x36>
 8001148:	e0c7      	b.n	80012da <FT_CAN_ProcessData+0x49e>
	{
		case 0x0001: //TPS
			FT_Data_Struct->tps = data;
 800114a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
			break;
 8001154:	e0c1      	b.n	80012da <FT_CAN_ProcessData+0x49e>
		case 0x0002: //MAP
			FT_Data_Struct->map = data;
 8001156:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
			break;
 8001160:	e0bb      	b.n	80012da <FT_CAN_ProcessData+0x49e>
		case 0x0003: //IAT
			FT_Data_Struct->iat = data;
 8001162:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	87da      	strh	r2, [r3, #62]	; 0x3e
			break;
 800116a:	e0b6      	b.n	80012da <FT_CAN_ProcessData+0x49e>
		case 0x0004: //ECT
			FT_Data_Struct->ect = data;
 800116c:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	875a      	strh	r2, [r3, #58]	; 0x3a
			break;
 8001174:	e0b1      	b.n	80012da <FT_CAN_ProcessData+0x49e>
		case 0x0005: //Oil Pressure
			FT_Data_Struct->oil_pressure = data;
 8001176:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
			break;
 8001180:	e0ab      	b.n	80012da <FT_CAN_ProcessData+0x49e>
		case 0x0006: //Fuel Pressure
			FT_Data_Struct->fuel_pressure = data;
 8001182:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
			break;
 800118c:	e0a5      	b.n	80012da <FT_CAN_ProcessData+0x49e>
		case 0x0007: //Coolant Pressure
			FT_Data_Struct->coolant_pressure = data;
 800118e:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	879a      	strh	r2, [r3, #60]	; 0x3c
			break;
 8001196:	e0a0      	b.n	80012da <FT_CAN_ProcessData+0x49e>
		case 0x0011: //Gear
			FT_Data_Struct->gear = data;
 8001198:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
			break;
 80011a2:	e09a      	b.n	80012da <FT_CAN_ProcessData+0x49e>
		case 0x0027: //Exhaust Lambda
			FT_Data_Struct->lambda = data;
 80011a4:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
			break;
 80011ae:	e094      	b.n	80012da <FT_CAN_ProcessData+0x49e>
		case 0x0042: //RPM
			FT_Data_Struct->rpm = data;
 80011b0:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
			break;
 80011ba:	e08e      	b.n	80012da <FT_CAN_ProcessData+0x49e>
		case 0x008C: //Oil Temperature
			FT_Data_Struct->oil_temperature = data;
 80011bc:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
			break;
 80011c6:	e088      	b.n	80012da <FT_CAN_ProcessData+0x49e>
		case 0x008D: //Pit Limit Switch
			FT_Data_Struct->pit_limiter = data;
 80011c8:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
			break;
 80011d2:	e082      	b.n	80012da <FT_CAN_ProcessData+0x49e>
		case 0x0150: //Total Fuel Flow
			FT_Data_Struct->fuel_flow_total = data;
 80011d4:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
			break;
 80011de:	e07c      	b.n	80012da <FT_CAN_ProcessData+0x49e>
			break;
#endif

#ifdef FT_CAN_TIMING
		case 0x0043: //Injection Bank A Timing
			FT_Data_Struct->injection_bank_a_time = data;
 80011e0:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	805a      	strh	r2, [r3, #2]
			break;
 80011e8:	e077      	b.n	80012da <FT_CAN_ProcessData+0x49e>
		case 0x0044: //Injection Bank B Timing
			FT_Data_Struct->injection_bank_b_time = data;
 80011ea:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	809a      	strh	r2, [r3, #4]
			break;
 80011f2:	e072      	b.n	80012da <FT_CAN_ProcessData+0x49e>
		case 0x0045: //Injection Bank A Duty Cycle
			FT_Data_Struct->injection_bank_a_duty_cycle = data;
 80011f4:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	80da      	strh	r2, [r3, #6]
			break;
 80011fc:	e06d      	b.n	80012da <FT_CAN_ProcessData+0x49e>
		case 0x0046: //Injection Bank B Duty Cycle
			FT_Data_Struct->injection_bank_b_duty_cycle = data;
 80011fe:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	811a      	strh	r2, [r3, #8]
			break;
 8001206:	e068      	b.n	80012da <FT_CAN_ProcessData+0x49e>
		case 0x0047: //Ignition Advance
			FT_Data_Struct->ignition_advance = data;
 8001208:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	801a      	strh	r2, [r3, #0]
			break;
 8001210:	e063      	b.n	80012da <FT_CAN_ProcessData+0x49e>
			break;
#endif

#ifdef FT_CAN_EXTRA
		case 0x0008: //Launch Mode
			FT_Data_Struct->launch_mode = data;
 8001212:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	841a      	strh	r2, [r3, #32]
			break;
 800121a:	e05e      	b.n	80012da <FT_CAN_ProcessData+0x49e>
		case 0x0009: //Battery Voltage
			FT_Data_Struct->battery_voltage = data;
 800121c:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	819a      	strh	r2, [r3, #12]
			break;
 8001224:	e059      	b.n	80012da <FT_CAN_ProcessData+0x49e>
		case 0x000A: //Traction Speed
			FT_Data_Struct->traction_speed = data;
 8001226:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	855a      	strh	r2, [r3, #42]	; 0x2a
			break;
 800122e:	e054      	b.n	80012da <FT_CAN_ProcessData+0x49e>
		case 0x000B: //Drag Speed
			FT_Data_Struct->drag_speed = data;
 8001230:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	851a      	strh	r2, [r3, #40]	; 0x28
			break;
 8001238:	e04f      	b.n	80012da <FT_CAN_ProcessData+0x49e>
			break;
		case 0x000F: //Wheel Speed RR
//			FT_Data_Struct->wheel_speed_rr = data;
			break;
		case 0x0010: //Driveshaft RPM
			FT_Data_Struct->driveshaft_rpm = data;
 800123a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	831a      	strh	r2, [r3, #24]
			break;
 8001242:	e04a      	b.n	80012da <FT_CAN_ProcessData+0x49e>
		case 0x0048: //2-Step
			FT_Data_Struct->two_step_signal = data;
 8001244:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	849a      	strh	r2, [r3, #36]	; 0x24
			break;
 800124c:	e045      	b.n	80012da <FT_CAN_ProcessData+0x49e>
		case 0x0049: //3-Step
			FT_Data_Struct->three_step_signal = data;
 800124e:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	84da      	strh	r2, [r3, #38]	; 0x26
			break;
 8001256:	e040      	b.n	80012da <FT_CAN_ProcessData+0x49e>
		case 0x004A: //Burnout
			FT_Data_Struct->burnout_signal = data;
 8001258:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	845a      	strh	r2, [r3, #34]	; 0x22
			break;
 8001260:	e03b      	b.n	80012da <FT_CAN_ProcessData+0x49e>
		case 0x004B: //Fuel Cut
			FT_Data_Struct->fuel_cut = data;
 8001262:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	82da      	strh	r2, [r3, #22]
			break;
 800126a:	e036      	b.n	80012da <FT_CAN_ProcessData+0x49e>
		case 0x004C: //Air Conditioning
			FT_Data_Struct->air_conditioning = data;
 800126c:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	815a      	strh	r2, [r3, #10]
			break;
 8001274:	e031      	b.n	80012da <FT_CAN_ProcessData+0x49e>
		case 0x004D: //ElectroFAN
			FT_Data_Struct->electro_fan = data;
 8001276:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	825a      	strh	r2, [r3, #18]
			break;
 800127e:	e02c      	b.n	80012da <FT_CAN_ProcessData+0x49e>
		case 0x004E: //Gear Cut
			FT_Data_Struct->gear_cut = data;
 8001280:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	835a      	strh	r2, [r3, #26]
			break;
 8001288:	e027      	b.n	80012da <FT_CAN_ProcessData+0x49e>
		case 0x004F: //Gear Retard
			FT_Data_Struct->gear_retard = data;
 800128a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	839a      	strh	r2, [r3, #28]
			break;
 8001292:	e022      	b.n	80012da <FT_CAN_ProcessData+0x49e>
		case 0x0050: //Gear Sensor Voltage
			FT_Data_Struct->gear_sensor_voltage = data;
 8001294:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	83da      	strh	r2, [r3, #30]
			break;
 800129c:	e01d      	b.n	80012da <FT_CAN_ProcessData+0x49e>
		case 0x0051: //Lambda Meter (Average)
			FT_Data_Struct->lambda_average = data;
 800129e:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	829a      	strh	r2, [r3, #20]
			break;
 80012a6:	e018      	b.n	80012da <FT_CAN_ProcessData+0x49e>
		case 0x0138: //Battery Temperature
			FT_Data_Struct->battery_temperature = data;
 80012a8:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	81da      	strh	r2, [r3, #14]
			break;
 80012b0:	e013      	b.n	80012da <FT_CAN_ProcessData+0x49e>
		case 0x014A: //Self Dial Time
			FT_Data_Struct->self_dial = data;
 80012b2:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	861a      	strh	r2, [r3, #48]	; 0x30
			break;
 80012ba:	e00e      	b.n	80012da <FT_CAN_ProcessData+0x49e>
		case 0x0151: //Brake Pressure
			FT_Data_Struct->brake_pressure = data;
 80012bc:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	821a      	strh	r2, [r3, #16]
			break;
 80012c4:	e009      	b.n	80012da <FT_CAN_ProcessData+0x49e>
		case 0x0152: //Generic Outputs State
			FT_Data_Struct->generic_outputs_state = data;
 80012c6:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	85da      	strh	r2, [r3, #46]	; 0x2e
			break;
 80012ce:	e004      	b.n	80012da <FT_CAN_ProcessData+0x49e>
		case 0x0153: //Day/Night State
			FT_Data_Struct->day_night_state = data;
 80012d0:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	859a      	strh	r2, [r3, #44]	; 0x2c
			break;
 80012d8:	bf00      	nop
	}
#endif

	FT_CAN_ProcessCustomData(id, data);
 80012da:	89ba      	ldrh	r2, [r7, #12]
 80012dc:	89fb      	ldrh	r3, [r7, #14]
 80012de:	4611      	mov	r1, r2
 80012e0:	4618      	mov	r0, r3
 80012e2:	f000 f805 	bl	80012f0 <FT_CAN_ProcessCustomData>

	return;
 80012e6:	e000      	b.n	80012ea <FT_CAN_ProcessData+0x4ae>
		return;
 80012e8:	bf00      	nop
}
 80012ea:	3710      	adds	r7, #16
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}

080012f0 <FT_CAN_ProcessCustomData>:

__weak void FT_CAN_ProcessCustomData(uint16_t id, uint16_t data)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b083      	sub	sp, #12
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	4603      	mov	r3, r0
 80012f8:	460a      	mov	r2, r1
 80012fa:	80fb      	strh	r3, [r7, #6]
 80012fc:	4613      	mov	r3, r2
 80012fe:	80bb      	strh	r3, [r7, #4]
	UNUSED(id);
	UNUSED(data);
}
 8001300:	bf00      	nop
 8001302:	370c      	adds	r7, #12
 8001304:	46bd      	mov	sp, r7
 8001306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130a:	4770      	bx	lr

0800130c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001310:	f005 fbea 	bl	8006ae8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001314:	f000 f8c8 	bl	80014a8 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001318:	f000 f93c 	bl	8001594 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800131c:	f000 fba6 	bl	8001a6c <MX_GPIO_Init>
  MX_DMA_Init();
 8001320:	f000 fb7c 	bl	8001a1c <MX_DMA_Init>
  MX_SDIO_SD_Init();
 8001324:	f000 fb22 	bl	800196c <MX_SDIO_SD_Init>
  MX_ADC1_Init();
 8001328:	f000 f95c 	bl	80015e4 <MX_ADC1_Init>
  MX_RTC_Init();
 800132c:	f000 faee 	bl	800190c <MX_RTC_Init>
  MX_FATFS_Init();
 8001330:	f00f fdfc 	bl	8010f2c <MX_FATFS_Init>
  MX_USB_DEVICE_Init();
 8001334:	f016 f9d2 	bl	80176dc <MX_USB_DEVICE_Init>
  MX_ADC2_Init();
 8001338:	f000 f9ec 	bl	8001714 <MX_ADC2_Init>
  MX_CAN1_Init();
 800133c:	f000 fa82 	bl	8001844 <MX_CAN1_Init>
  MX_I2C1_Init();
 8001340:	f000 fab6 	bl	80018b0 <MX_I2C1_Init>
  MX_TIM7_Init();
 8001344:	f000 fb34 	bl	80019b0 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  Principal_Init(&hcan1, &hi2c1, &htim7);
 8001348:	4a52      	ldr	r2, [pc, #328]	; (8001494 <main+0x188>)
 800134a:	4953      	ldr	r1, [pc, #332]	; (8001498 <main+0x18c>)
 800134c:	4853      	ldr	r0, [pc, #332]	; (800149c <main+0x190>)
 800134e:	f002 faa7 	bl	80038a0 <Principal_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //Checks card detect pin level change for datalogger initialization or deinitialization
	  Principal_Card_Detection();
 8001352:	f004 fe5f 	bl	8006014 <Principal_Card_Detection>

	  //Starts saving data if conditions are met
	  Principal_Datalogger_Start();
 8001356:	f004 fcb3 	bl	8005cc0 <Principal_Datalogger_Start>

	  //Analog inputs 1-4 CAN message
	  if((accMsg[ANALOG_1_4] >= perMsg[ANALOG_1_4]) && (perMsg[ANALOG_1_4] != MSG_DISABLED))
 800135a:	4b51      	ldr	r3, [pc, #324]	; (80014a0 <main+0x194>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	4a51      	ldr	r2, [pc, #324]	; (80014a4 <main+0x198>)
 8001360:	8812      	ldrh	r2, [r2, #0]
 8001362:	4293      	cmp	r3, r2
 8001364:	d30e      	bcc.n	8001384 <main+0x78>
 8001366:	4b4f      	ldr	r3, [pc, #316]	; (80014a4 <main+0x198>)
 8001368:	881b      	ldrh	r3, [r3, #0]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d00a      	beq.n	8001384 <main+0x78>
	  {
		  accMsg[ANALOG_1_4] -= perMsg[ANALOG_1_4];
 800136e:	4b4c      	ldr	r3, [pc, #304]	; (80014a0 <main+0x194>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	4a4c      	ldr	r2, [pc, #304]	; (80014a4 <main+0x198>)
 8001374:	8812      	ldrh	r2, [r2, #0]
 8001376:	1a9b      	subs	r3, r3, r2
 8001378:	4a49      	ldr	r2, [pc, #292]	; (80014a0 <main+0x194>)
 800137a:	6013      	str	r3, [r2, #0]
		  Principal_Transmit_Msg(&hcan1, ANALOG_1_4);
 800137c:	2100      	movs	r1, #0
 800137e:	4847      	ldr	r0, [pc, #284]	; (800149c <main+0x190>)
 8001380:	f000 ffa6 	bl	80022d0 <Principal_Transmit_Msg>
	  }

	  //Analog inputs 5-8 CAN message
	  if((accMsg[ANALOG_5_8] >= perMsg[ANALOG_5_8]) && (perMsg[ANALOG_5_8] != MSG_DISABLED))
 8001384:	4b46      	ldr	r3, [pc, #280]	; (80014a0 <main+0x194>)
 8001386:	685b      	ldr	r3, [r3, #4]
 8001388:	4a46      	ldr	r2, [pc, #280]	; (80014a4 <main+0x198>)
 800138a:	8852      	ldrh	r2, [r2, #2]
 800138c:	4293      	cmp	r3, r2
 800138e:	d30e      	bcc.n	80013ae <main+0xa2>
 8001390:	4b44      	ldr	r3, [pc, #272]	; (80014a4 <main+0x198>)
 8001392:	885b      	ldrh	r3, [r3, #2]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d00a      	beq.n	80013ae <main+0xa2>
	  {
		  accMsg[ANALOG_5_8] -= perMsg[ANALOG_5_8];
 8001398:	4b41      	ldr	r3, [pc, #260]	; (80014a0 <main+0x194>)
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	4a41      	ldr	r2, [pc, #260]	; (80014a4 <main+0x198>)
 800139e:	8852      	ldrh	r2, [r2, #2]
 80013a0:	1a9b      	subs	r3, r3, r2
 80013a2:	4a3f      	ldr	r2, [pc, #252]	; (80014a0 <main+0x194>)
 80013a4:	6053      	str	r3, [r2, #4]
		  Principal_Transmit_Msg(&hcan1, ANALOG_5_8);
 80013a6:	2101      	movs	r1, #1
 80013a8:	483c      	ldr	r0, [pc, #240]	; (800149c <main+0x190>)
 80013aa:	f000 ff91 	bl	80022d0 <Principal_Transmit_Msg>
	  }

	  //Analog inputs 9-12 CAN message
	  if((accMsg[ANALOG_9_12] >= perMsg[ANALOG_9_12]) && (perMsg[ANALOG_9_12] != MSG_DISABLED))
 80013ae:	4b3c      	ldr	r3, [pc, #240]	; (80014a0 <main+0x194>)
 80013b0:	689b      	ldr	r3, [r3, #8]
 80013b2:	4a3c      	ldr	r2, [pc, #240]	; (80014a4 <main+0x198>)
 80013b4:	8892      	ldrh	r2, [r2, #4]
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d30e      	bcc.n	80013d8 <main+0xcc>
 80013ba:	4b3a      	ldr	r3, [pc, #232]	; (80014a4 <main+0x198>)
 80013bc:	889b      	ldrh	r3, [r3, #4]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d00a      	beq.n	80013d8 <main+0xcc>
	  {
		  accMsg[ANALOG_9_12] -= perMsg[ANALOG_9_12];
 80013c2:	4b37      	ldr	r3, [pc, #220]	; (80014a0 <main+0x194>)
 80013c4:	689b      	ldr	r3, [r3, #8]
 80013c6:	4a37      	ldr	r2, [pc, #220]	; (80014a4 <main+0x198>)
 80013c8:	8892      	ldrh	r2, [r2, #4]
 80013ca:	1a9b      	subs	r3, r3, r2
 80013cc:	4a34      	ldr	r2, [pc, #208]	; (80014a0 <main+0x194>)
 80013ce:	6093      	str	r3, [r2, #8]
		  Principal_Transmit_Msg(&hcan1, ANALOG_9_12);
 80013d0:	2102      	movs	r1, #2
 80013d2:	4832      	ldr	r0, [pc, #200]	; (800149c <main+0x190>)
 80013d4:	f000 ff7c 	bl	80022d0 <Principal_Transmit_Msg>
	  }

	  //RTC, both date and time
	  if((accMsg[RTC_MSG] >= perMsg[RTC_MSG]) && (perMsg[RTC_MSG] != MSG_DISABLED))
 80013d8:	4b31      	ldr	r3, [pc, #196]	; (80014a0 <main+0x194>)
 80013da:	68db      	ldr	r3, [r3, #12]
 80013dc:	4a31      	ldr	r2, [pc, #196]	; (80014a4 <main+0x198>)
 80013de:	88d2      	ldrh	r2, [r2, #6]
 80013e0:	4293      	cmp	r3, r2
 80013e2:	d30e      	bcc.n	8001402 <main+0xf6>
 80013e4:	4b2f      	ldr	r3, [pc, #188]	; (80014a4 <main+0x198>)
 80013e6:	88db      	ldrh	r3, [r3, #6]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d00a      	beq.n	8001402 <main+0xf6>
	  {
		  accMsg[RTC_MSG] -= perMsg[RTC_MSG];
 80013ec:	4b2c      	ldr	r3, [pc, #176]	; (80014a0 <main+0x194>)
 80013ee:	68db      	ldr	r3, [r3, #12]
 80013f0:	4a2c      	ldr	r2, [pc, #176]	; (80014a4 <main+0x198>)
 80013f2:	88d2      	ldrh	r2, [r2, #6]
 80013f4:	1a9b      	subs	r3, r3, r2
 80013f6:	4a2a      	ldr	r2, [pc, #168]	; (80014a0 <main+0x194>)
 80013f8:	60d3      	str	r3, [r2, #12]
		  Principal_Transmit_Msg(&hcan1, RTC_MSG);
 80013fa:	2103      	movs	r1, #3
 80013fc:	4827      	ldr	r0, [pc, #156]	; (800149c <main+0x190>)
 80013fe:	f000 ff67 	bl	80022d0 <Principal_Transmit_Msg>
	  }

	  //Inputs and datalogger verify CAN message
	  if((accMsg[VERIFY_MSG] >= perMsg[VERIFY_MSG]) && (perMsg[VERIFY_MSG] != MSG_DISABLED))
 8001402:	4b27      	ldr	r3, [pc, #156]	; (80014a0 <main+0x194>)
 8001404:	691b      	ldr	r3, [r3, #16]
 8001406:	4a27      	ldr	r2, [pc, #156]	; (80014a4 <main+0x198>)
 8001408:	8912      	ldrh	r2, [r2, #8]
 800140a:	4293      	cmp	r3, r2
 800140c:	d30e      	bcc.n	800142c <main+0x120>
 800140e:	4b25      	ldr	r3, [pc, #148]	; (80014a4 <main+0x198>)
 8001410:	891b      	ldrh	r3, [r3, #8]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d00a      	beq.n	800142c <main+0x120>
	  {
		  accMsg[VERIFY_MSG] -= perMsg[VERIFY_MSG];
 8001416:	4b22      	ldr	r3, [pc, #136]	; (80014a0 <main+0x194>)
 8001418:	691b      	ldr	r3, [r3, #16]
 800141a:	4a22      	ldr	r2, [pc, #136]	; (80014a4 <main+0x198>)
 800141c:	8912      	ldrh	r2, [r2, #8]
 800141e:	1a9b      	subs	r3, r3, r2
 8001420:	4a1f      	ldr	r2, [pc, #124]	; (80014a0 <main+0x194>)
 8001422:	6113      	str	r3, [r2, #16]
		  Principal_Transmit_Msg(&hcan1, VERIFY_MSG);
 8001424:	2104      	movs	r1, #4
 8001426:	481d      	ldr	r0, [pc, #116]	; (800149c <main+0x190>)
 8001428:	f000 ff52 	bl	80022d0 <Principal_Transmit_Msg>
	  }

	  //ECU saved data (no transmission)
	  if((accMsg[ECU_SAVE] >= perMsg[ECU_SAVE]) && (perMsg[ECU_SAVE] != MSG_DISABLED))
 800142c:	4b1c      	ldr	r3, [pc, #112]	; (80014a0 <main+0x194>)
 800142e:	699b      	ldr	r3, [r3, #24]
 8001430:	4a1c      	ldr	r2, [pc, #112]	; (80014a4 <main+0x198>)
 8001432:	8992      	ldrh	r2, [r2, #12]
 8001434:	4293      	cmp	r3, r2
 8001436:	d30e      	bcc.n	8001456 <main+0x14a>
 8001438:	4b1a      	ldr	r3, [pc, #104]	; (80014a4 <main+0x198>)
 800143a:	899b      	ldrh	r3, [r3, #12]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d00a      	beq.n	8001456 <main+0x14a>
	  {
		  accMsg[ECU_SAVE] -= perMsg[ECU_SAVE];
 8001440:	4b17      	ldr	r3, [pc, #92]	; (80014a0 <main+0x194>)
 8001442:	699b      	ldr	r3, [r3, #24]
 8001444:	4a17      	ldr	r2, [pc, #92]	; (80014a4 <main+0x198>)
 8001446:	8992      	ldrh	r2, [r2, #12]
 8001448:	1a9b      	subs	r3, r3, r2
 800144a:	4a15      	ldr	r2, [pc, #84]	; (80014a0 <main+0x194>)
 800144c:	6193      	str	r3, [r2, #24]
		  Principal_Transmit_Msg(&hcan1, ECU_SAVE);
 800144e:	2106      	movs	r1, #6
 8001450:	4812      	ldr	r0, [pc, #72]	; (800149c <main+0x190>)
 8001452:	f000 ff3d 	bl	80022d0 <Principal_Transmit_Msg>
	  }

	  //PDM saved data (no transmission)
	  if((accMsg[PDM_SAVE] >= perMsg[PDM_SAVE]) && (perMsg[PDM_SAVE] != MSG_DISABLED))
 8001456:	4b12      	ldr	r3, [pc, #72]	; (80014a0 <main+0x194>)
 8001458:	69db      	ldr	r3, [r3, #28]
 800145a:	4a12      	ldr	r2, [pc, #72]	; (80014a4 <main+0x198>)
 800145c:	89d2      	ldrh	r2, [r2, #14]
 800145e:	4293      	cmp	r3, r2
 8001460:	d30a      	bcc.n	8001478 <main+0x16c>
 8001462:	4b10      	ldr	r3, [pc, #64]	; (80014a4 <main+0x198>)
 8001464:	89db      	ldrh	r3, [r3, #14]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d006      	beq.n	8001478 <main+0x16c>
	  {
		  accMsg[PDM_SAVE] -= perMsg[PDM_SAVE];
 800146a:	4b0d      	ldr	r3, [pc, #52]	; (80014a0 <main+0x194>)
 800146c:	69db      	ldr	r3, [r3, #28]
 800146e:	4a0d      	ldr	r2, [pc, #52]	; (80014a4 <main+0x198>)
 8001470:	89d2      	ldrh	r2, [r2, #14]
 8001472:	1a9b      	subs	r3, r3, r2
 8001474:	4a0a      	ldr	r2, [pc, #40]	; (80014a0 <main+0x194>)
 8001476:	61d3      	str	r3, [r2, #28]
//		  Principal_Transmit_Msg(&hcan1, PDM_SAVE);
	  }

	  if(accMsg[VERIFY_LEDS] >= MSG_FREQ_5HZ)
 8001478:	4b09      	ldr	r3, [pc, #36]	; (80014a0 <main+0x194>)
 800147a:	6a1b      	ldr	r3, [r3, #32]
 800147c:	2bc7      	cmp	r3, #199	; 0xc7
 800147e:	f67f af68 	bls.w	8001352 <main+0x46>
	  {
		  accMsg[VERIFY_LEDS] -= MSG_FREQ_5HZ;
 8001482:	4b07      	ldr	r3, [pc, #28]	; (80014a0 <main+0x194>)
 8001484:	6a1b      	ldr	r3, [r3, #32]
 8001486:	3bc8      	subs	r3, #200	; 0xc8
 8001488:	4a05      	ldr	r2, [pc, #20]	; (80014a0 <main+0x194>)
 800148a:	6213      	str	r3, [r2, #32]
		  Principal_Verify_LEDs();
 800148c:	f000 fe46 	bl	800211c <Principal_Verify_LEDs>
	  Principal_Card_Detection();
 8001490:	e75f      	b.n	8001352 <main+0x46>
 8001492:	bf00      	nop
 8001494:	20000424 	.word	0x20000424
 8001498:	2000032c 	.word	0x2000032c
 800149c:	20000304 	.word	0x20000304
 80014a0:	200026a4 	.word	0x200026a4
 80014a4:	2000266c 	.word	0x2000266c

080014a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b094      	sub	sp, #80	; 0x50
 80014ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014ae:	f107 031c 	add.w	r3, r7, #28
 80014b2:	2234      	movs	r2, #52	; 0x34
 80014b4:	2100      	movs	r1, #0
 80014b6:	4618      	mov	r0, r3
 80014b8:	f016 fea8 	bl	801820c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014bc:	f107 0308 	add.w	r3, r7, #8
 80014c0:	2200      	movs	r2, #0
 80014c2:	601a      	str	r2, [r3, #0]
 80014c4:	605a      	str	r2, [r3, #4]
 80014c6:	609a      	str	r2, [r3, #8]
 80014c8:	60da      	str	r2, [r3, #12]
 80014ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014cc:	2300      	movs	r3, #0
 80014ce:	607b      	str	r3, [r7, #4]
 80014d0:	4b2e      	ldr	r3, [pc, #184]	; (800158c <SystemClock_Config+0xe4>)
 80014d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014d4:	4a2d      	ldr	r2, [pc, #180]	; (800158c <SystemClock_Config+0xe4>)
 80014d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014da:	6413      	str	r3, [r2, #64]	; 0x40
 80014dc:	4b2b      	ldr	r3, [pc, #172]	; (800158c <SystemClock_Config+0xe4>)
 80014de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014e4:	607b      	str	r3, [r7, #4]
 80014e6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014e8:	2300      	movs	r3, #0
 80014ea:	603b      	str	r3, [r7, #0]
 80014ec:	4b28      	ldr	r3, [pc, #160]	; (8001590 <SystemClock_Config+0xe8>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4a27      	ldr	r2, [pc, #156]	; (8001590 <SystemClock_Config+0xe8>)
 80014f2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80014f6:	6013      	str	r3, [r2, #0]
 80014f8:	4b25      	ldr	r3, [pc, #148]	; (8001590 <SystemClock_Config+0xe8>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001500:	603b      	str	r3, [r7, #0]
 8001502:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8001504:	2305      	movs	r3, #5
 8001506:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001508:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800150c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800150e:	2301      	movs	r3, #1
 8001510:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001512:	2302      	movs	r3, #2
 8001514:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001516:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800151a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 800151c:	2308      	movs	r3, #8
 800151e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 360;
 8001520:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8001524:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001526:	2302      	movs	r3, #2
 8001528:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 6;
 800152a:	2306      	movs	r3, #6
 800152c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800152e:	2302      	movs	r3, #2
 8001530:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001532:	f107 031c 	add.w	r3, r7, #28
 8001536:	4618      	mov	r0, r3
 8001538:	f00a fe30 	bl	800c19c <HAL_RCC_OscConfig>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001542:	f000 fb39 	bl	8001bb8 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001546:	f009 ff79 	bl	800b43c <HAL_PWREx_EnableOverDrive>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d001      	beq.n	8001554 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8001550:	f000 fb32 	bl	8001bb8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001554:	230f      	movs	r3, #15
 8001556:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001558:	2302      	movs	r3, #2
 800155a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800155c:	2300      	movs	r3, #0
 800155e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001560:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001564:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001566:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800156a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800156c:	f107 0308 	add.w	r3, r7, #8
 8001570:	2105      	movs	r1, #5
 8001572:	4618      	mov	r0, r3
 8001574:	f009 ffb2 	bl	800b4dc <HAL_RCC_ClockConfig>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <SystemClock_Config+0xda>
  {
    Error_Handler();
 800157e:	f000 fb1b 	bl	8001bb8 <Error_Handler>
  }
}
 8001582:	bf00      	nop
 8001584:	3750      	adds	r7, #80	; 0x50
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	40023800 	.word	0x40023800
 8001590:	40007000 	.word	0x40007000

08001594 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b098      	sub	sp, #96	; 0x60
 8001598:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800159a:	1d3b      	adds	r3, r7, #4
 800159c:	225c      	movs	r2, #92	; 0x5c
 800159e:	2100      	movs	r1, #0
 80015a0:	4618      	mov	r0, r3
 80015a2:	f016 fe33 	bl	801820c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 80015a6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80015aa:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLSAI.PLLSAIM = 8;
 80015ac:	2308      	movs	r3, #8
 80015ae:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 80015b0:	23c0      	movs	r3, #192	; 0xc0
 80015b2:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 80015b4:	2302      	movs	r3, #2
 80015b6:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV4;
 80015b8:	2304      	movs	r3, #4
 80015ba:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 80015bc:	2301      	movs	r3, #1
 80015be:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLSAIP;
 80015c0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80015c4:	65bb      	str	r3, [r7, #88]	; 0x58
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 80015c6:	2300      	movs	r3, #0
 80015c8:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80015ca:	1d3b      	adds	r3, r7, #4
 80015cc:	4618      	mov	r0, r3
 80015ce:	f00a f88b 	bl	800b6e8 <HAL_RCCEx_PeriphCLKConfig>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d001      	beq.n	80015dc <PeriphCommonClock_Config+0x48>
  {
    Error_Handler();
 80015d8:	f000 faee 	bl	8001bb8 <Error_Handler>
  }
}
 80015dc:	bf00      	nop
 80015de:	3760      	adds	r7, #96	; 0x60
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}

080015e4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b084      	sub	sp, #16
 80015e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80015ea:	463b      	mov	r3, r7
 80015ec:	2200      	movs	r2, #0
 80015ee:	601a      	str	r2, [r3, #0]
 80015f0:	605a      	str	r2, [r3, #4]
 80015f2:	609a      	str	r2, [r3, #8]
 80015f4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80015f6:	4b44      	ldr	r3, [pc, #272]	; (8001708 <MX_ADC1_Init+0x124>)
 80015f8:	4a44      	ldr	r2, [pc, #272]	; (800170c <MX_ADC1_Init+0x128>)
 80015fa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80015fc:	4b42      	ldr	r3, [pc, #264]	; (8001708 <MX_ADC1_Init+0x124>)
 80015fe:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001602:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001604:	4b40      	ldr	r3, [pc, #256]	; (8001708 <MX_ADC1_Init+0x124>)
 8001606:	2200      	movs	r2, #0
 8001608:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800160a:	4b3f      	ldr	r3, [pc, #252]	; (8001708 <MX_ADC1_Init+0x124>)
 800160c:	2201      	movs	r2, #1
 800160e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001610:	4b3d      	ldr	r3, [pc, #244]	; (8001708 <MX_ADC1_Init+0x124>)
 8001612:	2201      	movs	r2, #1
 8001614:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001616:	4b3c      	ldr	r3, [pc, #240]	; (8001708 <MX_ADC1_Init+0x124>)
 8001618:	2200      	movs	r2, #0
 800161a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800161e:	4b3a      	ldr	r3, [pc, #232]	; (8001708 <MX_ADC1_Init+0x124>)
 8001620:	2200      	movs	r2, #0
 8001622:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001624:	4b38      	ldr	r3, [pc, #224]	; (8001708 <MX_ADC1_Init+0x124>)
 8001626:	4a3a      	ldr	r2, [pc, #232]	; (8001710 <MX_ADC1_Init+0x12c>)
 8001628:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800162a:	4b37      	ldr	r3, [pc, #220]	; (8001708 <MX_ADC1_Init+0x124>)
 800162c:	2200      	movs	r2, #0
 800162e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 6;
 8001630:	4b35      	ldr	r3, [pc, #212]	; (8001708 <MX_ADC1_Init+0x124>)
 8001632:	2206      	movs	r2, #6
 8001634:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001636:	4b34      	ldr	r3, [pc, #208]	; (8001708 <MX_ADC1_Init+0x124>)
 8001638:	2201      	movs	r2, #1
 800163a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800163e:	4b32      	ldr	r3, [pc, #200]	; (8001708 <MX_ADC1_Init+0x124>)
 8001640:	2201      	movs	r2, #1
 8001642:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001644:	4830      	ldr	r0, [pc, #192]	; (8001708 <MX_ADC1_Init+0x124>)
 8001646:	f005 fae5 	bl	8006c14 <HAL_ADC_Init>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d001      	beq.n	8001654 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001650:	f000 fab2 	bl	8001bb8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001654:	2306      	movs	r3, #6
 8001656:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001658:	2301      	movs	r3, #1
 800165a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 800165c:	2307      	movs	r3, #7
 800165e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001660:	463b      	mov	r3, r7
 8001662:	4619      	mov	r1, r3
 8001664:	4828      	ldr	r0, [pc, #160]	; (8001708 <MX_ADC1_Init+0x124>)
 8001666:	f005 fc47 	bl	8006ef8 <HAL_ADC_ConfigChannel>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	d001      	beq.n	8001674 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001670:	f000 faa2 	bl	8001bb8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001674:	2307      	movs	r3, #7
 8001676:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001678:	2302      	movs	r3, #2
 800167a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800167c:	463b      	mov	r3, r7
 800167e:	4619      	mov	r1, r3
 8001680:	4821      	ldr	r0, [pc, #132]	; (8001708 <MX_ADC1_Init+0x124>)
 8001682:	f005 fc39 	bl	8006ef8 <HAL_ADC_ConfigChannel>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d001      	beq.n	8001690 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800168c:	f000 fa94 	bl	8001bb8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8001690:	230e      	movs	r3, #14
 8001692:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001694:	2303      	movs	r3, #3
 8001696:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001698:	463b      	mov	r3, r7
 800169a:	4619      	mov	r1, r3
 800169c:	481a      	ldr	r0, [pc, #104]	; (8001708 <MX_ADC1_Init+0x124>)
 800169e:	f005 fc2b 	bl	8006ef8 <HAL_ADC_ConfigChannel>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 80016a8:	f000 fa86 	bl	8001bb8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80016ac:	230f      	movs	r3, #15
 80016ae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 80016b0:	2304      	movs	r3, #4
 80016b2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016b4:	463b      	mov	r3, r7
 80016b6:	4619      	mov	r1, r3
 80016b8:	4813      	ldr	r0, [pc, #76]	; (8001708 <MX_ADC1_Init+0x124>)
 80016ba:	f005 fc1d 	bl	8006ef8 <HAL_ADC_ConfigChannel>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 80016c4:	f000 fa78 	bl	8001bb8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80016c8:	2308      	movs	r3, #8
 80016ca:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 80016cc:	2305      	movs	r3, #5
 80016ce:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016d0:	463b      	mov	r3, r7
 80016d2:	4619      	mov	r1, r3
 80016d4:	480c      	ldr	r0, [pc, #48]	; (8001708 <MX_ADC1_Init+0x124>)
 80016d6:	f005 fc0f 	bl	8006ef8 <HAL_ADC_ConfigChannel>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d001      	beq.n	80016e4 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 80016e0:	f000 fa6a 	bl	8001bb8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80016e4:	2309      	movs	r3, #9
 80016e6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 80016e8:	2306      	movs	r3, #6
 80016ea:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016ec:	463b      	mov	r3, r7
 80016ee:	4619      	mov	r1, r3
 80016f0:	4805      	ldr	r0, [pc, #20]	; (8001708 <MX_ADC1_Init+0x124>)
 80016f2:	f005 fc01 	bl	8006ef8 <HAL_ADC_ConfigChannel>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d001      	beq.n	8001700 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 80016fc:	f000 fa5c 	bl	8001bb8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001700:	bf00      	nop
 8001702:	3710      	adds	r7, #16
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}
 8001708:	200001b4 	.word	0x200001b4
 800170c:	40012000 	.word	0x40012000
 8001710:	0f000001 	.word	0x0f000001

08001714 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b084      	sub	sp, #16
 8001718:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800171a:	463b      	mov	r3, r7
 800171c:	2200      	movs	r2, #0
 800171e:	601a      	str	r2, [r3, #0]
 8001720:	605a      	str	r2, [r3, #4]
 8001722:	609a      	str	r2, [r3, #8]
 8001724:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8001726:	4b44      	ldr	r3, [pc, #272]	; (8001838 <MX_ADC2_Init+0x124>)
 8001728:	4a44      	ldr	r2, [pc, #272]	; (800183c <MX_ADC2_Init+0x128>)
 800172a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800172c:	4b42      	ldr	r3, [pc, #264]	; (8001838 <MX_ADC2_Init+0x124>)
 800172e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001732:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001734:	4b40      	ldr	r3, [pc, #256]	; (8001838 <MX_ADC2_Init+0x124>)
 8001736:	2200      	movs	r2, #0
 8001738:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 800173a:	4b3f      	ldr	r3, [pc, #252]	; (8001838 <MX_ADC2_Init+0x124>)
 800173c:	2201      	movs	r2, #1
 800173e:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8001740:	4b3d      	ldr	r3, [pc, #244]	; (8001838 <MX_ADC2_Init+0x124>)
 8001742:	2201      	movs	r2, #1
 8001744:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001746:	4b3c      	ldr	r3, [pc, #240]	; (8001838 <MX_ADC2_Init+0x124>)
 8001748:	2200      	movs	r2, #0
 800174a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800174e:	4b3a      	ldr	r3, [pc, #232]	; (8001838 <MX_ADC2_Init+0x124>)
 8001750:	2200      	movs	r2, #0
 8001752:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001754:	4b38      	ldr	r3, [pc, #224]	; (8001838 <MX_ADC2_Init+0x124>)
 8001756:	4a3a      	ldr	r2, [pc, #232]	; (8001840 <MX_ADC2_Init+0x12c>)
 8001758:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800175a:	4b37      	ldr	r3, [pc, #220]	; (8001838 <MX_ADC2_Init+0x124>)
 800175c:	2200      	movs	r2, #0
 800175e:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 6;
 8001760:	4b35      	ldr	r3, [pc, #212]	; (8001838 <MX_ADC2_Init+0x124>)
 8001762:	2206      	movs	r2, #6
 8001764:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8001766:	4b34      	ldr	r3, [pc, #208]	; (8001838 <MX_ADC2_Init+0x124>)
 8001768:	2201      	movs	r2, #1
 800176a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800176e:	4b32      	ldr	r3, [pc, #200]	; (8001838 <MX_ADC2_Init+0x124>)
 8001770:	2201      	movs	r2, #1
 8001772:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001774:	4830      	ldr	r0, [pc, #192]	; (8001838 <MX_ADC2_Init+0x124>)
 8001776:	f005 fa4d 	bl	8006c14 <HAL_ADC_Init>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d001      	beq.n	8001784 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8001780:	f000 fa1a 	bl	8001bb8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001784:	2300      	movs	r3, #0
 8001786:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001788:	2301      	movs	r3, #1
 800178a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 800178c:	2307      	movs	r3, #7
 800178e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001790:	463b      	mov	r3, r7
 8001792:	4619      	mov	r1, r3
 8001794:	4828      	ldr	r0, [pc, #160]	; (8001838 <MX_ADC2_Init+0x124>)
 8001796:	f005 fbaf 	bl	8006ef8 <HAL_ADC_ConfigChannel>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d001      	beq.n	80017a4 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 80017a0:	f000 fa0a 	bl	8001bb8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80017a4:	2301      	movs	r3, #1
 80017a6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80017a8:	2302      	movs	r3, #2
 80017aa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80017ac:	463b      	mov	r3, r7
 80017ae:	4619      	mov	r1, r3
 80017b0:	4821      	ldr	r0, [pc, #132]	; (8001838 <MX_ADC2_Init+0x124>)
 80017b2:	f005 fba1 	bl	8006ef8 <HAL_ADC_ConfigChannel>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d001      	beq.n	80017c0 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 80017bc:	f000 f9fc 	bl	8001bb8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80017c0:	2302      	movs	r3, #2
 80017c2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80017c4:	2303      	movs	r3, #3
 80017c6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80017c8:	463b      	mov	r3, r7
 80017ca:	4619      	mov	r1, r3
 80017cc:	481a      	ldr	r0, [pc, #104]	; (8001838 <MX_ADC2_Init+0x124>)
 80017ce:	f005 fb93 	bl	8006ef8 <HAL_ADC_ConfigChannel>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d001      	beq.n	80017dc <MX_ADC2_Init+0xc8>
  {
    Error_Handler();
 80017d8:	f000 f9ee 	bl	8001bb8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80017dc:	2303      	movs	r3, #3
 80017de:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 80017e0:	2304      	movs	r3, #4
 80017e2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80017e4:	463b      	mov	r3, r7
 80017e6:	4619      	mov	r1, r3
 80017e8:	4813      	ldr	r0, [pc, #76]	; (8001838 <MX_ADC2_Init+0x124>)
 80017ea:	f005 fb85 	bl	8006ef8 <HAL_ADC_ConfigChannel>
 80017ee:	4603      	mov	r3, r0
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d001      	beq.n	80017f8 <MX_ADC2_Init+0xe4>
  {
    Error_Handler();
 80017f4:	f000 f9e0 	bl	8001bb8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80017f8:	2304      	movs	r3, #4
 80017fa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 80017fc:	2305      	movs	r3, #5
 80017fe:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001800:	463b      	mov	r3, r7
 8001802:	4619      	mov	r1, r3
 8001804:	480c      	ldr	r0, [pc, #48]	; (8001838 <MX_ADC2_Init+0x124>)
 8001806:	f005 fb77 	bl	8006ef8 <HAL_ADC_ConfigChannel>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d001      	beq.n	8001814 <MX_ADC2_Init+0x100>
  {
    Error_Handler();
 8001810:	f000 f9d2 	bl	8001bb8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001814:	2305      	movs	r3, #5
 8001816:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8001818:	2306      	movs	r3, #6
 800181a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800181c:	463b      	mov	r3, r7
 800181e:	4619      	mov	r1, r3
 8001820:	4805      	ldr	r0, [pc, #20]	; (8001838 <MX_ADC2_Init+0x124>)
 8001822:	f005 fb69 	bl	8006ef8 <HAL_ADC_ConfigChannel>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d001      	beq.n	8001830 <MX_ADC2_Init+0x11c>
  {
    Error_Handler();
 800182c:	f000 f9c4 	bl	8001bb8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001830:	bf00      	nop
 8001832:	3710      	adds	r7, #16
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}
 8001838:	200001fc 	.word	0x200001fc
 800183c:	40012100 	.word	0x40012100
 8001840:	0f000001 	.word	0x0f000001

08001844 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001848:	4b17      	ldr	r3, [pc, #92]	; (80018a8 <MX_CAN1_Init+0x64>)
 800184a:	4a18      	ldr	r2, [pc, #96]	; (80018ac <MX_CAN1_Init+0x68>)
 800184c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 5;
 800184e:	4b16      	ldr	r3, [pc, #88]	; (80018a8 <MX_CAN1_Init+0x64>)
 8001850:	2205      	movs	r2, #5
 8001852:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001854:	4b14      	ldr	r3, [pc, #80]	; (80018a8 <MX_CAN1_Init+0x64>)
 8001856:	2200      	movs	r2, #0
 8001858:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800185a:	4b13      	ldr	r3, [pc, #76]	; (80018a8 <MX_CAN1_Init+0x64>)
 800185c:	2200      	movs	r2, #0
 800185e:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_7TQ;
 8001860:	4b11      	ldr	r3, [pc, #68]	; (80018a8 <MX_CAN1_Init+0x64>)
 8001862:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 8001866:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001868:	4b0f      	ldr	r3, [pc, #60]	; (80018a8 <MX_CAN1_Init+0x64>)
 800186a:	2200      	movs	r2, #0
 800186c:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800186e:	4b0e      	ldr	r3, [pc, #56]	; (80018a8 <MX_CAN1_Init+0x64>)
 8001870:	2200      	movs	r2, #0
 8001872:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001874:	4b0c      	ldr	r3, [pc, #48]	; (80018a8 <MX_CAN1_Init+0x64>)
 8001876:	2200      	movs	r2, #0
 8001878:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800187a:	4b0b      	ldr	r3, [pc, #44]	; (80018a8 <MX_CAN1_Init+0x64>)
 800187c:	2200      	movs	r2, #0
 800187e:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001880:	4b09      	ldr	r3, [pc, #36]	; (80018a8 <MX_CAN1_Init+0x64>)
 8001882:	2200      	movs	r2, #0
 8001884:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001886:	4b08      	ldr	r3, [pc, #32]	; (80018a8 <MX_CAN1_Init+0x64>)
 8001888:	2200      	movs	r2, #0
 800188a:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800188c:	4b06      	ldr	r3, [pc, #24]	; (80018a8 <MX_CAN1_Init+0x64>)
 800188e:	2200      	movs	r2, #0
 8001890:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001892:	4805      	ldr	r0, [pc, #20]	; (80018a8 <MX_CAN1_Init+0x64>)
 8001894:	f005 fde0 	bl	8007458 <HAL_CAN_Init>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d001      	beq.n	80018a2 <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 800189e:	f000 f98b 	bl	8001bb8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80018a2:	bf00      	nop
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	20000304 	.word	0x20000304
 80018ac:	40006400 	.word	0x40006400

080018b0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80018b4:	4b12      	ldr	r3, [pc, #72]	; (8001900 <MX_I2C1_Init+0x50>)
 80018b6:	4a13      	ldr	r2, [pc, #76]	; (8001904 <MX_I2C1_Init+0x54>)
 80018b8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80018ba:	4b11      	ldr	r3, [pc, #68]	; (8001900 <MX_I2C1_Init+0x50>)
 80018bc:	4a12      	ldr	r2, [pc, #72]	; (8001908 <MX_I2C1_Init+0x58>)
 80018be:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80018c0:	4b0f      	ldr	r3, [pc, #60]	; (8001900 <MX_I2C1_Init+0x50>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80018c6:	4b0e      	ldr	r3, [pc, #56]	; (8001900 <MX_I2C1_Init+0x50>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018cc:	4b0c      	ldr	r3, [pc, #48]	; (8001900 <MX_I2C1_Init+0x50>)
 80018ce:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80018d2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018d4:	4b0a      	ldr	r3, [pc, #40]	; (8001900 <MX_I2C1_Init+0x50>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80018da:	4b09      	ldr	r3, [pc, #36]	; (8001900 <MX_I2C1_Init+0x50>)
 80018dc:	2200      	movs	r2, #0
 80018de:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018e0:	4b07      	ldr	r3, [pc, #28]	; (8001900 <MX_I2C1_Init+0x50>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018e6:	4b06      	ldr	r3, [pc, #24]	; (8001900 <MX_I2C1_Init+0x50>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80018ec:	4804      	ldr	r0, [pc, #16]	; (8001900 <MX_I2C1_Init+0x50>)
 80018ee:	f007 fb19 	bl	8008f24 <HAL_I2C_Init>
 80018f2:	4603      	mov	r3, r0
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d001      	beq.n	80018fc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80018f8:	f000 f95e 	bl	8001bb8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80018fc:	bf00      	nop
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	2000032c 	.word	0x2000032c
 8001904:	40005400 	.word	0x40005400
 8001908:	00061a80 	.word	0x00061a80

0800190c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b086      	sub	sp, #24
 8001910:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001912:	1d3b      	adds	r3, r7, #4
 8001914:	2200      	movs	r2, #0
 8001916:	601a      	str	r2, [r3, #0]
 8001918:	605a      	str	r2, [r3, #4]
 800191a:	609a      	str	r2, [r3, #8]
 800191c:	60da      	str	r2, [r3, #12]
 800191e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001920:	2300      	movs	r3, #0
 8001922:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001924:	4b0f      	ldr	r3, [pc, #60]	; (8001964 <MX_RTC_Init+0x58>)
 8001926:	4a10      	ldr	r2, [pc, #64]	; (8001968 <MX_RTC_Init+0x5c>)
 8001928:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800192a:	4b0e      	ldr	r3, [pc, #56]	; (8001964 <MX_RTC_Init+0x58>)
 800192c:	2200      	movs	r2, #0
 800192e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001930:	4b0c      	ldr	r3, [pc, #48]	; (8001964 <MX_RTC_Init+0x58>)
 8001932:	227f      	movs	r2, #127	; 0x7f
 8001934:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001936:	4b0b      	ldr	r3, [pc, #44]	; (8001964 <MX_RTC_Init+0x58>)
 8001938:	22ff      	movs	r2, #255	; 0xff
 800193a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800193c:	4b09      	ldr	r3, [pc, #36]	; (8001964 <MX_RTC_Init+0x58>)
 800193e:	2200      	movs	r2, #0
 8001940:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001942:	4b08      	ldr	r3, [pc, #32]	; (8001964 <MX_RTC_Init+0x58>)
 8001944:	2200      	movs	r2, #0
 8001946:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001948:	4b06      	ldr	r3, [pc, #24]	; (8001964 <MX_RTC_Init+0x58>)
 800194a:	2200      	movs	r2, #0
 800194c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800194e:	4805      	ldr	r0, [pc, #20]	; (8001964 <MX_RTC_Init+0x58>)
 8001950:	f00a fec2 	bl	800c6d8 <HAL_RTC_Init>
 8001954:	4603      	mov	r3, r0
 8001956:	2b00      	cmp	r3, #0
 8001958:	d001      	beq.n	800195e <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800195a:	f000 f92d 	bl	8001bb8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800195e:	3718      	adds	r7, #24
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	20000380 	.word	0x20000380
 8001968:	40002800 	.word	0x40002800

0800196c <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8001970:	4b0d      	ldr	r3, [pc, #52]	; (80019a8 <MX_SDIO_SD_Init+0x3c>)
 8001972:	4a0e      	ldr	r2, [pc, #56]	; (80019ac <MX_SDIO_SD_Init+0x40>)
 8001974:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8001976:	4b0c      	ldr	r3, [pc, #48]	; (80019a8 <MX_SDIO_SD_Init+0x3c>)
 8001978:	2200      	movs	r2, #0
 800197a:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 800197c:	4b0a      	ldr	r3, [pc, #40]	; (80019a8 <MX_SDIO_SD_Init+0x3c>)
 800197e:	2200      	movs	r2, #0
 8001980:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8001982:	4b09      	ldr	r3, [pc, #36]	; (80019a8 <MX_SDIO_SD_Init+0x3c>)
 8001984:	2200      	movs	r2, #0
 8001986:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8001988:	4b07      	ldr	r3, [pc, #28]	; (80019a8 <MX_SDIO_SD_Init+0x3c>)
 800198a:	2200      	movs	r2, #0
 800198c:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_ENABLE;
 800198e:	4b06      	ldr	r3, [pc, #24]	; (80019a8 <MX_SDIO_SD_Init+0x3c>)
 8001990:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001994:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 2;
 8001996:	4b04      	ldr	r3, [pc, #16]	; (80019a8 <MX_SDIO_SD_Init+0x3c>)
 8001998:	2202      	movs	r2, #2
 800199a:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 800199c:	bf00      	nop
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr
 80019a6:	bf00      	nop
 80019a8:	200003a0 	.word	0x200003a0
 80019ac:	40012c00 	.word	0x40012c00

080019b0 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019b6:	463b      	mov	r3, r7
 80019b8:	2200      	movs	r2, #0
 80019ba:	601a      	str	r2, [r3, #0]
 80019bc:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80019be:	4b15      	ldr	r3, [pc, #84]	; (8001a14 <MX_TIM7_Init+0x64>)
 80019c0:	4a15      	ldr	r2, [pc, #84]	; (8001a18 <MX_TIM7_Init+0x68>)
 80019c2:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 89;
 80019c4:	4b13      	ldr	r3, [pc, #76]	; (8001a14 <MX_TIM7_Init+0x64>)
 80019c6:	2259      	movs	r2, #89	; 0x59
 80019c8:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019ca:	4b12      	ldr	r3, [pc, #72]	; (8001a14 <MX_TIM7_Init+0x64>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 80019d0:	4b10      	ldr	r3, [pc, #64]	; (8001a14 <MX_TIM7_Init+0x64>)
 80019d2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80019d6:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019d8:	4b0e      	ldr	r3, [pc, #56]	; (8001a14 <MX_TIM7_Init+0x64>)
 80019da:	2200      	movs	r2, #0
 80019dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80019de:	480d      	ldr	r0, [pc, #52]	; (8001a14 <MX_TIM7_Init+0x64>)
 80019e0:	f00c fdc9 	bl	800e576 <HAL_TIM_Base_Init>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d001      	beq.n	80019ee <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 80019ea:	f000 f8e5 	bl	8001bb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019ee:	2300      	movs	r3, #0
 80019f0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019f2:	2300      	movs	r3, #0
 80019f4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80019f6:	463b      	mov	r3, r7
 80019f8:	4619      	mov	r1, r3
 80019fa:	4806      	ldr	r0, [pc, #24]	; (8001a14 <MX_TIM7_Init+0x64>)
 80019fc:	f00d f84a 	bl	800ea94 <HAL_TIMEx_MasterConfigSynchronization>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d001      	beq.n	8001a0a <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8001a06:	f000 f8d7 	bl	8001bb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001a0a:	bf00      	nop
 8001a0c:	3708      	adds	r7, #8
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	20000424 	.word	0x20000424
 8001a18:	40001400 	.word	0x40001400

08001a1c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b082      	sub	sp, #8
 8001a20:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001a22:	2300      	movs	r3, #0
 8001a24:	607b      	str	r3, [r7, #4]
 8001a26:	4b10      	ldr	r3, [pc, #64]	; (8001a68 <MX_DMA_Init+0x4c>)
 8001a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a2a:	4a0f      	ldr	r2, [pc, #60]	; (8001a68 <MX_DMA_Init+0x4c>)
 8001a2c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001a30:	6313      	str	r3, [r2, #48]	; 0x30
 8001a32:	4b0d      	ldr	r3, [pc, #52]	; (8001a68 <MX_DMA_Init+0x4c>)
 8001a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a3a:	607b      	str	r3, [r7, #4]
 8001a3c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 2, 0);
 8001a3e:	2200      	movs	r2, #0
 8001a40:	2102      	movs	r1, #2
 8001a42:	2038      	movs	r0, #56	; 0x38
 8001a44:	f006 fc9f 	bl	8008386 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001a48:	2038      	movs	r0, #56	; 0x38
 8001a4a:	f006 fcb8 	bl	80083be <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 2, 0);
 8001a4e:	2200      	movs	r2, #0
 8001a50:	2102      	movs	r1, #2
 8001a52:	203a      	movs	r0, #58	; 0x3a
 8001a54:	f006 fc97 	bl	8008386 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001a58:	203a      	movs	r0, #58	; 0x3a
 8001a5a:	f006 fcb0 	bl	80083be <HAL_NVIC_EnableIRQ>

}
 8001a5e:	bf00      	nop
 8001a60:	3708      	adds	r7, #8
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	40023800 	.word	0x40023800

08001a6c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b08a      	sub	sp, #40	; 0x28
 8001a70:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a72:	f107 0314 	add.w	r3, r7, #20
 8001a76:	2200      	movs	r2, #0
 8001a78:	601a      	str	r2, [r3, #0]
 8001a7a:	605a      	str	r2, [r3, #4]
 8001a7c:	609a      	str	r2, [r3, #8]
 8001a7e:	60da      	str	r2, [r3, #12]
 8001a80:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a82:	2300      	movs	r3, #0
 8001a84:	613b      	str	r3, [r7, #16]
 8001a86:	4b49      	ldr	r3, [pc, #292]	; (8001bac <MX_GPIO_Init+0x140>)
 8001a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a8a:	4a48      	ldr	r2, [pc, #288]	; (8001bac <MX_GPIO_Init+0x140>)
 8001a8c:	f043 0304 	orr.w	r3, r3, #4
 8001a90:	6313      	str	r3, [r2, #48]	; 0x30
 8001a92:	4b46      	ldr	r3, [pc, #280]	; (8001bac <MX_GPIO_Init+0x140>)
 8001a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a96:	f003 0304 	and.w	r3, r3, #4
 8001a9a:	613b      	str	r3, [r7, #16]
 8001a9c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	60fb      	str	r3, [r7, #12]
 8001aa2:	4b42      	ldr	r3, [pc, #264]	; (8001bac <MX_GPIO_Init+0x140>)
 8001aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aa6:	4a41      	ldr	r2, [pc, #260]	; (8001bac <MX_GPIO_Init+0x140>)
 8001aa8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001aac:	6313      	str	r3, [r2, #48]	; 0x30
 8001aae:	4b3f      	ldr	r3, [pc, #252]	; (8001bac <MX_GPIO_Init+0x140>)
 8001ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ab2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ab6:	60fb      	str	r3, [r7, #12]
 8001ab8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aba:	2300      	movs	r3, #0
 8001abc:	60bb      	str	r3, [r7, #8]
 8001abe:	4b3b      	ldr	r3, [pc, #236]	; (8001bac <MX_GPIO_Init+0x140>)
 8001ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac2:	4a3a      	ldr	r2, [pc, #232]	; (8001bac <MX_GPIO_Init+0x140>)
 8001ac4:	f043 0301 	orr.w	r3, r3, #1
 8001ac8:	6313      	str	r3, [r2, #48]	; 0x30
 8001aca:	4b38      	ldr	r3, [pc, #224]	; (8001bac <MX_GPIO_Init+0x140>)
 8001acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ace:	f003 0301 	and.w	r3, r3, #1
 8001ad2:	60bb      	str	r3, [r7, #8]
 8001ad4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	607b      	str	r3, [r7, #4]
 8001ada:	4b34      	ldr	r3, [pc, #208]	; (8001bac <MX_GPIO_Init+0x140>)
 8001adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ade:	4a33      	ldr	r2, [pc, #204]	; (8001bac <MX_GPIO_Init+0x140>)
 8001ae0:	f043 0302 	orr.w	r3, r3, #2
 8001ae4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ae6:	4b31      	ldr	r3, [pc, #196]	; (8001bac <MX_GPIO_Init+0x140>)
 8001ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aea:	f003 0302 	and.w	r3, r3, #2
 8001aee:	607b      	str	r3, [r7, #4]
 8001af0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001af2:	2300      	movs	r3, #0
 8001af4:	603b      	str	r3, [r7, #0]
 8001af6:	4b2d      	ldr	r3, [pc, #180]	; (8001bac <MX_GPIO_Init+0x140>)
 8001af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001afa:	4a2c      	ldr	r2, [pc, #176]	; (8001bac <MX_GPIO_Init+0x140>)
 8001afc:	f043 0308 	orr.w	r3, r3, #8
 8001b00:	6313      	str	r3, [r2, #48]	; 0x30
 8001b02:	4b2a      	ldr	r3, [pc, #168]	; (8001bac <MX_GPIO_Init+0x140>)
 8001b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b06:	f003 0308 	and.w	r3, r3, #8
 8001b0a:	603b      	str	r3, [r7, #0]
 8001b0c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED0_Pin|LED1_Pin|LED2_Pin|LED3_Pin, GPIO_PIN_RESET);
 8001b0e:	2200      	movs	r2, #0
 8001b10:	210f      	movs	r1, #15
 8001b12:	4827      	ldr	r0, [pc, #156]	; (8001bb0 <MX_GPIO_Init+0x144>)
 8001b14:	f007 f9ba 	bl	8008e8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OUT0_Pin|OUT1_Pin, GPIO_PIN_RESET);
 8001b18:	2200      	movs	r2, #0
 8001b1a:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8001b1e:	4825      	ldr	r0, [pc, #148]	; (8001bb4 <MX_GPIO_Init+0x148>)
 8001b20:	f007 f9b4 	bl	8008e8c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED0_Pin LED1_Pin LED2_Pin LED3_Pin */
  GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin|LED2_Pin|LED3_Pin;
 8001b24:	230f      	movs	r3, #15
 8001b26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b28:	2301      	movs	r3, #1
 8001b2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b30:	2300      	movs	r3, #0
 8001b32:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b34:	f107 0314 	add.w	r3, r7, #20
 8001b38:	4619      	mov	r1, r3
 8001b3a:	481d      	ldr	r0, [pc, #116]	; (8001bb0 <MX_GPIO_Init+0x144>)
 8001b3c:	f006 fffa 	bl	8008b34 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT0_Pin OUT1_Pin */
  GPIO_InitStruct.Pin = OUT0_Pin|OUT1_Pin;
 8001b40:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001b44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b46:	2301      	movs	r3, #1
 8001b48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b52:	f107 0314 	add.w	r3, r7, #20
 8001b56:	4619      	mov	r1, r3
 8001b58:	4816      	ldr	r0, [pc, #88]	; (8001bb4 <MX_GPIO_Init+0x148>)
 8001b5a:	f006 ffeb 	bl	8008b34 <HAL_GPIO_Init>

  /*Configure GPIO pins : EXTI0_Pin EXTI1_Pin */
  GPIO_InitStruct.Pin = EXTI0_Pin|EXTI1_Pin;
 8001b5e:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001b62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001b64:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001b68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b6e:	f107 0314 	add.w	r3, r7, #20
 8001b72:	4619      	mov	r1, r3
 8001b74:	480f      	ldr	r0, [pc, #60]	; (8001bb4 <MX_GPIO_Init+0x148>)
 8001b76:	f006 ffdd 	bl	8008b34 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDIO_CD_Pin */
  GPIO_InitStruct.Pin = SDIO_CD_Pin;
 8001b7a:	2380      	movs	r3, #128	; 0x80
 8001b7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b82:	2300      	movs	r3, #0
 8001b84:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SDIO_CD_GPIO_Port, &GPIO_InitStruct);
 8001b86:	f107 0314 	add.w	r3, r7, #20
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	4808      	ldr	r0, [pc, #32]	; (8001bb0 <MX_GPIO_Init+0x144>)
 8001b8e:	f006 ffd1 	bl	8008b34 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8001b92:	2200      	movs	r2, #0
 8001b94:	2101      	movs	r1, #1
 8001b96:	2028      	movs	r0, #40	; 0x28
 8001b98:	f006 fbf5 	bl	8008386 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001b9c:	2028      	movs	r0, #40	; 0x28
 8001b9e:	f006 fc0e 	bl	80083be <HAL_NVIC_EnableIRQ>

}
 8001ba2:	bf00      	nop
 8001ba4:	3728      	adds	r7, #40	; 0x28
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	40023800 	.word	0x40023800
 8001bb0:	40020800 	.word	0x40020800
 8001bb4:	40020400 	.word	0x40020400

08001bb8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bbc:	b672      	cpsid	i
}
 8001bbe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bc0:	e7fe      	b.n	8001bc0 <Error_Handler+0x8>
	...

08001bc4 <Process_Data>:
 */

#include "pdm_can.h"

static void Process_Data(uint16_t id, uint16_t data, PDM_Data* data_struct)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	4603      	mov	r3, r0
 8001bcc:	603a      	str	r2, [r7, #0]
 8001bce:	80fb      	strh	r3, [r7, #6]
 8001bd0:	460b      	mov	r3, r1
 8001bd2:	80bb      	strh	r3, [r7, #4]
	switch(id >> 1){
 8001bd4:	88fb      	ldrh	r3, [r7, #6]
 8001bd6:	085b      	lsrs	r3, r3, #1
 8001bd8:	b29b      	uxth	r3, r3
 8001bda:	3b01      	subs	r3, #1
 8001bdc:	2b1d      	cmp	r3, #29
 8001bde:	f200 81f9 	bhi.w	8001fd4 <Process_Data+0x410>
 8001be2:	a201      	add	r2, pc, #4	; (adr r2, 8001be8 <Process_Data+0x24>)
 8001be4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001be8:	08001c61 	.word	0x08001c61
 8001bec:	08001c91 	.word	0x08001c91
 8001bf0:	08001cc1 	.word	0x08001cc1
 8001bf4:	08001cf1 	.word	0x08001cf1
 8001bf8:	08001d21 	.word	0x08001d21
 8001bfc:	08001d51 	.word	0x08001d51
 8001c00:	08001d81 	.word	0x08001d81
 8001c04:	08001db1 	.word	0x08001db1
 8001c08:	08001de1 	.word	0x08001de1
 8001c0c:	08001e11 	.word	0x08001e11
 8001c10:	08001e41 	.word	0x08001e41
 8001c14:	08001e71 	.word	0x08001e71
 8001c18:	08001ea1 	.word	0x08001ea1
 8001c1c:	08001ed1 	.word	0x08001ed1
 8001c20:	08001f01 	.word	0x08001f01
 8001c24:	08001f31 	.word	0x08001f31
 8001c28:	08001f65 	.word	0x08001f65
 8001c2c:	08001f6d 	.word	0x08001f6d
 8001c30:	08001f75 	.word	0x08001f75
 8001c34:	08001f7d 	.word	0x08001f7d
 8001c38:	08001f85 	.word	0x08001f85
 8001c3c:	08001f8d 	.word	0x08001f8d
 8001c40:	08001f95 	.word	0x08001f95
 8001c44:	08001f9d 	.word	0x08001f9d
 8001c48:	08001fa5 	.word	0x08001fa5
 8001c4c:	08001fad 	.word	0x08001fad
 8001c50:	08001fb5 	.word	0x08001fb5
 8001c54:	08001fbd 	.word	0x08001fbd
 8001c58:	08001fc5 	.word	0x08001fc5
 8001c5c:	08001fcd 	.word	0x08001fcd
		case 0x0001:
			data_struct->Current_Buffer[0] = data;
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	88ba      	ldrh	r2, [r7, #4]
 8001c64:	809a      	strh	r2, [r3, #4]
			if((id & 0x0001) == 1)
 8001c66:	88fb      	ldrh	r3, [r7, #6]
 8001c68:	f003 0301 	and.w	r3, r3, #1
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d007      	beq.n	8001c80 <Process_Data+0xbc>
				data_struct->Output_Verify |= 1;
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	885b      	ldrh	r3, [r3, #2]
 8001c74:	f043 0301 	orr.w	r3, r3, #1
 8001c78:	b29a      	uxth	r2, r3
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	805a      	strh	r2, [r3, #2]
			else
				data_struct->Output_Verify &= ~1;
			break;
 8001c7e:	e1aa      	b.n	8001fd6 <Process_Data+0x412>
				data_struct->Output_Verify &= ~1;
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	885b      	ldrh	r3, [r3, #2]
 8001c84:	f023 0301 	bic.w	r3, r3, #1
 8001c88:	b29a      	uxth	r2, r3
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	805a      	strh	r2, [r3, #2]
			break;
 8001c8e:	e1a2      	b.n	8001fd6 <Process_Data+0x412>

		case 0x0002:
			data_struct->Current_Buffer[1] = data;
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	88ba      	ldrh	r2, [r7, #4]
 8001c94:	80da      	strh	r2, [r3, #6]
			if((id & 0x0001) == 1)
 8001c96:	88fb      	ldrh	r3, [r7, #6]
 8001c98:	f003 0301 	and.w	r3, r3, #1
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d007      	beq.n	8001cb0 <Process_Data+0xec>
				data_struct->Output_Verify |= (1 << 1);
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	885b      	ldrh	r3, [r3, #2]
 8001ca4:	f043 0302 	orr.w	r3, r3, #2
 8001ca8:	b29a      	uxth	r2, r3
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	805a      	strh	r2, [r3, #2]
			else
				data_struct->Output_Verify &= ~(1 << 1);
			break;
 8001cae:	e192      	b.n	8001fd6 <Process_Data+0x412>
				data_struct->Output_Verify &= ~(1 << 1);
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	885b      	ldrh	r3, [r3, #2]
 8001cb4:	f023 0302 	bic.w	r3, r3, #2
 8001cb8:	b29a      	uxth	r2, r3
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	805a      	strh	r2, [r3, #2]
			break;
 8001cbe:	e18a      	b.n	8001fd6 <Process_Data+0x412>

		case 0x0003:
			data_struct->Current_Buffer[2] = data;
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	88ba      	ldrh	r2, [r7, #4]
 8001cc4:	811a      	strh	r2, [r3, #8]
			if((id & 0x0001) == 1)
 8001cc6:	88fb      	ldrh	r3, [r7, #6]
 8001cc8:	f003 0301 	and.w	r3, r3, #1
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d007      	beq.n	8001ce0 <Process_Data+0x11c>
				data_struct->Output_Verify |= (1 << 2);
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	885b      	ldrh	r3, [r3, #2]
 8001cd4:	f043 0304 	orr.w	r3, r3, #4
 8001cd8:	b29a      	uxth	r2, r3
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	805a      	strh	r2, [r3, #2]
			else
				data_struct->Output_Verify &= ~(1 << 2);
			break;
 8001cde:	e17a      	b.n	8001fd6 <Process_Data+0x412>
				data_struct->Output_Verify &= ~(1 << 2);
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	885b      	ldrh	r3, [r3, #2]
 8001ce4:	f023 0304 	bic.w	r3, r3, #4
 8001ce8:	b29a      	uxth	r2, r3
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	805a      	strh	r2, [r3, #2]
			break;
 8001cee:	e172      	b.n	8001fd6 <Process_Data+0x412>

		case 0x0004:
			data_struct->Current_Buffer[3] = data;
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	88ba      	ldrh	r2, [r7, #4]
 8001cf4:	815a      	strh	r2, [r3, #10]
			if((id & 0x0001) == 1)
 8001cf6:	88fb      	ldrh	r3, [r7, #6]
 8001cf8:	f003 0301 	and.w	r3, r3, #1
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d007      	beq.n	8001d10 <Process_Data+0x14c>
				data_struct->Output_Verify |= (1 << 3);
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	885b      	ldrh	r3, [r3, #2]
 8001d04:	f043 0308 	orr.w	r3, r3, #8
 8001d08:	b29a      	uxth	r2, r3
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	805a      	strh	r2, [r3, #2]
			else
				data_struct->Output_Verify &= ~(1 << 3);
			break;
 8001d0e:	e162      	b.n	8001fd6 <Process_Data+0x412>
				data_struct->Output_Verify &= ~(1 << 3);
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	885b      	ldrh	r3, [r3, #2]
 8001d14:	f023 0308 	bic.w	r3, r3, #8
 8001d18:	b29a      	uxth	r2, r3
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	805a      	strh	r2, [r3, #2]
			break;
 8001d1e:	e15a      	b.n	8001fd6 <Process_Data+0x412>

		case 0x0005:
			data_struct->Current_Buffer[4] = data;
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	88ba      	ldrh	r2, [r7, #4]
 8001d24:	819a      	strh	r2, [r3, #12]
			if((id & 0x0001) == 1)
 8001d26:	88fb      	ldrh	r3, [r7, #6]
 8001d28:	f003 0301 	and.w	r3, r3, #1
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d007      	beq.n	8001d40 <Process_Data+0x17c>
				data_struct->Output_Verify |= (1 << 4);
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	885b      	ldrh	r3, [r3, #2]
 8001d34:	f043 0310 	orr.w	r3, r3, #16
 8001d38:	b29a      	uxth	r2, r3
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	805a      	strh	r2, [r3, #2]
			else
				data_struct->Output_Verify &= ~(1 << 4);
			break;
 8001d3e:	e14a      	b.n	8001fd6 <Process_Data+0x412>
				data_struct->Output_Verify &= ~(1 << 4);
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	885b      	ldrh	r3, [r3, #2]
 8001d44:	f023 0310 	bic.w	r3, r3, #16
 8001d48:	b29a      	uxth	r2, r3
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	805a      	strh	r2, [r3, #2]
			break;
 8001d4e:	e142      	b.n	8001fd6 <Process_Data+0x412>

		case 0x0006:
			data_struct->Current_Buffer[5] = data;
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	88ba      	ldrh	r2, [r7, #4]
 8001d54:	81da      	strh	r2, [r3, #14]
			if((id & 0x0001) == 1)
 8001d56:	88fb      	ldrh	r3, [r7, #6]
 8001d58:	f003 0301 	and.w	r3, r3, #1
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d007      	beq.n	8001d70 <Process_Data+0x1ac>
				data_struct->Output_Verify |= (1 << 5);
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	885b      	ldrh	r3, [r3, #2]
 8001d64:	f043 0320 	orr.w	r3, r3, #32
 8001d68:	b29a      	uxth	r2, r3
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	805a      	strh	r2, [r3, #2]
			else
				data_struct->Output_Verify &= ~(1 << 5);
			break;
 8001d6e:	e132      	b.n	8001fd6 <Process_Data+0x412>
				data_struct->Output_Verify &= ~(1 << 5);
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	885b      	ldrh	r3, [r3, #2]
 8001d74:	f023 0320 	bic.w	r3, r3, #32
 8001d78:	b29a      	uxth	r2, r3
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	805a      	strh	r2, [r3, #2]
			break;
 8001d7e:	e12a      	b.n	8001fd6 <Process_Data+0x412>

		case 0x0007:
			data_struct->Current_Buffer[6] = data;
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	88ba      	ldrh	r2, [r7, #4]
 8001d84:	821a      	strh	r2, [r3, #16]
			if((id & 0x0001) == 1)
 8001d86:	88fb      	ldrh	r3, [r7, #6]
 8001d88:	f003 0301 	and.w	r3, r3, #1
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d007      	beq.n	8001da0 <Process_Data+0x1dc>
				data_struct->Output_Verify |= (1 << 6);
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	885b      	ldrh	r3, [r3, #2]
 8001d94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001d98:	b29a      	uxth	r2, r3
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	805a      	strh	r2, [r3, #2]
			else
				data_struct->Output_Verify &= ~(1 << 6);
			break;
 8001d9e:	e11a      	b.n	8001fd6 <Process_Data+0x412>
				data_struct->Output_Verify &= ~(1 << 6);
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	885b      	ldrh	r3, [r3, #2]
 8001da4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001da8:	b29a      	uxth	r2, r3
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	805a      	strh	r2, [r3, #2]
			break;
 8001dae:	e112      	b.n	8001fd6 <Process_Data+0x412>

		case 0x0008:
			data_struct->Current_Buffer[7] = data;
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	88ba      	ldrh	r2, [r7, #4]
 8001db4:	825a      	strh	r2, [r3, #18]
			if((id & 0x0001) == 1)
 8001db6:	88fb      	ldrh	r3, [r7, #6]
 8001db8:	f003 0301 	and.w	r3, r3, #1
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d007      	beq.n	8001dd0 <Process_Data+0x20c>
				data_struct->Output_Verify |= (1 << 7);
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	885b      	ldrh	r3, [r3, #2]
 8001dc4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001dc8:	b29a      	uxth	r2, r3
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	805a      	strh	r2, [r3, #2]
			else
				data_struct->Output_Verify &= ~(1 << 7);
			break;
 8001dce:	e102      	b.n	8001fd6 <Process_Data+0x412>
				data_struct->Output_Verify &= ~(1 << 7);
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	885b      	ldrh	r3, [r3, #2]
 8001dd4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001dd8:	b29a      	uxth	r2, r3
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	805a      	strh	r2, [r3, #2]
			break;
 8001dde:	e0fa      	b.n	8001fd6 <Process_Data+0x412>

		case 0x0009:
			data_struct->Current_Buffer[8] = data;
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	88ba      	ldrh	r2, [r7, #4]
 8001de4:	829a      	strh	r2, [r3, #20]
			if((id & 0x0001) == 1)
 8001de6:	88fb      	ldrh	r3, [r7, #6]
 8001de8:	f003 0301 	and.w	r3, r3, #1
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d007      	beq.n	8001e00 <Process_Data+0x23c>
				data_struct->Output_Verify |= (1 << 8);
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	885b      	ldrh	r3, [r3, #2]
 8001df4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001df8:	b29a      	uxth	r2, r3
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	805a      	strh	r2, [r3, #2]
			else
				data_struct->Output_Verify &= ~(1 << 8);
			break;
 8001dfe:	e0ea      	b.n	8001fd6 <Process_Data+0x412>
				data_struct->Output_Verify &= ~(1 << 8);
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	885b      	ldrh	r3, [r3, #2]
 8001e04:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001e08:	b29a      	uxth	r2, r3
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	805a      	strh	r2, [r3, #2]
			break;
 8001e0e:	e0e2      	b.n	8001fd6 <Process_Data+0x412>

		case 0x000A:
			data_struct->Current_Buffer[9] = data;
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	88ba      	ldrh	r2, [r7, #4]
 8001e14:	82da      	strh	r2, [r3, #22]
			if((id & 0x0001) == 1)
 8001e16:	88fb      	ldrh	r3, [r7, #6]
 8001e18:	f003 0301 	and.w	r3, r3, #1
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d007      	beq.n	8001e30 <Process_Data+0x26c>
				data_struct->Output_Verify |= (1 << 9);
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	885b      	ldrh	r3, [r3, #2]
 8001e24:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e28:	b29a      	uxth	r2, r3
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	805a      	strh	r2, [r3, #2]
			else
				data_struct->Output_Verify &= ~(1 << 9);
			break;
 8001e2e:	e0d2      	b.n	8001fd6 <Process_Data+0x412>
				data_struct->Output_Verify &= ~(1 << 9);
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	885b      	ldrh	r3, [r3, #2]
 8001e34:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001e38:	b29a      	uxth	r2, r3
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	805a      	strh	r2, [r3, #2]
			break;
 8001e3e:	e0ca      	b.n	8001fd6 <Process_Data+0x412>

		case 0x000B:
			data_struct->Current_Buffer[10] = data;
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	88ba      	ldrh	r2, [r7, #4]
 8001e44:	831a      	strh	r2, [r3, #24]
			if((id & 0x0001) == 1)
 8001e46:	88fb      	ldrh	r3, [r7, #6]
 8001e48:	f003 0301 	and.w	r3, r3, #1
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d007      	beq.n	8001e60 <Process_Data+0x29c>
				data_struct->Output_Verify |= (1 << 10);
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	885b      	ldrh	r3, [r3, #2]
 8001e54:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e58:	b29a      	uxth	r2, r3
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	805a      	strh	r2, [r3, #2]
			else
				data_struct->Output_Verify &= ~(1 << 10);
			break;
 8001e5e:	e0ba      	b.n	8001fd6 <Process_Data+0x412>
				data_struct->Output_Verify &= ~(1 << 10);
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	885b      	ldrh	r3, [r3, #2]
 8001e64:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001e68:	b29a      	uxth	r2, r3
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	805a      	strh	r2, [r3, #2]
			break;
 8001e6e:	e0b2      	b.n	8001fd6 <Process_Data+0x412>

		case 0x000C:
			data_struct->Current_Buffer[11] = data;
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	88ba      	ldrh	r2, [r7, #4]
 8001e74:	835a      	strh	r2, [r3, #26]
			if((id & 0x0001) == 1)
 8001e76:	88fb      	ldrh	r3, [r7, #6]
 8001e78:	f003 0301 	and.w	r3, r3, #1
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d007      	beq.n	8001e90 <Process_Data+0x2cc>
				data_struct->Output_Verify |= (1 << 11);
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	885b      	ldrh	r3, [r3, #2]
 8001e84:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001e88:	b29a      	uxth	r2, r3
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	805a      	strh	r2, [r3, #2]
			else
				data_struct->Output_Verify &= ~(1 << 11);
			break;
 8001e8e:	e0a2      	b.n	8001fd6 <Process_Data+0x412>
				data_struct->Output_Verify &= ~(1 << 11);
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	885b      	ldrh	r3, [r3, #2]
 8001e94:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001e98:	b29a      	uxth	r2, r3
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	805a      	strh	r2, [r3, #2]
			break;
 8001e9e:	e09a      	b.n	8001fd6 <Process_Data+0x412>

		case 0x000D:
			data_struct->Current_Buffer[12] = data;
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	88ba      	ldrh	r2, [r7, #4]
 8001ea4:	839a      	strh	r2, [r3, #28]
			if((id & 0x0001) == 1)
 8001ea6:	88fb      	ldrh	r3, [r7, #6]
 8001ea8:	f003 0301 	and.w	r3, r3, #1
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d007      	beq.n	8001ec0 <Process_Data+0x2fc>
				data_struct->Output_Verify |= (1 << 12);
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	885b      	ldrh	r3, [r3, #2]
 8001eb4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001eb8:	b29a      	uxth	r2, r3
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	805a      	strh	r2, [r3, #2]
			else
				data_struct->Output_Verify &= ~(1 << 12);
			break;
 8001ebe:	e08a      	b.n	8001fd6 <Process_Data+0x412>
				data_struct->Output_Verify &= ~(1 << 12);
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	885b      	ldrh	r3, [r3, #2]
 8001ec4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001ec8:	b29a      	uxth	r2, r3
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	805a      	strh	r2, [r3, #2]
			break;
 8001ece:	e082      	b.n	8001fd6 <Process_Data+0x412>

		case 0x000E:
			data_struct->Current_Buffer[13] = data;
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	88ba      	ldrh	r2, [r7, #4]
 8001ed4:	83da      	strh	r2, [r3, #30]
			if((id & 0x0001) == 1)
 8001ed6:	88fb      	ldrh	r3, [r7, #6]
 8001ed8:	f003 0301 	and.w	r3, r3, #1
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d007      	beq.n	8001ef0 <Process_Data+0x32c>
				data_struct->Output_Verify |= (1 << 13);
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	885b      	ldrh	r3, [r3, #2]
 8001ee4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001ee8:	b29a      	uxth	r2, r3
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	805a      	strh	r2, [r3, #2]
			else
				data_struct->Output_Verify &= ~(1 << 13);
			break;
 8001eee:	e072      	b.n	8001fd6 <Process_Data+0x412>
				data_struct->Output_Verify &= ~(1 << 13);
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	885b      	ldrh	r3, [r3, #2]
 8001ef4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001ef8:	b29a      	uxth	r2, r3
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	805a      	strh	r2, [r3, #2]
			break;
 8001efe:	e06a      	b.n	8001fd6 <Process_Data+0x412>

		case 0x000F:
			data_struct->Current_Buffer[14] = data;
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	88ba      	ldrh	r2, [r7, #4]
 8001f04:	841a      	strh	r2, [r3, #32]
			if((id & 0x0001) == 1)
 8001f06:	88fb      	ldrh	r3, [r7, #6]
 8001f08:	f003 0301 	and.w	r3, r3, #1
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d007      	beq.n	8001f20 <Process_Data+0x35c>
				data_struct->Output_Verify |= (1 << 14);
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	885b      	ldrh	r3, [r3, #2]
 8001f14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f18:	b29a      	uxth	r2, r3
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	805a      	strh	r2, [r3, #2]
			else
				data_struct->Output_Verify &= ~(1 << 14);
			break;
 8001f1e:	e05a      	b.n	8001fd6 <Process_Data+0x412>
				data_struct->Output_Verify &= ~(1 << 14);
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	885b      	ldrh	r3, [r3, #2]
 8001f24:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001f28:	b29a      	uxth	r2, r3
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	805a      	strh	r2, [r3, #2]
			break;
 8001f2e:	e052      	b.n	8001fd6 <Process_Data+0x412>

		case 0x0010:
			data_struct->Current_Buffer[15] = data;
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	88ba      	ldrh	r2, [r7, #4]
 8001f34:	845a      	strh	r2, [r3, #34]	; 0x22
			if((id & 0x0001) == 1)
 8001f36:	88fb      	ldrh	r3, [r7, #6]
 8001f38:	f003 0301 	and.w	r3, r3, #1
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d009      	beq.n	8001f54 <Process_Data+0x390>
				data_struct->Output_Verify |= (1 << 15);
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	885b      	ldrh	r3, [r3, #2]
 8001f44:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001f48:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001f4c:	b29a      	uxth	r2, r3
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	805a      	strh	r2, [r3, #2]
			else
				data_struct->Output_Verify &= ~(1 << 15);
			break;
 8001f52:	e040      	b.n	8001fd6 <Process_Data+0x412>
				data_struct->Output_Verify &= ~(1 << 15);
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	885b      	ldrh	r3, [r3, #2]
 8001f58:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001f5c:	b29a      	uxth	r2, r3
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	805a      	strh	r2, [r3, #2]
			break;
 8001f62:	e038      	b.n	8001fd6 <Process_Data+0x412>

		case 0x0011:
			data_struct->Tempetature_Buffer[0] = data;
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	88ba      	ldrh	r2, [r7, #4]
 8001f68:	859a      	strh	r2, [r3, #44]	; 0x2c
			break;
 8001f6a:	e034      	b.n	8001fd6 <Process_Data+0x412>

		case 0x0012:
			data_struct->Tempetature_Buffer[1] = data;
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	88ba      	ldrh	r2, [r7, #4]
 8001f70:	85da      	strh	r2, [r3, #46]	; 0x2e
			break;
 8001f72:	e030      	b.n	8001fd6 <Process_Data+0x412>

		case 0x0013:
			data_struct->Tempetature_Buffer[2] = data;
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	88ba      	ldrh	r2, [r7, #4]
 8001f78:	861a      	strh	r2, [r3, #48]	; 0x30
			break;
 8001f7a:	e02c      	b.n	8001fd6 <Process_Data+0x412>

		case 0x0014:
			data_struct->Tempetature_Buffer[3] = data;
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	88ba      	ldrh	r2, [r7, #4]
 8001f80:	865a      	strh	r2, [r3, #50]	; 0x32
			break;
 8001f82:	e028      	b.n	8001fd6 <Process_Data+0x412>

		case 0x0015:
			data_struct->Tempetature_Buffer[4] = data;
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	88ba      	ldrh	r2, [r7, #4]
 8001f88:	869a      	strh	r2, [r3, #52]	; 0x34
			break;
 8001f8a:	e024      	b.n	8001fd6 <Process_Data+0x412>

		case 0x0016:
			data_struct->Tempetature_Buffer[5] = data;
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	88ba      	ldrh	r2, [r7, #4]
 8001f90:	86da      	strh	r2, [r3, #54]	; 0x36
			break;
 8001f92:	e020      	b.n	8001fd6 <Process_Data+0x412>

		case 0x0017:
			data_struct->Tempetature_Buffer[6] = data;
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	88ba      	ldrh	r2, [r7, #4]
 8001f98:	871a      	strh	r2, [r3, #56]	; 0x38
			break;
 8001f9a:	e01c      	b.n	8001fd6 <Process_Data+0x412>

		case 0x0018:
			data_struct->Tempetature_Buffer[7] = data;
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	88ba      	ldrh	r2, [r7, #4]
 8001fa0:	875a      	strh	r2, [r3, #58]	; 0x3a
			break;
 8001fa2:	e018      	b.n	8001fd6 <Process_Data+0x412>

		case 0x0019:
			data_struct->Tempetature_Buffer[8] = data;
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	88ba      	ldrh	r2, [r7, #4]
 8001fa8:	879a      	strh	r2, [r3, #60]	; 0x3c
			break;
 8001faa:	e014      	b.n	8001fd6 <Process_Data+0x412>

		case 0x001A:
			data_struct->Input_Voltage = data;
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	88ba      	ldrh	r2, [r7, #4]
 8001fb0:	801a      	strh	r2, [r3, #0]
			break;
 8001fb2:	e010      	b.n	8001fd6 <Process_Data+0x412>

		case 0x001B:
			data_struct->Duty_Cycle_Buffer[0] = data;
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	88ba      	ldrh	r2, [r7, #4]
 8001fb8:	849a      	strh	r2, [r3, #36]	; 0x24
			break;
 8001fba:	e00c      	b.n	8001fd6 <Process_Data+0x412>

		case 0x001C:
			data_struct->Duty_Cycle_Buffer[1] = data;
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	88ba      	ldrh	r2, [r7, #4]
 8001fc0:	84da      	strh	r2, [r3, #38]	; 0x26
			break;
 8001fc2:	e008      	b.n	8001fd6 <Process_Data+0x412>

		case 0x001D:
			data_struct->Duty_Cycle_Buffer[2] = data;
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	88ba      	ldrh	r2, [r7, #4]
 8001fc8:	851a      	strh	r2, [r3, #40]	; 0x28
			break;
 8001fca:	e004      	b.n	8001fd6 <Process_Data+0x412>

		case 0x001E:
			data_struct->Duty_Cycle_Buffer[3] = data;
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	88ba      	ldrh	r2, [r7, #4]
 8001fd0:	855a      	strh	r2, [r3, #42]	; 0x2a
			break;
 8001fd2:	e000      	b.n	8001fd6 <Process_Data+0x412>

		default:
			break;
 8001fd4:	bf00      	nop
	}

	return;
 8001fd6:	bf00      	nop
}
 8001fd8:	370c      	adds	r7, #12
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr
 8001fe2:	bf00      	nop

08001fe4 <PDM_CAN_FilterConfig>:

HAL_StatusTypeDef PDM_CAN_FilterConfig(CAN_HandleTypeDef* hcan, uint32_t bank_position, uint32_t fifo_assignment)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b090      	sub	sp, #64	; 0x40
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	60f8      	str	r0, [r7, #12]
 8001fec:	60b9      	str	r1, [r7, #8]
 8001fee:	607a      	str	r2, [r7, #4]
	CAN_FilterTypeDef sFilterConfig;
	uint32_t filterID = 0x1E35C000, filterMask = 0x1FFFF000;
 8001ff0:	4b13      	ldr	r3, [pc, #76]	; (8002040 <PDM_CAN_FilterConfig+0x5c>)
 8001ff2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001ff4:	4b13      	ldr	r3, [pc, #76]	; (8002044 <PDM_CAN_FilterConfig+0x60>)
 8001ff6:	63bb      	str	r3, [r7, #56]	; 0x38

	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	62bb      	str	r3, [r7, #40]	; 0x28
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	62fb      	str	r3, [r7, #44]	; 0x2c
	sFilterConfig.FilterIdHigh = filterID >> 13;
 8002000:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002002:	0b5b      	lsrs	r3, r3, #13
 8002004:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterIdLow = (filterID << 3) & 0xFFF8;
 8002006:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002008:	00db      	lsls	r3, r3, #3
 800200a:	b29b      	uxth	r3, r3
 800200c:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMaskIdHigh = filterMask >> 13;
 800200e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002010:	0b5b      	lsrs	r3, r3, #13
 8002012:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterMaskIdLow = (filterMask << 3) & 0xFFF8;
 8002014:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002016:	00db      	lsls	r3, r3, #3
 8002018:	b29b      	uxth	r3, r3
 800201a:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterBank = bank_position;
 800201c:	68bb      	ldr	r3, [r7, #8]
 800201e:	627b      	str	r3, [r7, #36]	; 0x24
	sFilterConfig.FilterFIFOAssignment = fifo_assignment;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	623b      	str	r3, [r7, #32]
	sFilterConfig.FilterActivation = ENABLE;
 8002024:	2301      	movs	r3, #1
 8002026:	633b      	str	r3, [r7, #48]	; 0x30

	return HAL_CAN_ConfigFilter(hcan, &sFilterConfig);
 8002028:	f107 0310 	add.w	r3, r7, #16
 800202c:	4619      	mov	r1, r3
 800202e:	68f8      	ldr	r0, [r7, #12]
 8002030:	f005 fb0e 	bl	8007650 <HAL_CAN_ConfigFilter>
 8002034:	4603      	mov	r3, r0
}
 8002036:	4618      	mov	r0, r3
 8002038:	3740      	adds	r7, #64	; 0x40
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	1e35c000 	.word	0x1e35c000
 8002044:	1ffff000 	.word	0x1ffff000

08002048 <PDM_CAN_Process_Data>:

void PDM_CAN_Process_Data(CAN_RxHeaderTypeDef* rx_header, uint8_t* data_buffer, PDM_Data* data_struct)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b088      	sub	sp, #32
 800204c:	af00      	add	r7, sp, #0
 800204e:	60f8      	str	r0, [r7, #12]
 8002050:	60b9      	str	r1, [r7, #8]
 8002052:	607a      	str	r2, [r7, #4]
	uint8_t length = 0;
 8002054:	2300      	movs	r3, #0
 8002056:	77bb      	strb	r3, [r7, #30]
	uint8_t buffer[8];
	uint16_t id = 0;
 8002058:	2300      	movs	r3, #0
 800205a:	83bb      	strh	r3, [r7, #28]
	uint16_t data = 0;
 800205c:	2300      	movs	r3, #0
 800205e:	837b      	strh	r3, [r7, #26]

	if((rx_header->DLC != CAN_ID_EXT) && ((rx_header->ExtId & 0x1FFFF000) != 0x1E35C000))
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	691b      	ldr	r3, [r3, #16]
 8002064:	2b04      	cmp	r3, #4
 8002066:	d006      	beq.n	8002076 <PDM_CAN_Process_Data+0x2e>
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	685a      	ldr	r2, [r3, #4]
 800206c:	4b29      	ldr	r3, [pc, #164]	; (8002114 <PDM_CAN_Process_Data+0xcc>)
 800206e:	4013      	ands	r3, r2
 8002070:	4a29      	ldr	r2, [pc, #164]	; (8002118 <PDM_CAN_Process_Data+0xd0>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d149      	bne.n	800210a <PDM_CAN_Process_Data+0xc2>
		return;

	length = rx_header->DLC;
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	691b      	ldr	r3, [r3, #16]
 800207a:	77bb      	strb	r3, [r7, #30]

	for(uint8_t i = 0; i < length; i++)
 800207c:	2300      	movs	r3, #0
 800207e:	77fb      	strb	r3, [r7, #31]
 8002080:	e00b      	b.n	800209a <PDM_CAN_Process_Data+0x52>
		buffer[i] = data_buffer[i];
 8002082:	7ffb      	ldrb	r3, [r7, #31]
 8002084:	68ba      	ldr	r2, [r7, #8]
 8002086:	441a      	add	r2, r3
 8002088:	7ffb      	ldrb	r3, [r7, #31]
 800208a:	7812      	ldrb	r2, [r2, #0]
 800208c:	3320      	adds	r3, #32
 800208e:	443b      	add	r3, r7
 8002090:	f803 2c10 	strb.w	r2, [r3, #-16]
	for(uint8_t i = 0; i < length; i++)
 8002094:	7ffb      	ldrb	r3, [r7, #31]
 8002096:	3301      	adds	r3, #1
 8002098:	77fb      	strb	r3, [r7, #31]
 800209a:	7ffa      	ldrb	r2, [r7, #31]
 800209c:	7fbb      	ldrb	r3, [r7, #30]
 800209e:	429a      	cmp	r2, r3
 80020a0:	d3ef      	bcc.n	8002082 <PDM_CAN_Process_Data+0x3a>

	id  = buffer[0] << 8;
 80020a2:	7c3b      	ldrb	r3, [r7, #16]
 80020a4:	b29b      	uxth	r3, r3
 80020a6:	021b      	lsls	r3, r3, #8
 80020a8:	83bb      	strh	r3, [r7, #28]
	id |= buffer[1] & 0xff;
 80020aa:	7c7b      	ldrb	r3, [r7, #17]
 80020ac:	b29a      	uxth	r2, r3
 80020ae:	8bbb      	ldrh	r3, [r7, #28]
 80020b0:	4313      	orrs	r3, r2
 80020b2:	83bb      	strh	r3, [r7, #28]
	data  = buffer[2] << 8;
 80020b4:	7cbb      	ldrb	r3, [r7, #18]
 80020b6:	b29b      	uxth	r3, r3
 80020b8:	021b      	lsls	r3, r3, #8
 80020ba:	837b      	strh	r3, [r7, #26]
	data |= buffer[3] & 0xff;
 80020bc:	7cfb      	ldrb	r3, [r7, #19]
 80020be:	b29a      	uxth	r2, r3
 80020c0:	8b7b      	ldrh	r3, [r7, #26]
 80020c2:	4313      	orrs	r3, r2
 80020c4:	837b      	strh	r3, [r7, #26]

	Process_Data(id, data, data_struct);
 80020c6:	8b79      	ldrh	r1, [r7, #26]
 80020c8:	8bbb      	ldrh	r3, [r7, #28]
 80020ca:	687a      	ldr	r2, [r7, #4]
 80020cc:	4618      	mov	r0, r3
 80020ce:	f7ff fd79 	bl	8001bc4 <Process_Data>

	if(length == 8)
 80020d2:	7fbb      	ldrb	r3, [r7, #30]
 80020d4:	2b08      	cmp	r3, #8
 80020d6:	d119      	bne.n	800210c <PDM_CAN_Process_Data+0xc4>
	{
		id  = buffer[4] << 8;
 80020d8:	7d3b      	ldrb	r3, [r7, #20]
 80020da:	b29b      	uxth	r3, r3
 80020dc:	021b      	lsls	r3, r3, #8
 80020de:	83bb      	strh	r3, [r7, #28]
		id |= buffer[5] & 0xff;
 80020e0:	7d7b      	ldrb	r3, [r7, #21]
 80020e2:	b29a      	uxth	r2, r3
 80020e4:	8bbb      	ldrh	r3, [r7, #28]
 80020e6:	4313      	orrs	r3, r2
 80020e8:	83bb      	strh	r3, [r7, #28]
		data  = buffer[6] << 8;
 80020ea:	7dbb      	ldrb	r3, [r7, #22]
 80020ec:	b29b      	uxth	r3, r3
 80020ee:	021b      	lsls	r3, r3, #8
 80020f0:	837b      	strh	r3, [r7, #26]
		data |= buffer[7] & 0xff;
 80020f2:	7dfb      	ldrb	r3, [r7, #23]
 80020f4:	b29a      	uxth	r2, r3
 80020f6:	8b7b      	ldrh	r3, [r7, #26]
 80020f8:	4313      	orrs	r3, r2
 80020fa:	837b      	strh	r3, [r7, #26]

		Process_Data(id, data, data_struct);
 80020fc:	8b79      	ldrh	r1, [r7, #26]
 80020fe:	8bbb      	ldrh	r3, [r7, #28]
 8002100:	687a      	ldr	r2, [r7, #4]
 8002102:	4618      	mov	r0, r3
 8002104:	f7ff fd5e 	bl	8001bc4 <Process_Data>
 8002108:	e000      	b.n	800210c <PDM_CAN_Process_Data+0xc4>
		return;
 800210a:	bf00      	nop
	}
}
 800210c:	3720      	adds	r7, #32
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}
 8002112:	bf00      	nop
 8002114:	1ffff000 	.word	0x1ffff000
 8002118:	1e35c000 	.word	0x1e35c000

0800211c <Principal_Verify_LEDs>:
static void Tx_Beacon(CAN_HandleTypeDef* hcan);
static void Save_ECU(CAN_HandleTypeDef* hcan);
static void Save_PDM(CAN_HandleTypeDef* hcan);

void Principal_Verify_LEDs()
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b082      	sub	sp, #8
 8002120:	af00      	add	r7, sp, #0
	verifyADC = 0;
 8002122:	4b2c      	ldr	r3, [pc, #176]	; (80021d4 <Principal_Verify_LEDs+0xb8>)
 8002124:	2200      	movs	r2, #0
 8002126:	801a      	strh	r2, [r3, #0]

	for(uint8_t i = 0; i < NBR_OF_CHANNELS; i++)
 8002128:	2300      	movs	r3, #0
 800212a:	71fb      	strb	r3, [r7, #7]
 800212c:	e015      	b.n	800215a <Principal_Verify_LEDs+0x3e>
		if(adcBuffer[i] > ADC_THRESHOLD)
 800212e:	79fb      	ldrb	r3, [r7, #7]
 8002130:	4a29      	ldr	r2, [pc, #164]	; (80021d8 <Principal_Verify_LEDs+0xbc>)
 8002132:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002136:	2b5a      	cmp	r3, #90	; 0x5a
 8002138:	d90c      	bls.n	8002154 <Principal_Verify_LEDs+0x38>
			verifyADC |= (1 << i);
 800213a:	79fb      	ldrb	r3, [r7, #7]
 800213c:	2201      	movs	r2, #1
 800213e:	fa02 f303 	lsl.w	r3, r2, r3
 8002142:	b21a      	sxth	r2, r3
 8002144:	4b23      	ldr	r3, [pc, #140]	; (80021d4 <Principal_Verify_LEDs+0xb8>)
 8002146:	881b      	ldrh	r3, [r3, #0]
 8002148:	b21b      	sxth	r3, r3
 800214a:	4313      	orrs	r3, r2
 800214c:	b21b      	sxth	r3, r3
 800214e:	b29a      	uxth	r2, r3
 8002150:	4b20      	ldr	r3, [pc, #128]	; (80021d4 <Principal_Verify_LEDs+0xb8>)
 8002152:	801a      	strh	r2, [r3, #0]
	for(uint8_t i = 0; i < NBR_OF_CHANNELS; i++)
 8002154:	79fb      	ldrb	r3, [r7, #7]
 8002156:	3301      	adds	r3, #1
 8002158:	71fb      	strb	r3, [r7, #7]
 800215a:	79fb      	ldrb	r3, [r7, #7]
 800215c:	2b0b      	cmp	r3, #11
 800215e:	d9e6      	bls.n	800212e <Principal_Verify_LEDs+0x12>

	HAL_GPIO_TogglePin(LED_OK);
 8002160:	2101      	movs	r1, #1
 8002162:	481e      	ldr	r0, [pc, #120]	; (80021dc <Principal_Verify_LEDs+0xc0>)
 8002164:	f006 feab 	bl	8008ebe <HAL_GPIO_TogglePin>

	if(flagDatalogger == DL_SAVE)
 8002168:	4b1d      	ldr	r3, [pc, #116]	; (80021e0 <Principal_Verify_LEDs+0xc4>)
 800216a:	781b      	ldrb	r3, [r3, #0]
 800216c:	2b01      	cmp	r3, #1
 800216e:	d105      	bne.n	800217c <Principal_Verify_LEDs+0x60>
		HAL_GPIO_WritePin(LED_DATALOGGER, GPIO_PIN_SET);
 8002170:	2201      	movs	r2, #1
 8002172:	2102      	movs	r1, #2
 8002174:	4819      	ldr	r0, [pc, #100]	; (80021dc <Principal_Verify_LEDs+0xc0>)
 8002176:	f006 fe89 	bl	8008e8c <HAL_GPIO_WritePin>
 800217a:	e004      	b.n	8002186 <Principal_Verify_LEDs+0x6a>
	else
		HAL_GPIO_WritePin(LED_DATALOGGER, GPIO_PIN_RESET);
 800217c:	2200      	movs	r2, #0
 800217e:	2102      	movs	r1, #2
 8002180:	4816      	ldr	r0, [pc, #88]	; (80021dc <Principal_Verify_LEDs+0xc0>)
 8002182:	f006 fe83 	bl	8008e8c <HAL_GPIO_WritePin>

	if((verifyCAN & 1) == 1)
 8002186:	4b17      	ldr	r3, [pc, #92]	; (80021e4 <Principal_Verify_LEDs+0xc8>)
 8002188:	781b      	ldrb	r3, [r3, #0]
 800218a:	f003 0301 	and.w	r3, r3, #1
 800218e:	2b00      	cmp	r3, #0
 8002190:	d005      	beq.n	800219e <Principal_Verify_LEDs+0x82>
		HAL_GPIO_WritePin(LED_CAN_TX, GPIO_PIN_SET);
 8002192:	2201      	movs	r2, #1
 8002194:	2104      	movs	r1, #4
 8002196:	4811      	ldr	r0, [pc, #68]	; (80021dc <Principal_Verify_LEDs+0xc0>)
 8002198:	f006 fe78 	bl	8008e8c <HAL_GPIO_WritePin>
 800219c:	e004      	b.n	80021a8 <Principal_Verify_LEDs+0x8c>
	else
		HAL_GPIO_WritePin(LED_CAN_TX, GPIO_PIN_RESET);
 800219e:	2200      	movs	r2, #0
 80021a0:	2104      	movs	r1, #4
 80021a2:	480e      	ldr	r0, [pc, #56]	; (80021dc <Principal_Verify_LEDs+0xc0>)
 80021a4:	f006 fe72 	bl	8008e8c <HAL_GPIO_WritePin>

	if((verifyCAN & 2) == 2)
 80021a8:	4b0e      	ldr	r3, [pc, #56]	; (80021e4 <Principal_Verify_LEDs+0xc8>)
 80021aa:	781b      	ldrb	r3, [r3, #0]
 80021ac:	f003 0302 	and.w	r3, r3, #2
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d005      	beq.n	80021c0 <Principal_Verify_LEDs+0xa4>
		HAL_GPIO_WritePin(LED_CAN_RX, GPIO_PIN_SET);
 80021b4:	2201      	movs	r2, #1
 80021b6:	2108      	movs	r1, #8
 80021b8:	4808      	ldr	r0, [pc, #32]	; (80021dc <Principal_Verify_LEDs+0xc0>)
 80021ba:	f006 fe67 	bl	8008e8c <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(LED_CAN_RX, GPIO_PIN_RESET);

	return;
 80021be:	e005      	b.n	80021cc <Principal_Verify_LEDs+0xb0>
		HAL_GPIO_WritePin(LED_CAN_RX, GPIO_PIN_RESET);
 80021c0:	2200      	movs	r2, #0
 80021c2:	2108      	movs	r1, #8
 80021c4:	4805      	ldr	r0, [pc, #20]	; (80021dc <Principal_Verify_LEDs+0xc0>)
 80021c6:	f006 fe61 	bl	8008e8c <HAL_GPIO_WritePin>
	return;
 80021ca:	bf00      	nop
}
 80021cc:	3708      	adds	r7, #8
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	200026ce 	.word	0x200026ce
 80021d8:	20002580 	.word	0x20002580
 80021dc:	40020800 	.word	0x40020800
 80021e0:	20002642 	.word	0x20002642
 80021e4:	200026cc 	.word	0x200026cc

080021e8 <Principal_CAN_Start>:

void Principal_CAN_Start(CAN_HandleTypeDef* hcan)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b08e      	sub	sp, #56	; 0x38
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
	CAN_FilterTypeDef sFilterConfig;
	uint32_t filter_id = 0, mask_id = 0;
 80021f0:	2300      	movs	r3, #0
 80021f2:	637b      	str	r3, [r7, #52]	; 0x34
 80021f4:	2300      	movs	r3, #0
 80021f6:	633b      	str	r3, [r7, #48]	; 0x30

	filter_id = CAN_DAQ_FILTER;
 80021f8:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 80021fc:	637b      	str	r3, [r7, #52]	; 0x34
	mask_id = CAN_DAQ_MASK;
 80021fe:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002202:	633b      	str	r3, [r7, #48]	; 0x30
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8002204:	2300      	movs	r3, #0
 8002206:	623b      	str	r3, [r7, #32]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8002208:	2301      	movs	r3, #1
 800220a:	627b      	str	r3, [r7, #36]	; 0x24
	sFilterConfig.FilterIdHigh = filter_id >> 13;
 800220c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800220e:	0b5b      	lsrs	r3, r3, #13
 8002210:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterIdLow = (filter_id << 3) & 0xFFF8;
 8002212:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002214:	00db      	lsls	r3, r3, #3
 8002216:	b29b      	uxth	r3, r3
 8002218:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterMaskIdHigh = mask_id >> 13;
 800221a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800221c:	0b5b      	lsrs	r3, r3, #13
 800221e:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterMaskIdLow = (mask_id << 3) & 0xFFF8;
 8002220:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002222:	00db      	lsls	r3, r3, #3
 8002224:	b29b      	uxth	r3, r3
 8002226:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8002228:	2300      	movs	r3, #0
 800222a:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterActivation = ENABLE;
 800222c:	2301      	movs	r3, #1
 800222e:	62bb      	str	r3, [r7, #40]	; 0x28
	sFilterConfig.FilterBank = 0;
 8002230:	2300      	movs	r3, #0
 8002232:	61fb      	str	r3, [r7, #28]
	sFilterConfig.SlaveStartFilterBank = 14;
 8002234:	230e      	movs	r3, #14
 8002236:	62fb      	str	r3, [r7, #44]	; 0x2c

	HAL_CAN_ConfigFilter(hcan, &sFilterConfig);
 8002238:	f107 0308 	add.w	r3, r7, #8
 800223c:	4619      	mov	r1, r3
 800223e:	6878      	ldr	r0, [r7, #4]
 8002240:	f005 fa06 	bl	8007650 <HAL_CAN_ConfigFilter>

	filter_id = CAN_CFG_FILTER;
 8002244:	4b20      	ldr	r3, [pc, #128]	; (80022c8 <Principal_CAN_Start+0xe0>)
 8002246:	637b      	str	r3, [r7, #52]	; 0x34
	mask_id = CAN_CFG_MASK;
 8002248:	4b20      	ldr	r3, [pc, #128]	; (80022cc <Principal_CAN_Start+0xe4>)
 800224a:	633b      	str	r3, [r7, #48]	; 0x30
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800224c:	2300      	movs	r3, #0
 800224e:	623b      	str	r3, [r7, #32]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8002250:	2301      	movs	r3, #1
 8002252:	627b      	str	r3, [r7, #36]	; 0x24
	sFilterConfig.FilterIdHigh = filter_id >> 13;
 8002254:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002256:	0b5b      	lsrs	r3, r3, #13
 8002258:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterIdLow = (filter_id << 3) & 0xFFF8;
 800225a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800225c:	00db      	lsls	r3, r3, #3
 800225e:	b29b      	uxth	r3, r3
 8002260:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterMaskIdHigh = mask_id >> 13;
 8002262:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002264:	0b5b      	lsrs	r3, r3, #13
 8002266:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterMaskIdLow = (mask_id << 3) & 0xFFF8;
 8002268:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800226a:	00db      	lsls	r3, r3, #3
 800226c:	b29b      	uxth	r3, r3
 800226e:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8002270:	2300      	movs	r3, #0
 8002272:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterActivation = ENABLE;
 8002274:	2301      	movs	r3, #1
 8002276:	62bb      	str	r3, [r7, #40]	; 0x28
	sFilterConfig.FilterBank = 1;
 8002278:	2301      	movs	r3, #1
 800227a:	61fb      	str	r3, [r7, #28]
	sFilterConfig.SlaveStartFilterBank = 15;
 800227c:	230f      	movs	r3, #15
 800227e:	62fb      	str	r3, [r7, #44]	; 0x2c

	HAL_CAN_ConfigFilter(hcan, &sFilterConfig);
 8002280:	f107 0308 	add.w	r3, r7, #8
 8002284:	4619      	mov	r1, r3
 8002286:	6878      	ldr	r0, [r7, #4]
 8002288:	f005 f9e2 	bl	8007650 <HAL_CAN_ConfigFilter>

	FT_CAN_FilterConfig(hcan, FT_Power_ECU, 2, CAN_RX_FIFO0);
 800228c:	2300      	movs	r3, #0
 800228e:	2202      	movs	r2, #2
 8002290:	f240 2181 	movw	r1, #641	; 0x281
 8002294:	6878      	ldr	r0, [r7, #4]
 8002296:	f7fe f98d 	bl	80005b4 <FT_CAN_FilterConfig>
	FT_CAN_FilterConfig(hcan, FT_WBO2_Nano, 3, CAN_RX_FIFO0);
 800229a:	2300      	movs	r3, #0
 800229c:	2203      	movs	r2, #3
 800229e:	f44f 7110 	mov.w	r1, #576	; 0x240
 80022a2:	6878      	ldr	r0, [r7, #4]
 80022a4:	f7fe f986 	bl	80005b4 <FT_CAN_FilterConfig>
	PDM_CAN_FilterConfig(hcan, 4, CAN_RX_FIFO0);
 80022a8:	2200      	movs	r2, #0
 80022aa:	2104      	movs	r1, #4
 80022ac:	6878      	ldr	r0, [r7, #4]
 80022ae:	f7ff fe99 	bl	8001fe4 <PDM_CAN_FilterConfig>

	HAL_CAN_ActivateNotification(hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 80022b2:	2102      	movs	r1, #2
 80022b4:	6878      	ldr	r0, [r7, #4]
 80022b6:	f005 fd11 	bl	8007cdc <HAL_CAN_ActivateNotification>

	HAL_CAN_Start(hcan);
 80022ba:	6878      	ldr	r0, [r7, #4]
 80022bc:	f005 faa8 	bl	8007810 <HAL_CAN_Start>

	return;
 80022c0:	bf00      	nop
}
 80022c2:	3738      	adds	r7, #56	; 0x38
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}
 80022c8:	1e300000 	.word	0x1e300000
 80022cc:	1ff80000 	.word	0x1ff80000

080022d0 <Principal_Transmit_Msg>:

void Principal_Transmit_Msg(CAN_HandleTypeDef* hcan, uint8_t msg_number)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b082      	sub	sp, #8
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
 80022d8:	460b      	mov	r3, r1
 80022da:	70fb      	strb	r3, [r7, #3]
	switch(msg_number)
 80022dc:	78fb      	ldrb	r3, [r7, #3]
 80022de:	2b07      	cmp	r3, #7
 80022e0:	d832      	bhi.n	8002348 <Principal_Transmit_Msg+0x78>
 80022e2:	a201      	add	r2, pc, #4	; (adr r2, 80022e8 <Principal_Transmit_Msg+0x18>)
 80022e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022e8:	08002309 	.word	0x08002309
 80022ec:	08002311 	.word	0x08002311
 80022f0:	08002319 	.word	0x08002319
 80022f4:	08002329 	.word	0x08002329
 80022f8:	08002321 	.word	0x08002321
 80022fc:	08002331 	.word	0x08002331
 8002300:	08002339 	.word	0x08002339
 8002304:	08002341 	.word	0x08002341
	{
		case ANALOG_1_4:
			Tx_Analog_1_4(hcan);
 8002308:	6878      	ldr	r0, [r7, #4]
 800230a:	f000 f821 	bl	8002350 <Tx_Analog_1_4>
			break;
 800230e:	e01c      	b.n	800234a <Principal_Transmit_Msg+0x7a>

		case ANALOG_5_8:
			Tx_Analog_5_8(hcan);
 8002310:	6878      	ldr	r0, [r7, #4]
 8002312:	f000 f8bb 	bl	800248c <Tx_Analog_5_8>
			break;
 8002316:	e018      	b.n	800234a <Principal_Transmit_Msg+0x7a>

		case ANALOG_9_12:
			Tx_Analog_9_12(hcan);
 8002318:	6878      	ldr	r0, [r7, #4]
 800231a:	f000 f955 	bl	80025c8 <Tx_Analog_9_12>
			break;
 800231e:	e014      	b.n	800234a <Principal_Transmit_Msg+0x7a>

		case VERIFY_MSG:
			Tx_Verify(hcan);
 8002320:	6878      	ldr	r0, [r7, #4]
 8002322:	f000 fa83 	bl	800282c <Tx_Verify>
			break;
 8002326:	e010      	b.n	800234a <Principal_Transmit_Msg+0x7a>

		case RTC_MSG:
			Tx_RTC(hcan);
 8002328:	6878      	ldr	r0, [r7, #4]
 800232a:	f000 f9eb 	bl	8002704 <Tx_RTC>
			break;
 800232e:	e00c      	b.n	800234a <Principal_Transmit_Msg+0x7a>

		case BEACON_MSG:
			Tx_Beacon(hcan);
 8002330:	6878      	ldr	r0, [r7, #4]
 8002332:	f000 ff7f 	bl	8003234 <Tx_Beacon>
			break;
 8002336:	e008      	b.n	800234a <Principal_Transmit_Msg+0x7a>

		case ECU_SAVE:
			Save_ECU(hcan);
 8002338:	6878      	ldr	r0, [r7, #4]
 800233a:	f001 f825 	bl	8003388 <Save_ECU>
			break;
 800233e:	e004      	b.n	800234a <Principal_Transmit_Msg+0x7a>

		case PDM_SAVE:
			Save_PDM(hcan);
 8002340:	6878      	ldr	r0, [r7, #4]
 8002342:	f001 f98b 	bl	800365c <Save_PDM>
			break;
 8002346:	e000      	b.n	800234a <Principal_Transmit_Msg+0x7a>

		default:
			return;
 8002348:	bf00      	nop
	}
}
 800234a:	3708      	adds	r7, #8
 800234c:	46bd      	mov	sp, r7
 800234e:	bd80      	pop	{r7, pc}

08002350 <Tx_Analog_1_4>:

static void Tx_Analog_1_4(CAN_HandleTypeDef* hcan)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b084      	sub	sp, #16
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
	txHeader.IDE = CAN_ID_STD;
 8002358:	4b44      	ldr	r3, [pc, #272]	; (800246c <Tx_Analog_1_4+0x11c>)
 800235a:	2200      	movs	r2, #0
 800235c:	609a      	str	r2, [r3, #8]
	txHeader.RTR = CAN_RTR_DATA;
 800235e:	4b43      	ldr	r3, [pc, #268]	; (800246c <Tx_Analog_1_4+0x11c>)
 8002360:	2200      	movs	r2, #0
 8002362:	60da      	str	r2, [r3, #12]
	txHeader.TransmitGlobalTime = DISABLE;
 8002364:	4b41      	ldr	r3, [pc, #260]	; (800246c <Tx_Analog_1_4+0x11c>)
 8002366:	2200      	movs	r2, #0
 8002368:	751a      	strb	r2, [r3, #20]
	txHeader.StdId = FIRST_ID + ANALOG_1_4;
 800236a:	4b40      	ldr	r3, [pc, #256]	; (800246c <Tx_Analog_1_4+0x11c>)
 800236c:	f240 5215 	movw	r2, #1301	; 0x515
 8002370:	601a      	str	r2, [r3, #0]
	txHeader.DLC = 8;
 8002372:	4b3e      	ldr	r3, [pc, #248]	; (800246c <Tx_Analog_1_4+0x11c>)
 8002374:	2208      	movs	r2, #8
 8002376:	611a      	str	r2, [r3, #16]

	//Cada variavel dentro do adcBuffer corresponde a uma entrada analogica
	//A entrada que corresponde a adcBuffer[i]  a entrada Analog_i+1 (conferir entradas analogicas no esquematico)
	//txData  um buffer para envio pela rede CAN e salvamento no datalogger
	txData[0] = adcBuffer[0] >> 8;
 8002378:	4b3d      	ldr	r3, [pc, #244]	; (8002470 <Tx_Analog_1_4+0x120>)
 800237a:	881b      	ldrh	r3, [r3, #0]
 800237c:	0a1b      	lsrs	r3, r3, #8
 800237e:	b29b      	uxth	r3, r3
 8002380:	b2da      	uxtb	r2, r3
 8002382:	4b3c      	ldr	r3, [pc, #240]	; (8002474 <Tx_Analog_1_4+0x124>)
 8002384:	701a      	strb	r2, [r3, #0]
	txData[1] = adcBuffer[0] & 0xff;
 8002386:	4b3a      	ldr	r3, [pc, #232]	; (8002470 <Tx_Analog_1_4+0x120>)
 8002388:	881b      	ldrh	r3, [r3, #0]
 800238a:	b2da      	uxtb	r2, r3
 800238c:	4b39      	ldr	r3, [pc, #228]	; (8002474 <Tx_Analog_1_4+0x124>)
 800238e:	705a      	strb	r2, [r3, #1]
	txData[2] = adcBuffer[BRAKE_PRES_R] >> 8;
 8002390:	4b37      	ldr	r3, [pc, #220]	; (8002470 <Tx_Analog_1_4+0x120>)
 8002392:	885b      	ldrh	r3, [r3, #2]
 8002394:	0a1b      	lsrs	r3, r3, #8
 8002396:	b29b      	uxth	r3, r3
 8002398:	b2da      	uxtb	r2, r3
 800239a:	4b36      	ldr	r3, [pc, #216]	; (8002474 <Tx_Analog_1_4+0x124>)
 800239c:	709a      	strb	r2, [r3, #2]
	txData[3] = adcBuffer[BRAKE_PRES_R] & 0xff;
 800239e:	4b34      	ldr	r3, [pc, #208]	; (8002470 <Tx_Analog_1_4+0x120>)
 80023a0:	885b      	ldrh	r3, [r3, #2]
 80023a2:	b2da      	uxtb	r2, r3
 80023a4:	4b33      	ldr	r3, [pc, #204]	; (8002474 <Tx_Analog_1_4+0x124>)
 80023a6:	70da      	strb	r2, [r3, #3]
	txData[4] = adcBuffer[STEERING_ANG] >> 8;
 80023a8:	4b31      	ldr	r3, [pc, #196]	; (8002470 <Tx_Analog_1_4+0x120>)
 80023aa:	889b      	ldrh	r3, [r3, #4]
 80023ac:	0a1b      	lsrs	r3, r3, #8
 80023ae:	b29b      	uxth	r3, r3
 80023b0:	b2da      	uxtb	r2, r3
 80023b2:	4b30      	ldr	r3, [pc, #192]	; (8002474 <Tx_Analog_1_4+0x124>)
 80023b4:	711a      	strb	r2, [r3, #4]
	txData[5] = adcBuffer[STEERING_ANG] & 0xff;
 80023b6:	4b2e      	ldr	r3, [pc, #184]	; (8002470 <Tx_Analog_1_4+0x120>)
 80023b8:	889b      	ldrh	r3, [r3, #4]
 80023ba:	b2da      	uxtb	r2, r3
 80023bc:	4b2d      	ldr	r3, [pc, #180]	; (8002474 <Tx_Analog_1_4+0x124>)
 80023be:	715a      	strb	r2, [r3, #5]
	txData[6] = adcBuffer[BRAKE_PRES_F] >> 8;
 80023c0:	4b2b      	ldr	r3, [pc, #172]	; (8002470 <Tx_Analog_1_4+0x120>)
 80023c2:	88db      	ldrh	r3, [r3, #6]
 80023c4:	0a1b      	lsrs	r3, r3, #8
 80023c6:	b29b      	uxth	r3, r3
 80023c8:	b2da      	uxtb	r2, r3
 80023ca:	4b2a      	ldr	r3, [pc, #168]	; (8002474 <Tx_Analog_1_4+0x124>)
 80023cc:	719a      	strb	r2, [r3, #6]
	txData[7] = adcBuffer[BRAKE_PRES_F] & 0xff;
 80023ce:	4b28      	ldr	r3, [pc, #160]	; (8002470 <Tx_Analog_1_4+0x120>)
 80023d0:	88db      	ldrh	r3, [r3, #6]
 80023d2:	b2da      	uxtb	r2, r3
 80023d4:	4b27      	ldr	r3, [pc, #156]	; (8002474 <Tx_Analog_1_4+0x124>)
 80023d6:	71da      	strb	r2, [r3, #7]

	if(flagDatalogger == DL_SAVE)
 80023d8:	4b27      	ldr	r3, [pc, #156]	; (8002478 <Tx_Analog_1_4+0x128>)
 80023da:	781b      	ldrb	r3, [r3, #0]
 80023dc:	2b01      	cmp	r3, #1
 80023de:	d108      	bne.n	80023f2 <Tx_Analog_1_4+0xa2>
#ifdef DATALOGGER_NO_BUFFER
		Principal_Datalogger_Save_Data(hcan, txHeader.StdId, txHeader.DLC, txData);
 80023e0:	4b22      	ldr	r3, [pc, #136]	; (800246c <Tx_Analog_1_4+0x11c>)
 80023e2:	6819      	ldr	r1, [r3, #0]
 80023e4:	4b21      	ldr	r3, [pc, #132]	; (800246c <Tx_Analog_1_4+0x11c>)
 80023e6:	691b      	ldr	r3, [r3, #16]
 80023e8:	b2da      	uxtb	r2, r3
 80023ea:	4b22      	ldr	r3, [pc, #136]	; (8002474 <Tx_Analog_1_4+0x124>)
 80023ec:	6878      	ldr	r0, [r7, #4]
 80023ee:	f003 fd61 	bl	8005eb4 <Principal_Datalogger_Save_Data>
#else
		Principal_Datalogger_Save_Buffer(hcan, txHeader.StdId, txHeader.DLC, txData);
#endif

	__PRINCIPAL_TX_DATA(hcan, ANALOG_1_4);
 80023f2:	4b22      	ldr	r3, [pc, #136]	; (800247c <Tx_Analog_1_4+0x12c>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a22      	ldr	r2, [pc, #136]	; (8002480 <Tx_Analog_1_4+0x130>)
 80023f8:	8812      	ldrh	r2, [r2, #0]
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d332      	bcc.n	8002464 <Tx_Analog_1_4+0x114>
 80023fe:	4b20      	ldr	r3, [pc, #128]	; (8002480 <Tx_Analog_1_4+0x130>)
 8002400:	881b      	ldrh	r3, [r3, #0]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d02e      	beq.n	8002464 <Tx_Analog_1_4+0x114>
 8002406:	4b1d      	ldr	r3, [pc, #116]	; (800247c <Tx_Analog_1_4+0x12c>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4a1d      	ldr	r2, [pc, #116]	; (8002480 <Tx_Analog_1_4+0x130>)
 800240c:	8812      	ldrh	r2, [r2, #0]
 800240e:	1a9b      	subs	r3, r3, r2
 8002410:	4a1a      	ldr	r2, [pc, #104]	; (800247c <Tx_Analog_1_4+0x12c>)
 8002412:	6013      	str	r3, [r2, #0]
 8002414:	4b1b      	ldr	r3, [pc, #108]	; (8002484 <Tx_Analog_1_4+0x134>)
 8002416:	4a17      	ldr	r2, [pc, #92]	; (8002474 <Tx_Analog_1_4+0x124>)
 8002418:	4914      	ldr	r1, [pc, #80]	; (800246c <Tx_Analog_1_4+0x11c>)
 800241a:	6878      	ldr	r0, [r7, #4]
 800241c:	f005 fa3c 	bl	8007898 <HAL_CAN_AddTxMessage>
 8002420:	4603      	mov	r3, r0
 8002422:	2b00      	cmp	r3, #0
 8002424:	d107      	bne.n	8002436 <Tx_Analog_1_4+0xe6>
 8002426:	4b18      	ldr	r3, [pc, #96]	; (8002488 <Tx_Analog_1_4+0x138>)
 8002428:	781b      	ldrb	r3, [r3, #0]
 800242a:	f043 0301 	orr.w	r3, r3, #1
 800242e:	b2da      	uxtb	r2, r3
 8002430:	4b15      	ldr	r3, [pc, #84]	; (8002488 <Tx_Analog_1_4+0x138>)
 8002432:	701a      	strb	r2, [r3, #0]
 8002434:	e006      	b.n	8002444 <Tx_Analog_1_4+0xf4>
 8002436:	4b14      	ldr	r3, [pc, #80]	; (8002488 <Tx_Analog_1_4+0x138>)
 8002438:	781b      	ldrb	r3, [r3, #0]
 800243a:	f003 0302 	and.w	r3, r3, #2
 800243e:	b2da      	uxtb	r2, r3
 8002440:	4b11      	ldr	r3, [pc, #68]	; (8002488 <Tx_Analog_1_4+0x138>)
 8002442:	701a      	strb	r2, [r3, #0]
 8002444:	2300      	movs	r3, #0
 8002446:	73fb      	strb	r3, [r7, #15]
 8002448:	e002      	b.n	8002450 <Tx_Analog_1_4+0x100>
 800244a:	7bfb      	ldrb	r3, [r7, #15]
 800244c:	3301      	adds	r3, #1
 800244e:	73fb      	strb	r3, [r7, #15]
 8002450:	6878      	ldr	r0, [r7, #4]
 8002452:	f005 fafc 	bl	8007a4e <HAL_CAN_GetTxMailboxesFreeLevel>
 8002456:	4603      	mov	r3, r0
 8002458:	2b03      	cmp	r3, #3
 800245a:	d003      	beq.n	8002464 <Tx_Analog_1_4+0x114>
 800245c:	7bfb      	ldrb	r3, [r7, #15]
 800245e:	2b02      	cmp	r3, #2
 8002460:	d9f3      	bls.n	800244a <Tx_Analog_1_4+0xfa>

	return;
 8002462:	bf00      	nop
 8002464:	bf00      	nop
}
 8002466:	3710      	adds	r7, #16
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}
 800246c:	20002564 	.word	0x20002564
 8002470:	20002580 	.word	0x20002580
 8002474:	2000253c 	.word	0x2000253c
 8002478:	20002642 	.word	0x20002642
 800247c:	2000268c 	.word	0x2000268c
 8002480:	20002660 	.word	0x20002660
 8002484:	20002544 	.word	0x20002544
 8002488:	200026cc 	.word	0x200026cc

0800248c <Tx_Analog_5_8>:

static void Tx_Analog_5_8(CAN_HandleTypeDef* hcan)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b084      	sub	sp, #16
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
	txHeader.IDE = CAN_ID_STD;
 8002494:	4b44      	ldr	r3, [pc, #272]	; (80025a8 <Tx_Analog_5_8+0x11c>)
 8002496:	2200      	movs	r2, #0
 8002498:	609a      	str	r2, [r3, #8]
	txHeader.RTR = CAN_RTR_DATA;
 800249a:	4b43      	ldr	r3, [pc, #268]	; (80025a8 <Tx_Analog_5_8+0x11c>)
 800249c:	2200      	movs	r2, #0
 800249e:	60da      	str	r2, [r3, #12]
	txHeader.TransmitGlobalTime = DISABLE;
 80024a0:	4b41      	ldr	r3, [pc, #260]	; (80025a8 <Tx_Analog_5_8+0x11c>)
 80024a2:	2200      	movs	r2, #0
 80024a4:	751a      	strb	r2, [r3, #20]
	txHeader.StdId = FIRST_ID + ANALOG_5_8;
 80024a6:	4b40      	ldr	r3, [pc, #256]	; (80025a8 <Tx_Analog_5_8+0x11c>)
 80024a8:	f240 5216 	movw	r2, #1302	; 0x516
 80024ac:	601a      	str	r2, [r3, #0]
	txHeader.DLC = 8;
 80024ae:	4b3e      	ldr	r3, [pc, #248]	; (80025a8 <Tx_Analog_5_8+0x11c>)
 80024b0:	2208      	movs	r2, #8
 80024b2:	611a      	str	r2, [r3, #16]

	txData[0] = adcBuffer[SUSP_POS_FL] >> 8;
 80024b4:	4b3d      	ldr	r3, [pc, #244]	; (80025ac <Tx_Analog_5_8+0x120>)
 80024b6:	891b      	ldrh	r3, [r3, #8]
 80024b8:	0a1b      	lsrs	r3, r3, #8
 80024ba:	b29b      	uxth	r3, r3
 80024bc:	b2da      	uxtb	r2, r3
 80024be:	4b3c      	ldr	r3, [pc, #240]	; (80025b0 <Tx_Analog_5_8+0x124>)
 80024c0:	701a      	strb	r2, [r3, #0]
	txData[1] = adcBuffer[SUSP_POS_FL] & 0xff;
 80024c2:	4b3a      	ldr	r3, [pc, #232]	; (80025ac <Tx_Analog_5_8+0x120>)
 80024c4:	891b      	ldrh	r3, [r3, #8]
 80024c6:	b2da      	uxtb	r2, r3
 80024c8:	4b39      	ldr	r3, [pc, #228]	; (80025b0 <Tx_Analog_5_8+0x124>)
 80024ca:	705a      	strb	r2, [r3, #1]
	txData[2] = adcBuffer[SUSP_POS_FR] >> 8;
 80024cc:	4b37      	ldr	r3, [pc, #220]	; (80025ac <Tx_Analog_5_8+0x120>)
 80024ce:	895b      	ldrh	r3, [r3, #10]
 80024d0:	0a1b      	lsrs	r3, r3, #8
 80024d2:	b29b      	uxth	r3, r3
 80024d4:	b2da      	uxtb	r2, r3
 80024d6:	4b36      	ldr	r3, [pc, #216]	; (80025b0 <Tx_Analog_5_8+0x124>)
 80024d8:	709a      	strb	r2, [r3, #2]
	txData[3] = adcBuffer[SUSP_POS_FR] & 0xff;
 80024da:	4b34      	ldr	r3, [pc, #208]	; (80025ac <Tx_Analog_5_8+0x120>)
 80024dc:	895b      	ldrh	r3, [r3, #10]
 80024de:	b2da      	uxtb	r2, r3
 80024e0:	4b33      	ldr	r3, [pc, #204]	; (80025b0 <Tx_Analog_5_8+0x124>)
 80024e2:	70da      	strb	r2, [r3, #3]
	txData[4] = adcBuffer[SUSP_POS_RL] >> 8;
 80024e4:	4b31      	ldr	r3, [pc, #196]	; (80025ac <Tx_Analog_5_8+0x120>)
 80024e6:	899b      	ldrh	r3, [r3, #12]
 80024e8:	0a1b      	lsrs	r3, r3, #8
 80024ea:	b29b      	uxth	r3, r3
 80024ec:	b2da      	uxtb	r2, r3
 80024ee:	4b30      	ldr	r3, [pc, #192]	; (80025b0 <Tx_Analog_5_8+0x124>)
 80024f0:	711a      	strb	r2, [r3, #4]
	txData[5] = adcBuffer[SUSP_POS_RL] & 0xff;
 80024f2:	4b2e      	ldr	r3, [pc, #184]	; (80025ac <Tx_Analog_5_8+0x120>)
 80024f4:	899b      	ldrh	r3, [r3, #12]
 80024f6:	b2da      	uxtb	r2, r3
 80024f8:	4b2d      	ldr	r3, [pc, #180]	; (80025b0 <Tx_Analog_5_8+0x124>)
 80024fa:	715a      	strb	r2, [r3, #5]
	txData[6] = adcBuffer[SUSP_POS_RR] >> 8;
 80024fc:	4b2b      	ldr	r3, [pc, #172]	; (80025ac <Tx_Analog_5_8+0x120>)
 80024fe:	89db      	ldrh	r3, [r3, #14]
 8002500:	0a1b      	lsrs	r3, r3, #8
 8002502:	b29b      	uxth	r3, r3
 8002504:	b2da      	uxtb	r2, r3
 8002506:	4b2a      	ldr	r3, [pc, #168]	; (80025b0 <Tx_Analog_5_8+0x124>)
 8002508:	719a      	strb	r2, [r3, #6]
	txData[7] = adcBuffer[SUSP_POS_RR] & 0xff;
 800250a:	4b28      	ldr	r3, [pc, #160]	; (80025ac <Tx_Analog_5_8+0x120>)
 800250c:	89db      	ldrh	r3, [r3, #14]
 800250e:	b2da      	uxtb	r2, r3
 8002510:	4b27      	ldr	r3, [pc, #156]	; (80025b0 <Tx_Analog_5_8+0x124>)
 8002512:	71da      	strb	r2, [r3, #7]

	if(flagDatalogger == DL_SAVE)
 8002514:	4b27      	ldr	r3, [pc, #156]	; (80025b4 <Tx_Analog_5_8+0x128>)
 8002516:	781b      	ldrb	r3, [r3, #0]
 8002518:	2b01      	cmp	r3, #1
 800251a:	d108      	bne.n	800252e <Tx_Analog_5_8+0xa2>
#ifdef DATALOGGER_NO_BUFFER
		Principal_Datalogger_Save_Data(hcan, txHeader.StdId, txHeader.DLC, txData);
 800251c:	4b22      	ldr	r3, [pc, #136]	; (80025a8 <Tx_Analog_5_8+0x11c>)
 800251e:	6819      	ldr	r1, [r3, #0]
 8002520:	4b21      	ldr	r3, [pc, #132]	; (80025a8 <Tx_Analog_5_8+0x11c>)
 8002522:	691b      	ldr	r3, [r3, #16]
 8002524:	b2da      	uxtb	r2, r3
 8002526:	4b22      	ldr	r3, [pc, #136]	; (80025b0 <Tx_Analog_5_8+0x124>)
 8002528:	6878      	ldr	r0, [r7, #4]
 800252a:	f003 fcc3 	bl	8005eb4 <Principal_Datalogger_Save_Data>
#else
		Principal_Datalogger_Save_Buffer(hcan, txHeader.StdId, txHeader.DLC, txData);
#endif

	__PRINCIPAL_TX_DATA(hcan, ANALOG_5_8);
 800252e:	4b22      	ldr	r3, [pc, #136]	; (80025b8 <Tx_Analog_5_8+0x12c>)
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	4a22      	ldr	r2, [pc, #136]	; (80025bc <Tx_Analog_5_8+0x130>)
 8002534:	8852      	ldrh	r2, [r2, #2]
 8002536:	4293      	cmp	r3, r2
 8002538:	d332      	bcc.n	80025a0 <Tx_Analog_5_8+0x114>
 800253a:	4b20      	ldr	r3, [pc, #128]	; (80025bc <Tx_Analog_5_8+0x130>)
 800253c:	885b      	ldrh	r3, [r3, #2]
 800253e:	2b01      	cmp	r3, #1
 8002540:	d02e      	beq.n	80025a0 <Tx_Analog_5_8+0x114>
 8002542:	4b1d      	ldr	r3, [pc, #116]	; (80025b8 <Tx_Analog_5_8+0x12c>)
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	4a1d      	ldr	r2, [pc, #116]	; (80025bc <Tx_Analog_5_8+0x130>)
 8002548:	8852      	ldrh	r2, [r2, #2]
 800254a:	1a9b      	subs	r3, r3, r2
 800254c:	4a1a      	ldr	r2, [pc, #104]	; (80025b8 <Tx_Analog_5_8+0x12c>)
 800254e:	6053      	str	r3, [r2, #4]
 8002550:	4b1b      	ldr	r3, [pc, #108]	; (80025c0 <Tx_Analog_5_8+0x134>)
 8002552:	4a17      	ldr	r2, [pc, #92]	; (80025b0 <Tx_Analog_5_8+0x124>)
 8002554:	4914      	ldr	r1, [pc, #80]	; (80025a8 <Tx_Analog_5_8+0x11c>)
 8002556:	6878      	ldr	r0, [r7, #4]
 8002558:	f005 f99e 	bl	8007898 <HAL_CAN_AddTxMessage>
 800255c:	4603      	mov	r3, r0
 800255e:	2b00      	cmp	r3, #0
 8002560:	d107      	bne.n	8002572 <Tx_Analog_5_8+0xe6>
 8002562:	4b18      	ldr	r3, [pc, #96]	; (80025c4 <Tx_Analog_5_8+0x138>)
 8002564:	781b      	ldrb	r3, [r3, #0]
 8002566:	f043 0301 	orr.w	r3, r3, #1
 800256a:	b2da      	uxtb	r2, r3
 800256c:	4b15      	ldr	r3, [pc, #84]	; (80025c4 <Tx_Analog_5_8+0x138>)
 800256e:	701a      	strb	r2, [r3, #0]
 8002570:	e006      	b.n	8002580 <Tx_Analog_5_8+0xf4>
 8002572:	4b14      	ldr	r3, [pc, #80]	; (80025c4 <Tx_Analog_5_8+0x138>)
 8002574:	781b      	ldrb	r3, [r3, #0]
 8002576:	f003 0302 	and.w	r3, r3, #2
 800257a:	b2da      	uxtb	r2, r3
 800257c:	4b11      	ldr	r3, [pc, #68]	; (80025c4 <Tx_Analog_5_8+0x138>)
 800257e:	701a      	strb	r2, [r3, #0]
 8002580:	2300      	movs	r3, #0
 8002582:	73fb      	strb	r3, [r7, #15]
 8002584:	e002      	b.n	800258c <Tx_Analog_5_8+0x100>
 8002586:	7bfb      	ldrb	r3, [r7, #15]
 8002588:	3301      	adds	r3, #1
 800258a:	73fb      	strb	r3, [r7, #15]
 800258c:	6878      	ldr	r0, [r7, #4]
 800258e:	f005 fa5e 	bl	8007a4e <HAL_CAN_GetTxMailboxesFreeLevel>
 8002592:	4603      	mov	r3, r0
 8002594:	2b03      	cmp	r3, #3
 8002596:	d003      	beq.n	80025a0 <Tx_Analog_5_8+0x114>
 8002598:	7bfb      	ldrb	r3, [r7, #15]
 800259a:	2b02      	cmp	r3, #2
 800259c:	d9f3      	bls.n	8002586 <Tx_Analog_5_8+0xfa>

	return;
 800259e:	bf00      	nop
 80025a0:	bf00      	nop
}
 80025a2:	3710      	adds	r7, #16
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}
 80025a8:	20002564 	.word	0x20002564
 80025ac:	20002580 	.word	0x20002580
 80025b0:	2000253c 	.word	0x2000253c
 80025b4:	20002642 	.word	0x20002642
 80025b8:	2000268c 	.word	0x2000268c
 80025bc:	20002660 	.word	0x20002660
 80025c0:	20002544 	.word	0x20002544
 80025c4:	200026cc 	.word	0x200026cc

080025c8 <Tx_Analog_9_12>:

static void Tx_Analog_9_12(CAN_HandleTypeDef* hcan)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b084      	sub	sp, #16
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
	txHeader.IDE = CAN_ID_STD;
 80025d0:	4b44      	ldr	r3, [pc, #272]	; (80026e4 <Tx_Analog_9_12+0x11c>)
 80025d2:	2200      	movs	r2, #0
 80025d4:	609a      	str	r2, [r3, #8]
	txHeader.RTR = CAN_RTR_DATA;
 80025d6:	4b43      	ldr	r3, [pc, #268]	; (80026e4 <Tx_Analog_9_12+0x11c>)
 80025d8:	2200      	movs	r2, #0
 80025da:	60da      	str	r2, [r3, #12]
	txHeader.TransmitGlobalTime = DISABLE;
 80025dc:	4b41      	ldr	r3, [pc, #260]	; (80026e4 <Tx_Analog_9_12+0x11c>)
 80025de:	2200      	movs	r2, #0
 80025e0:	751a      	strb	r2, [r3, #20]
	txHeader.StdId = FIRST_ID + ANALOG_9_12;
 80025e2:	4b40      	ldr	r3, [pc, #256]	; (80026e4 <Tx_Analog_9_12+0x11c>)
 80025e4:	f240 5217 	movw	r2, #1303	; 0x517
 80025e8:	601a      	str	r2, [r3, #0]
	txHeader.DLC = 8;
 80025ea:	4b3e      	ldr	r3, [pc, #248]	; (80026e4 <Tx_Analog_9_12+0x11c>)
 80025ec:	2208      	movs	r2, #8
 80025ee:	611a      	str	r2, [r3, #16]

	txData[0] = adcBuffer[8] >> 8;
 80025f0:	4b3d      	ldr	r3, [pc, #244]	; (80026e8 <Tx_Analog_9_12+0x120>)
 80025f2:	8a1b      	ldrh	r3, [r3, #16]
 80025f4:	0a1b      	lsrs	r3, r3, #8
 80025f6:	b29b      	uxth	r3, r3
 80025f8:	b2da      	uxtb	r2, r3
 80025fa:	4b3c      	ldr	r3, [pc, #240]	; (80026ec <Tx_Analog_9_12+0x124>)
 80025fc:	701a      	strb	r2, [r3, #0]
	txData[1] = adcBuffer[8] & 0xff;
 80025fe:	4b3a      	ldr	r3, [pc, #232]	; (80026e8 <Tx_Analog_9_12+0x120>)
 8002600:	8a1b      	ldrh	r3, [r3, #16]
 8002602:	b2da      	uxtb	r2, r3
 8002604:	4b39      	ldr	r3, [pc, #228]	; (80026ec <Tx_Analog_9_12+0x124>)
 8002606:	705a      	strb	r2, [r3, #1]
	txData[2] = adcBuffer[9] >> 8;
 8002608:	4b37      	ldr	r3, [pc, #220]	; (80026e8 <Tx_Analog_9_12+0x120>)
 800260a:	8a5b      	ldrh	r3, [r3, #18]
 800260c:	0a1b      	lsrs	r3, r3, #8
 800260e:	b29b      	uxth	r3, r3
 8002610:	b2da      	uxtb	r2, r3
 8002612:	4b36      	ldr	r3, [pc, #216]	; (80026ec <Tx_Analog_9_12+0x124>)
 8002614:	709a      	strb	r2, [r3, #2]
	txData[3] = adcBuffer[9] & 0xff;
 8002616:	4b34      	ldr	r3, [pc, #208]	; (80026e8 <Tx_Analog_9_12+0x120>)
 8002618:	8a5b      	ldrh	r3, [r3, #18]
 800261a:	b2da      	uxtb	r2, r3
 800261c:	4b33      	ldr	r3, [pc, #204]	; (80026ec <Tx_Analog_9_12+0x124>)
 800261e:	70da      	strb	r2, [r3, #3]
	txData[4] = adcBuffer[10] >> 8;
 8002620:	4b31      	ldr	r3, [pc, #196]	; (80026e8 <Tx_Analog_9_12+0x120>)
 8002622:	8a9b      	ldrh	r3, [r3, #20]
 8002624:	0a1b      	lsrs	r3, r3, #8
 8002626:	b29b      	uxth	r3, r3
 8002628:	b2da      	uxtb	r2, r3
 800262a:	4b30      	ldr	r3, [pc, #192]	; (80026ec <Tx_Analog_9_12+0x124>)
 800262c:	711a      	strb	r2, [r3, #4]
	txData[5] = adcBuffer[10] & 0xff;
 800262e:	4b2e      	ldr	r3, [pc, #184]	; (80026e8 <Tx_Analog_9_12+0x120>)
 8002630:	8a9b      	ldrh	r3, [r3, #20]
 8002632:	b2da      	uxtb	r2, r3
 8002634:	4b2d      	ldr	r3, [pc, #180]	; (80026ec <Tx_Analog_9_12+0x124>)
 8002636:	715a      	strb	r2, [r3, #5]
	txData[6] = adcBuffer[11] >> 8;
 8002638:	4b2b      	ldr	r3, [pc, #172]	; (80026e8 <Tx_Analog_9_12+0x120>)
 800263a:	8adb      	ldrh	r3, [r3, #22]
 800263c:	0a1b      	lsrs	r3, r3, #8
 800263e:	b29b      	uxth	r3, r3
 8002640:	b2da      	uxtb	r2, r3
 8002642:	4b2a      	ldr	r3, [pc, #168]	; (80026ec <Tx_Analog_9_12+0x124>)
 8002644:	719a      	strb	r2, [r3, #6]
	txData[7] = adcBuffer[11] & 0xff;
 8002646:	4b28      	ldr	r3, [pc, #160]	; (80026e8 <Tx_Analog_9_12+0x120>)
 8002648:	8adb      	ldrh	r3, [r3, #22]
 800264a:	b2da      	uxtb	r2, r3
 800264c:	4b27      	ldr	r3, [pc, #156]	; (80026ec <Tx_Analog_9_12+0x124>)
 800264e:	71da      	strb	r2, [r3, #7]

	if(flagDatalogger == DL_SAVE)
 8002650:	4b27      	ldr	r3, [pc, #156]	; (80026f0 <Tx_Analog_9_12+0x128>)
 8002652:	781b      	ldrb	r3, [r3, #0]
 8002654:	2b01      	cmp	r3, #1
 8002656:	d108      	bne.n	800266a <Tx_Analog_9_12+0xa2>
#ifdef DATALOGGER_NO_BUFFER
		Principal_Datalogger_Save_Data(hcan, txHeader.StdId, txHeader.DLC, txData);
 8002658:	4b22      	ldr	r3, [pc, #136]	; (80026e4 <Tx_Analog_9_12+0x11c>)
 800265a:	6819      	ldr	r1, [r3, #0]
 800265c:	4b21      	ldr	r3, [pc, #132]	; (80026e4 <Tx_Analog_9_12+0x11c>)
 800265e:	691b      	ldr	r3, [r3, #16]
 8002660:	b2da      	uxtb	r2, r3
 8002662:	4b22      	ldr	r3, [pc, #136]	; (80026ec <Tx_Analog_9_12+0x124>)
 8002664:	6878      	ldr	r0, [r7, #4]
 8002666:	f003 fc25 	bl	8005eb4 <Principal_Datalogger_Save_Data>
#else
		Principal_Datalogger_Save_Buffer(hcan, txHeader.StdId, txHeader.DLC, txData);
#endif

	__PRINCIPAL_TX_DATA(hcan, ANALOG_9_12);
 800266a:	4b22      	ldr	r3, [pc, #136]	; (80026f4 <Tx_Analog_9_12+0x12c>)
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	4a22      	ldr	r2, [pc, #136]	; (80026f8 <Tx_Analog_9_12+0x130>)
 8002670:	8892      	ldrh	r2, [r2, #4]
 8002672:	4293      	cmp	r3, r2
 8002674:	d332      	bcc.n	80026dc <Tx_Analog_9_12+0x114>
 8002676:	4b20      	ldr	r3, [pc, #128]	; (80026f8 <Tx_Analog_9_12+0x130>)
 8002678:	889b      	ldrh	r3, [r3, #4]
 800267a:	2b02      	cmp	r3, #2
 800267c:	d02e      	beq.n	80026dc <Tx_Analog_9_12+0x114>
 800267e:	4b1d      	ldr	r3, [pc, #116]	; (80026f4 <Tx_Analog_9_12+0x12c>)
 8002680:	689b      	ldr	r3, [r3, #8]
 8002682:	4a1d      	ldr	r2, [pc, #116]	; (80026f8 <Tx_Analog_9_12+0x130>)
 8002684:	8892      	ldrh	r2, [r2, #4]
 8002686:	1a9b      	subs	r3, r3, r2
 8002688:	4a1a      	ldr	r2, [pc, #104]	; (80026f4 <Tx_Analog_9_12+0x12c>)
 800268a:	6093      	str	r3, [r2, #8]
 800268c:	4b1b      	ldr	r3, [pc, #108]	; (80026fc <Tx_Analog_9_12+0x134>)
 800268e:	4a17      	ldr	r2, [pc, #92]	; (80026ec <Tx_Analog_9_12+0x124>)
 8002690:	4914      	ldr	r1, [pc, #80]	; (80026e4 <Tx_Analog_9_12+0x11c>)
 8002692:	6878      	ldr	r0, [r7, #4]
 8002694:	f005 f900 	bl	8007898 <HAL_CAN_AddTxMessage>
 8002698:	4603      	mov	r3, r0
 800269a:	2b00      	cmp	r3, #0
 800269c:	d107      	bne.n	80026ae <Tx_Analog_9_12+0xe6>
 800269e:	4b18      	ldr	r3, [pc, #96]	; (8002700 <Tx_Analog_9_12+0x138>)
 80026a0:	781b      	ldrb	r3, [r3, #0]
 80026a2:	f043 0301 	orr.w	r3, r3, #1
 80026a6:	b2da      	uxtb	r2, r3
 80026a8:	4b15      	ldr	r3, [pc, #84]	; (8002700 <Tx_Analog_9_12+0x138>)
 80026aa:	701a      	strb	r2, [r3, #0]
 80026ac:	e006      	b.n	80026bc <Tx_Analog_9_12+0xf4>
 80026ae:	4b14      	ldr	r3, [pc, #80]	; (8002700 <Tx_Analog_9_12+0x138>)
 80026b0:	781b      	ldrb	r3, [r3, #0]
 80026b2:	f003 0302 	and.w	r3, r3, #2
 80026b6:	b2da      	uxtb	r2, r3
 80026b8:	4b11      	ldr	r3, [pc, #68]	; (8002700 <Tx_Analog_9_12+0x138>)
 80026ba:	701a      	strb	r2, [r3, #0]
 80026bc:	2300      	movs	r3, #0
 80026be:	73fb      	strb	r3, [r7, #15]
 80026c0:	e002      	b.n	80026c8 <Tx_Analog_9_12+0x100>
 80026c2:	7bfb      	ldrb	r3, [r7, #15]
 80026c4:	3301      	adds	r3, #1
 80026c6:	73fb      	strb	r3, [r7, #15]
 80026c8:	6878      	ldr	r0, [r7, #4]
 80026ca:	f005 f9c0 	bl	8007a4e <HAL_CAN_GetTxMailboxesFreeLevel>
 80026ce:	4603      	mov	r3, r0
 80026d0:	2b03      	cmp	r3, #3
 80026d2:	d003      	beq.n	80026dc <Tx_Analog_9_12+0x114>
 80026d4:	7bfb      	ldrb	r3, [r7, #15]
 80026d6:	2b02      	cmp	r3, #2
 80026d8:	d9f3      	bls.n	80026c2 <Tx_Analog_9_12+0xfa>

	return;
 80026da:	bf00      	nop
 80026dc:	bf00      	nop
}
 80026de:	3710      	adds	r7, #16
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}
 80026e4:	20002564 	.word	0x20002564
 80026e8:	20002580 	.word	0x20002580
 80026ec:	2000253c 	.word	0x2000253c
 80026f0:	20002642 	.word	0x20002642
 80026f4:	2000268c 	.word	0x2000268c
 80026f8:	20002660 	.word	0x20002660
 80026fc:	20002544 	.word	0x20002544
 8002700:	200026cc 	.word	0x200026cc

08002704 <Tx_RTC>:

static void Tx_RTC(CAN_HandleTypeDef* hcan)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b084      	sub	sp, #16
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
	txHeader.IDE = CAN_ID_STD;
 800270c:	4b3d      	ldr	r3, [pc, #244]	; (8002804 <Tx_RTC+0x100>)
 800270e:	2200      	movs	r2, #0
 8002710:	609a      	str	r2, [r3, #8]
	txHeader.RTR = CAN_RTR_DATA;
 8002712:	4b3c      	ldr	r3, [pc, #240]	; (8002804 <Tx_RTC+0x100>)
 8002714:	2200      	movs	r2, #0
 8002716:	60da      	str	r2, [r3, #12]
	txHeader.TransmitGlobalTime = DISABLE;
 8002718:	4b3a      	ldr	r3, [pc, #232]	; (8002804 <Tx_RTC+0x100>)
 800271a:	2200      	movs	r2, #0
 800271c:	751a      	strb	r2, [r3, #20]
	txHeader.StdId = FIRST_ID + RTC_MSG;
 800271e:	4b39      	ldr	r3, [pc, #228]	; (8002804 <Tx_RTC+0x100>)
 8002720:	f44f 62a3 	mov.w	r2, #1304	; 0x518
 8002724:	601a      	str	r2, [r3, #0]
	txHeader.DLC = 6;
 8002726:	4b37      	ldr	r3, [pc, #220]	; (8002804 <Tx_RTC+0x100>)
 8002728:	2206      	movs	r2, #6
 800272a:	611a      	str	r2, [r3, #16]

	HAL_RTC_GetTime(&hrtc, &rtcTime, RTC_FORMAT_BIN);
 800272c:	2200      	movs	r2, #0
 800272e:	4936      	ldr	r1, [pc, #216]	; (8002808 <Tx_RTC+0x104>)
 8002730:	4836      	ldr	r0, [pc, #216]	; (800280c <Tx_RTC+0x108>)
 8002732:	f00a f8e1 	bl	800c8f8 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &rtcDate, RTC_FORMAT_BIN);
 8002736:	2200      	movs	r2, #0
 8002738:	4935      	ldr	r1, [pc, #212]	; (8002810 <Tx_RTC+0x10c>)
 800273a:	4834      	ldr	r0, [pc, #208]	; (800280c <Tx_RTC+0x108>)
 800273c:	f00a f9be 	bl	800cabc <HAL_RTC_GetDate>

	txData[0] = rtcDate.Year;
 8002740:	4b33      	ldr	r3, [pc, #204]	; (8002810 <Tx_RTC+0x10c>)
 8002742:	78da      	ldrb	r2, [r3, #3]
 8002744:	4b33      	ldr	r3, [pc, #204]	; (8002814 <Tx_RTC+0x110>)
 8002746:	701a      	strb	r2, [r3, #0]
	txData[1] = rtcDate.Month;
 8002748:	4b31      	ldr	r3, [pc, #196]	; (8002810 <Tx_RTC+0x10c>)
 800274a:	785a      	ldrb	r2, [r3, #1]
 800274c:	4b31      	ldr	r3, [pc, #196]	; (8002814 <Tx_RTC+0x110>)
 800274e:	705a      	strb	r2, [r3, #1]
	txData[2] = rtcDate.Date;
 8002750:	4b2f      	ldr	r3, [pc, #188]	; (8002810 <Tx_RTC+0x10c>)
 8002752:	789a      	ldrb	r2, [r3, #2]
 8002754:	4b2f      	ldr	r3, [pc, #188]	; (8002814 <Tx_RTC+0x110>)
 8002756:	709a      	strb	r2, [r3, #2]
	txData[3] = rtcTime.Hours;
 8002758:	4b2b      	ldr	r3, [pc, #172]	; (8002808 <Tx_RTC+0x104>)
 800275a:	781a      	ldrb	r2, [r3, #0]
 800275c:	4b2d      	ldr	r3, [pc, #180]	; (8002814 <Tx_RTC+0x110>)
 800275e:	70da      	strb	r2, [r3, #3]
	txData[4] = rtcTime.Minutes;
 8002760:	4b29      	ldr	r3, [pc, #164]	; (8002808 <Tx_RTC+0x104>)
 8002762:	785a      	ldrb	r2, [r3, #1]
 8002764:	4b2b      	ldr	r3, [pc, #172]	; (8002814 <Tx_RTC+0x110>)
 8002766:	711a      	strb	r2, [r3, #4]
	txData[5] = rtcTime.Seconds;
 8002768:	4b27      	ldr	r3, [pc, #156]	; (8002808 <Tx_RTC+0x104>)
 800276a:	789a      	ldrb	r2, [r3, #2]
 800276c:	4b29      	ldr	r3, [pc, #164]	; (8002814 <Tx_RTC+0x110>)
 800276e:	715a      	strb	r2, [r3, #5]

	if(flagDatalogger == DL_SAVE)
 8002770:	4b29      	ldr	r3, [pc, #164]	; (8002818 <Tx_RTC+0x114>)
 8002772:	781b      	ldrb	r3, [r3, #0]
 8002774:	2b01      	cmp	r3, #1
 8002776:	d108      	bne.n	800278a <Tx_RTC+0x86>
#ifdef DATALOGGER_NO_BUFFER
		Principal_Datalogger_Save_Data(hcan, txHeader.StdId, txHeader.DLC, txData);
 8002778:	4b22      	ldr	r3, [pc, #136]	; (8002804 <Tx_RTC+0x100>)
 800277a:	6819      	ldr	r1, [r3, #0]
 800277c:	4b21      	ldr	r3, [pc, #132]	; (8002804 <Tx_RTC+0x100>)
 800277e:	691b      	ldr	r3, [r3, #16]
 8002780:	b2da      	uxtb	r2, r3
 8002782:	4b24      	ldr	r3, [pc, #144]	; (8002814 <Tx_RTC+0x110>)
 8002784:	6878      	ldr	r0, [r7, #4]
 8002786:	f003 fb95 	bl	8005eb4 <Principal_Datalogger_Save_Data>
#else
		Principal_Datalogger_Save_Buffer(hcan, txHeader.StdId, txHeader.DLC, txData);
#endif

	__PRINCIPAL_TX_DATA(hcan, RTC_MSG);
 800278a:	4b24      	ldr	r3, [pc, #144]	; (800281c <Tx_RTC+0x118>)
 800278c:	68db      	ldr	r3, [r3, #12]
 800278e:	4a24      	ldr	r2, [pc, #144]	; (8002820 <Tx_RTC+0x11c>)
 8002790:	88d2      	ldrh	r2, [r2, #6]
 8002792:	4293      	cmp	r3, r2
 8002794:	d332      	bcc.n	80027fc <Tx_RTC+0xf8>
 8002796:	4b22      	ldr	r3, [pc, #136]	; (8002820 <Tx_RTC+0x11c>)
 8002798:	88db      	ldrh	r3, [r3, #6]
 800279a:	2b03      	cmp	r3, #3
 800279c:	d02e      	beq.n	80027fc <Tx_RTC+0xf8>
 800279e:	4b1f      	ldr	r3, [pc, #124]	; (800281c <Tx_RTC+0x118>)
 80027a0:	68db      	ldr	r3, [r3, #12]
 80027a2:	4a1f      	ldr	r2, [pc, #124]	; (8002820 <Tx_RTC+0x11c>)
 80027a4:	88d2      	ldrh	r2, [r2, #6]
 80027a6:	1a9b      	subs	r3, r3, r2
 80027a8:	4a1c      	ldr	r2, [pc, #112]	; (800281c <Tx_RTC+0x118>)
 80027aa:	60d3      	str	r3, [r2, #12]
 80027ac:	4b1d      	ldr	r3, [pc, #116]	; (8002824 <Tx_RTC+0x120>)
 80027ae:	4a19      	ldr	r2, [pc, #100]	; (8002814 <Tx_RTC+0x110>)
 80027b0:	4914      	ldr	r1, [pc, #80]	; (8002804 <Tx_RTC+0x100>)
 80027b2:	6878      	ldr	r0, [r7, #4]
 80027b4:	f005 f870 	bl	8007898 <HAL_CAN_AddTxMessage>
 80027b8:	4603      	mov	r3, r0
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d107      	bne.n	80027ce <Tx_RTC+0xca>
 80027be:	4b1a      	ldr	r3, [pc, #104]	; (8002828 <Tx_RTC+0x124>)
 80027c0:	781b      	ldrb	r3, [r3, #0]
 80027c2:	f043 0301 	orr.w	r3, r3, #1
 80027c6:	b2da      	uxtb	r2, r3
 80027c8:	4b17      	ldr	r3, [pc, #92]	; (8002828 <Tx_RTC+0x124>)
 80027ca:	701a      	strb	r2, [r3, #0]
 80027cc:	e006      	b.n	80027dc <Tx_RTC+0xd8>
 80027ce:	4b16      	ldr	r3, [pc, #88]	; (8002828 <Tx_RTC+0x124>)
 80027d0:	781b      	ldrb	r3, [r3, #0]
 80027d2:	f003 0302 	and.w	r3, r3, #2
 80027d6:	b2da      	uxtb	r2, r3
 80027d8:	4b13      	ldr	r3, [pc, #76]	; (8002828 <Tx_RTC+0x124>)
 80027da:	701a      	strb	r2, [r3, #0]
 80027dc:	2300      	movs	r3, #0
 80027de:	73fb      	strb	r3, [r7, #15]
 80027e0:	e002      	b.n	80027e8 <Tx_RTC+0xe4>
 80027e2:	7bfb      	ldrb	r3, [r7, #15]
 80027e4:	3301      	adds	r3, #1
 80027e6:	73fb      	strb	r3, [r7, #15]
 80027e8:	6878      	ldr	r0, [r7, #4]
 80027ea:	f005 f930 	bl	8007a4e <HAL_CAN_GetTxMailboxesFreeLevel>
 80027ee:	4603      	mov	r3, r0
 80027f0:	2b03      	cmp	r3, #3
 80027f2:	d003      	beq.n	80027fc <Tx_RTC+0xf8>
 80027f4:	7bfb      	ldrb	r3, [r7, #15]
 80027f6:	2b02      	cmp	r3, #2
 80027f8:	d9f3      	bls.n	80027e2 <Tx_RTC+0xde>

	return;
 80027fa:	bf00      	nop
 80027fc:	bf00      	nop
}
 80027fe:	3710      	adds	r7, #16
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}
 8002804:	20002564 	.word	0x20002564
 8002808:	2000264c 	.word	0x2000264c
 800280c:	20000380 	.word	0x20000380
 8002810:	20002648 	.word	0x20002648
 8002814:	2000253c 	.word	0x2000253c
 8002818:	20002642 	.word	0x20002642
 800281c:	2000268c 	.word	0x2000268c
 8002820:	20002660 	.word	0x20002660
 8002824:	20002544 	.word	0x20002544
 8002828:	200026cc 	.word	0x200026cc

0800282c <Tx_Verify>:

static void Tx_Verify(CAN_HandleTypeDef* hcan)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b084      	sub	sp, #16
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
	txHeader.IDE = CAN_ID_STD;
 8002834:	4bc8      	ldr	r3, [pc, #800]	; (8002b58 <Tx_Verify+0x32c>)
 8002836:	2200      	movs	r2, #0
 8002838:	609a      	str	r2, [r3, #8]
	txHeader.RTR = CAN_RTR_DATA;
 800283a:	4bc7      	ldr	r3, [pc, #796]	; (8002b58 <Tx_Verify+0x32c>)
 800283c:	2200      	movs	r2, #0
 800283e:	60da      	str	r2, [r3, #12]
	txHeader.TransmitGlobalTime = DISABLE;
 8002840:	4bc5      	ldr	r3, [pc, #788]	; (8002b58 <Tx_Verify+0x32c>)
 8002842:	2200      	movs	r2, #0
 8002844:	751a      	strb	r2, [r3, #20]
	txHeader.StdId = FIRST_ID + VERIFY_MSG;
 8002846:	4bc4      	ldr	r3, [pc, #784]	; (8002b58 <Tx_Verify+0x32c>)
 8002848:	f240 5219 	movw	r2, #1305	; 0x519
 800284c:	601a      	str	r2, [r3, #0]
	txHeader.DLC = 8;
 800284e:	4bc2      	ldr	r3, [pc, #776]	; (8002b58 <Tx_Verify+0x32c>)
 8002850:	2208      	movs	r2, #8
 8002852:	611a      	str	r2, [r3, #16]

	txData[0] = verifyADC & 0xff;
 8002854:	4bc1      	ldr	r3, [pc, #772]	; (8002b5c <Tx_Verify+0x330>)
 8002856:	881b      	ldrh	r3, [r3, #0]
 8002858:	b2da      	uxtb	r2, r3
 800285a:	4bc1      	ldr	r3, [pc, #772]	; (8002b60 <Tx_Verify+0x334>)
 800285c:	701a      	strb	r2, [r3, #0]
	txData[1] = (verifyADC >> 8) & 0x0f;
 800285e:	4bbf      	ldr	r3, [pc, #764]	; (8002b5c <Tx_Verify+0x330>)
 8002860:	881b      	ldrh	r3, [r3, #0]
 8002862:	0a1b      	lsrs	r3, r3, #8
 8002864:	b29b      	uxth	r3, r3
 8002866:	b2db      	uxtb	r3, r3
 8002868:	f003 030f 	and.w	r3, r3, #15
 800286c:	b2da      	uxtb	r2, r3
 800286e:	4bbc      	ldr	r3, [pc, #752]	; (8002b60 <Tx_Verify+0x334>)
 8002870:	705a      	strb	r2, [r3, #1]

	if(flagDatalogger == DL_SAVE)
 8002872:	4bbc      	ldr	r3, [pc, #752]	; (8002b64 <Tx_Verify+0x338>)
 8002874:	781b      	ldrb	r3, [r3, #0]
 8002876:	2b01      	cmp	r3, #1
 8002878:	d10d      	bne.n	8002896 <Tx_Verify+0x6a>
	{
		txData[1] |= (1 << 4);
 800287a:	4bb9      	ldr	r3, [pc, #740]	; (8002b60 <Tx_Verify+0x334>)
 800287c:	785b      	ldrb	r3, [r3, #1]
 800287e:	f043 0310 	orr.w	r3, r3, #16
 8002882:	b2da      	uxtb	r2, r3
 8002884:	4bb6      	ldr	r3, [pc, #728]	; (8002b60 <Tx_Verify+0x334>)
 8002886:	705a      	strb	r2, [r3, #1]
		HAL_GPIO_WritePin(OUT0_GPIO_Port, OUT0_Pin, GPIO_PIN_RESET);
 8002888:	2200      	movs	r2, #0
 800288a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800288e:	48b6      	ldr	r0, [pc, #728]	; (8002b68 <Tx_Verify+0x33c>)
 8002890:	f006 fafc 	bl	8008e8c <HAL_GPIO_WritePin>
 8002894:	e005      	b.n	80028a2 <Tx_Verify+0x76>
	}
	else
		HAL_GPIO_WritePin(OUT0_GPIO_Port, OUT0_Pin, GPIO_PIN_SET);
 8002896:	2201      	movs	r2, #1
 8002898:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800289c:	48b2      	ldr	r0, [pc, #712]	; (8002b68 <Tx_Verify+0x33c>)
 800289e:	f006 faf5 	bl	8008e8c <HAL_GPIO_WritePin>

	if(flagRTC == RTC_OK)
 80028a2:	4bb2      	ldr	r3, [pc, #712]	; (8002b6c <Tx_Verify+0x340>)
 80028a4:	781b      	ldrb	r3, [r3, #0]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d106      	bne.n	80028b8 <Tx_Verify+0x8c>
		txData[1] |= (1 << 5);
 80028aa:	4bad      	ldr	r3, [pc, #692]	; (8002b60 <Tx_Verify+0x334>)
 80028ac:	785b      	ldrb	r3, [r3, #1]
 80028ae:	f043 0320 	orr.w	r3, r3, #32
 80028b2:	b2da      	uxtb	r2, r3
 80028b4:	4baa      	ldr	r3, [pc, #680]	; (8002b60 <Tx_Verify+0x334>)
 80028b6:	705a      	strb	r2, [r3, #1]

	__FREQ_TO_BUFFER(txData[2], perMsg[ANALOG_1_4]);
 80028b8:	4bad      	ldr	r3, [pc, #692]	; (8002b70 <Tx_Verify+0x344>)
 80028ba:	881b      	ldrh	r3, [r3, #0]
 80028bc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80028c0:	f000 8081 	beq.w	80029c6 <Tx_Verify+0x19a>
 80028c4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80028c8:	f300 80a9 	bgt.w	8002a1e <Tx_Verify+0x1f2>
 80028cc:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80028d0:	d07d      	beq.n	80029ce <Tx_Verify+0x1a2>
 80028d2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80028d6:	f300 80a2 	bgt.w	8002a1e <Tx_Verify+0x1f2>
 80028da:	2bc8      	cmp	r3, #200	; 0xc8
 80028dc:	d07b      	beq.n	80029d6 <Tx_Verify+0x1aa>
 80028de:	2bc8      	cmp	r3, #200	; 0xc8
 80028e0:	f300 809d 	bgt.w	8002a1e <Tx_Verify+0x1f2>
 80028e4:	2b32      	cmp	r3, #50	; 0x32
 80028e6:	dc6b      	bgt.n	80029c0 <Tx_Verify+0x194>
 80028e8:	2b02      	cmp	r3, #2
 80028ea:	f2c0 8098 	blt.w	8002a1e <Tx_Verify+0x1f2>
 80028ee:	3b02      	subs	r3, #2
 80028f0:	2b30      	cmp	r3, #48	; 0x30
 80028f2:	f200 8094 	bhi.w	8002a1e <Tx_Verify+0x1f2>
 80028f6:	a201      	add	r2, pc, #4	; (adr r2, 80028fc <Tx_Verify+0xd0>)
 80028f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028fc:	08002a17 	.word	0x08002a17
 8002900:	08002a1f 	.word	0x08002a1f
 8002904:	08002a0f 	.word	0x08002a0f
 8002908:	08002a07 	.word	0x08002a07
 800290c:	08002a1f 	.word	0x08002a1f
 8002910:	08002a1f 	.word	0x08002a1f
 8002914:	08002a1f 	.word	0x08002a1f
 8002918:	08002a1f 	.word	0x08002a1f
 800291c:	080029ff 	.word	0x080029ff
 8002920:	08002a1f 	.word	0x08002a1f
 8002924:	08002a1f 	.word	0x08002a1f
 8002928:	08002a1f 	.word	0x08002a1f
 800292c:	08002a1f 	.word	0x08002a1f
 8002930:	08002a1f 	.word	0x08002a1f
 8002934:	08002a1f 	.word	0x08002a1f
 8002938:	08002a1f 	.word	0x08002a1f
 800293c:	08002a1f 	.word	0x08002a1f
 8002940:	08002a1f 	.word	0x08002a1f
 8002944:	080029f7 	.word	0x080029f7
 8002948:	08002a1f 	.word	0x08002a1f
 800294c:	08002a1f 	.word	0x08002a1f
 8002950:	08002a1f 	.word	0x08002a1f
 8002954:	08002a1f 	.word	0x08002a1f
 8002958:	08002a1f 	.word	0x08002a1f
 800295c:	08002a1f 	.word	0x08002a1f
 8002960:	08002a1f 	.word	0x08002a1f
 8002964:	08002a1f 	.word	0x08002a1f
 8002968:	08002a1f 	.word	0x08002a1f
 800296c:	08002a1f 	.word	0x08002a1f
 8002970:	08002a1f 	.word	0x08002a1f
 8002974:	08002a1f 	.word	0x08002a1f
 8002978:	08002a1f 	.word	0x08002a1f
 800297c:	08002a1f 	.word	0x08002a1f
 8002980:	08002a1f 	.word	0x08002a1f
 8002984:	08002a1f 	.word	0x08002a1f
 8002988:	08002a1f 	.word	0x08002a1f
 800298c:	08002a1f 	.word	0x08002a1f
 8002990:	08002a1f 	.word	0x08002a1f
 8002994:	080029ef 	.word	0x080029ef
 8002998:	08002a1f 	.word	0x08002a1f
 800299c:	08002a1f 	.word	0x08002a1f
 80029a0:	08002a1f 	.word	0x08002a1f
 80029a4:	08002a1f 	.word	0x08002a1f
 80029a8:	08002a1f 	.word	0x08002a1f
 80029ac:	08002a1f 	.word	0x08002a1f
 80029b0:	08002a1f 	.word	0x08002a1f
 80029b4:	08002a1f 	.word	0x08002a1f
 80029b8:	08002a1f 	.word	0x08002a1f
 80029bc:	080029e7 	.word	0x080029e7
 80029c0:	2b64      	cmp	r3, #100	; 0x64
 80029c2:	d00c      	beq.n	80029de <Tx_Verify+0x1b2>
 80029c4:	e02b      	b.n	8002a1e <Tx_Verify+0x1f2>
 80029c6:	4b66      	ldr	r3, [pc, #408]	; (8002b60 <Tx_Verify+0x334>)
 80029c8:	2201      	movs	r2, #1
 80029ca:	709a      	strb	r2, [r3, #2]
 80029cc:	e02a      	b.n	8002a24 <Tx_Verify+0x1f8>
 80029ce:	4b64      	ldr	r3, [pc, #400]	; (8002b60 <Tx_Verify+0x334>)
 80029d0:	2202      	movs	r2, #2
 80029d2:	709a      	strb	r2, [r3, #2]
 80029d4:	e026      	b.n	8002a24 <Tx_Verify+0x1f8>
 80029d6:	4b62      	ldr	r3, [pc, #392]	; (8002b60 <Tx_Verify+0x334>)
 80029d8:	2203      	movs	r2, #3
 80029da:	709a      	strb	r2, [r3, #2]
 80029dc:	e022      	b.n	8002a24 <Tx_Verify+0x1f8>
 80029de:	4b60      	ldr	r3, [pc, #384]	; (8002b60 <Tx_Verify+0x334>)
 80029e0:	2204      	movs	r2, #4
 80029e2:	709a      	strb	r2, [r3, #2]
 80029e4:	e01e      	b.n	8002a24 <Tx_Verify+0x1f8>
 80029e6:	4b5e      	ldr	r3, [pc, #376]	; (8002b60 <Tx_Verify+0x334>)
 80029e8:	2205      	movs	r2, #5
 80029ea:	709a      	strb	r2, [r3, #2]
 80029ec:	e01a      	b.n	8002a24 <Tx_Verify+0x1f8>
 80029ee:	4b5c      	ldr	r3, [pc, #368]	; (8002b60 <Tx_Verify+0x334>)
 80029f0:	2206      	movs	r2, #6
 80029f2:	709a      	strb	r2, [r3, #2]
 80029f4:	e016      	b.n	8002a24 <Tx_Verify+0x1f8>
 80029f6:	4b5a      	ldr	r3, [pc, #360]	; (8002b60 <Tx_Verify+0x334>)
 80029f8:	2207      	movs	r2, #7
 80029fa:	709a      	strb	r2, [r3, #2]
 80029fc:	e012      	b.n	8002a24 <Tx_Verify+0x1f8>
 80029fe:	4b58      	ldr	r3, [pc, #352]	; (8002b60 <Tx_Verify+0x334>)
 8002a00:	2208      	movs	r2, #8
 8002a02:	709a      	strb	r2, [r3, #2]
 8002a04:	e00e      	b.n	8002a24 <Tx_Verify+0x1f8>
 8002a06:	4b56      	ldr	r3, [pc, #344]	; (8002b60 <Tx_Verify+0x334>)
 8002a08:	2209      	movs	r2, #9
 8002a0a:	709a      	strb	r2, [r3, #2]
 8002a0c:	e00a      	b.n	8002a24 <Tx_Verify+0x1f8>
 8002a0e:	4b54      	ldr	r3, [pc, #336]	; (8002b60 <Tx_Verify+0x334>)
 8002a10:	220a      	movs	r2, #10
 8002a12:	709a      	strb	r2, [r3, #2]
 8002a14:	e006      	b.n	8002a24 <Tx_Verify+0x1f8>
 8002a16:	4b52      	ldr	r3, [pc, #328]	; (8002b60 <Tx_Verify+0x334>)
 8002a18:	220b      	movs	r2, #11
 8002a1a:	709a      	strb	r2, [r3, #2]
 8002a1c:	e002      	b.n	8002a24 <Tx_Verify+0x1f8>
 8002a1e:	4b50      	ldr	r3, [pc, #320]	; (8002b60 <Tx_Verify+0x334>)
 8002a20:	2200      	movs	r2, #0
 8002a22:	709a      	strb	r2, [r3, #2]
 8002a24:	bf00      	nop
	__FREQ_TO_BUFFER(txData[3], perMsg[ANALOG_5_8]);
 8002a26:	4b52      	ldr	r3, [pc, #328]	; (8002b70 <Tx_Verify+0x344>)
 8002a28:	885b      	ldrh	r3, [r3, #2]
 8002a2a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002a2e:	f000 8082 	beq.w	8002b36 <Tx_Verify+0x30a>
 8002a32:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002a36:	f300 80b9 	bgt.w	8002bac <Tx_Verify+0x380>
 8002a3a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002a3e:	d07e      	beq.n	8002b3e <Tx_Verify+0x312>
 8002a40:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002a44:	f300 80b2 	bgt.w	8002bac <Tx_Verify+0x380>
 8002a48:	2bc8      	cmp	r3, #200	; 0xc8
 8002a4a:	d07c      	beq.n	8002b46 <Tx_Verify+0x31a>
 8002a4c:	2bc8      	cmp	r3, #200	; 0xc8
 8002a4e:	f300 80ad 	bgt.w	8002bac <Tx_Verify+0x380>
 8002a52:	2b32      	cmp	r3, #50	; 0x32
 8002a54:	dc6c      	bgt.n	8002b30 <Tx_Verify+0x304>
 8002a56:	2b02      	cmp	r3, #2
 8002a58:	f2c0 80a8 	blt.w	8002bac <Tx_Verify+0x380>
 8002a5c:	3b02      	subs	r3, #2
 8002a5e:	2b30      	cmp	r3, #48	; 0x30
 8002a60:	f200 80a4 	bhi.w	8002bac <Tx_Verify+0x380>
 8002a64:	a201      	add	r2, pc, #4	; (adr r2, 8002a6c <Tx_Verify+0x240>)
 8002a66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a6a:	bf00      	nop
 8002a6c:	08002ba5 	.word	0x08002ba5
 8002a70:	08002bad 	.word	0x08002bad
 8002a74:	08002b9d 	.word	0x08002b9d
 8002a78:	08002b95 	.word	0x08002b95
 8002a7c:	08002bad 	.word	0x08002bad
 8002a80:	08002bad 	.word	0x08002bad
 8002a84:	08002bad 	.word	0x08002bad
 8002a88:	08002bad 	.word	0x08002bad
 8002a8c:	08002b8d 	.word	0x08002b8d
 8002a90:	08002bad 	.word	0x08002bad
 8002a94:	08002bad 	.word	0x08002bad
 8002a98:	08002bad 	.word	0x08002bad
 8002a9c:	08002bad 	.word	0x08002bad
 8002aa0:	08002bad 	.word	0x08002bad
 8002aa4:	08002bad 	.word	0x08002bad
 8002aa8:	08002bad 	.word	0x08002bad
 8002aac:	08002bad 	.word	0x08002bad
 8002ab0:	08002bad 	.word	0x08002bad
 8002ab4:	08002b85 	.word	0x08002b85
 8002ab8:	08002bad 	.word	0x08002bad
 8002abc:	08002bad 	.word	0x08002bad
 8002ac0:	08002bad 	.word	0x08002bad
 8002ac4:	08002bad 	.word	0x08002bad
 8002ac8:	08002bad 	.word	0x08002bad
 8002acc:	08002bad 	.word	0x08002bad
 8002ad0:	08002bad 	.word	0x08002bad
 8002ad4:	08002bad 	.word	0x08002bad
 8002ad8:	08002bad 	.word	0x08002bad
 8002adc:	08002bad 	.word	0x08002bad
 8002ae0:	08002bad 	.word	0x08002bad
 8002ae4:	08002bad 	.word	0x08002bad
 8002ae8:	08002bad 	.word	0x08002bad
 8002aec:	08002bad 	.word	0x08002bad
 8002af0:	08002bad 	.word	0x08002bad
 8002af4:	08002bad 	.word	0x08002bad
 8002af8:	08002bad 	.word	0x08002bad
 8002afc:	08002bad 	.word	0x08002bad
 8002b00:	08002bad 	.word	0x08002bad
 8002b04:	08002b7d 	.word	0x08002b7d
 8002b08:	08002bad 	.word	0x08002bad
 8002b0c:	08002bad 	.word	0x08002bad
 8002b10:	08002bad 	.word	0x08002bad
 8002b14:	08002bad 	.word	0x08002bad
 8002b18:	08002bad 	.word	0x08002bad
 8002b1c:	08002bad 	.word	0x08002bad
 8002b20:	08002bad 	.word	0x08002bad
 8002b24:	08002bad 	.word	0x08002bad
 8002b28:	08002bad 	.word	0x08002bad
 8002b2c:	08002b75 	.word	0x08002b75
 8002b30:	2b64      	cmp	r3, #100	; 0x64
 8002b32:	d00c      	beq.n	8002b4e <Tx_Verify+0x322>
 8002b34:	e03a      	b.n	8002bac <Tx_Verify+0x380>
 8002b36:	4b0a      	ldr	r3, [pc, #40]	; (8002b60 <Tx_Verify+0x334>)
 8002b38:	2201      	movs	r2, #1
 8002b3a:	70da      	strb	r2, [r3, #3]
 8002b3c:	e039      	b.n	8002bb2 <Tx_Verify+0x386>
 8002b3e:	4b08      	ldr	r3, [pc, #32]	; (8002b60 <Tx_Verify+0x334>)
 8002b40:	2202      	movs	r2, #2
 8002b42:	70da      	strb	r2, [r3, #3]
 8002b44:	e035      	b.n	8002bb2 <Tx_Verify+0x386>
 8002b46:	4b06      	ldr	r3, [pc, #24]	; (8002b60 <Tx_Verify+0x334>)
 8002b48:	2203      	movs	r2, #3
 8002b4a:	70da      	strb	r2, [r3, #3]
 8002b4c:	e031      	b.n	8002bb2 <Tx_Verify+0x386>
 8002b4e:	4b04      	ldr	r3, [pc, #16]	; (8002b60 <Tx_Verify+0x334>)
 8002b50:	2204      	movs	r2, #4
 8002b52:	70da      	strb	r2, [r3, #3]
 8002b54:	e02d      	b.n	8002bb2 <Tx_Verify+0x386>
 8002b56:	bf00      	nop
 8002b58:	20002564 	.word	0x20002564
 8002b5c:	200026ce 	.word	0x200026ce
 8002b60:	2000253c 	.word	0x2000253c
 8002b64:	20002642 	.word	0x20002642
 8002b68:	40020400 	.word	0x40020400
 8002b6c:	20002643 	.word	0x20002643
 8002b70:	2000266c 	.word	0x2000266c
 8002b74:	4bc5      	ldr	r3, [pc, #788]	; (8002e8c <Tx_Verify+0x660>)
 8002b76:	2205      	movs	r2, #5
 8002b78:	70da      	strb	r2, [r3, #3]
 8002b7a:	e01a      	b.n	8002bb2 <Tx_Verify+0x386>
 8002b7c:	4bc3      	ldr	r3, [pc, #780]	; (8002e8c <Tx_Verify+0x660>)
 8002b7e:	2206      	movs	r2, #6
 8002b80:	70da      	strb	r2, [r3, #3]
 8002b82:	e016      	b.n	8002bb2 <Tx_Verify+0x386>
 8002b84:	4bc1      	ldr	r3, [pc, #772]	; (8002e8c <Tx_Verify+0x660>)
 8002b86:	2207      	movs	r2, #7
 8002b88:	70da      	strb	r2, [r3, #3]
 8002b8a:	e012      	b.n	8002bb2 <Tx_Verify+0x386>
 8002b8c:	4bbf      	ldr	r3, [pc, #764]	; (8002e8c <Tx_Verify+0x660>)
 8002b8e:	2208      	movs	r2, #8
 8002b90:	70da      	strb	r2, [r3, #3]
 8002b92:	e00e      	b.n	8002bb2 <Tx_Verify+0x386>
 8002b94:	4bbd      	ldr	r3, [pc, #756]	; (8002e8c <Tx_Verify+0x660>)
 8002b96:	2209      	movs	r2, #9
 8002b98:	70da      	strb	r2, [r3, #3]
 8002b9a:	e00a      	b.n	8002bb2 <Tx_Verify+0x386>
 8002b9c:	4bbb      	ldr	r3, [pc, #748]	; (8002e8c <Tx_Verify+0x660>)
 8002b9e:	220a      	movs	r2, #10
 8002ba0:	70da      	strb	r2, [r3, #3]
 8002ba2:	e006      	b.n	8002bb2 <Tx_Verify+0x386>
 8002ba4:	4bb9      	ldr	r3, [pc, #740]	; (8002e8c <Tx_Verify+0x660>)
 8002ba6:	220b      	movs	r2, #11
 8002ba8:	70da      	strb	r2, [r3, #3]
 8002baa:	e002      	b.n	8002bb2 <Tx_Verify+0x386>
 8002bac:	4bb7      	ldr	r3, [pc, #732]	; (8002e8c <Tx_Verify+0x660>)
 8002bae:	2200      	movs	r2, #0
 8002bb0:	70da      	strb	r2, [r3, #3]
 8002bb2:	bf00      	nop
	__FREQ_TO_BUFFER(txData[4], perMsg[ANALOG_9_12]);
 8002bb4:	4bb6      	ldr	r3, [pc, #728]	; (8002e90 <Tx_Verify+0x664>)
 8002bb6:	889b      	ldrh	r3, [r3, #4]
 8002bb8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002bbc:	f000 8081 	beq.w	8002cc2 <Tx_Verify+0x496>
 8002bc0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002bc4:	f300 80a9 	bgt.w	8002d1a <Tx_Verify+0x4ee>
 8002bc8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002bcc:	d07d      	beq.n	8002cca <Tx_Verify+0x49e>
 8002bce:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002bd2:	f300 80a2 	bgt.w	8002d1a <Tx_Verify+0x4ee>
 8002bd6:	2bc8      	cmp	r3, #200	; 0xc8
 8002bd8:	d07b      	beq.n	8002cd2 <Tx_Verify+0x4a6>
 8002bda:	2bc8      	cmp	r3, #200	; 0xc8
 8002bdc:	f300 809d 	bgt.w	8002d1a <Tx_Verify+0x4ee>
 8002be0:	2b32      	cmp	r3, #50	; 0x32
 8002be2:	dc6b      	bgt.n	8002cbc <Tx_Verify+0x490>
 8002be4:	2b02      	cmp	r3, #2
 8002be6:	f2c0 8098 	blt.w	8002d1a <Tx_Verify+0x4ee>
 8002bea:	3b02      	subs	r3, #2
 8002bec:	2b30      	cmp	r3, #48	; 0x30
 8002bee:	f200 8094 	bhi.w	8002d1a <Tx_Verify+0x4ee>
 8002bf2:	a201      	add	r2, pc, #4	; (adr r2, 8002bf8 <Tx_Verify+0x3cc>)
 8002bf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bf8:	08002d13 	.word	0x08002d13
 8002bfc:	08002d1b 	.word	0x08002d1b
 8002c00:	08002d0b 	.word	0x08002d0b
 8002c04:	08002d03 	.word	0x08002d03
 8002c08:	08002d1b 	.word	0x08002d1b
 8002c0c:	08002d1b 	.word	0x08002d1b
 8002c10:	08002d1b 	.word	0x08002d1b
 8002c14:	08002d1b 	.word	0x08002d1b
 8002c18:	08002cfb 	.word	0x08002cfb
 8002c1c:	08002d1b 	.word	0x08002d1b
 8002c20:	08002d1b 	.word	0x08002d1b
 8002c24:	08002d1b 	.word	0x08002d1b
 8002c28:	08002d1b 	.word	0x08002d1b
 8002c2c:	08002d1b 	.word	0x08002d1b
 8002c30:	08002d1b 	.word	0x08002d1b
 8002c34:	08002d1b 	.word	0x08002d1b
 8002c38:	08002d1b 	.word	0x08002d1b
 8002c3c:	08002d1b 	.word	0x08002d1b
 8002c40:	08002cf3 	.word	0x08002cf3
 8002c44:	08002d1b 	.word	0x08002d1b
 8002c48:	08002d1b 	.word	0x08002d1b
 8002c4c:	08002d1b 	.word	0x08002d1b
 8002c50:	08002d1b 	.word	0x08002d1b
 8002c54:	08002d1b 	.word	0x08002d1b
 8002c58:	08002d1b 	.word	0x08002d1b
 8002c5c:	08002d1b 	.word	0x08002d1b
 8002c60:	08002d1b 	.word	0x08002d1b
 8002c64:	08002d1b 	.word	0x08002d1b
 8002c68:	08002d1b 	.word	0x08002d1b
 8002c6c:	08002d1b 	.word	0x08002d1b
 8002c70:	08002d1b 	.word	0x08002d1b
 8002c74:	08002d1b 	.word	0x08002d1b
 8002c78:	08002d1b 	.word	0x08002d1b
 8002c7c:	08002d1b 	.word	0x08002d1b
 8002c80:	08002d1b 	.word	0x08002d1b
 8002c84:	08002d1b 	.word	0x08002d1b
 8002c88:	08002d1b 	.word	0x08002d1b
 8002c8c:	08002d1b 	.word	0x08002d1b
 8002c90:	08002ceb 	.word	0x08002ceb
 8002c94:	08002d1b 	.word	0x08002d1b
 8002c98:	08002d1b 	.word	0x08002d1b
 8002c9c:	08002d1b 	.word	0x08002d1b
 8002ca0:	08002d1b 	.word	0x08002d1b
 8002ca4:	08002d1b 	.word	0x08002d1b
 8002ca8:	08002d1b 	.word	0x08002d1b
 8002cac:	08002d1b 	.word	0x08002d1b
 8002cb0:	08002d1b 	.word	0x08002d1b
 8002cb4:	08002d1b 	.word	0x08002d1b
 8002cb8:	08002ce3 	.word	0x08002ce3
 8002cbc:	2b64      	cmp	r3, #100	; 0x64
 8002cbe:	d00c      	beq.n	8002cda <Tx_Verify+0x4ae>
 8002cc0:	e02b      	b.n	8002d1a <Tx_Verify+0x4ee>
 8002cc2:	4b72      	ldr	r3, [pc, #456]	; (8002e8c <Tx_Verify+0x660>)
 8002cc4:	2201      	movs	r2, #1
 8002cc6:	711a      	strb	r2, [r3, #4]
 8002cc8:	e02a      	b.n	8002d20 <Tx_Verify+0x4f4>
 8002cca:	4b70      	ldr	r3, [pc, #448]	; (8002e8c <Tx_Verify+0x660>)
 8002ccc:	2202      	movs	r2, #2
 8002cce:	711a      	strb	r2, [r3, #4]
 8002cd0:	e026      	b.n	8002d20 <Tx_Verify+0x4f4>
 8002cd2:	4b6e      	ldr	r3, [pc, #440]	; (8002e8c <Tx_Verify+0x660>)
 8002cd4:	2203      	movs	r2, #3
 8002cd6:	711a      	strb	r2, [r3, #4]
 8002cd8:	e022      	b.n	8002d20 <Tx_Verify+0x4f4>
 8002cda:	4b6c      	ldr	r3, [pc, #432]	; (8002e8c <Tx_Verify+0x660>)
 8002cdc:	2204      	movs	r2, #4
 8002cde:	711a      	strb	r2, [r3, #4]
 8002ce0:	e01e      	b.n	8002d20 <Tx_Verify+0x4f4>
 8002ce2:	4b6a      	ldr	r3, [pc, #424]	; (8002e8c <Tx_Verify+0x660>)
 8002ce4:	2205      	movs	r2, #5
 8002ce6:	711a      	strb	r2, [r3, #4]
 8002ce8:	e01a      	b.n	8002d20 <Tx_Verify+0x4f4>
 8002cea:	4b68      	ldr	r3, [pc, #416]	; (8002e8c <Tx_Verify+0x660>)
 8002cec:	2206      	movs	r2, #6
 8002cee:	711a      	strb	r2, [r3, #4]
 8002cf0:	e016      	b.n	8002d20 <Tx_Verify+0x4f4>
 8002cf2:	4b66      	ldr	r3, [pc, #408]	; (8002e8c <Tx_Verify+0x660>)
 8002cf4:	2207      	movs	r2, #7
 8002cf6:	711a      	strb	r2, [r3, #4]
 8002cf8:	e012      	b.n	8002d20 <Tx_Verify+0x4f4>
 8002cfa:	4b64      	ldr	r3, [pc, #400]	; (8002e8c <Tx_Verify+0x660>)
 8002cfc:	2208      	movs	r2, #8
 8002cfe:	711a      	strb	r2, [r3, #4]
 8002d00:	e00e      	b.n	8002d20 <Tx_Verify+0x4f4>
 8002d02:	4b62      	ldr	r3, [pc, #392]	; (8002e8c <Tx_Verify+0x660>)
 8002d04:	2209      	movs	r2, #9
 8002d06:	711a      	strb	r2, [r3, #4]
 8002d08:	e00a      	b.n	8002d20 <Tx_Verify+0x4f4>
 8002d0a:	4b60      	ldr	r3, [pc, #384]	; (8002e8c <Tx_Verify+0x660>)
 8002d0c:	220a      	movs	r2, #10
 8002d0e:	711a      	strb	r2, [r3, #4]
 8002d10:	e006      	b.n	8002d20 <Tx_Verify+0x4f4>
 8002d12:	4b5e      	ldr	r3, [pc, #376]	; (8002e8c <Tx_Verify+0x660>)
 8002d14:	220b      	movs	r2, #11
 8002d16:	711a      	strb	r2, [r3, #4]
 8002d18:	e002      	b.n	8002d20 <Tx_Verify+0x4f4>
 8002d1a:	4b5c      	ldr	r3, [pc, #368]	; (8002e8c <Tx_Verify+0x660>)
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	711a      	strb	r2, [r3, #4]
 8002d20:	bf00      	nop
	__FREQ_TO_BUFFER(txData[5], perMsg[RTC_MSG]);
 8002d22:	4b5b      	ldr	r3, [pc, #364]	; (8002e90 <Tx_Verify+0x664>)
 8002d24:	88db      	ldrh	r3, [r3, #6]
 8002d26:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002d2a:	f000 8082 	beq.w	8002e32 <Tx_Verify+0x606>
 8002d2e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002d32:	f300 80af 	bgt.w	8002e94 <Tx_Verify+0x668>
 8002d36:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002d3a:	d07e      	beq.n	8002e3a <Tx_Verify+0x60e>
 8002d3c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002d40:	f300 80a8 	bgt.w	8002e94 <Tx_Verify+0x668>
 8002d44:	2bc8      	cmp	r3, #200	; 0xc8
 8002d46:	d07c      	beq.n	8002e42 <Tx_Verify+0x616>
 8002d48:	2bc8      	cmp	r3, #200	; 0xc8
 8002d4a:	f300 80a3 	bgt.w	8002e94 <Tx_Verify+0x668>
 8002d4e:	2b32      	cmp	r3, #50	; 0x32
 8002d50:	dc6c      	bgt.n	8002e2c <Tx_Verify+0x600>
 8002d52:	2b02      	cmp	r3, #2
 8002d54:	f2c0 809e 	blt.w	8002e94 <Tx_Verify+0x668>
 8002d58:	3b02      	subs	r3, #2
 8002d5a:	2b30      	cmp	r3, #48	; 0x30
 8002d5c:	f200 809a 	bhi.w	8002e94 <Tx_Verify+0x668>
 8002d60:	a201      	add	r2, pc, #4	; (adr r2, 8002d68 <Tx_Verify+0x53c>)
 8002d62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d66:	bf00      	nop
 8002d68:	08002e83 	.word	0x08002e83
 8002d6c:	08002e95 	.word	0x08002e95
 8002d70:	08002e7b 	.word	0x08002e7b
 8002d74:	08002e73 	.word	0x08002e73
 8002d78:	08002e95 	.word	0x08002e95
 8002d7c:	08002e95 	.word	0x08002e95
 8002d80:	08002e95 	.word	0x08002e95
 8002d84:	08002e95 	.word	0x08002e95
 8002d88:	08002e6b 	.word	0x08002e6b
 8002d8c:	08002e95 	.word	0x08002e95
 8002d90:	08002e95 	.word	0x08002e95
 8002d94:	08002e95 	.word	0x08002e95
 8002d98:	08002e95 	.word	0x08002e95
 8002d9c:	08002e95 	.word	0x08002e95
 8002da0:	08002e95 	.word	0x08002e95
 8002da4:	08002e95 	.word	0x08002e95
 8002da8:	08002e95 	.word	0x08002e95
 8002dac:	08002e95 	.word	0x08002e95
 8002db0:	08002e63 	.word	0x08002e63
 8002db4:	08002e95 	.word	0x08002e95
 8002db8:	08002e95 	.word	0x08002e95
 8002dbc:	08002e95 	.word	0x08002e95
 8002dc0:	08002e95 	.word	0x08002e95
 8002dc4:	08002e95 	.word	0x08002e95
 8002dc8:	08002e95 	.word	0x08002e95
 8002dcc:	08002e95 	.word	0x08002e95
 8002dd0:	08002e95 	.word	0x08002e95
 8002dd4:	08002e95 	.word	0x08002e95
 8002dd8:	08002e95 	.word	0x08002e95
 8002ddc:	08002e95 	.word	0x08002e95
 8002de0:	08002e95 	.word	0x08002e95
 8002de4:	08002e95 	.word	0x08002e95
 8002de8:	08002e95 	.word	0x08002e95
 8002dec:	08002e95 	.word	0x08002e95
 8002df0:	08002e95 	.word	0x08002e95
 8002df4:	08002e95 	.word	0x08002e95
 8002df8:	08002e95 	.word	0x08002e95
 8002dfc:	08002e95 	.word	0x08002e95
 8002e00:	08002e5b 	.word	0x08002e5b
 8002e04:	08002e95 	.word	0x08002e95
 8002e08:	08002e95 	.word	0x08002e95
 8002e0c:	08002e95 	.word	0x08002e95
 8002e10:	08002e95 	.word	0x08002e95
 8002e14:	08002e95 	.word	0x08002e95
 8002e18:	08002e95 	.word	0x08002e95
 8002e1c:	08002e95 	.word	0x08002e95
 8002e20:	08002e95 	.word	0x08002e95
 8002e24:	08002e95 	.word	0x08002e95
 8002e28:	08002e53 	.word	0x08002e53
 8002e2c:	2b64      	cmp	r3, #100	; 0x64
 8002e2e:	d00c      	beq.n	8002e4a <Tx_Verify+0x61e>
 8002e30:	e030      	b.n	8002e94 <Tx_Verify+0x668>
 8002e32:	4b16      	ldr	r3, [pc, #88]	; (8002e8c <Tx_Verify+0x660>)
 8002e34:	2201      	movs	r2, #1
 8002e36:	715a      	strb	r2, [r3, #5]
 8002e38:	e02f      	b.n	8002e9a <Tx_Verify+0x66e>
 8002e3a:	4b14      	ldr	r3, [pc, #80]	; (8002e8c <Tx_Verify+0x660>)
 8002e3c:	2202      	movs	r2, #2
 8002e3e:	715a      	strb	r2, [r3, #5]
 8002e40:	e02b      	b.n	8002e9a <Tx_Verify+0x66e>
 8002e42:	4b12      	ldr	r3, [pc, #72]	; (8002e8c <Tx_Verify+0x660>)
 8002e44:	2203      	movs	r2, #3
 8002e46:	715a      	strb	r2, [r3, #5]
 8002e48:	e027      	b.n	8002e9a <Tx_Verify+0x66e>
 8002e4a:	4b10      	ldr	r3, [pc, #64]	; (8002e8c <Tx_Verify+0x660>)
 8002e4c:	2204      	movs	r2, #4
 8002e4e:	715a      	strb	r2, [r3, #5]
 8002e50:	e023      	b.n	8002e9a <Tx_Verify+0x66e>
 8002e52:	4b0e      	ldr	r3, [pc, #56]	; (8002e8c <Tx_Verify+0x660>)
 8002e54:	2205      	movs	r2, #5
 8002e56:	715a      	strb	r2, [r3, #5]
 8002e58:	e01f      	b.n	8002e9a <Tx_Verify+0x66e>
 8002e5a:	4b0c      	ldr	r3, [pc, #48]	; (8002e8c <Tx_Verify+0x660>)
 8002e5c:	2206      	movs	r2, #6
 8002e5e:	715a      	strb	r2, [r3, #5]
 8002e60:	e01b      	b.n	8002e9a <Tx_Verify+0x66e>
 8002e62:	4b0a      	ldr	r3, [pc, #40]	; (8002e8c <Tx_Verify+0x660>)
 8002e64:	2207      	movs	r2, #7
 8002e66:	715a      	strb	r2, [r3, #5]
 8002e68:	e017      	b.n	8002e9a <Tx_Verify+0x66e>
 8002e6a:	4b08      	ldr	r3, [pc, #32]	; (8002e8c <Tx_Verify+0x660>)
 8002e6c:	2208      	movs	r2, #8
 8002e6e:	715a      	strb	r2, [r3, #5]
 8002e70:	e013      	b.n	8002e9a <Tx_Verify+0x66e>
 8002e72:	4b06      	ldr	r3, [pc, #24]	; (8002e8c <Tx_Verify+0x660>)
 8002e74:	2209      	movs	r2, #9
 8002e76:	715a      	strb	r2, [r3, #5]
 8002e78:	e00f      	b.n	8002e9a <Tx_Verify+0x66e>
 8002e7a:	4b04      	ldr	r3, [pc, #16]	; (8002e8c <Tx_Verify+0x660>)
 8002e7c:	220a      	movs	r2, #10
 8002e7e:	715a      	strb	r2, [r3, #5]
 8002e80:	e00b      	b.n	8002e9a <Tx_Verify+0x66e>
 8002e82:	4b02      	ldr	r3, [pc, #8]	; (8002e8c <Tx_Verify+0x660>)
 8002e84:	220b      	movs	r2, #11
 8002e86:	715a      	strb	r2, [r3, #5]
 8002e88:	e007      	b.n	8002e9a <Tx_Verify+0x66e>
 8002e8a:	bf00      	nop
 8002e8c:	2000253c 	.word	0x2000253c
 8002e90:	2000266c 	.word	0x2000266c
 8002e94:	4bb7      	ldr	r3, [pc, #732]	; (8003174 <Tx_Verify+0x948>)
 8002e96:	2200      	movs	r2, #0
 8002e98:	715a      	strb	r2, [r3, #5]
 8002e9a:	bf00      	nop
	__FREQ_TO_BUFFER(txData[6], perMsg[PDM_SAVE]);
 8002e9c:	4bb6      	ldr	r3, [pc, #728]	; (8003178 <Tx_Verify+0x94c>)
 8002e9e:	89db      	ldrh	r3, [r3, #14]
 8002ea0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002ea4:	f000 8081 	beq.w	8002faa <Tx_Verify+0x77e>
 8002ea8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002eac:	f300 80a9 	bgt.w	8003002 <Tx_Verify+0x7d6>
 8002eb0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002eb4:	d07d      	beq.n	8002fb2 <Tx_Verify+0x786>
 8002eb6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002eba:	f300 80a2 	bgt.w	8003002 <Tx_Verify+0x7d6>
 8002ebe:	2bc8      	cmp	r3, #200	; 0xc8
 8002ec0:	d07b      	beq.n	8002fba <Tx_Verify+0x78e>
 8002ec2:	2bc8      	cmp	r3, #200	; 0xc8
 8002ec4:	f300 809d 	bgt.w	8003002 <Tx_Verify+0x7d6>
 8002ec8:	2b32      	cmp	r3, #50	; 0x32
 8002eca:	dc6b      	bgt.n	8002fa4 <Tx_Verify+0x778>
 8002ecc:	2b02      	cmp	r3, #2
 8002ece:	f2c0 8098 	blt.w	8003002 <Tx_Verify+0x7d6>
 8002ed2:	3b02      	subs	r3, #2
 8002ed4:	2b30      	cmp	r3, #48	; 0x30
 8002ed6:	f200 8094 	bhi.w	8003002 <Tx_Verify+0x7d6>
 8002eda:	a201      	add	r2, pc, #4	; (adr r2, 8002ee0 <Tx_Verify+0x6b4>)
 8002edc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ee0:	08002ffb 	.word	0x08002ffb
 8002ee4:	08003003 	.word	0x08003003
 8002ee8:	08002ff3 	.word	0x08002ff3
 8002eec:	08002feb 	.word	0x08002feb
 8002ef0:	08003003 	.word	0x08003003
 8002ef4:	08003003 	.word	0x08003003
 8002ef8:	08003003 	.word	0x08003003
 8002efc:	08003003 	.word	0x08003003
 8002f00:	08002fe3 	.word	0x08002fe3
 8002f04:	08003003 	.word	0x08003003
 8002f08:	08003003 	.word	0x08003003
 8002f0c:	08003003 	.word	0x08003003
 8002f10:	08003003 	.word	0x08003003
 8002f14:	08003003 	.word	0x08003003
 8002f18:	08003003 	.word	0x08003003
 8002f1c:	08003003 	.word	0x08003003
 8002f20:	08003003 	.word	0x08003003
 8002f24:	08003003 	.word	0x08003003
 8002f28:	08002fdb 	.word	0x08002fdb
 8002f2c:	08003003 	.word	0x08003003
 8002f30:	08003003 	.word	0x08003003
 8002f34:	08003003 	.word	0x08003003
 8002f38:	08003003 	.word	0x08003003
 8002f3c:	08003003 	.word	0x08003003
 8002f40:	08003003 	.word	0x08003003
 8002f44:	08003003 	.word	0x08003003
 8002f48:	08003003 	.word	0x08003003
 8002f4c:	08003003 	.word	0x08003003
 8002f50:	08003003 	.word	0x08003003
 8002f54:	08003003 	.word	0x08003003
 8002f58:	08003003 	.word	0x08003003
 8002f5c:	08003003 	.word	0x08003003
 8002f60:	08003003 	.word	0x08003003
 8002f64:	08003003 	.word	0x08003003
 8002f68:	08003003 	.word	0x08003003
 8002f6c:	08003003 	.word	0x08003003
 8002f70:	08003003 	.word	0x08003003
 8002f74:	08003003 	.word	0x08003003
 8002f78:	08002fd3 	.word	0x08002fd3
 8002f7c:	08003003 	.word	0x08003003
 8002f80:	08003003 	.word	0x08003003
 8002f84:	08003003 	.word	0x08003003
 8002f88:	08003003 	.word	0x08003003
 8002f8c:	08003003 	.word	0x08003003
 8002f90:	08003003 	.word	0x08003003
 8002f94:	08003003 	.word	0x08003003
 8002f98:	08003003 	.word	0x08003003
 8002f9c:	08003003 	.word	0x08003003
 8002fa0:	08002fcb 	.word	0x08002fcb
 8002fa4:	2b64      	cmp	r3, #100	; 0x64
 8002fa6:	d00c      	beq.n	8002fc2 <Tx_Verify+0x796>
 8002fa8:	e02b      	b.n	8003002 <Tx_Verify+0x7d6>
 8002faa:	4b72      	ldr	r3, [pc, #456]	; (8003174 <Tx_Verify+0x948>)
 8002fac:	2201      	movs	r2, #1
 8002fae:	719a      	strb	r2, [r3, #6]
 8002fb0:	e02a      	b.n	8003008 <Tx_Verify+0x7dc>
 8002fb2:	4b70      	ldr	r3, [pc, #448]	; (8003174 <Tx_Verify+0x948>)
 8002fb4:	2202      	movs	r2, #2
 8002fb6:	719a      	strb	r2, [r3, #6]
 8002fb8:	e026      	b.n	8003008 <Tx_Verify+0x7dc>
 8002fba:	4b6e      	ldr	r3, [pc, #440]	; (8003174 <Tx_Verify+0x948>)
 8002fbc:	2203      	movs	r2, #3
 8002fbe:	719a      	strb	r2, [r3, #6]
 8002fc0:	e022      	b.n	8003008 <Tx_Verify+0x7dc>
 8002fc2:	4b6c      	ldr	r3, [pc, #432]	; (8003174 <Tx_Verify+0x948>)
 8002fc4:	2204      	movs	r2, #4
 8002fc6:	719a      	strb	r2, [r3, #6]
 8002fc8:	e01e      	b.n	8003008 <Tx_Verify+0x7dc>
 8002fca:	4b6a      	ldr	r3, [pc, #424]	; (8003174 <Tx_Verify+0x948>)
 8002fcc:	2205      	movs	r2, #5
 8002fce:	719a      	strb	r2, [r3, #6]
 8002fd0:	e01a      	b.n	8003008 <Tx_Verify+0x7dc>
 8002fd2:	4b68      	ldr	r3, [pc, #416]	; (8003174 <Tx_Verify+0x948>)
 8002fd4:	2206      	movs	r2, #6
 8002fd6:	719a      	strb	r2, [r3, #6]
 8002fd8:	e016      	b.n	8003008 <Tx_Verify+0x7dc>
 8002fda:	4b66      	ldr	r3, [pc, #408]	; (8003174 <Tx_Verify+0x948>)
 8002fdc:	2207      	movs	r2, #7
 8002fde:	719a      	strb	r2, [r3, #6]
 8002fe0:	e012      	b.n	8003008 <Tx_Verify+0x7dc>
 8002fe2:	4b64      	ldr	r3, [pc, #400]	; (8003174 <Tx_Verify+0x948>)
 8002fe4:	2208      	movs	r2, #8
 8002fe6:	719a      	strb	r2, [r3, #6]
 8002fe8:	e00e      	b.n	8003008 <Tx_Verify+0x7dc>
 8002fea:	4b62      	ldr	r3, [pc, #392]	; (8003174 <Tx_Verify+0x948>)
 8002fec:	2209      	movs	r2, #9
 8002fee:	719a      	strb	r2, [r3, #6]
 8002ff0:	e00a      	b.n	8003008 <Tx_Verify+0x7dc>
 8002ff2:	4b60      	ldr	r3, [pc, #384]	; (8003174 <Tx_Verify+0x948>)
 8002ff4:	220a      	movs	r2, #10
 8002ff6:	719a      	strb	r2, [r3, #6]
 8002ff8:	e006      	b.n	8003008 <Tx_Verify+0x7dc>
 8002ffa:	4b5e      	ldr	r3, [pc, #376]	; (8003174 <Tx_Verify+0x948>)
 8002ffc:	220b      	movs	r2, #11
 8002ffe:	719a      	strb	r2, [r3, #6]
 8003000:	e002      	b.n	8003008 <Tx_Verify+0x7dc>
 8003002:	4b5c      	ldr	r3, [pc, #368]	; (8003174 <Tx_Verify+0x948>)
 8003004:	2200      	movs	r2, #0
 8003006:	719a      	strb	r2, [r3, #6]
 8003008:	bf00      	nop
	__FREQ_TO_BUFFER(txData[7], perMsg[ECU_SAVE]);
 800300a:	4b5b      	ldr	r3, [pc, #364]	; (8003178 <Tx_Verify+0x94c>)
 800300c:	899b      	ldrh	r3, [r3, #12]
 800300e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003012:	f000 8082 	beq.w	800311a <Tx_Verify+0x8ee>
 8003016:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800301a:	f300 80af 	bgt.w	800317c <Tx_Verify+0x950>
 800301e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003022:	d07e      	beq.n	8003122 <Tx_Verify+0x8f6>
 8003024:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003028:	f300 80a8 	bgt.w	800317c <Tx_Verify+0x950>
 800302c:	2bc8      	cmp	r3, #200	; 0xc8
 800302e:	d07c      	beq.n	800312a <Tx_Verify+0x8fe>
 8003030:	2bc8      	cmp	r3, #200	; 0xc8
 8003032:	f300 80a3 	bgt.w	800317c <Tx_Verify+0x950>
 8003036:	2b32      	cmp	r3, #50	; 0x32
 8003038:	dc6c      	bgt.n	8003114 <Tx_Verify+0x8e8>
 800303a:	2b02      	cmp	r3, #2
 800303c:	f2c0 809e 	blt.w	800317c <Tx_Verify+0x950>
 8003040:	3b02      	subs	r3, #2
 8003042:	2b30      	cmp	r3, #48	; 0x30
 8003044:	f200 809a 	bhi.w	800317c <Tx_Verify+0x950>
 8003048:	a201      	add	r2, pc, #4	; (adr r2, 8003050 <Tx_Verify+0x824>)
 800304a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800304e:	bf00      	nop
 8003050:	0800316b 	.word	0x0800316b
 8003054:	0800317d 	.word	0x0800317d
 8003058:	08003163 	.word	0x08003163
 800305c:	0800315b 	.word	0x0800315b
 8003060:	0800317d 	.word	0x0800317d
 8003064:	0800317d 	.word	0x0800317d
 8003068:	0800317d 	.word	0x0800317d
 800306c:	0800317d 	.word	0x0800317d
 8003070:	08003153 	.word	0x08003153
 8003074:	0800317d 	.word	0x0800317d
 8003078:	0800317d 	.word	0x0800317d
 800307c:	0800317d 	.word	0x0800317d
 8003080:	0800317d 	.word	0x0800317d
 8003084:	0800317d 	.word	0x0800317d
 8003088:	0800317d 	.word	0x0800317d
 800308c:	0800317d 	.word	0x0800317d
 8003090:	0800317d 	.word	0x0800317d
 8003094:	0800317d 	.word	0x0800317d
 8003098:	0800314b 	.word	0x0800314b
 800309c:	0800317d 	.word	0x0800317d
 80030a0:	0800317d 	.word	0x0800317d
 80030a4:	0800317d 	.word	0x0800317d
 80030a8:	0800317d 	.word	0x0800317d
 80030ac:	0800317d 	.word	0x0800317d
 80030b0:	0800317d 	.word	0x0800317d
 80030b4:	0800317d 	.word	0x0800317d
 80030b8:	0800317d 	.word	0x0800317d
 80030bc:	0800317d 	.word	0x0800317d
 80030c0:	0800317d 	.word	0x0800317d
 80030c4:	0800317d 	.word	0x0800317d
 80030c8:	0800317d 	.word	0x0800317d
 80030cc:	0800317d 	.word	0x0800317d
 80030d0:	0800317d 	.word	0x0800317d
 80030d4:	0800317d 	.word	0x0800317d
 80030d8:	0800317d 	.word	0x0800317d
 80030dc:	0800317d 	.word	0x0800317d
 80030e0:	0800317d 	.word	0x0800317d
 80030e4:	0800317d 	.word	0x0800317d
 80030e8:	08003143 	.word	0x08003143
 80030ec:	0800317d 	.word	0x0800317d
 80030f0:	0800317d 	.word	0x0800317d
 80030f4:	0800317d 	.word	0x0800317d
 80030f8:	0800317d 	.word	0x0800317d
 80030fc:	0800317d 	.word	0x0800317d
 8003100:	0800317d 	.word	0x0800317d
 8003104:	0800317d 	.word	0x0800317d
 8003108:	0800317d 	.word	0x0800317d
 800310c:	0800317d 	.word	0x0800317d
 8003110:	0800313b 	.word	0x0800313b
 8003114:	2b64      	cmp	r3, #100	; 0x64
 8003116:	d00c      	beq.n	8003132 <Tx_Verify+0x906>
 8003118:	e030      	b.n	800317c <Tx_Verify+0x950>
 800311a:	4b16      	ldr	r3, [pc, #88]	; (8003174 <Tx_Verify+0x948>)
 800311c:	2201      	movs	r2, #1
 800311e:	71da      	strb	r2, [r3, #7]
 8003120:	e02f      	b.n	8003182 <Tx_Verify+0x956>
 8003122:	4b14      	ldr	r3, [pc, #80]	; (8003174 <Tx_Verify+0x948>)
 8003124:	2202      	movs	r2, #2
 8003126:	71da      	strb	r2, [r3, #7]
 8003128:	e02b      	b.n	8003182 <Tx_Verify+0x956>
 800312a:	4b12      	ldr	r3, [pc, #72]	; (8003174 <Tx_Verify+0x948>)
 800312c:	2203      	movs	r2, #3
 800312e:	71da      	strb	r2, [r3, #7]
 8003130:	e027      	b.n	8003182 <Tx_Verify+0x956>
 8003132:	4b10      	ldr	r3, [pc, #64]	; (8003174 <Tx_Verify+0x948>)
 8003134:	2204      	movs	r2, #4
 8003136:	71da      	strb	r2, [r3, #7]
 8003138:	e023      	b.n	8003182 <Tx_Verify+0x956>
 800313a:	4b0e      	ldr	r3, [pc, #56]	; (8003174 <Tx_Verify+0x948>)
 800313c:	2205      	movs	r2, #5
 800313e:	71da      	strb	r2, [r3, #7]
 8003140:	e01f      	b.n	8003182 <Tx_Verify+0x956>
 8003142:	4b0c      	ldr	r3, [pc, #48]	; (8003174 <Tx_Verify+0x948>)
 8003144:	2206      	movs	r2, #6
 8003146:	71da      	strb	r2, [r3, #7]
 8003148:	e01b      	b.n	8003182 <Tx_Verify+0x956>
 800314a:	4b0a      	ldr	r3, [pc, #40]	; (8003174 <Tx_Verify+0x948>)
 800314c:	2207      	movs	r2, #7
 800314e:	71da      	strb	r2, [r3, #7]
 8003150:	e017      	b.n	8003182 <Tx_Verify+0x956>
 8003152:	4b08      	ldr	r3, [pc, #32]	; (8003174 <Tx_Verify+0x948>)
 8003154:	2208      	movs	r2, #8
 8003156:	71da      	strb	r2, [r3, #7]
 8003158:	e013      	b.n	8003182 <Tx_Verify+0x956>
 800315a:	4b06      	ldr	r3, [pc, #24]	; (8003174 <Tx_Verify+0x948>)
 800315c:	2209      	movs	r2, #9
 800315e:	71da      	strb	r2, [r3, #7]
 8003160:	e00f      	b.n	8003182 <Tx_Verify+0x956>
 8003162:	4b04      	ldr	r3, [pc, #16]	; (8003174 <Tx_Verify+0x948>)
 8003164:	220a      	movs	r2, #10
 8003166:	71da      	strb	r2, [r3, #7]
 8003168:	e00b      	b.n	8003182 <Tx_Verify+0x956>
 800316a:	4b02      	ldr	r3, [pc, #8]	; (8003174 <Tx_Verify+0x948>)
 800316c:	220b      	movs	r2, #11
 800316e:	71da      	strb	r2, [r3, #7]
 8003170:	e007      	b.n	8003182 <Tx_Verify+0x956>
 8003172:	bf00      	nop
 8003174:	2000253c 	.word	0x2000253c
 8003178:	2000266c 	.word	0x2000266c
 800317c:	4b26      	ldr	r3, [pc, #152]	; (8003218 <Tx_Verify+0x9ec>)
 800317e:	2200      	movs	r2, #0
 8003180:	71da      	strb	r2, [r3, #7]
 8003182:	bf00      	nop

	if(flagDatalogger == DL_SAVE)
 8003184:	4b25      	ldr	r3, [pc, #148]	; (800321c <Tx_Verify+0x9f0>)
 8003186:	781b      	ldrb	r3, [r3, #0]
 8003188:	2b01      	cmp	r3, #1
 800318a:	d108      	bne.n	800319e <Tx_Verify+0x972>
#ifdef DATALOGGER_NO_BUFFER
		Principal_Datalogger_Save_Data(hcan, txHeader.StdId, txHeader.DLC, txData);
 800318c:	4b24      	ldr	r3, [pc, #144]	; (8003220 <Tx_Verify+0x9f4>)
 800318e:	6819      	ldr	r1, [r3, #0]
 8003190:	4b23      	ldr	r3, [pc, #140]	; (8003220 <Tx_Verify+0x9f4>)
 8003192:	691b      	ldr	r3, [r3, #16]
 8003194:	b2da      	uxtb	r2, r3
 8003196:	4b20      	ldr	r3, [pc, #128]	; (8003218 <Tx_Verify+0x9ec>)
 8003198:	6878      	ldr	r0, [r7, #4]
 800319a:	f002 fe8b 	bl	8005eb4 <Principal_Datalogger_Save_Data>
#else
		Principal_Datalogger_Save_Buffer(hcan, txHeader.StdId, txHeader.DLC, txData);
#endif

	__PRINCIPAL_TX_DATA(hcan, VERIFY_MSG);
 800319e:	4b21      	ldr	r3, [pc, #132]	; (8003224 <Tx_Verify+0x9f8>)
 80031a0:	691b      	ldr	r3, [r3, #16]
 80031a2:	4a21      	ldr	r2, [pc, #132]	; (8003228 <Tx_Verify+0x9fc>)
 80031a4:	8912      	ldrh	r2, [r2, #8]
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d332      	bcc.n	8003210 <Tx_Verify+0x9e4>
 80031aa:	4b1f      	ldr	r3, [pc, #124]	; (8003228 <Tx_Verify+0x9fc>)
 80031ac:	891b      	ldrh	r3, [r3, #8]
 80031ae:	2b04      	cmp	r3, #4
 80031b0:	d02e      	beq.n	8003210 <Tx_Verify+0x9e4>
 80031b2:	4b1c      	ldr	r3, [pc, #112]	; (8003224 <Tx_Verify+0x9f8>)
 80031b4:	691b      	ldr	r3, [r3, #16]
 80031b6:	4a1c      	ldr	r2, [pc, #112]	; (8003228 <Tx_Verify+0x9fc>)
 80031b8:	8912      	ldrh	r2, [r2, #8]
 80031ba:	1a9b      	subs	r3, r3, r2
 80031bc:	4a19      	ldr	r2, [pc, #100]	; (8003224 <Tx_Verify+0x9f8>)
 80031be:	6113      	str	r3, [r2, #16]
 80031c0:	4b1a      	ldr	r3, [pc, #104]	; (800322c <Tx_Verify+0xa00>)
 80031c2:	4a15      	ldr	r2, [pc, #84]	; (8003218 <Tx_Verify+0x9ec>)
 80031c4:	4916      	ldr	r1, [pc, #88]	; (8003220 <Tx_Verify+0x9f4>)
 80031c6:	6878      	ldr	r0, [r7, #4]
 80031c8:	f004 fb66 	bl	8007898 <HAL_CAN_AddTxMessage>
 80031cc:	4603      	mov	r3, r0
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d107      	bne.n	80031e2 <Tx_Verify+0x9b6>
 80031d2:	4b17      	ldr	r3, [pc, #92]	; (8003230 <Tx_Verify+0xa04>)
 80031d4:	781b      	ldrb	r3, [r3, #0]
 80031d6:	f043 0301 	orr.w	r3, r3, #1
 80031da:	b2da      	uxtb	r2, r3
 80031dc:	4b14      	ldr	r3, [pc, #80]	; (8003230 <Tx_Verify+0xa04>)
 80031de:	701a      	strb	r2, [r3, #0]
 80031e0:	e006      	b.n	80031f0 <Tx_Verify+0x9c4>
 80031e2:	4b13      	ldr	r3, [pc, #76]	; (8003230 <Tx_Verify+0xa04>)
 80031e4:	781b      	ldrb	r3, [r3, #0]
 80031e6:	f003 0302 	and.w	r3, r3, #2
 80031ea:	b2da      	uxtb	r2, r3
 80031ec:	4b10      	ldr	r3, [pc, #64]	; (8003230 <Tx_Verify+0xa04>)
 80031ee:	701a      	strb	r2, [r3, #0]
 80031f0:	2300      	movs	r3, #0
 80031f2:	73fb      	strb	r3, [r7, #15]
 80031f4:	e002      	b.n	80031fc <Tx_Verify+0x9d0>
 80031f6:	7bfb      	ldrb	r3, [r7, #15]
 80031f8:	3301      	adds	r3, #1
 80031fa:	73fb      	strb	r3, [r7, #15]
 80031fc:	6878      	ldr	r0, [r7, #4]
 80031fe:	f004 fc26 	bl	8007a4e <HAL_CAN_GetTxMailboxesFreeLevel>
 8003202:	4603      	mov	r3, r0
 8003204:	2b03      	cmp	r3, #3
 8003206:	d003      	beq.n	8003210 <Tx_Verify+0x9e4>
 8003208:	7bfb      	ldrb	r3, [r7, #15]
 800320a:	2b02      	cmp	r3, #2
 800320c:	d9f3      	bls.n	80031f6 <Tx_Verify+0x9ca>

	return;
 800320e:	bf00      	nop
 8003210:	bf00      	nop
}
 8003212:	3710      	adds	r7, #16
 8003214:	46bd      	mov	sp, r7
 8003216:	bd80      	pop	{r7, pc}
 8003218:	2000253c 	.word	0x2000253c
 800321c:	20002642 	.word	0x20002642
 8003220:	20002564 	.word	0x20002564
 8003224:	2000268c 	.word	0x2000268c
 8003228:	20002660 	.word	0x20002660
 800322c:	20002544 	.word	0x20002544
 8003230:	200026cc 	.word	0x200026cc

08003234 <Tx_Beacon>:

static void Tx_Beacon(CAN_HandleTypeDef* hcan)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b084      	sub	sp, #16
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
	uint16_t buffer[3];

	txHeader.IDE = CAN_ID_STD;
 800323c:	4b47      	ldr	r3, [pc, #284]	; (800335c <Tx_Beacon+0x128>)
 800323e:	2200      	movs	r2, #0
 8003240:	609a      	str	r2, [r3, #8]
	txHeader.RTR = CAN_RTR_DATA;
 8003242:	4b46      	ldr	r3, [pc, #280]	; (800335c <Tx_Beacon+0x128>)
 8003244:	2200      	movs	r2, #0
 8003246:	60da      	str	r2, [r3, #12]
	txHeader.TransmitGlobalTime = DISABLE;
 8003248:	4b44      	ldr	r3, [pc, #272]	; (800335c <Tx_Beacon+0x128>)
 800324a:	2200      	movs	r2, #0
 800324c:	751a      	strb	r2, [r3, #20]
	txHeader.StdId = BEACON_ID;
 800324e:	4b43      	ldr	r3, [pc, #268]	; (800335c <Tx_Beacon+0x128>)
 8003250:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8003254:	601a      	str	r2, [r3, #0]
	txHeader.DLC = 5;
 8003256:	4b41      	ldr	r3, [pc, #260]	; (800335c <Tx_Beacon+0x128>)
 8003258:	2205      	movs	r2, #5
 800325a:	611a      	str	r2, [r3, #16]

	buffer[0] = accLap / 60000;
 800325c:	4b40      	ldr	r3, [pc, #256]	; (8003360 <Tx_Beacon+0x12c>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4a40      	ldr	r2, [pc, #256]	; (8003364 <Tx_Beacon+0x130>)
 8003262:	fba2 2303 	umull	r2, r3, r2, r3
 8003266:	0b9b      	lsrs	r3, r3, #14
 8003268:	b29b      	uxth	r3, r3
 800326a:	813b      	strh	r3, [r7, #8]
	buffer[1] = accLap / 1000;
 800326c:	4b3c      	ldr	r3, [pc, #240]	; (8003360 <Tx_Beacon+0x12c>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a3d      	ldr	r2, [pc, #244]	; (8003368 <Tx_Beacon+0x134>)
 8003272:	fba2 2303 	umull	r2, r3, r2, r3
 8003276:	099b      	lsrs	r3, r3, #6
 8003278:	b29b      	uxth	r3, r3
 800327a:	817b      	strh	r3, [r7, #10]
	buffer[2] = accLap % 1000;
 800327c:	4b38      	ldr	r3, [pc, #224]	; (8003360 <Tx_Beacon+0x12c>)
 800327e:	681a      	ldr	r2, [r3, #0]
 8003280:	4b39      	ldr	r3, [pc, #228]	; (8003368 <Tx_Beacon+0x134>)
 8003282:	fba3 1302 	umull	r1, r3, r3, r2
 8003286:	099b      	lsrs	r3, r3, #6
 8003288:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800328c:	fb01 f303 	mul.w	r3, r1, r3
 8003290:	1ad3      	subs	r3, r2, r3
 8003292:	b29b      	uxth	r3, r3
 8003294:	81bb      	strh	r3, [r7, #12]

	accLap = 0;
 8003296:	4b32      	ldr	r3, [pc, #200]	; (8003360 <Tx_Beacon+0x12c>)
 8003298:	2200      	movs	r2, #0
 800329a:	601a      	str	r2, [r3, #0]

	txData[0] = lapNumber;
 800329c:	4b33      	ldr	r3, [pc, #204]	; (800336c <Tx_Beacon+0x138>)
 800329e:	781a      	ldrb	r2, [r3, #0]
 80032a0:	4b33      	ldr	r3, [pc, #204]	; (8003370 <Tx_Beacon+0x13c>)
 80032a2:	701a      	strb	r2, [r3, #0]
	txData[1] = buffer[0] & 0xff;
 80032a4:	893b      	ldrh	r3, [r7, #8]
 80032a6:	b2da      	uxtb	r2, r3
 80032a8:	4b31      	ldr	r3, [pc, #196]	; (8003370 <Tx_Beacon+0x13c>)
 80032aa:	705a      	strb	r2, [r3, #1]
	txData[2] = buffer[1] & 0xff;
 80032ac:	897b      	ldrh	r3, [r7, #10]
 80032ae:	b2da      	uxtb	r2, r3
 80032b0:	4b2f      	ldr	r3, [pc, #188]	; (8003370 <Tx_Beacon+0x13c>)
 80032b2:	709a      	strb	r2, [r3, #2]
	txData[3] = buffer[2] >> 8;
 80032b4:	89bb      	ldrh	r3, [r7, #12]
 80032b6:	0a1b      	lsrs	r3, r3, #8
 80032b8:	b29b      	uxth	r3, r3
 80032ba:	b2da      	uxtb	r2, r3
 80032bc:	4b2c      	ldr	r3, [pc, #176]	; (8003370 <Tx_Beacon+0x13c>)
 80032be:	70da      	strb	r2, [r3, #3]
	txData[4] = buffer[2] & 0xff;
 80032c0:	89bb      	ldrh	r3, [r7, #12]
 80032c2:	b2da      	uxtb	r2, r3
 80032c4:	4b2a      	ldr	r3, [pc, #168]	; (8003370 <Tx_Beacon+0x13c>)
 80032c6:	711a      	strb	r2, [r3, #4]

	if(flagDatalogger == DL_SAVE)
 80032c8:	4b2a      	ldr	r3, [pc, #168]	; (8003374 <Tx_Beacon+0x140>)
 80032ca:	781b      	ldrb	r3, [r3, #0]
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d108      	bne.n	80032e2 <Tx_Beacon+0xae>
#ifdef DATALOGGER_NO_BUFFER
		Principal_Datalogger_Save_Data(hcan, txHeader.StdId, txHeader.DLC, txData);
 80032d0:	4b22      	ldr	r3, [pc, #136]	; (800335c <Tx_Beacon+0x128>)
 80032d2:	6819      	ldr	r1, [r3, #0]
 80032d4:	4b21      	ldr	r3, [pc, #132]	; (800335c <Tx_Beacon+0x128>)
 80032d6:	691b      	ldr	r3, [r3, #16]
 80032d8:	b2da      	uxtb	r2, r3
 80032da:	4b25      	ldr	r3, [pc, #148]	; (8003370 <Tx_Beacon+0x13c>)
 80032dc:	6878      	ldr	r0, [r7, #4]
 80032de:	f002 fde9 	bl	8005eb4 <Principal_Datalogger_Save_Data>
#else
		Principal_Datalogger_Save_Buffer(hcan, txHeader.StdId, txHeader.DLC, txData);
#endif

	__PRINCIPAL_TX_DATA(hcan, BEACON_MSG);
 80032e2:	4b25      	ldr	r3, [pc, #148]	; (8003378 <Tx_Beacon+0x144>)
 80032e4:	695b      	ldr	r3, [r3, #20]
 80032e6:	4a25      	ldr	r2, [pc, #148]	; (800337c <Tx_Beacon+0x148>)
 80032e8:	8952      	ldrh	r2, [r2, #10]
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d332      	bcc.n	8003354 <Tx_Beacon+0x120>
 80032ee:	4b23      	ldr	r3, [pc, #140]	; (800337c <Tx_Beacon+0x148>)
 80032f0:	895b      	ldrh	r3, [r3, #10]
 80032f2:	2b05      	cmp	r3, #5
 80032f4:	d02e      	beq.n	8003354 <Tx_Beacon+0x120>
 80032f6:	4b20      	ldr	r3, [pc, #128]	; (8003378 <Tx_Beacon+0x144>)
 80032f8:	695b      	ldr	r3, [r3, #20]
 80032fa:	4a20      	ldr	r2, [pc, #128]	; (800337c <Tx_Beacon+0x148>)
 80032fc:	8952      	ldrh	r2, [r2, #10]
 80032fe:	1a9b      	subs	r3, r3, r2
 8003300:	4a1d      	ldr	r2, [pc, #116]	; (8003378 <Tx_Beacon+0x144>)
 8003302:	6153      	str	r3, [r2, #20]
 8003304:	4b1e      	ldr	r3, [pc, #120]	; (8003380 <Tx_Beacon+0x14c>)
 8003306:	4a1a      	ldr	r2, [pc, #104]	; (8003370 <Tx_Beacon+0x13c>)
 8003308:	4914      	ldr	r1, [pc, #80]	; (800335c <Tx_Beacon+0x128>)
 800330a:	6878      	ldr	r0, [r7, #4]
 800330c:	f004 fac4 	bl	8007898 <HAL_CAN_AddTxMessage>
 8003310:	4603      	mov	r3, r0
 8003312:	2b00      	cmp	r3, #0
 8003314:	d107      	bne.n	8003326 <Tx_Beacon+0xf2>
 8003316:	4b1b      	ldr	r3, [pc, #108]	; (8003384 <Tx_Beacon+0x150>)
 8003318:	781b      	ldrb	r3, [r3, #0]
 800331a:	f043 0301 	orr.w	r3, r3, #1
 800331e:	b2da      	uxtb	r2, r3
 8003320:	4b18      	ldr	r3, [pc, #96]	; (8003384 <Tx_Beacon+0x150>)
 8003322:	701a      	strb	r2, [r3, #0]
 8003324:	e006      	b.n	8003334 <Tx_Beacon+0x100>
 8003326:	4b17      	ldr	r3, [pc, #92]	; (8003384 <Tx_Beacon+0x150>)
 8003328:	781b      	ldrb	r3, [r3, #0]
 800332a:	f003 0302 	and.w	r3, r3, #2
 800332e:	b2da      	uxtb	r2, r3
 8003330:	4b14      	ldr	r3, [pc, #80]	; (8003384 <Tx_Beacon+0x150>)
 8003332:	701a      	strb	r2, [r3, #0]
 8003334:	2300      	movs	r3, #0
 8003336:	73fb      	strb	r3, [r7, #15]
 8003338:	e002      	b.n	8003340 <Tx_Beacon+0x10c>
 800333a:	7bfb      	ldrb	r3, [r7, #15]
 800333c:	3301      	adds	r3, #1
 800333e:	73fb      	strb	r3, [r7, #15]
 8003340:	6878      	ldr	r0, [r7, #4]
 8003342:	f004 fb84 	bl	8007a4e <HAL_CAN_GetTxMailboxesFreeLevel>
 8003346:	4603      	mov	r3, r0
 8003348:	2b03      	cmp	r3, #3
 800334a:	d003      	beq.n	8003354 <Tx_Beacon+0x120>
 800334c:	7bfb      	ldrb	r3, [r7, #15]
 800334e:	2b02      	cmp	r3, #2
 8003350:	d9f3      	bls.n	800333a <Tx_Beacon+0x106>

	return;
 8003352:	bf00      	nop
 8003354:	bf00      	nop
}
 8003356:	3710      	adds	r7, #16
 8003358:	46bd      	mov	sp, r7
 800335a:	bd80      	pop	{r7, pc}
 800335c:	20002564 	.word	0x20002564
 8003360:	200026c8 	.word	0x200026c8
 8003364:	45e7b273 	.word	0x45e7b273
 8003368:	10624dd3 	.word	0x10624dd3
 800336c:	2000257c 	.word	0x2000257c
 8003370:	2000253c 	.word	0x2000253c
 8003374:	20002642 	.word	0x20002642
 8003378:	2000268c 	.word	0x2000268c
 800337c:	20002660 	.word	0x20002660
 8003380:	20002544 	.word	0x20002544
 8003384:	200026cc 	.word	0x200026cc

08003388 <Save_ECU>:

static void Save_ECU(CAN_HandleTypeDef* hcan)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b086      	sub	sp, #24
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
	uint8_t id = 0;
 8003390:	2300      	movs	r3, #0
 8003392:	75fb      	strb	r3, [r7, #23]
	uint8_t length = 0;
 8003394:	2300      	movs	r3, #0
 8003396:	75bb      	strb	r3, [r7, #22]
	uint8_t buffer[8];

	if(flagDatalogger != DL_SAVE)
 8003398:	4bae      	ldr	r3, [pc, #696]	; (8003654 <Save_ECU+0x2cc>)
 800339a:	781b      	ldrb	r3, [r3, #0]
 800339c:	2b01      	cmp	r3, #1
 800339e:	f040 8155 	bne.w	800364c <Save_ECU+0x2c4>
		return;

	id = ECU_FIRST_ID;
 80033a2:	2301      	movs	r3, #1
 80033a4:	75fb      	strb	r3, [r7, #23]
	length = 8;
 80033a6:	2308      	movs	r3, #8
 80033a8:	75bb      	strb	r3, [r7, #22]

	buffer[0] = ecuData.rpm >> 8;
 80033aa:	4bab      	ldr	r3, [pc, #684]	; (8003658 <Save_ECU+0x2d0>)
 80033ac:	f9b3 3052 	ldrsh.w	r3, [r3, #82]	; 0x52
 80033b0:	121b      	asrs	r3, r3, #8
 80033b2:	b21b      	sxth	r3, r3
 80033b4:	b2db      	uxtb	r3, r3
 80033b6:	733b      	strb	r3, [r7, #12]
	buffer[1] = ecuData.rpm & 0xff;
 80033b8:	4ba7      	ldr	r3, [pc, #668]	; (8003658 <Save_ECU+0x2d0>)
 80033ba:	f9b3 3052 	ldrsh.w	r3, [r3, #82]	; 0x52
 80033be:	b2db      	uxtb	r3, r3
 80033c0:	737b      	strb	r3, [r7, #13]
	buffer[2] = ecuData.tps >> 8;
 80033c2:	4ba5      	ldr	r3, [pc, #660]	; (8003658 <Save_ECU+0x2d0>)
 80033c4:	f9b3 3054 	ldrsh.w	r3, [r3, #84]	; 0x54
 80033c8:	121b      	asrs	r3, r3, #8
 80033ca:	b21b      	sxth	r3, r3
 80033cc:	b2db      	uxtb	r3, r3
 80033ce:	73bb      	strb	r3, [r7, #14]
	buffer[3] = ecuData.tps & 0xff;
 80033d0:	4ba1      	ldr	r3, [pc, #644]	; (8003658 <Save_ECU+0x2d0>)
 80033d2:	f9b3 3054 	ldrsh.w	r3, [r3, #84]	; 0x54
 80033d6:	b2db      	uxtb	r3, r3
 80033d8:	73fb      	strb	r3, [r7, #15]
	buffer[4] = ecuData.iat >> 8;
 80033da:	4b9f      	ldr	r3, [pc, #636]	; (8003658 <Save_ECU+0x2d0>)
 80033dc:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 80033e0:	121b      	asrs	r3, r3, #8
 80033e2:	b21b      	sxth	r3, r3
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	743b      	strb	r3, [r7, #16]
	buffer[5] = ecuData.iat & 0xff;
 80033e8:	4b9b      	ldr	r3, [pc, #620]	; (8003658 <Save_ECU+0x2d0>)
 80033ea:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 80033ee:	b2db      	uxtb	r3, r3
 80033f0:	747b      	strb	r3, [r7, #17]
	buffer[6] = ecuData.ect >> 8;
 80033f2:	4b99      	ldr	r3, [pc, #612]	; (8003658 <Save_ECU+0x2d0>)
 80033f4:	f9b3 303a 	ldrsh.w	r3, [r3, #58]	; 0x3a
 80033f8:	121b      	asrs	r3, r3, #8
 80033fa:	b21b      	sxth	r3, r3
 80033fc:	b2db      	uxtb	r3, r3
 80033fe:	74bb      	strb	r3, [r7, #18]
	buffer[7] = ecuData.ect & 0xff;
 8003400:	4b95      	ldr	r3, [pc, #596]	; (8003658 <Save_ECU+0x2d0>)
 8003402:	f9b3 303a 	ldrsh.w	r3, [r3, #58]	; 0x3a
 8003406:	b2db      	uxtb	r3, r3
 8003408:	74fb      	strb	r3, [r7, #19]

#ifdef DATALOGGER_NO_BUFFER
		Principal_Datalogger_Save_Data(hcan, id, length, buffer);
 800340a:	7df9      	ldrb	r1, [r7, #23]
 800340c:	f107 030c 	add.w	r3, r7, #12
 8003410:	7dba      	ldrb	r2, [r7, #22]
 8003412:	6878      	ldr	r0, [r7, #4]
 8003414:	f002 fd4e 	bl	8005eb4 <Principal_Datalogger_Save_Data>
#else
		Principal_Datalogger_Save_Buffer(hcan, id, length, buffer);
#endif

	id = ECU_FIRST_ID + 1;
 8003418:	2302      	movs	r3, #2
 800341a:	75fb      	strb	r3, [r7, #23]
	length = 8;
 800341c:	2308      	movs	r3, #8
 800341e:	75bb      	strb	r3, [r7, #22]

	buffer[0] = ecuData.map >> 8;
 8003420:	4b8d      	ldr	r3, [pc, #564]	; (8003658 <Save_ECU+0x2d0>)
 8003422:	f9b3 304a 	ldrsh.w	r3, [r3, #74]	; 0x4a
 8003426:	121b      	asrs	r3, r3, #8
 8003428:	b21b      	sxth	r3, r3
 800342a:	b2db      	uxtb	r3, r3
 800342c:	733b      	strb	r3, [r7, #12]
	buffer[1] = ecuData.map & 0xff;
 800342e:	4b8a      	ldr	r3, [pc, #552]	; (8003658 <Save_ECU+0x2d0>)
 8003430:	f9b3 304a 	ldrsh.w	r3, [r3, #74]	; 0x4a
 8003434:	b2db      	uxtb	r3, r3
 8003436:	737b      	strb	r3, [r7, #13]
	buffer[2] = ecuData.fuel_pressure >> 8;
 8003438:	4b87      	ldr	r3, [pc, #540]	; (8003658 <Save_ECU+0x2d0>)
 800343a:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 800343e:	121b      	asrs	r3, r3, #8
 8003440:	b21b      	sxth	r3, r3
 8003442:	b2db      	uxtb	r3, r3
 8003444:	73bb      	strb	r3, [r7, #14]
	buffer[3] = ecuData.fuel_pressure & 0xff;
 8003446:	4b84      	ldr	r3, [pc, #528]	; (8003658 <Save_ECU+0x2d0>)
 8003448:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 800344c:	b2db      	uxtb	r3, r3
 800344e:	73fb      	strb	r3, [r7, #15]
	buffer[4] = ecuData.oil_pressure >> 8;
 8003450:	4b81      	ldr	r3, [pc, #516]	; (8003658 <Save_ECU+0x2d0>)
 8003452:	f9b3 304c 	ldrsh.w	r3, [r3, #76]	; 0x4c
 8003456:	121b      	asrs	r3, r3, #8
 8003458:	b21b      	sxth	r3, r3
 800345a:	b2db      	uxtb	r3, r3
 800345c:	743b      	strb	r3, [r7, #16]
	buffer[5] = ecuData.oil_pressure & 0xff;
 800345e:	4b7e      	ldr	r3, [pc, #504]	; (8003658 <Save_ECU+0x2d0>)
 8003460:	f9b3 304c 	ldrsh.w	r3, [r3, #76]	; 0x4c
 8003464:	b2db      	uxtb	r3, r3
 8003466:	747b      	strb	r3, [r7, #17]
	buffer[6] = ecuData.coolant_pressure >> 8;
 8003468:	4b7b      	ldr	r3, [pc, #492]	; (8003658 <Save_ECU+0x2d0>)
 800346a:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800346e:	121b      	asrs	r3, r3, #8
 8003470:	b21b      	sxth	r3, r3
 8003472:	b2db      	uxtb	r3, r3
 8003474:	74bb      	strb	r3, [r7, #18]
	buffer[7] = ecuData.coolant_pressure & 0xff;
 8003476:	4b78      	ldr	r3, [pc, #480]	; (8003658 <Save_ECU+0x2d0>)
 8003478:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800347c:	b2db      	uxtb	r3, r3
 800347e:	74fb      	strb	r3, [r7, #19]

#ifdef DATALOGGER_NO_BUFFER
		Principal_Datalogger_Save_Data(hcan, id, length, buffer);
 8003480:	7df9      	ldrb	r1, [r7, #23]
 8003482:	f107 030c 	add.w	r3, r7, #12
 8003486:	7dba      	ldrb	r2, [r7, #22]
 8003488:	6878      	ldr	r0, [r7, #4]
 800348a:	f002 fd13 	bl	8005eb4 <Principal_Datalogger_Save_Data>
#else
		Principal_Datalogger_Save_Buffer(hcan, id, length, buffer);
#endif

	id = ECU_FIRST_ID + 2;
 800348e:	2303      	movs	r3, #3
 8003490:	75fb      	strb	r3, [r7, #23]
	length = 6;
 8003492:	2306      	movs	r3, #6
 8003494:	75bb      	strb	r3, [r7, #22]

	buffer[0] = ecuData.lambda >> 8;
 8003496:	4b70      	ldr	r3, [pc, #448]	; (8003658 <Save_ECU+0x2d0>)
 8003498:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	; 0x46
 800349c:	121b      	asrs	r3, r3, #8
 800349e:	b21b      	sxth	r3, r3
 80034a0:	b2db      	uxtb	r3, r3
 80034a2:	733b      	strb	r3, [r7, #12]
	buffer[1] = ecuData.lambda & 0xff;
 80034a4:	4b6c      	ldr	r3, [pc, #432]	; (8003658 <Save_ECU+0x2d0>)
 80034a6:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	; 0x46
 80034aa:	b2db      	uxtb	r3, r3
 80034ac:	737b      	strb	r3, [r7, #13]
	buffer[2] = ecuData.oil_temperature >> 8;
 80034ae:	4b6a      	ldr	r3, [pc, #424]	; (8003658 <Save_ECU+0x2d0>)
 80034b0:	f9b3 304e 	ldrsh.w	r3, [r3, #78]	; 0x4e
 80034b4:	121b      	asrs	r3, r3, #8
 80034b6:	b21b      	sxth	r3, r3
 80034b8:	b2db      	uxtb	r3, r3
 80034ba:	73bb      	strb	r3, [r7, #14]
	buffer[3] = ecuData.oil_temperature & 0xff;
 80034bc:	4b66      	ldr	r3, [pc, #408]	; (8003658 <Save_ECU+0x2d0>)
 80034be:	f9b3 304e 	ldrsh.w	r3, [r3, #78]	; 0x4e
 80034c2:	b2db      	uxtb	r3, r3
 80034c4:	73fb      	strb	r3, [r7, #15]
	buffer[4] = ecuData.lambda_correction >> 8;
 80034c6:	4b64      	ldr	r3, [pc, #400]	; (8003658 <Save_ECU+0x2d0>)
 80034c8:	f9b3 3048 	ldrsh.w	r3, [r3, #72]	; 0x48
 80034cc:	121b      	asrs	r3, r3, #8
 80034ce:	b21b      	sxth	r3, r3
 80034d0:	b2db      	uxtb	r3, r3
 80034d2:	743b      	strb	r3, [r7, #16]
	buffer[5] = ecuData.lambda_correction & 0xff;
 80034d4:	4b60      	ldr	r3, [pc, #384]	; (8003658 <Save_ECU+0x2d0>)
 80034d6:	f9b3 3048 	ldrsh.w	r3, [r3, #72]	; 0x48
 80034da:	b2db      	uxtb	r3, r3
 80034dc:	747b      	strb	r3, [r7, #17]

#ifdef DATALOGGER_NO_BUFFER
		Principal_Datalogger_Save_Data(hcan, id, length, buffer);
 80034de:	7df9      	ldrb	r1, [r7, #23]
 80034e0:	f107 030c 	add.w	r3, r7, #12
 80034e4:	7dba      	ldrb	r2, [r7, #22]
 80034e6:	6878      	ldr	r0, [r7, #4]
 80034e8:	f002 fce4 	bl	8005eb4 <Principal_Datalogger_Save_Data>
#else
		Principal_Datalogger_Save_Buffer(hcan, id, length, buffer);
#endif

	id = ECU_FIRST_ID + 3;
 80034ec:	2304      	movs	r3, #4
 80034ee:	75fb      	strb	r3, [r7, #23]
	length = 8;
 80034f0:	2308      	movs	r3, #8
 80034f2:	75bb      	strb	r3, [r7, #22]

	buffer[0] = ecuData.battery_voltage >> 8;
 80034f4:	4b58      	ldr	r3, [pc, #352]	; (8003658 <Save_ECU+0x2d0>)
 80034f6:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80034fa:	121b      	asrs	r3, r3, #8
 80034fc:	b21b      	sxth	r3, r3
 80034fe:	b2db      	uxtb	r3, r3
 8003500:	733b      	strb	r3, [r7, #12]
	buffer[1] = ecuData.battery_voltage & 0xff;
 8003502:	4b55      	ldr	r3, [pc, #340]	; (8003658 <Save_ECU+0x2d0>)
 8003504:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8003508:	b2db      	uxtb	r3, r3
 800350a:	737b      	strb	r3, [r7, #13]
	buffer[2] = ecuData.fuel_flow_total >> 8;
 800350c:	4b52      	ldr	r3, [pc, #328]	; (8003658 <Save_ECU+0x2d0>)
 800350e:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	; 0x42
 8003512:	121b      	asrs	r3, r3, #8
 8003514:	b21b      	sxth	r3, r3
 8003516:	b2db      	uxtb	r3, r3
 8003518:	73bb      	strb	r3, [r7, #14]
	buffer[3] = ecuData.fuel_flow_total & 0xff;
 800351a:	4b4f      	ldr	r3, [pc, #316]	; (8003658 <Save_ECU+0x2d0>)
 800351c:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	; 0x42
 8003520:	b2db      	uxtb	r3, r3
 8003522:	73fb      	strb	r3, [r7, #15]
	buffer[4] = ecuData.gear & 0xff;
 8003524:	4b4c      	ldr	r3, [pc, #304]	; (8003658 <Save_ECU+0x2d0>)
 8003526:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	; 0x44
 800352a:	b2db      	uxtb	r3, r3
 800352c:	743b      	strb	r3, [r7, #16]
	buffer[5] = ecuData.electro_fan & 0xff;
 800352e:	4b4a      	ldr	r3, [pc, #296]	; (8003658 <Save_ECU+0x2d0>)
 8003530:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8003534:	b2db      	uxtb	r3, r3
 8003536:	747b      	strb	r3, [r7, #17]
	buffer[6] = ecuData.injection_bank_a_time >> 8;
 8003538:	4b47      	ldr	r3, [pc, #284]	; (8003658 <Save_ECU+0x2d0>)
 800353a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800353e:	121b      	asrs	r3, r3, #8
 8003540:	b21b      	sxth	r3, r3
 8003542:	b2db      	uxtb	r3, r3
 8003544:	74bb      	strb	r3, [r7, #18]
	buffer[7] = ecuData.injection_bank_a_time & 0xff;
 8003546:	4b44      	ldr	r3, [pc, #272]	; (8003658 <Save_ECU+0x2d0>)
 8003548:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800354c:	b2db      	uxtb	r3, r3
 800354e:	74fb      	strb	r3, [r7, #19]

#ifdef DATALOGGER_NO_BUFFER
		Principal_Datalogger_Save_Data(hcan, id, length, buffer);
 8003550:	7df9      	ldrb	r1, [r7, #23]
 8003552:	f107 030c 	add.w	r3, r7, #12
 8003556:	7dba      	ldrb	r2, [r7, #22]
 8003558:	6878      	ldr	r0, [r7, #4]
 800355a:	f002 fcab 	bl	8005eb4 <Principal_Datalogger_Save_Data>
#else
		Principal_Datalogger_Save_Buffer(hcan, id, length, buffer);
#endif

	id = ECU_FIRST_ID + 4;
 800355e:	2305      	movs	r3, #5
 8003560:	75fb      	strb	r3, [r7, #23]
	length = 8;
 8003562:	2308      	movs	r3, #8
 8003564:	75bb      	strb	r3, [r7, #22]

	buffer[0] = ecuData.wheel_speed_fl >> 8;
 8003566:	4b3c      	ldr	r3, [pc, #240]	; (8003658 <Save_ECU+0x2d0>)
 8003568:	f9b3 3056 	ldrsh.w	r3, [r3, #86]	; 0x56
 800356c:	121b      	asrs	r3, r3, #8
 800356e:	b21b      	sxth	r3, r3
 8003570:	b2db      	uxtb	r3, r3
 8003572:	733b      	strb	r3, [r7, #12]
	buffer[1] = ecuData.wheel_speed_fl & 0xff;
 8003574:	4b38      	ldr	r3, [pc, #224]	; (8003658 <Save_ECU+0x2d0>)
 8003576:	f9b3 3056 	ldrsh.w	r3, [r3, #86]	; 0x56
 800357a:	b2db      	uxtb	r3, r3
 800357c:	737b      	strb	r3, [r7, #13]
	buffer[2] = ecuData.wheel_speed_fr >> 8;
 800357e:	4b36      	ldr	r3, [pc, #216]	; (8003658 <Save_ECU+0x2d0>)
 8003580:	f9b3 3058 	ldrsh.w	r3, [r3, #88]	; 0x58
 8003584:	121b      	asrs	r3, r3, #8
 8003586:	b21b      	sxth	r3, r3
 8003588:	b2db      	uxtb	r3, r3
 800358a:	73bb      	strb	r3, [r7, #14]
	buffer[3] = ecuData.wheel_speed_fr & 0xff;
 800358c:	4b32      	ldr	r3, [pc, #200]	; (8003658 <Save_ECU+0x2d0>)
 800358e:	f9b3 3058 	ldrsh.w	r3, [r3, #88]	; 0x58
 8003592:	b2db      	uxtb	r3, r3
 8003594:	73fb      	strb	r3, [r7, #15]
	buffer[4] = ecuData.wheel_speed_rl >> 8;
 8003596:	4b30      	ldr	r3, [pc, #192]	; (8003658 <Save_ECU+0x2d0>)
 8003598:	f9b3 305a 	ldrsh.w	r3, [r3, #90]	; 0x5a
 800359c:	121b      	asrs	r3, r3, #8
 800359e:	b21b      	sxth	r3, r3
 80035a0:	b2db      	uxtb	r3, r3
 80035a2:	743b      	strb	r3, [r7, #16]
	buffer[5] = ecuData.wheel_speed_rl & 0xff;
 80035a4:	4b2c      	ldr	r3, [pc, #176]	; (8003658 <Save_ECU+0x2d0>)
 80035a6:	f9b3 305a 	ldrsh.w	r3, [r3, #90]	; 0x5a
 80035aa:	b2db      	uxtb	r3, r3
 80035ac:	747b      	strb	r3, [r7, #17]
	buffer[6] = ecuData.wheel_speed_rr >> 8;
 80035ae:	4b2a      	ldr	r3, [pc, #168]	; (8003658 <Save_ECU+0x2d0>)
 80035b0:	f9b3 305c 	ldrsh.w	r3, [r3, #92]	; 0x5c
 80035b4:	121b      	asrs	r3, r3, #8
 80035b6:	b21b      	sxth	r3, r3
 80035b8:	b2db      	uxtb	r3, r3
 80035ba:	74bb      	strb	r3, [r7, #18]
	buffer[7] = ecuData.wheel_speed_rr & 0xff;
 80035bc:	4b26      	ldr	r3, [pc, #152]	; (8003658 <Save_ECU+0x2d0>)
 80035be:	f9b3 305c 	ldrsh.w	r3, [r3, #92]	; 0x5c
 80035c2:	b2db      	uxtb	r3, r3
 80035c4:	74fb      	strb	r3, [r7, #19]

#ifdef DATALOGGER_NO_BUFFER
		Principal_Datalogger_Save_Data(hcan, id, length, buffer);
 80035c6:	7df9      	ldrb	r1, [r7, #23]
 80035c8:	f107 030c 	add.w	r3, r7, #12
 80035cc:	7dba      	ldrb	r2, [r7, #22]
 80035ce:	6878      	ldr	r0, [r7, #4]
 80035d0:	f002 fc70 	bl	8005eb4 <Principal_Datalogger_Save_Data>
#else
		Principal_Datalogger_Save_Buffer(hcan, id, length, buffer);
#endif

	id = ECU_FIRST_ID + 5;
 80035d4:	2306      	movs	r3, #6
 80035d6:	75fb      	strb	r3, [r7, #23]
	length = 8;
 80035d8:	2308      	movs	r3, #8
 80035da:	75bb      	strb	r3, [r7, #22]

	buffer[0] = ecuData.accel_long >> 8;
 80035dc:	4b1e      	ldr	r3, [pc, #120]	; (8003658 <Save_ECU+0x2d0>)
 80035de:	f9b3 3034 	ldrsh.w	r3, [r3, #52]	; 0x34
 80035e2:	121b      	asrs	r3, r3, #8
 80035e4:	b21b      	sxth	r3, r3
 80035e6:	b2db      	uxtb	r3, r3
 80035e8:	733b      	strb	r3, [r7, #12]
	buffer[1] = ecuData.accel_long & 0xff;
 80035ea:	4b1b      	ldr	r3, [pc, #108]	; (8003658 <Save_ECU+0x2d0>)
 80035ec:	f9b3 3034 	ldrsh.w	r3, [r3, #52]	; 0x34
 80035f0:	b2db      	uxtb	r3, r3
 80035f2:	737b      	strb	r3, [r7, #13]
	buffer[2] = ecuData.accel_lat >> 8;
 80035f4:	4b18      	ldr	r3, [pc, #96]	; (8003658 <Save_ECU+0x2d0>)
 80035f6:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	; 0x32
 80035fa:	121b      	asrs	r3, r3, #8
 80035fc:	b21b      	sxth	r3, r3
 80035fe:	b2db      	uxtb	r3, r3
 8003600:	73bb      	strb	r3, [r7, #14]
	buffer[3] = ecuData.accel_lat & 0xff;
 8003602:	4b15      	ldr	r3, [pc, #84]	; (8003658 <Save_ECU+0x2d0>)
 8003604:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	; 0x32
 8003608:	b2db      	uxtb	r3, r3
 800360a:	73fb      	strb	r3, [r7, #15]
	buffer[4] = ecuData.angle_pitch >> 8;
 800360c:	4b12      	ldr	r3, [pc, #72]	; (8003658 <Save_ECU+0x2d0>)
 800360e:	f9b3 3036 	ldrsh.w	r3, [r3, #54]	; 0x36
 8003612:	121b      	asrs	r3, r3, #8
 8003614:	b21b      	sxth	r3, r3
 8003616:	b2db      	uxtb	r3, r3
 8003618:	743b      	strb	r3, [r7, #16]
	buffer[5] = ecuData.angle_pitch & 0xff;
 800361a:	4b0f      	ldr	r3, [pc, #60]	; (8003658 <Save_ECU+0x2d0>)
 800361c:	f9b3 3036 	ldrsh.w	r3, [r3, #54]	; 0x36
 8003620:	b2db      	uxtb	r3, r3
 8003622:	747b      	strb	r3, [r7, #17]
	buffer[6] = ecuData.angle_roll >> 8;
 8003624:	4b0c      	ldr	r3, [pc, #48]	; (8003658 <Save_ECU+0x2d0>)
 8003626:	f9b3 3038 	ldrsh.w	r3, [r3, #56]	; 0x38
 800362a:	121b      	asrs	r3, r3, #8
 800362c:	b21b      	sxth	r3, r3
 800362e:	b2db      	uxtb	r3, r3
 8003630:	74bb      	strb	r3, [r7, #18]
	buffer[7] = ecuData.angle_roll & 0xff;
 8003632:	4b09      	ldr	r3, [pc, #36]	; (8003658 <Save_ECU+0x2d0>)
 8003634:	f9b3 3038 	ldrsh.w	r3, [r3, #56]	; 0x38
 8003638:	b2db      	uxtb	r3, r3
 800363a:	74fb      	strb	r3, [r7, #19]

#ifdef DATALOGGER_NO_BUFFER
		Principal_Datalogger_Save_Data(hcan, id, length, buffer);
 800363c:	7df9      	ldrb	r1, [r7, #23]
 800363e:	f107 030c 	add.w	r3, r7, #12
 8003642:	7dba      	ldrb	r2, [r7, #22]
 8003644:	6878      	ldr	r0, [r7, #4]
 8003646:	f002 fc35 	bl	8005eb4 <Principal_Datalogger_Save_Data>
#else
		Principal_Datalogger_Save_Buffer(hcan, id, length, buffer);
#endif

	return;
 800364a:	e000      	b.n	800364e <Save_ECU+0x2c6>
		return;
 800364c:	bf00      	nop
}
 800364e:	3718      	adds	r7, #24
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}
 8003654:	20002642 	.word	0x20002642
 8003658:	2000259c 	.word	0x2000259c

0800365c <Save_PDM>:

static void Save_PDM(CAN_HandleTypeDef* hcan)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b086      	sub	sp, #24
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
	uint8_t id = 0, length = 0, buffer[8];
 8003664:	2300      	movs	r3, #0
 8003666:	75fb      	strb	r3, [r7, #23]
 8003668:	2300      	movs	r3, #0
 800366a:	75bb      	strb	r3, [r7, #22]

	if(flagDatalogger != DL_SAVE)
 800366c:	4b8a      	ldr	r3, [pc, #552]	; (8003898 <Save_PDM+0x23c>)
 800366e:	781b      	ldrb	r3, [r3, #0]
 8003670:	2b01      	cmp	r3, #1
 8003672:	f040 810d 	bne.w	8003890 <Save_PDM+0x234>
		return;

	id = PDM_FIRST_ID;
 8003676:	230a      	movs	r3, #10
 8003678:	75fb      	strb	r3, [r7, #23]
	length = 8;
 800367a:	2308      	movs	r3, #8
 800367c:	75bb      	strb	r3, [r7, #22]

	buffer[0] = pdmReadings.Current_Buffer[0] << 8;
 800367e:	2300      	movs	r3, #0
 8003680:	733b      	strb	r3, [r7, #12]
	buffer[1] = pdmReadings.Current_Buffer[0] & 0xff;
 8003682:	4b86      	ldr	r3, [pc, #536]	; (800389c <Save_PDM+0x240>)
 8003684:	889b      	ldrh	r3, [r3, #4]
 8003686:	b2db      	uxtb	r3, r3
 8003688:	737b      	strb	r3, [r7, #13]
	buffer[2] = pdmReadings.Current_Buffer[1] << 8;
 800368a:	2300      	movs	r3, #0
 800368c:	73bb      	strb	r3, [r7, #14]
	buffer[3] = pdmReadings.Current_Buffer[1] & 0xff;
 800368e:	4b83      	ldr	r3, [pc, #524]	; (800389c <Save_PDM+0x240>)
 8003690:	88db      	ldrh	r3, [r3, #6]
 8003692:	b2db      	uxtb	r3, r3
 8003694:	73fb      	strb	r3, [r7, #15]
	buffer[4] = pdmReadings.Current_Buffer[2] << 8;
 8003696:	2300      	movs	r3, #0
 8003698:	743b      	strb	r3, [r7, #16]
	buffer[5] = pdmReadings.Current_Buffer[2] & 0xff;
 800369a:	4b80      	ldr	r3, [pc, #512]	; (800389c <Save_PDM+0x240>)
 800369c:	891b      	ldrh	r3, [r3, #8]
 800369e:	b2db      	uxtb	r3, r3
 80036a0:	747b      	strb	r3, [r7, #17]
	buffer[6] = pdmReadings.Current_Buffer[3] << 8;
 80036a2:	2300      	movs	r3, #0
 80036a4:	74bb      	strb	r3, [r7, #18]
	buffer[7] = pdmReadings.Current_Buffer[3] & 0xff;
 80036a6:	4b7d      	ldr	r3, [pc, #500]	; (800389c <Save_PDM+0x240>)
 80036a8:	895b      	ldrh	r3, [r3, #10]
 80036aa:	b2db      	uxtb	r3, r3
 80036ac:	74fb      	strb	r3, [r7, #19]

#ifdef DATALOGGER_NO_BUFFER
		Principal_Datalogger_Save_Data(hcan, id, length, buffer);
 80036ae:	7df9      	ldrb	r1, [r7, #23]
 80036b0:	f107 030c 	add.w	r3, r7, #12
 80036b4:	7dba      	ldrb	r2, [r7, #22]
 80036b6:	6878      	ldr	r0, [r7, #4]
 80036b8:	f002 fbfc 	bl	8005eb4 <Principal_Datalogger_Save_Data>
#else
		Principal_Datalogger_Save_Buffer(hcan, id, length, buffer);
#endif

	id = PDM_FIRST_ID + 1;
 80036bc:	230b      	movs	r3, #11
 80036be:	75fb      	strb	r3, [r7, #23]
	length = 8;
 80036c0:	2308      	movs	r3, #8
 80036c2:	75bb      	strb	r3, [r7, #22]

	buffer[0] = pdmReadings.Current_Buffer[4] << 8;
 80036c4:	2300      	movs	r3, #0
 80036c6:	733b      	strb	r3, [r7, #12]
	buffer[1] = pdmReadings.Current_Buffer[4] & 0xff;
 80036c8:	4b74      	ldr	r3, [pc, #464]	; (800389c <Save_PDM+0x240>)
 80036ca:	899b      	ldrh	r3, [r3, #12]
 80036cc:	b2db      	uxtb	r3, r3
 80036ce:	737b      	strb	r3, [r7, #13]
	buffer[2] = pdmReadings.Current_Buffer[5] << 8;
 80036d0:	2300      	movs	r3, #0
 80036d2:	73bb      	strb	r3, [r7, #14]
	buffer[3] = pdmReadings.Current_Buffer[5] & 0xff;
 80036d4:	4b71      	ldr	r3, [pc, #452]	; (800389c <Save_PDM+0x240>)
 80036d6:	89db      	ldrh	r3, [r3, #14]
 80036d8:	b2db      	uxtb	r3, r3
 80036da:	73fb      	strb	r3, [r7, #15]
	buffer[4] = pdmReadings.Current_Buffer[6] << 8;
 80036dc:	2300      	movs	r3, #0
 80036de:	743b      	strb	r3, [r7, #16]
	buffer[5] = pdmReadings.Current_Buffer[6] & 0xff;
 80036e0:	4b6e      	ldr	r3, [pc, #440]	; (800389c <Save_PDM+0x240>)
 80036e2:	8a1b      	ldrh	r3, [r3, #16]
 80036e4:	b2db      	uxtb	r3, r3
 80036e6:	747b      	strb	r3, [r7, #17]
	buffer[6] = pdmReadings.Current_Buffer[7] << 8;
 80036e8:	2300      	movs	r3, #0
 80036ea:	74bb      	strb	r3, [r7, #18]
	buffer[7] = pdmReadings.Current_Buffer[7] & 0xff;
 80036ec:	4b6b      	ldr	r3, [pc, #428]	; (800389c <Save_PDM+0x240>)
 80036ee:	8a5b      	ldrh	r3, [r3, #18]
 80036f0:	b2db      	uxtb	r3, r3
 80036f2:	74fb      	strb	r3, [r7, #19]

#ifdef DATALOGGER_NO_BUFFER
		Principal_Datalogger_Save_Data(hcan, id, length, buffer);
 80036f4:	7df9      	ldrb	r1, [r7, #23]
 80036f6:	f107 030c 	add.w	r3, r7, #12
 80036fa:	7dba      	ldrb	r2, [r7, #22]
 80036fc:	6878      	ldr	r0, [r7, #4]
 80036fe:	f002 fbd9 	bl	8005eb4 <Principal_Datalogger_Save_Data>
#else
		Principal_Datalogger_Save_Buffer(hcan, id, length, buffer);
#endif

	id = PDM_FIRST_ID + 2;
 8003702:	230c      	movs	r3, #12
 8003704:	75fb      	strb	r3, [r7, #23]
	length = 8;
 8003706:	2308      	movs	r3, #8
 8003708:	75bb      	strb	r3, [r7, #22]

	buffer[0] = pdmReadings.Current_Buffer[8] << 8;
 800370a:	2300      	movs	r3, #0
 800370c:	733b      	strb	r3, [r7, #12]
	buffer[1] = pdmReadings.Current_Buffer[8] & 0xff;
 800370e:	4b63      	ldr	r3, [pc, #396]	; (800389c <Save_PDM+0x240>)
 8003710:	8a9b      	ldrh	r3, [r3, #20]
 8003712:	b2db      	uxtb	r3, r3
 8003714:	737b      	strb	r3, [r7, #13]
	buffer[2] = pdmReadings.Current_Buffer[9] << 8;
 8003716:	2300      	movs	r3, #0
 8003718:	73bb      	strb	r3, [r7, #14]
	buffer[3] = pdmReadings.Current_Buffer[9] & 0xff;
 800371a:	4b60      	ldr	r3, [pc, #384]	; (800389c <Save_PDM+0x240>)
 800371c:	8adb      	ldrh	r3, [r3, #22]
 800371e:	b2db      	uxtb	r3, r3
 8003720:	73fb      	strb	r3, [r7, #15]
	buffer[4] = pdmReadings.Current_Buffer[10] << 8;
 8003722:	2300      	movs	r3, #0
 8003724:	743b      	strb	r3, [r7, #16]
	buffer[5] = pdmReadings.Current_Buffer[10] & 0xff;
 8003726:	4b5d      	ldr	r3, [pc, #372]	; (800389c <Save_PDM+0x240>)
 8003728:	8b1b      	ldrh	r3, [r3, #24]
 800372a:	b2db      	uxtb	r3, r3
 800372c:	747b      	strb	r3, [r7, #17]
	buffer[6] = pdmReadings.Current_Buffer[11] << 8;
 800372e:	2300      	movs	r3, #0
 8003730:	74bb      	strb	r3, [r7, #18]
	buffer[7] = pdmReadings.Current_Buffer[11] & 0xff;
 8003732:	4b5a      	ldr	r3, [pc, #360]	; (800389c <Save_PDM+0x240>)
 8003734:	8b5b      	ldrh	r3, [r3, #26]
 8003736:	b2db      	uxtb	r3, r3
 8003738:	74fb      	strb	r3, [r7, #19]

#ifdef DATALOGGER_NO_BUFFER
		Principal_Datalogger_Save_Data(hcan, id, length, buffer);
 800373a:	7df9      	ldrb	r1, [r7, #23]
 800373c:	f107 030c 	add.w	r3, r7, #12
 8003740:	7dba      	ldrb	r2, [r7, #22]
 8003742:	6878      	ldr	r0, [r7, #4]
 8003744:	f002 fbb6 	bl	8005eb4 <Principal_Datalogger_Save_Data>
#else
		Principal_Datalogger_Save_Buffer(hcan, id, length, buffer);
#endif

	id = PDM_FIRST_ID + 3;
 8003748:	230d      	movs	r3, #13
 800374a:	75fb      	strb	r3, [r7, #23]
	length = 8;
 800374c:	2308      	movs	r3, #8
 800374e:	75bb      	strb	r3, [r7, #22]

	buffer[0] = pdmReadings.Current_Buffer[12] << 8;
 8003750:	2300      	movs	r3, #0
 8003752:	733b      	strb	r3, [r7, #12]
	buffer[1] = pdmReadings.Current_Buffer[12] & 0xff;
 8003754:	4b51      	ldr	r3, [pc, #324]	; (800389c <Save_PDM+0x240>)
 8003756:	8b9b      	ldrh	r3, [r3, #28]
 8003758:	b2db      	uxtb	r3, r3
 800375a:	737b      	strb	r3, [r7, #13]
	buffer[2] = pdmReadings.Current_Buffer[13] << 8;
 800375c:	2300      	movs	r3, #0
 800375e:	73bb      	strb	r3, [r7, #14]
	buffer[3] = pdmReadings.Current_Buffer[13] & 0xff;
 8003760:	4b4e      	ldr	r3, [pc, #312]	; (800389c <Save_PDM+0x240>)
 8003762:	8bdb      	ldrh	r3, [r3, #30]
 8003764:	b2db      	uxtb	r3, r3
 8003766:	73fb      	strb	r3, [r7, #15]
	buffer[4] = pdmReadings.Current_Buffer[14] << 8;
 8003768:	2300      	movs	r3, #0
 800376a:	743b      	strb	r3, [r7, #16]
	buffer[5] = pdmReadings.Current_Buffer[14] & 0xff;
 800376c:	4b4b      	ldr	r3, [pc, #300]	; (800389c <Save_PDM+0x240>)
 800376e:	8c1b      	ldrh	r3, [r3, #32]
 8003770:	b2db      	uxtb	r3, r3
 8003772:	747b      	strb	r3, [r7, #17]
	buffer[6] = pdmReadings.Current_Buffer[15] << 8;
 8003774:	2300      	movs	r3, #0
 8003776:	74bb      	strb	r3, [r7, #18]
	buffer[7] = pdmReadings.Current_Buffer[15] & 0xff;
 8003778:	4b48      	ldr	r3, [pc, #288]	; (800389c <Save_PDM+0x240>)
 800377a:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800377c:	b2db      	uxtb	r3, r3
 800377e:	74fb      	strb	r3, [r7, #19]

#ifdef DATALOGGER_NO_BUFFER
		Principal_Datalogger_Save_Data(hcan, id, length, buffer);
 8003780:	7df9      	ldrb	r1, [r7, #23]
 8003782:	f107 030c 	add.w	r3, r7, #12
 8003786:	7dba      	ldrb	r2, [r7, #22]
 8003788:	6878      	ldr	r0, [r7, #4]
 800378a:	f002 fb93 	bl	8005eb4 <Principal_Datalogger_Save_Data>
#else
		Principal_Datalogger_Save_Buffer(hcan, id, length, buffer);
#endif

	id = PDM_FIRST_ID + 4;
 800378e:	230e      	movs	r3, #14
 8003790:	75fb      	strb	r3, [r7, #23]
	length = 8;
 8003792:	2308      	movs	r3, #8
 8003794:	75bb      	strb	r3, [r7, #22]

	buffer[0] = pdmReadings.Tempetature_Buffer[0] << 8;
 8003796:	2300      	movs	r3, #0
 8003798:	733b      	strb	r3, [r7, #12]
	buffer[1] = pdmReadings.Tempetature_Buffer[0] & 0xff;
 800379a:	4b40      	ldr	r3, [pc, #256]	; (800389c <Save_PDM+0x240>)
 800379c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800379e:	b2db      	uxtb	r3, r3
 80037a0:	737b      	strb	r3, [r7, #13]
	buffer[2] = pdmReadings.Tempetature_Buffer[1] << 8;
 80037a2:	2300      	movs	r3, #0
 80037a4:	73bb      	strb	r3, [r7, #14]
	buffer[3] = pdmReadings.Tempetature_Buffer[1] & 0xff;
 80037a6:	4b3d      	ldr	r3, [pc, #244]	; (800389c <Save_PDM+0x240>)
 80037a8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80037aa:	b2db      	uxtb	r3, r3
 80037ac:	73fb      	strb	r3, [r7, #15]
	buffer[4] = pdmReadings.Tempetature_Buffer[2] << 8;
 80037ae:	2300      	movs	r3, #0
 80037b0:	743b      	strb	r3, [r7, #16]
	buffer[5] = pdmReadings.Tempetature_Buffer[2] & 0xff;
 80037b2:	4b3a      	ldr	r3, [pc, #232]	; (800389c <Save_PDM+0x240>)
 80037b4:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 80037b6:	b2db      	uxtb	r3, r3
 80037b8:	747b      	strb	r3, [r7, #17]
	buffer[6] = pdmReadings.Tempetature_Buffer[3] << 8;
 80037ba:	2300      	movs	r3, #0
 80037bc:	74bb      	strb	r3, [r7, #18]
	buffer[7] = pdmReadings.Tempetature_Buffer[3] & 0xff;
 80037be:	4b37      	ldr	r3, [pc, #220]	; (800389c <Save_PDM+0x240>)
 80037c0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80037c2:	b2db      	uxtb	r3, r3
 80037c4:	74fb      	strb	r3, [r7, #19]

#ifdef DATALOGGER_NO_BUFFER
		Principal_Datalogger_Save_Data(hcan, id, length, buffer);
 80037c6:	7df9      	ldrb	r1, [r7, #23]
 80037c8:	f107 030c 	add.w	r3, r7, #12
 80037cc:	7dba      	ldrb	r2, [r7, #22]
 80037ce:	6878      	ldr	r0, [r7, #4]
 80037d0:	f002 fb70 	bl	8005eb4 <Principal_Datalogger_Save_Data>
#else
		Principal_Datalogger_Save_Buffer(hcan, id, length, buffer);
#endif

	id = PDM_FIRST_ID + 5;
 80037d4:	230f      	movs	r3, #15
 80037d6:	75fb      	strb	r3, [r7, #23]
	length = 8;
 80037d8:	2308      	movs	r3, #8
 80037da:	75bb      	strb	r3, [r7, #22]

	buffer[0] = pdmReadings.Tempetature_Buffer[4] << 8;
 80037dc:	2300      	movs	r3, #0
 80037de:	733b      	strb	r3, [r7, #12]
	buffer[1] = pdmReadings.Tempetature_Buffer[4] & 0xff;
 80037e0:	4b2e      	ldr	r3, [pc, #184]	; (800389c <Save_PDM+0x240>)
 80037e2:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 80037e4:	b2db      	uxtb	r3, r3
 80037e6:	737b      	strb	r3, [r7, #13]
	buffer[2] = pdmReadings.Tempetature_Buffer[5] << 8;
 80037e8:	2300      	movs	r3, #0
 80037ea:	73bb      	strb	r3, [r7, #14]
	buffer[3] = pdmReadings.Tempetature_Buffer[5] & 0xff;
 80037ec:	4b2b      	ldr	r3, [pc, #172]	; (800389c <Save_PDM+0x240>)
 80037ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80037f0:	b2db      	uxtb	r3, r3
 80037f2:	73fb      	strb	r3, [r7, #15]
	buffer[4] = pdmReadings.Tempetature_Buffer[6] << 8;
 80037f4:	2300      	movs	r3, #0
 80037f6:	743b      	strb	r3, [r7, #16]
	buffer[5] = pdmReadings.Tempetature_Buffer[6] & 0xff;
 80037f8:	4b28      	ldr	r3, [pc, #160]	; (800389c <Save_PDM+0x240>)
 80037fa:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80037fc:	b2db      	uxtb	r3, r3
 80037fe:	747b      	strb	r3, [r7, #17]
	buffer[6] = pdmReadings.Tempetature_Buffer[7] << 8;
 8003800:	2300      	movs	r3, #0
 8003802:	74bb      	strb	r3, [r7, #18]
	buffer[7] = pdmReadings.Tempetature_Buffer[7] & 0xff;
 8003804:	4b25      	ldr	r3, [pc, #148]	; (800389c <Save_PDM+0x240>)
 8003806:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8003808:	b2db      	uxtb	r3, r3
 800380a:	74fb      	strb	r3, [r7, #19]

#ifdef DATALOGGER_NO_BUFFER
		Principal_Datalogger_Save_Data(hcan, id, length, buffer);
 800380c:	7df9      	ldrb	r1, [r7, #23]
 800380e:	f107 030c 	add.w	r3, r7, #12
 8003812:	7dba      	ldrb	r2, [r7, #22]
 8003814:	6878      	ldr	r0, [r7, #4]
 8003816:	f002 fb4d 	bl	8005eb4 <Principal_Datalogger_Save_Data>
#else
		Principal_Datalogger_Save_Buffer(hcan, id, length, buffer);
#endif

	id = PDM_FIRST_ID + 6;
 800381a:	2310      	movs	r3, #16
 800381c:	75fb      	strb	r3, [r7, #23]
	length = 8;
 800381e:	2308      	movs	r3, #8
 8003820:	75bb      	strb	r3, [r7, #22]

	buffer[0] = pdmReadings.Duty_Cycle_Buffer[0] << 8;
 8003822:	2300      	movs	r3, #0
 8003824:	733b      	strb	r3, [r7, #12]
	buffer[1] = pdmReadings.Duty_Cycle_Buffer[0] & 0xff;
 8003826:	4b1d      	ldr	r3, [pc, #116]	; (800389c <Save_PDM+0x240>)
 8003828:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800382a:	b2db      	uxtb	r3, r3
 800382c:	737b      	strb	r3, [r7, #13]
	buffer[2] = pdmReadings.Duty_Cycle_Buffer[1] << 8;
 800382e:	2300      	movs	r3, #0
 8003830:	73bb      	strb	r3, [r7, #14]
	buffer[3] = pdmReadings.Duty_Cycle_Buffer[1] & 0xff;
 8003832:	4b1a      	ldr	r3, [pc, #104]	; (800389c <Save_PDM+0x240>)
 8003834:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003836:	b2db      	uxtb	r3, r3
 8003838:	73fb      	strb	r3, [r7, #15]
	buffer[4] = pdmReadings.Duty_Cycle_Buffer[2] << 8;
 800383a:	2300      	movs	r3, #0
 800383c:	743b      	strb	r3, [r7, #16]
	buffer[5] = pdmReadings.Duty_Cycle_Buffer[2] & 0xff;
 800383e:	4b17      	ldr	r3, [pc, #92]	; (800389c <Save_PDM+0x240>)
 8003840:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003842:	b2db      	uxtb	r3, r3
 8003844:	747b      	strb	r3, [r7, #17]
	buffer[6] = pdmReadings.Duty_Cycle_Buffer[3] << 8;
 8003846:	2300      	movs	r3, #0
 8003848:	74bb      	strb	r3, [r7, #18]
	buffer[7] = pdmReadings.Duty_Cycle_Buffer[3] & 0xff;
 800384a:	4b14      	ldr	r3, [pc, #80]	; (800389c <Save_PDM+0x240>)
 800384c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800384e:	b2db      	uxtb	r3, r3
 8003850:	74fb      	strb	r3, [r7, #19]

#ifdef DATALOGGER_NO_BUFFER
		Principal_Datalogger_Save_Data(hcan, id, length, buffer);
 8003852:	7df9      	ldrb	r1, [r7, #23]
 8003854:	f107 030c 	add.w	r3, r7, #12
 8003858:	7dba      	ldrb	r2, [r7, #22]
 800385a:	6878      	ldr	r0, [r7, #4]
 800385c:	f002 fb2a 	bl	8005eb4 <Principal_Datalogger_Save_Data>
#else
		Principal_Datalogger_Save_Buffer(hcan, id, length, buffer);
#endif

	id = PDM_FIRST_ID + 7;
 8003860:	2311      	movs	r3, #17
 8003862:	75fb      	strb	r3, [r7, #23]
	length = 4;
 8003864:	2304      	movs	r3, #4
 8003866:	75bb      	strb	r3, [r7, #22]

	buffer[0] = pdmReadings.Input_Voltage << 8;
 8003868:	2300      	movs	r3, #0
 800386a:	733b      	strb	r3, [r7, #12]
	buffer[1] = pdmReadings.Input_Voltage & 0xff;
 800386c:	4b0b      	ldr	r3, [pc, #44]	; (800389c <Save_PDM+0x240>)
 800386e:	881b      	ldrh	r3, [r3, #0]
 8003870:	b2db      	uxtb	r3, r3
 8003872:	737b      	strb	r3, [r7, #13]
	buffer[2] = pdmReadings.Output_Verify << 8;
 8003874:	2300      	movs	r3, #0
 8003876:	73bb      	strb	r3, [r7, #14]
	buffer[3] = pdmReadings.Output_Verify & 0xff;
 8003878:	4b08      	ldr	r3, [pc, #32]	; (800389c <Save_PDM+0x240>)
 800387a:	885b      	ldrh	r3, [r3, #2]
 800387c:	b2db      	uxtb	r3, r3
 800387e:	73fb      	strb	r3, [r7, #15]

#ifdef DATALOGGER_NO_BUFFER
		Principal_Datalogger_Save_Data(hcan, id, length, buffer);
 8003880:	7df9      	ldrb	r1, [r7, #23]
 8003882:	f107 030c 	add.w	r3, r7, #12
 8003886:	7dba      	ldrb	r2, [r7, #22]
 8003888:	6878      	ldr	r0, [r7, #4]
 800388a:	f002 fb13 	bl	8005eb4 <Principal_Datalogger_Save_Data>
#else
		Principal_Datalogger_Save_Buffer(hcan, id, length, buffer);
#endif

	return;
 800388e:	e000      	b.n	8003892 <Save_PDM+0x236>
		return;
 8003890:	bf00      	nop
}
 8003892:	3718      	adds	r7, #24
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}
 8003898:	20002642 	.word	0x20002642
 800389c:	20002604 	.word	0x20002604

080038a0 <Principal_Init>:

static HAL_StatusTypeDef Load_EEPROM(I2C_HandleTypeDef* hi2c);
static HAL_StatusTypeDef Save_EEPROM(I2C_HandleTypeDef* hi2c);

void Principal_Init(CAN_HandleTypeDef* hcan, I2C_HandleTypeDef* hi2c, TIM_HandleTypeDef* htim)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b084      	sub	sp, #16
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	60f8      	str	r0, [r7, #12]
 80038a8:	60b9      	str	r1, [r7, #8]
 80038aa:	607a      	str	r2, [r7, #4]
	if(Load_EEPROM(hi2c) != HAL_OK)
 80038ac:	68b8      	ldr	r0, [r7, #8]
 80038ae:	f000 fd35 	bl	800431c <Load_EEPROM>
 80038b2:	4603      	mov	r3, r0
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d001      	beq.n	80038bc <Principal_Init+0x1c>
		Principal_Hard_Code_Config();
 80038b8:	f000 fce0 	bl	800427c <Principal_Hard_Code_Config>
//	HAL_RTCEx_SetCoarseCalib(&hrtc, RTC_CALIBSIGN_NEGATIVE, 55);
//	HAL_RTC_SetDate(&hrtc, &rtcDate, RTC_FORMAT_BIN);
//	HAL_RTC_SetTime(&hrtc, &rtcTime, RTC_FORMAT_BIN);
//	HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, RTC_STORE_DATA);

	if(HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) == RTC_STORE_DATA)
 80038bc:	2101      	movs	r1, #1
 80038be:	4812      	ldr	r0, [pc, #72]	; (8003908 <Principal_Init+0x68>)
 80038c0:	f009 fa22 	bl	800cd08 <HAL_RTCEx_BKUPRead>
 80038c4:	4603      	mov	r3, r0
 80038c6:	f24e 325c 	movw	r2, #58204	; 0xe35c
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d103      	bne.n	80038d6 <Principal_Init+0x36>
		flagRTC = RTC_OK;
 80038ce:	4b0f      	ldr	r3, [pc, #60]	; (800390c <Principal_Init+0x6c>)
 80038d0:	2200      	movs	r2, #0
 80038d2:	701a      	strb	r2, [r3, #0]
 80038d4:	e002      	b.n	80038dc <Principal_Init+0x3c>
	else
		flagRTC = RTC_LOST;
 80038d6:	4b0d      	ldr	r3, [pc, #52]	; (800390c <Principal_Init+0x6c>)
 80038d8:	2201      	movs	r2, #1
 80038da:	701a      	strb	r2, [r3, #0]

	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &adcBuffer[6], 6);
 80038dc:	2206      	movs	r2, #6
 80038de:	490c      	ldr	r1, [pc, #48]	; (8003910 <Principal_Init+0x70>)
 80038e0:	480c      	ldr	r0, [pc, #48]	; (8003914 <Principal_Init+0x74>)
 80038e2:	f003 f9db 	bl	8006c9c <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc2, (uint32_t*) &adcBuffer[0], 6);
 80038e6:	2206      	movs	r2, #6
 80038e8:	490b      	ldr	r1, [pc, #44]	; (8003918 <Principal_Init+0x78>)
 80038ea:	480c      	ldr	r0, [pc, #48]	; (800391c <Principal_Init+0x7c>)
 80038ec:	f003 f9d6 	bl	8006c9c <HAL_ADC_Start_DMA>
	HAL_TIM_Base_Start_IT(htim);
 80038f0:	6878      	ldr	r0, [r7, #4]
 80038f2:	f00a fe8f 	bl	800e614 <HAL_TIM_Base_Start_IT>

	Principal_Datalogger_Init();
 80038f6:	f002 f9ad 	bl	8005c54 <Principal_Datalogger_Init>

	Principal_CAN_Start(hcan);
 80038fa:	68f8      	ldr	r0, [r7, #12]
 80038fc:	f7fe fc74 	bl	80021e8 <Principal_CAN_Start>
}
 8003900:	bf00      	nop
 8003902:	3710      	adds	r7, #16
 8003904:	46bd      	mov	sp, r7
 8003906:	bd80      	pop	{r7, pc}
 8003908:	20000380 	.word	0x20000380
 800390c:	20002643 	.word	0x20002643
 8003910:	2000258c 	.word	0x2000258c
 8003914:	200001b4 	.word	0x200001b4
 8003918:	20002580 	.word	0x20002580
 800391c:	200001fc 	.word	0x200001fc

08003920 <Principal_Receive_Config>:

HAL_StatusTypeDef Principal_Receive_Config(I2C_HandleTypeDef* hi2c, uint8_t* data, uint32_t length)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b086      	sub	sp, #24
 8003924:	af00      	add	r7, sp, #0
 8003926:	60f8      	str	r0, [r7, #12]
 8003928:	60b9      	str	r1, [r7, #8]
 800392a:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef retVal = HAL_OK;
 800392c:	2300      	movs	r3, #0
 800392e:	75fb      	strb	r3, [r7, #23]

	switch(data[0])
 8003930:	68bb      	ldr	r3, [r7, #8]
 8003932:	781b      	ldrb	r3, [r3, #0]
 8003934:	2b04      	cmp	r3, #4
 8003936:	f200 8482 	bhi.w	800423e <Principal_Receive_Config+0x91e>
 800393a:	a201      	add	r2, pc, #4	; (adr r2, 8003940 <Principal_Receive_Config+0x20>)
 800393c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003940:	08003955 	.word	0x08003955
 8003944:	08003de9 	.word	0x08003de9
 8003948:	0800413d 	.word	0x0800413d
 800394c:	080041c5 	.word	0x080041c5
 8003950:	08004239 	.word	0x08004239
	{
		case CAN_COMMAND_PER_MSG:
			if(length != 8)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2b08      	cmp	r3, #8
 8003958:	f040 8473 	bne.w	8004242 <Principal_Receive_Config+0x922>
				break;

			__BUFFER_TO_FREQ(data[1], perMsg[ANALOG_1_4]);
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	3301      	adds	r3, #1
 8003960:	781b      	ldrb	r3, [r3, #0]
 8003962:	3b01      	subs	r3, #1
 8003964:	2b0a      	cmp	r3, #10
 8003966:	d847      	bhi.n	80039f8 <Principal_Receive_Config+0xd8>
 8003968:	a201      	add	r2, pc, #4	; (adr r2, 8003970 <Principal_Receive_Config+0x50>)
 800396a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800396e:	bf00      	nop
 8003970:	0800399d 	.word	0x0800399d
 8003974:	080039a7 	.word	0x080039a7
 8003978:	080039b1 	.word	0x080039b1
 800397c:	080039b9 	.word	0x080039b9
 8003980:	080039c1 	.word	0x080039c1
 8003984:	080039c9 	.word	0x080039c9
 8003988:	080039d1 	.word	0x080039d1
 800398c:	080039d9 	.word	0x080039d9
 8003990:	080039e1 	.word	0x080039e1
 8003994:	080039e9 	.word	0x080039e9
 8003998:	080039f1 	.word	0x080039f1
 800399c:	4ba8      	ldr	r3, [pc, #672]	; (8003c40 <Principal_Receive_Config+0x320>)
 800399e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80039a2:	801a      	strh	r2, [r3, #0]
 80039a4:	e02b      	b.n	80039fe <Principal_Receive_Config+0xde>
 80039a6:	4ba6      	ldr	r3, [pc, #664]	; (8003c40 <Principal_Receive_Config+0x320>)
 80039a8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80039ac:	801a      	strh	r2, [r3, #0]
 80039ae:	e026      	b.n	80039fe <Principal_Receive_Config+0xde>
 80039b0:	4ba3      	ldr	r3, [pc, #652]	; (8003c40 <Principal_Receive_Config+0x320>)
 80039b2:	22c8      	movs	r2, #200	; 0xc8
 80039b4:	801a      	strh	r2, [r3, #0]
 80039b6:	e022      	b.n	80039fe <Principal_Receive_Config+0xde>
 80039b8:	4ba1      	ldr	r3, [pc, #644]	; (8003c40 <Principal_Receive_Config+0x320>)
 80039ba:	2264      	movs	r2, #100	; 0x64
 80039bc:	801a      	strh	r2, [r3, #0]
 80039be:	e01e      	b.n	80039fe <Principal_Receive_Config+0xde>
 80039c0:	4b9f      	ldr	r3, [pc, #636]	; (8003c40 <Principal_Receive_Config+0x320>)
 80039c2:	2232      	movs	r2, #50	; 0x32
 80039c4:	801a      	strh	r2, [r3, #0]
 80039c6:	e01a      	b.n	80039fe <Principal_Receive_Config+0xde>
 80039c8:	4b9d      	ldr	r3, [pc, #628]	; (8003c40 <Principal_Receive_Config+0x320>)
 80039ca:	2228      	movs	r2, #40	; 0x28
 80039cc:	801a      	strh	r2, [r3, #0]
 80039ce:	e016      	b.n	80039fe <Principal_Receive_Config+0xde>
 80039d0:	4b9b      	ldr	r3, [pc, #620]	; (8003c40 <Principal_Receive_Config+0x320>)
 80039d2:	2214      	movs	r2, #20
 80039d4:	801a      	strh	r2, [r3, #0]
 80039d6:	e012      	b.n	80039fe <Principal_Receive_Config+0xde>
 80039d8:	4b99      	ldr	r3, [pc, #612]	; (8003c40 <Principal_Receive_Config+0x320>)
 80039da:	220a      	movs	r2, #10
 80039dc:	801a      	strh	r2, [r3, #0]
 80039de:	e00e      	b.n	80039fe <Principal_Receive_Config+0xde>
 80039e0:	4b97      	ldr	r3, [pc, #604]	; (8003c40 <Principal_Receive_Config+0x320>)
 80039e2:	2205      	movs	r2, #5
 80039e4:	801a      	strh	r2, [r3, #0]
 80039e6:	e00a      	b.n	80039fe <Principal_Receive_Config+0xde>
 80039e8:	4b95      	ldr	r3, [pc, #596]	; (8003c40 <Principal_Receive_Config+0x320>)
 80039ea:	2204      	movs	r2, #4
 80039ec:	801a      	strh	r2, [r3, #0]
 80039ee:	e006      	b.n	80039fe <Principal_Receive_Config+0xde>
 80039f0:	4b93      	ldr	r3, [pc, #588]	; (8003c40 <Principal_Receive_Config+0x320>)
 80039f2:	2202      	movs	r2, #2
 80039f4:	801a      	strh	r2, [r3, #0]
 80039f6:	e002      	b.n	80039fe <Principal_Receive_Config+0xde>
 80039f8:	4b91      	ldr	r3, [pc, #580]	; (8003c40 <Principal_Receive_Config+0x320>)
 80039fa:	2200      	movs	r2, #0
 80039fc:	801a      	strh	r2, [r3, #0]
 80039fe:	bf00      	nop
			__BUFFER_TO_FREQ(data[2], perMsg[ANALOG_5_8]);
 8003a00:	68bb      	ldr	r3, [r7, #8]
 8003a02:	3302      	adds	r3, #2
 8003a04:	781b      	ldrb	r3, [r3, #0]
 8003a06:	3b01      	subs	r3, #1
 8003a08:	2b0a      	cmp	r3, #10
 8003a0a:	d847      	bhi.n	8003a9c <Principal_Receive_Config+0x17c>
 8003a0c:	a201      	add	r2, pc, #4	; (adr r2, 8003a14 <Principal_Receive_Config+0xf4>)
 8003a0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a12:	bf00      	nop
 8003a14:	08003a41 	.word	0x08003a41
 8003a18:	08003a4b 	.word	0x08003a4b
 8003a1c:	08003a55 	.word	0x08003a55
 8003a20:	08003a5d 	.word	0x08003a5d
 8003a24:	08003a65 	.word	0x08003a65
 8003a28:	08003a6d 	.word	0x08003a6d
 8003a2c:	08003a75 	.word	0x08003a75
 8003a30:	08003a7d 	.word	0x08003a7d
 8003a34:	08003a85 	.word	0x08003a85
 8003a38:	08003a8d 	.word	0x08003a8d
 8003a3c:	08003a95 	.word	0x08003a95
 8003a40:	4b7f      	ldr	r3, [pc, #508]	; (8003c40 <Principal_Receive_Config+0x320>)
 8003a42:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003a46:	805a      	strh	r2, [r3, #2]
 8003a48:	e02b      	b.n	8003aa2 <Principal_Receive_Config+0x182>
 8003a4a:	4b7d      	ldr	r3, [pc, #500]	; (8003c40 <Principal_Receive_Config+0x320>)
 8003a4c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8003a50:	805a      	strh	r2, [r3, #2]
 8003a52:	e026      	b.n	8003aa2 <Principal_Receive_Config+0x182>
 8003a54:	4b7a      	ldr	r3, [pc, #488]	; (8003c40 <Principal_Receive_Config+0x320>)
 8003a56:	22c8      	movs	r2, #200	; 0xc8
 8003a58:	805a      	strh	r2, [r3, #2]
 8003a5a:	e022      	b.n	8003aa2 <Principal_Receive_Config+0x182>
 8003a5c:	4b78      	ldr	r3, [pc, #480]	; (8003c40 <Principal_Receive_Config+0x320>)
 8003a5e:	2264      	movs	r2, #100	; 0x64
 8003a60:	805a      	strh	r2, [r3, #2]
 8003a62:	e01e      	b.n	8003aa2 <Principal_Receive_Config+0x182>
 8003a64:	4b76      	ldr	r3, [pc, #472]	; (8003c40 <Principal_Receive_Config+0x320>)
 8003a66:	2232      	movs	r2, #50	; 0x32
 8003a68:	805a      	strh	r2, [r3, #2]
 8003a6a:	e01a      	b.n	8003aa2 <Principal_Receive_Config+0x182>
 8003a6c:	4b74      	ldr	r3, [pc, #464]	; (8003c40 <Principal_Receive_Config+0x320>)
 8003a6e:	2228      	movs	r2, #40	; 0x28
 8003a70:	805a      	strh	r2, [r3, #2]
 8003a72:	e016      	b.n	8003aa2 <Principal_Receive_Config+0x182>
 8003a74:	4b72      	ldr	r3, [pc, #456]	; (8003c40 <Principal_Receive_Config+0x320>)
 8003a76:	2214      	movs	r2, #20
 8003a78:	805a      	strh	r2, [r3, #2]
 8003a7a:	e012      	b.n	8003aa2 <Principal_Receive_Config+0x182>
 8003a7c:	4b70      	ldr	r3, [pc, #448]	; (8003c40 <Principal_Receive_Config+0x320>)
 8003a7e:	220a      	movs	r2, #10
 8003a80:	805a      	strh	r2, [r3, #2]
 8003a82:	e00e      	b.n	8003aa2 <Principal_Receive_Config+0x182>
 8003a84:	4b6e      	ldr	r3, [pc, #440]	; (8003c40 <Principal_Receive_Config+0x320>)
 8003a86:	2205      	movs	r2, #5
 8003a88:	805a      	strh	r2, [r3, #2]
 8003a8a:	e00a      	b.n	8003aa2 <Principal_Receive_Config+0x182>
 8003a8c:	4b6c      	ldr	r3, [pc, #432]	; (8003c40 <Principal_Receive_Config+0x320>)
 8003a8e:	2204      	movs	r2, #4
 8003a90:	805a      	strh	r2, [r3, #2]
 8003a92:	e006      	b.n	8003aa2 <Principal_Receive_Config+0x182>
 8003a94:	4b6a      	ldr	r3, [pc, #424]	; (8003c40 <Principal_Receive_Config+0x320>)
 8003a96:	2202      	movs	r2, #2
 8003a98:	805a      	strh	r2, [r3, #2]
 8003a9a:	e002      	b.n	8003aa2 <Principal_Receive_Config+0x182>
 8003a9c:	4b68      	ldr	r3, [pc, #416]	; (8003c40 <Principal_Receive_Config+0x320>)
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	805a      	strh	r2, [r3, #2]
 8003aa2:	bf00      	nop
			__BUFFER_TO_FREQ(data[3], perMsg[ANALOG_9_12]);
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	3303      	adds	r3, #3
 8003aa8:	781b      	ldrb	r3, [r3, #0]
 8003aaa:	3b01      	subs	r3, #1
 8003aac:	2b0a      	cmp	r3, #10
 8003aae:	d847      	bhi.n	8003b40 <Principal_Receive_Config+0x220>
 8003ab0:	a201      	add	r2, pc, #4	; (adr r2, 8003ab8 <Principal_Receive_Config+0x198>)
 8003ab2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ab6:	bf00      	nop
 8003ab8:	08003ae5 	.word	0x08003ae5
 8003abc:	08003aef 	.word	0x08003aef
 8003ac0:	08003af9 	.word	0x08003af9
 8003ac4:	08003b01 	.word	0x08003b01
 8003ac8:	08003b09 	.word	0x08003b09
 8003acc:	08003b11 	.word	0x08003b11
 8003ad0:	08003b19 	.word	0x08003b19
 8003ad4:	08003b21 	.word	0x08003b21
 8003ad8:	08003b29 	.word	0x08003b29
 8003adc:	08003b31 	.word	0x08003b31
 8003ae0:	08003b39 	.word	0x08003b39
 8003ae4:	4b56      	ldr	r3, [pc, #344]	; (8003c40 <Principal_Receive_Config+0x320>)
 8003ae6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003aea:	809a      	strh	r2, [r3, #4]
 8003aec:	e02b      	b.n	8003b46 <Principal_Receive_Config+0x226>
 8003aee:	4b54      	ldr	r3, [pc, #336]	; (8003c40 <Principal_Receive_Config+0x320>)
 8003af0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8003af4:	809a      	strh	r2, [r3, #4]
 8003af6:	e026      	b.n	8003b46 <Principal_Receive_Config+0x226>
 8003af8:	4b51      	ldr	r3, [pc, #324]	; (8003c40 <Principal_Receive_Config+0x320>)
 8003afa:	22c8      	movs	r2, #200	; 0xc8
 8003afc:	809a      	strh	r2, [r3, #4]
 8003afe:	e022      	b.n	8003b46 <Principal_Receive_Config+0x226>
 8003b00:	4b4f      	ldr	r3, [pc, #316]	; (8003c40 <Principal_Receive_Config+0x320>)
 8003b02:	2264      	movs	r2, #100	; 0x64
 8003b04:	809a      	strh	r2, [r3, #4]
 8003b06:	e01e      	b.n	8003b46 <Principal_Receive_Config+0x226>
 8003b08:	4b4d      	ldr	r3, [pc, #308]	; (8003c40 <Principal_Receive_Config+0x320>)
 8003b0a:	2232      	movs	r2, #50	; 0x32
 8003b0c:	809a      	strh	r2, [r3, #4]
 8003b0e:	e01a      	b.n	8003b46 <Principal_Receive_Config+0x226>
 8003b10:	4b4b      	ldr	r3, [pc, #300]	; (8003c40 <Principal_Receive_Config+0x320>)
 8003b12:	2228      	movs	r2, #40	; 0x28
 8003b14:	809a      	strh	r2, [r3, #4]
 8003b16:	e016      	b.n	8003b46 <Principal_Receive_Config+0x226>
 8003b18:	4b49      	ldr	r3, [pc, #292]	; (8003c40 <Principal_Receive_Config+0x320>)
 8003b1a:	2214      	movs	r2, #20
 8003b1c:	809a      	strh	r2, [r3, #4]
 8003b1e:	e012      	b.n	8003b46 <Principal_Receive_Config+0x226>
 8003b20:	4b47      	ldr	r3, [pc, #284]	; (8003c40 <Principal_Receive_Config+0x320>)
 8003b22:	220a      	movs	r2, #10
 8003b24:	809a      	strh	r2, [r3, #4]
 8003b26:	e00e      	b.n	8003b46 <Principal_Receive_Config+0x226>
 8003b28:	4b45      	ldr	r3, [pc, #276]	; (8003c40 <Principal_Receive_Config+0x320>)
 8003b2a:	2205      	movs	r2, #5
 8003b2c:	809a      	strh	r2, [r3, #4]
 8003b2e:	e00a      	b.n	8003b46 <Principal_Receive_Config+0x226>
 8003b30:	4b43      	ldr	r3, [pc, #268]	; (8003c40 <Principal_Receive_Config+0x320>)
 8003b32:	2204      	movs	r2, #4
 8003b34:	809a      	strh	r2, [r3, #4]
 8003b36:	e006      	b.n	8003b46 <Principal_Receive_Config+0x226>
 8003b38:	4b41      	ldr	r3, [pc, #260]	; (8003c40 <Principal_Receive_Config+0x320>)
 8003b3a:	2202      	movs	r2, #2
 8003b3c:	809a      	strh	r2, [r3, #4]
 8003b3e:	e002      	b.n	8003b46 <Principal_Receive_Config+0x226>
 8003b40:	4b3f      	ldr	r3, [pc, #252]	; (8003c40 <Principal_Receive_Config+0x320>)
 8003b42:	2200      	movs	r2, #0
 8003b44:	809a      	strh	r2, [r3, #4]
 8003b46:	bf00      	nop
			__BUFFER_TO_FREQ(data[4], perMsg[RTC_MSG]);
 8003b48:	68bb      	ldr	r3, [r7, #8]
 8003b4a:	3304      	adds	r3, #4
 8003b4c:	781b      	ldrb	r3, [r3, #0]
 8003b4e:	3b01      	subs	r3, #1
 8003b50:	2b0a      	cmp	r3, #10
 8003b52:	d847      	bhi.n	8003be4 <Principal_Receive_Config+0x2c4>
 8003b54:	a201      	add	r2, pc, #4	; (adr r2, 8003b5c <Principal_Receive_Config+0x23c>)
 8003b56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b5a:	bf00      	nop
 8003b5c:	08003b89 	.word	0x08003b89
 8003b60:	08003b93 	.word	0x08003b93
 8003b64:	08003b9d 	.word	0x08003b9d
 8003b68:	08003ba5 	.word	0x08003ba5
 8003b6c:	08003bad 	.word	0x08003bad
 8003b70:	08003bb5 	.word	0x08003bb5
 8003b74:	08003bbd 	.word	0x08003bbd
 8003b78:	08003bc5 	.word	0x08003bc5
 8003b7c:	08003bcd 	.word	0x08003bcd
 8003b80:	08003bd5 	.word	0x08003bd5
 8003b84:	08003bdd 	.word	0x08003bdd
 8003b88:	4b2d      	ldr	r3, [pc, #180]	; (8003c40 <Principal_Receive_Config+0x320>)
 8003b8a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003b8e:	80da      	strh	r2, [r3, #6]
 8003b90:	e02b      	b.n	8003bea <Principal_Receive_Config+0x2ca>
 8003b92:	4b2b      	ldr	r3, [pc, #172]	; (8003c40 <Principal_Receive_Config+0x320>)
 8003b94:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8003b98:	80da      	strh	r2, [r3, #6]
 8003b9a:	e026      	b.n	8003bea <Principal_Receive_Config+0x2ca>
 8003b9c:	4b28      	ldr	r3, [pc, #160]	; (8003c40 <Principal_Receive_Config+0x320>)
 8003b9e:	22c8      	movs	r2, #200	; 0xc8
 8003ba0:	80da      	strh	r2, [r3, #6]
 8003ba2:	e022      	b.n	8003bea <Principal_Receive_Config+0x2ca>
 8003ba4:	4b26      	ldr	r3, [pc, #152]	; (8003c40 <Principal_Receive_Config+0x320>)
 8003ba6:	2264      	movs	r2, #100	; 0x64
 8003ba8:	80da      	strh	r2, [r3, #6]
 8003baa:	e01e      	b.n	8003bea <Principal_Receive_Config+0x2ca>
 8003bac:	4b24      	ldr	r3, [pc, #144]	; (8003c40 <Principal_Receive_Config+0x320>)
 8003bae:	2232      	movs	r2, #50	; 0x32
 8003bb0:	80da      	strh	r2, [r3, #6]
 8003bb2:	e01a      	b.n	8003bea <Principal_Receive_Config+0x2ca>
 8003bb4:	4b22      	ldr	r3, [pc, #136]	; (8003c40 <Principal_Receive_Config+0x320>)
 8003bb6:	2228      	movs	r2, #40	; 0x28
 8003bb8:	80da      	strh	r2, [r3, #6]
 8003bba:	e016      	b.n	8003bea <Principal_Receive_Config+0x2ca>
 8003bbc:	4b20      	ldr	r3, [pc, #128]	; (8003c40 <Principal_Receive_Config+0x320>)
 8003bbe:	2214      	movs	r2, #20
 8003bc0:	80da      	strh	r2, [r3, #6]
 8003bc2:	e012      	b.n	8003bea <Principal_Receive_Config+0x2ca>
 8003bc4:	4b1e      	ldr	r3, [pc, #120]	; (8003c40 <Principal_Receive_Config+0x320>)
 8003bc6:	220a      	movs	r2, #10
 8003bc8:	80da      	strh	r2, [r3, #6]
 8003bca:	e00e      	b.n	8003bea <Principal_Receive_Config+0x2ca>
 8003bcc:	4b1c      	ldr	r3, [pc, #112]	; (8003c40 <Principal_Receive_Config+0x320>)
 8003bce:	2205      	movs	r2, #5
 8003bd0:	80da      	strh	r2, [r3, #6]
 8003bd2:	e00a      	b.n	8003bea <Principal_Receive_Config+0x2ca>
 8003bd4:	4b1a      	ldr	r3, [pc, #104]	; (8003c40 <Principal_Receive_Config+0x320>)
 8003bd6:	2204      	movs	r2, #4
 8003bd8:	80da      	strh	r2, [r3, #6]
 8003bda:	e006      	b.n	8003bea <Principal_Receive_Config+0x2ca>
 8003bdc:	4b18      	ldr	r3, [pc, #96]	; (8003c40 <Principal_Receive_Config+0x320>)
 8003bde:	2202      	movs	r2, #2
 8003be0:	80da      	strh	r2, [r3, #6]
 8003be2:	e002      	b.n	8003bea <Principal_Receive_Config+0x2ca>
 8003be4:	4b16      	ldr	r3, [pc, #88]	; (8003c40 <Principal_Receive_Config+0x320>)
 8003be6:	2200      	movs	r2, #0
 8003be8:	80da      	strh	r2, [r3, #6]
 8003bea:	bf00      	nop
			__BUFFER_TO_FREQ(data[5], perMsg[VERIFY_MSG]);
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	3305      	adds	r3, #5
 8003bf0:	781b      	ldrb	r3, [r3, #0]
 8003bf2:	3b01      	subs	r3, #1
 8003bf4:	2b0a      	cmp	r3, #10
 8003bf6:	d849      	bhi.n	8003c8c <Principal_Receive_Config+0x36c>
 8003bf8:	a201      	add	r2, pc, #4	; (adr r2, 8003c00 <Principal_Receive_Config+0x2e0>)
 8003bfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bfe:	bf00      	nop
 8003c00:	08003c2d 	.word	0x08003c2d
 8003c04:	08003c37 	.word	0x08003c37
 8003c08:	08003c45 	.word	0x08003c45
 8003c0c:	08003c4d 	.word	0x08003c4d
 8003c10:	08003c55 	.word	0x08003c55
 8003c14:	08003c5d 	.word	0x08003c5d
 8003c18:	08003c65 	.word	0x08003c65
 8003c1c:	08003c6d 	.word	0x08003c6d
 8003c20:	08003c75 	.word	0x08003c75
 8003c24:	08003c7d 	.word	0x08003c7d
 8003c28:	08003c85 	.word	0x08003c85
 8003c2c:	4b04      	ldr	r3, [pc, #16]	; (8003c40 <Principal_Receive_Config+0x320>)
 8003c2e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003c32:	811a      	strh	r2, [r3, #8]
 8003c34:	e02d      	b.n	8003c92 <Principal_Receive_Config+0x372>
 8003c36:	4b02      	ldr	r3, [pc, #8]	; (8003c40 <Principal_Receive_Config+0x320>)
 8003c38:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8003c3c:	811a      	strh	r2, [r3, #8]
 8003c3e:	e028      	b.n	8003c92 <Principal_Receive_Config+0x372>
 8003c40:	2000266c 	.word	0x2000266c
 8003c44:	4ba8      	ldr	r3, [pc, #672]	; (8003ee8 <Principal_Receive_Config+0x5c8>)
 8003c46:	22c8      	movs	r2, #200	; 0xc8
 8003c48:	811a      	strh	r2, [r3, #8]
 8003c4a:	e022      	b.n	8003c92 <Principal_Receive_Config+0x372>
 8003c4c:	4ba6      	ldr	r3, [pc, #664]	; (8003ee8 <Principal_Receive_Config+0x5c8>)
 8003c4e:	2264      	movs	r2, #100	; 0x64
 8003c50:	811a      	strh	r2, [r3, #8]
 8003c52:	e01e      	b.n	8003c92 <Principal_Receive_Config+0x372>
 8003c54:	4ba4      	ldr	r3, [pc, #656]	; (8003ee8 <Principal_Receive_Config+0x5c8>)
 8003c56:	2232      	movs	r2, #50	; 0x32
 8003c58:	811a      	strh	r2, [r3, #8]
 8003c5a:	e01a      	b.n	8003c92 <Principal_Receive_Config+0x372>
 8003c5c:	4ba2      	ldr	r3, [pc, #648]	; (8003ee8 <Principal_Receive_Config+0x5c8>)
 8003c5e:	2228      	movs	r2, #40	; 0x28
 8003c60:	811a      	strh	r2, [r3, #8]
 8003c62:	e016      	b.n	8003c92 <Principal_Receive_Config+0x372>
 8003c64:	4ba0      	ldr	r3, [pc, #640]	; (8003ee8 <Principal_Receive_Config+0x5c8>)
 8003c66:	2214      	movs	r2, #20
 8003c68:	811a      	strh	r2, [r3, #8]
 8003c6a:	e012      	b.n	8003c92 <Principal_Receive_Config+0x372>
 8003c6c:	4b9e      	ldr	r3, [pc, #632]	; (8003ee8 <Principal_Receive_Config+0x5c8>)
 8003c6e:	220a      	movs	r2, #10
 8003c70:	811a      	strh	r2, [r3, #8]
 8003c72:	e00e      	b.n	8003c92 <Principal_Receive_Config+0x372>
 8003c74:	4b9c      	ldr	r3, [pc, #624]	; (8003ee8 <Principal_Receive_Config+0x5c8>)
 8003c76:	2205      	movs	r2, #5
 8003c78:	811a      	strh	r2, [r3, #8]
 8003c7a:	e00a      	b.n	8003c92 <Principal_Receive_Config+0x372>
 8003c7c:	4b9a      	ldr	r3, [pc, #616]	; (8003ee8 <Principal_Receive_Config+0x5c8>)
 8003c7e:	2204      	movs	r2, #4
 8003c80:	811a      	strh	r2, [r3, #8]
 8003c82:	e006      	b.n	8003c92 <Principal_Receive_Config+0x372>
 8003c84:	4b98      	ldr	r3, [pc, #608]	; (8003ee8 <Principal_Receive_Config+0x5c8>)
 8003c86:	2202      	movs	r2, #2
 8003c88:	811a      	strh	r2, [r3, #8]
 8003c8a:	e002      	b.n	8003c92 <Principal_Receive_Config+0x372>
 8003c8c:	4b96      	ldr	r3, [pc, #600]	; (8003ee8 <Principal_Receive_Config+0x5c8>)
 8003c8e:	2200      	movs	r2, #0
 8003c90:	811a      	strh	r2, [r3, #8]
 8003c92:	bf00      	nop
			__BUFFER_TO_FREQ(data[6], perMsg[ECU_SAVE]);
 8003c94:	68bb      	ldr	r3, [r7, #8]
 8003c96:	3306      	adds	r3, #6
 8003c98:	781b      	ldrb	r3, [r3, #0]
 8003c9a:	3b01      	subs	r3, #1
 8003c9c:	2b0a      	cmp	r3, #10
 8003c9e:	d847      	bhi.n	8003d30 <Principal_Receive_Config+0x410>
 8003ca0:	a201      	add	r2, pc, #4	; (adr r2, 8003ca8 <Principal_Receive_Config+0x388>)
 8003ca2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ca6:	bf00      	nop
 8003ca8:	08003cd5 	.word	0x08003cd5
 8003cac:	08003cdf 	.word	0x08003cdf
 8003cb0:	08003ce9 	.word	0x08003ce9
 8003cb4:	08003cf1 	.word	0x08003cf1
 8003cb8:	08003cf9 	.word	0x08003cf9
 8003cbc:	08003d01 	.word	0x08003d01
 8003cc0:	08003d09 	.word	0x08003d09
 8003cc4:	08003d11 	.word	0x08003d11
 8003cc8:	08003d19 	.word	0x08003d19
 8003ccc:	08003d21 	.word	0x08003d21
 8003cd0:	08003d29 	.word	0x08003d29
 8003cd4:	4b84      	ldr	r3, [pc, #528]	; (8003ee8 <Principal_Receive_Config+0x5c8>)
 8003cd6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003cda:	819a      	strh	r2, [r3, #12]
 8003cdc:	e02b      	b.n	8003d36 <Principal_Receive_Config+0x416>
 8003cde:	4b82      	ldr	r3, [pc, #520]	; (8003ee8 <Principal_Receive_Config+0x5c8>)
 8003ce0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8003ce4:	819a      	strh	r2, [r3, #12]
 8003ce6:	e026      	b.n	8003d36 <Principal_Receive_Config+0x416>
 8003ce8:	4b7f      	ldr	r3, [pc, #508]	; (8003ee8 <Principal_Receive_Config+0x5c8>)
 8003cea:	22c8      	movs	r2, #200	; 0xc8
 8003cec:	819a      	strh	r2, [r3, #12]
 8003cee:	e022      	b.n	8003d36 <Principal_Receive_Config+0x416>
 8003cf0:	4b7d      	ldr	r3, [pc, #500]	; (8003ee8 <Principal_Receive_Config+0x5c8>)
 8003cf2:	2264      	movs	r2, #100	; 0x64
 8003cf4:	819a      	strh	r2, [r3, #12]
 8003cf6:	e01e      	b.n	8003d36 <Principal_Receive_Config+0x416>
 8003cf8:	4b7b      	ldr	r3, [pc, #492]	; (8003ee8 <Principal_Receive_Config+0x5c8>)
 8003cfa:	2232      	movs	r2, #50	; 0x32
 8003cfc:	819a      	strh	r2, [r3, #12]
 8003cfe:	e01a      	b.n	8003d36 <Principal_Receive_Config+0x416>
 8003d00:	4b79      	ldr	r3, [pc, #484]	; (8003ee8 <Principal_Receive_Config+0x5c8>)
 8003d02:	2228      	movs	r2, #40	; 0x28
 8003d04:	819a      	strh	r2, [r3, #12]
 8003d06:	e016      	b.n	8003d36 <Principal_Receive_Config+0x416>
 8003d08:	4b77      	ldr	r3, [pc, #476]	; (8003ee8 <Principal_Receive_Config+0x5c8>)
 8003d0a:	2214      	movs	r2, #20
 8003d0c:	819a      	strh	r2, [r3, #12]
 8003d0e:	e012      	b.n	8003d36 <Principal_Receive_Config+0x416>
 8003d10:	4b75      	ldr	r3, [pc, #468]	; (8003ee8 <Principal_Receive_Config+0x5c8>)
 8003d12:	220a      	movs	r2, #10
 8003d14:	819a      	strh	r2, [r3, #12]
 8003d16:	e00e      	b.n	8003d36 <Principal_Receive_Config+0x416>
 8003d18:	4b73      	ldr	r3, [pc, #460]	; (8003ee8 <Principal_Receive_Config+0x5c8>)
 8003d1a:	2205      	movs	r2, #5
 8003d1c:	819a      	strh	r2, [r3, #12]
 8003d1e:	e00a      	b.n	8003d36 <Principal_Receive_Config+0x416>
 8003d20:	4b71      	ldr	r3, [pc, #452]	; (8003ee8 <Principal_Receive_Config+0x5c8>)
 8003d22:	2204      	movs	r2, #4
 8003d24:	819a      	strh	r2, [r3, #12]
 8003d26:	e006      	b.n	8003d36 <Principal_Receive_Config+0x416>
 8003d28:	4b6f      	ldr	r3, [pc, #444]	; (8003ee8 <Principal_Receive_Config+0x5c8>)
 8003d2a:	2202      	movs	r2, #2
 8003d2c:	819a      	strh	r2, [r3, #12]
 8003d2e:	e002      	b.n	8003d36 <Principal_Receive_Config+0x416>
 8003d30:	4b6d      	ldr	r3, [pc, #436]	; (8003ee8 <Principal_Receive_Config+0x5c8>)
 8003d32:	2200      	movs	r2, #0
 8003d34:	819a      	strh	r2, [r3, #12]
 8003d36:	bf00      	nop
			__BUFFER_TO_FREQ(data[7], perMsg[PDM_SAVE]);
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	3307      	adds	r3, #7
 8003d3c:	781b      	ldrb	r3, [r3, #0]
 8003d3e:	3b01      	subs	r3, #1
 8003d40:	2b0a      	cmp	r3, #10
 8003d42:	d847      	bhi.n	8003dd4 <Principal_Receive_Config+0x4b4>
 8003d44:	a201      	add	r2, pc, #4	; (adr r2, 8003d4c <Principal_Receive_Config+0x42c>)
 8003d46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d4a:	bf00      	nop
 8003d4c:	08003d79 	.word	0x08003d79
 8003d50:	08003d83 	.word	0x08003d83
 8003d54:	08003d8d 	.word	0x08003d8d
 8003d58:	08003d95 	.word	0x08003d95
 8003d5c:	08003d9d 	.word	0x08003d9d
 8003d60:	08003da5 	.word	0x08003da5
 8003d64:	08003dad 	.word	0x08003dad
 8003d68:	08003db5 	.word	0x08003db5
 8003d6c:	08003dbd 	.word	0x08003dbd
 8003d70:	08003dc5 	.word	0x08003dc5
 8003d74:	08003dcd 	.word	0x08003dcd
 8003d78:	4b5b      	ldr	r3, [pc, #364]	; (8003ee8 <Principal_Receive_Config+0x5c8>)
 8003d7a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003d7e:	81da      	strh	r2, [r3, #14]
 8003d80:	e02b      	b.n	8003dda <Principal_Receive_Config+0x4ba>
 8003d82:	4b59      	ldr	r3, [pc, #356]	; (8003ee8 <Principal_Receive_Config+0x5c8>)
 8003d84:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8003d88:	81da      	strh	r2, [r3, #14]
 8003d8a:	e026      	b.n	8003dda <Principal_Receive_Config+0x4ba>
 8003d8c:	4b56      	ldr	r3, [pc, #344]	; (8003ee8 <Principal_Receive_Config+0x5c8>)
 8003d8e:	22c8      	movs	r2, #200	; 0xc8
 8003d90:	81da      	strh	r2, [r3, #14]
 8003d92:	e022      	b.n	8003dda <Principal_Receive_Config+0x4ba>
 8003d94:	4b54      	ldr	r3, [pc, #336]	; (8003ee8 <Principal_Receive_Config+0x5c8>)
 8003d96:	2264      	movs	r2, #100	; 0x64
 8003d98:	81da      	strh	r2, [r3, #14]
 8003d9a:	e01e      	b.n	8003dda <Principal_Receive_Config+0x4ba>
 8003d9c:	4b52      	ldr	r3, [pc, #328]	; (8003ee8 <Principal_Receive_Config+0x5c8>)
 8003d9e:	2232      	movs	r2, #50	; 0x32
 8003da0:	81da      	strh	r2, [r3, #14]
 8003da2:	e01a      	b.n	8003dda <Principal_Receive_Config+0x4ba>
 8003da4:	4b50      	ldr	r3, [pc, #320]	; (8003ee8 <Principal_Receive_Config+0x5c8>)
 8003da6:	2228      	movs	r2, #40	; 0x28
 8003da8:	81da      	strh	r2, [r3, #14]
 8003daa:	e016      	b.n	8003dda <Principal_Receive_Config+0x4ba>
 8003dac:	4b4e      	ldr	r3, [pc, #312]	; (8003ee8 <Principal_Receive_Config+0x5c8>)
 8003dae:	2214      	movs	r2, #20
 8003db0:	81da      	strh	r2, [r3, #14]
 8003db2:	e012      	b.n	8003dda <Principal_Receive_Config+0x4ba>
 8003db4:	4b4c      	ldr	r3, [pc, #304]	; (8003ee8 <Principal_Receive_Config+0x5c8>)
 8003db6:	220a      	movs	r2, #10
 8003db8:	81da      	strh	r2, [r3, #14]
 8003dba:	e00e      	b.n	8003dda <Principal_Receive_Config+0x4ba>
 8003dbc:	4b4a      	ldr	r3, [pc, #296]	; (8003ee8 <Principal_Receive_Config+0x5c8>)
 8003dbe:	2205      	movs	r2, #5
 8003dc0:	81da      	strh	r2, [r3, #14]
 8003dc2:	e00a      	b.n	8003dda <Principal_Receive_Config+0x4ba>
 8003dc4:	4b48      	ldr	r3, [pc, #288]	; (8003ee8 <Principal_Receive_Config+0x5c8>)
 8003dc6:	2204      	movs	r2, #4
 8003dc8:	81da      	strh	r2, [r3, #14]
 8003dca:	e006      	b.n	8003dda <Principal_Receive_Config+0x4ba>
 8003dcc:	4b46      	ldr	r3, [pc, #280]	; (8003ee8 <Principal_Receive_Config+0x5c8>)
 8003dce:	2202      	movs	r2, #2
 8003dd0:	81da      	strh	r2, [r3, #14]
 8003dd2:	e002      	b.n	8003dda <Principal_Receive_Config+0x4ba>
 8003dd4:	4b44      	ldr	r3, [pc, #272]	; (8003ee8 <Principal_Receive_Config+0x5c8>)
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	81da      	strh	r2, [r3, #14]
 8003dda:	bf00      	nop

			retVal = Save_EEPROM(hi2c);
 8003ddc:	68f8      	ldr	r0, [r7, #12]
 8003dde:	f000 febd 	bl	8004b5c <Save_EEPROM>
 8003de2:	4603      	mov	r3, r0
 8003de4:	75fb      	strb	r3, [r7, #23]
			break;
 8003de6:	e233      	b.n	8004250 <Principal_Receive_Config+0x930>

		case CAN_COMMAND_PER_CAN:
			if(length != 6)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2b06      	cmp	r3, #6
 8003dec:	f040 822b 	bne.w	8004246 <Principal_Receive_Config+0x926>
				break;

			__BUFFER_TO_FREQ(data[1], perCAN[ANALOG_1_4]);
 8003df0:	68bb      	ldr	r3, [r7, #8]
 8003df2:	3301      	adds	r3, #1
 8003df4:	781b      	ldrb	r3, [r3, #0]
 8003df6:	3b01      	subs	r3, #1
 8003df8:	2b0a      	cmp	r3, #10
 8003dfa:	d847      	bhi.n	8003e8c <Principal_Receive_Config+0x56c>
 8003dfc:	a201      	add	r2, pc, #4	; (adr r2, 8003e04 <Principal_Receive_Config+0x4e4>)
 8003dfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e02:	bf00      	nop
 8003e04:	08003e31 	.word	0x08003e31
 8003e08:	08003e3b 	.word	0x08003e3b
 8003e0c:	08003e45 	.word	0x08003e45
 8003e10:	08003e4d 	.word	0x08003e4d
 8003e14:	08003e55 	.word	0x08003e55
 8003e18:	08003e5d 	.word	0x08003e5d
 8003e1c:	08003e65 	.word	0x08003e65
 8003e20:	08003e6d 	.word	0x08003e6d
 8003e24:	08003e75 	.word	0x08003e75
 8003e28:	08003e7d 	.word	0x08003e7d
 8003e2c:	08003e85 	.word	0x08003e85
 8003e30:	4b2e      	ldr	r3, [pc, #184]	; (8003eec <Principal_Receive_Config+0x5cc>)
 8003e32:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003e36:	801a      	strh	r2, [r3, #0]
 8003e38:	e02b      	b.n	8003e92 <Principal_Receive_Config+0x572>
 8003e3a:	4b2c      	ldr	r3, [pc, #176]	; (8003eec <Principal_Receive_Config+0x5cc>)
 8003e3c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8003e40:	801a      	strh	r2, [r3, #0]
 8003e42:	e026      	b.n	8003e92 <Principal_Receive_Config+0x572>
 8003e44:	4b29      	ldr	r3, [pc, #164]	; (8003eec <Principal_Receive_Config+0x5cc>)
 8003e46:	22c8      	movs	r2, #200	; 0xc8
 8003e48:	801a      	strh	r2, [r3, #0]
 8003e4a:	e022      	b.n	8003e92 <Principal_Receive_Config+0x572>
 8003e4c:	4b27      	ldr	r3, [pc, #156]	; (8003eec <Principal_Receive_Config+0x5cc>)
 8003e4e:	2264      	movs	r2, #100	; 0x64
 8003e50:	801a      	strh	r2, [r3, #0]
 8003e52:	e01e      	b.n	8003e92 <Principal_Receive_Config+0x572>
 8003e54:	4b25      	ldr	r3, [pc, #148]	; (8003eec <Principal_Receive_Config+0x5cc>)
 8003e56:	2232      	movs	r2, #50	; 0x32
 8003e58:	801a      	strh	r2, [r3, #0]
 8003e5a:	e01a      	b.n	8003e92 <Principal_Receive_Config+0x572>
 8003e5c:	4b23      	ldr	r3, [pc, #140]	; (8003eec <Principal_Receive_Config+0x5cc>)
 8003e5e:	2228      	movs	r2, #40	; 0x28
 8003e60:	801a      	strh	r2, [r3, #0]
 8003e62:	e016      	b.n	8003e92 <Principal_Receive_Config+0x572>
 8003e64:	4b21      	ldr	r3, [pc, #132]	; (8003eec <Principal_Receive_Config+0x5cc>)
 8003e66:	2214      	movs	r2, #20
 8003e68:	801a      	strh	r2, [r3, #0]
 8003e6a:	e012      	b.n	8003e92 <Principal_Receive_Config+0x572>
 8003e6c:	4b1f      	ldr	r3, [pc, #124]	; (8003eec <Principal_Receive_Config+0x5cc>)
 8003e6e:	220a      	movs	r2, #10
 8003e70:	801a      	strh	r2, [r3, #0]
 8003e72:	e00e      	b.n	8003e92 <Principal_Receive_Config+0x572>
 8003e74:	4b1d      	ldr	r3, [pc, #116]	; (8003eec <Principal_Receive_Config+0x5cc>)
 8003e76:	2205      	movs	r2, #5
 8003e78:	801a      	strh	r2, [r3, #0]
 8003e7a:	e00a      	b.n	8003e92 <Principal_Receive_Config+0x572>
 8003e7c:	4b1b      	ldr	r3, [pc, #108]	; (8003eec <Principal_Receive_Config+0x5cc>)
 8003e7e:	2204      	movs	r2, #4
 8003e80:	801a      	strh	r2, [r3, #0]
 8003e82:	e006      	b.n	8003e92 <Principal_Receive_Config+0x572>
 8003e84:	4b19      	ldr	r3, [pc, #100]	; (8003eec <Principal_Receive_Config+0x5cc>)
 8003e86:	2202      	movs	r2, #2
 8003e88:	801a      	strh	r2, [r3, #0]
 8003e8a:	e002      	b.n	8003e92 <Principal_Receive_Config+0x572>
 8003e8c:	4b17      	ldr	r3, [pc, #92]	; (8003eec <Principal_Receive_Config+0x5cc>)
 8003e8e:	2200      	movs	r2, #0
 8003e90:	801a      	strh	r2, [r3, #0]
 8003e92:	bf00      	nop
			__BUFFER_TO_FREQ(data[2], perCAN[ANALOG_5_8]);
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	3302      	adds	r3, #2
 8003e98:	781b      	ldrb	r3, [r3, #0]
 8003e9a:	3b01      	subs	r3, #1
 8003e9c:	2b0a      	cmp	r3, #10
 8003e9e:	d84b      	bhi.n	8003f38 <Principal_Receive_Config+0x618>
 8003ea0:	a201      	add	r2, pc, #4	; (adr r2, 8003ea8 <Principal_Receive_Config+0x588>)
 8003ea2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ea6:	bf00      	nop
 8003ea8:	08003ed5 	.word	0x08003ed5
 8003eac:	08003edf 	.word	0x08003edf
 8003eb0:	08003ef1 	.word	0x08003ef1
 8003eb4:	08003ef9 	.word	0x08003ef9
 8003eb8:	08003f01 	.word	0x08003f01
 8003ebc:	08003f09 	.word	0x08003f09
 8003ec0:	08003f11 	.word	0x08003f11
 8003ec4:	08003f19 	.word	0x08003f19
 8003ec8:	08003f21 	.word	0x08003f21
 8003ecc:	08003f29 	.word	0x08003f29
 8003ed0:	08003f31 	.word	0x08003f31
 8003ed4:	4b05      	ldr	r3, [pc, #20]	; (8003eec <Principal_Receive_Config+0x5cc>)
 8003ed6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003eda:	805a      	strh	r2, [r3, #2]
 8003edc:	e02f      	b.n	8003f3e <Principal_Receive_Config+0x61e>
 8003ede:	4b03      	ldr	r3, [pc, #12]	; (8003eec <Principal_Receive_Config+0x5cc>)
 8003ee0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8003ee4:	805a      	strh	r2, [r3, #2]
 8003ee6:	e02a      	b.n	8003f3e <Principal_Receive_Config+0x61e>
 8003ee8:	2000266c 	.word	0x2000266c
 8003eec:	20002660 	.word	0x20002660
 8003ef0:	4b91      	ldr	r3, [pc, #580]	; (8004138 <Principal_Receive_Config+0x818>)
 8003ef2:	22c8      	movs	r2, #200	; 0xc8
 8003ef4:	805a      	strh	r2, [r3, #2]
 8003ef6:	e022      	b.n	8003f3e <Principal_Receive_Config+0x61e>
 8003ef8:	4b8f      	ldr	r3, [pc, #572]	; (8004138 <Principal_Receive_Config+0x818>)
 8003efa:	2264      	movs	r2, #100	; 0x64
 8003efc:	805a      	strh	r2, [r3, #2]
 8003efe:	e01e      	b.n	8003f3e <Principal_Receive_Config+0x61e>
 8003f00:	4b8d      	ldr	r3, [pc, #564]	; (8004138 <Principal_Receive_Config+0x818>)
 8003f02:	2232      	movs	r2, #50	; 0x32
 8003f04:	805a      	strh	r2, [r3, #2]
 8003f06:	e01a      	b.n	8003f3e <Principal_Receive_Config+0x61e>
 8003f08:	4b8b      	ldr	r3, [pc, #556]	; (8004138 <Principal_Receive_Config+0x818>)
 8003f0a:	2228      	movs	r2, #40	; 0x28
 8003f0c:	805a      	strh	r2, [r3, #2]
 8003f0e:	e016      	b.n	8003f3e <Principal_Receive_Config+0x61e>
 8003f10:	4b89      	ldr	r3, [pc, #548]	; (8004138 <Principal_Receive_Config+0x818>)
 8003f12:	2214      	movs	r2, #20
 8003f14:	805a      	strh	r2, [r3, #2]
 8003f16:	e012      	b.n	8003f3e <Principal_Receive_Config+0x61e>
 8003f18:	4b87      	ldr	r3, [pc, #540]	; (8004138 <Principal_Receive_Config+0x818>)
 8003f1a:	220a      	movs	r2, #10
 8003f1c:	805a      	strh	r2, [r3, #2]
 8003f1e:	e00e      	b.n	8003f3e <Principal_Receive_Config+0x61e>
 8003f20:	4b85      	ldr	r3, [pc, #532]	; (8004138 <Principal_Receive_Config+0x818>)
 8003f22:	2205      	movs	r2, #5
 8003f24:	805a      	strh	r2, [r3, #2]
 8003f26:	e00a      	b.n	8003f3e <Principal_Receive_Config+0x61e>
 8003f28:	4b83      	ldr	r3, [pc, #524]	; (8004138 <Principal_Receive_Config+0x818>)
 8003f2a:	2204      	movs	r2, #4
 8003f2c:	805a      	strh	r2, [r3, #2]
 8003f2e:	e006      	b.n	8003f3e <Principal_Receive_Config+0x61e>
 8003f30:	4b81      	ldr	r3, [pc, #516]	; (8004138 <Principal_Receive_Config+0x818>)
 8003f32:	2202      	movs	r2, #2
 8003f34:	805a      	strh	r2, [r3, #2]
 8003f36:	e002      	b.n	8003f3e <Principal_Receive_Config+0x61e>
 8003f38:	4b7f      	ldr	r3, [pc, #508]	; (8004138 <Principal_Receive_Config+0x818>)
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	805a      	strh	r2, [r3, #2]
 8003f3e:	bf00      	nop
			__BUFFER_TO_FREQ(data[3], perCAN[ANALOG_9_12]);
 8003f40:	68bb      	ldr	r3, [r7, #8]
 8003f42:	3303      	adds	r3, #3
 8003f44:	781b      	ldrb	r3, [r3, #0]
 8003f46:	3b01      	subs	r3, #1
 8003f48:	2b0a      	cmp	r3, #10
 8003f4a:	d847      	bhi.n	8003fdc <Principal_Receive_Config+0x6bc>
 8003f4c:	a201      	add	r2, pc, #4	; (adr r2, 8003f54 <Principal_Receive_Config+0x634>)
 8003f4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f52:	bf00      	nop
 8003f54:	08003f81 	.word	0x08003f81
 8003f58:	08003f8b 	.word	0x08003f8b
 8003f5c:	08003f95 	.word	0x08003f95
 8003f60:	08003f9d 	.word	0x08003f9d
 8003f64:	08003fa5 	.word	0x08003fa5
 8003f68:	08003fad 	.word	0x08003fad
 8003f6c:	08003fb5 	.word	0x08003fb5
 8003f70:	08003fbd 	.word	0x08003fbd
 8003f74:	08003fc5 	.word	0x08003fc5
 8003f78:	08003fcd 	.word	0x08003fcd
 8003f7c:	08003fd5 	.word	0x08003fd5
 8003f80:	4b6d      	ldr	r3, [pc, #436]	; (8004138 <Principal_Receive_Config+0x818>)
 8003f82:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003f86:	809a      	strh	r2, [r3, #4]
 8003f88:	e02b      	b.n	8003fe2 <Principal_Receive_Config+0x6c2>
 8003f8a:	4b6b      	ldr	r3, [pc, #428]	; (8004138 <Principal_Receive_Config+0x818>)
 8003f8c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8003f90:	809a      	strh	r2, [r3, #4]
 8003f92:	e026      	b.n	8003fe2 <Principal_Receive_Config+0x6c2>
 8003f94:	4b68      	ldr	r3, [pc, #416]	; (8004138 <Principal_Receive_Config+0x818>)
 8003f96:	22c8      	movs	r2, #200	; 0xc8
 8003f98:	809a      	strh	r2, [r3, #4]
 8003f9a:	e022      	b.n	8003fe2 <Principal_Receive_Config+0x6c2>
 8003f9c:	4b66      	ldr	r3, [pc, #408]	; (8004138 <Principal_Receive_Config+0x818>)
 8003f9e:	2264      	movs	r2, #100	; 0x64
 8003fa0:	809a      	strh	r2, [r3, #4]
 8003fa2:	e01e      	b.n	8003fe2 <Principal_Receive_Config+0x6c2>
 8003fa4:	4b64      	ldr	r3, [pc, #400]	; (8004138 <Principal_Receive_Config+0x818>)
 8003fa6:	2232      	movs	r2, #50	; 0x32
 8003fa8:	809a      	strh	r2, [r3, #4]
 8003faa:	e01a      	b.n	8003fe2 <Principal_Receive_Config+0x6c2>
 8003fac:	4b62      	ldr	r3, [pc, #392]	; (8004138 <Principal_Receive_Config+0x818>)
 8003fae:	2228      	movs	r2, #40	; 0x28
 8003fb0:	809a      	strh	r2, [r3, #4]
 8003fb2:	e016      	b.n	8003fe2 <Principal_Receive_Config+0x6c2>
 8003fb4:	4b60      	ldr	r3, [pc, #384]	; (8004138 <Principal_Receive_Config+0x818>)
 8003fb6:	2214      	movs	r2, #20
 8003fb8:	809a      	strh	r2, [r3, #4]
 8003fba:	e012      	b.n	8003fe2 <Principal_Receive_Config+0x6c2>
 8003fbc:	4b5e      	ldr	r3, [pc, #376]	; (8004138 <Principal_Receive_Config+0x818>)
 8003fbe:	220a      	movs	r2, #10
 8003fc0:	809a      	strh	r2, [r3, #4]
 8003fc2:	e00e      	b.n	8003fe2 <Principal_Receive_Config+0x6c2>
 8003fc4:	4b5c      	ldr	r3, [pc, #368]	; (8004138 <Principal_Receive_Config+0x818>)
 8003fc6:	2205      	movs	r2, #5
 8003fc8:	809a      	strh	r2, [r3, #4]
 8003fca:	e00a      	b.n	8003fe2 <Principal_Receive_Config+0x6c2>
 8003fcc:	4b5a      	ldr	r3, [pc, #360]	; (8004138 <Principal_Receive_Config+0x818>)
 8003fce:	2204      	movs	r2, #4
 8003fd0:	809a      	strh	r2, [r3, #4]
 8003fd2:	e006      	b.n	8003fe2 <Principal_Receive_Config+0x6c2>
 8003fd4:	4b58      	ldr	r3, [pc, #352]	; (8004138 <Principal_Receive_Config+0x818>)
 8003fd6:	2202      	movs	r2, #2
 8003fd8:	809a      	strh	r2, [r3, #4]
 8003fda:	e002      	b.n	8003fe2 <Principal_Receive_Config+0x6c2>
 8003fdc:	4b56      	ldr	r3, [pc, #344]	; (8004138 <Principal_Receive_Config+0x818>)
 8003fde:	2200      	movs	r2, #0
 8003fe0:	809a      	strh	r2, [r3, #4]
 8003fe2:	bf00      	nop
			__BUFFER_TO_FREQ(data[4], perCAN[RTC_MSG]);
 8003fe4:	68bb      	ldr	r3, [r7, #8]
 8003fe6:	3304      	adds	r3, #4
 8003fe8:	781b      	ldrb	r3, [r3, #0]
 8003fea:	3b01      	subs	r3, #1
 8003fec:	2b0a      	cmp	r3, #10
 8003fee:	d847      	bhi.n	8004080 <Principal_Receive_Config+0x760>
 8003ff0:	a201      	add	r2, pc, #4	; (adr r2, 8003ff8 <Principal_Receive_Config+0x6d8>)
 8003ff2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ff6:	bf00      	nop
 8003ff8:	08004025 	.word	0x08004025
 8003ffc:	0800402f 	.word	0x0800402f
 8004000:	08004039 	.word	0x08004039
 8004004:	08004041 	.word	0x08004041
 8004008:	08004049 	.word	0x08004049
 800400c:	08004051 	.word	0x08004051
 8004010:	08004059 	.word	0x08004059
 8004014:	08004061 	.word	0x08004061
 8004018:	08004069 	.word	0x08004069
 800401c:	08004071 	.word	0x08004071
 8004020:	08004079 	.word	0x08004079
 8004024:	4b44      	ldr	r3, [pc, #272]	; (8004138 <Principal_Receive_Config+0x818>)
 8004026:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800402a:	80da      	strh	r2, [r3, #6]
 800402c:	e02b      	b.n	8004086 <Principal_Receive_Config+0x766>
 800402e:	4b42      	ldr	r3, [pc, #264]	; (8004138 <Principal_Receive_Config+0x818>)
 8004030:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8004034:	80da      	strh	r2, [r3, #6]
 8004036:	e026      	b.n	8004086 <Principal_Receive_Config+0x766>
 8004038:	4b3f      	ldr	r3, [pc, #252]	; (8004138 <Principal_Receive_Config+0x818>)
 800403a:	22c8      	movs	r2, #200	; 0xc8
 800403c:	80da      	strh	r2, [r3, #6]
 800403e:	e022      	b.n	8004086 <Principal_Receive_Config+0x766>
 8004040:	4b3d      	ldr	r3, [pc, #244]	; (8004138 <Principal_Receive_Config+0x818>)
 8004042:	2264      	movs	r2, #100	; 0x64
 8004044:	80da      	strh	r2, [r3, #6]
 8004046:	e01e      	b.n	8004086 <Principal_Receive_Config+0x766>
 8004048:	4b3b      	ldr	r3, [pc, #236]	; (8004138 <Principal_Receive_Config+0x818>)
 800404a:	2232      	movs	r2, #50	; 0x32
 800404c:	80da      	strh	r2, [r3, #6]
 800404e:	e01a      	b.n	8004086 <Principal_Receive_Config+0x766>
 8004050:	4b39      	ldr	r3, [pc, #228]	; (8004138 <Principal_Receive_Config+0x818>)
 8004052:	2228      	movs	r2, #40	; 0x28
 8004054:	80da      	strh	r2, [r3, #6]
 8004056:	e016      	b.n	8004086 <Principal_Receive_Config+0x766>
 8004058:	4b37      	ldr	r3, [pc, #220]	; (8004138 <Principal_Receive_Config+0x818>)
 800405a:	2214      	movs	r2, #20
 800405c:	80da      	strh	r2, [r3, #6]
 800405e:	e012      	b.n	8004086 <Principal_Receive_Config+0x766>
 8004060:	4b35      	ldr	r3, [pc, #212]	; (8004138 <Principal_Receive_Config+0x818>)
 8004062:	220a      	movs	r2, #10
 8004064:	80da      	strh	r2, [r3, #6]
 8004066:	e00e      	b.n	8004086 <Principal_Receive_Config+0x766>
 8004068:	4b33      	ldr	r3, [pc, #204]	; (8004138 <Principal_Receive_Config+0x818>)
 800406a:	2205      	movs	r2, #5
 800406c:	80da      	strh	r2, [r3, #6]
 800406e:	e00a      	b.n	8004086 <Principal_Receive_Config+0x766>
 8004070:	4b31      	ldr	r3, [pc, #196]	; (8004138 <Principal_Receive_Config+0x818>)
 8004072:	2204      	movs	r2, #4
 8004074:	80da      	strh	r2, [r3, #6]
 8004076:	e006      	b.n	8004086 <Principal_Receive_Config+0x766>
 8004078:	4b2f      	ldr	r3, [pc, #188]	; (8004138 <Principal_Receive_Config+0x818>)
 800407a:	2202      	movs	r2, #2
 800407c:	80da      	strh	r2, [r3, #6]
 800407e:	e002      	b.n	8004086 <Principal_Receive_Config+0x766>
 8004080:	4b2d      	ldr	r3, [pc, #180]	; (8004138 <Principal_Receive_Config+0x818>)
 8004082:	2200      	movs	r2, #0
 8004084:	80da      	strh	r2, [r3, #6]
 8004086:	bf00      	nop
			__BUFFER_TO_FREQ(data[5], perCAN[VERIFY_MSG]);
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	3305      	adds	r3, #5
 800408c:	781b      	ldrb	r3, [r3, #0]
 800408e:	3b01      	subs	r3, #1
 8004090:	2b0a      	cmp	r3, #10
 8004092:	d847      	bhi.n	8004124 <Principal_Receive_Config+0x804>
 8004094:	a201      	add	r2, pc, #4	; (adr r2, 800409c <Principal_Receive_Config+0x77c>)
 8004096:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800409a:	bf00      	nop
 800409c:	080040c9 	.word	0x080040c9
 80040a0:	080040d3 	.word	0x080040d3
 80040a4:	080040dd 	.word	0x080040dd
 80040a8:	080040e5 	.word	0x080040e5
 80040ac:	080040ed 	.word	0x080040ed
 80040b0:	080040f5 	.word	0x080040f5
 80040b4:	080040fd 	.word	0x080040fd
 80040b8:	08004105 	.word	0x08004105
 80040bc:	0800410d 	.word	0x0800410d
 80040c0:	08004115 	.word	0x08004115
 80040c4:	0800411d 	.word	0x0800411d
 80040c8:	4b1b      	ldr	r3, [pc, #108]	; (8004138 <Principal_Receive_Config+0x818>)
 80040ca:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80040ce:	811a      	strh	r2, [r3, #8]
 80040d0:	e02b      	b.n	800412a <Principal_Receive_Config+0x80a>
 80040d2:	4b19      	ldr	r3, [pc, #100]	; (8004138 <Principal_Receive_Config+0x818>)
 80040d4:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80040d8:	811a      	strh	r2, [r3, #8]
 80040da:	e026      	b.n	800412a <Principal_Receive_Config+0x80a>
 80040dc:	4b16      	ldr	r3, [pc, #88]	; (8004138 <Principal_Receive_Config+0x818>)
 80040de:	22c8      	movs	r2, #200	; 0xc8
 80040e0:	811a      	strh	r2, [r3, #8]
 80040e2:	e022      	b.n	800412a <Principal_Receive_Config+0x80a>
 80040e4:	4b14      	ldr	r3, [pc, #80]	; (8004138 <Principal_Receive_Config+0x818>)
 80040e6:	2264      	movs	r2, #100	; 0x64
 80040e8:	811a      	strh	r2, [r3, #8]
 80040ea:	e01e      	b.n	800412a <Principal_Receive_Config+0x80a>
 80040ec:	4b12      	ldr	r3, [pc, #72]	; (8004138 <Principal_Receive_Config+0x818>)
 80040ee:	2232      	movs	r2, #50	; 0x32
 80040f0:	811a      	strh	r2, [r3, #8]
 80040f2:	e01a      	b.n	800412a <Principal_Receive_Config+0x80a>
 80040f4:	4b10      	ldr	r3, [pc, #64]	; (8004138 <Principal_Receive_Config+0x818>)
 80040f6:	2228      	movs	r2, #40	; 0x28
 80040f8:	811a      	strh	r2, [r3, #8]
 80040fa:	e016      	b.n	800412a <Principal_Receive_Config+0x80a>
 80040fc:	4b0e      	ldr	r3, [pc, #56]	; (8004138 <Principal_Receive_Config+0x818>)
 80040fe:	2214      	movs	r2, #20
 8004100:	811a      	strh	r2, [r3, #8]
 8004102:	e012      	b.n	800412a <Principal_Receive_Config+0x80a>
 8004104:	4b0c      	ldr	r3, [pc, #48]	; (8004138 <Principal_Receive_Config+0x818>)
 8004106:	220a      	movs	r2, #10
 8004108:	811a      	strh	r2, [r3, #8]
 800410a:	e00e      	b.n	800412a <Principal_Receive_Config+0x80a>
 800410c:	4b0a      	ldr	r3, [pc, #40]	; (8004138 <Principal_Receive_Config+0x818>)
 800410e:	2205      	movs	r2, #5
 8004110:	811a      	strh	r2, [r3, #8]
 8004112:	e00a      	b.n	800412a <Principal_Receive_Config+0x80a>
 8004114:	4b08      	ldr	r3, [pc, #32]	; (8004138 <Principal_Receive_Config+0x818>)
 8004116:	2204      	movs	r2, #4
 8004118:	811a      	strh	r2, [r3, #8]
 800411a:	e006      	b.n	800412a <Principal_Receive_Config+0x80a>
 800411c:	4b06      	ldr	r3, [pc, #24]	; (8004138 <Principal_Receive_Config+0x818>)
 800411e:	2202      	movs	r2, #2
 8004120:	811a      	strh	r2, [r3, #8]
 8004122:	e002      	b.n	800412a <Principal_Receive_Config+0x80a>
 8004124:	4b04      	ldr	r3, [pc, #16]	; (8004138 <Principal_Receive_Config+0x818>)
 8004126:	2200      	movs	r2, #0
 8004128:	811a      	strh	r2, [r3, #8]
 800412a:	bf00      	nop

			retVal = Save_EEPROM(hi2c);
 800412c:	68f8      	ldr	r0, [r7, #12]
 800412e:	f000 fd15 	bl	8004b5c <Save_EEPROM>
 8004132:	4603      	mov	r3, r0
 8004134:	75fb      	strb	r3, [r7, #23]
			break;
 8004136:	e08b      	b.n	8004250 <Principal_Receive_Config+0x930>
 8004138:	20002660 	.word	0x20002660

		case CAN_COMMAND_THR:
			if(length != 8)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2b08      	cmp	r3, #8
 8004140:	f040 8083 	bne.w	800424a <Principal_Receive_Config+0x92a>
				break;

			inputConfig		 = data[1];
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	785a      	ldrb	r2, [r3, #1]
 8004148:	4b44      	ldr	r3, [pc, #272]	; (800425c <Principal_Receive_Config+0x93c>)
 800414a:	701a      	strb	r2, [r3, #0]
			thresholdBeacon  = data[2] << 8;
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	3302      	adds	r3, #2
 8004150:	781b      	ldrb	r3, [r3, #0]
 8004152:	021b      	lsls	r3, r3, #8
 8004154:	b21a      	sxth	r2, r3
 8004156:	4b42      	ldr	r3, [pc, #264]	; (8004260 <Principal_Receive_Config+0x940>)
 8004158:	801a      	strh	r2, [r3, #0]
			thresholdBeacon |= data[3] & 0xff;
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	3303      	adds	r3, #3
 800415e:	781b      	ldrb	r3, [r3, #0]
 8004160:	b21a      	sxth	r2, r3
 8004162:	4b3f      	ldr	r3, [pc, #252]	; (8004260 <Principal_Receive_Config+0x940>)
 8004164:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004168:	4313      	orrs	r3, r2
 800416a:	b21a      	sxth	r2, r3
 800416c:	4b3c      	ldr	r3, [pc, #240]	; (8004260 <Principal_Receive_Config+0x940>)
 800416e:	801a      	strh	r2, [r3, #0]
			thresholdRPM	 = data[4] << 8;
 8004170:	68bb      	ldr	r3, [r7, #8]
 8004172:	3304      	adds	r3, #4
 8004174:	781b      	ldrb	r3, [r3, #0]
 8004176:	021b      	lsls	r3, r3, #8
 8004178:	b21a      	sxth	r2, r3
 800417a:	4b3a      	ldr	r3, [pc, #232]	; (8004264 <Principal_Receive_Config+0x944>)
 800417c:	801a      	strh	r2, [r3, #0]
			thresholdRPM	|= data[5] & 0xff;
 800417e:	68bb      	ldr	r3, [r7, #8]
 8004180:	3305      	adds	r3, #5
 8004182:	781b      	ldrb	r3, [r3, #0]
 8004184:	b21a      	sxth	r2, r3
 8004186:	4b37      	ldr	r3, [pc, #220]	; (8004264 <Principal_Receive_Config+0x944>)
 8004188:	f9b3 3000 	ldrsh.w	r3, [r3]
 800418c:	4313      	orrs	r3, r2
 800418e:	b21a      	sxth	r2, r3
 8004190:	4b34      	ldr	r3, [pc, #208]	; (8004264 <Principal_Receive_Config+0x944>)
 8004192:	801a      	strh	r2, [r3, #0]
			thresholdSpeed	 = data[6] << 8;
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	3306      	adds	r3, #6
 8004198:	781b      	ldrb	r3, [r3, #0]
 800419a:	021b      	lsls	r3, r3, #8
 800419c:	b21a      	sxth	r2, r3
 800419e:	4b32      	ldr	r3, [pc, #200]	; (8004268 <Principal_Receive_Config+0x948>)
 80041a0:	801a      	strh	r2, [r3, #0]
			thresholdSpeed	|= data[7] & 0xff;
 80041a2:	68bb      	ldr	r3, [r7, #8]
 80041a4:	3307      	adds	r3, #7
 80041a6:	781b      	ldrb	r3, [r3, #0]
 80041a8:	b21a      	sxth	r2, r3
 80041aa:	4b2f      	ldr	r3, [pc, #188]	; (8004268 <Principal_Receive_Config+0x948>)
 80041ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80041b0:	4313      	orrs	r3, r2
 80041b2:	b21a      	sxth	r2, r3
 80041b4:	4b2c      	ldr	r3, [pc, #176]	; (8004268 <Principal_Receive_Config+0x948>)
 80041b6:	801a      	strh	r2, [r3, #0]

			retVal = Save_EEPROM(hi2c);
 80041b8:	68f8      	ldr	r0, [r7, #12]
 80041ba:	f000 fccf 	bl	8004b5c <Save_EEPROM>
 80041be:	4603      	mov	r3, r0
 80041c0:	75fb      	strb	r3, [r7, #23]
			break;
 80041c2:	e045      	b.n	8004250 <Principal_Receive_Config+0x930>

		case CAN_COMMAND_RTC:
			if(length != 7)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2b07      	cmp	r3, #7
 80041c8:	d141      	bne.n	800424e <Principal_Receive_Config+0x92e>
				break;

			rtcDate.Year	= data[1];
 80041ca:	68bb      	ldr	r3, [r7, #8]
 80041cc:	785a      	ldrb	r2, [r3, #1]
 80041ce:	4b27      	ldr	r3, [pc, #156]	; (800426c <Principal_Receive_Config+0x94c>)
 80041d0:	70da      	strb	r2, [r3, #3]
			rtcDate.Month	= data[2];
 80041d2:	68bb      	ldr	r3, [r7, #8]
 80041d4:	789a      	ldrb	r2, [r3, #2]
 80041d6:	4b25      	ldr	r3, [pc, #148]	; (800426c <Principal_Receive_Config+0x94c>)
 80041d8:	705a      	strb	r2, [r3, #1]
			rtcDate.Date	= data[3];
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	78da      	ldrb	r2, [r3, #3]
 80041de:	4b23      	ldr	r3, [pc, #140]	; (800426c <Principal_Receive_Config+0x94c>)
 80041e0:	709a      	strb	r2, [r3, #2]
			rtcTime.Hours	= data[4];
 80041e2:	68bb      	ldr	r3, [r7, #8]
 80041e4:	791a      	ldrb	r2, [r3, #4]
 80041e6:	4b22      	ldr	r3, [pc, #136]	; (8004270 <Principal_Receive_Config+0x950>)
 80041e8:	701a      	strb	r2, [r3, #0]
			rtcTime.Minutes = data[5];
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	795a      	ldrb	r2, [r3, #5]
 80041ee:	4b20      	ldr	r3, [pc, #128]	; (8004270 <Principal_Receive_Config+0x950>)
 80041f0:	705a      	strb	r2, [r3, #1]
			rtcTime.Seconds = data[6];
 80041f2:	68bb      	ldr	r3, [r7, #8]
 80041f4:	799a      	ldrb	r2, [r3, #6]
 80041f6:	4b1e      	ldr	r3, [pc, #120]	; (8004270 <Principal_Receive_Config+0x950>)
 80041f8:	709a      	strb	r2, [r3, #2]

			if((HAL_RTC_SetDate(&hrtc, &rtcDate, RTC_FORMAT_BIN) == HAL_OK)
 80041fa:	2200      	movs	r2, #0
 80041fc:	491b      	ldr	r1, [pc, #108]	; (800426c <Principal_Receive_Config+0x94c>)
 80041fe:	481d      	ldr	r0, [pc, #116]	; (8004274 <Principal_Receive_Config+0x954>)
 8004200:	f008 fbd8 	bl	800c9b4 <HAL_RTC_SetDate>
 8004204:	4603      	mov	r3, r0
 8004206:	2b00      	cmp	r3, #0
 8004208:	d113      	bne.n	8004232 <Principal_Receive_Config+0x912>
				&& (HAL_RTC_SetTime(&hrtc, &rtcTime, RTC_FORMAT_BIN) == HAL_OK))
 800420a:	2200      	movs	r2, #0
 800420c:	4918      	ldr	r1, [pc, #96]	; (8004270 <Principal_Receive_Config+0x950>)
 800420e:	4819      	ldr	r0, [pc, #100]	; (8004274 <Principal_Receive_Config+0x954>)
 8004210:	f008 fad8 	bl	800c7c4 <HAL_RTC_SetTime>
 8004214:	4603      	mov	r3, r0
 8004216:	2b00      	cmp	r3, #0
 8004218:	d10b      	bne.n	8004232 <Principal_Receive_Config+0x912>
			{
				HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, RTC_STORE_DATA);
 800421a:	f24e 325c 	movw	r2, #58204	; 0xe35c
 800421e:	2101      	movs	r1, #1
 8004220:	4814      	ldr	r0, [pc, #80]	; (8004274 <Principal_Receive_Config+0x954>)
 8004222:	f008 fd57 	bl	800ccd4 <HAL_RTCEx_BKUPWrite>
				flagRTC = RTC_OK;
 8004226:	4b14      	ldr	r3, [pc, #80]	; (8004278 <Principal_Receive_Config+0x958>)
 8004228:	2200      	movs	r2, #0
 800422a:	701a      	strb	r2, [r3, #0]
				retVal = HAL_OK;
 800422c:	2300      	movs	r3, #0
 800422e:	75fb      	strb	r3, [r7, #23]
			}
			else
				retVal = HAL_ERROR;

			break;
 8004230:	e00e      	b.n	8004250 <Principal_Receive_Config+0x930>
				retVal = HAL_ERROR;
 8004232:	2301      	movs	r3, #1
 8004234:	75fb      	strb	r3, [r7, #23]
			break;
 8004236:	e00b      	b.n	8004250 <Principal_Receive_Config+0x930>

		case CAN_COMMAND_FMT:
			if(length != 1)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2b01      	cmp	r3, #1
				break;

			break;
 800423c:	e008      	b.n	8004250 <Principal_Receive_Config+0x930>

		default:
			break;
 800423e:	bf00      	nop
 8004240:	e006      	b.n	8004250 <Principal_Receive_Config+0x930>
				break;
 8004242:	bf00      	nop
 8004244:	e004      	b.n	8004250 <Principal_Receive_Config+0x930>
				break;
 8004246:	bf00      	nop
 8004248:	e002      	b.n	8004250 <Principal_Receive_Config+0x930>
				break;
 800424a:	bf00      	nop
 800424c:	e000      	b.n	8004250 <Principal_Receive_Config+0x930>
				break;
 800424e:	bf00      	nop
	}

	return retVal;
 8004250:	7dfb      	ldrb	r3, [r7, #23]
}
 8004252:	4618      	mov	r0, r3
 8004254:	3718      	adds	r7, #24
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}
 800425a:	bf00      	nop
 800425c:	20002644 	.word	0x20002644
 8004260:	2000252e 	.word	0x2000252e
 8004264:	20002530 	.word	0x20002530
 8004268:	20002532 	.word	0x20002532
 800426c:	20002648 	.word	0x20002648
 8004270:	2000264c 	.word	0x2000264c
 8004274:	20000380 	.word	0x20000380
 8004278:	20002643 	.word	0x20002643

0800427c <Principal_Hard_Code_Config>:

__weak void Principal_Hard_Code_Config(){
 800427c:	b580      	push	{r7, lr}
 800427e:	af00      	add	r7, sp, #0
	perMsg[ANALOG_1_4] = MSG_FREQ_200HZ;
 8004280:	4b1f      	ldr	r3, [pc, #124]	; (8004300 <Principal_Hard_Code_Config+0x84>)
 8004282:	2205      	movs	r2, #5
 8004284:	801a      	strh	r2, [r3, #0]
	perMsg[ANALOG_5_8] = MSG_FREQ_100HZ;
 8004286:	4b1e      	ldr	r3, [pc, #120]	; (8004300 <Principal_Hard_Code_Config+0x84>)
 8004288:	220a      	movs	r2, #10
 800428a:	805a      	strh	r2, [r3, #2]
	perMsg[ANALOG_9_12] = MSG_DISABLED;
 800428c:	4b1c      	ldr	r3, [pc, #112]	; (8004300 <Principal_Hard_Code_Config+0x84>)
 800428e:	2200      	movs	r2, #0
 8004290:	809a      	strh	r2, [r3, #4]
	perMsg[RTC_MSG] = MSG_FREQ_2HZ;
 8004292:	4b1b      	ldr	r3, [pc, #108]	; (8004300 <Principal_Hard_Code_Config+0x84>)
 8004294:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8004298:	80da      	strh	r2, [r3, #6]
	perMsg[VERIFY_MSG] = MSG_FREQ_5HZ;
 800429a:	4b19      	ldr	r3, [pc, #100]	; (8004300 <Principal_Hard_Code_Config+0x84>)
 800429c:	22c8      	movs	r2, #200	; 0xc8
 800429e:	811a      	strh	r2, [r3, #8]
	perMsg[BEACON_MSG] = MSG_FREQ_10HZ;
 80042a0:	4b17      	ldr	r3, [pc, #92]	; (8004300 <Principal_Hard_Code_Config+0x84>)
 80042a2:	2264      	movs	r2, #100	; 0x64
 80042a4:	815a      	strh	r2, [r3, #10]
	perMsg[ECU_SAVE] = MSG_FREQ_100HZ;
 80042a6:	4b16      	ldr	r3, [pc, #88]	; (8004300 <Principal_Hard_Code_Config+0x84>)
 80042a8:	220a      	movs	r2, #10
 80042aa:	819a      	strh	r2, [r3, #12]
	perMsg[PDM_SAVE] = MSG_FREQ_100HZ;
 80042ac:	4b14      	ldr	r3, [pc, #80]	; (8004300 <Principal_Hard_Code_Config+0x84>)
 80042ae:	220a      	movs	r2, #10
 80042b0:	81da      	strh	r2, [r3, #14]

	perCAN[ANALOG_1_4] = MSG_FREQ_10HZ;
 80042b2:	4b14      	ldr	r3, [pc, #80]	; (8004304 <Principal_Hard_Code_Config+0x88>)
 80042b4:	2264      	movs	r2, #100	; 0x64
 80042b6:	801a      	strh	r2, [r3, #0]
	perCAN[ANALOG_5_8] = MSG_FREQ_10HZ;
 80042b8:	4b12      	ldr	r3, [pc, #72]	; (8004304 <Principal_Hard_Code_Config+0x88>)
 80042ba:	2264      	movs	r2, #100	; 0x64
 80042bc:	805a      	strh	r2, [r3, #2]
	perCAN[ANALOG_9_12] = MSG_DISABLED;
 80042be:	4b11      	ldr	r3, [pc, #68]	; (8004304 <Principal_Hard_Code_Config+0x88>)
 80042c0:	2200      	movs	r2, #0
 80042c2:	809a      	strh	r2, [r3, #4]
	perCAN[RTC_MSG] = MSG_FREQ_2HZ;
 80042c4:	4b0f      	ldr	r3, [pc, #60]	; (8004304 <Principal_Hard_Code_Config+0x88>)
 80042c6:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80042ca:	80da      	strh	r2, [r3, #6]
	perCAN[VERIFY_MSG] = MSG_FREQ_5HZ;
 80042cc:	4b0d      	ldr	r3, [pc, #52]	; (8004304 <Principal_Hard_Code_Config+0x88>)
 80042ce:	22c8      	movs	r2, #200	; 0xc8
 80042d0:	811a      	strh	r2, [r3, #8]
	perCAN[BEACON_MSG] = MSG_FREQ_5HZ;
 80042d2:	4b0c      	ldr	r3, [pc, #48]	; (8004304 <Principal_Hard_Code_Config+0x88>)
 80042d4:	22c8      	movs	r2, #200	; 0xc8
 80042d6:	815a      	strh	r2, [r3, #10]

	inputConfig = INPUT_BEACON_PIN_1 | INPUT_DATALOGGER_PIN_0 | INPUT_BEACON_FALLING_EDGE | INPUT_DATALOGGER_FALLING_EDGE;
 80042d8:	4b0b      	ldr	r3, [pc, #44]	; (8004308 <Principal_Hard_Code_Config+0x8c>)
 80042da:	2201      	movs	r2, #1
 80042dc:	701a      	strb	r2, [r3, #0]

	thresholdBeacon = 1000;
 80042de:	4b0b      	ldr	r3, [pc, #44]	; (800430c <Principal_Hard_Code_Config+0x90>)
 80042e0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80042e4:	801a      	strh	r2, [r3, #0]
	thresholdRPM = 2000;
 80042e6:	4b0a      	ldr	r3, [pc, #40]	; (8004310 <Principal_Hard_Code_Config+0x94>)
 80042e8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80042ec:	801a      	strh	r2, [r3, #0]
	thresholdSpeed = 1;
 80042ee:	4b09      	ldr	r3, [pc, #36]	; (8004314 <Principal_Hard_Code_Config+0x98>)
 80042f0:	2201      	movs	r2, #1
 80042f2:	801a      	strh	r2, [r3, #0]

	Save_EEPROM(&hi2c1);
 80042f4:	4808      	ldr	r0, [pc, #32]	; (8004318 <Principal_Hard_Code_Config+0x9c>)
 80042f6:	f000 fc31 	bl	8004b5c <Save_EEPROM>
}
 80042fa:	bf00      	nop
 80042fc:	bd80      	pop	{r7, pc}
 80042fe:	bf00      	nop
 8004300:	2000266c 	.word	0x2000266c
 8004304:	20002660 	.word	0x20002660
 8004308:	20002644 	.word	0x20002644
 800430c:	2000252e 	.word	0x2000252e
 8004310:	20002530 	.word	0x20002530
 8004314:	20002532 	.word	0x20002532
 8004318:	2000032c 	.word	0x2000032c

0800431c <Load_EEPROM>:

static HAL_StatusTypeDef Load_EEPROM(I2C_HandleTypeDef* hi2c)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b08a      	sub	sp, #40	; 0x28
 8004320:	af02      	add	r7, sp, #8
 8004322:	6078      	str	r0, [r7, #4]
	uint8_t buffer[EEPROM_BUFFER_SIZE_READ];
	HAL_StatusTypeDef retVal = HAL_OK;
 8004324:	2300      	movs	r3, #0
 8004326:	77fb      	strb	r3, [r7, #31]

	HAL_I2C_Master_Transmit(hi2c, EEPROM_ADDRESS_WRITE, 0x00, 1, EEPROM_TIMEOUT_WRITE);
 8004328:	230a      	movs	r3, #10
 800432a:	9300      	str	r3, [sp, #0]
 800432c:	2301      	movs	r3, #1
 800432e:	2200      	movs	r2, #0
 8004330:	21a0      	movs	r1, #160	; 0xa0
 8004332:	6878      	ldr	r0, [r7, #4]
 8004334:	f004 ff3a 	bl	80091ac <HAL_I2C_Master_Transmit>

	retVal = HAL_I2C_Master_Receive(hi2c, EEPROM_ADDRESS_READ, buffer, EEPROM_BUFFER_SIZE_READ, EEPROM_TIMEOUT_READ);
 8004338:	f107 020c 	add.w	r2, r7, #12
 800433c:	2305      	movs	r3, #5
 800433e:	9300      	str	r3, [sp, #0]
 8004340:	2313      	movs	r3, #19
 8004342:	21a1      	movs	r1, #161	; 0xa1
 8004344:	6878      	ldr	r0, [r7, #4]
 8004346:	f005 f82f 	bl	80093a8 <HAL_I2C_Master_Receive>
 800434a:	4603      	mov	r3, r0
 800434c:	77fb      	strb	r3, [r7, #31]

	if(retVal != HAL_OK)
 800434e:	7ffb      	ldrb	r3, [r7, #31]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d001      	beq.n	8004358 <Load_EEPROM+0x3c>
		return retVal;
 8004354:	7ffb      	ldrb	r3, [r7, #31]
 8004356:	e3f3      	b.n	8004b40 <Load_EEPROM+0x824>

	__BUFFER_TO_FREQ(buffer[0], perMsg[ANALOG_1_4]);
 8004358:	7b3b      	ldrb	r3, [r7, #12]
 800435a:	3b01      	subs	r3, #1
 800435c:	2b0a      	cmp	r3, #10
 800435e:	d847      	bhi.n	80043f0 <Load_EEPROM+0xd4>
 8004360:	a201      	add	r2, pc, #4	; (adr r2, 8004368 <Load_EEPROM+0x4c>)
 8004362:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004366:	bf00      	nop
 8004368:	08004395 	.word	0x08004395
 800436c:	0800439f 	.word	0x0800439f
 8004370:	080043a9 	.word	0x080043a9
 8004374:	080043b1 	.word	0x080043b1
 8004378:	080043b9 	.word	0x080043b9
 800437c:	080043c1 	.word	0x080043c1
 8004380:	080043c9 	.word	0x080043c9
 8004384:	080043d1 	.word	0x080043d1
 8004388:	080043d9 	.word	0x080043d9
 800438c:	080043e1 	.word	0x080043e1
 8004390:	080043e9 	.word	0x080043e9
 8004394:	4ba8      	ldr	r3, [pc, #672]	; (8004638 <Load_EEPROM+0x31c>)
 8004396:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800439a:	801a      	strh	r2, [r3, #0]
 800439c:	e02b      	b.n	80043f6 <Load_EEPROM+0xda>
 800439e:	4ba6      	ldr	r3, [pc, #664]	; (8004638 <Load_EEPROM+0x31c>)
 80043a0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80043a4:	801a      	strh	r2, [r3, #0]
 80043a6:	e026      	b.n	80043f6 <Load_EEPROM+0xda>
 80043a8:	4ba3      	ldr	r3, [pc, #652]	; (8004638 <Load_EEPROM+0x31c>)
 80043aa:	22c8      	movs	r2, #200	; 0xc8
 80043ac:	801a      	strh	r2, [r3, #0]
 80043ae:	e022      	b.n	80043f6 <Load_EEPROM+0xda>
 80043b0:	4ba1      	ldr	r3, [pc, #644]	; (8004638 <Load_EEPROM+0x31c>)
 80043b2:	2264      	movs	r2, #100	; 0x64
 80043b4:	801a      	strh	r2, [r3, #0]
 80043b6:	e01e      	b.n	80043f6 <Load_EEPROM+0xda>
 80043b8:	4b9f      	ldr	r3, [pc, #636]	; (8004638 <Load_EEPROM+0x31c>)
 80043ba:	2232      	movs	r2, #50	; 0x32
 80043bc:	801a      	strh	r2, [r3, #0]
 80043be:	e01a      	b.n	80043f6 <Load_EEPROM+0xda>
 80043c0:	4b9d      	ldr	r3, [pc, #628]	; (8004638 <Load_EEPROM+0x31c>)
 80043c2:	2228      	movs	r2, #40	; 0x28
 80043c4:	801a      	strh	r2, [r3, #0]
 80043c6:	e016      	b.n	80043f6 <Load_EEPROM+0xda>
 80043c8:	4b9b      	ldr	r3, [pc, #620]	; (8004638 <Load_EEPROM+0x31c>)
 80043ca:	2214      	movs	r2, #20
 80043cc:	801a      	strh	r2, [r3, #0]
 80043ce:	e012      	b.n	80043f6 <Load_EEPROM+0xda>
 80043d0:	4b99      	ldr	r3, [pc, #612]	; (8004638 <Load_EEPROM+0x31c>)
 80043d2:	220a      	movs	r2, #10
 80043d4:	801a      	strh	r2, [r3, #0]
 80043d6:	e00e      	b.n	80043f6 <Load_EEPROM+0xda>
 80043d8:	4b97      	ldr	r3, [pc, #604]	; (8004638 <Load_EEPROM+0x31c>)
 80043da:	2205      	movs	r2, #5
 80043dc:	801a      	strh	r2, [r3, #0]
 80043de:	e00a      	b.n	80043f6 <Load_EEPROM+0xda>
 80043e0:	4b95      	ldr	r3, [pc, #596]	; (8004638 <Load_EEPROM+0x31c>)
 80043e2:	2204      	movs	r2, #4
 80043e4:	801a      	strh	r2, [r3, #0]
 80043e6:	e006      	b.n	80043f6 <Load_EEPROM+0xda>
 80043e8:	4b93      	ldr	r3, [pc, #588]	; (8004638 <Load_EEPROM+0x31c>)
 80043ea:	2202      	movs	r2, #2
 80043ec:	801a      	strh	r2, [r3, #0]
 80043ee:	e002      	b.n	80043f6 <Load_EEPROM+0xda>
 80043f0:	4b91      	ldr	r3, [pc, #580]	; (8004638 <Load_EEPROM+0x31c>)
 80043f2:	2200      	movs	r2, #0
 80043f4:	801a      	strh	r2, [r3, #0]
 80043f6:	bf00      	nop
	__BUFFER_TO_FREQ(buffer[1], perMsg[ANALOG_5_8]);
 80043f8:	7b7b      	ldrb	r3, [r7, #13]
 80043fa:	3b01      	subs	r3, #1
 80043fc:	2b0a      	cmp	r3, #10
 80043fe:	d847      	bhi.n	8004490 <Load_EEPROM+0x174>
 8004400:	a201      	add	r2, pc, #4	; (adr r2, 8004408 <Load_EEPROM+0xec>)
 8004402:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004406:	bf00      	nop
 8004408:	08004435 	.word	0x08004435
 800440c:	0800443f 	.word	0x0800443f
 8004410:	08004449 	.word	0x08004449
 8004414:	08004451 	.word	0x08004451
 8004418:	08004459 	.word	0x08004459
 800441c:	08004461 	.word	0x08004461
 8004420:	08004469 	.word	0x08004469
 8004424:	08004471 	.word	0x08004471
 8004428:	08004479 	.word	0x08004479
 800442c:	08004481 	.word	0x08004481
 8004430:	08004489 	.word	0x08004489
 8004434:	4b80      	ldr	r3, [pc, #512]	; (8004638 <Load_EEPROM+0x31c>)
 8004436:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800443a:	805a      	strh	r2, [r3, #2]
 800443c:	e02b      	b.n	8004496 <Load_EEPROM+0x17a>
 800443e:	4b7e      	ldr	r3, [pc, #504]	; (8004638 <Load_EEPROM+0x31c>)
 8004440:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8004444:	805a      	strh	r2, [r3, #2]
 8004446:	e026      	b.n	8004496 <Load_EEPROM+0x17a>
 8004448:	4b7b      	ldr	r3, [pc, #492]	; (8004638 <Load_EEPROM+0x31c>)
 800444a:	22c8      	movs	r2, #200	; 0xc8
 800444c:	805a      	strh	r2, [r3, #2]
 800444e:	e022      	b.n	8004496 <Load_EEPROM+0x17a>
 8004450:	4b79      	ldr	r3, [pc, #484]	; (8004638 <Load_EEPROM+0x31c>)
 8004452:	2264      	movs	r2, #100	; 0x64
 8004454:	805a      	strh	r2, [r3, #2]
 8004456:	e01e      	b.n	8004496 <Load_EEPROM+0x17a>
 8004458:	4b77      	ldr	r3, [pc, #476]	; (8004638 <Load_EEPROM+0x31c>)
 800445a:	2232      	movs	r2, #50	; 0x32
 800445c:	805a      	strh	r2, [r3, #2]
 800445e:	e01a      	b.n	8004496 <Load_EEPROM+0x17a>
 8004460:	4b75      	ldr	r3, [pc, #468]	; (8004638 <Load_EEPROM+0x31c>)
 8004462:	2228      	movs	r2, #40	; 0x28
 8004464:	805a      	strh	r2, [r3, #2]
 8004466:	e016      	b.n	8004496 <Load_EEPROM+0x17a>
 8004468:	4b73      	ldr	r3, [pc, #460]	; (8004638 <Load_EEPROM+0x31c>)
 800446a:	2214      	movs	r2, #20
 800446c:	805a      	strh	r2, [r3, #2]
 800446e:	e012      	b.n	8004496 <Load_EEPROM+0x17a>
 8004470:	4b71      	ldr	r3, [pc, #452]	; (8004638 <Load_EEPROM+0x31c>)
 8004472:	220a      	movs	r2, #10
 8004474:	805a      	strh	r2, [r3, #2]
 8004476:	e00e      	b.n	8004496 <Load_EEPROM+0x17a>
 8004478:	4b6f      	ldr	r3, [pc, #444]	; (8004638 <Load_EEPROM+0x31c>)
 800447a:	2205      	movs	r2, #5
 800447c:	805a      	strh	r2, [r3, #2]
 800447e:	e00a      	b.n	8004496 <Load_EEPROM+0x17a>
 8004480:	4b6d      	ldr	r3, [pc, #436]	; (8004638 <Load_EEPROM+0x31c>)
 8004482:	2204      	movs	r2, #4
 8004484:	805a      	strh	r2, [r3, #2]
 8004486:	e006      	b.n	8004496 <Load_EEPROM+0x17a>
 8004488:	4b6b      	ldr	r3, [pc, #428]	; (8004638 <Load_EEPROM+0x31c>)
 800448a:	2202      	movs	r2, #2
 800448c:	805a      	strh	r2, [r3, #2]
 800448e:	e002      	b.n	8004496 <Load_EEPROM+0x17a>
 8004490:	4b69      	ldr	r3, [pc, #420]	; (8004638 <Load_EEPROM+0x31c>)
 8004492:	2200      	movs	r2, #0
 8004494:	805a      	strh	r2, [r3, #2]
 8004496:	bf00      	nop
	__BUFFER_TO_FREQ(buffer[2], perMsg[ANALOG_9_12]);
 8004498:	7bbb      	ldrb	r3, [r7, #14]
 800449a:	3b01      	subs	r3, #1
 800449c:	2b0a      	cmp	r3, #10
 800449e:	d847      	bhi.n	8004530 <Load_EEPROM+0x214>
 80044a0:	a201      	add	r2, pc, #4	; (adr r2, 80044a8 <Load_EEPROM+0x18c>)
 80044a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044a6:	bf00      	nop
 80044a8:	080044d5 	.word	0x080044d5
 80044ac:	080044df 	.word	0x080044df
 80044b0:	080044e9 	.word	0x080044e9
 80044b4:	080044f1 	.word	0x080044f1
 80044b8:	080044f9 	.word	0x080044f9
 80044bc:	08004501 	.word	0x08004501
 80044c0:	08004509 	.word	0x08004509
 80044c4:	08004511 	.word	0x08004511
 80044c8:	08004519 	.word	0x08004519
 80044cc:	08004521 	.word	0x08004521
 80044d0:	08004529 	.word	0x08004529
 80044d4:	4b58      	ldr	r3, [pc, #352]	; (8004638 <Load_EEPROM+0x31c>)
 80044d6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80044da:	809a      	strh	r2, [r3, #4]
 80044dc:	e02b      	b.n	8004536 <Load_EEPROM+0x21a>
 80044de:	4b56      	ldr	r3, [pc, #344]	; (8004638 <Load_EEPROM+0x31c>)
 80044e0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80044e4:	809a      	strh	r2, [r3, #4]
 80044e6:	e026      	b.n	8004536 <Load_EEPROM+0x21a>
 80044e8:	4b53      	ldr	r3, [pc, #332]	; (8004638 <Load_EEPROM+0x31c>)
 80044ea:	22c8      	movs	r2, #200	; 0xc8
 80044ec:	809a      	strh	r2, [r3, #4]
 80044ee:	e022      	b.n	8004536 <Load_EEPROM+0x21a>
 80044f0:	4b51      	ldr	r3, [pc, #324]	; (8004638 <Load_EEPROM+0x31c>)
 80044f2:	2264      	movs	r2, #100	; 0x64
 80044f4:	809a      	strh	r2, [r3, #4]
 80044f6:	e01e      	b.n	8004536 <Load_EEPROM+0x21a>
 80044f8:	4b4f      	ldr	r3, [pc, #316]	; (8004638 <Load_EEPROM+0x31c>)
 80044fa:	2232      	movs	r2, #50	; 0x32
 80044fc:	809a      	strh	r2, [r3, #4]
 80044fe:	e01a      	b.n	8004536 <Load_EEPROM+0x21a>
 8004500:	4b4d      	ldr	r3, [pc, #308]	; (8004638 <Load_EEPROM+0x31c>)
 8004502:	2228      	movs	r2, #40	; 0x28
 8004504:	809a      	strh	r2, [r3, #4]
 8004506:	e016      	b.n	8004536 <Load_EEPROM+0x21a>
 8004508:	4b4b      	ldr	r3, [pc, #300]	; (8004638 <Load_EEPROM+0x31c>)
 800450a:	2214      	movs	r2, #20
 800450c:	809a      	strh	r2, [r3, #4]
 800450e:	e012      	b.n	8004536 <Load_EEPROM+0x21a>
 8004510:	4b49      	ldr	r3, [pc, #292]	; (8004638 <Load_EEPROM+0x31c>)
 8004512:	220a      	movs	r2, #10
 8004514:	809a      	strh	r2, [r3, #4]
 8004516:	e00e      	b.n	8004536 <Load_EEPROM+0x21a>
 8004518:	4b47      	ldr	r3, [pc, #284]	; (8004638 <Load_EEPROM+0x31c>)
 800451a:	2205      	movs	r2, #5
 800451c:	809a      	strh	r2, [r3, #4]
 800451e:	e00a      	b.n	8004536 <Load_EEPROM+0x21a>
 8004520:	4b45      	ldr	r3, [pc, #276]	; (8004638 <Load_EEPROM+0x31c>)
 8004522:	2204      	movs	r2, #4
 8004524:	809a      	strh	r2, [r3, #4]
 8004526:	e006      	b.n	8004536 <Load_EEPROM+0x21a>
 8004528:	4b43      	ldr	r3, [pc, #268]	; (8004638 <Load_EEPROM+0x31c>)
 800452a:	2202      	movs	r2, #2
 800452c:	809a      	strh	r2, [r3, #4]
 800452e:	e002      	b.n	8004536 <Load_EEPROM+0x21a>
 8004530:	4b41      	ldr	r3, [pc, #260]	; (8004638 <Load_EEPROM+0x31c>)
 8004532:	2200      	movs	r2, #0
 8004534:	809a      	strh	r2, [r3, #4]
 8004536:	bf00      	nop
	__BUFFER_TO_FREQ(buffer[3], perMsg[RTC_MSG]);
 8004538:	7bfb      	ldrb	r3, [r7, #15]
 800453a:	3b01      	subs	r3, #1
 800453c:	2b0a      	cmp	r3, #10
 800453e:	d847      	bhi.n	80045d0 <Load_EEPROM+0x2b4>
 8004540:	a201      	add	r2, pc, #4	; (adr r2, 8004548 <Load_EEPROM+0x22c>)
 8004542:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004546:	bf00      	nop
 8004548:	08004575 	.word	0x08004575
 800454c:	0800457f 	.word	0x0800457f
 8004550:	08004589 	.word	0x08004589
 8004554:	08004591 	.word	0x08004591
 8004558:	08004599 	.word	0x08004599
 800455c:	080045a1 	.word	0x080045a1
 8004560:	080045a9 	.word	0x080045a9
 8004564:	080045b1 	.word	0x080045b1
 8004568:	080045b9 	.word	0x080045b9
 800456c:	080045c1 	.word	0x080045c1
 8004570:	080045c9 	.word	0x080045c9
 8004574:	4b30      	ldr	r3, [pc, #192]	; (8004638 <Load_EEPROM+0x31c>)
 8004576:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800457a:	80da      	strh	r2, [r3, #6]
 800457c:	e02b      	b.n	80045d6 <Load_EEPROM+0x2ba>
 800457e:	4b2e      	ldr	r3, [pc, #184]	; (8004638 <Load_EEPROM+0x31c>)
 8004580:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8004584:	80da      	strh	r2, [r3, #6]
 8004586:	e026      	b.n	80045d6 <Load_EEPROM+0x2ba>
 8004588:	4b2b      	ldr	r3, [pc, #172]	; (8004638 <Load_EEPROM+0x31c>)
 800458a:	22c8      	movs	r2, #200	; 0xc8
 800458c:	80da      	strh	r2, [r3, #6]
 800458e:	e022      	b.n	80045d6 <Load_EEPROM+0x2ba>
 8004590:	4b29      	ldr	r3, [pc, #164]	; (8004638 <Load_EEPROM+0x31c>)
 8004592:	2264      	movs	r2, #100	; 0x64
 8004594:	80da      	strh	r2, [r3, #6]
 8004596:	e01e      	b.n	80045d6 <Load_EEPROM+0x2ba>
 8004598:	4b27      	ldr	r3, [pc, #156]	; (8004638 <Load_EEPROM+0x31c>)
 800459a:	2232      	movs	r2, #50	; 0x32
 800459c:	80da      	strh	r2, [r3, #6]
 800459e:	e01a      	b.n	80045d6 <Load_EEPROM+0x2ba>
 80045a0:	4b25      	ldr	r3, [pc, #148]	; (8004638 <Load_EEPROM+0x31c>)
 80045a2:	2228      	movs	r2, #40	; 0x28
 80045a4:	80da      	strh	r2, [r3, #6]
 80045a6:	e016      	b.n	80045d6 <Load_EEPROM+0x2ba>
 80045a8:	4b23      	ldr	r3, [pc, #140]	; (8004638 <Load_EEPROM+0x31c>)
 80045aa:	2214      	movs	r2, #20
 80045ac:	80da      	strh	r2, [r3, #6]
 80045ae:	e012      	b.n	80045d6 <Load_EEPROM+0x2ba>
 80045b0:	4b21      	ldr	r3, [pc, #132]	; (8004638 <Load_EEPROM+0x31c>)
 80045b2:	220a      	movs	r2, #10
 80045b4:	80da      	strh	r2, [r3, #6]
 80045b6:	e00e      	b.n	80045d6 <Load_EEPROM+0x2ba>
 80045b8:	4b1f      	ldr	r3, [pc, #124]	; (8004638 <Load_EEPROM+0x31c>)
 80045ba:	2205      	movs	r2, #5
 80045bc:	80da      	strh	r2, [r3, #6]
 80045be:	e00a      	b.n	80045d6 <Load_EEPROM+0x2ba>
 80045c0:	4b1d      	ldr	r3, [pc, #116]	; (8004638 <Load_EEPROM+0x31c>)
 80045c2:	2204      	movs	r2, #4
 80045c4:	80da      	strh	r2, [r3, #6]
 80045c6:	e006      	b.n	80045d6 <Load_EEPROM+0x2ba>
 80045c8:	4b1b      	ldr	r3, [pc, #108]	; (8004638 <Load_EEPROM+0x31c>)
 80045ca:	2202      	movs	r2, #2
 80045cc:	80da      	strh	r2, [r3, #6]
 80045ce:	e002      	b.n	80045d6 <Load_EEPROM+0x2ba>
 80045d0:	4b19      	ldr	r3, [pc, #100]	; (8004638 <Load_EEPROM+0x31c>)
 80045d2:	2200      	movs	r2, #0
 80045d4:	80da      	strh	r2, [r3, #6]
 80045d6:	bf00      	nop
	__BUFFER_TO_FREQ(buffer[4], perMsg[VERIFY_MSG]);
 80045d8:	7c3b      	ldrb	r3, [r7, #16]
 80045da:	3b01      	subs	r3, #1
 80045dc:	2b0a      	cmp	r3, #10
 80045de:	d849      	bhi.n	8004674 <Load_EEPROM+0x358>
 80045e0:	a201      	add	r2, pc, #4	; (adr r2, 80045e8 <Load_EEPROM+0x2cc>)
 80045e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045e6:	bf00      	nop
 80045e8:	08004615 	.word	0x08004615
 80045ec:	0800461f 	.word	0x0800461f
 80045f0:	08004629 	.word	0x08004629
 80045f4:	08004631 	.word	0x08004631
 80045f8:	0800463d 	.word	0x0800463d
 80045fc:	08004645 	.word	0x08004645
 8004600:	0800464d 	.word	0x0800464d
 8004604:	08004655 	.word	0x08004655
 8004608:	0800465d 	.word	0x0800465d
 800460c:	08004665 	.word	0x08004665
 8004610:	0800466d 	.word	0x0800466d
 8004614:	4b08      	ldr	r3, [pc, #32]	; (8004638 <Load_EEPROM+0x31c>)
 8004616:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800461a:	811a      	strh	r2, [r3, #8]
 800461c:	e02d      	b.n	800467a <Load_EEPROM+0x35e>
 800461e:	4b06      	ldr	r3, [pc, #24]	; (8004638 <Load_EEPROM+0x31c>)
 8004620:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8004624:	811a      	strh	r2, [r3, #8]
 8004626:	e028      	b.n	800467a <Load_EEPROM+0x35e>
 8004628:	4b03      	ldr	r3, [pc, #12]	; (8004638 <Load_EEPROM+0x31c>)
 800462a:	22c8      	movs	r2, #200	; 0xc8
 800462c:	811a      	strh	r2, [r3, #8]
 800462e:	e024      	b.n	800467a <Load_EEPROM+0x35e>
 8004630:	4b01      	ldr	r3, [pc, #4]	; (8004638 <Load_EEPROM+0x31c>)
 8004632:	2264      	movs	r2, #100	; 0x64
 8004634:	811a      	strh	r2, [r3, #8]
 8004636:	e020      	b.n	800467a <Load_EEPROM+0x35e>
 8004638:	2000266c 	.word	0x2000266c
 800463c:	4ba7      	ldr	r3, [pc, #668]	; (80048dc <Load_EEPROM+0x5c0>)
 800463e:	2232      	movs	r2, #50	; 0x32
 8004640:	811a      	strh	r2, [r3, #8]
 8004642:	e01a      	b.n	800467a <Load_EEPROM+0x35e>
 8004644:	4ba5      	ldr	r3, [pc, #660]	; (80048dc <Load_EEPROM+0x5c0>)
 8004646:	2228      	movs	r2, #40	; 0x28
 8004648:	811a      	strh	r2, [r3, #8]
 800464a:	e016      	b.n	800467a <Load_EEPROM+0x35e>
 800464c:	4ba3      	ldr	r3, [pc, #652]	; (80048dc <Load_EEPROM+0x5c0>)
 800464e:	2214      	movs	r2, #20
 8004650:	811a      	strh	r2, [r3, #8]
 8004652:	e012      	b.n	800467a <Load_EEPROM+0x35e>
 8004654:	4ba1      	ldr	r3, [pc, #644]	; (80048dc <Load_EEPROM+0x5c0>)
 8004656:	220a      	movs	r2, #10
 8004658:	811a      	strh	r2, [r3, #8]
 800465a:	e00e      	b.n	800467a <Load_EEPROM+0x35e>
 800465c:	4b9f      	ldr	r3, [pc, #636]	; (80048dc <Load_EEPROM+0x5c0>)
 800465e:	2205      	movs	r2, #5
 8004660:	811a      	strh	r2, [r3, #8]
 8004662:	e00a      	b.n	800467a <Load_EEPROM+0x35e>
 8004664:	4b9d      	ldr	r3, [pc, #628]	; (80048dc <Load_EEPROM+0x5c0>)
 8004666:	2204      	movs	r2, #4
 8004668:	811a      	strh	r2, [r3, #8]
 800466a:	e006      	b.n	800467a <Load_EEPROM+0x35e>
 800466c:	4b9b      	ldr	r3, [pc, #620]	; (80048dc <Load_EEPROM+0x5c0>)
 800466e:	2202      	movs	r2, #2
 8004670:	811a      	strh	r2, [r3, #8]
 8004672:	e002      	b.n	800467a <Load_EEPROM+0x35e>
 8004674:	4b99      	ldr	r3, [pc, #612]	; (80048dc <Load_EEPROM+0x5c0>)
 8004676:	2200      	movs	r2, #0
 8004678:	811a      	strh	r2, [r3, #8]
 800467a:	bf00      	nop
	__BUFFER_TO_FREQ(buffer[5], perMsg[ECU_SAVE]);
 800467c:	7c7b      	ldrb	r3, [r7, #17]
 800467e:	3b01      	subs	r3, #1
 8004680:	2b0a      	cmp	r3, #10
 8004682:	d847      	bhi.n	8004714 <Load_EEPROM+0x3f8>
 8004684:	a201      	add	r2, pc, #4	; (adr r2, 800468c <Load_EEPROM+0x370>)
 8004686:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800468a:	bf00      	nop
 800468c:	080046b9 	.word	0x080046b9
 8004690:	080046c3 	.word	0x080046c3
 8004694:	080046cd 	.word	0x080046cd
 8004698:	080046d5 	.word	0x080046d5
 800469c:	080046dd 	.word	0x080046dd
 80046a0:	080046e5 	.word	0x080046e5
 80046a4:	080046ed 	.word	0x080046ed
 80046a8:	080046f5 	.word	0x080046f5
 80046ac:	080046fd 	.word	0x080046fd
 80046b0:	08004705 	.word	0x08004705
 80046b4:	0800470d 	.word	0x0800470d
 80046b8:	4b88      	ldr	r3, [pc, #544]	; (80048dc <Load_EEPROM+0x5c0>)
 80046ba:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80046be:	819a      	strh	r2, [r3, #12]
 80046c0:	e02b      	b.n	800471a <Load_EEPROM+0x3fe>
 80046c2:	4b86      	ldr	r3, [pc, #536]	; (80048dc <Load_EEPROM+0x5c0>)
 80046c4:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80046c8:	819a      	strh	r2, [r3, #12]
 80046ca:	e026      	b.n	800471a <Load_EEPROM+0x3fe>
 80046cc:	4b83      	ldr	r3, [pc, #524]	; (80048dc <Load_EEPROM+0x5c0>)
 80046ce:	22c8      	movs	r2, #200	; 0xc8
 80046d0:	819a      	strh	r2, [r3, #12]
 80046d2:	e022      	b.n	800471a <Load_EEPROM+0x3fe>
 80046d4:	4b81      	ldr	r3, [pc, #516]	; (80048dc <Load_EEPROM+0x5c0>)
 80046d6:	2264      	movs	r2, #100	; 0x64
 80046d8:	819a      	strh	r2, [r3, #12]
 80046da:	e01e      	b.n	800471a <Load_EEPROM+0x3fe>
 80046dc:	4b7f      	ldr	r3, [pc, #508]	; (80048dc <Load_EEPROM+0x5c0>)
 80046de:	2232      	movs	r2, #50	; 0x32
 80046e0:	819a      	strh	r2, [r3, #12]
 80046e2:	e01a      	b.n	800471a <Load_EEPROM+0x3fe>
 80046e4:	4b7d      	ldr	r3, [pc, #500]	; (80048dc <Load_EEPROM+0x5c0>)
 80046e6:	2228      	movs	r2, #40	; 0x28
 80046e8:	819a      	strh	r2, [r3, #12]
 80046ea:	e016      	b.n	800471a <Load_EEPROM+0x3fe>
 80046ec:	4b7b      	ldr	r3, [pc, #492]	; (80048dc <Load_EEPROM+0x5c0>)
 80046ee:	2214      	movs	r2, #20
 80046f0:	819a      	strh	r2, [r3, #12]
 80046f2:	e012      	b.n	800471a <Load_EEPROM+0x3fe>
 80046f4:	4b79      	ldr	r3, [pc, #484]	; (80048dc <Load_EEPROM+0x5c0>)
 80046f6:	220a      	movs	r2, #10
 80046f8:	819a      	strh	r2, [r3, #12]
 80046fa:	e00e      	b.n	800471a <Load_EEPROM+0x3fe>
 80046fc:	4b77      	ldr	r3, [pc, #476]	; (80048dc <Load_EEPROM+0x5c0>)
 80046fe:	2205      	movs	r2, #5
 8004700:	819a      	strh	r2, [r3, #12]
 8004702:	e00a      	b.n	800471a <Load_EEPROM+0x3fe>
 8004704:	4b75      	ldr	r3, [pc, #468]	; (80048dc <Load_EEPROM+0x5c0>)
 8004706:	2204      	movs	r2, #4
 8004708:	819a      	strh	r2, [r3, #12]
 800470a:	e006      	b.n	800471a <Load_EEPROM+0x3fe>
 800470c:	4b73      	ldr	r3, [pc, #460]	; (80048dc <Load_EEPROM+0x5c0>)
 800470e:	2202      	movs	r2, #2
 8004710:	819a      	strh	r2, [r3, #12]
 8004712:	e002      	b.n	800471a <Load_EEPROM+0x3fe>
 8004714:	4b71      	ldr	r3, [pc, #452]	; (80048dc <Load_EEPROM+0x5c0>)
 8004716:	2200      	movs	r2, #0
 8004718:	819a      	strh	r2, [r3, #12]
 800471a:	bf00      	nop
	__BUFFER_TO_FREQ(buffer[6], perMsg[PDM_SAVE]);
 800471c:	7cbb      	ldrb	r3, [r7, #18]
 800471e:	3b01      	subs	r3, #1
 8004720:	2b0a      	cmp	r3, #10
 8004722:	d847      	bhi.n	80047b4 <Load_EEPROM+0x498>
 8004724:	a201      	add	r2, pc, #4	; (adr r2, 800472c <Load_EEPROM+0x410>)
 8004726:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800472a:	bf00      	nop
 800472c:	08004759 	.word	0x08004759
 8004730:	08004763 	.word	0x08004763
 8004734:	0800476d 	.word	0x0800476d
 8004738:	08004775 	.word	0x08004775
 800473c:	0800477d 	.word	0x0800477d
 8004740:	08004785 	.word	0x08004785
 8004744:	0800478d 	.word	0x0800478d
 8004748:	08004795 	.word	0x08004795
 800474c:	0800479d 	.word	0x0800479d
 8004750:	080047a5 	.word	0x080047a5
 8004754:	080047ad 	.word	0x080047ad
 8004758:	4b60      	ldr	r3, [pc, #384]	; (80048dc <Load_EEPROM+0x5c0>)
 800475a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800475e:	81da      	strh	r2, [r3, #14]
 8004760:	e02b      	b.n	80047ba <Load_EEPROM+0x49e>
 8004762:	4b5e      	ldr	r3, [pc, #376]	; (80048dc <Load_EEPROM+0x5c0>)
 8004764:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8004768:	81da      	strh	r2, [r3, #14]
 800476a:	e026      	b.n	80047ba <Load_EEPROM+0x49e>
 800476c:	4b5b      	ldr	r3, [pc, #364]	; (80048dc <Load_EEPROM+0x5c0>)
 800476e:	22c8      	movs	r2, #200	; 0xc8
 8004770:	81da      	strh	r2, [r3, #14]
 8004772:	e022      	b.n	80047ba <Load_EEPROM+0x49e>
 8004774:	4b59      	ldr	r3, [pc, #356]	; (80048dc <Load_EEPROM+0x5c0>)
 8004776:	2264      	movs	r2, #100	; 0x64
 8004778:	81da      	strh	r2, [r3, #14]
 800477a:	e01e      	b.n	80047ba <Load_EEPROM+0x49e>
 800477c:	4b57      	ldr	r3, [pc, #348]	; (80048dc <Load_EEPROM+0x5c0>)
 800477e:	2232      	movs	r2, #50	; 0x32
 8004780:	81da      	strh	r2, [r3, #14]
 8004782:	e01a      	b.n	80047ba <Load_EEPROM+0x49e>
 8004784:	4b55      	ldr	r3, [pc, #340]	; (80048dc <Load_EEPROM+0x5c0>)
 8004786:	2228      	movs	r2, #40	; 0x28
 8004788:	81da      	strh	r2, [r3, #14]
 800478a:	e016      	b.n	80047ba <Load_EEPROM+0x49e>
 800478c:	4b53      	ldr	r3, [pc, #332]	; (80048dc <Load_EEPROM+0x5c0>)
 800478e:	2214      	movs	r2, #20
 8004790:	81da      	strh	r2, [r3, #14]
 8004792:	e012      	b.n	80047ba <Load_EEPROM+0x49e>
 8004794:	4b51      	ldr	r3, [pc, #324]	; (80048dc <Load_EEPROM+0x5c0>)
 8004796:	220a      	movs	r2, #10
 8004798:	81da      	strh	r2, [r3, #14]
 800479a:	e00e      	b.n	80047ba <Load_EEPROM+0x49e>
 800479c:	4b4f      	ldr	r3, [pc, #316]	; (80048dc <Load_EEPROM+0x5c0>)
 800479e:	2205      	movs	r2, #5
 80047a0:	81da      	strh	r2, [r3, #14]
 80047a2:	e00a      	b.n	80047ba <Load_EEPROM+0x49e>
 80047a4:	4b4d      	ldr	r3, [pc, #308]	; (80048dc <Load_EEPROM+0x5c0>)
 80047a6:	2204      	movs	r2, #4
 80047a8:	81da      	strh	r2, [r3, #14]
 80047aa:	e006      	b.n	80047ba <Load_EEPROM+0x49e>
 80047ac:	4b4b      	ldr	r3, [pc, #300]	; (80048dc <Load_EEPROM+0x5c0>)
 80047ae:	2202      	movs	r2, #2
 80047b0:	81da      	strh	r2, [r3, #14]
 80047b2:	e002      	b.n	80047ba <Load_EEPROM+0x49e>
 80047b4:	4b49      	ldr	r3, [pc, #292]	; (80048dc <Load_EEPROM+0x5c0>)
 80047b6:	2200      	movs	r2, #0
 80047b8:	81da      	strh	r2, [r3, #14]
 80047ba:	bf00      	nop
	__BUFFER_TO_FREQ(buffer[7], perCAN[ANALOG_1_4]);
 80047bc:	7cfb      	ldrb	r3, [r7, #19]
 80047be:	3b01      	subs	r3, #1
 80047c0:	2b0a      	cmp	r3, #10
 80047c2:	d847      	bhi.n	8004854 <Load_EEPROM+0x538>
 80047c4:	a201      	add	r2, pc, #4	; (adr r2, 80047cc <Load_EEPROM+0x4b0>)
 80047c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047ca:	bf00      	nop
 80047cc:	080047f9 	.word	0x080047f9
 80047d0:	08004803 	.word	0x08004803
 80047d4:	0800480d 	.word	0x0800480d
 80047d8:	08004815 	.word	0x08004815
 80047dc:	0800481d 	.word	0x0800481d
 80047e0:	08004825 	.word	0x08004825
 80047e4:	0800482d 	.word	0x0800482d
 80047e8:	08004835 	.word	0x08004835
 80047ec:	0800483d 	.word	0x0800483d
 80047f0:	08004845 	.word	0x08004845
 80047f4:	0800484d 	.word	0x0800484d
 80047f8:	4b39      	ldr	r3, [pc, #228]	; (80048e0 <Load_EEPROM+0x5c4>)
 80047fa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80047fe:	801a      	strh	r2, [r3, #0]
 8004800:	e02b      	b.n	800485a <Load_EEPROM+0x53e>
 8004802:	4b37      	ldr	r3, [pc, #220]	; (80048e0 <Load_EEPROM+0x5c4>)
 8004804:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8004808:	801a      	strh	r2, [r3, #0]
 800480a:	e026      	b.n	800485a <Load_EEPROM+0x53e>
 800480c:	4b34      	ldr	r3, [pc, #208]	; (80048e0 <Load_EEPROM+0x5c4>)
 800480e:	22c8      	movs	r2, #200	; 0xc8
 8004810:	801a      	strh	r2, [r3, #0]
 8004812:	e022      	b.n	800485a <Load_EEPROM+0x53e>
 8004814:	4b32      	ldr	r3, [pc, #200]	; (80048e0 <Load_EEPROM+0x5c4>)
 8004816:	2264      	movs	r2, #100	; 0x64
 8004818:	801a      	strh	r2, [r3, #0]
 800481a:	e01e      	b.n	800485a <Load_EEPROM+0x53e>
 800481c:	4b30      	ldr	r3, [pc, #192]	; (80048e0 <Load_EEPROM+0x5c4>)
 800481e:	2232      	movs	r2, #50	; 0x32
 8004820:	801a      	strh	r2, [r3, #0]
 8004822:	e01a      	b.n	800485a <Load_EEPROM+0x53e>
 8004824:	4b2e      	ldr	r3, [pc, #184]	; (80048e0 <Load_EEPROM+0x5c4>)
 8004826:	2228      	movs	r2, #40	; 0x28
 8004828:	801a      	strh	r2, [r3, #0]
 800482a:	e016      	b.n	800485a <Load_EEPROM+0x53e>
 800482c:	4b2c      	ldr	r3, [pc, #176]	; (80048e0 <Load_EEPROM+0x5c4>)
 800482e:	2214      	movs	r2, #20
 8004830:	801a      	strh	r2, [r3, #0]
 8004832:	e012      	b.n	800485a <Load_EEPROM+0x53e>
 8004834:	4b2a      	ldr	r3, [pc, #168]	; (80048e0 <Load_EEPROM+0x5c4>)
 8004836:	220a      	movs	r2, #10
 8004838:	801a      	strh	r2, [r3, #0]
 800483a:	e00e      	b.n	800485a <Load_EEPROM+0x53e>
 800483c:	4b28      	ldr	r3, [pc, #160]	; (80048e0 <Load_EEPROM+0x5c4>)
 800483e:	2205      	movs	r2, #5
 8004840:	801a      	strh	r2, [r3, #0]
 8004842:	e00a      	b.n	800485a <Load_EEPROM+0x53e>
 8004844:	4b26      	ldr	r3, [pc, #152]	; (80048e0 <Load_EEPROM+0x5c4>)
 8004846:	2204      	movs	r2, #4
 8004848:	801a      	strh	r2, [r3, #0]
 800484a:	e006      	b.n	800485a <Load_EEPROM+0x53e>
 800484c:	4b24      	ldr	r3, [pc, #144]	; (80048e0 <Load_EEPROM+0x5c4>)
 800484e:	2202      	movs	r2, #2
 8004850:	801a      	strh	r2, [r3, #0]
 8004852:	e002      	b.n	800485a <Load_EEPROM+0x53e>
 8004854:	4b22      	ldr	r3, [pc, #136]	; (80048e0 <Load_EEPROM+0x5c4>)
 8004856:	2200      	movs	r2, #0
 8004858:	801a      	strh	r2, [r3, #0]
 800485a:	bf00      	nop
	__BUFFER_TO_FREQ(buffer[8], perCAN[ANALOG_5_8]);
 800485c:	7d3b      	ldrb	r3, [r7, #20]
 800485e:	3b01      	subs	r3, #1
 8004860:	2b0a      	cmp	r3, #10
 8004862:	d84b      	bhi.n	80048fc <Load_EEPROM+0x5e0>
 8004864:	a201      	add	r2, pc, #4	; (adr r2, 800486c <Load_EEPROM+0x550>)
 8004866:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800486a:	bf00      	nop
 800486c:	08004899 	.word	0x08004899
 8004870:	080048a3 	.word	0x080048a3
 8004874:	080048ad 	.word	0x080048ad
 8004878:	080048b5 	.word	0x080048b5
 800487c:	080048bd 	.word	0x080048bd
 8004880:	080048c5 	.word	0x080048c5
 8004884:	080048cd 	.word	0x080048cd
 8004888:	080048d5 	.word	0x080048d5
 800488c:	080048e5 	.word	0x080048e5
 8004890:	080048ed 	.word	0x080048ed
 8004894:	080048f5 	.word	0x080048f5
 8004898:	4b11      	ldr	r3, [pc, #68]	; (80048e0 <Load_EEPROM+0x5c4>)
 800489a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800489e:	805a      	strh	r2, [r3, #2]
 80048a0:	e02f      	b.n	8004902 <Load_EEPROM+0x5e6>
 80048a2:	4b0f      	ldr	r3, [pc, #60]	; (80048e0 <Load_EEPROM+0x5c4>)
 80048a4:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80048a8:	805a      	strh	r2, [r3, #2]
 80048aa:	e02a      	b.n	8004902 <Load_EEPROM+0x5e6>
 80048ac:	4b0c      	ldr	r3, [pc, #48]	; (80048e0 <Load_EEPROM+0x5c4>)
 80048ae:	22c8      	movs	r2, #200	; 0xc8
 80048b0:	805a      	strh	r2, [r3, #2]
 80048b2:	e026      	b.n	8004902 <Load_EEPROM+0x5e6>
 80048b4:	4b0a      	ldr	r3, [pc, #40]	; (80048e0 <Load_EEPROM+0x5c4>)
 80048b6:	2264      	movs	r2, #100	; 0x64
 80048b8:	805a      	strh	r2, [r3, #2]
 80048ba:	e022      	b.n	8004902 <Load_EEPROM+0x5e6>
 80048bc:	4b08      	ldr	r3, [pc, #32]	; (80048e0 <Load_EEPROM+0x5c4>)
 80048be:	2232      	movs	r2, #50	; 0x32
 80048c0:	805a      	strh	r2, [r3, #2]
 80048c2:	e01e      	b.n	8004902 <Load_EEPROM+0x5e6>
 80048c4:	4b06      	ldr	r3, [pc, #24]	; (80048e0 <Load_EEPROM+0x5c4>)
 80048c6:	2228      	movs	r2, #40	; 0x28
 80048c8:	805a      	strh	r2, [r3, #2]
 80048ca:	e01a      	b.n	8004902 <Load_EEPROM+0x5e6>
 80048cc:	4b04      	ldr	r3, [pc, #16]	; (80048e0 <Load_EEPROM+0x5c4>)
 80048ce:	2214      	movs	r2, #20
 80048d0:	805a      	strh	r2, [r3, #2]
 80048d2:	e016      	b.n	8004902 <Load_EEPROM+0x5e6>
 80048d4:	4b02      	ldr	r3, [pc, #8]	; (80048e0 <Load_EEPROM+0x5c4>)
 80048d6:	220a      	movs	r2, #10
 80048d8:	805a      	strh	r2, [r3, #2]
 80048da:	e012      	b.n	8004902 <Load_EEPROM+0x5e6>
 80048dc:	2000266c 	.word	0x2000266c
 80048e0:	20002660 	.word	0x20002660
 80048e4:	4b98      	ldr	r3, [pc, #608]	; (8004b48 <Load_EEPROM+0x82c>)
 80048e6:	2205      	movs	r2, #5
 80048e8:	805a      	strh	r2, [r3, #2]
 80048ea:	e00a      	b.n	8004902 <Load_EEPROM+0x5e6>
 80048ec:	4b96      	ldr	r3, [pc, #600]	; (8004b48 <Load_EEPROM+0x82c>)
 80048ee:	2204      	movs	r2, #4
 80048f0:	805a      	strh	r2, [r3, #2]
 80048f2:	e006      	b.n	8004902 <Load_EEPROM+0x5e6>
 80048f4:	4b94      	ldr	r3, [pc, #592]	; (8004b48 <Load_EEPROM+0x82c>)
 80048f6:	2202      	movs	r2, #2
 80048f8:	805a      	strh	r2, [r3, #2]
 80048fa:	e002      	b.n	8004902 <Load_EEPROM+0x5e6>
 80048fc:	4b92      	ldr	r3, [pc, #584]	; (8004b48 <Load_EEPROM+0x82c>)
 80048fe:	2200      	movs	r2, #0
 8004900:	805a      	strh	r2, [r3, #2]
 8004902:	bf00      	nop
	__BUFFER_TO_FREQ(buffer[9], perCAN[ANALOG_9_12]);
 8004904:	7d7b      	ldrb	r3, [r7, #21]
 8004906:	3b01      	subs	r3, #1
 8004908:	2b0a      	cmp	r3, #10
 800490a:	d847      	bhi.n	800499c <Load_EEPROM+0x680>
 800490c:	a201      	add	r2, pc, #4	; (adr r2, 8004914 <Load_EEPROM+0x5f8>)
 800490e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004912:	bf00      	nop
 8004914:	08004941 	.word	0x08004941
 8004918:	0800494b 	.word	0x0800494b
 800491c:	08004955 	.word	0x08004955
 8004920:	0800495d 	.word	0x0800495d
 8004924:	08004965 	.word	0x08004965
 8004928:	0800496d 	.word	0x0800496d
 800492c:	08004975 	.word	0x08004975
 8004930:	0800497d 	.word	0x0800497d
 8004934:	08004985 	.word	0x08004985
 8004938:	0800498d 	.word	0x0800498d
 800493c:	08004995 	.word	0x08004995
 8004940:	4b81      	ldr	r3, [pc, #516]	; (8004b48 <Load_EEPROM+0x82c>)
 8004942:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004946:	809a      	strh	r2, [r3, #4]
 8004948:	e02b      	b.n	80049a2 <Load_EEPROM+0x686>
 800494a:	4b7f      	ldr	r3, [pc, #508]	; (8004b48 <Load_EEPROM+0x82c>)
 800494c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8004950:	809a      	strh	r2, [r3, #4]
 8004952:	e026      	b.n	80049a2 <Load_EEPROM+0x686>
 8004954:	4b7c      	ldr	r3, [pc, #496]	; (8004b48 <Load_EEPROM+0x82c>)
 8004956:	22c8      	movs	r2, #200	; 0xc8
 8004958:	809a      	strh	r2, [r3, #4]
 800495a:	e022      	b.n	80049a2 <Load_EEPROM+0x686>
 800495c:	4b7a      	ldr	r3, [pc, #488]	; (8004b48 <Load_EEPROM+0x82c>)
 800495e:	2264      	movs	r2, #100	; 0x64
 8004960:	809a      	strh	r2, [r3, #4]
 8004962:	e01e      	b.n	80049a2 <Load_EEPROM+0x686>
 8004964:	4b78      	ldr	r3, [pc, #480]	; (8004b48 <Load_EEPROM+0x82c>)
 8004966:	2232      	movs	r2, #50	; 0x32
 8004968:	809a      	strh	r2, [r3, #4]
 800496a:	e01a      	b.n	80049a2 <Load_EEPROM+0x686>
 800496c:	4b76      	ldr	r3, [pc, #472]	; (8004b48 <Load_EEPROM+0x82c>)
 800496e:	2228      	movs	r2, #40	; 0x28
 8004970:	809a      	strh	r2, [r3, #4]
 8004972:	e016      	b.n	80049a2 <Load_EEPROM+0x686>
 8004974:	4b74      	ldr	r3, [pc, #464]	; (8004b48 <Load_EEPROM+0x82c>)
 8004976:	2214      	movs	r2, #20
 8004978:	809a      	strh	r2, [r3, #4]
 800497a:	e012      	b.n	80049a2 <Load_EEPROM+0x686>
 800497c:	4b72      	ldr	r3, [pc, #456]	; (8004b48 <Load_EEPROM+0x82c>)
 800497e:	220a      	movs	r2, #10
 8004980:	809a      	strh	r2, [r3, #4]
 8004982:	e00e      	b.n	80049a2 <Load_EEPROM+0x686>
 8004984:	4b70      	ldr	r3, [pc, #448]	; (8004b48 <Load_EEPROM+0x82c>)
 8004986:	2205      	movs	r2, #5
 8004988:	809a      	strh	r2, [r3, #4]
 800498a:	e00a      	b.n	80049a2 <Load_EEPROM+0x686>
 800498c:	4b6e      	ldr	r3, [pc, #440]	; (8004b48 <Load_EEPROM+0x82c>)
 800498e:	2204      	movs	r2, #4
 8004990:	809a      	strh	r2, [r3, #4]
 8004992:	e006      	b.n	80049a2 <Load_EEPROM+0x686>
 8004994:	4b6c      	ldr	r3, [pc, #432]	; (8004b48 <Load_EEPROM+0x82c>)
 8004996:	2202      	movs	r2, #2
 8004998:	809a      	strh	r2, [r3, #4]
 800499a:	e002      	b.n	80049a2 <Load_EEPROM+0x686>
 800499c:	4b6a      	ldr	r3, [pc, #424]	; (8004b48 <Load_EEPROM+0x82c>)
 800499e:	2200      	movs	r2, #0
 80049a0:	809a      	strh	r2, [r3, #4]
 80049a2:	bf00      	nop
	__BUFFER_TO_FREQ(buffer[10], perCAN[RTC_MSG]);
 80049a4:	7dbb      	ldrb	r3, [r7, #22]
 80049a6:	3b01      	subs	r3, #1
 80049a8:	2b0a      	cmp	r3, #10
 80049aa:	d847      	bhi.n	8004a3c <Load_EEPROM+0x720>
 80049ac:	a201      	add	r2, pc, #4	; (adr r2, 80049b4 <Load_EEPROM+0x698>)
 80049ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049b2:	bf00      	nop
 80049b4:	080049e1 	.word	0x080049e1
 80049b8:	080049eb 	.word	0x080049eb
 80049bc:	080049f5 	.word	0x080049f5
 80049c0:	080049fd 	.word	0x080049fd
 80049c4:	08004a05 	.word	0x08004a05
 80049c8:	08004a0d 	.word	0x08004a0d
 80049cc:	08004a15 	.word	0x08004a15
 80049d0:	08004a1d 	.word	0x08004a1d
 80049d4:	08004a25 	.word	0x08004a25
 80049d8:	08004a2d 	.word	0x08004a2d
 80049dc:	08004a35 	.word	0x08004a35
 80049e0:	4b59      	ldr	r3, [pc, #356]	; (8004b48 <Load_EEPROM+0x82c>)
 80049e2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80049e6:	80da      	strh	r2, [r3, #6]
 80049e8:	e02b      	b.n	8004a42 <Load_EEPROM+0x726>
 80049ea:	4b57      	ldr	r3, [pc, #348]	; (8004b48 <Load_EEPROM+0x82c>)
 80049ec:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80049f0:	80da      	strh	r2, [r3, #6]
 80049f2:	e026      	b.n	8004a42 <Load_EEPROM+0x726>
 80049f4:	4b54      	ldr	r3, [pc, #336]	; (8004b48 <Load_EEPROM+0x82c>)
 80049f6:	22c8      	movs	r2, #200	; 0xc8
 80049f8:	80da      	strh	r2, [r3, #6]
 80049fa:	e022      	b.n	8004a42 <Load_EEPROM+0x726>
 80049fc:	4b52      	ldr	r3, [pc, #328]	; (8004b48 <Load_EEPROM+0x82c>)
 80049fe:	2264      	movs	r2, #100	; 0x64
 8004a00:	80da      	strh	r2, [r3, #6]
 8004a02:	e01e      	b.n	8004a42 <Load_EEPROM+0x726>
 8004a04:	4b50      	ldr	r3, [pc, #320]	; (8004b48 <Load_EEPROM+0x82c>)
 8004a06:	2232      	movs	r2, #50	; 0x32
 8004a08:	80da      	strh	r2, [r3, #6]
 8004a0a:	e01a      	b.n	8004a42 <Load_EEPROM+0x726>
 8004a0c:	4b4e      	ldr	r3, [pc, #312]	; (8004b48 <Load_EEPROM+0x82c>)
 8004a0e:	2228      	movs	r2, #40	; 0x28
 8004a10:	80da      	strh	r2, [r3, #6]
 8004a12:	e016      	b.n	8004a42 <Load_EEPROM+0x726>
 8004a14:	4b4c      	ldr	r3, [pc, #304]	; (8004b48 <Load_EEPROM+0x82c>)
 8004a16:	2214      	movs	r2, #20
 8004a18:	80da      	strh	r2, [r3, #6]
 8004a1a:	e012      	b.n	8004a42 <Load_EEPROM+0x726>
 8004a1c:	4b4a      	ldr	r3, [pc, #296]	; (8004b48 <Load_EEPROM+0x82c>)
 8004a1e:	220a      	movs	r2, #10
 8004a20:	80da      	strh	r2, [r3, #6]
 8004a22:	e00e      	b.n	8004a42 <Load_EEPROM+0x726>
 8004a24:	4b48      	ldr	r3, [pc, #288]	; (8004b48 <Load_EEPROM+0x82c>)
 8004a26:	2205      	movs	r2, #5
 8004a28:	80da      	strh	r2, [r3, #6]
 8004a2a:	e00a      	b.n	8004a42 <Load_EEPROM+0x726>
 8004a2c:	4b46      	ldr	r3, [pc, #280]	; (8004b48 <Load_EEPROM+0x82c>)
 8004a2e:	2204      	movs	r2, #4
 8004a30:	80da      	strh	r2, [r3, #6]
 8004a32:	e006      	b.n	8004a42 <Load_EEPROM+0x726>
 8004a34:	4b44      	ldr	r3, [pc, #272]	; (8004b48 <Load_EEPROM+0x82c>)
 8004a36:	2202      	movs	r2, #2
 8004a38:	80da      	strh	r2, [r3, #6]
 8004a3a:	e002      	b.n	8004a42 <Load_EEPROM+0x726>
 8004a3c:	4b42      	ldr	r3, [pc, #264]	; (8004b48 <Load_EEPROM+0x82c>)
 8004a3e:	2200      	movs	r2, #0
 8004a40:	80da      	strh	r2, [r3, #6]
 8004a42:	bf00      	nop
	__BUFFER_TO_FREQ(buffer[11], perCAN[VERIFY_MSG]);
 8004a44:	7dfb      	ldrb	r3, [r7, #23]
 8004a46:	3b01      	subs	r3, #1
 8004a48:	2b0a      	cmp	r3, #10
 8004a4a:	d847      	bhi.n	8004adc <Load_EEPROM+0x7c0>
 8004a4c:	a201      	add	r2, pc, #4	; (adr r2, 8004a54 <Load_EEPROM+0x738>)
 8004a4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a52:	bf00      	nop
 8004a54:	08004a81 	.word	0x08004a81
 8004a58:	08004a8b 	.word	0x08004a8b
 8004a5c:	08004a95 	.word	0x08004a95
 8004a60:	08004a9d 	.word	0x08004a9d
 8004a64:	08004aa5 	.word	0x08004aa5
 8004a68:	08004aad 	.word	0x08004aad
 8004a6c:	08004ab5 	.word	0x08004ab5
 8004a70:	08004abd 	.word	0x08004abd
 8004a74:	08004ac5 	.word	0x08004ac5
 8004a78:	08004acd 	.word	0x08004acd
 8004a7c:	08004ad5 	.word	0x08004ad5
 8004a80:	4b31      	ldr	r3, [pc, #196]	; (8004b48 <Load_EEPROM+0x82c>)
 8004a82:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004a86:	811a      	strh	r2, [r3, #8]
 8004a88:	e02b      	b.n	8004ae2 <Load_EEPROM+0x7c6>
 8004a8a:	4b2f      	ldr	r3, [pc, #188]	; (8004b48 <Load_EEPROM+0x82c>)
 8004a8c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8004a90:	811a      	strh	r2, [r3, #8]
 8004a92:	e026      	b.n	8004ae2 <Load_EEPROM+0x7c6>
 8004a94:	4b2c      	ldr	r3, [pc, #176]	; (8004b48 <Load_EEPROM+0x82c>)
 8004a96:	22c8      	movs	r2, #200	; 0xc8
 8004a98:	811a      	strh	r2, [r3, #8]
 8004a9a:	e022      	b.n	8004ae2 <Load_EEPROM+0x7c6>
 8004a9c:	4b2a      	ldr	r3, [pc, #168]	; (8004b48 <Load_EEPROM+0x82c>)
 8004a9e:	2264      	movs	r2, #100	; 0x64
 8004aa0:	811a      	strh	r2, [r3, #8]
 8004aa2:	e01e      	b.n	8004ae2 <Load_EEPROM+0x7c6>
 8004aa4:	4b28      	ldr	r3, [pc, #160]	; (8004b48 <Load_EEPROM+0x82c>)
 8004aa6:	2232      	movs	r2, #50	; 0x32
 8004aa8:	811a      	strh	r2, [r3, #8]
 8004aaa:	e01a      	b.n	8004ae2 <Load_EEPROM+0x7c6>
 8004aac:	4b26      	ldr	r3, [pc, #152]	; (8004b48 <Load_EEPROM+0x82c>)
 8004aae:	2228      	movs	r2, #40	; 0x28
 8004ab0:	811a      	strh	r2, [r3, #8]
 8004ab2:	e016      	b.n	8004ae2 <Load_EEPROM+0x7c6>
 8004ab4:	4b24      	ldr	r3, [pc, #144]	; (8004b48 <Load_EEPROM+0x82c>)
 8004ab6:	2214      	movs	r2, #20
 8004ab8:	811a      	strh	r2, [r3, #8]
 8004aba:	e012      	b.n	8004ae2 <Load_EEPROM+0x7c6>
 8004abc:	4b22      	ldr	r3, [pc, #136]	; (8004b48 <Load_EEPROM+0x82c>)
 8004abe:	220a      	movs	r2, #10
 8004ac0:	811a      	strh	r2, [r3, #8]
 8004ac2:	e00e      	b.n	8004ae2 <Load_EEPROM+0x7c6>
 8004ac4:	4b20      	ldr	r3, [pc, #128]	; (8004b48 <Load_EEPROM+0x82c>)
 8004ac6:	2205      	movs	r2, #5
 8004ac8:	811a      	strh	r2, [r3, #8]
 8004aca:	e00a      	b.n	8004ae2 <Load_EEPROM+0x7c6>
 8004acc:	4b1e      	ldr	r3, [pc, #120]	; (8004b48 <Load_EEPROM+0x82c>)
 8004ace:	2204      	movs	r2, #4
 8004ad0:	811a      	strh	r2, [r3, #8]
 8004ad2:	e006      	b.n	8004ae2 <Load_EEPROM+0x7c6>
 8004ad4:	4b1c      	ldr	r3, [pc, #112]	; (8004b48 <Load_EEPROM+0x82c>)
 8004ad6:	2202      	movs	r2, #2
 8004ad8:	811a      	strh	r2, [r3, #8]
 8004ada:	e002      	b.n	8004ae2 <Load_EEPROM+0x7c6>
 8004adc:	4b1a      	ldr	r3, [pc, #104]	; (8004b48 <Load_EEPROM+0x82c>)
 8004ade:	2200      	movs	r2, #0
 8004ae0:	811a      	strh	r2, [r3, #8]
 8004ae2:	bf00      	nop

	inputConfig 	 = buffer[12];
 8004ae4:	7e3a      	ldrb	r2, [r7, #24]
 8004ae6:	4b19      	ldr	r3, [pc, #100]	; (8004b4c <Load_EEPROM+0x830>)
 8004ae8:	701a      	strb	r2, [r3, #0]
	thresholdBeacon	 = buffer[13] << 8;
 8004aea:	7e7b      	ldrb	r3, [r7, #25]
 8004aec:	021b      	lsls	r3, r3, #8
 8004aee:	b21a      	sxth	r2, r3
 8004af0:	4b17      	ldr	r3, [pc, #92]	; (8004b50 <Load_EEPROM+0x834>)
 8004af2:	801a      	strh	r2, [r3, #0]
	thresholdBeacon |= buffer[14] & 0xff;
 8004af4:	7ebb      	ldrb	r3, [r7, #26]
 8004af6:	b21a      	sxth	r2, r3
 8004af8:	4b15      	ldr	r3, [pc, #84]	; (8004b50 <Load_EEPROM+0x834>)
 8004afa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004afe:	4313      	orrs	r3, r2
 8004b00:	b21a      	sxth	r2, r3
 8004b02:	4b13      	ldr	r3, [pc, #76]	; (8004b50 <Load_EEPROM+0x834>)
 8004b04:	801a      	strh	r2, [r3, #0]
	thresholdRPM	 = buffer[15] << 8;
 8004b06:	7efb      	ldrb	r3, [r7, #27]
 8004b08:	021b      	lsls	r3, r3, #8
 8004b0a:	b21a      	sxth	r2, r3
 8004b0c:	4b11      	ldr	r3, [pc, #68]	; (8004b54 <Load_EEPROM+0x838>)
 8004b0e:	801a      	strh	r2, [r3, #0]
	thresholdRPM	|= buffer[16] & 0xff;
 8004b10:	7f3b      	ldrb	r3, [r7, #28]
 8004b12:	b21a      	sxth	r2, r3
 8004b14:	4b0f      	ldr	r3, [pc, #60]	; (8004b54 <Load_EEPROM+0x838>)
 8004b16:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	b21a      	sxth	r2, r3
 8004b1e:	4b0d      	ldr	r3, [pc, #52]	; (8004b54 <Load_EEPROM+0x838>)
 8004b20:	801a      	strh	r2, [r3, #0]
	thresholdSpeed	 = buffer[17] << 8;
 8004b22:	7f7b      	ldrb	r3, [r7, #29]
 8004b24:	021b      	lsls	r3, r3, #8
 8004b26:	b21a      	sxth	r2, r3
 8004b28:	4b0b      	ldr	r3, [pc, #44]	; (8004b58 <Load_EEPROM+0x83c>)
 8004b2a:	801a      	strh	r2, [r3, #0]
	thresholdSpeed	|= buffer[18] & 0xff;
 8004b2c:	7fbb      	ldrb	r3, [r7, #30]
 8004b2e:	b21a      	sxth	r2, r3
 8004b30:	4b09      	ldr	r3, [pc, #36]	; (8004b58 <Load_EEPROM+0x83c>)
 8004b32:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004b36:	4313      	orrs	r3, r2
 8004b38:	b21a      	sxth	r2, r3
 8004b3a:	4b07      	ldr	r3, [pc, #28]	; (8004b58 <Load_EEPROM+0x83c>)
 8004b3c:	801a      	strh	r2, [r3, #0]

	return retVal;
 8004b3e:	7ffb      	ldrb	r3, [r7, #31]
}
 8004b40:	4618      	mov	r0, r3
 8004b42:	3720      	adds	r7, #32
 8004b44:	46bd      	mov	sp, r7
 8004b46:	bd80      	pop	{r7, pc}
 8004b48:	20002660 	.word	0x20002660
 8004b4c:	20002644 	.word	0x20002644
 8004b50:	2000252e 	.word	0x2000252e
 8004b54:	20002530 	.word	0x20002530
 8004b58:	20002532 	.word	0x20002532

08004b5c <Save_EEPROM>:

static HAL_StatusTypeDef Save_EEPROM(I2C_HandleTypeDef* hi2c)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b088      	sub	sp, #32
 8004b60:	af02      	add	r7, sp, #8
 8004b62:	6078      	str	r0, [r7, #4]
	uint8_t buffer[EEPROM_BUFFER_SIZE_WRITE];

	buffer[0] = 0x00;
 8004b64:	2300      	movs	r3, #0
 8004b66:	733b      	strb	r3, [r7, #12]

	__FREQ_TO_BUFFER(buffer[1], perMsg[ANALOG_1_4]);
 8004b68:	4ba9      	ldr	r3, [pc, #676]	; (8004e10 <Save_EEPROM+0x2b4>)
 8004b6a:	881b      	ldrh	r3, [r3, #0]
 8004b6c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004b70:	f000 8081 	beq.w	8004c76 <Save_EEPROM+0x11a>
 8004b74:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004b78:	f300 809e 	bgt.w	8004cb8 <Save_EEPROM+0x15c>
 8004b7c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004b80:	d07c      	beq.n	8004c7c <Save_EEPROM+0x120>
 8004b82:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004b86:	f300 8097 	bgt.w	8004cb8 <Save_EEPROM+0x15c>
 8004b8a:	2bc8      	cmp	r3, #200	; 0xc8
 8004b8c:	d079      	beq.n	8004c82 <Save_EEPROM+0x126>
 8004b8e:	2bc8      	cmp	r3, #200	; 0xc8
 8004b90:	f300 8092 	bgt.w	8004cb8 <Save_EEPROM+0x15c>
 8004b94:	2b32      	cmp	r3, #50	; 0x32
 8004b96:	dc6b      	bgt.n	8004c70 <Save_EEPROM+0x114>
 8004b98:	2b02      	cmp	r3, #2
 8004b9a:	f2c0 808d 	blt.w	8004cb8 <Save_EEPROM+0x15c>
 8004b9e:	3b02      	subs	r3, #2
 8004ba0:	2b30      	cmp	r3, #48	; 0x30
 8004ba2:	f200 8089 	bhi.w	8004cb8 <Save_EEPROM+0x15c>
 8004ba6:	a201      	add	r2, pc, #4	; (adr r2, 8004bac <Save_EEPROM+0x50>)
 8004ba8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bac:	08004cb3 	.word	0x08004cb3
 8004bb0:	08004cb9 	.word	0x08004cb9
 8004bb4:	08004cad 	.word	0x08004cad
 8004bb8:	08004ca7 	.word	0x08004ca7
 8004bbc:	08004cb9 	.word	0x08004cb9
 8004bc0:	08004cb9 	.word	0x08004cb9
 8004bc4:	08004cb9 	.word	0x08004cb9
 8004bc8:	08004cb9 	.word	0x08004cb9
 8004bcc:	08004ca1 	.word	0x08004ca1
 8004bd0:	08004cb9 	.word	0x08004cb9
 8004bd4:	08004cb9 	.word	0x08004cb9
 8004bd8:	08004cb9 	.word	0x08004cb9
 8004bdc:	08004cb9 	.word	0x08004cb9
 8004be0:	08004cb9 	.word	0x08004cb9
 8004be4:	08004cb9 	.word	0x08004cb9
 8004be8:	08004cb9 	.word	0x08004cb9
 8004bec:	08004cb9 	.word	0x08004cb9
 8004bf0:	08004cb9 	.word	0x08004cb9
 8004bf4:	08004c9b 	.word	0x08004c9b
 8004bf8:	08004cb9 	.word	0x08004cb9
 8004bfc:	08004cb9 	.word	0x08004cb9
 8004c00:	08004cb9 	.word	0x08004cb9
 8004c04:	08004cb9 	.word	0x08004cb9
 8004c08:	08004cb9 	.word	0x08004cb9
 8004c0c:	08004cb9 	.word	0x08004cb9
 8004c10:	08004cb9 	.word	0x08004cb9
 8004c14:	08004cb9 	.word	0x08004cb9
 8004c18:	08004cb9 	.word	0x08004cb9
 8004c1c:	08004cb9 	.word	0x08004cb9
 8004c20:	08004cb9 	.word	0x08004cb9
 8004c24:	08004cb9 	.word	0x08004cb9
 8004c28:	08004cb9 	.word	0x08004cb9
 8004c2c:	08004cb9 	.word	0x08004cb9
 8004c30:	08004cb9 	.word	0x08004cb9
 8004c34:	08004cb9 	.word	0x08004cb9
 8004c38:	08004cb9 	.word	0x08004cb9
 8004c3c:	08004cb9 	.word	0x08004cb9
 8004c40:	08004cb9 	.word	0x08004cb9
 8004c44:	08004c95 	.word	0x08004c95
 8004c48:	08004cb9 	.word	0x08004cb9
 8004c4c:	08004cb9 	.word	0x08004cb9
 8004c50:	08004cb9 	.word	0x08004cb9
 8004c54:	08004cb9 	.word	0x08004cb9
 8004c58:	08004cb9 	.word	0x08004cb9
 8004c5c:	08004cb9 	.word	0x08004cb9
 8004c60:	08004cb9 	.word	0x08004cb9
 8004c64:	08004cb9 	.word	0x08004cb9
 8004c68:	08004cb9 	.word	0x08004cb9
 8004c6c:	08004c8f 	.word	0x08004c8f
 8004c70:	2b64      	cmp	r3, #100	; 0x64
 8004c72:	d009      	beq.n	8004c88 <Save_EEPROM+0x12c>
 8004c74:	e020      	b.n	8004cb8 <Save_EEPROM+0x15c>
 8004c76:	2301      	movs	r3, #1
 8004c78:	737b      	strb	r3, [r7, #13]
 8004c7a:	e01f      	b.n	8004cbc <Save_EEPROM+0x160>
 8004c7c:	2302      	movs	r3, #2
 8004c7e:	737b      	strb	r3, [r7, #13]
 8004c80:	e01c      	b.n	8004cbc <Save_EEPROM+0x160>
 8004c82:	2303      	movs	r3, #3
 8004c84:	737b      	strb	r3, [r7, #13]
 8004c86:	e019      	b.n	8004cbc <Save_EEPROM+0x160>
 8004c88:	2304      	movs	r3, #4
 8004c8a:	737b      	strb	r3, [r7, #13]
 8004c8c:	e016      	b.n	8004cbc <Save_EEPROM+0x160>
 8004c8e:	2305      	movs	r3, #5
 8004c90:	737b      	strb	r3, [r7, #13]
 8004c92:	e013      	b.n	8004cbc <Save_EEPROM+0x160>
 8004c94:	2306      	movs	r3, #6
 8004c96:	737b      	strb	r3, [r7, #13]
 8004c98:	e010      	b.n	8004cbc <Save_EEPROM+0x160>
 8004c9a:	2307      	movs	r3, #7
 8004c9c:	737b      	strb	r3, [r7, #13]
 8004c9e:	e00d      	b.n	8004cbc <Save_EEPROM+0x160>
 8004ca0:	2308      	movs	r3, #8
 8004ca2:	737b      	strb	r3, [r7, #13]
 8004ca4:	e00a      	b.n	8004cbc <Save_EEPROM+0x160>
 8004ca6:	2309      	movs	r3, #9
 8004ca8:	737b      	strb	r3, [r7, #13]
 8004caa:	e007      	b.n	8004cbc <Save_EEPROM+0x160>
 8004cac:	230a      	movs	r3, #10
 8004cae:	737b      	strb	r3, [r7, #13]
 8004cb0:	e004      	b.n	8004cbc <Save_EEPROM+0x160>
 8004cb2:	230b      	movs	r3, #11
 8004cb4:	737b      	strb	r3, [r7, #13]
 8004cb6:	e001      	b.n	8004cbc <Save_EEPROM+0x160>
 8004cb8:	2300      	movs	r3, #0
 8004cba:	737b      	strb	r3, [r7, #13]
 8004cbc:	bf00      	nop
	__FREQ_TO_BUFFER(buffer[2], perMsg[ANALOG_5_8]);
 8004cbe:	4b54      	ldr	r3, [pc, #336]	; (8004e10 <Save_EEPROM+0x2b4>)
 8004cc0:	885b      	ldrh	r3, [r3, #2]
 8004cc2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004cc6:	f000 8082 	beq.w	8004dce <Save_EEPROM+0x272>
 8004cca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004cce:	f300 80a1 	bgt.w	8004e14 <Save_EEPROM+0x2b8>
 8004cd2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004cd6:	d07d      	beq.n	8004dd4 <Save_EEPROM+0x278>
 8004cd8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004cdc:	f300 809a 	bgt.w	8004e14 <Save_EEPROM+0x2b8>
 8004ce0:	2bc8      	cmp	r3, #200	; 0xc8
 8004ce2:	d07a      	beq.n	8004dda <Save_EEPROM+0x27e>
 8004ce4:	2bc8      	cmp	r3, #200	; 0xc8
 8004ce6:	f300 8095 	bgt.w	8004e14 <Save_EEPROM+0x2b8>
 8004cea:	2b32      	cmp	r3, #50	; 0x32
 8004cec:	dc6c      	bgt.n	8004dc8 <Save_EEPROM+0x26c>
 8004cee:	2b02      	cmp	r3, #2
 8004cf0:	f2c0 8090 	blt.w	8004e14 <Save_EEPROM+0x2b8>
 8004cf4:	3b02      	subs	r3, #2
 8004cf6:	2b30      	cmp	r3, #48	; 0x30
 8004cf8:	f200 808c 	bhi.w	8004e14 <Save_EEPROM+0x2b8>
 8004cfc:	a201      	add	r2, pc, #4	; (adr r2, 8004d04 <Save_EEPROM+0x1a8>)
 8004cfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d02:	bf00      	nop
 8004d04:	08004e0b 	.word	0x08004e0b
 8004d08:	08004e15 	.word	0x08004e15
 8004d0c:	08004e05 	.word	0x08004e05
 8004d10:	08004dff 	.word	0x08004dff
 8004d14:	08004e15 	.word	0x08004e15
 8004d18:	08004e15 	.word	0x08004e15
 8004d1c:	08004e15 	.word	0x08004e15
 8004d20:	08004e15 	.word	0x08004e15
 8004d24:	08004df9 	.word	0x08004df9
 8004d28:	08004e15 	.word	0x08004e15
 8004d2c:	08004e15 	.word	0x08004e15
 8004d30:	08004e15 	.word	0x08004e15
 8004d34:	08004e15 	.word	0x08004e15
 8004d38:	08004e15 	.word	0x08004e15
 8004d3c:	08004e15 	.word	0x08004e15
 8004d40:	08004e15 	.word	0x08004e15
 8004d44:	08004e15 	.word	0x08004e15
 8004d48:	08004e15 	.word	0x08004e15
 8004d4c:	08004df3 	.word	0x08004df3
 8004d50:	08004e15 	.word	0x08004e15
 8004d54:	08004e15 	.word	0x08004e15
 8004d58:	08004e15 	.word	0x08004e15
 8004d5c:	08004e15 	.word	0x08004e15
 8004d60:	08004e15 	.word	0x08004e15
 8004d64:	08004e15 	.word	0x08004e15
 8004d68:	08004e15 	.word	0x08004e15
 8004d6c:	08004e15 	.word	0x08004e15
 8004d70:	08004e15 	.word	0x08004e15
 8004d74:	08004e15 	.word	0x08004e15
 8004d78:	08004e15 	.word	0x08004e15
 8004d7c:	08004e15 	.word	0x08004e15
 8004d80:	08004e15 	.word	0x08004e15
 8004d84:	08004e15 	.word	0x08004e15
 8004d88:	08004e15 	.word	0x08004e15
 8004d8c:	08004e15 	.word	0x08004e15
 8004d90:	08004e15 	.word	0x08004e15
 8004d94:	08004e15 	.word	0x08004e15
 8004d98:	08004e15 	.word	0x08004e15
 8004d9c:	08004ded 	.word	0x08004ded
 8004da0:	08004e15 	.word	0x08004e15
 8004da4:	08004e15 	.word	0x08004e15
 8004da8:	08004e15 	.word	0x08004e15
 8004dac:	08004e15 	.word	0x08004e15
 8004db0:	08004e15 	.word	0x08004e15
 8004db4:	08004e15 	.word	0x08004e15
 8004db8:	08004e15 	.word	0x08004e15
 8004dbc:	08004e15 	.word	0x08004e15
 8004dc0:	08004e15 	.word	0x08004e15
 8004dc4:	08004de7 	.word	0x08004de7
 8004dc8:	2b64      	cmp	r3, #100	; 0x64
 8004dca:	d009      	beq.n	8004de0 <Save_EEPROM+0x284>
 8004dcc:	e022      	b.n	8004e14 <Save_EEPROM+0x2b8>
 8004dce:	2301      	movs	r3, #1
 8004dd0:	73bb      	strb	r3, [r7, #14]
 8004dd2:	e021      	b.n	8004e18 <Save_EEPROM+0x2bc>
 8004dd4:	2302      	movs	r3, #2
 8004dd6:	73bb      	strb	r3, [r7, #14]
 8004dd8:	e01e      	b.n	8004e18 <Save_EEPROM+0x2bc>
 8004dda:	2303      	movs	r3, #3
 8004ddc:	73bb      	strb	r3, [r7, #14]
 8004dde:	e01b      	b.n	8004e18 <Save_EEPROM+0x2bc>
 8004de0:	2304      	movs	r3, #4
 8004de2:	73bb      	strb	r3, [r7, #14]
 8004de4:	e018      	b.n	8004e18 <Save_EEPROM+0x2bc>
 8004de6:	2305      	movs	r3, #5
 8004de8:	73bb      	strb	r3, [r7, #14]
 8004dea:	e015      	b.n	8004e18 <Save_EEPROM+0x2bc>
 8004dec:	2306      	movs	r3, #6
 8004dee:	73bb      	strb	r3, [r7, #14]
 8004df0:	e012      	b.n	8004e18 <Save_EEPROM+0x2bc>
 8004df2:	2307      	movs	r3, #7
 8004df4:	73bb      	strb	r3, [r7, #14]
 8004df6:	e00f      	b.n	8004e18 <Save_EEPROM+0x2bc>
 8004df8:	2308      	movs	r3, #8
 8004dfa:	73bb      	strb	r3, [r7, #14]
 8004dfc:	e00c      	b.n	8004e18 <Save_EEPROM+0x2bc>
 8004dfe:	2309      	movs	r3, #9
 8004e00:	73bb      	strb	r3, [r7, #14]
 8004e02:	e009      	b.n	8004e18 <Save_EEPROM+0x2bc>
 8004e04:	230a      	movs	r3, #10
 8004e06:	73bb      	strb	r3, [r7, #14]
 8004e08:	e006      	b.n	8004e18 <Save_EEPROM+0x2bc>
 8004e0a:	230b      	movs	r3, #11
 8004e0c:	73bb      	strb	r3, [r7, #14]
 8004e0e:	e003      	b.n	8004e18 <Save_EEPROM+0x2bc>
 8004e10:	2000266c 	.word	0x2000266c
 8004e14:	2300      	movs	r3, #0
 8004e16:	73bb      	strb	r3, [r7, #14]
 8004e18:	bf00      	nop
	__FREQ_TO_BUFFER(buffer[3], perMsg[ANALOG_9_12]);
 8004e1a:	4baa      	ldr	r3, [pc, #680]	; (80050c4 <Save_EEPROM+0x568>)
 8004e1c:	889b      	ldrh	r3, [r3, #4]
 8004e1e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004e22:	f000 8082 	beq.w	8004f2a <Save_EEPROM+0x3ce>
 8004e26:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004e2a:	f300 809f 	bgt.w	8004f6c <Save_EEPROM+0x410>
 8004e2e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004e32:	d07d      	beq.n	8004f30 <Save_EEPROM+0x3d4>
 8004e34:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004e38:	f300 8098 	bgt.w	8004f6c <Save_EEPROM+0x410>
 8004e3c:	2bc8      	cmp	r3, #200	; 0xc8
 8004e3e:	d07a      	beq.n	8004f36 <Save_EEPROM+0x3da>
 8004e40:	2bc8      	cmp	r3, #200	; 0xc8
 8004e42:	f300 8093 	bgt.w	8004f6c <Save_EEPROM+0x410>
 8004e46:	2b32      	cmp	r3, #50	; 0x32
 8004e48:	dc6c      	bgt.n	8004f24 <Save_EEPROM+0x3c8>
 8004e4a:	2b02      	cmp	r3, #2
 8004e4c:	f2c0 808e 	blt.w	8004f6c <Save_EEPROM+0x410>
 8004e50:	3b02      	subs	r3, #2
 8004e52:	2b30      	cmp	r3, #48	; 0x30
 8004e54:	f200 808a 	bhi.w	8004f6c <Save_EEPROM+0x410>
 8004e58:	a201      	add	r2, pc, #4	; (adr r2, 8004e60 <Save_EEPROM+0x304>)
 8004e5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e5e:	bf00      	nop
 8004e60:	08004f67 	.word	0x08004f67
 8004e64:	08004f6d 	.word	0x08004f6d
 8004e68:	08004f61 	.word	0x08004f61
 8004e6c:	08004f5b 	.word	0x08004f5b
 8004e70:	08004f6d 	.word	0x08004f6d
 8004e74:	08004f6d 	.word	0x08004f6d
 8004e78:	08004f6d 	.word	0x08004f6d
 8004e7c:	08004f6d 	.word	0x08004f6d
 8004e80:	08004f55 	.word	0x08004f55
 8004e84:	08004f6d 	.word	0x08004f6d
 8004e88:	08004f6d 	.word	0x08004f6d
 8004e8c:	08004f6d 	.word	0x08004f6d
 8004e90:	08004f6d 	.word	0x08004f6d
 8004e94:	08004f6d 	.word	0x08004f6d
 8004e98:	08004f6d 	.word	0x08004f6d
 8004e9c:	08004f6d 	.word	0x08004f6d
 8004ea0:	08004f6d 	.word	0x08004f6d
 8004ea4:	08004f6d 	.word	0x08004f6d
 8004ea8:	08004f4f 	.word	0x08004f4f
 8004eac:	08004f6d 	.word	0x08004f6d
 8004eb0:	08004f6d 	.word	0x08004f6d
 8004eb4:	08004f6d 	.word	0x08004f6d
 8004eb8:	08004f6d 	.word	0x08004f6d
 8004ebc:	08004f6d 	.word	0x08004f6d
 8004ec0:	08004f6d 	.word	0x08004f6d
 8004ec4:	08004f6d 	.word	0x08004f6d
 8004ec8:	08004f6d 	.word	0x08004f6d
 8004ecc:	08004f6d 	.word	0x08004f6d
 8004ed0:	08004f6d 	.word	0x08004f6d
 8004ed4:	08004f6d 	.word	0x08004f6d
 8004ed8:	08004f6d 	.word	0x08004f6d
 8004edc:	08004f6d 	.word	0x08004f6d
 8004ee0:	08004f6d 	.word	0x08004f6d
 8004ee4:	08004f6d 	.word	0x08004f6d
 8004ee8:	08004f6d 	.word	0x08004f6d
 8004eec:	08004f6d 	.word	0x08004f6d
 8004ef0:	08004f6d 	.word	0x08004f6d
 8004ef4:	08004f6d 	.word	0x08004f6d
 8004ef8:	08004f49 	.word	0x08004f49
 8004efc:	08004f6d 	.word	0x08004f6d
 8004f00:	08004f6d 	.word	0x08004f6d
 8004f04:	08004f6d 	.word	0x08004f6d
 8004f08:	08004f6d 	.word	0x08004f6d
 8004f0c:	08004f6d 	.word	0x08004f6d
 8004f10:	08004f6d 	.word	0x08004f6d
 8004f14:	08004f6d 	.word	0x08004f6d
 8004f18:	08004f6d 	.word	0x08004f6d
 8004f1c:	08004f6d 	.word	0x08004f6d
 8004f20:	08004f43 	.word	0x08004f43
 8004f24:	2b64      	cmp	r3, #100	; 0x64
 8004f26:	d009      	beq.n	8004f3c <Save_EEPROM+0x3e0>
 8004f28:	e020      	b.n	8004f6c <Save_EEPROM+0x410>
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	73fb      	strb	r3, [r7, #15]
 8004f2e:	e01f      	b.n	8004f70 <Save_EEPROM+0x414>
 8004f30:	2302      	movs	r3, #2
 8004f32:	73fb      	strb	r3, [r7, #15]
 8004f34:	e01c      	b.n	8004f70 <Save_EEPROM+0x414>
 8004f36:	2303      	movs	r3, #3
 8004f38:	73fb      	strb	r3, [r7, #15]
 8004f3a:	e019      	b.n	8004f70 <Save_EEPROM+0x414>
 8004f3c:	2304      	movs	r3, #4
 8004f3e:	73fb      	strb	r3, [r7, #15]
 8004f40:	e016      	b.n	8004f70 <Save_EEPROM+0x414>
 8004f42:	2305      	movs	r3, #5
 8004f44:	73fb      	strb	r3, [r7, #15]
 8004f46:	e013      	b.n	8004f70 <Save_EEPROM+0x414>
 8004f48:	2306      	movs	r3, #6
 8004f4a:	73fb      	strb	r3, [r7, #15]
 8004f4c:	e010      	b.n	8004f70 <Save_EEPROM+0x414>
 8004f4e:	2307      	movs	r3, #7
 8004f50:	73fb      	strb	r3, [r7, #15]
 8004f52:	e00d      	b.n	8004f70 <Save_EEPROM+0x414>
 8004f54:	2308      	movs	r3, #8
 8004f56:	73fb      	strb	r3, [r7, #15]
 8004f58:	e00a      	b.n	8004f70 <Save_EEPROM+0x414>
 8004f5a:	2309      	movs	r3, #9
 8004f5c:	73fb      	strb	r3, [r7, #15]
 8004f5e:	e007      	b.n	8004f70 <Save_EEPROM+0x414>
 8004f60:	230a      	movs	r3, #10
 8004f62:	73fb      	strb	r3, [r7, #15]
 8004f64:	e004      	b.n	8004f70 <Save_EEPROM+0x414>
 8004f66:	230b      	movs	r3, #11
 8004f68:	73fb      	strb	r3, [r7, #15]
 8004f6a:	e001      	b.n	8004f70 <Save_EEPROM+0x414>
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	73fb      	strb	r3, [r7, #15]
 8004f70:	bf00      	nop
	__FREQ_TO_BUFFER(buffer[4], perMsg[RTC_MSG]);
 8004f72:	4b54      	ldr	r3, [pc, #336]	; (80050c4 <Save_EEPROM+0x568>)
 8004f74:	88db      	ldrh	r3, [r3, #6]
 8004f76:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004f7a:	f000 8082 	beq.w	8005082 <Save_EEPROM+0x526>
 8004f7e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004f82:	f300 80a1 	bgt.w	80050c8 <Save_EEPROM+0x56c>
 8004f86:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004f8a:	d07d      	beq.n	8005088 <Save_EEPROM+0x52c>
 8004f8c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004f90:	f300 809a 	bgt.w	80050c8 <Save_EEPROM+0x56c>
 8004f94:	2bc8      	cmp	r3, #200	; 0xc8
 8004f96:	d07a      	beq.n	800508e <Save_EEPROM+0x532>
 8004f98:	2bc8      	cmp	r3, #200	; 0xc8
 8004f9a:	f300 8095 	bgt.w	80050c8 <Save_EEPROM+0x56c>
 8004f9e:	2b32      	cmp	r3, #50	; 0x32
 8004fa0:	dc6c      	bgt.n	800507c <Save_EEPROM+0x520>
 8004fa2:	2b02      	cmp	r3, #2
 8004fa4:	f2c0 8090 	blt.w	80050c8 <Save_EEPROM+0x56c>
 8004fa8:	3b02      	subs	r3, #2
 8004faa:	2b30      	cmp	r3, #48	; 0x30
 8004fac:	f200 808c 	bhi.w	80050c8 <Save_EEPROM+0x56c>
 8004fb0:	a201      	add	r2, pc, #4	; (adr r2, 8004fb8 <Save_EEPROM+0x45c>)
 8004fb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fb6:	bf00      	nop
 8004fb8:	080050bf 	.word	0x080050bf
 8004fbc:	080050c9 	.word	0x080050c9
 8004fc0:	080050b9 	.word	0x080050b9
 8004fc4:	080050b3 	.word	0x080050b3
 8004fc8:	080050c9 	.word	0x080050c9
 8004fcc:	080050c9 	.word	0x080050c9
 8004fd0:	080050c9 	.word	0x080050c9
 8004fd4:	080050c9 	.word	0x080050c9
 8004fd8:	080050ad 	.word	0x080050ad
 8004fdc:	080050c9 	.word	0x080050c9
 8004fe0:	080050c9 	.word	0x080050c9
 8004fe4:	080050c9 	.word	0x080050c9
 8004fe8:	080050c9 	.word	0x080050c9
 8004fec:	080050c9 	.word	0x080050c9
 8004ff0:	080050c9 	.word	0x080050c9
 8004ff4:	080050c9 	.word	0x080050c9
 8004ff8:	080050c9 	.word	0x080050c9
 8004ffc:	080050c9 	.word	0x080050c9
 8005000:	080050a7 	.word	0x080050a7
 8005004:	080050c9 	.word	0x080050c9
 8005008:	080050c9 	.word	0x080050c9
 800500c:	080050c9 	.word	0x080050c9
 8005010:	080050c9 	.word	0x080050c9
 8005014:	080050c9 	.word	0x080050c9
 8005018:	080050c9 	.word	0x080050c9
 800501c:	080050c9 	.word	0x080050c9
 8005020:	080050c9 	.word	0x080050c9
 8005024:	080050c9 	.word	0x080050c9
 8005028:	080050c9 	.word	0x080050c9
 800502c:	080050c9 	.word	0x080050c9
 8005030:	080050c9 	.word	0x080050c9
 8005034:	080050c9 	.word	0x080050c9
 8005038:	080050c9 	.word	0x080050c9
 800503c:	080050c9 	.word	0x080050c9
 8005040:	080050c9 	.word	0x080050c9
 8005044:	080050c9 	.word	0x080050c9
 8005048:	080050c9 	.word	0x080050c9
 800504c:	080050c9 	.word	0x080050c9
 8005050:	080050a1 	.word	0x080050a1
 8005054:	080050c9 	.word	0x080050c9
 8005058:	080050c9 	.word	0x080050c9
 800505c:	080050c9 	.word	0x080050c9
 8005060:	080050c9 	.word	0x080050c9
 8005064:	080050c9 	.word	0x080050c9
 8005068:	080050c9 	.word	0x080050c9
 800506c:	080050c9 	.word	0x080050c9
 8005070:	080050c9 	.word	0x080050c9
 8005074:	080050c9 	.word	0x080050c9
 8005078:	0800509b 	.word	0x0800509b
 800507c:	2b64      	cmp	r3, #100	; 0x64
 800507e:	d009      	beq.n	8005094 <Save_EEPROM+0x538>
 8005080:	e022      	b.n	80050c8 <Save_EEPROM+0x56c>
 8005082:	2301      	movs	r3, #1
 8005084:	743b      	strb	r3, [r7, #16]
 8005086:	e021      	b.n	80050cc <Save_EEPROM+0x570>
 8005088:	2302      	movs	r3, #2
 800508a:	743b      	strb	r3, [r7, #16]
 800508c:	e01e      	b.n	80050cc <Save_EEPROM+0x570>
 800508e:	2303      	movs	r3, #3
 8005090:	743b      	strb	r3, [r7, #16]
 8005092:	e01b      	b.n	80050cc <Save_EEPROM+0x570>
 8005094:	2304      	movs	r3, #4
 8005096:	743b      	strb	r3, [r7, #16]
 8005098:	e018      	b.n	80050cc <Save_EEPROM+0x570>
 800509a:	2305      	movs	r3, #5
 800509c:	743b      	strb	r3, [r7, #16]
 800509e:	e015      	b.n	80050cc <Save_EEPROM+0x570>
 80050a0:	2306      	movs	r3, #6
 80050a2:	743b      	strb	r3, [r7, #16]
 80050a4:	e012      	b.n	80050cc <Save_EEPROM+0x570>
 80050a6:	2307      	movs	r3, #7
 80050a8:	743b      	strb	r3, [r7, #16]
 80050aa:	e00f      	b.n	80050cc <Save_EEPROM+0x570>
 80050ac:	2308      	movs	r3, #8
 80050ae:	743b      	strb	r3, [r7, #16]
 80050b0:	e00c      	b.n	80050cc <Save_EEPROM+0x570>
 80050b2:	2309      	movs	r3, #9
 80050b4:	743b      	strb	r3, [r7, #16]
 80050b6:	e009      	b.n	80050cc <Save_EEPROM+0x570>
 80050b8:	230a      	movs	r3, #10
 80050ba:	743b      	strb	r3, [r7, #16]
 80050bc:	e006      	b.n	80050cc <Save_EEPROM+0x570>
 80050be:	230b      	movs	r3, #11
 80050c0:	743b      	strb	r3, [r7, #16]
 80050c2:	e003      	b.n	80050cc <Save_EEPROM+0x570>
 80050c4:	2000266c 	.word	0x2000266c
 80050c8:	2300      	movs	r3, #0
 80050ca:	743b      	strb	r3, [r7, #16]
 80050cc:	bf00      	nop
	__FREQ_TO_BUFFER(buffer[5], perMsg[VERIFY_MSG]);
 80050ce:	4baa      	ldr	r3, [pc, #680]	; (8005378 <Save_EEPROM+0x81c>)
 80050d0:	891b      	ldrh	r3, [r3, #8]
 80050d2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80050d6:	f000 8082 	beq.w	80051de <Save_EEPROM+0x682>
 80050da:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80050de:	f300 809f 	bgt.w	8005220 <Save_EEPROM+0x6c4>
 80050e2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80050e6:	d07d      	beq.n	80051e4 <Save_EEPROM+0x688>
 80050e8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80050ec:	f300 8098 	bgt.w	8005220 <Save_EEPROM+0x6c4>
 80050f0:	2bc8      	cmp	r3, #200	; 0xc8
 80050f2:	d07a      	beq.n	80051ea <Save_EEPROM+0x68e>
 80050f4:	2bc8      	cmp	r3, #200	; 0xc8
 80050f6:	f300 8093 	bgt.w	8005220 <Save_EEPROM+0x6c4>
 80050fa:	2b32      	cmp	r3, #50	; 0x32
 80050fc:	dc6c      	bgt.n	80051d8 <Save_EEPROM+0x67c>
 80050fe:	2b02      	cmp	r3, #2
 8005100:	f2c0 808e 	blt.w	8005220 <Save_EEPROM+0x6c4>
 8005104:	3b02      	subs	r3, #2
 8005106:	2b30      	cmp	r3, #48	; 0x30
 8005108:	f200 808a 	bhi.w	8005220 <Save_EEPROM+0x6c4>
 800510c:	a201      	add	r2, pc, #4	; (adr r2, 8005114 <Save_EEPROM+0x5b8>)
 800510e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005112:	bf00      	nop
 8005114:	0800521b 	.word	0x0800521b
 8005118:	08005221 	.word	0x08005221
 800511c:	08005215 	.word	0x08005215
 8005120:	0800520f 	.word	0x0800520f
 8005124:	08005221 	.word	0x08005221
 8005128:	08005221 	.word	0x08005221
 800512c:	08005221 	.word	0x08005221
 8005130:	08005221 	.word	0x08005221
 8005134:	08005209 	.word	0x08005209
 8005138:	08005221 	.word	0x08005221
 800513c:	08005221 	.word	0x08005221
 8005140:	08005221 	.word	0x08005221
 8005144:	08005221 	.word	0x08005221
 8005148:	08005221 	.word	0x08005221
 800514c:	08005221 	.word	0x08005221
 8005150:	08005221 	.word	0x08005221
 8005154:	08005221 	.word	0x08005221
 8005158:	08005221 	.word	0x08005221
 800515c:	08005203 	.word	0x08005203
 8005160:	08005221 	.word	0x08005221
 8005164:	08005221 	.word	0x08005221
 8005168:	08005221 	.word	0x08005221
 800516c:	08005221 	.word	0x08005221
 8005170:	08005221 	.word	0x08005221
 8005174:	08005221 	.word	0x08005221
 8005178:	08005221 	.word	0x08005221
 800517c:	08005221 	.word	0x08005221
 8005180:	08005221 	.word	0x08005221
 8005184:	08005221 	.word	0x08005221
 8005188:	08005221 	.word	0x08005221
 800518c:	08005221 	.word	0x08005221
 8005190:	08005221 	.word	0x08005221
 8005194:	08005221 	.word	0x08005221
 8005198:	08005221 	.word	0x08005221
 800519c:	08005221 	.word	0x08005221
 80051a0:	08005221 	.word	0x08005221
 80051a4:	08005221 	.word	0x08005221
 80051a8:	08005221 	.word	0x08005221
 80051ac:	080051fd 	.word	0x080051fd
 80051b0:	08005221 	.word	0x08005221
 80051b4:	08005221 	.word	0x08005221
 80051b8:	08005221 	.word	0x08005221
 80051bc:	08005221 	.word	0x08005221
 80051c0:	08005221 	.word	0x08005221
 80051c4:	08005221 	.word	0x08005221
 80051c8:	08005221 	.word	0x08005221
 80051cc:	08005221 	.word	0x08005221
 80051d0:	08005221 	.word	0x08005221
 80051d4:	080051f7 	.word	0x080051f7
 80051d8:	2b64      	cmp	r3, #100	; 0x64
 80051da:	d009      	beq.n	80051f0 <Save_EEPROM+0x694>
 80051dc:	e020      	b.n	8005220 <Save_EEPROM+0x6c4>
 80051de:	2301      	movs	r3, #1
 80051e0:	747b      	strb	r3, [r7, #17]
 80051e2:	e01f      	b.n	8005224 <Save_EEPROM+0x6c8>
 80051e4:	2302      	movs	r3, #2
 80051e6:	747b      	strb	r3, [r7, #17]
 80051e8:	e01c      	b.n	8005224 <Save_EEPROM+0x6c8>
 80051ea:	2303      	movs	r3, #3
 80051ec:	747b      	strb	r3, [r7, #17]
 80051ee:	e019      	b.n	8005224 <Save_EEPROM+0x6c8>
 80051f0:	2304      	movs	r3, #4
 80051f2:	747b      	strb	r3, [r7, #17]
 80051f4:	e016      	b.n	8005224 <Save_EEPROM+0x6c8>
 80051f6:	2305      	movs	r3, #5
 80051f8:	747b      	strb	r3, [r7, #17]
 80051fa:	e013      	b.n	8005224 <Save_EEPROM+0x6c8>
 80051fc:	2306      	movs	r3, #6
 80051fe:	747b      	strb	r3, [r7, #17]
 8005200:	e010      	b.n	8005224 <Save_EEPROM+0x6c8>
 8005202:	2307      	movs	r3, #7
 8005204:	747b      	strb	r3, [r7, #17]
 8005206:	e00d      	b.n	8005224 <Save_EEPROM+0x6c8>
 8005208:	2308      	movs	r3, #8
 800520a:	747b      	strb	r3, [r7, #17]
 800520c:	e00a      	b.n	8005224 <Save_EEPROM+0x6c8>
 800520e:	2309      	movs	r3, #9
 8005210:	747b      	strb	r3, [r7, #17]
 8005212:	e007      	b.n	8005224 <Save_EEPROM+0x6c8>
 8005214:	230a      	movs	r3, #10
 8005216:	747b      	strb	r3, [r7, #17]
 8005218:	e004      	b.n	8005224 <Save_EEPROM+0x6c8>
 800521a:	230b      	movs	r3, #11
 800521c:	747b      	strb	r3, [r7, #17]
 800521e:	e001      	b.n	8005224 <Save_EEPROM+0x6c8>
 8005220:	2300      	movs	r3, #0
 8005222:	747b      	strb	r3, [r7, #17]
 8005224:	bf00      	nop
	__FREQ_TO_BUFFER(buffer[6], perMsg[ECU_SAVE]);
 8005226:	4b54      	ldr	r3, [pc, #336]	; (8005378 <Save_EEPROM+0x81c>)
 8005228:	899b      	ldrh	r3, [r3, #12]
 800522a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800522e:	f000 8082 	beq.w	8005336 <Save_EEPROM+0x7da>
 8005232:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005236:	f300 80a1 	bgt.w	800537c <Save_EEPROM+0x820>
 800523a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800523e:	d07d      	beq.n	800533c <Save_EEPROM+0x7e0>
 8005240:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8005244:	f300 809a 	bgt.w	800537c <Save_EEPROM+0x820>
 8005248:	2bc8      	cmp	r3, #200	; 0xc8
 800524a:	d07a      	beq.n	8005342 <Save_EEPROM+0x7e6>
 800524c:	2bc8      	cmp	r3, #200	; 0xc8
 800524e:	f300 8095 	bgt.w	800537c <Save_EEPROM+0x820>
 8005252:	2b32      	cmp	r3, #50	; 0x32
 8005254:	dc6c      	bgt.n	8005330 <Save_EEPROM+0x7d4>
 8005256:	2b02      	cmp	r3, #2
 8005258:	f2c0 8090 	blt.w	800537c <Save_EEPROM+0x820>
 800525c:	3b02      	subs	r3, #2
 800525e:	2b30      	cmp	r3, #48	; 0x30
 8005260:	f200 808c 	bhi.w	800537c <Save_EEPROM+0x820>
 8005264:	a201      	add	r2, pc, #4	; (adr r2, 800526c <Save_EEPROM+0x710>)
 8005266:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800526a:	bf00      	nop
 800526c:	08005373 	.word	0x08005373
 8005270:	0800537d 	.word	0x0800537d
 8005274:	0800536d 	.word	0x0800536d
 8005278:	08005367 	.word	0x08005367
 800527c:	0800537d 	.word	0x0800537d
 8005280:	0800537d 	.word	0x0800537d
 8005284:	0800537d 	.word	0x0800537d
 8005288:	0800537d 	.word	0x0800537d
 800528c:	08005361 	.word	0x08005361
 8005290:	0800537d 	.word	0x0800537d
 8005294:	0800537d 	.word	0x0800537d
 8005298:	0800537d 	.word	0x0800537d
 800529c:	0800537d 	.word	0x0800537d
 80052a0:	0800537d 	.word	0x0800537d
 80052a4:	0800537d 	.word	0x0800537d
 80052a8:	0800537d 	.word	0x0800537d
 80052ac:	0800537d 	.word	0x0800537d
 80052b0:	0800537d 	.word	0x0800537d
 80052b4:	0800535b 	.word	0x0800535b
 80052b8:	0800537d 	.word	0x0800537d
 80052bc:	0800537d 	.word	0x0800537d
 80052c0:	0800537d 	.word	0x0800537d
 80052c4:	0800537d 	.word	0x0800537d
 80052c8:	0800537d 	.word	0x0800537d
 80052cc:	0800537d 	.word	0x0800537d
 80052d0:	0800537d 	.word	0x0800537d
 80052d4:	0800537d 	.word	0x0800537d
 80052d8:	0800537d 	.word	0x0800537d
 80052dc:	0800537d 	.word	0x0800537d
 80052e0:	0800537d 	.word	0x0800537d
 80052e4:	0800537d 	.word	0x0800537d
 80052e8:	0800537d 	.word	0x0800537d
 80052ec:	0800537d 	.word	0x0800537d
 80052f0:	0800537d 	.word	0x0800537d
 80052f4:	0800537d 	.word	0x0800537d
 80052f8:	0800537d 	.word	0x0800537d
 80052fc:	0800537d 	.word	0x0800537d
 8005300:	0800537d 	.word	0x0800537d
 8005304:	08005355 	.word	0x08005355
 8005308:	0800537d 	.word	0x0800537d
 800530c:	0800537d 	.word	0x0800537d
 8005310:	0800537d 	.word	0x0800537d
 8005314:	0800537d 	.word	0x0800537d
 8005318:	0800537d 	.word	0x0800537d
 800531c:	0800537d 	.word	0x0800537d
 8005320:	0800537d 	.word	0x0800537d
 8005324:	0800537d 	.word	0x0800537d
 8005328:	0800537d 	.word	0x0800537d
 800532c:	0800534f 	.word	0x0800534f
 8005330:	2b64      	cmp	r3, #100	; 0x64
 8005332:	d009      	beq.n	8005348 <Save_EEPROM+0x7ec>
 8005334:	e022      	b.n	800537c <Save_EEPROM+0x820>
 8005336:	2301      	movs	r3, #1
 8005338:	74bb      	strb	r3, [r7, #18]
 800533a:	e021      	b.n	8005380 <Save_EEPROM+0x824>
 800533c:	2302      	movs	r3, #2
 800533e:	74bb      	strb	r3, [r7, #18]
 8005340:	e01e      	b.n	8005380 <Save_EEPROM+0x824>
 8005342:	2303      	movs	r3, #3
 8005344:	74bb      	strb	r3, [r7, #18]
 8005346:	e01b      	b.n	8005380 <Save_EEPROM+0x824>
 8005348:	2304      	movs	r3, #4
 800534a:	74bb      	strb	r3, [r7, #18]
 800534c:	e018      	b.n	8005380 <Save_EEPROM+0x824>
 800534e:	2305      	movs	r3, #5
 8005350:	74bb      	strb	r3, [r7, #18]
 8005352:	e015      	b.n	8005380 <Save_EEPROM+0x824>
 8005354:	2306      	movs	r3, #6
 8005356:	74bb      	strb	r3, [r7, #18]
 8005358:	e012      	b.n	8005380 <Save_EEPROM+0x824>
 800535a:	2307      	movs	r3, #7
 800535c:	74bb      	strb	r3, [r7, #18]
 800535e:	e00f      	b.n	8005380 <Save_EEPROM+0x824>
 8005360:	2308      	movs	r3, #8
 8005362:	74bb      	strb	r3, [r7, #18]
 8005364:	e00c      	b.n	8005380 <Save_EEPROM+0x824>
 8005366:	2309      	movs	r3, #9
 8005368:	74bb      	strb	r3, [r7, #18]
 800536a:	e009      	b.n	8005380 <Save_EEPROM+0x824>
 800536c:	230a      	movs	r3, #10
 800536e:	74bb      	strb	r3, [r7, #18]
 8005370:	e006      	b.n	8005380 <Save_EEPROM+0x824>
 8005372:	230b      	movs	r3, #11
 8005374:	74bb      	strb	r3, [r7, #18]
 8005376:	e003      	b.n	8005380 <Save_EEPROM+0x824>
 8005378:	2000266c 	.word	0x2000266c
 800537c:	2300      	movs	r3, #0
 800537e:	74bb      	strb	r3, [r7, #18]
 8005380:	bf00      	nop
	__FREQ_TO_BUFFER(buffer[7], perMsg[PDM_SAVE]);
 8005382:	4baa      	ldr	r3, [pc, #680]	; (800562c <Save_EEPROM+0xad0>)
 8005384:	89db      	ldrh	r3, [r3, #14]
 8005386:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800538a:	f000 8082 	beq.w	8005492 <Save_EEPROM+0x936>
 800538e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005392:	f300 809f 	bgt.w	80054d4 <Save_EEPROM+0x978>
 8005396:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800539a:	d07d      	beq.n	8005498 <Save_EEPROM+0x93c>
 800539c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80053a0:	f300 8098 	bgt.w	80054d4 <Save_EEPROM+0x978>
 80053a4:	2bc8      	cmp	r3, #200	; 0xc8
 80053a6:	d07a      	beq.n	800549e <Save_EEPROM+0x942>
 80053a8:	2bc8      	cmp	r3, #200	; 0xc8
 80053aa:	f300 8093 	bgt.w	80054d4 <Save_EEPROM+0x978>
 80053ae:	2b32      	cmp	r3, #50	; 0x32
 80053b0:	dc6c      	bgt.n	800548c <Save_EEPROM+0x930>
 80053b2:	2b02      	cmp	r3, #2
 80053b4:	f2c0 808e 	blt.w	80054d4 <Save_EEPROM+0x978>
 80053b8:	3b02      	subs	r3, #2
 80053ba:	2b30      	cmp	r3, #48	; 0x30
 80053bc:	f200 808a 	bhi.w	80054d4 <Save_EEPROM+0x978>
 80053c0:	a201      	add	r2, pc, #4	; (adr r2, 80053c8 <Save_EEPROM+0x86c>)
 80053c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053c6:	bf00      	nop
 80053c8:	080054cf 	.word	0x080054cf
 80053cc:	080054d5 	.word	0x080054d5
 80053d0:	080054c9 	.word	0x080054c9
 80053d4:	080054c3 	.word	0x080054c3
 80053d8:	080054d5 	.word	0x080054d5
 80053dc:	080054d5 	.word	0x080054d5
 80053e0:	080054d5 	.word	0x080054d5
 80053e4:	080054d5 	.word	0x080054d5
 80053e8:	080054bd 	.word	0x080054bd
 80053ec:	080054d5 	.word	0x080054d5
 80053f0:	080054d5 	.word	0x080054d5
 80053f4:	080054d5 	.word	0x080054d5
 80053f8:	080054d5 	.word	0x080054d5
 80053fc:	080054d5 	.word	0x080054d5
 8005400:	080054d5 	.word	0x080054d5
 8005404:	080054d5 	.word	0x080054d5
 8005408:	080054d5 	.word	0x080054d5
 800540c:	080054d5 	.word	0x080054d5
 8005410:	080054b7 	.word	0x080054b7
 8005414:	080054d5 	.word	0x080054d5
 8005418:	080054d5 	.word	0x080054d5
 800541c:	080054d5 	.word	0x080054d5
 8005420:	080054d5 	.word	0x080054d5
 8005424:	080054d5 	.word	0x080054d5
 8005428:	080054d5 	.word	0x080054d5
 800542c:	080054d5 	.word	0x080054d5
 8005430:	080054d5 	.word	0x080054d5
 8005434:	080054d5 	.word	0x080054d5
 8005438:	080054d5 	.word	0x080054d5
 800543c:	080054d5 	.word	0x080054d5
 8005440:	080054d5 	.word	0x080054d5
 8005444:	080054d5 	.word	0x080054d5
 8005448:	080054d5 	.word	0x080054d5
 800544c:	080054d5 	.word	0x080054d5
 8005450:	080054d5 	.word	0x080054d5
 8005454:	080054d5 	.word	0x080054d5
 8005458:	080054d5 	.word	0x080054d5
 800545c:	080054d5 	.word	0x080054d5
 8005460:	080054b1 	.word	0x080054b1
 8005464:	080054d5 	.word	0x080054d5
 8005468:	080054d5 	.word	0x080054d5
 800546c:	080054d5 	.word	0x080054d5
 8005470:	080054d5 	.word	0x080054d5
 8005474:	080054d5 	.word	0x080054d5
 8005478:	080054d5 	.word	0x080054d5
 800547c:	080054d5 	.word	0x080054d5
 8005480:	080054d5 	.word	0x080054d5
 8005484:	080054d5 	.word	0x080054d5
 8005488:	080054ab 	.word	0x080054ab
 800548c:	2b64      	cmp	r3, #100	; 0x64
 800548e:	d009      	beq.n	80054a4 <Save_EEPROM+0x948>
 8005490:	e020      	b.n	80054d4 <Save_EEPROM+0x978>
 8005492:	2301      	movs	r3, #1
 8005494:	74fb      	strb	r3, [r7, #19]
 8005496:	e01f      	b.n	80054d8 <Save_EEPROM+0x97c>
 8005498:	2302      	movs	r3, #2
 800549a:	74fb      	strb	r3, [r7, #19]
 800549c:	e01c      	b.n	80054d8 <Save_EEPROM+0x97c>
 800549e:	2303      	movs	r3, #3
 80054a0:	74fb      	strb	r3, [r7, #19]
 80054a2:	e019      	b.n	80054d8 <Save_EEPROM+0x97c>
 80054a4:	2304      	movs	r3, #4
 80054a6:	74fb      	strb	r3, [r7, #19]
 80054a8:	e016      	b.n	80054d8 <Save_EEPROM+0x97c>
 80054aa:	2305      	movs	r3, #5
 80054ac:	74fb      	strb	r3, [r7, #19]
 80054ae:	e013      	b.n	80054d8 <Save_EEPROM+0x97c>
 80054b0:	2306      	movs	r3, #6
 80054b2:	74fb      	strb	r3, [r7, #19]
 80054b4:	e010      	b.n	80054d8 <Save_EEPROM+0x97c>
 80054b6:	2307      	movs	r3, #7
 80054b8:	74fb      	strb	r3, [r7, #19]
 80054ba:	e00d      	b.n	80054d8 <Save_EEPROM+0x97c>
 80054bc:	2308      	movs	r3, #8
 80054be:	74fb      	strb	r3, [r7, #19]
 80054c0:	e00a      	b.n	80054d8 <Save_EEPROM+0x97c>
 80054c2:	2309      	movs	r3, #9
 80054c4:	74fb      	strb	r3, [r7, #19]
 80054c6:	e007      	b.n	80054d8 <Save_EEPROM+0x97c>
 80054c8:	230a      	movs	r3, #10
 80054ca:	74fb      	strb	r3, [r7, #19]
 80054cc:	e004      	b.n	80054d8 <Save_EEPROM+0x97c>
 80054ce:	230b      	movs	r3, #11
 80054d0:	74fb      	strb	r3, [r7, #19]
 80054d2:	e001      	b.n	80054d8 <Save_EEPROM+0x97c>
 80054d4:	2300      	movs	r3, #0
 80054d6:	74fb      	strb	r3, [r7, #19]
 80054d8:	bf00      	nop
	__FREQ_TO_BUFFER(buffer[8], perCAN[ANALOG_1_4]);
 80054da:	4b55      	ldr	r3, [pc, #340]	; (8005630 <Save_EEPROM+0xad4>)
 80054dc:	881b      	ldrh	r3, [r3, #0]
 80054de:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80054e2:	f000 8082 	beq.w	80055ea <Save_EEPROM+0xa8e>
 80054e6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80054ea:	f300 80a3 	bgt.w	8005634 <Save_EEPROM+0xad8>
 80054ee:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80054f2:	d07d      	beq.n	80055f0 <Save_EEPROM+0xa94>
 80054f4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80054f8:	f300 809c 	bgt.w	8005634 <Save_EEPROM+0xad8>
 80054fc:	2bc8      	cmp	r3, #200	; 0xc8
 80054fe:	d07a      	beq.n	80055f6 <Save_EEPROM+0xa9a>
 8005500:	2bc8      	cmp	r3, #200	; 0xc8
 8005502:	f300 8097 	bgt.w	8005634 <Save_EEPROM+0xad8>
 8005506:	2b32      	cmp	r3, #50	; 0x32
 8005508:	dc6c      	bgt.n	80055e4 <Save_EEPROM+0xa88>
 800550a:	2b02      	cmp	r3, #2
 800550c:	f2c0 8092 	blt.w	8005634 <Save_EEPROM+0xad8>
 8005510:	3b02      	subs	r3, #2
 8005512:	2b30      	cmp	r3, #48	; 0x30
 8005514:	f200 808e 	bhi.w	8005634 <Save_EEPROM+0xad8>
 8005518:	a201      	add	r2, pc, #4	; (adr r2, 8005520 <Save_EEPROM+0x9c4>)
 800551a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800551e:	bf00      	nop
 8005520:	08005627 	.word	0x08005627
 8005524:	08005635 	.word	0x08005635
 8005528:	08005621 	.word	0x08005621
 800552c:	0800561b 	.word	0x0800561b
 8005530:	08005635 	.word	0x08005635
 8005534:	08005635 	.word	0x08005635
 8005538:	08005635 	.word	0x08005635
 800553c:	08005635 	.word	0x08005635
 8005540:	08005615 	.word	0x08005615
 8005544:	08005635 	.word	0x08005635
 8005548:	08005635 	.word	0x08005635
 800554c:	08005635 	.word	0x08005635
 8005550:	08005635 	.word	0x08005635
 8005554:	08005635 	.word	0x08005635
 8005558:	08005635 	.word	0x08005635
 800555c:	08005635 	.word	0x08005635
 8005560:	08005635 	.word	0x08005635
 8005564:	08005635 	.word	0x08005635
 8005568:	0800560f 	.word	0x0800560f
 800556c:	08005635 	.word	0x08005635
 8005570:	08005635 	.word	0x08005635
 8005574:	08005635 	.word	0x08005635
 8005578:	08005635 	.word	0x08005635
 800557c:	08005635 	.word	0x08005635
 8005580:	08005635 	.word	0x08005635
 8005584:	08005635 	.word	0x08005635
 8005588:	08005635 	.word	0x08005635
 800558c:	08005635 	.word	0x08005635
 8005590:	08005635 	.word	0x08005635
 8005594:	08005635 	.word	0x08005635
 8005598:	08005635 	.word	0x08005635
 800559c:	08005635 	.word	0x08005635
 80055a0:	08005635 	.word	0x08005635
 80055a4:	08005635 	.word	0x08005635
 80055a8:	08005635 	.word	0x08005635
 80055ac:	08005635 	.word	0x08005635
 80055b0:	08005635 	.word	0x08005635
 80055b4:	08005635 	.word	0x08005635
 80055b8:	08005609 	.word	0x08005609
 80055bc:	08005635 	.word	0x08005635
 80055c0:	08005635 	.word	0x08005635
 80055c4:	08005635 	.word	0x08005635
 80055c8:	08005635 	.word	0x08005635
 80055cc:	08005635 	.word	0x08005635
 80055d0:	08005635 	.word	0x08005635
 80055d4:	08005635 	.word	0x08005635
 80055d8:	08005635 	.word	0x08005635
 80055dc:	08005635 	.word	0x08005635
 80055e0:	08005603 	.word	0x08005603
 80055e4:	2b64      	cmp	r3, #100	; 0x64
 80055e6:	d009      	beq.n	80055fc <Save_EEPROM+0xaa0>
 80055e8:	e024      	b.n	8005634 <Save_EEPROM+0xad8>
 80055ea:	2301      	movs	r3, #1
 80055ec:	753b      	strb	r3, [r7, #20]
 80055ee:	e023      	b.n	8005638 <Save_EEPROM+0xadc>
 80055f0:	2302      	movs	r3, #2
 80055f2:	753b      	strb	r3, [r7, #20]
 80055f4:	e020      	b.n	8005638 <Save_EEPROM+0xadc>
 80055f6:	2303      	movs	r3, #3
 80055f8:	753b      	strb	r3, [r7, #20]
 80055fa:	e01d      	b.n	8005638 <Save_EEPROM+0xadc>
 80055fc:	2304      	movs	r3, #4
 80055fe:	753b      	strb	r3, [r7, #20]
 8005600:	e01a      	b.n	8005638 <Save_EEPROM+0xadc>
 8005602:	2305      	movs	r3, #5
 8005604:	753b      	strb	r3, [r7, #20]
 8005606:	e017      	b.n	8005638 <Save_EEPROM+0xadc>
 8005608:	2306      	movs	r3, #6
 800560a:	753b      	strb	r3, [r7, #20]
 800560c:	e014      	b.n	8005638 <Save_EEPROM+0xadc>
 800560e:	2307      	movs	r3, #7
 8005610:	753b      	strb	r3, [r7, #20]
 8005612:	e011      	b.n	8005638 <Save_EEPROM+0xadc>
 8005614:	2308      	movs	r3, #8
 8005616:	753b      	strb	r3, [r7, #20]
 8005618:	e00e      	b.n	8005638 <Save_EEPROM+0xadc>
 800561a:	2309      	movs	r3, #9
 800561c:	753b      	strb	r3, [r7, #20]
 800561e:	e00b      	b.n	8005638 <Save_EEPROM+0xadc>
 8005620:	230a      	movs	r3, #10
 8005622:	753b      	strb	r3, [r7, #20]
 8005624:	e008      	b.n	8005638 <Save_EEPROM+0xadc>
 8005626:	230b      	movs	r3, #11
 8005628:	753b      	strb	r3, [r7, #20]
 800562a:	e005      	b.n	8005638 <Save_EEPROM+0xadc>
 800562c:	2000266c 	.word	0x2000266c
 8005630:	20002660 	.word	0x20002660
 8005634:	2300      	movs	r3, #0
 8005636:	753b      	strb	r3, [r7, #20]
 8005638:	bf00      	nop

	HAL_I2C_Master_Transmit(hi2c, EEPROM_ADDRESS_WRITE, buffer, EEPROM_BUFFER_SIZE_WRITE, EEPROM_TIMEOUT_WRITE);
 800563a:	f107 020c 	add.w	r2, r7, #12
 800563e:	230a      	movs	r3, #10
 8005640:	9300      	str	r3, [sp, #0]
 8005642:	2309      	movs	r3, #9
 8005644:	21a0      	movs	r1, #160	; 0xa0
 8005646:	6878      	ldr	r0, [r7, #4]
 8005648:	f003 fdb0 	bl	80091ac <HAL_I2C_Master_Transmit>
	HAL_Delay(10);
 800564c:	200a      	movs	r0, #10
 800564e:	f001 fabd 	bl	8006bcc <HAL_Delay>

	buffer[0] = 0x08;
 8005652:	2308      	movs	r3, #8
 8005654:	733b      	strb	r3, [r7, #12]

	__FREQ_TO_BUFFER(buffer[1], perCAN[ANALOG_5_8]);
 8005656:	4baa      	ldr	r3, [pc, #680]	; (8005900 <Save_EEPROM+0xda4>)
 8005658:	885b      	ldrh	r3, [r3, #2]
 800565a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800565e:	f000 8082 	beq.w	8005766 <Save_EEPROM+0xc0a>
 8005662:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005666:	f300 809f 	bgt.w	80057a8 <Save_EEPROM+0xc4c>
 800566a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800566e:	d07d      	beq.n	800576c <Save_EEPROM+0xc10>
 8005670:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8005674:	f300 8098 	bgt.w	80057a8 <Save_EEPROM+0xc4c>
 8005678:	2bc8      	cmp	r3, #200	; 0xc8
 800567a:	d07a      	beq.n	8005772 <Save_EEPROM+0xc16>
 800567c:	2bc8      	cmp	r3, #200	; 0xc8
 800567e:	f300 8093 	bgt.w	80057a8 <Save_EEPROM+0xc4c>
 8005682:	2b32      	cmp	r3, #50	; 0x32
 8005684:	dc6c      	bgt.n	8005760 <Save_EEPROM+0xc04>
 8005686:	2b02      	cmp	r3, #2
 8005688:	f2c0 808e 	blt.w	80057a8 <Save_EEPROM+0xc4c>
 800568c:	3b02      	subs	r3, #2
 800568e:	2b30      	cmp	r3, #48	; 0x30
 8005690:	f200 808a 	bhi.w	80057a8 <Save_EEPROM+0xc4c>
 8005694:	a201      	add	r2, pc, #4	; (adr r2, 800569c <Save_EEPROM+0xb40>)
 8005696:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800569a:	bf00      	nop
 800569c:	080057a3 	.word	0x080057a3
 80056a0:	080057a9 	.word	0x080057a9
 80056a4:	0800579d 	.word	0x0800579d
 80056a8:	08005797 	.word	0x08005797
 80056ac:	080057a9 	.word	0x080057a9
 80056b0:	080057a9 	.word	0x080057a9
 80056b4:	080057a9 	.word	0x080057a9
 80056b8:	080057a9 	.word	0x080057a9
 80056bc:	08005791 	.word	0x08005791
 80056c0:	080057a9 	.word	0x080057a9
 80056c4:	080057a9 	.word	0x080057a9
 80056c8:	080057a9 	.word	0x080057a9
 80056cc:	080057a9 	.word	0x080057a9
 80056d0:	080057a9 	.word	0x080057a9
 80056d4:	080057a9 	.word	0x080057a9
 80056d8:	080057a9 	.word	0x080057a9
 80056dc:	080057a9 	.word	0x080057a9
 80056e0:	080057a9 	.word	0x080057a9
 80056e4:	0800578b 	.word	0x0800578b
 80056e8:	080057a9 	.word	0x080057a9
 80056ec:	080057a9 	.word	0x080057a9
 80056f0:	080057a9 	.word	0x080057a9
 80056f4:	080057a9 	.word	0x080057a9
 80056f8:	080057a9 	.word	0x080057a9
 80056fc:	080057a9 	.word	0x080057a9
 8005700:	080057a9 	.word	0x080057a9
 8005704:	080057a9 	.word	0x080057a9
 8005708:	080057a9 	.word	0x080057a9
 800570c:	080057a9 	.word	0x080057a9
 8005710:	080057a9 	.word	0x080057a9
 8005714:	080057a9 	.word	0x080057a9
 8005718:	080057a9 	.word	0x080057a9
 800571c:	080057a9 	.word	0x080057a9
 8005720:	080057a9 	.word	0x080057a9
 8005724:	080057a9 	.word	0x080057a9
 8005728:	080057a9 	.word	0x080057a9
 800572c:	080057a9 	.word	0x080057a9
 8005730:	080057a9 	.word	0x080057a9
 8005734:	08005785 	.word	0x08005785
 8005738:	080057a9 	.word	0x080057a9
 800573c:	080057a9 	.word	0x080057a9
 8005740:	080057a9 	.word	0x080057a9
 8005744:	080057a9 	.word	0x080057a9
 8005748:	080057a9 	.word	0x080057a9
 800574c:	080057a9 	.word	0x080057a9
 8005750:	080057a9 	.word	0x080057a9
 8005754:	080057a9 	.word	0x080057a9
 8005758:	080057a9 	.word	0x080057a9
 800575c:	0800577f 	.word	0x0800577f
 8005760:	2b64      	cmp	r3, #100	; 0x64
 8005762:	d009      	beq.n	8005778 <Save_EEPROM+0xc1c>
 8005764:	e020      	b.n	80057a8 <Save_EEPROM+0xc4c>
 8005766:	2301      	movs	r3, #1
 8005768:	737b      	strb	r3, [r7, #13]
 800576a:	e01f      	b.n	80057ac <Save_EEPROM+0xc50>
 800576c:	2302      	movs	r3, #2
 800576e:	737b      	strb	r3, [r7, #13]
 8005770:	e01c      	b.n	80057ac <Save_EEPROM+0xc50>
 8005772:	2303      	movs	r3, #3
 8005774:	737b      	strb	r3, [r7, #13]
 8005776:	e019      	b.n	80057ac <Save_EEPROM+0xc50>
 8005778:	2304      	movs	r3, #4
 800577a:	737b      	strb	r3, [r7, #13]
 800577c:	e016      	b.n	80057ac <Save_EEPROM+0xc50>
 800577e:	2305      	movs	r3, #5
 8005780:	737b      	strb	r3, [r7, #13]
 8005782:	e013      	b.n	80057ac <Save_EEPROM+0xc50>
 8005784:	2306      	movs	r3, #6
 8005786:	737b      	strb	r3, [r7, #13]
 8005788:	e010      	b.n	80057ac <Save_EEPROM+0xc50>
 800578a:	2307      	movs	r3, #7
 800578c:	737b      	strb	r3, [r7, #13]
 800578e:	e00d      	b.n	80057ac <Save_EEPROM+0xc50>
 8005790:	2308      	movs	r3, #8
 8005792:	737b      	strb	r3, [r7, #13]
 8005794:	e00a      	b.n	80057ac <Save_EEPROM+0xc50>
 8005796:	2309      	movs	r3, #9
 8005798:	737b      	strb	r3, [r7, #13]
 800579a:	e007      	b.n	80057ac <Save_EEPROM+0xc50>
 800579c:	230a      	movs	r3, #10
 800579e:	737b      	strb	r3, [r7, #13]
 80057a0:	e004      	b.n	80057ac <Save_EEPROM+0xc50>
 80057a2:	230b      	movs	r3, #11
 80057a4:	737b      	strb	r3, [r7, #13]
 80057a6:	e001      	b.n	80057ac <Save_EEPROM+0xc50>
 80057a8:	2300      	movs	r3, #0
 80057aa:	737b      	strb	r3, [r7, #13]
 80057ac:	bf00      	nop
	__FREQ_TO_BUFFER(buffer[2], perCAN[ANALOG_9_12]);
 80057ae:	4b54      	ldr	r3, [pc, #336]	; (8005900 <Save_EEPROM+0xda4>)
 80057b0:	889b      	ldrh	r3, [r3, #4]
 80057b2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80057b6:	f000 8082 	beq.w	80058be <Save_EEPROM+0xd62>
 80057ba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80057be:	f300 80a1 	bgt.w	8005904 <Save_EEPROM+0xda8>
 80057c2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80057c6:	d07d      	beq.n	80058c4 <Save_EEPROM+0xd68>
 80057c8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80057cc:	f300 809a 	bgt.w	8005904 <Save_EEPROM+0xda8>
 80057d0:	2bc8      	cmp	r3, #200	; 0xc8
 80057d2:	d07a      	beq.n	80058ca <Save_EEPROM+0xd6e>
 80057d4:	2bc8      	cmp	r3, #200	; 0xc8
 80057d6:	f300 8095 	bgt.w	8005904 <Save_EEPROM+0xda8>
 80057da:	2b32      	cmp	r3, #50	; 0x32
 80057dc:	dc6c      	bgt.n	80058b8 <Save_EEPROM+0xd5c>
 80057de:	2b02      	cmp	r3, #2
 80057e0:	f2c0 8090 	blt.w	8005904 <Save_EEPROM+0xda8>
 80057e4:	3b02      	subs	r3, #2
 80057e6:	2b30      	cmp	r3, #48	; 0x30
 80057e8:	f200 808c 	bhi.w	8005904 <Save_EEPROM+0xda8>
 80057ec:	a201      	add	r2, pc, #4	; (adr r2, 80057f4 <Save_EEPROM+0xc98>)
 80057ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057f2:	bf00      	nop
 80057f4:	080058fb 	.word	0x080058fb
 80057f8:	08005905 	.word	0x08005905
 80057fc:	080058f5 	.word	0x080058f5
 8005800:	080058ef 	.word	0x080058ef
 8005804:	08005905 	.word	0x08005905
 8005808:	08005905 	.word	0x08005905
 800580c:	08005905 	.word	0x08005905
 8005810:	08005905 	.word	0x08005905
 8005814:	080058e9 	.word	0x080058e9
 8005818:	08005905 	.word	0x08005905
 800581c:	08005905 	.word	0x08005905
 8005820:	08005905 	.word	0x08005905
 8005824:	08005905 	.word	0x08005905
 8005828:	08005905 	.word	0x08005905
 800582c:	08005905 	.word	0x08005905
 8005830:	08005905 	.word	0x08005905
 8005834:	08005905 	.word	0x08005905
 8005838:	08005905 	.word	0x08005905
 800583c:	080058e3 	.word	0x080058e3
 8005840:	08005905 	.word	0x08005905
 8005844:	08005905 	.word	0x08005905
 8005848:	08005905 	.word	0x08005905
 800584c:	08005905 	.word	0x08005905
 8005850:	08005905 	.word	0x08005905
 8005854:	08005905 	.word	0x08005905
 8005858:	08005905 	.word	0x08005905
 800585c:	08005905 	.word	0x08005905
 8005860:	08005905 	.word	0x08005905
 8005864:	08005905 	.word	0x08005905
 8005868:	08005905 	.word	0x08005905
 800586c:	08005905 	.word	0x08005905
 8005870:	08005905 	.word	0x08005905
 8005874:	08005905 	.word	0x08005905
 8005878:	08005905 	.word	0x08005905
 800587c:	08005905 	.word	0x08005905
 8005880:	08005905 	.word	0x08005905
 8005884:	08005905 	.word	0x08005905
 8005888:	08005905 	.word	0x08005905
 800588c:	080058dd 	.word	0x080058dd
 8005890:	08005905 	.word	0x08005905
 8005894:	08005905 	.word	0x08005905
 8005898:	08005905 	.word	0x08005905
 800589c:	08005905 	.word	0x08005905
 80058a0:	08005905 	.word	0x08005905
 80058a4:	08005905 	.word	0x08005905
 80058a8:	08005905 	.word	0x08005905
 80058ac:	08005905 	.word	0x08005905
 80058b0:	08005905 	.word	0x08005905
 80058b4:	080058d7 	.word	0x080058d7
 80058b8:	2b64      	cmp	r3, #100	; 0x64
 80058ba:	d009      	beq.n	80058d0 <Save_EEPROM+0xd74>
 80058bc:	e022      	b.n	8005904 <Save_EEPROM+0xda8>
 80058be:	2301      	movs	r3, #1
 80058c0:	73bb      	strb	r3, [r7, #14]
 80058c2:	e021      	b.n	8005908 <Save_EEPROM+0xdac>
 80058c4:	2302      	movs	r3, #2
 80058c6:	73bb      	strb	r3, [r7, #14]
 80058c8:	e01e      	b.n	8005908 <Save_EEPROM+0xdac>
 80058ca:	2303      	movs	r3, #3
 80058cc:	73bb      	strb	r3, [r7, #14]
 80058ce:	e01b      	b.n	8005908 <Save_EEPROM+0xdac>
 80058d0:	2304      	movs	r3, #4
 80058d2:	73bb      	strb	r3, [r7, #14]
 80058d4:	e018      	b.n	8005908 <Save_EEPROM+0xdac>
 80058d6:	2305      	movs	r3, #5
 80058d8:	73bb      	strb	r3, [r7, #14]
 80058da:	e015      	b.n	8005908 <Save_EEPROM+0xdac>
 80058dc:	2306      	movs	r3, #6
 80058de:	73bb      	strb	r3, [r7, #14]
 80058e0:	e012      	b.n	8005908 <Save_EEPROM+0xdac>
 80058e2:	2307      	movs	r3, #7
 80058e4:	73bb      	strb	r3, [r7, #14]
 80058e6:	e00f      	b.n	8005908 <Save_EEPROM+0xdac>
 80058e8:	2308      	movs	r3, #8
 80058ea:	73bb      	strb	r3, [r7, #14]
 80058ec:	e00c      	b.n	8005908 <Save_EEPROM+0xdac>
 80058ee:	2309      	movs	r3, #9
 80058f0:	73bb      	strb	r3, [r7, #14]
 80058f2:	e009      	b.n	8005908 <Save_EEPROM+0xdac>
 80058f4:	230a      	movs	r3, #10
 80058f6:	73bb      	strb	r3, [r7, #14]
 80058f8:	e006      	b.n	8005908 <Save_EEPROM+0xdac>
 80058fa:	230b      	movs	r3, #11
 80058fc:	73bb      	strb	r3, [r7, #14]
 80058fe:	e003      	b.n	8005908 <Save_EEPROM+0xdac>
 8005900:	20002660 	.word	0x20002660
 8005904:	2300      	movs	r3, #0
 8005906:	73bb      	strb	r3, [r7, #14]
 8005908:	bf00      	nop
	__FREQ_TO_BUFFER(buffer[3], perCAN[RTC_MSG]);
 800590a:	4bcd      	ldr	r3, [pc, #820]	; (8005c40 <Save_EEPROM+0x10e4>)
 800590c:	88db      	ldrh	r3, [r3, #6]
 800590e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005912:	f000 8082 	beq.w	8005a1a <Save_EEPROM+0xebe>
 8005916:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800591a:	f300 809f 	bgt.w	8005a5c <Save_EEPROM+0xf00>
 800591e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8005922:	d07d      	beq.n	8005a20 <Save_EEPROM+0xec4>
 8005924:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8005928:	f300 8098 	bgt.w	8005a5c <Save_EEPROM+0xf00>
 800592c:	2bc8      	cmp	r3, #200	; 0xc8
 800592e:	d07a      	beq.n	8005a26 <Save_EEPROM+0xeca>
 8005930:	2bc8      	cmp	r3, #200	; 0xc8
 8005932:	f300 8093 	bgt.w	8005a5c <Save_EEPROM+0xf00>
 8005936:	2b32      	cmp	r3, #50	; 0x32
 8005938:	dc6c      	bgt.n	8005a14 <Save_EEPROM+0xeb8>
 800593a:	2b02      	cmp	r3, #2
 800593c:	f2c0 808e 	blt.w	8005a5c <Save_EEPROM+0xf00>
 8005940:	3b02      	subs	r3, #2
 8005942:	2b30      	cmp	r3, #48	; 0x30
 8005944:	f200 808a 	bhi.w	8005a5c <Save_EEPROM+0xf00>
 8005948:	a201      	add	r2, pc, #4	; (adr r2, 8005950 <Save_EEPROM+0xdf4>)
 800594a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800594e:	bf00      	nop
 8005950:	08005a57 	.word	0x08005a57
 8005954:	08005a5d 	.word	0x08005a5d
 8005958:	08005a51 	.word	0x08005a51
 800595c:	08005a4b 	.word	0x08005a4b
 8005960:	08005a5d 	.word	0x08005a5d
 8005964:	08005a5d 	.word	0x08005a5d
 8005968:	08005a5d 	.word	0x08005a5d
 800596c:	08005a5d 	.word	0x08005a5d
 8005970:	08005a45 	.word	0x08005a45
 8005974:	08005a5d 	.word	0x08005a5d
 8005978:	08005a5d 	.word	0x08005a5d
 800597c:	08005a5d 	.word	0x08005a5d
 8005980:	08005a5d 	.word	0x08005a5d
 8005984:	08005a5d 	.word	0x08005a5d
 8005988:	08005a5d 	.word	0x08005a5d
 800598c:	08005a5d 	.word	0x08005a5d
 8005990:	08005a5d 	.word	0x08005a5d
 8005994:	08005a5d 	.word	0x08005a5d
 8005998:	08005a3f 	.word	0x08005a3f
 800599c:	08005a5d 	.word	0x08005a5d
 80059a0:	08005a5d 	.word	0x08005a5d
 80059a4:	08005a5d 	.word	0x08005a5d
 80059a8:	08005a5d 	.word	0x08005a5d
 80059ac:	08005a5d 	.word	0x08005a5d
 80059b0:	08005a5d 	.word	0x08005a5d
 80059b4:	08005a5d 	.word	0x08005a5d
 80059b8:	08005a5d 	.word	0x08005a5d
 80059bc:	08005a5d 	.word	0x08005a5d
 80059c0:	08005a5d 	.word	0x08005a5d
 80059c4:	08005a5d 	.word	0x08005a5d
 80059c8:	08005a5d 	.word	0x08005a5d
 80059cc:	08005a5d 	.word	0x08005a5d
 80059d0:	08005a5d 	.word	0x08005a5d
 80059d4:	08005a5d 	.word	0x08005a5d
 80059d8:	08005a5d 	.word	0x08005a5d
 80059dc:	08005a5d 	.word	0x08005a5d
 80059e0:	08005a5d 	.word	0x08005a5d
 80059e4:	08005a5d 	.word	0x08005a5d
 80059e8:	08005a39 	.word	0x08005a39
 80059ec:	08005a5d 	.word	0x08005a5d
 80059f0:	08005a5d 	.word	0x08005a5d
 80059f4:	08005a5d 	.word	0x08005a5d
 80059f8:	08005a5d 	.word	0x08005a5d
 80059fc:	08005a5d 	.word	0x08005a5d
 8005a00:	08005a5d 	.word	0x08005a5d
 8005a04:	08005a5d 	.word	0x08005a5d
 8005a08:	08005a5d 	.word	0x08005a5d
 8005a0c:	08005a5d 	.word	0x08005a5d
 8005a10:	08005a33 	.word	0x08005a33
 8005a14:	2b64      	cmp	r3, #100	; 0x64
 8005a16:	d009      	beq.n	8005a2c <Save_EEPROM+0xed0>
 8005a18:	e020      	b.n	8005a5c <Save_EEPROM+0xf00>
 8005a1a:	2301      	movs	r3, #1
 8005a1c:	73fb      	strb	r3, [r7, #15]
 8005a1e:	e01f      	b.n	8005a60 <Save_EEPROM+0xf04>
 8005a20:	2302      	movs	r3, #2
 8005a22:	73fb      	strb	r3, [r7, #15]
 8005a24:	e01c      	b.n	8005a60 <Save_EEPROM+0xf04>
 8005a26:	2303      	movs	r3, #3
 8005a28:	73fb      	strb	r3, [r7, #15]
 8005a2a:	e019      	b.n	8005a60 <Save_EEPROM+0xf04>
 8005a2c:	2304      	movs	r3, #4
 8005a2e:	73fb      	strb	r3, [r7, #15]
 8005a30:	e016      	b.n	8005a60 <Save_EEPROM+0xf04>
 8005a32:	2305      	movs	r3, #5
 8005a34:	73fb      	strb	r3, [r7, #15]
 8005a36:	e013      	b.n	8005a60 <Save_EEPROM+0xf04>
 8005a38:	2306      	movs	r3, #6
 8005a3a:	73fb      	strb	r3, [r7, #15]
 8005a3c:	e010      	b.n	8005a60 <Save_EEPROM+0xf04>
 8005a3e:	2307      	movs	r3, #7
 8005a40:	73fb      	strb	r3, [r7, #15]
 8005a42:	e00d      	b.n	8005a60 <Save_EEPROM+0xf04>
 8005a44:	2308      	movs	r3, #8
 8005a46:	73fb      	strb	r3, [r7, #15]
 8005a48:	e00a      	b.n	8005a60 <Save_EEPROM+0xf04>
 8005a4a:	2309      	movs	r3, #9
 8005a4c:	73fb      	strb	r3, [r7, #15]
 8005a4e:	e007      	b.n	8005a60 <Save_EEPROM+0xf04>
 8005a50:	230a      	movs	r3, #10
 8005a52:	73fb      	strb	r3, [r7, #15]
 8005a54:	e004      	b.n	8005a60 <Save_EEPROM+0xf04>
 8005a56:	230b      	movs	r3, #11
 8005a58:	73fb      	strb	r3, [r7, #15]
 8005a5a:	e001      	b.n	8005a60 <Save_EEPROM+0xf04>
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	73fb      	strb	r3, [r7, #15]
 8005a60:	bf00      	nop
	__FREQ_TO_BUFFER(buffer[4], perCAN[VERIFY_MSG]);
 8005a62:	4b77      	ldr	r3, [pc, #476]	; (8005c40 <Save_EEPROM+0x10e4>)
 8005a64:	891b      	ldrh	r3, [r3, #8]
 8005a66:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005a6a:	f000 8082 	beq.w	8005b72 <Save_EEPROM+0x1016>
 8005a6e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005a72:	f300 809f 	bgt.w	8005bb4 <Save_EEPROM+0x1058>
 8005a76:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8005a7a:	d07d      	beq.n	8005b78 <Save_EEPROM+0x101c>
 8005a7c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8005a80:	f300 8098 	bgt.w	8005bb4 <Save_EEPROM+0x1058>
 8005a84:	2bc8      	cmp	r3, #200	; 0xc8
 8005a86:	d07a      	beq.n	8005b7e <Save_EEPROM+0x1022>
 8005a88:	2bc8      	cmp	r3, #200	; 0xc8
 8005a8a:	f300 8093 	bgt.w	8005bb4 <Save_EEPROM+0x1058>
 8005a8e:	2b32      	cmp	r3, #50	; 0x32
 8005a90:	dc6c      	bgt.n	8005b6c <Save_EEPROM+0x1010>
 8005a92:	2b02      	cmp	r3, #2
 8005a94:	f2c0 808e 	blt.w	8005bb4 <Save_EEPROM+0x1058>
 8005a98:	3b02      	subs	r3, #2
 8005a9a:	2b30      	cmp	r3, #48	; 0x30
 8005a9c:	f200 808a 	bhi.w	8005bb4 <Save_EEPROM+0x1058>
 8005aa0:	a201      	add	r2, pc, #4	; (adr r2, 8005aa8 <Save_EEPROM+0xf4c>)
 8005aa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005aa6:	bf00      	nop
 8005aa8:	08005baf 	.word	0x08005baf
 8005aac:	08005bb5 	.word	0x08005bb5
 8005ab0:	08005ba9 	.word	0x08005ba9
 8005ab4:	08005ba3 	.word	0x08005ba3
 8005ab8:	08005bb5 	.word	0x08005bb5
 8005abc:	08005bb5 	.word	0x08005bb5
 8005ac0:	08005bb5 	.word	0x08005bb5
 8005ac4:	08005bb5 	.word	0x08005bb5
 8005ac8:	08005b9d 	.word	0x08005b9d
 8005acc:	08005bb5 	.word	0x08005bb5
 8005ad0:	08005bb5 	.word	0x08005bb5
 8005ad4:	08005bb5 	.word	0x08005bb5
 8005ad8:	08005bb5 	.word	0x08005bb5
 8005adc:	08005bb5 	.word	0x08005bb5
 8005ae0:	08005bb5 	.word	0x08005bb5
 8005ae4:	08005bb5 	.word	0x08005bb5
 8005ae8:	08005bb5 	.word	0x08005bb5
 8005aec:	08005bb5 	.word	0x08005bb5
 8005af0:	08005b97 	.word	0x08005b97
 8005af4:	08005bb5 	.word	0x08005bb5
 8005af8:	08005bb5 	.word	0x08005bb5
 8005afc:	08005bb5 	.word	0x08005bb5
 8005b00:	08005bb5 	.word	0x08005bb5
 8005b04:	08005bb5 	.word	0x08005bb5
 8005b08:	08005bb5 	.word	0x08005bb5
 8005b0c:	08005bb5 	.word	0x08005bb5
 8005b10:	08005bb5 	.word	0x08005bb5
 8005b14:	08005bb5 	.word	0x08005bb5
 8005b18:	08005bb5 	.word	0x08005bb5
 8005b1c:	08005bb5 	.word	0x08005bb5
 8005b20:	08005bb5 	.word	0x08005bb5
 8005b24:	08005bb5 	.word	0x08005bb5
 8005b28:	08005bb5 	.word	0x08005bb5
 8005b2c:	08005bb5 	.word	0x08005bb5
 8005b30:	08005bb5 	.word	0x08005bb5
 8005b34:	08005bb5 	.word	0x08005bb5
 8005b38:	08005bb5 	.word	0x08005bb5
 8005b3c:	08005bb5 	.word	0x08005bb5
 8005b40:	08005b91 	.word	0x08005b91
 8005b44:	08005bb5 	.word	0x08005bb5
 8005b48:	08005bb5 	.word	0x08005bb5
 8005b4c:	08005bb5 	.word	0x08005bb5
 8005b50:	08005bb5 	.word	0x08005bb5
 8005b54:	08005bb5 	.word	0x08005bb5
 8005b58:	08005bb5 	.word	0x08005bb5
 8005b5c:	08005bb5 	.word	0x08005bb5
 8005b60:	08005bb5 	.word	0x08005bb5
 8005b64:	08005bb5 	.word	0x08005bb5
 8005b68:	08005b8b 	.word	0x08005b8b
 8005b6c:	2b64      	cmp	r3, #100	; 0x64
 8005b6e:	d009      	beq.n	8005b84 <Save_EEPROM+0x1028>
 8005b70:	e020      	b.n	8005bb4 <Save_EEPROM+0x1058>
 8005b72:	2301      	movs	r3, #1
 8005b74:	743b      	strb	r3, [r7, #16]
 8005b76:	e01f      	b.n	8005bb8 <Save_EEPROM+0x105c>
 8005b78:	2302      	movs	r3, #2
 8005b7a:	743b      	strb	r3, [r7, #16]
 8005b7c:	e01c      	b.n	8005bb8 <Save_EEPROM+0x105c>
 8005b7e:	2303      	movs	r3, #3
 8005b80:	743b      	strb	r3, [r7, #16]
 8005b82:	e019      	b.n	8005bb8 <Save_EEPROM+0x105c>
 8005b84:	2304      	movs	r3, #4
 8005b86:	743b      	strb	r3, [r7, #16]
 8005b88:	e016      	b.n	8005bb8 <Save_EEPROM+0x105c>
 8005b8a:	2305      	movs	r3, #5
 8005b8c:	743b      	strb	r3, [r7, #16]
 8005b8e:	e013      	b.n	8005bb8 <Save_EEPROM+0x105c>
 8005b90:	2306      	movs	r3, #6
 8005b92:	743b      	strb	r3, [r7, #16]
 8005b94:	e010      	b.n	8005bb8 <Save_EEPROM+0x105c>
 8005b96:	2307      	movs	r3, #7
 8005b98:	743b      	strb	r3, [r7, #16]
 8005b9a:	e00d      	b.n	8005bb8 <Save_EEPROM+0x105c>
 8005b9c:	2308      	movs	r3, #8
 8005b9e:	743b      	strb	r3, [r7, #16]
 8005ba0:	e00a      	b.n	8005bb8 <Save_EEPROM+0x105c>
 8005ba2:	2309      	movs	r3, #9
 8005ba4:	743b      	strb	r3, [r7, #16]
 8005ba6:	e007      	b.n	8005bb8 <Save_EEPROM+0x105c>
 8005ba8:	230a      	movs	r3, #10
 8005baa:	743b      	strb	r3, [r7, #16]
 8005bac:	e004      	b.n	8005bb8 <Save_EEPROM+0x105c>
 8005bae:	230b      	movs	r3, #11
 8005bb0:	743b      	strb	r3, [r7, #16]
 8005bb2:	e001      	b.n	8005bb8 <Save_EEPROM+0x105c>
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	743b      	strb	r3, [r7, #16]
 8005bb8:	bf00      	nop

	buffer[5] = inputConfig;
 8005bba:	4b22      	ldr	r3, [pc, #136]	; (8005c44 <Save_EEPROM+0x10e8>)
 8005bbc:	781b      	ldrb	r3, [r3, #0]
 8005bbe:	747b      	strb	r3, [r7, #17]
	buffer[6] = thresholdBeacon >> 8;
 8005bc0:	4b21      	ldr	r3, [pc, #132]	; (8005c48 <Save_EEPROM+0x10ec>)
 8005bc2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005bc6:	121b      	asrs	r3, r3, #8
 8005bc8:	b21b      	sxth	r3, r3
 8005bca:	b2db      	uxtb	r3, r3
 8005bcc:	74bb      	strb	r3, [r7, #18]
	buffer[7] = thresholdBeacon & 0xff;
 8005bce:	4b1e      	ldr	r3, [pc, #120]	; (8005c48 <Save_EEPROM+0x10ec>)
 8005bd0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005bd4:	b2db      	uxtb	r3, r3
 8005bd6:	74fb      	strb	r3, [r7, #19]
	buffer[8] = thresholdRPM >> 8;
 8005bd8:	4b1c      	ldr	r3, [pc, #112]	; (8005c4c <Save_EEPROM+0x10f0>)
 8005bda:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005bde:	121b      	asrs	r3, r3, #8
 8005be0:	b21b      	sxth	r3, r3
 8005be2:	b2db      	uxtb	r3, r3
 8005be4:	753b      	strb	r3, [r7, #20]

	HAL_I2C_Master_Transmit(hi2c, EEPROM_ADDRESS_WRITE, buffer, EEPROM_BUFFER_SIZE_WRITE, EEPROM_TIMEOUT_WRITE);
 8005be6:	f107 020c 	add.w	r2, r7, #12
 8005bea:	230a      	movs	r3, #10
 8005bec:	9300      	str	r3, [sp, #0]
 8005bee:	2309      	movs	r3, #9
 8005bf0:	21a0      	movs	r1, #160	; 0xa0
 8005bf2:	6878      	ldr	r0, [r7, #4]
 8005bf4:	f003 fada 	bl	80091ac <HAL_I2C_Master_Transmit>
	HAL_Delay(10);
 8005bf8:	200a      	movs	r0, #10
 8005bfa:	f000 ffe7 	bl	8006bcc <HAL_Delay>

	buffer[0] = 0x10;
 8005bfe:	2310      	movs	r3, #16
 8005c00:	733b      	strb	r3, [r7, #12]
	buffer[1] = thresholdRPM & 0xff;
 8005c02:	4b12      	ldr	r3, [pc, #72]	; (8005c4c <Save_EEPROM+0x10f0>)
 8005c04:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005c08:	b2db      	uxtb	r3, r3
 8005c0a:	737b      	strb	r3, [r7, #13]
	buffer[2] = thresholdSpeed >> 8;
 8005c0c:	4b10      	ldr	r3, [pc, #64]	; (8005c50 <Save_EEPROM+0x10f4>)
 8005c0e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005c12:	121b      	asrs	r3, r3, #8
 8005c14:	b21b      	sxth	r3, r3
 8005c16:	b2db      	uxtb	r3, r3
 8005c18:	73bb      	strb	r3, [r7, #14]
	buffer[3] = thresholdSpeed & 0xff;
 8005c1a:	4b0d      	ldr	r3, [pc, #52]	; (8005c50 <Save_EEPROM+0x10f4>)
 8005c1c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005c20:	b2db      	uxtb	r3, r3
 8005c22:	73fb      	strb	r3, [r7, #15]

	return HAL_I2C_Master_Transmit(hi2c, EEPROM_ADDRESS_WRITE, buffer, 4, EEPROM_TIMEOUT_WRITE);
 8005c24:	f107 020c 	add.w	r2, r7, #12
 8005c28:	230a      	movs	r3, #10
 8005c2a:	9300      	str	r3, [sp, #0]
 8005c2c:	2304      	movs	r3, #4
 8005c2e:	21a0      	movs	r1, #160	; 0xa0
 8005c30:	6878      	ldr	r0, [r7, #4]
 8005c32:	f003 fabb 	bl	80091ac <HAL_I2C_Master_Transmit>
 8005c36:	4603      	mov	r3, r0
}
 8005c38:	4618      	mov	r0, r3
 8005c3a:	3718      	adds	r7, #24
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	bd80      	pop	{r7, pc}
 8005c40:	20002660 	.word	0x20002660
 8005c44:	20002644 	.word	0x20002644
 8005c48:	2000252e 	.word	0x2000252e
 8005c4c:	20002530 	.word	0x20002530
 8005c50:	20002532 	.word	0x20002532

08005c54 <Principal_Datalogger_Init>:
int16_t thresholdRPM;
int16_t thresholdSpeed;


FRESULT Principal_Datalogger_Init()
{
 8005c54:	b580      	push	{r7, lr}
 8005c56:	b082      	sub	sp, #8
 8005c58:	af00      	add	r7, sp, #0
	FRESULT retVal = FR_OK;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	71fb      	strb	r3, [r7, #7]

	if(HAL_GPIO_ReadPin(SDIO_CD_GPIO_Port, SDIO_CD_Pin) == GPIO_PIN_SET)
 8005c5e:	2180      	movs	r1, #128	; 0x80
 8005c60:	4812      	ldr	r0, [pc, #72]	; (8005cac <Principal_Datalogger_Init+0x58>)
 8005c62:	f003 f8fb 	bl	8008e5c <HAL_GPIO_ReadPin>
 8005c66:	4603      	mov	r3, r0
 8005c68:	2b01      	cmp	r3, #1
 8005c6a:	d104      	bne.n	8005c76 <Principal_Datalogger_Init+0x22>
	{
		flagDatalogger = DL_NO_CARD;
 8005c6c:	4b10      	ldr	r3, [pc, #64]	; (8005cb0 <Principal_Datalogger_Init+0x5c>)
 8005c6e:	2202      	movs	r2, #2
 8005c70:	701a      	strb	r2, [r3, #0]
		return FR_DISK_ERR;
 8005c72:	2301      	movs	r3, #1
 8005c74:	e016      	b.n	8005ca4 <Principal_Datalogger_Init+0x50>
	}

	BSP_SD_Init();
 8005c76:	f00b f99f 	bl	8010fb8 <BSP_SD_Init>

	retVal = f_mount(&fatfsStruct, SDPath, 1);
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	490d      	ldr	r1, [pc, #52]	; (8005cb4 <Principal_Datalogger_Init+0x60>)
 8005c7e:	480e      	ldr	r0, [pc, #56]	; (8005cb8 <Principal_Datalogger_Init+0x64>)
 8005c80:	f010 fe7a 	bl	8016978 <f_mount>
 8005c84:	4603      	mov	r3, r0
 8005c86:	71fb      	strb	r3, [r7, #7]

	if(retVal == FR_OK)
 8005c88:	79fb      	ldrb	r3, [r7, #7]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d103      	bne.n	8005c96 <Principal_Datalogger_Init+0x42>
		flagDatalogger = DL_NO_SAVE;
 8005c8e:	4b08      	ldr	r3, [pc, #32]	; (8005cb0 <Principal_Datalogger_Init+0x5c>)
 8005c90:	2200      	movs	r2, #0
 8005c92:	701a      	strb	r2, [r3, #0]
 8005c94:	e002      	b.n	8005c9c <Principal_Datalogger_Init+0x48>

	else
		flagDatalogger = DL_ERROR;
 8005c96:	4b06      	ldr	r3, [pc, #24]	; (8005cb0 <Principal_Datalogger_Init+0x5c>)
 8005c98:	2204      	movs	r2, #4
 8005c9a:	701a      	strb	r2, [r3, #0]

	accDatalogger[DL_ACC_COOLDOWN] = DATALOGGER_COOLDOWN;
 8005c9c:	4b07      	ldr	r3, [pc, #28]	; (8005cbc <Principal_Datalogger_Init+0x68>)
 8005c9e:	22fa      	movs	r2, #250	; 0xfa
 8005ca0:	601a      	str	r2, [r3, #0]

	return retVal;
 8005ca2:	79fb      	ldrb	r3, [r7, #7]
}
 8005ca4:	4618      	mov	r0, r3
 8005ca6:	3708      	adds	r7, #8
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	bd80      	pop	{r7, pc}
 8005cac:	40020800 	.word	0x40020800
 8005cb0:	20002642 	.word	0x20002642
 8005cb4:	200026dc 	.word	0x200026dc
 8005cb8:	20000470 	.word	0x20000470
 8005cbc:	20002680 	.word	0x20002680

08005cc0 <Principal_Datalogger_Start>:

FRESULT Principal_Datalogger_Start()
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b08c      	sub	sp, #48	; 0x30
 8005cc4:	af04      	add	r7, sp, #16
	FRESULT retVal = FR_OK;
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	77fb      	strb	r3, [r7, #31]

	if((flagDatalogger != DL_BUT_START) && (flagDatalogger != DL_NO_SAVE))
 8005cca:	4b50      	ldr	r3, [pc, #320]	; (8005e0c <Principal_Datalogger_Start+0x14c>)
 8005ccc:	781b      	ldrb	r3, [r3, #0]
 8005cce:	2b03      	cmp	r3, #3
 8005cd0:	d005      	beq.n	8005cde <Principal_Datalogger_Start+0x1e>
 8005cd2:	4b4e      	ldr	r3, [pc, #312]	; (8005e0c <Principal_Datalogger_Start+0x14c>)
 8005cd4:	781b      	ldrb	r3, [r3, #0]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d001      	beq.n	8005cde <Principal_Datalogger_Start+0x1e>
		return retVal;
 8005cda:	7ffb      	ldrb	r3, [r7, #31]
 8005cdc:	e092      	b.n	8005e04 <Principal_Datalogger_Start+0x144>

	else if((flagRTC != RTC_OK)
 8005cde:	4b4c      	ldr	r3, [pc, #304]	; (8005e10 <Principal_Datalogger_Start+0x150>)
 8005ce0:	781b      	ldrb	r3, [r3, #0]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d12b      	bne.n	8005d3e <Principal_Datalogger_Start+0x7e>
			|| ((flagDatalogger != DL_BUT_START)
 8005ce6:	4b49      	ldr	r3, [pc, #292]	; (8005e0c <Principal_Datalogger_Start+0x14c>)
 8005ce8:	781b      	ldrb	r3, [r3, #0]
 8005cea:	2b03      	cmp	r3, #3
 8005cec:	d02c      	beq.n	8005d48 <Principal_Datalogger_Start+0x88>
			&& __DL_THR_COND()))
 8005cee:	4b49      	ldr	r3, [pc, #292]	; (8005e14 <Principal_Datalogger_Start+0x154>)
 8005cf0:	f9b3 2052 	ldrsh.w	r2, [r3, #82]	; 0x52
 8005cf4:	4b48      	ldr	r3, [pc, #288]	; (8005e18 <Principal_Datalogger_Start+0x158>)
 8005cf6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005cfa:	429a      	cmp	r2, r3
 8005cfc:	db1f      	blt.n	8005d3e <Principal_Datalogger_Start+0x7e>
 8005cfe:	4b45      	ldr	r3, [pc, #276]	; (8005e14 <Principal_Datalogger_Start+0x154>)
 8005d00:	f9b3 2056 	ldrsh.w	r2, [r3, #86]	; 0x56
 8005d04:	4b45      	ldr	r3, [pc, #276]	; (8005e1c <Principal_Datalogger_Start+0x15c>)
 8005d06:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d0a:	429a      	cmp	r2, r3
 8005d0c:	da1c      	bge.n	8005d48 <Principal_Datalogger_Start+0x88>
 8005d0e:	4b41      	ldr	r3, [pc, #260]	; (8005e14 <Principal_Datalogger_Start+0x154>)
 8005d10:	f9b3 2058 	ldrsh.w	r2, [r3, #88]	; 0x58
 8005d14:	4b41      	ldr	r3, [pc, #260]	; (8005e1c <Principal_Datalogger_Start+0x15c>)
 8005d16:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d1a:	429a      	cmp	r2, r3
 8005d1c:	da14      	bge.n	8005d48 <Principal_Datalogger_Start+0x88>
 8005d1e:	4b3d      	ldr	r3, [pc, #244]	; (8005e14 <Principal_Datalogger_Start+0x154>)
 8005d20:	f9b3 205a 	ldrsh.w	r2, [r3, #90]	; 0x5a
 8005d24:	4b3d      	ldr	r3, [pc, #244]	; (8005e1c <Principal_Datalogger_Start+0x15c>)
 8005d26:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d2a:	429a      	cmp	r2, r3
 8005d2c:	da0c      	bge.n	8005d48 <Principal_Datalogger_Start+0x88>
 8005d2e:	4b39      	ldr	r3, [pc, #228]	; (8005e14 <Principal_Datalogger_Start+0x154>)
 8005d30:	f9b3 205c 	ldrsh.w	r2, [r3, #92]	; 0x5c
 8005d34:	4b39      	ldr	r3, [pc, #228]	; (8005e1c <Principal_Datalogger_Start+0x15c>)
 8005d36:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d3a:	429a      	cmp	r2, r3
 8005d3c:	da04      	bge.n	8005d48 <Principal_Datalogger_Start+0x88>
	{
		flagDatalogger = DL_NO_SAVE;
 8005d3e:	4b33      	ldr	r3, [pc, #204]	; (8005e0c <Principal_Datalogger_Start+0x14c>)
 8005d40:	2200      	movs	r2, #0
 8005d42:	701a      	strb	r2, [r3, #0]
		return retVal;
 8005d44:	7ffb      	ldrb	r3, [r7, #31]
 8005d46:	e05d      	b.n	8005e04 <Principal_Datalogger_Start+0x144>
	}

	HAL_NVIC_DisableIRQ(CAN1_RX0_IRQn);
 8005d48:	2014      	movs	r0, #20
 8005d4a:	f002 fb46 	bl	80083da <HAL_NVIC_DisableIRQ>
#else

	RTC_DateTypeDef sDate;
	RTC_TimeTypeDef sTime;

	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8005d4e:	1d3b      	adds	r3, r7, #4
 8005d50:	2200      	movs	r2, #0
 8005d52:	4619      	mov	r1, r3
 8005d54:	4832      	ldr	r0, [pc, #200]	; (8005e20 <Principal_Datalogger_Start+0x160>)
 8005d56:	f006 fdcf 	bl	800c8f8 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8005d5a:	f107 0318 	add.w	r3, r7, #24
 8005d5e:	2200      	movs	r2, #0
 8005d60:	4619      	mov	r1, r3
 8005d62:	482f      	ldr	r0, [pc, #188]	; (8005e20 <Principal_Datalogger_Start+0x160>)
 8005d64:	f006 feaa 	bl	800cabc <HAL_RTC_GetDate>

#if _USE_LFN == 0
	sprintf(logString, "%02d%02d%02d.sd", sTime.Hours, sTime.Minutes, sTime.Seconds);
#else
	sprintf(dirString, "%02d-%02d-%02d", sDate.Year, sDate.Month, sDate.Date);
 8005d68:	7efb      	ldrb	r3, [r7, #27]
 8005d6a:	461a      	mov	r2, r3
 8005d6c:	7e7b      	ldrb	r3, [r7, #25]
 8005d6e:	4619      	mov	r1, r3
 8005d70:	7ebb      	ldrb	r3, [r7, #26]
 8005d72:	9300      	str	r3, [sp, #0]
 8005d74:	460b      	mov	r3, r1
 8005d76:	492b      	ldr	r1, [pc, #172]	; (8005e24 <Principal_Datalogger_Start+0x164>)
 8005d78:	482b      	ldr	r0, [pc, #172]	; (8005e28 <Principal_Datalogger_Start+0x168>)
 8005d7a:	f012 fa4f 	bl	801821c <siprintf>

	sprintf(logString, "%s/%s_%02d-%02d-%02d.sd", dirString, dirString, sTime.Hours, sTime.Minutes, sTime.Seconds);
 8005d7e:	793b      	ldrb	r3, [r7, #4]
 8005d80:	797a      	ldrb	r2, [r7, #5]
 8005d82:	79b9      	ldrb	r1, [r7, #6]
 8005d84:	9102      	str	r1, [sp, #8]
 8005d86:	9201      	str	r2, [sp, #4]
 8005d88:	9300      	str	r3, [sp, #0]
 8005d8a:	4b27      	ldr	r3, [pc, #156]	; (8005e28 <Principal_Datalogger_Start+0x168>)
 8005d8c:	4a26      	ldr	r2, [pc, #152]	; (8005e28 <Principal_Datalogger_Start+0x168>)
 8005d8e:	4927      	ldr	r1, [pc, #156]	; (8005e2c <Principal_Datalogger_Start+0x16c>)
 8005d90:	4827      	ldr	r0, [pc, #156]	; (8005e30 <Principal_Datalogger_Start+0x170>)
 8005d92:	f012 fa43 	bl	801821c <siprintf>

	retVal = f_mkdir(dirString);
 8005d96:	4824      	ldr	r0, [pc, #144]	; (8005e28 <Principal_Datalogger_Start+0x168>)
 8005d98:	f011 fa70 	bl	801727c <f_mkdir>
 8005d9c:	4603      	mov	r3, r0
 8005d9e:	77fb      	strb	r3, [r7, #31]

	if((retVal == FR_OK) || (retVal == FR_EXIST))
 8005da0:	7ffb      	ldrb	r3, [r7, #31]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d002      	beq.n	8005dac <Principal_Datalogger_Start+0xec>
 8005da6:	7ffb      	ldrb	r3, [r7, #31]
 8005da8:	2b08      	cmp	r3, #8
 8005daa:	d11b      	bne.n	8005de4 <Principal_Datalogger_Start+0x124>
	{
		retVal = f_opendir(&dirStruct, dirString);
 8005dac:	491e      	ldr	r1, [pc, #120]	; (8005e28 <Principal_Datalogger_Start+0x168>)
 8005dae:	4821      	ldr	r0, [pc, #132]	; (8005e34 <Principal_Datalogger_Start+0x174>)
 8005db0:	f011 f9f1 	bl	8017196 <f_opendir>
 8005db4:	4603      	mov	r3, r0
 8005db6:	77fb      	strb	r3, [r7, #31]

		if(retVal == FR_OK)
 8005db8:	7ffb      	ldrb	r3, [r7, #31]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d112      	bne.n	8005de4 <Principal_Datalogger_Start+0x124>
		{
#endif

#ifdef DATALOGGER_SYNC
			retVal = f_open(&fileStruct, logString, FA_WRITE | FA_CREATE_ALWAYS);
 8005dbe:	220a      	movs	r2, #10
 8005dc0:	491b      	ldr	r1, [pc, #108]	; (8005e30 <Principal_Datalogger_Start+0x170>)
 8005dc2:	481d      	ldr	r0, [pc, #116]	; (8005e38 <Principal_Datalogger_Start+0x178>)
 8005dc4:	f010 fe1c 	bl	8016a00 <f_open>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	77fb      	strb	r3, [r7, #31]
#endif

			if(retVal == FR_OK)
 8005dcc:	7ffb      	ldrb	r3, [r7, #31]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d108      	bne.n	8005de4 <Principal_Datalogger_Start+0x124>
			{
				flagDatalogger = DL_SAVE;
 8005dd2:	4b0e      	ldr	r3, [pc, #56]	; (8005e0c <Principal_Datalogger_Start+0x14c>)
 8005dd4:	2201      	movs	r2, #1
 8005dd6:	701a      	strb	r2, [r3, #0]
				accDatalogger[DL_ACC_TIMING] = 0;
 8005dd8:	4b18      	ldr	r3, [pc, #96]	; (8005e3c <Principal_Datalogger_Start+0x17c>)
 8005dda:	2200      	movs	r2, #0
 8005ddc:	609a      	str	r2, [r3, #8]
				accDatalogger[DL_ACC_TIMEOUT] = 0;
 8005dde:	4b17      	ldr	r3, [pc, #92]	; (8005e3c <Principal_Datalogger_Start+0x17c>)
 8005de0:	2200      	movs	r2, #0
 8005de2:	605a      	str	r2, [r3, #4]
	}
#endif

#endif

	if(retVal != FR_OK)
 8005de4:	7ffb      	ldrb	r3, [r7, #31]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d002      	beq.n	8005df0 <Principal_Datalogger_Start+0x130>
		flagDatalogger = DL_ERROR;
 8005dea:	4b08      	ldr	r3, [pc, #32]	; (8005e0c <Principal_Datalogger_Start+0x14c>)
 8005dec:	2204      	movs	r2, #4
 8005dee:	701a      	strb	r2, [r3, #0]

	dataloggerBufferPosition = 0;
 8005df0:	4b13      	ldr	r3, [pc, #76]	; (8005e40 <Principal_Datalogger_Start+0x180>)
 8005df2:	2200      	movs	r2, #0
 8005df4:	801a      	strh	r2, [r3, #0]
	accDatalogger[DL_ACC_COOLDOWN] = DATALOGGER_COOLDOWN;
 8005df6:	4b11      	ldr	r3, [pc, #68]	; (8005e3c <Principal_Datalogger_Start+0x17c>)
 8005df8:	22fa      	movs	r2, #250	; 0xfa
 8005dfa:	601a      	str	r2, [r3, #0]

	HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8005dfc:	2014      	movs	r0, #20
 8005dfe:	f002 fade 	bl	80083be <HAL_NVIC_EnableIRQ>

	return retVal;
 8005e02:	7ffb      	ldrb	r3, [r7, #31]
}
 8005e04:	4618      	mov	r0, r3
 8005e06:	3720      	adds	r7, #32
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	bd80      	pop	{r7, pc}
 8005e0c:	20002642 	.word	0x20002642
 8005e10:	20002643 	.word	0x20002643
 8005e14:	2000259c 	.word	0x2000259c
 8005e18:	20002530 	.word	0x20002530
 8005e1c:	20002532 	.word	0x20002532
 8005e20:	20000380 	.word	0x20000380
 8005e24:	08018b10 	.word	0x08018b10
 8005e28:	20002504 	.word	0x20002504
 8005e2c:	08018b20 	.word	0x08018b20
 8005e30:	20002510 	.word	0x20002510
 8005e34:	200014a8 	.word	0x200014a8
 8005e38:	200014d8 	.word	0x200014d8
 8005e3c:	20002680 	.word	0x20002680
 8005e40:	2000046c 	.word	0x2000046c

08005e44 <Principal_Datalogger_Finish>:

FRESULT Principal_Datalogger_Finish()
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b082      	sub	sp, #8
 8005e48:	af00      	add	r7, sp, #0
	FRESULT retVal = FR_OK;
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	71fb      	strb	r3, [r7, #7]

	HAL_NVIC_DisableIRQ(CAN1_RX0_IRQn);
 8005e4e:	2014      	movs	r0, #20
 8005e50:	f002 fac3 	bl	80083da <HAL_NVIC_DisableIRQ>

	accDatalogger[DL_ACC_COOLDOWN] = DATALOGGER_COOLDOWN;
 8005e54:	4b12      	ldr	r3, [pc, #72]	; (8005ea0 <Principal_Datalogger_Finish+0x5c>)
 8005e56:	22fa      	movs	r2, #250	; 0xfa
 8005e58:	601a      	str	r2, [r3, #0]

	if(HAL_GPIO_ReadPin(SDIO_CD_GPIO_Port, SDIO_CD_Pin) == GPIO_PIN_SET)
 8005e5a:	2180      	movs	r1, #128	; 0x80
 8005e5c:	4811      	ldr	r0, [pc, #68]	; (8005ea4 <Principal_Datalogger_Finish+0x60>)
 8005e5e:	f002 fffd 	bl	8008e5c <HAL_GPIO_ReadPin>
 8005e62:	4603      	mov	r3, r0
 8005e64:	2b01      	cmp	r3, #1
 8005e66:	d103      	bne.n	8005e70 <Principal_Datalogger_Finish+0x2c>
		flagDatalogger = DL_NO_CARD;
 8005e68:	4b0f      	ldr	r3, [pc, #60]	; (8005ea8 <Principal_Datalogger_Finish+0x64>)
 8005e6a:	2202      	movs	r2, #2
 8005e6c:	701a      	strb	r2, [r3, #0]
 8005e6e:	e006      	b.n	8005e7e <Principal_Datalogger_Finish+0x3a>

	else if(flagDatalogger != DL_ERROR)
 8005e70:	4b0d      	ldr	r3, [pc, #52]	; (8005ea8 <Principal_Datalogger_Finish+0x64>)
 8005e72:	781b      	ldrb	r3, [r3, #0]
 8005e74:	2b04      	cmp	r3, #4
 8005e76:	d002      	beq.n	8005e7e <Principal_Datalogger_Finish+0x3a>
		flagDatalogger = DL_NO_SAVE;
 8005e78:	4b0b      	ldr	r3, [pc, #44]	; (8005ea8 <Principal_Datalogger_Finish+0x64>)
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	701a      	strb	r2, [r3, #0]

#ifdef DATALOGGER_SYNC
	retVal = f_close(&fileStruct);
 8005e7e:	480b      	ldr	r0, [pc, #44]	; (8005eac <Principal_Datalogger_Finish+0x68>)
 8005e80:	f011 f969 	bl	8017156 <f_close>
 8005e84:	4603      	mov	r3, r0
 8005e86:	71fb      	strb	r3, [r7, #7]
#endif

#if	_USE_LFN != 0
	f_closedir(&dirStruct);
 8005e88:	4809      	ldr	r0, [pc, #36]	; (8005eb0 <Principal_Datalogger_Finish+0x6c>)
 8005e8a:	f011 f9df 	bl	801724c <f_closedir>
#endif

	HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8005e8e:	2014      	movs	r0, #20
 8005e90:	f002 fa95 	bl	80083be <HAL_NVIC_EnableIRQ>

	return retVal;
 8005e94:	79fb      	ldrb	r3, [r7, #7]
}
 8005e96:	4618      	mov	r0, r3
 8005e98:	3708      	adds	r7, #8
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	bd80      	pop	{r7, pc}
 8005e9e:	bf00      	nop
 8005ea0:	20002680 	.word	0x20002680
 8005ea4:	40020800 	.word	0x40020800
 8005ea8:	20002642 	.word	0x20002642
 8005eac:	200014d8 	.word	0x200014d8
 8005eb0:	200014a8 	.word	0x200014a8

08005eb4 <Principal_Datalogger_Save_Data>:

void Principal_Datalogger_Save_Data(CAN_HandleTypeDef* hcan, uint32_t data_id, uint8_t data_length, uint8_t* data_buffer)
{
 8005eb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005eb8:	b088      	sub	sp, #32
 8005eba:	af00      	add	r7, sp, #0
 8005ebc:	60f8      	str	r0, [r7, #12]
 8005ebe:	60b9      	str	r1, [r7, #8]
 8005ec0:	603b      	str	r3, [r7, #0]
 8005ec2:	4613      	mov	r3, r2
 8005ec4:	71fb      	strb	r3, [r7, #7]
 8005ec6:	466b      	mov	r3, sp
 8005ec8:	469a      	mov	sl, r3
	uint8_t buffer[5 + data_length];
 8005eca:	79fb      	ldrb	r3, [r7, #7]
 8005ecc:	1d5e      	adds	r6, r3, #5
 8005ece:	1e73      	subs	r3, r6, #1
 8005ed0:	61bb      	str	r3, [r7, #24]
 8005ed2:	4632      	mov	r2, r6
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	4690      	mov	r8, r2
 8005ed8:	4699      	mov	r9, r3
 8005eda:	f04f 0200 	mov.w	r2, #0
 8005ede:	f04f 0300 	mov.w	r3, #0
 8005ee2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005ee6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005eea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005eee:	4632      	mov	r2, r6
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	4614      	mov	r4, r2
 8005ef4:	461d      	mov	r5, r3
 8005ef6:	f04f 0200 	mov.w	r2, #0
 8005efa:	f04f 0300 	mov.w	r3, #0
 8005efe:	00eb      	lsls	r3, r5, #3
 8005f00:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005f04:	00e2      	lsls	r2, r4, #3
 8005f06:	4633      	mov	r3, r6
 8005f08:	3307      	adds	r3, #7
 8005f0a:	08db      	lsrs	r3, r3, #3
 8005f0c:	00db      	lsls	r3, r3, #3
 8005f0e:	ebad 0d03 	sub.w	sp, sp, r3
 8005f12:	466b      	mov	r3, sp
 8005f14:	3300      	adds	r3, #0
 8005f16:	617b      	str	r3, [r7, #20]
	UINT writeSize = 0;
 8005f18:	2300      	movs	r3, #0
 8005f1a:	613b      	str	r3, [r7, #16]
	FRESULT verify;

	HAL_NVIC_DisableIRQ(CAN1_RX0_IRQn);
 8005f1c:	2014      	movs	r0, #20
 8005f1e:	f002 fa5c 	bl	80083da <HAL_NVIC_DisableIRQ>

	buffer[0] = 'D';
 8005f22:	697b      	ldr	r3, [r7, #20]
 8005f24:	2244      	movs	r2, #68	; 0x44
 8005f26:	701a      	strb	r2, [r3, #0]
	buffer[1] = 'L';
 8005f28:	697b      	ldr	r3, [r7, #20]
 8005f2a:	224c      	movs	r2, #76	; 0x4c
 8005f2c:	705a      	strb	r2, [r3, #1]
	buffer[2] = data_id & 0xff;
 8005f2e:	68bb      	ldr	r3, [r7, #8]
 8005f30:	b2da      	uxtb	r2, r3
 8005f32:	697b      	ldr	r3, [r7, #20]
 8005f34:	709a      	strb	r2, [r3, #2]
	buffer[3] = data_length;
 8005f36:	697b      	ldr	r3, [r7, #20]
 8005f38:	79fa      	ldrb	r2, [r7, #7]
 8005f3a:	70da      	strb	r2, [r3, #3]
	buffer[4] = accDatalogger[DL_ACC_TIMING];
 8005f3c:	4b1d      	ldr	r3, [pc, #116]	; (8005fb4 <Principal_Datalogger_Save_Data+0x100>)
 8005f3e:	689b      	ldr	r3, [r3, #8]
 8005f40:	b2da      	uxtb	r2, r3
 8005f42:	697b      	ldr	r3, [r7, #20]
 8005f44:	711a      	strb	r2, [r3, #4]

	verify = f_write(&fileStruct, buffer, sizeof(buffer), &writeSize);
 8005f46:	4632      	mov	r2, r6
 8005f48:	f107 0310 	add.w	r3, r7, #16
 8005f4c:	6979      	ldr	r1, [r7, #20]
 8005f4e:	481a      	ldr	r0, [pc, #104]	; (8005fb8 <Principal_Datalogger_Save_Data+0x104>)
 8005f50:	f010 feef 	bl	8016d32 <f_write>
 8005f54:	4603      	mov	r3, r0
 8005f56:	77fb      	strb	r3, [r7, #31]

	dataloggerWrite++;
 8005f58:	4b18      	ldr	r3, [pc, #96]	; (8005fbc <Principal_Datalogger_Save_Data+0x108>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	3301      	adds	r3, #1
 8005f5e:	4a17      	ldr	r2, [pc, #92]	; (8005fbc <Principal_Datalogger_Save_Data+0x108>)
 8005f60:	6013      	str	r3, [r2, #0]

	if((dataloggerWrite > 0) && (accDatalogger[DL_ACC_TIMEOUT] > DATALOGGER_SAVE_TIME_THR) && (verify == FR_OK))
 8005f62:	4b16      	ldr	r3, [pc, #88]	; (8005fbc <Principal_Datalogger_Save_Data+0x108>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d013      	beq.n	8005f92 <Principal_Datalogger_Save_Data+0xde>
 8005f6a:	4b12      	ldr	r3, [pc, #72]	; (8005fb4 <Principal_Datalogger_Save_Data+0x100>)
 8005f6c:	685b      	ldr	r3, [r3, #4]
 8005f6e:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d90d      	bls.n	8005f92 <Principal_Datalogger_Save_Data+0xde>
 8005f76:	7ffb      	ldrb	r3, [r7, #31]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d10a      	bne.n	8005f92 <Principal_Datalogger_Save_Data+0xde>
	{
		verify = f_sync(&fileStruct);
 8005f7c:	480e      	ldr	r0, [pc, #56]	; (8005fb8 <Principal_Datalogger_Save_Data+0x104>)
 8005f7e:	f011 f86c 	bl	801705a <f_sync>
 8005f82:	4603      	mov	r3, r0
 8005f84:	77fb      	strb	r3, [r7, #31]

		dataloggerWrite = 0;
 8005f86:	4b0d      	ldr	r3, [pc, #52]	; (8005fbc <Principal_Datalogger_Save_Data+0x108>)
 8005f88:	2200      	movs	r2, #0
 8005f8a:	601a      	str	r2, [r3, #0]
		accDatalogger[DL_ACC_TIMEOUT] = 0;
 8005f8c:	4b09      	ldr	r3, [pc, #36]	; (8005fb4 <Principal_Datalogger_Save_Data+0x100>)
 8005f8e:	2200      	movs	r2, #0
 8005f90:	605a      	str	r2, [r3, #4]
	}

	if(verify != FR_OK)
 8005f92:	7ffb      	ldrb	r3, [r7, #31]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d004      	beq.n	8005fa2 <Principal_Datalogger_Save_Data+0xee>
	{
		flagDatalogger = DL_ERROR;
 8005f98:	4b09      	ldr	r3, [pc, #36]	; (8005fc0 <Principal_Datalogger_Save_Data+0x10c>)
 8005f9a:	2204      	movs	r2, #4
 8005f9c:	701a      	strb	r2, [r3, #0]

		Principal_Datalogger_Finish();
 8005f9e:	f7ff ff51 	bl	8005e44 <Principal_Datalogger_Finish>
	}

	HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8005fa2:	2014      	movs	r0, #20
 8005fa4:	f002 fa0b 	bl	80083be <HAL_NVIC_EnableIRQ>

	return;
 8005fa8:	bf00      	nop
 8005faa:	46d5      	mov	sp, sl
}
 8005fac:	3720      	adds	r7, #32
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fb4:	20002680 	.word	0x20002680
 8005fb8:	200014d8 	.word	0x200014d8
 8005fbc:	20002598 	.word	0x20002598
 8005fc0:	20002642 	.word	0x20002642

08005fc4 <Principal_Datalogger_Button>:

	return;
}

void Principal_Datalogger_Button()
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	af00      	add	r7, sp, #0
	if(accDatalogger[DL_ACC_COOLDOWN] == 0)
 8005fc8:	4b0f      	ldr	r3, [pc, #60]	; (8006008 <Principal_Datalogger_Button+0x44>)
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d118      	bne.n	8006002 <Principal_Datalogger_Button+0x3e>
	{
		accDatalogger[DL_ACC_COOLDOWN] = DATALOGGER_COOLDOWN;
 8005fd0:	4b0d      	ldr	r3, [pc, #52]	; (8006008 <Principal_Datalogger_Button+0x44>)
 8005fd2:	22fa      	movs	r2, #250	; 0xfa
 8005fd4:	601a      	str	r2, [r3, #0]

		if((flagDatalogger == DL_NO_SAVE) && (HAL_GPIO_ReadPin(VBUS_PIN) == GPIO_PIN_RESET))
 8005fd6:	4b0d      	ldr	r3, [pc, #52]	; (800600c <Principal_Datalogger_Button+0x48>)
 8005fd8:	781b      	ldrb	r3, [r3, #0]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d10b      	bne.n	8005ff6 <Principal_Datalogger_Button+0x32>
 8005fde:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005fe2:	480b      	ldr	r0, [pc, #44]	; (8006010 <Principal_Datalogger_Button+0x4c>)
 8005fe4:	f002 ff3a 	bl	8008e5c <HAL_GPIO_ReadPin>
 8005fe8:	4603      	mov	r3, r0
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d103      	bne.n	8005ff6 <Principal_Datalogger_Button+0x32>
			flagDatalogger = DL_BUT_START;
 8005fee:	4b07      	ldr	r3, [pc, #28]	; (800600c <Principal_Datalogger_Button+0x48>)
 8005ff0:	2203      	movs	r2, #3
 8005ff2:	701a      	strb	r2, [r3, #0]

		else if(flagDatalogger == DL_SAVE)
			Principal_Datalogger_Finish();
	}
}
 8005ff4:	e005      	b.n	8006002 <Principal_Datalogger_Button+0x3e>
		else if(flagDatalogger == DL_SAVE)
 8005ff6:	4b05      	ldr	r3, [pc, #20]	; (800600c <Principal_Datalogger_Button+0x48>)
 8005ff8:	781b      	ldrb	r3, [r3, #0]
 8005ffa:	2b01      	cmp	r3, #1
 8005ffc:	d101      	bne.n	8006002 <Principal_Datalogger_Button+0x3e>
			Principal_Datalogger_Finish();
 8005ffe:	f7ff ff21 	bl	8005e44 <Principal_Datalogger_Finish>
}
 8006002:	bf00      	nop
 8006004:	bd80      	pop	{r7, pc}
 8006006:	bf00      	nop
 8006008:	20002680 	.word	0x20002680
 800600c:	20002642 	.word	0x20002642
 8006010:	40020000 	.word	0x40020000

08006014 <Principal_Card_Detection>:

void Principal_Card_Detection()
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b082      	sub	sp, #8
 8006018:	af00      	add	r7, sp, #0
	GPIO_PinState cd_pin = HAL_GPIO_ReadPin(SDIO_CD_PIN);
 800601a:	2180      	movs	r1, #128	; 0x80
 800601c:	4813      	ldr	r0, [pc, #76]	; (800606c <Principal_Card_Detection+0x58>)
 800601e:	f002 ff1d 	bl	8008e5c <HAL_GPIO_ReadPin>
 8006022:	4603      	mov	r3, r0
 8006024:	71fb      	strb	r3, [r7, #7]

	if(((cd_pin == GPIO_PIN_SET) && (flagDatalogger != DL_NO_CARD))
 8006026:	79fb      	ldrb	r3, [r7, #7]
 8006028:	2b01      	cmp	r3, #1
 800602a:	d103      	bne.n	8006034 <Principal_Card_Detection+0x20>
 800602c:	4b10      	ldr	r3, [pc, #64]	; (8006070 <Principal_Card_Detection+0x5c>)
 800602e:	781b      	ldrb	r3, [r3, #0]
 8006030:	2b02      	cmp	r3, #2
 8006032:	d10b      	bne.n	800604c <Principal_Card_Detection+0x38>
			|| ((HAL_GPIO_ReadPin(VBUS_PIN) == GPIO_PIN_SET) && (flagDatalogger == DL_SAVE)))
 8006034:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006038:	480e      	ldr	r0, [pc, #56]	; (8006074 <Principal_Card_Detection+0x60>)
 800603a:	f002 ff0f 	bl	8008e5c <HAL_GPIO_ReadPin>
 800603e:	4603      	mov	r3, r0
 8006040:	2b01      	cmp	r3, #1
 8006042:	d106      	bne.n	8006052 <Principal_Card_Detection+0x3e>
 8006044:	4b0a      	ldr	r3, [pc, #40]	; (8006070 <Principal_Card_Detection+0x5c>)
 8006046:	781b      	ldrb	r3, [r3, #0]
 8006048:	2b01      	cmp	r3, #1
 800604a:	d102      	bne.n	8006052 <Principal_Card_Detection+0x3e>
		Principal_Datalogger_Finish();
 800604c:	f7ff fefa 	bl	8005e44 <Principal_Datalogger_Finish>

	else if((cd_pin == GPIO_PIN_RESET) && (flagDatalogger == DL_NO_CARD))
		Principal_Datalogger_Init();
}
 8006050:	e008      	b.n	8006064 <Principal_Card_Detection+0x50>
	else if((cd_pin == GPIO_PIN_RESET) && (flagDatalogger == DL_NO_CARD))
 8006052:	79fb      	ldrb	r3, [r7, #7]
 8006054:	2b00      	cmp	r3, #0
 8006056:	d105      	bne.n	8006064 <Principal_Card_Detection+0x50>
 8006058:	4b05      	ldr	r3, [pc, #20]	; (8006070 <Principal_Card_Detection+0x5c>)
 800605a:	781b      	ldrb	r3, [r3, #0]
 800605c:	2b02      	cmp	r3, #2
 800605e:	d101      	bne.n	8006064 <Principal_Card_Detection+0x50>
		Principal_Datalogger_Init();
 8006060:	f7ff fdf8 	bl	8005c54 <Principal_Datalogger_Init>
}
 8006064:	bf00      	nop
 8006066:	3708      	adds	r7, #8
 8006068:	46bd      	mov	sp, r7
 800606a:	bd80      	pop	{r7, pc}
 800606c:	40020800 	.word	0x40020800
 8006070:	20002642 	.word	0x20002642
 8006074:	40020000 	.word	0x40020000

08006078 <Principal_Beacon_Detect>:

void Principal_Beacon_Detect()
{
 8006078:	b580      	push	{r7, lr}
 800607a:	af00      	add	r7, sp, #0
	if(accLap < thresholdBeacon)
 800607c:	4b0a      	ldr	r3, [pc, #40]	; (80060a8 <Principal_Beacon_Detect+0x30>)
 800607e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006082:	461a      	mov	r2, r3
 8006084:	4b09      	ldr	r3, [pc, #36]	; (80060ac <Principal_Beacon_Detect+0x34>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	429a      	cmp	r2, r3
 800608a:	d80a      	bhi.n	80060a2 <Principal_Beacon_Detect+0x2a>
		return;

	lapNumber++;
 800608c:	4b08      	ldr	r3, [pc, #32]	; (80060b0 <Principal_Beacon_Detect+0x38>)
 800608e:	781b      	ldrb	r3, [r3, #0]
 8006090:	3301      	adds	r3, #1
 8006092:	b2da      	uxtb	r2, r3
 8006094:	4b06      	ldr	r3, [pc, #24]	; (80060b0 <Principal_Beacon_Detect+0x38>)
 8006096:	701a      	strb	r2, [r3, #0]

	Principal_Transmit_Msg(&hcan1, BEACON_MSG);
 8006098:	2105      	movs	r1, #5
 800609a:	4806      	ldr	r0, [pc, #24]	; (80060b4 <Principal_Beacon_Detect+0x3c>)
 800609c:	f7fc f918 	bl	80022d0 <Principal_Transmit_Msg>
 80060a0:	e000      	b.n	80060a4 <Principal_Beacon_Detect+0x2c>
		return;
 80060a2:	bf00      	nop
}
 80060a4:	bd80      	pop	{r7, pc}
 80060a6:	bf00      	nop
 80060a8:	2000252e 	.word	0x2000252e
 80060ac:	200026c8 	.word	0x200026c8
 80060b0:	2000257c 	.word	0x2000257c
 80060b4:	20000304 	.word	0x20000304

080060b8 <HAL_CAN_RxFifo0MsgPendingCallback>:
 */

#include "principal.h"

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b086      	sub	sp, #24
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
	uint8_t buffer[8];

	if(HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxHeader, rxData) == HAL_OK)
 80060c0:	4b3d      	ldr	r3, [pc, #244]	; (80061b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x100>)
 80060c2:	4a3e      	ldr	r2, [pc, #248]	; (80061bc <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 80060c4:	2100      	movs	r1, #0
 80060c6:	6878      	ldr	r0, [r7, #4]
 80060c8:	f001 fcf6 	bl	8007ab8 <HAL_CAN_GetRxMessage>
 80060cc:	4603      	mov	r3, r0
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d166      	bne.n	80061a0 <HAL_CAN_RxFifo0MsgPendingCallback+0xe8>
	{
		verifyCAN |= 2;
 80060d2:	4b3b      	ldr	r3, [pc, #236]	; (80061c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x108>)
 80060d4:	781b      	ldrb	r3, [r3, #0]
 80060d6:	f043 0302 	orr.w	r3, r3, #2
 80060da:	b2da      	uxtb	r2, r3
 80060dc:	4b38      	ldr	r3, [pc, #224]	; (80061c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x108>)
 80060de:	701a      	strb	r2, [r3, #0]

		if((rxHeader.IDE == CAN_ID_STD) && ((rxHeader.StdId & CAN_DAQ_MASK) == CAN_DAQ_FILTER) && (flagDatalogger == DL_SAVE))
 80060e0:	4b36      	ldr	r3, [pc, #216]	; (80061bc <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 80060e2:	689b      	ldr	r3, [r3, #8]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d114      	bne.n	8006112 <HAL_CAN_RxFifo0MsgPendingCallback+0x5a>
 80060e8:	4b34      	ldr	r3, [pc, #208]	; (80061bc <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80060f0:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80060f4:	d10d      	bne.n	8006112 <HAL_CAN_RxFifo0MsgPendingCallback+0x5a>
 80060f6:	4b33      	ldr	r3, [pc, #204]	; (80061c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>)
 80060f8:	781b      	ldrb	r3, [r3, #0]
 80060fa:	2b01      	cmp	r3, #1
 80060fc:	d109      	bne.n	8006112 <HAL_CAN_RxFifo0MsgPendingCallback+0x5a>
#ifdef DATALOGGER_NO_BUFFER
			Principal_Datalogger_Save_Data(hcan, rxHeader.StdId, rxHeader.DLC, rxData);
 80060fe:	4b2f      	ldr	r3, [pc, #188]	; (80061bc <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 8006100:	6819      	ldr	r1, [r3, #0]
 8006102:	4b2e      	ldr	r3, [pc, #184]	; (80061bc <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 8006104:	691b      	ldr	r3, [r3, #16]
 8006106:	b2da      	uxtb	r2, r3
 8006108:	4b2b      	ldr	r3, [pc, #172]	; (80061b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x100>)
 800610a:	6878      	ldr	r0, [r7, #4]
 800610c:	f7ff fed2 	bl	8005eb4 <Principal_Datalogger_Save_Data>
 8006110:	e01c      	b.n	800614c <HAL_CAN_RxFifo0MsgPendingCallback+0x94>
#else
			Principal_Datalogger_Save_Buffer(hcan, rxHeader.StdId, rxHeader.DLC, rxData);
#endif

		else if(rxHeader.IDE == CAN_ID_EXT)
 8006112:	4b2a      	ldr	r3, [pc, #168]	; (80061bc <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 8006114:	689b      	ldr	r3, [r3, #8]
 8006116:	2b04      	cmp	r3, #4
 8006118:	d118      	bne.n	800614c <HAL_CAN_RxFifo0MsgPendingCallback+0x94>
		{
			if((rxHeader.ExtId & CAN_CFG_MASK) == CAN_CFG_FILTER)
 800611a:	4b28      	ldr	r3, [pc, #160]	; (80061bc <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 800611c:	685a      	ldr	r2, [r3, #4]
 800611e:	4b2a      	ldr	r3, [pc, #168]	; (80061c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x110>)
 8006120:	4013      	ands	r3, r2
 8006122:	4a2a      	ldr	r2, [pc, #168]	; (80061cc <HAL_CAN_RxFifo0MsgPendingCallback+0x114>)
 8006124:	4293      	cmp	r3, r2
 8006126:	d107      	bne.n	8006138 <HAL_CAN_RxFifo0MsgPendingCallback+0x80>
				Principal_Receive_Config(&hi2c1, rxData, rxHeader.DLC);
 8006128:	4b24      	ldr	r3, [pc, #144]	; (80061bc <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 800612a:	691b      	ldr	r3, [r3, #16]
 800612c:	461a      	mov	r2, r3
 800612e:	4922      	ldr	r1, [pc, #136]	; (80061b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x100>)
 8006130:	4827      	ldr	r0, [pc, #156]	; (80061d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x118>)
 8006132:	f7fd fbf5 	bl	8003920 <Principal_Receive_Config>
 8006136:	e009      	b.n	800614c <HAL_CAN_RxFifo0MsgPendingCallback+0x94>

			else
			{
				PDM_CAN_Process_Data(&rxHeader, rxData, &pdmReadings);
 8006138:	4a26      	ldr	r2, [pc, #152]	; (80061d4 <HAL_CAN_RxFifo0MsgPendingCallback+0x11c>)
 800613a:	491f      	ldr	r1, [pc, #124]	; (80061b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x100>)
 800613c:	481f      	ldr	r0, [pc, #124]	; (80061bc <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 800613e:	f7fb ff83 	bl	8002048 <PDM_CAN_Process_Data>
				FT_CAN_ReceiveData(&rxHeader, rxData, &ecuData);
 8006142:	4a25      	ldr	r2, [pc, #148]	; (80061d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x120>)
 8006144:	491c      	ldr	r1, [pc, #112]	; (80061b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x100>)
 8006146:	481d      	ldr	r0, [pc, #116]	; (80061bc <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 8006148:	f7fa fa6a 	bl	8000620 <FT_CAN_ReceiveData>
			}
		}

		if((rxHeader.IDE == CAN_ID_STD) && (rxHeader.StdId == GPS_FIRST_ID) && (flagRTC == RTC_LOST))
 800614c:	4b1b      	ldr	r3, [pc, #108]	; (80061bc <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 800614e:	689b      	ldr	r3, [r3, #8]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d12c      	bne.n	80061ae <HAL_CAN_RxFifo0MsgPendingCallback+0xf6>
 8006154:	4b19      	ldr	r3, [pc, #100]	; (80061bc <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f240 522d 	movw	r2, #1325	; 0x52d
 800615c:	4293      	cmp	r3, r2
 800615e:	d126      	bne.n	80061ae <HAL_CAN_RxFifo0MsgPendingCallback+0xf6>
 8006160:	4b1e      	ldr	r3, [pc, #120]	; (80061dc <HAL_CAN_RxFifo0MsgPendingCallback+0x124>)
 8006162:	781b      	ldrb	r3, [r3, #0]
 8006164:	2b01      	cmp	r3, #1
 8006166:	d122      	bne.n	80061ae <HAL_CAN_RxFifo0MsgPendingCallback+0xf6>
		{
			buffer[0] = CAN_COMMAND_RTC;
 8006168:	2303      	movs	r3, #3
 800616a:	733b      	strb	r3, [r7, #12]

			for(uint8_t i = 0; i < 7; i++)
 800616c:	2300      	movs	r3, #0
 800616e:	75fb      	strb	r3, [r7, #23]
 8006170:	e00b      	b.n	800618a <HAL_CAN_RxFifo0MsgPendingCallback+0xd2>
				buffer[i+1] = rxData[i];
 8006172:	7dfa      	ldrb	r2, [r7, #23]
 8006174:	7dfb      	ldrb	r3, [r7, #23]
 8006176:	3301      	adds	r3, #1
 8006178:	490f      	ldr	r1, [pc, #60]	; (80061b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x100>)
 800617a:	5c8a      	ldrb	r2, [r1, r2]
 800617c:	3318      	adds	r3, #24
 800617e:	443b      	add	r3, r7
 8006180:	f803 2c0c 	strb.w	r2, [r3, #-12]
			for(uint8_t i = 0; i < 7; i++)
 8006184:	7dfb      	ldrb	r3, [r7, #23]
 8006186:	3301      	adds	r3, #1
 8006188:	75fb      	strb	r3, [r7, #23]
 800618a:	7dfb      	ldrb	r3, [r7, #23]
 800618c:	2b06      	cmp	r3, #6
 800618e:	d9f0      	bls.n	8006172 <HAL_CAN_RxFifo0MsgPendingCallback+0xba>

			Principal_Receive_Config(&hi2c1, buffer, 7);
 8006190:	f107 030c 	add.w	r3, r7, #12
 8006194:	2207      	movs	r2, #7
 8006196:	4619      	mov	r1, r3
 8006198:	480d      	ldr	r0, [pc, #52]	; (80061d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x118>)
 800619a:	f7fd fbc1 	bl	8003920 <Principal_Receive_Config>
		}
	}

	else
		verifyCAN &= 1;
}
 800619e:	e006      	b.n	80061ae <HAL_CAN_RxFifo0MsgPendingCallback+0xf6>
		verifyCAN &= 1;
 80061a0:	4b07      	ldr	r3, [pc, #28]	; (80061c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x108>)
 80061a2:	781b      	ldrb	r3, [r3, #0]
 80061a4:	f003 0301 	and.w	r3, r3, #1
 80061a8:	b2da      	uxtb	r2, r3
 80061aa:	4b05      	ldr	r3, [pc, #20]	; (80061c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x108>)
 80061ac:	701a      	strb	r2, [r3, #0]
}
 80061ae:	bf00      	nop
 80061b0:	3718      	adds	r7, #24
 80061b2:	46bd      	mov	sp, r7
 80061b4:	bd80      	pop	{r7, pc}
 80061b6:	bf00      	nop
 80061b8:	20002534 	.word	0x20002534
 80061bc:	20002548 	.word	0x20002548
 80061c0:	200026cc 	.word	0x200026cc
 80061c4:	20002642 	.word	0x20002642
 80061c8:	1ff80000 	.word	0x1ff80000
 80061cc:	1e300000 	.word	0x1e300000
 80061d0:	2000032c 	.word	0x2000032c
 80061d4:	20002604 	.word	0x20002604
 80061d8:	2000259c 	.word	0x2000259c
 80061dc:	20002643 	.word	0x20002643

080061e0 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b084      	sub	sp, #16
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	4603      	mov	r3, r0
 80061e8:	80fb      	strh	r3, [r7, #6]
	GPIO_PinState pinLevel;

	if(GPIO_Pin == EXTI0_Pin)
 80061ea:	88fb      	ldrh	r3, [r7, #6]
 80061ec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80061f0:	d13a      	bne.n	8006268 <HAL_GPIO_EXTI_Callback+0x88>
	{
		pinLevel = HAL_GPIO_ReadPin(EXTI0_GPIO_Port, EXTI0_Pin);
 80061f2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80061f6:	483e      	ldr	r0, [pc, #248]	; (80062f0 <HAL_GPIO_EXTI_Callback+0x110>)
 80061f8:	f002 fe30 	bl	8008e5c <HAL_GPIO_ReadPin>
 80061fc:	4603      	mov	r3, r0
 80061fe:	73fb      	strb	r3, [r7, #15]

		if(((inputConfig & 0x01) == INPUT_BEACON_PIN_0)
 8006200:	4b3c      	ldr	r3, [pc, #240]	; (80062f4 <HAL_GPIO_EXTI_Callback+0x114>)
 8006202:	781b      	ldrb	r3, [r3, #0]
 8006204:	f003 0301 	and.w	r3, r3, #1
 8006208:	2b00      	cmp	r3, #0
 800620a:	d113      	bne.n	8006234 <HAL_GPIO_EXTI_Callback+0x54>
				&& ((((inputConfig & 0x04) == INPUT_BEACON_FALLING_EDGE) && (pinLevel == GPIO_PIN_RESET))
 800620c:	4b39      	ldr	r3, [pc, #228]	; (80062f4 <HAL_GPIO_EXTI_Callback+0x114>)
 800620e:	781b      	ldrb	r3, [r3, #0]
 8006210:	f003 0304 	and.w	r3, r3, #4
 8006214:	2b00      	cmp	r3, #0
 8006216:	d102      	bne.n	800621e <HAL_GPIO_EXTI_Callback+0x3e>
 8006218:	7bfb      	ldrb	r3, [r7, #15]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d008      	beq.n	8006230 <HAL_GPIO_EXTI_Callback+0x50>
				|| (((inputConfig & 0x04) == INPUT_BEACON_RISING_EDGE) && (pinLevel == GPIO_PIN_SET))))
 800621e:	4b35      	ldr	r3, [pc, #212]	; (80062f4 <HAL_GPIO_EXTI_Callback+0x114>)
 8006220:	781b      	ldrb	r3, [r3, #0]
 8006222:	f003 0304 	and.w	r3, r3, #4
 8006226:	2b00      	cmp	r3, #0
 8006228:	d004      	beq.n	8006234 <HAL_GPIO_EXTI_Callback+0x54>
 800622a:	7bfb      	ldrb	r3, [r7, #15]
 800622c:	2b01      	cmp	r3, #1
 800622e:	d101      	bne.n	8006234 <HAL_GPIO_EXTI_Callback+0x54>
			Principal_Beacon_Detect();
 8006230:	f7ff ff22 	bl	8006078 <Principal_Beacon_Detect>

		if(((inputConfig & 0x02) == INPUT_DATALOGGER_PIN_0)
 8006234:	4b2f      	ldr	r3, [pc, #188]	; (80062f4 <HAL_GPIO_EXTI_Callback+0x114>)
 8006236:	781b      	ldrb	r3, [r3, #0]
 8006238:	f003 0302 	and.w	r3, r3, #2
 800623c:	2b00      	cmp	r3, #0
 800623e:	d113      	bne.n	8006268 <HAL_GPIO_EXTI_Callback+0x88>
				&& ((((inputConfig & 0x08) == INPUT_DATALOGGER_FALLING_EDGE) && (pinLevel == GPIO_PIN_RESET))
 8006240:	4b2c      	ldr	r3, [pc, #176]	; (80062f4 <HAL_GPIO_EXTI_Callback+0x114>)
 8006242:	781b      	ldrb	r3, [r3, #0]
 8006244:	f003 0308 	and.w	r3, r3, #8
 8006248:	2b00      	cmp	r3, #0
 800624a:	d102      	bne.n	8006252 <HAL_GPIO_EXTI_Callback+0x72>
 800624c:	7bfb      	ldrb	r3, [r7, #15]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d008      	beq.n	8006264 <HAL_GPIO_EXTI_Callback+0x84>
				|| (((inputConfig & 0x08) == INPUT_DATALOGGER_RISING_EDGE) && (pinLevel == GPIO_PIN_SET))))
 8006252:	4b28      	ldr	r3, [pc, #160]	; (80062f4 <HAL_GPIO_EXTI_Callback+0x114>)
 8006254:	781b      	ldrb	r3, [r3, #0]
 8006256:	f003 0308 	and.w	r3, r3, #8
 800625a:	2b00      	cmp	r3, #0
 800625c:	d004      	beq.n	8006268 <HAL_GPIO_EXTI_Callback+0x88>
 800625e:	7bfb      	ldrb	r3, [r7, #15]
 8006260:	2b01      	cmp	r3, #1
 8006262:	d101      	bne.n	8006268 <HAL_GPIO_EXTI_Callback+0x88>
			Principal_Datalogger_Button();
 8006264:	f7ff feae 	bl	8005fc4 <Principal_Datalogger_Button>
	}

	if(GPIO_Pin == EXTI1_Pin)
 8006268:	88fb      	ldrh	r3, [r7, #6]
 800626a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800626e:	d13a      	bne.n	80062e6 <HAL_GPIO_EXTI_Callback+0x106>
	{
		pinLevel = HAL_GPIO_ReadPin(EXTI1_GPIO_Port, EXTI1_Pin);
 8006270:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006274:	481e      	ldr	r0, [pc, #120]	; (80062f0 <HAL_GPIO_EXTI_Callback+0x110>)
 8006276:	f002 fdf1 	bl	8008e5c <HAL_GPIO_ReadPin>
 800627a:	4603      	mov	r3, r0
 800627c:	73fb      	strb	r3, [r7, #15]

		if(((inputConfig & 0x01) == INPUT_BEACON_PIN_1)
 800627e:	4b1d      	ldr	r3, [pc, #116]	; (80062f4 <HAL_GPIO_EXTI_Callback+0x114>)
 8006280:	781b      	ldrb	r3, [r3, #0]
 8006282:	f003 0301 	and.w	r3, r3, #1
 8006286:	2b00      	cmp	r3, #0
 8006288:	d013      	beq.n	80062b2 <HAL_GPIO_EXTI_Callback+0xd2>
				&& ((((inputConfig & 0x04) == INPUT_BEACON_FALLING_EDGE) && (pinLevel == GPIO_PIN_RESET))
 800628a:	4b1a      	ldr	r3, [pc, #104]	; (80062f4 <HAL_GPIO_EXTI_Callback+0x114>)
 800628c:	781b      	ldrb	r3, [r3, #0]
 800628e:	f003 0304 	and.w	r3, r3, #4
 8006292:	2b00      	cmp	r3, #0
 8006294:	d102      	bne.n	800629c <HAL_GPIO_EXTI_Callback+0xbc>
 8006296:	7bfb      	ldrb	r3, [r7, #15]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d008      	beq.n	80062ae <HAL_GPIO_EXTI_Callback+0xce>
				|| (((inputConfig & 0x04) == INPUT_BEACON_RISING_EDGE) && (pinLevel == GPIO_PIN_SET))))
 800629c:	4b15      	ldr	r3, [pc, #84]	; (80062f4 <HAL_GPIO_EXTI_Callback+0x114>)
 800629e:	781b      	ldrb	r3, [r3, #0]
 80062a0:	f003 0304 	and.w	r3, r3, #4
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d004      	beq.n	80062b2 <HAL_GPIO_EXTI_Callback+0xd2>
 80062a8:	7bfb      	ldrb	r3, [r7, #15]
 80062aa:	2b01      	cmp	r3, #1
 80062ac:	d101      	bne.n	80062b2 <HAL_GPIO_EXTI_Callback+0xd2>
			Principal_Beacon_Detect();
 80062ae:	f7ff fee3 	bl	8006078 <Principal_Beacon_Detect>

		if(((inputConfig & 0x02) == INPUT_DATALOGGER_PIN_1)
 80062b2:	4b10      	ldr	r3, [pc, #64]	; (80062f4 <HAL_GPIO_EXTI_Callback+0x114>)
 80062b4:	781b      	ldrb	r3, [r3, #0]
 80062b6:	f003 0302 	and.w	r3, r3, #2
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d013      	beq.n	80062e6 <HAL_GPIO_EXTI_Callback+0x106>
				&& ((((inputConfig & 0x08) == INPUT_DATALOGGER_FALLING_EDGE) && (pinLevel == GPIO_PIN_RESET))
 80062be:	4b0d      	ldr	r3, [pc, #52]	; (80062f4 <HAL_GPIO_EXTI_Callback+0x114>)
 80062c0:	781b      	ldrb	r3, [r3, #0]
 80062c2:	f003 0308 	and.w	r3, r3, #8
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d102      	bne.n	80062d0 <HAL_GPIO_EXTI_Callback+0xf0>
 80062ca:	7bfb      	ldrb	r3, [r7, #15]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d008      	beq.n	80062e2 <HAL_GPIO_EXTI_Callback+0x102>
				|| (((inputConfig & 0x08) == INPUT_DATALOGGER_RISING_EDGE) && (pinLevel == GPIO_PIN_SET))))
 80062d0:	4b08      	ldr	r3, [pc, #32]	; (80062f4 <HAL_GPIO_EXTI_Callback+0x114>)
 80062d2:	781b      	ldrb	r3, [r3, #0]
 80062d4:	f003 0308 	and.w	r3, r3, #8
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d004      	beq.n	80062e6 <HAL_GPIO_EXTI_Callback+0x106>
 80062dc:	7bfb      	ldrb	r3, [r7, #15]
 80062de:	2b01      	cmp	r3, #1
 80062e0:	d101      	bne.n	80062e6 <HAL_GPIO_EXTI_Callback+0x106>
			Principal_Datalogger_Button();
 80062e2:	f7ff fe6f 	bl	8005fc4 <Principal_Datalogger_Button>
	}
}
 80062e6:	bf00      	nop
 80062e8:	3710      	adds	r7, #16
 80062ea:	46bd      	mov	sp, r7
 80062ec:	bd80      	pop	{r7, pc}
 80062ee:	bf00      	nop
 80062f0:	40020400 	.word	0x40020400
 80062f4:	20002644 	.word	0x20002644

080062f8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b083      	sub	sp, #12
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM7)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4a35      	ldr	r2, [pc, #212]	; (80063dc <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d162      	bne.n	80063d0 <HAL_TIM_PeriodElapsedCallback+0xd8>
	{
		accDatalogger[DL_ACC_TIMING]++;
 800630a:	4b35      	ldr	r3, [pc, #212]	; (80063e0 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 800630c:	689b      	ldr	r3, [r3, #8]
 800630e:	3301      	adds	r3, #1
 8006310:	4a33      	ldr	r2, [pc, #204]	; (80063e0 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8006312:	6093      	str	r3, [r2, #8]
		accDatalogger[DL_ACC_TIMEOUT]++;
 8006314:	4b32      	ldr	r3, [pc, #200]	; (80063e0 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8006316:	685b      	ldr	r3, [r3, #4]
 8006318:	3301      	adds	r3, #1
 800631a:	4a31      	ldr	r2, [pc, #196]	; (80063e0 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 800631c:	6053      	str	r3, [r2, #4]
		if(accDatalogger[DL_ACC_COOLDOWN] > 0) accDatalogger[DL_ACC_COOLDOWN]--;
 800631e:	4b30      	ldr	r3, [pc, #192]	; (80063e0 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	2b00      	cmp	r3, #0
 8006324:	d004      	beq.n	8006330 <HAL_TIM_PeriodElapsedCallback+0x38>
 8006326:	4b2e      	ldr	r3, [pc, #184]	; (80063e0 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	3b01      	subs	r3, #1
 800632c:	4a2c      	ldr	r2, [pc, #176]	; (80063e0 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 800632e:	6013      	str	r3, [r2, #0]

		accCAN[ANALOG_1_4]++;
 8006330:	4b2c      	ldr	r3, [pc, #176]	; (80063e4 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	3301      	adds	r3, #1
 8006336:	4a2b      	ldr	r2, [pc, #172]	; (80063e4 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8006338:	6013      	str	r3, [r2, #0]
		accCAN[ANALOG_5_8]++;
 800633a:	4b2a      	ldr	r3, [pc, #168]	; (80063e4 <HAL_TIM_PeriodElapsedCallback+0xec>)
 800633c:	685b      	ldr	r3, [r3, #4]
 800633e:	3301      	adds	r3, #1
 8006340:	4a28      	ldr	r2, [pc, #160]	; (80063e4 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8006342:	6053      	str	r3, [r2, #4]
		accCAN[ANALOG_9_12]++;
 8006344:	4b27      	ldr	r3, [pc, #156]	; (80063e4 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8006346:	689b      	ldr	r3, [r3, #8]
 8006348:	3301      	adds	r3, #1
 800634a:	4a26      	ldr	r2, [pc, #152]	; (80063e4 <HAL_TIM_PeriodElapsedCallback+0xec>)
 800634c:	6093      	str	r3, [r2, #8]
		accCAN[RTC_MSG]++;
 800634e:	4b25      	ldr	r3, [pc, #148]	; (80063e4 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8006350:	68db      	ldr	r3, [r3, #12]
 8006352:	3301      	adds	r3, #1
 8006354:	4a23      	ldr	r2, [pc, #140]	; (80063e4 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8006356:	60d3      	str	r3, [r2, #12]
		accCAN[VERIFY_MSG]++;
 8006358:	4b22      	ldr	r3, [pc, #136]	; (80063e4 <HAL_TIM_PeriodElapsedCallback+0xec>)
 800635a:	691b      	ldr	r3, [r3, #16]
 800635c:	3301      	adds	r3, #1
 800635e:	4a21      	ldr	r2, [pc, #132]	; (80063e4 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8006360:	6113      	str	r3, [r2, #16]
		accCAN[BEACON_MSG]++;
 8006362:	4b20      	ldr	r3, [pc, #128]	; (80063e4 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8006364:	695b      	ldr	r3, [r3, #20]
 8006366:	3301      	adds	r3, #1
 8006368:	4a1e      	ldr	r2, [pc, #120]	; (80063e4 <HAL_TIM_PeriodElapsedCallback+0xec>)
 800636a:	6153      	str	r3, [r2, #20]

		accMsg[ANALOG_1_4]++;
 800636c:	4b1e      	ldr	r3, [pc, #120]	; (80063e8 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	3301      	adds	r3, #1
 8006372:	4a1d      	ldr	r2, [pc, #116]	; (80063e8 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8006374:	6013      	str	r3, [r2, #0]
		accMsg[ANALOG_5_8]++;
 8006376:	4b1c      	ldr	r3, [pc, #112]	; (80063e8 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8006378:	685b      	ldr	r3, [r3, #4]
 800637a:	3301      	adds	r3, #1
 800637c:	4a1a      	ldr	r2, [pc, #104]	; (80063e8 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 800637e:	6053      	str	r3, [r2, #4]
		accMsg[ANALOG_9_12]++;
 8006380:	4b19      	ldr	r3, [pc, #100]	; (80063e8 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8006382:	689b      	ldr	r3, [r3, #8]
 8006384:	3301      	adds	r3, #1
 8006386:	4a18      	ldr	r2, [pc, #96]	; (80063e8 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8006388:	6093      	str	r3, [r2, #8]
		accMsg[RTC_MSG]++;
 800638a:	4b17      	ldr	r3, [pc, #92]	; (80063e8 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 800638c:	68db      	ldr	r3, [r3, #12]
 800638e:	3301      	adds	r3, #1
 8006390:	4a15      	ldr	r2, [pc, #84]	; (80063e8 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8006392:	60d3      	str	r3, [r2, #12]
		accMsg[VERIFY_MSG]++;
 8006394:	4b14      	ldr	r3, [pc, #80]	; (80063e8 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8006396:	691b      	ldr	r3, [r3, #16]
 8006398:	3301      	adds	r3, #1
 800639a:	4a13      	ldr	r2, [pc, #76]	; (80063e8 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 800639c:	6113      	str	r3, [r2, #16]
		accMsg[BEACON_MSG]++;
 800639e:	4b12      	ldr	r3, [pc, #72]	; (80063e8 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 80063a0:	695b      	ldr	r3, [r3, #20]
 80063a2:	3301      	adds	r3, #1
 80063a4:	4a10      	ldr	r2, [pc, #64]	; (80063e8 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 80063a6:	6153      	str	r3, [r2, #20]
		accMsg[ECU_SAVE]++;
 80063a8:	4b0f      	ldr	r3, [pc, #60]	; (80063e8 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 80063aa:	699b      	ldr	r3, [r3, #24]
 80063ac:	3301      	adds	r3, #1
 80063ae:	4a0e      	ldr	r2, [pc, #56]	; (80063e8 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 80063b0:	6193      	str	r3, [r2, #24]
		accMsg[PDM_SAVE]++;
 80063b2:	4b0d      	ldr	r3, [pc, #52]	; (80063e8 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 80063b4:	69db      	ldr	r3, [r3, #28]
 80063b6:	3301      	adds	r3, #1
 80063b8:	4a0b      	ldr	r2, [pc, #44]	; (80063e8 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 80063ba:	61d3      	str	r3, [r2, #28]
		accMsg[VERIFY_LEDS]++;
 80063bc:	4b0a      	ldr	r3, [pc, #40]	; (80063e8 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 80063be:	6a1b      	ldr	r3, [r3, #32]
 80063c0:	3301      	adds	r3, #1
 80063c2:	4a09      	ldr	r2, [pc, #36]	; (80063e8 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 80063c4:	6213      	str	r3, [r2, #32]

		accLap++;
 80063c6:	4b09      	ldr	r3, [pc, #36]	; (80063ec <HAL_TIM_PeriodElapsedCallback+0xf4>)
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	3301      	adds	r3, #1
 80063cc:	4a07      	ldr	r2, [pc, #28]	; (80063ec <HAL_TIM_PeriodElapsedCallback+0xf4>)
 80063ce:	6013      	str	r3, [r2, #0]
	}
}
 80063d0:	bf00      	nop
 80063d2:	370c      	adds	r7, #12
 80063d4:	46bd      	mov	sp, r7
 80063d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063da:	4770      	bx	lr
 80063dc:	40001400 	.word	0x40001400
 80063e0:	20002680 	.word	0x20002680
 80063e4:	2000268c 	.word	0x2000268c
 80063e8:	200026a4 	.word	0x200026a4
 80063ec:	200026c8 	.word	0x200026c8

080063f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80063f0:	b480      	push	{r7}
 80063f2:	b083      	sub	sp, #12
 80063f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80063f6:	2300      	movs	r3, #0
 80063f8:	607b      	str	r3, [r7, #4]
 80063fa:	4b10      	ldr	r3, [pc, #64]	; (800643c <HAL_MspInit+0x4c>)
 80063fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063fe:	4a0f      	ldr	r2, [pc, #60]	; (800643c <HAL_MspInit+0x4c>)
 8006400:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006404:	6453      	str	r3, [r2, #68]	; 0x44
 8006406:	4b0d      	ldr	r3, [pc, #52]	; (800643c <HAL_MspInit+0x4c>)
 8006408:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800640a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800640e:	607b      	str	r3, [r7, #4]
 8006410:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006412:	2300      	movs	r3, #0
 8006414:	603b      	str	r3, [r7, #0]
 8006416:	4b09      	ldr	r3, [pc, #36]	; (800643c <HAL_MspInit+0x4c>)
 8006418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800641a:	4a08      	ldr	r2, [pc, #32]	; (800643c <HAL_MspInit+0x4c>)
 800641c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006420:	6413      	str	r3, [r2, #64]	; 0x40
 8006422:	4b06      	ldr	r3, [pc, #24]	; (800643c <HAL_MspInit+0x4c>)
 8006424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006426:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800642a:	603b      	str	r3, [r7, #0]
 800642c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800642e:	bf00      	nop
 8006430:	370c      	adds	r7, #12
 8006432:	46bd      	mov	sp, r7
 8006434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006438:	4770      	bx	lr
 800643a:	bf00      	nop
 800643c:	40023800 	.word	0x40023800

08006440 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b08e      	sub	sp, #56	; 0x38
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006448:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800644c:	2200      	movs	r2, #0
 800644e:	601a      	str	r2, [r3, #0]
 8006450:	605a      	str	r2, [r3, #4]
 8006452:	609a      	str	r2, [r3, #8]
 8006454:	60da      	str	r2, [r3, #12]
 8006456:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	4a79      	ldr	r2, [pc, #484]	; (8006644 <HAL_ADC_MspInit+0x204>)
 800645e:	4293      	cmp	r3, r2
 8006460:	f040 808d 	bne.w	800657e <HAL_ADC_MspInit+0x13e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8006464:	2300      	movs	r3, #0
 8006466:	623b      	str	r3, [r7, #32]
 8006468:	4b77      	ldr	r3, [pc, #476]	; (8006648 <HAL_ADC_MspInit+0x208>)
 800646a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800646c:	4a76      	ldr	r2, [pc, #472]	; (8006648 <HAL_ADC_MspInit+0x208>)
 800646e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006472:	6453      	str	r3, [r2, #68]	; 0x44
 8006474:	4b74      	ldr	r3, [pc, #464]	; (8006648 <HAL_ADC_MspInit+0x208>)
 8006476:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006478:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800647c:	623b      	str	r3, [r7, #32]
 800647e:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006480:	2300      	movs	r3, #0
 8006482:	61fb      	str	r3, [r7, #28]
 8006484:	4b70      	ldr	r3, [pc, #448]	; (8006648 <HAL_ADC_MspInit+0x208>)
 8006486:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006488:	4a6f      	ldr	r2, [pc, #444]	; (8006648 <HAL_ADC_MspInit+0x208>)
 800648a:	f043 0301 	orr.w	r3, r3, #1
 800648e:	6313      	str	r3, [r2, #48]	; 0x30
 8006490:	4b6d      	ldr	r3, [pc, #436]	; (8006648 <HAL_ADC_MspInit+0x208>)
 8006492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006494:	f003 0301 	and.w	r3, r3, #1
 8006498:	61fb      	str	r3, [r7, #28]
 800649a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800649c:	2300      	movs	r3, #0
 800649e:	61bb      	str	r3, [r7, #24]
 80064a0:	4b69      	ldr	r3, [pc, #420]	; (8006648 <HAL_ADC_MspInit+0x208>)
 80064a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064a4:	4a68      	ldr	r2, [pc, #416]	; (8006648 <HAL_ADC_MspInit+0x208>)
 80064a6:	f043 0304 	orr.w	r3, r3, #4
 80064aa:	6313      	str	r3, [r2, #48]	; 0x30
 80064ac:	4b66      	ldr	r3, [pc, #408]	; (8006648 <HAL_ADC_MspInit+0x208>)
 80064ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064b0:	f003 0304 	and.w	r3, r3, #4
 80064b4:	61bb      	str	r3, [r7, #24]
 80064b6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80064b8:	2300      	movs	r3, #0
 80064ba:	617b      	str	r3, [r7, #20]
 80064bc:	4b62      	ldr	r3, [pc, #392]	; (8006648 <HAL_ADC_MspInit+0x208>)
 80064be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064c0:	4a61      	ldr	r2, [pc, #388]	; (8006648 <HAL_ADC_MspInit+0x208>)
 80064c2:	f043 0302 	orr.w	r3, r3, #2
 80064c6:	6313      	str	r3, [r2, #48]	; 0x30
 80064c8:	4b5f      	ldr	r3, [pc, #380]	; (8006648 <HAL_ADC_MspInit+0x208>)
 80064ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064cc:	f003 0302 	and.w	r3, r3, #2
 80064d0:	617b      	str	r3, [r7, #20]
 80064d2:	697b      	ldr	r3, [r7, #20]
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80064d4:	23c0      	movs	r3, #192	; 0xc0
 80064d6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80064d8:	2303      	movs	r3, #3
 80064da:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80064dc:	2300      	movs	r3, #0
 80064de:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80064e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80064e4:	4619      	mov	r1, r3
 80064e6:	4859      	ldr	r0, [pc, #356]	; (800664c <HAL_ADC_MspInit+0x20c>)
 80064e8:	f002 fb24 	bl	8008b34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80064ec:	2330      	movs	r3, #48	; 0x30
 80064ee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80064f0:	2303      	movs	r3, #3
 80064f2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80064f4:	2300      	movs	r3, #0
 80064f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80064f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80064fc:	4619      	mov	r1, r3
 80064fe:	4854      	ldr	r0, [pc, #336]	; (8006650 <HAL_ADC_MspInit+0x210>)
 8006500:	f002 fb18 	bl	8008b34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8006504:	2303      	movs	r3, #3
 8006506:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006508:	2303      	movs	r3, #3
 800650a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800650c:	2300      	movs	r3, #0
 800650e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006510:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006514:	4619      	mov	r1, r3
 8006516:	484f      	ldr	r0, [pc, #316]	; (8006654 <HAL_ADC_MspInit+0x214>)
 8006518:	f002 fb0c 	bl	8008b34 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800651c:	4b4e      	ldr	r3, [pc, #312]	; (8006658 <HAL_ADC_MspInit+0x218>)
 800651e:	4a4f      	ldr	r2, [pc, #316]	; (800665c <HAL_ADC_MspInit+0x21c>)
 8006520:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8006522:	4b4d      	ldr	r3, [pc, #308]	; (8006658 <HAL_ADC_MspInit+0x218>)
 8006524:	2200      	movs	r2, #0
 8006526:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006528:	4b4b      	ldr	r3, [pc, #300]	; (8006658 <HAL_ADC_MspInit+0x218>)
 800652a:	2200      	movs	r2, #0
 800652c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800652e:	4b4a      	ldr	r3, [pc, #296]	; (8006658 <HAL_ADC_MspInit+0x218>)
 8006530:	2200      	movs	r2, #0
 8006532:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8006534:	4b48      	ldr	r3, [pc, #288]	; (8006658 <HAL_ADC_MspInit+0x218>)
 8006536:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800653a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800653c:	4b46      	ldr	r3, [pc, #280]	; (8006658 <HAL_ADC_MspInit+0x218>)
 800653e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006542:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8006544:	4b44      	ldr	r3, [pc, #272]	; (8006658 <HAL_ADC_MspInit+0x218>)
 8006546:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800654a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800654c:	4b42      	ldr	r3, [pc, #264]	; (8006658 <HAL_ADC_MspInit+0x218>)
 800654e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006552:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8006554:	4b40      	ldr	r3, [pc, #256]	; (8006658 <HAL_ADC_MspInit+0x218>)
 8006556:	2200      	movs	r2, #0
 8006558:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800655a:	4b3f      	ldr	r3, [pc, #252]	; (8006658 <HAL_ADC_MspInit+0x218>)
 800655c:	2200      	movs	r2, #0
 800655e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8006560:	483d      	ldr	r0, [pc, #244]	; (8006658 <HAL_ADC_MspInit+0x218>)
 8006562:	f001 ff55 	bl	8008410 <HAL_DMA_Init>
 8006566:	4603      	mov	r3, r0
 8006568:	2b00      	cmp	r3, #0
 800656a:	d001      	beq.n	8006570 <HAL_ADC_MspInit+0x130>
    {
      Error_Handler();
 800656c:	f7fb fb24 	bl	8001bb8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	4a39      	ldr	r2, [pc, #228]	; (8006658 <HAL_ADC_MspInit+0x218>)
 8006574:	639a      	str	r2, [r3, #56]	; 0x38
 8006576:	4a38      	ldr	r2, [pc, #224]	; (8006658 <HAL_ADC_MspInit+0x218>)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800657c:	e05d      	b.n	800663a <HAL_ADC_MspInit+0x1fa>
  else if(hadc->Instance==ADC2)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	4a37      	ldr	r2, [pc, #220]	; (8006660 <HAL_ADC_MspInit+0x220>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d158      	bne.n	800663a <HAL_ADC_MspInit+0x1fa>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8006588:	2300      	movs	r3, #0
 800658a:	613b      	str	r3, [r7, #16]
 800658c:	4b2e      	ldr	r3, [pc, #184]	; (8006648 <HAL_ADC_MspInit+0x208>)
 800658e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006590:	4a2d      	ldr	r2, [pc, #180]	; (8006648 <HAL_ADC_MspInit+0x208>)
 8006592:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006596:	6453      	str	r3, [r2, #68]	; 0x44
 8006598:	4b2b      	ldr	r3, [pc, #172]	; (8006648 <HAL_ADC_MspInit+0x208>)
 800659a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800659c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80065a0:	613b      	str	r3, [r7, #16]
 80065a2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80065a4:	2300      	movs	r3, #0
 80065a6:	60fb      	str	r3, [r7, #12]
 80065a8:	4b27      	ldr	r3, [pc, #156]	; (8006648 <HAL_ADC_MspInit+0x208>)
 80065aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065ac:	4a26      	ldr	r2, [pc, #152]	; (8006648 <HAL_ADC_MspInit+0x208>)
 80065ae:	f043 0301 	orr.w	r3, r3, #1
 80065b2:	6313      	str	r3, [r2, #48]	; 0x30
 80065b4:	4b24      	ldr	r3, [pc, #144]	; (8006648 <HAL_ADC_MspInit+0x208>)
 80065b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065b8:	f003 0301 	and.w	r3, r3, #1
 80065bc:	60fb      	str	r3, [r7, #12]
 80065be:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80065c0:	233f      	movs	r3, #63	; 0x3f
 80065c2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80065c4:	2303      	movs	r3, #3
 80065c6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80065c8:	2300      	movs	r3, #0
 80065ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80065cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80065d0:	4619      	mov	r1, r3
 80065d2:	481e      	ldr	r0, [pc, #120]	; (800664c <HAL_ADC_MspInit+0x20c>)
 80065d4:	f002 faae 	bl	8008b34 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 80065d8:	4b22      	ldr	r3, [pc, #136]	; (8006664 <HAL_ADC_MspInit+0x224>)
 80065da:	4a23      	ldr	r2, [pc, #140]	; (8006668 <HAL_ADC_MspInit+0x228>)
 80065dc:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 80065de:	4b21      	ldr	r3, [pc, #132]	; (8006664 <HAL_ADC_MspInit+0x224>)
 80065e0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80065e4:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80065e6:	4b1f      	ldr	r3, [pc, #124]	; (8006664 <HAL_ADC_MspInit+0x224>)
 80065e8:	2200      	movs	r2, #0
 80065ea:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80065ec:	4b1d      	ldr	r3, [pc, #116]	; (8006664 <HAL_ADC_MspInit+0x224>)
 80065ee:	2200      	movs	r2, #0
 80065f0:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80065f2:	4b1c      	ldr	r3, [pc, #112]	; (8006664 <HAL_ADC_MspInit+0x224>)
 80065f4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80065f8:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80065fa:	4b1a      	ldr	r3, [pc, #104]	; (8006664 <HAL_ADC_MspInit+0x224>)
 80065fc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006600:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8006602:	4b18      	ldr	r3, [pc, #96]	; (8006664 <HAL_ADC_MspInit+0x224>)
 8006604:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006608:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800660a:	4b16      	ldr	r3, [pc, #88]	; (8006664 <HAL_ADC_MspInit+0x224>)
 800660c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006610:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8006612:	4b14      	ldr	r3, [pc, #80]	; (8006664 <HAL_ADC_MspInit+0x224>)
 8006614:	2200      	movs	r2, #0
 8006616:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006618:	4b12      	ldr	r3, [pc, #72]	; (8006664 <HAL_ADC_MspInit+0x224>)
 800661a:	2200      	movs	r2, #0
 800661c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800661e:	4811      	ldr	r0, [pc, #68]	; (8006664 <HAL_ADC_MspInit+0x224>)
 8006620:	f001 fef6 	bl	8008410 <HAL_DMA_Init>
 8006624:	4603      	mov	r3, r0
 8006626:	2b00      	cmp	r3, #0
 8006628:	d001      	beq.n	800662e <HAL_ADC_MspInit+0x1ee>
      Error_Handler();
 800662a:	f7fb fac5 	bl	8001bb8 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	4a0c      	ldr	r2, [pc, #48]	; (8006664 <HAL_ADC_MspInit+0x224>)
 8006632:	639a      	str	r2, [r3, #56]	; 0x38
 8006634:	4a0b      	ldr	r2, [pc, #44]	; (8006664 <HAL_ADC_MspInit+0x224>)
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6393      	str	r3, [r2, #56]	; 0x38
}
 800663a:	bf00      	nop
 800663c:	3738      	adds	r7, #56	; 0x38
 800663e:	46bd      	mov	sp, r7
 8006640:	bd80      	pop	{r7, pc}
 8006642:	bf00      	nop
 8006644:	40012000 	.word	0x40012000
 8006648:	40023800 	.word	0x40023800
 800664c:	40020000 	.word	0x40020000
 8006650:	40020800 	.word	0x40020800
 8006654:	40020400 	.word	0x40020400
 8006658:	20000244 	.word	0x20000244
 800665c:	40026410 	.word	0x40026410
 8006660:	40012100 	.word	0x40012100
 8006664:	200002a4 	.word	0x200002a4
 8006668:	40026440 	.word	0x40026440

0800666c <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800666c:	b580      	push	{r7, lr}
 800666e:	b08a      	sub	sp, #40	; 0x28
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006674:	f107 0314 	add.w	r3, r7, #20
 8006678:	2200      	movs	r2, #0
 800667a:	601a      	str	r2, [r3, #0]
 800667c:	605a      	str	r2, [r3, #4]
 800667e:	609a      	str	r2, [r3, #8]
 8006680:	60da      	str	r2, [r3, #12]
 8006682:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	4a1d      	ldr	r2, [pc, #116]	; (8006700 <HAL_CAN_MspInit+0x94>)
 800668a:	4293      	cmp	r3, r2
 800668c:	d134      	bne.n	80066f8 <HAL_CAN_MspInit+0x8c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800668e:	2300      	movs	r3, #0
 8006690:	613b      	str	r3, [r7, #16]
 8006692:	4b1c      	ldr	r3, [pc, #112]	; (8006704 <HAL_CAN_MspInit+0x98>)
 8006694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006696:	4a1b      	ldr	r2, [pc, #108]	; (8006704 <HAL_CAN_MspInit+0x98>)
 8006698:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800669c:	6413      	str	r3, [r2, #64]	; 0x40
 800669e:	4b19      	ldr	r3, [pc, #100]	; (8006704 <HAL_CAN_MspInit+0x98>)
 80066a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066a6:	613b      	str	r3, [r7, #16]
 80066a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80066aa:	2300      	movs	r3, #0
 80066ac:	60fb      	str	r3, [r7, #12]
 80066ae:	4b15      	ldr	r3, [pc, #84]	; (8006704 <HAL_CAN_MspInit+0x98>)
 80066b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066b2:	4a14      	ldr	r2, [pc, #80]	; (8006704 <HAL_CAN_MspInit+0x98>)
 80066b4:	f043 0302 	orr.w	r3, r3, #2
 80066b8:	6313      	str	r3, [r2, #48]	; 0x30
 80066ba:	4b12      	ldr	r3, [pc, #72]	; (8006704 <HAL_CAN_MspInit+0x98>)
 80066bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066be:	f003 0302 	and.w	r3, r3, #2
 80066c2:	60fb      	str	r3, [r7, #12]
 80066c4:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80066c6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80066ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80066cc:	2302      	movs	r3, #2
 80066ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80066d0:	2300      	movs	r3, #0
 80066d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80066d4:	2303      	movs	r3, #3
 80066d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80066d8:	2309      	movs	r3, #9
 80066da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80066dc:	f107 0314 	add.w	r3, r7, #20
 80066e0:	4619      	mov	r1, r3
 80066e2:	4809      	ldr	r0, [pc, #36]	; (8006708 <HAL_CAN_MspInit+0x9c>)
 80066e4:	f002 fa26 	bl	8008b34 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 1, 0);
 80066e8:	2200      	movs	r2, #0
 80066ea:	2101      	movs	r1, #1
 80066ec:	2014      	movs	r0, #20
 80066ee:	f001 fe4a 	bl	8008386 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80066f2:	2014      	movs	r0, #20
 80066f4:	f001 fe63 	bl	80083be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 80066f8:	bf00      	nop
 80066fa:	3728      	adds	r7, #40	; 0x28
 80066fc:	46bd      	mov	sp, r7
 80066fe:	bd80      	pop	{r7, pc}
 8006700:	40006400 	.word	0x40006400
 8006704:	40023800 	.word	0x40023800
 8006708:	40020400 	.word	0x40020400

0800670c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800670c:	b580      	push	{r7, lr}
 800670e:	b08a      	sub	sp, #40	; 0x28
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006714:	f107 0314 	add.w	r3, r7, #20
 8006718:	2200      	movs	r2, #0
 800671a:	601a      	str	r2, [r3, #0]
 800671c:	605a      	str	r2, [r3, #4]
 800671e:	609a      	str	r2, [r3, #8]
 8006720:	60da      	str	r2, [r3, #12]
 8006722:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	4a19      	ldr	r2, [pc, #100]	; (8006790 <HAL_I2C_MspInit+0x84>)
 800672a:	4293      	cmp	r3, r2
 800672c:	d12b      	bne.n	8006786 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800672e:	2300      	movs	r3, #0
 8006730:	613b      	str	r3, [r7, #16]
 8006732:	4b18      	ldr	r3, [pc, #96]	; (8006794 <HAL_I2C_MspInit+0x88>)
 8006734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006736:	4a17      	ldr	r2, [pc, #92]	; (8006794 <HAL_I2C_MspInit+0x88>)
 8006738:	f043 0302 	orr.w	r3, r3, #2
 800673c:	6313      	str	r3, [r2, #48]	; 0x30
 800673e:	4b15      	ldr	r3, [pc, #84]	; (8006794 <HAL_I2C_MspInit+0x88>)
 8006740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006742:	f003 0302 	and.w	r3, r3, #2
 8006746:	613b      	str	r3, [r7, #16]
 8006748:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800674a:	23c0      	movs	r3, #192	; 0xc0
 800674c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800674e:	2312      	movs	r3, #18
 8006750:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006752:	2300      	movs	r3, #0
 8006754:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006756:	2303      	movs	r3, #3
 8006758:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800675a:	2304      	movs	r3, #4
 800675c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800675e:	f107 0314 	add.w	r3, r7, #20
 8006762:	4619      	mov	r1, r3
 8006764:	480c      	ldr	r0, [pc, #48]	; (8006798 <HAL_I2C_MspInit+0x8c>)
 8006766:	f002 f9e5 	bl	8008b34 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800676a:	2300      	movs	r3, #0
 800676c:	60fb      	str	r3, [r7, #12]
 800676e:	4b09      	ldr	r3, [pc, #36]	; (8006794 <HAL_I2C_MspInit+0x88>)
 8006770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006772:	4a08      	ldr	r2, [pc, #32]	; (8006794 <HAL_I2C_MspInit+0x88>)
 8006774:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006778:	6413      	str	r3, [r2, #64]	; 0x40
 800677a:	4b06      	ldr	r3, [pc, #24]	; (8006794 <HAL_I2C_MspInit+0x88>)
 800677c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800677e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006782:	60fb      	str	r3, [r7, #12]
 8006784:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8006786:	bf00      	nop
 8006788:	3728      	adds	r7, #40	; 0x28
 800678a:	46bd      	mov	sp, r7
 800678c:	bd80      	pop	{r7, pc}
 800678e:	bf00      	nop
 8006790:	40005400 	.word	0x40005400
 8006794:	40023800 	.word	0x40023800
 8006798:	40020400 	.word	0x40020400

0800679c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800679c:	b580      	push	{r7, lr}
 800679e:	b09a      	sub	sp, #104	; 0x68
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80067a4:	f107 030c 	add.w	r3, r7, #12
 80067a8:	225c      	movs	r2, #92	; 0x5c
 80067aa:	2100      	movs	r1, #0
 80067ac:	4618      	mov	r0, r3
 80067ae:	f011 fd2d 	bl	801820c <memset>
  if(hrtc->Instance==RTC)
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	4a0c      	ldr	r2, [pc, #48]	; (80067e8 <HAL_RTC_MspInit+0x4c>)
 80067b8:	4293      	cmp	r3, r2
 80067ba:	d111      	bne.n	80067e0 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80067bc:	2320      	movs	r3, #32
 80067be:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80067c0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80067c4:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80067c6:	f107 030c 	add.w	r3, r7, #12
 80067ca:	4618      	mov	r0, r3
 80067cc:	f004 ff8c 	bl	800b6e8 <HAL_RCCEx_PeriphCLKConfig>
 80067d0:	4603      	mov	r3, r0
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d001      	beq.n	80067da <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 80067d6:	f7fb f9ef 	bl	8001bb8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80067da:	4b04      	ldr	r3, [pc, #16]	; (80067ec <HAL_RTC_MspInit+0x50>)
 80067dc:	2201      	movs	r2, #1
 80067de:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80067e0:	bf00      	nop
 80067e2:	3768      	adds	r7, #104	; 0x68
 80067e4:	46bd      	mov	sp, r7
 80067e6:	bd80      	pop	{r7, pc}
 80067e8:	40002800 	.word	0x40002800
 80067ec:	42470e3c 	.word	0x42470e3c

080067f0 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b08a      	sub	sp, #40	; 0x28
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80067f8:	f107 0314 	add.w	r3, r7, #20
 80067fc:	2200      	movs	r2, #0
 80067fe:	601a      	str	r2, [r3, #0]
 8006800:	605a      	str	r2, [r3, #4]
 8006802:	609a      	str	r2, [r3, #8]
 8006804:	60da      	str	r2, [r3, #12]
 8006806:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	4a2c      	ldr	r2, [pc, #176]	; (80068c0 <HAL_SD_MspInit+0xd0>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d152      	bne.n	80068b8 <HAL_SD_MspInit+0xc8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8006812:	2300      	movs	r3, #0
 8006814:	613b      	str	r3, [r7, #16]
 8006816:	4b2b      	ldr	r3, [pc, #172]	; (80068c4 <HAL_SD_MspInit+0xd4>)
 8006818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800681a:	4a2a      	ldr	r2, [pc, #168]	; (80068c4 <HAL_SD_MspInit+0xd4>)
 800681c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006820:	6453      	str	r3, [r2, #68]	; 0x44
 8006822:	4b28      	ldr	r3, [pc, #160]	; (80068c4 <HAL_SD_MspInit+0xd4>)
 8006824:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006826:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800682a:	613b      	str	r3, [r7, #16]
 800682c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800682e:	2300      	movs	r3, #0
 8006830:	60fb      	str	r3, [r7, #12]
 8006832:	4b24      	ldr	r3, [pc, #144]	; (80068c4 <HAL_SD_MspInit+0xd4>)
 8006834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006836:	4a23      	ldr	r2, [pc, #140]	; (80068c4 <HAL_SD_MspInit+0xd4>)
 8006838:	f043 0304 	orr.w	r3, r3, #4
 800683c:	6313      	str	r3, [r2, #48]	; 0x30
 800683e:	4b21      	ldr	r3, [pc, #132]	; (80068c4 <HAL_SD_MspInit+0xd4>)
 8006840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006842:	f003 0304 	and.w	r3, r3, #4
 8006846:	60fb      	str	r3, [r7, #12]
 8006848:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800684a:	2300      	movs	r3, #0
 800684c:	60bb      	str	r3, [r7, #8]
 800684e:	4b1d      	ldr	r3, [pc, #116]	; (80068c4 <HAL_SD_MspInit+0xd4>)
 8006850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006852:	4a1c      	ldr	r2, [pc, #112]	; (80068c4 <HAL_SD_MspInit+0xd4>)
 8006854:	f043 0308 	orr.w	r3, r3, #8
 8006858:	6313      	str	r3, [r2, #48]	; 0x30
 800685a:	4b1a      	ldr	r3, [pc, #104]	; (80068c4 <HAL_SD_MspInit+0xd4>)
 800685c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800685e:	f003 0308 	and.w	r3, r3, #8
 8006862:	60bb      	str	r3, [r7, #8]
 8006864:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8006866:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800686a:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800686c:	2302      	movs	r3, #2
 800686e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006870:	2300      	movs	r3, #0
 8006872:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006874:	2303      	movs	r3, #3
 8006876:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8006878:	230c      	movs	r3, #12
 800687a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800687c:	f107 0314 	add.w	r3, r7, #20
 8006880:	4619      	mov	r1, r3
 8006882:	4811      	ldr	r0, [pc, #68]	; (80068c8 <HAL_SD_MspInit+0xd8>)
 8006884:	f002 f956 	bl	8008b34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006888:	2304      	movs	r3, #4
 800688a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800688c:	2302      	movs	r3, #2
 800688e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006890:	2300      	movs	r3, #0
 8006892:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006894:	2303      	movs	r3, #3
 8006896:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8006898:	230c      	movs	r3, #12
 800689a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800689c:	f107 0314 	add.w	r3, r7, #20
 80068a0:	4619      	mov	r1, r3
 80068a2:	480a      	ldr	r0, [pc, #40]	; (80068cc <HAL_SD_MspInit+0xdc>)
 80068a4:	f002 f946 	bl	8008b34 <HAL_GPIO_Init>

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 80068a8:	2200      	movs	r2, #0
 80068aa:	2100      	movs	r1, #0
 80068ac:	2031      	movs	r0, #49	; 0x31
 80068ae:	f001 fd6a 	bl	8008386 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 80068b2:	2031      	movs	r0, #49	; 0x31
 80068b4:	f001 fd83 	bl	80083be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 80068b8:	bf00      	nop
 80068ba:	3728      	adds	r7, #40	; 0x28
 80068bc:	46bd      	mov	sp, r7
 80068be:	bd80      	pop	{r7, pc}
 80068c0:	40012c00 	.word	0x40012c00
 80068c4:	40023800 	.word	0x40023800
 80068c8:	40020800 	.word	0x40020800
 80068cc:	40020c00 	.word	0x40020c00

080068d0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b084      	sub	sp, #16
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	4a0e      	ldr	r2, [pc, #56]	; (8006918 <HAL_TIM_Base_MspInit+0x48>)
 80068de:	4293      	cmp	r3, r2
 80068e0:	d115      	bne.n	800690e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 80068e2:	2300      	movs	r3, #0
 80068e4:	60fb      	str	r3, [r7, #12]
 80068e6:	4b0d      	ldr	r3, [pc, #52]	; (800691c <HAL_TIM_Base_MspInit+0x4c>)
 80068e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068ea:	4a0c      	ldr	r2, [pc, #48]	; (800691c <HAL_TIM_Base_MspInit+0x4c>)
 80068ec:	f043 0320 	orr.w	r3, r3, #32
 80068f0:	6413      	str	r3, [r2, #64]	; 0x40
 80068f2:	4b0a      	ldr	r3, [pc, #40]	; (800691c <HAL_TIM_Base_MspInit+0x4c>)
 80068f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068f6:	f003 0320 	and.w	r3, r3, #32
 80068fa:	60fb      	str	r3, [r7, #12]
 80068fc:	68fb      	ldr	r3, [r7, #12]
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80068fe:	2200      	movs	r2, #0
 8006900:	2100      	movs	r1, #0
 8006902:	2037      	movs	r0, #55	; 0x37
 8006904:	f001 fd3f 	bl	8008386 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8006908:	2037      	movs	r0, #55	; 0x37
 800690a:	f001 fd58 	bl	80083be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 800690e:	bf00      	nop
 8006910:	3710      	adds	r7, #16
 8006912:	46bd      	mov	sp, r7
 8006914:	bd80      	pop	{r7, pc}
 8006916:	bf00      	nop
 8006918:	40001400 	.word	0x40001400
 800691c:	40023800 	.word	0x40023800

08006920 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006920:	b480      	push	{r7}
 8006922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8006924:	e7fe      	b.n	8006924 <NMI_Handler+0x4>

08006926 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006926:	b480      	push	{r7}
 8006928:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800692a:	e7fe      	b.n	800692a <HardFault_Handler+0x4>

0800692c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800692c:	b480      	push	{r7}
 800692e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006930:	e7fe      	b.n	8006930 <MemManage_Handler+0x4>

08006932 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006932:	b480      	push	{r7}
 8006934:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006936:	e7fe      	b.n	8006936 <BusFault_Handler+0x4>

08006938 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006938:	b480      	push	{r7}
 800693a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800693c:	e7fe      	b.n	800693c <UsageFault_Handler+0x4>

0800693e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800693e:	b480      	push	{r7}
 8006940:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006942:	bf00      	nop
 8006944:	46bd      	mov	sp, r7
 8006946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694a:	4770      	bx	lr

0800694c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800694c:	b480      	push	{r7}
 800694e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006950:	bf00      	nop
 8006952:	46bd      	mov	sp, r7
 8006954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006958:	4770      	bx	lr

0800695a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800695a:	b480      	push	{r7}
 800695c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800695e:	bf00      	nop
 8006960:	46bd      	mov	sp, r7
 8006962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006966:	4770      	bx	lr

08006968 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006968:	b580      	push	{r7, lr}
 800696a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800696c:	f000 f90e 	bl	8006b8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006970:	bf00      	nop
 8006972:	bd80      	pop	{r7, pc}

08006974 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8006974:	b580      	push	{r7, lr}
 8006976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8006978:	4802      	ldr	r0, [pc, #8]	; (8006984 <CAN1_RX0_IRQHandler+0x10>)
 800697a:	f001 f9d5 	bl	8007d28 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800697e:	bf00      	nop
 8006980:	bd80      	pop	{r7, pc}
 8006982:	bf00      	nop
 8006984:	20000304 	.word	0x20000304

08006988 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8006988:	b580      	push	{r7, lr}
 800698a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EXTI0_Pin);
 800698c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006990:	f002 fab0 	bl	8008ef4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(EXTI1_Pin);
 8006994:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8006998:	f002 faac 	bl	8008ef4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800699c:	bf00      	nop
 800699e:	bd80      	pop	{r7, pc}

080069a0 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 80069a4:	4802      	ldr	r0, [pc, #8]	; (80069b0 <SDIO_IRQHandler+0x10>)
 80069a6:	f006 fddb 	bl	800d560 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 80069aa:	bf00      	nop
 80069ac:	bd80      	pop	{r7, pc}
 80069ae:	bf00      	nop
 80069b0:	200003a0 	.word	0x200003a0

080069b4 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80069b4:	b580      	push	{r7, lr}
 80069b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80069b8:	4802      	ldr	r0, [pc, #8]	; (80069c4 <TIM7_IRQHandler+0x10>)
 80069ba:	f007 fe9b 	bl	800e6f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80069be:	bf00      	nop
 80069c0:	bd80      	pop	{r7, pc}
 80069c2:	bf00      	nop
 80069c4:	20000424 	.word	0x20000424

080069c8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80069cc:	4802      	ldr	r0, [pc, #8]	; (80069d8 <DMA2_Stream0_IRQHandler+0x10>)
 80069ce:	f001 fe47 	bl	8008660 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80069d2:	bf00      	nop
 80069d4:	bd80      	pop	{r7, pc}
 80069d6:	bf00      	nop
 80069d8:	20000244 	.word	0x20000244

080069dc <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80069dc:	b580      	push	{r7, lr}
 80069de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80069e0:	4802      	ldr	r0, [pc, #8]	; (80069ec <DMA2_Stream2_IRQHandler+0x10>)
 80069e2:	f001 fe3d 	bl	8008660 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80069e6:	bf00      	nop
 80069e8:	bd80      	pop	{r7, pc}
 80069ea:	bf00      	nop
 80069ec:	200002a4 	.word	0x200002a4

080069f0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80069f0:	b580      	push	{r7, lr}
 80069f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80069f4:	4802      	ldr	r0, [pc, #8]	; (8006a00 <OTG_FS_IRQHandler+0x10>)
 80069f6:	f003 fb81 	bl	800a0fc <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80069fa:	bf00      	nop
 80069fc:	bd80      	pop	{r7, pc}
 80069fe:	bf00      	nop
 8006a00:	20002dd4 	.word	0x20002dd4

08006a04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b086      	sub	sp, #24
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006a0c:	4a14      	ldr	r2, [pc, #80]	; (8006a60 <_sbrk+0x5c>)
 8006a0e:	4b15      	ldr	r3, [pc, #84]	; (8006a64 <_sbrk+0x60>)
 8006a10:	1ad3      	subs	r3, r2, r3
 8006a12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006a14:	697b      	ldr	r3, [r7, #20]
 8006a16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006a18:	4b13      	ldr	r3, [pc, #76]	; (8006a68 <_sbrk+0x64>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d102      	bne.n	8006a26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006a20:	4b11      	ldr	r3, [pc, #68]	; (8006a68 <_sbrk+0x64>)
 8006a22:	4a12      	ldr	r2, [pc, #72]	; (8006a6c <_sbrk+0x68>)
 8006a24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006a26:	4b10      	ldr	r3, [pc, #64]	; (8006a68 <_sbrk+0x64>)
 8006a28:	681a      	ldr	r2, [r3, #0]
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	4413      	add	r3, r2
 8006a2e:	693a      	ldr	r2, [r7, #16]
 8006a30:	429a      	cmp	r2, r3
 8006a32:	d207      	bcs.n	8006a44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006a34:	f011 fbc0 	bl	80181b8 <__errno>
 8006a38:	4603      	mov	r3, r0
 8006a3a:	220c      	movs	r2, #12
 8006a3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8006a3e:	f04f 33ff 	mov.w	r3, #4294967295
 8006a42:	e009      	b.n	8006a58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006a44:	4b08      	ldr	r3, [pc, #32]	; (8006a68 <_sbrk+0x64>)
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8006a4a:	4b07      	ldr	r3, [pc, #28]	; (8006a68 <_sbrk+0x64>)
 8006a4c:	681a      	ldr	r2, [r3, #0]
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	4413      	add	r3, r2
 8006a52:	4a05      	ldr	r2, [pc, #20]	; (8006a68 <_sbrk+0x64>)
 8006a54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8006a56:	68fb      	ldr	r3, [r7, #12]
}
 8006a58:	4618      	mov	r0, r3
 8006a5a:	3718      	adds	r7, #24
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	bd80      	pop	{r7, pc}
 8006a60:	20020000 	.word	0x20020000
 8006a64:	0000ffff 	.word	0x0000ffff
 8006a68:	200026d0 	.word	0x200026d0
 8006a6c:	20003568 	.word	0x20003568

08006a70 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006a70:	b480      	push	{r7}
 8006a72:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006a74:	4b06      	ldr	r3, [pc, #24]	; (8006a90 <SystemInit+0x20>)
 8006a76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a7a:	4a05      	ldr	r2, [pc, #20]	; (8006a90 <SystemInit+0x20>)
 8006a7c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006a80:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006a84:	bf00      	nop
 8006a86:	46bd      	mov	sp, r7
 8006a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8c:	4770      	bx	lr
 8006a8e:	bf00      	nop
 8006a90:	e000ed00 	.word	0xe000ed00

08006a94 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8006a94:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006acc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8006a98:	480d      	ldr	r0, [pc, #52]	; (8006ad0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8006a9a:	490e      	ldr	r1, [pc, #56]	; (8006ad4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8006a9c:	4a0e      	ldr	r2, [pc, #56]	; (8006ad8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8006a9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006aa0:	e002      	b.n	8006aa8 <LoopCopyDataInit>

08006aa2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006aa2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006aa4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006aa6:	3304      	adds	r3, #4

08006aa8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006aa8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006aaa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006aac:	d3f9      	bcc.n	8006aa2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006aae:	4a0b      	ldr	r2, [pc, #44]	; (8006adc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8006ab0:	4c0b      	ldr	r4, [pc, #44]	; (8006ae0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8006ab2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006ab4:	e001      	b.n	8006aba <LoopFillZerobss>

08006ab6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006ab6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006ab8:	3204      	adds	r2, #4

08006aba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006aba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006abc:	d3fb      	bcc.n	8006ab6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8006abe:	f7ff ffd7 	bl	8006a70 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006ac2:	f011 fb7f 	bl	80181c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006ac6:	f7fa fc21 	bl	800130c <main>
  bx  lr    
 8006aca:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8006acc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8006ad0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006ad4:	20000198 	.word	0x20000198
  ldr r2, =_sidata
 8006ad8:	0801909c 	.word	0x0801909c
  ldr r2, =_sbss
 8006adc:	20000198 	.word	0x20000198
  ldr r4, =_ebss
 8006ae0:	20003568 	.word	0x20003568

08006ae4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006ae4:	e7fe      	b.n	8006ae4 <ADC_IRQHandler>
	...

08006ae8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006aec:	4b0e      	ldr	r3, [pc, #56]	; (8006b28 <HAL_Init+0x40>)
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	4a0d      	ldr	r2, [pc, #52]	; (8006b28 <HAL_Init+0x40>)
 8006af2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006af6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006af8:	4b0b      	ldr	r3, [pc, #44]	; (8006b28 <HAL_Init+0x40>)
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	4a0a      	ldr	r2, [pc, #40]	; (8006b28 <HAL_Init+0x40>)
 8006afe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006b02:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006b04:	4b08      	ldr	r3, [pc, #32]	; (8006b28 <HAL_Init+0x40>)
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	4a07      	ldr	r2, [pc, #28]	; (8006b28 <HAL_Init+0x40>)
 8006b0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006b0e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006b10:	2003      	movs	r0, #3
 8006b12:	f001 fc2d 	bl	8008370 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006b16:	200f      	movs	r0, #15
 8006b18:	f000 f808 	bl	8006b2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006b1c:	f7ff fc68 	bl	80063f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006b20:	2300      	movs	r3, #0
}
 8006b22:	4618      	mov	r0, r3
 8006b24:	bd80      	pop	{r7, pc}
 8006b26:	bf00      	nop
 8006b28:	40023c00 	.word	0x40023c00

08006b2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006b2c:	b580      	push	{r7, lr}
 8006b2e:	b082      	sub	sp, #8
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006b34:	4b12      	ldr	r3, [pc, #72]	; (8006b80 <HAL_InitTick+0x54>)
 8006b36:	681a      	ldr	r2, [r3, #0]
 8006b38:	4b12      	ldr	r3, [pc, #72]	; (8006b84 <HAL_InitTick+0x58>)
 8006b3a:	781b      	ldrb	r3, [r3, #0]
 8006b3c:	4619      	mov	r1, r3
 8006b3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006b42:	fbb3 f3f1 	udiv	r3, r3, r1
 8006b46:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	f001 fc53 	bl	80083f6 <HAL_SYSTICK_Config>
 8006b50:	4603      	mov	r3, r0
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d001      	beq.n	8006b5a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006b56:	2301      	movs	r3, #1
 8006b58:	e00e      	b.n	8006b78 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2b0f      	cmp	r3, #15
 8006b5e:	d80a      	bhi.n	8006b76 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006b60:	2200      	movs	r2, #0
 8006b62:	6879      	ldr	r1, [r7, #4]
 8006b64:	f04f 30ff 	mov.w	r0, #4294967295
 8006b68:	f001 fc0d 	bl	8008386 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006b6c:	4a06      	ldr	r2, [pc, #24]	; (8006b88 <HAL_InitTick+0x5c>)
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006b72:	2300      	movs	r3, #0
 8006b74:	e000      	b.n	8006b78 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006b76:	2301      	movs	r3, #1
}
 8006b78:	4618      	mov	r0, r3
 8006b7a:	3708      	adds	r7, #8
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	bd80      	pop	{r7, pc}
 8006b80:	20000000 	.word	0x20000000
 8006b84:	20000008 	.word	0x20000008
 8006b88:	20000004 	.word	0x20000004

08006b8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006b8c:	b480      	push	{r7}
 8006b8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006b90:	4b06      	ldr	r3, [pc, #24]	; (8006bac <HAL_IncTick+0x20>)
 8006b92:	781b      	ldrb	r3, [r3, #0]
 8006b94:	461a      	mov	r2, r3
 8006b96:	4b06      	ldr	r3, [pc, #24]	; (8006bb0 <HAL_IncTick+0x24>)
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	4413      	add	r3, r2
 8006b9c:	4a04      	ldr	r2, [pc, #16]	; (8006bb0 <HAL_IncTick+0x24>)
 8006b9e:	6013      	str	r3, [r2, #0]
}
 8006ba0:	bf00      	nop
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba8:	4770      	bx	lr
 8006baa:	bf00      	nop
 8006bac:	20000008 	.word	0x20000008
 8006bb0:	200026d4 	.word	0x200026d4

08006bb4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006bb4:	b480      	push	{r7}
 8006bb6:	af00      	add	r7, sp, #0
  return uwTick;
 8006bb8:	4b03      	ldr	r3, [pc, #12]	; (8006bc8 <HAL_GetTick+0x14>)
 8006bba:	681b      	ldr	r3, [r3, #0]
}
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc4:	4770      	bx	lr
 8006bc6:	bf00      	nop
 8006bc8:	200026d4 	.word	0x200026d4

08006bcc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006bcc:	b580      	push	{r7, lr}
 8006bce:	b084      	sub	sp, #16
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006bd4:	f7ff ffee 	bl	8006bb4 <HAL_GetTick>
 8006bd8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006be4:	d005      	beq.n	8006bf2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006be6:	4b0a      	ldr	r3, [pc, #40]	; (8006c10 <HAL_Delay+0x44>)
 8006be8:	781b      	ldrb	r3, [r3, #0]
 8006bea:	461a      	mov	r2, r3
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	4413      	add	r3, r2
 8006bf0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006bf2:	bf00      	nop
 8006bf4:	f7ff ffde 	bl	8006bb4 <HAL_GetTick>
 8006bf8:	4602      	mov	r2, r0
 8006bfa:	68bb      	ldr	r3, [r7, #8]
 8006bfc:	1ad3      	subs	r3, r2, r3
 8006bfe:	68fa      	ldr	r2, [r7, #12]
 8006c00:	429a      	cmp	r2, r3
 8006c02:	d8f7      	bhi.n	8006bf4 <HAL_Delay+0x28>
  {
  }
}
 8006c04:	bf00      	nop
 8006c06:	bf00      	nop
 8006c08:	3710      	adds	r7, #16
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	bd80      	pop	{r7, pc}
 8006c0e:	bf00      	nop
 8006c10:	20000008 	.word	0x20000008

08006c14 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006c14:	b580      	push	{r7, lr}
 8006c16:	b084      	sub	sp, #16
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d101      	bne.n	8006c2a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8006c26:	2301      	movs	r3, #1
 8006c28:	e033      	b.n	8006c92 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d109      	bne.n	8006c46 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006c32:	6878      	ldr	r0, [r7, #4]
 8006c34:	f7ff fc04 	bl	8006440 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	2200      	movs	r2, #0
 8006c42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c4a:	f003 0310 	and.w	r3, r3, #16
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d118      	bne.n	8006c84 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c56:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8006c5a:	f023 0302 	bic.w	r3, r3, #2
 8006c5e:	f043 0202 	orr.w	r2, r3, #2
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8006c66:	6878      	ldr	r0, [r7, #4]
 8006c68:	f000 fa78 	bl	800715c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2200      	movs	r2, #0
 8006c70:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c76:	f023 0303 	bic.w	r3, r3, #3
 8006c7a:	f043 0201 	orr.w	r2, r3, #1
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	641a      	str	r2, [r3, #64]	; 0x40
 8006c82:	e001      	b.n	8006c88 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8006c84:	2301      	movs	r3, #1
 8006c86:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8006c90:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c92:	4618      	mov	r0, r3
 8006c94:	3710      	adds	r7, #16
 8006c96:	46bd      	mov	sp, r7
 8006c98:	bd80      	pop	{r7, pc}
	...

08006c9c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8006c9c:	b580      	push	{r7, lr}
 8006c9e:	b086      	sub	sp, #24
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	60f8      	str	r0, [r7, #12]
 8006ca4:	60b9      	str	r1, [r7, #8]
 8006ca6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8006ca8:	2300      	movs	r3, #0
 8006caa:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006cb2:	2b01      	cmp	r3, #1
 8006cb4:	d101      	bne.n	8006cba <HAL_ADC_Start_DMA+0x1e>
 8006cb6:	2302      	movs	r3, #2
 8006cb8:	e0e9      	b.n	8006e8e <HAL_ADC_Start_DMA+0x1f2>
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	2201      	movs	r2, #1
 8006cbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	689b      	ldr	r3, [r3, #8]
 8006cc8:	f003 0301 	and.w	r3, r3, #1
 8006ccc:	2b01      	cmp	r3, #1
 8006cce:	d018      	beq.n	8006d02 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	689a      	ldr	r2, [r3, #8]
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	f042 0201 	orr.w	r2, r2, #1
 8006cde:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8006ce0:	4b6d      	ldr	r3, [pc, #436]	; (8006e98 <HAL_ADC_Start_DMA+0x1fc>)
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	4a6d      	ldr	r2, [pc, #436]	; (8006e9c <HAL_ADC_Start_DMA+0x200>)
 8006ce6:	fba2 2303 	umull	r2, r3, r2, r3
 8006cea:	0c9a      	lsrs	r2, r3, #18
 8006cec:	4613      	mov	r3, r2
 8006cee:	005b      	lsls	r3, r3, #1
 8006cf0:	4413      	add	r3, r2
 8006cf2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8006cf4:	e002      	b.n	8006cfc <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8006cf6:	693b      	ldr	r3, [r7, #16]
 8006cf8:	3b01      	subs	r3, #1
 8006cfa:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8006cfc:	693b      	ldr	r3, [r7, #16]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d1f9      	bne.n	8006cf6 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	689b      	ldr	r3, [r3, #8]
 8006d08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d0c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d10:	d107      	bne.n	8006d22 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	689a      	ldr	r2, [r3, #8]
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006d20:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	689b      	ldr	r3, [r3, #8]
 8006d28:	f003 0301 	and.w	r3, r3, #1
 8006d2c:	2b01      	cmp	r3, #1
 8006d2e:	f040 80a1 	bne.w	8006e74 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d36:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8006d3a:	f023 0301 	bic.w	r3, r3, #1
 8006d3e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	685b      	ldr	r3, [r3, #4]
 8006d4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d007      	beq.n	8006d64 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d58:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006d5c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d68:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006d6c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d70:	d106      	bne.n	8006d80 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d76:	f023 0206 	bic.w	r2, r3, #6
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	645a      	str	r2, [r3, #68]	; 0x44
 8006d7e:	e002      	b.n	8006d86 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	2200      	movs	r2, #0
 8006d84:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	2200      	movs	r2, #0
 8006d8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006d8e:	4b44      	ldr	r3, [pc, #272]	; (8006ea0 <HAL_ADC_Start_DMA+0x204>)
 8006d90:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d96:	4a43      	ldr	r2, [pc, #268]	; (8006ea4 <HAL_ADC_Start_DMA+0x208>)
 8006d98:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d9e:	4a42      	ldr	r2, [pc, #264]	; (8006ea8 <HAL_ADC_Start_DMA+0x20c>)
 8006da0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006da6:	4a41      	ldr	r2, [pc, #260]	; (8006eac <HAL_ADC_Start_DMA+0x210>)
 8006da8:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8006db2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	685a      	ldr	r2, [r3, #4]
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8006dc2:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	689a      	ldr	r2, [r3, #8]
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006dd2:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	334c      	adds	r3, #76	; 0x4c
 8006dde:	4619      	mov	r1, r3
 8006de0:	68ba      	ldr	r2, [r7, #8]
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	f001 fbc2 	bl	800856c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8006de8:	697b      	ldr	r3, [r7, #20]
 8006dea:	685b      	ldr	r3, [r3, #4]
 8006dec:	f003 031f 	and.w	r3, r3, #31
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d12a      	bne.n	8006e4a <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	4a2d      	ldr	r2, [pc, #180]	; (8006eb0 <HAL_ADC_Start_DMA+0x214>)
 8006dfa:	4293      	cmp	r3, r2
 8006dfc:	d015      	beq.n	8006e2a <HAL_ADC_Start_DMA+0x18e>
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	4a2c      	ldr	r2, [pc, #176]	; (8006eb4 <HAL_ADC_Start_DMA+0x218>)
 8006e04:	4293      	cmp	r3, r2
 8006e06:	d105      	bne.n	8006e14 <HAL_ADC_Start_DMA+0x178>
 8006e08:	4b25      	ldr	r3, [pc, #148]	; (8006ea0 <HAL_ADC_Start_DMA+0x204>)
 8006e0a:	685b      	ldr	r3, [r3, #4]
 8006e0c:	f003 031f 	and.w	r3, r3, #31
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d00a      	beq.n	8006e2a <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	4a27      	ldr	r2, [pc, #156]	; (8006eb8 <HAL_ADC_Start_DMA+0x21c>)
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	d136      	bne.n	8006e8c <HAL_ADC_Start_DMA+0x1f0>
 8006e1e:	4b20      	ldr	r3, [pc, #128]	; (8006ea0 <HAL_ADC_Start_DMA+0x204>)
 8006e20:	685b      	ldr	r3, [r3, #4]
 8006e22:	f003 0310 	and.w	r3, r3, #16
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d130      	bne.n	8006e8c <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	689b      	ldr	r3, [r3, #8]
 8006e30:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d129      	bne.n	8006e8c <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	689a      	ldr	r2, [r3, #8]
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8006e46:	609a      	str	r2, [r3, #8]
 8006e48:	e020      	b.n	8006e8c <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	4a18      	ldr	r2, [pc, #96]	; (8006eb0 <HAL_ADC_Start_DMA+0x214>)
 8006e50:	4293      	cmp	r3, r2
 8006e52:	d11b      	bne.n	8006e8c <HAL_ADC_Start_DMA+0x1f0>
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	689b      	ldr	r3, [r3, #8]
 8006e5a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d114      	bne.n	8006e8c <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	689a      	ldr	r2, [r3, #8]
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8006e70:	609a      	str	r2, [r3, #8]
 8006e72:	e00b      	b.n	8006e8c <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e78:	f043 0210 	orr.w	r2, r3, #16
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e84:	f043 0201 	orr.w	r2, r3, #1
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8006e8c:	2300      	movs	r3, #0
}
 8006e8e:	4618      	mov	r0, r3
 8006e90:	3718      	adds	r7, #24
 8006e92:	46bd      	mov	sp, r7
 8006e94:	bd80      	pop	{r7, pc}
 8006e96:	bf00      	nop
 8006e98:	20000000 	.word	0x20000000
 8006e9c:	431bde83 	.word	0x431bde83
 8006ea0:	40012300 	.word	0x40012300
 8006ea4:	08007355 	.word	0x08007355
 8006ea8:	0800740f 	.word	0x0800740f
 8006eac:	0800742b 	.word	0x0800742b
 8006eb0:	40012000 	.word	0x40012000
 8006eb4:	40012100 	.word	0x40012100
 8006eb8:	40012200 	.word	0x40012200

08006ebc <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8006ebc:	b480      	push	{r7}
 8006ebe:	b083      	sub	sp, #12
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8006ec4:	bf00      	nop
 8006ec6:	370c      	adds	r7, #12
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ece:	4770      	bx	lr

08006ed0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8006ed0:	b480      	push	{r7}
 8006ed2:	b083      	sub	sp, #12
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8006ed8:	bf00      	nop
 8006eda:	370c      	adds	r7, #12
 8006edc:	46bd      	mov	sp, r7
 8006ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee2:	4770      	bx	lr

08006ee4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8006ee4:	b480      	push	{r7}
 8006ee6:	b083      	sub	sp, #12
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8006eec:	bf00      	nop
 8006eee:	370c      	adds	r7, #12
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef6:	4770      	bx	lr

08006ef8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8006ef8:	b480      	push	{r7}
 8006efa:	b085      	sub	sp, #20
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	6078      	str	r0, [r7, #4]
 8006f00:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8006f02:	2300      	movs	r3, #0
 8006f04:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f0c:	2b01      	cmp	r3, #1
 8006f0e:	d101      	bne.n	8006f14 <HAL_ADC_ConfigChannel+0x1c>
 8006f10:	2302      	movs	r3, #2
 8006f12:	e113      	b.n	800713c <HAL_ADC_ConfigChannel+0x244>
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2201      	movs	r2, #1
 8006f18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	2b09      	cmp	r3, #9
 8006f22:	d925      	bls.n	8006f70 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	68d9      	ldr	r1, [r3, #12]
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	b29b      	uxth	r3, r3
 8006f30:	461a      	mov	r2, r3
 8006f32:	4613      	mov	r3, r2
 8006f34:	005b      	lsls	r3, r3, #1
 8006f36:	4413      	add	r3, r2
 8006f38:	3b1e      	subs	r3, #30
 8006f3a:	2207      	movs	r2, #7
 8006f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8006f40:	43da      	mvns	r2, r3
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	400a      	ands	r2, r1
 8006f48:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	68d9      	ldr	r1, [r3, #12]
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	689a      	ldr	r2, [r3, #8]
 8006f54:	683b      	ldr	r3, [r7, #0]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	b29b      	uxth	r3, r3
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	4603      	mov	r3, r0
 8006f5e:	005b      	lsls	r3, r3, #1
 8006f60:	4403      	add	r3, r0
 8006f62:	3b1e      	subs	r3, #30
 8006f64:	409a      	lsls	r2, r3
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	430a      	orrs	r2, r1
 8006f6c:	60da      	str	r2, [r3, #12]
 8006f6e:	e022      	b.n	8006fb6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	6919      	ldr	r1, [r3, #16]
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	b29b      	uxth	r3, r3
 8006f7c:	461a      	mov	r2, r3
 8006f7e:	4613      	mov	r3, r2
 8006f80:	005b      	lsls	r3, r3, #1
 8006f82:	4413      	add	r3, r2
 8006f84:	2207      	movs	r2, #7
 8006f86:	fa02 f303 	lsl.w	r3, r2, r3
 8006f8a:	43da      	mvns	r2, r3
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	400a      	ands	r2, r1
 8006f92:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	6919      	ldr	r1, [r3, #16]
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	689a      	ldr	r2, [r3, #8]
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	b29b      	uxth	r3, r3
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	4603      	mov	r3, r0
 8006fa8:	005b      	lsls	r3, r3, #1
 8006faa:	4403      	add	r3, r0
 8006fac:	409a      	lsls	r2, r3
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	430a      	orrs	r2, r1
 8006fb4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	685b      	ldr	r3, [r3, #4]
 8006fba:	2b06      	cmp	r3, #6
 8006fbc:	d824      	bhi.n	8007008 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8006fc4:	683b      	ldr	r3, [r7, #0]
 8006fc6:	685a      	ldr	r2, [r3, #4]
 8006fc8:	4613      	mov	r3, r2
 8006fca:	009b      	lsls	r3, r3, #2
 8006fcc:	4413      	add	r3, r2
 8006fce:	3b05      	subs	r3, #5
 8006fd0:	221f      	movs	r2, #31
 8006fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8006fd6:	43da      	mvns	r2, r3
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	400a      	ands	r2, r1
 8006fde:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8006fe6:	683b      	ldr	r3, [r7, #0]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	b29b      	uxth	r3, r3
 8006fec:	4618      	mov	r0, r3
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	685a      	ldr	r2, [r3, #4]
 8006ff2:	4613      	mov	r3, r2
 8006ff4:	009b      	lsls	r3, r3, #2
 8006ff6:	4413      	add	r3, r2
 8006ff8:	3b05      	subs	r3, #5
 8006ffa:	fa00 f203 	lsl.w	r2, r0, r3
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	430a      	orrs	r2, r1
 8007004:	635a      	str	r2, [r3, #52]	; 0x34
 8007006:	e04c      	b.n	80070a2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	685b      	ldr	r3, [r3, #4]
 800700c:	2b0c      	cmp	r3, #12
 800700e:	d824      	bhi.n	800705a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	685a      	ldr	r2, [r3, #4]
 800701a:	4613      	mov	r3, r2
 800701c:	009b      	lsls	r3, r3, #2
 800701e:	4413      	add	r3, r2
 8007020:	3b23      	subs	r3, #35	; 0x23
 8007022:	221f      	movs	r2, #31
 8007024:	fa02 f303 	lsl.w	r3, r2, r3
 8007028:	43da      	mvns	r2, r3
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	400a      	ands	r2, r1
 8007030:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	b29b      	uxth	r3, r3
 800703e:	4618      	mov	r0, r3
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	685a      	ldr	r2, [r3, #4]
 8007044:	4613      	mov	r3, r2
 8007046:	009b      	lsls	r3, r3, #2
 8007048:	4413      	add	r3, r2
 800704a:	3b23      	subs	r3, #35	; 0x23
 800704c:	fa00 f203 	lsl.w	r2, r0, r3
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	430a      	orrs	r2, r1
 8007056:	631a      	str	r2, [r3, #48]	; 0x30
 8007058:	e023      	b.n	80070a2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	685a      	ldr	r2, [r3, #4]
 8007064:	4613      	mov	r3, r2
 8007066:	009b      	lsls	r3, r3, #2
 8007068:	4413      	add	r3, r2
 800706a:	3b41      	subs	r3, #65	; 0x41
 800706c:	221f      	movs	r2, #31
 800706e:	fa02 f303 	lsl.w	r3, r2, r3
 8007072:	43da      	mvns	r2, r3
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	400a      	ands	r2, r1
 800707a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	b29b      	uxth	r3, r3
 8007088:	4618      	mov	r0, r3
 800708a:	683b      	ldr	r3, [r7, #0]
 800708c:	685a      	ldr	r2, [r3, #4]
 800708e:	4613      	mov	r3, r2
 8007090:	009b      	lsls	r3, r3, #2
 8007092:	4413      	add	r3, r2
 8007094:	3b41      	subs	r3, #65	; 0x41
 8007096:	fa00 f203 	lsl.w	r2, r0, r3
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	430a      	orrs	r2, r1
 80070a0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80070a2:	4b29      	ldr	r3, [pc, #164]	; (8007148 <HAL_ADC_ConfigChannel+0x250>)
 80070a4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	4a28      	ldr	r2, [pc, #160]	; (800714c <HAL_ADC_ConfigChannel+0x254>)
 80070ac:	4293      	cmp	r3, r2
 80070ae:	d10f      	bne.n	80070d0 <HAL_ADC_ConfigChannel+0x1d8>
 80070b0:	683b      	ldr	r3, [r7, #0]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	2b12      	cmp	r3, #18
 80070b6:	d10b      	bne.n	80070d0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	685b      	ldr	r3, [r3, #4]
 80070bc:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	685b      	ldr	r3, [r3, #4]
 80070c8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	4a1d      	ldr	r2, [pc, #116]	; (800714c <HAL_ADC_ConfigChannel+0x254>)
 80070d6:	4293      	cmp	r3, r2
 80070d8:	d12b      	bne.n	8007132 <HAL_ADC_ConfigChannel+0x23a>
 80070da:	683b      	ldr	r3, [r7, #0]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	4a1c      	ldr	r2, [pc, #112]	; (8007150 <HAL_ADC_ConfigChannel+0x258>)
 80070e0:	4293      	cmp	r3, r2
 80070e2:	d003      	beq.n	80070ec <HAL_ADC_ConfigChannel+0x1f4>
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	2b11      	cmp	r3, #17
 80070ea:	d122      	bne.n	8007132 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	685b      	ldr	r3, [r3, #4]
 80070f0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	685b      	ldr	r3, [r3, #4]
 80070fc:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8007104:	683b      	ldr	r3, [r7, #0]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	4a11      	ldr	r2, [pc, #68]	; (8007150 <HAL_ADC_ConfigChannel+0x258>)
 800710a:	4293      	cmp	r3, r2
 800710c:	d111      	bne.n	8007132 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800710e:	4b11      	ldr	r3, [pc, #68]	; (8007154 <HAL_ADC_ConfigChannel+0x25c>)
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	4a11      	ldr	r2, [pc, #68]	; (8007158 <HAL_ADC_ConfigChannel+0x260>)
 8007114:	fba2 2303 	umull	r2, r3, r2, r3
 8007118:	0c9a      	lsrs	r2, r3, #18
 800711a:	4613      	mov	r3, r2
 800711c:	009b      	lsls	r3, r3, #2
 800711e:	4413      	add	r3, r2
 8007120:	005b      	lsls	r3, r3, #1
 8007122:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8007124:	e002      	b.n	800712c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8007126:	68bb      	ldr	r3, [r7, #8]
 8007128:	3b01      	subs	r3, #1
 800712a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800712c:	68bb      	ldr	r3, [r7, #8]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d1f9      	bne.n	8007126 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	2200      	movs	r2, #0
 8007136:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800713a:	2300      	movs	r3, #0
}
 800713c:	4618      	mov	r0, r3
 800713e:	3714      	adds	r7, #20
 8007140:	46bd      	mov	sp, r7
 8007142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007146:	4770      	bx	lr
 8007148:	40012300 	.word	0x40012300
 800714c:	40012000 	.word	0x40012000
 8007150:	10000012 	.word	0x10000012
 8007154:	20000000 	.word	0x20000000
 8007158:	431bde83 	.word	0x431bde83

0800715c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800715c:	b480      	push	{r7}
 800715e:	b085      	sub	sp, #20
 8007160:	af00      	add	r7, sp, #0
 8007162:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007164:	4b79      	ldr	r3, [pc, #484]	; (800734c <ADC_Init+0x1f0>)
 8007166:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	685b      	ldr	r3, [r3, #4]
 800716c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	685a      	ldr	r2, [r3, #4]
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	685b      	ldr	r3, [r3, #4]
 800717c:	431a      	orrs	r2, r3
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	685a      	ldr	r2, [r3, #4]
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007190:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	6859      	ldr	r1, [r3, #4]
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	691b      	ldr	r3, [r3, #16]
 800719c:	021a      	lsls	r2, r3, #8
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	430a      	orrs	r2, r1
 80071a4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	685a      	ldr	r2, [r3, #4]
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80071b4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	6859      	ldr	r1, [r3, #4]
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	689a      	ldr	r2, [r3, #8]
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	430a      	orrs	r2, r1
 80071c6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	689a      	ldr	r2, [r3, #8]
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80071d6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	6899      	ldr	r1, [r3, #8]
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	68da      	ldr	r2, [r3, #12]
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	430a      	orrs	r2, r1
 80071e8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071ee:	4a58      	ldr	r2, [pc, #352]	; (8007350 <ADC_Init+0x1f4>)
 80071f0:	4293      	cmp	r3, r2
 80071f2:	d022      	beq.n	800723a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	689a      	ldr	r2, [r3, #8]
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007202:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	6899      	ldr	r1, [r3, #8]
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	430a      	orrs	r2, r1
 8007214:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	689a      	ldr	r2, [r3, #8]
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8007224:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	6899      	ldr	r1, [r3, #8]
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	430a      	orrs	r2, r1
 8007236:	609a      	str	r2, [r3, #8]
 8007238:	e00f      	b.n	800725a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	689a      	ldr	r2, [r3, #8]
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007248:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	689a      	ldr	r2, [r3, #8]
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8007258:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	689a      	ldr	r2, [r3, #8]
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f022 0202 	bic.w	r2, r2, #2
 8007268:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	6899      	ldr	r1, [r3, #8]
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	7e1b      	ldrb	r3, [r3, #24]
 8007274:	005a      	lsls	r2, r3, #1
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	430a      	orrs	r2, r1
 800727c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007284:	2b00      	cmp	r3, #0
 8007286:	d01b      	beq.n	80072c0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	685a      	ldr	r2, [r3, #4]
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007296:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	685a      	ldr	r2, [r3, #4]
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80072a6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	6859      	ldr	r1, [r3, #4]
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072b2:	3b01      	subs	r3, #1
 80072b4:	035a      	lsls	r2, r3, #13
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	430a      	orrs	r2, r1
 80072bc:	605a      	str	r2, [r3, #4]
 80072be:	e007      	b.n	80072d0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	685a      	ldr	r2, [r3, #4]
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80072ce:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80072de:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	69db      	ldr	r3, [r3, #28]
 80072ea:	3b01      	subs	r3, #1
 80072ec:	051a      	lsls	r2, r3, #20
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	430a      	orrs	r2, r1
 80072f4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	689a      	ldr	r2, [r3, #8]
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8007304:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	6899      	ldr	r1, [r3, #8]
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007312:	025a      	lsls	r2, r3, #9
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	430a      	orrs	r2, r1
 800731a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	689a      	ldr	r2, [r3, #8]
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800732a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	6899      	ldr	r1, [r3, #8]
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	695b      	ldr	r3, [r3, #20]
 8007336:	029a      	lsls	r2, r3, #10
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	430a      	orrs	r2, r1
 800733e:	609a      	str	r2, [r3, #8]
}
 8007340:	bf00      	nop
 8007342:	3714      	adds	r7, #20
 8007344:	46bd      	mov	sp, r7
 8007346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734a:	4770      	bx	lr
 800734c:	40012300 	.word	0x40012300
 8007350:	0f000001 	.word	0x0f000001

08007354 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8007354:	b580      	push	{r7, lr}
 8007356:	b084      	sub	sp, #16
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007360:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007366:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800736a:	2b00      	cmp	r3, #0
 800736c:	d13c      	bne.n	80073e8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007372:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	689b      	ldr	r3, [r3, #8]
 8007380:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007384:	2b00      	cmp	r3, #0
 8007386:	d12b      	bne.n	80073e0 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800738c:	2b00      	cmp	r3, #0
 800738e:	d127      	bne.n	80073e0 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007396:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800739a:	2b00      	cmp	r3, #0
 800739c:	d006      	beq.n	80073ac <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	689b      	ldr	r3, [r3, #8]
 80073a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d119      	bne.n	80073e0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	685a      	ldr	r2, [r3, #4]
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	f022 0220 	bic.w	r2, r2, #32
 80073ba:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073c0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d105      	bne.n	80073e0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073d8:	f043 0201 	orr.w	r2, r3, #1
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80073e0:	68f8      	ldr	r0, [r7, #12]
 80073e2:	f7ff fd6b 	bl	8006ebc <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80073e6:	e00e      	b.n	8007406 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073ec:	f003 0310 	and.w	r3, r3, #16
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d003      	beq.n	80073fc <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80073f4:	68f8      	ldr	r0, [r7, #12]
 80073f6:	f7ff fd75 	bl	8006ee4 <HAL_ADC_ErrorCallback>
}
 80073fa:	e004      	b.n	8007406 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007400:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007402:	6878      	ldr	r0, [r7, #4]
 8007404:	4798      	blx	r3
}
 8007406:	bf00      	nop
 8007408:	3710      	adds	r7, #16
 800740a:	46bd      	mov	sp, r7
 800740c:	bd80      	pop	{r7, pc}

0800740e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800740e:	b580      	push	{r7, lr}
 8007410:	b084      	sub	sp, #16
 8007412:	af00      	add	r7, sp, #0
 8007414:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800741a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800741c:	68f8      	ldr	r0, [r7, #12]
 800741e:	f7ff fd57 	bl	8006ed0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007422:	bf00      	nop
 8007424:	3710      	adds	r7, #16
 8007426:	46bd      	mov	sp, r7
 8007428:	bd80      	pop	{r7, pc}

0800742a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800742a:	b580      	push	{r7, lr}
 800742c:	b084      	sub	sp, #16
 800742e:	af00      	add	r7, sp, #0
 8007430:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007436:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	2240      	movs	r2, #64	; 0x40
 800743c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007442:	f043 0204 	orr.w	r2, r3, #4
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800744a:	68f8      	ldr	r0, [r7, #12]
 800744c:	f7ff fd4a 	bl	8006ee4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007450:	bf00      	nop
 8007452:	3710      	adds	r7, #16
 8007454:	46bd      	mov	sp, r7
 8007456:	bd80      	pop	{r7, pc}

08007458 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8007458:	b580      	push	{r7, lr}
 800745a:	b084      	sub	sp, #16
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d101      	bne.n	800746a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8007466:	2301      	movs	r3, #1
 8007468:	e0ed      	b.n	8007646 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007470:	b2db      	uxtb	r3, r3
 8007472:	2b00      	cmp	r3, #0
 8007474:	d102      	bne.n	800747c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8007476:	6878      	ldr	r0, [r7, #4]
 8007478:	f7ff f8f8 	bl	800666c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	681a      	ldr	r2, [r3, #0]
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f042 0201 	orr.w	r2, r2, #1
 800748a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800748c:	f7ff fb92 	bl	8006bb4 <HAL_GetTick>
 8007490:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8007492:	e012      	b.n	80074ba <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8007494:	f7ff fb8e 	bl	8006bb4 <HAL_GetTick>
 8007498:	4602      	mov	r2, r0
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	1ad3      	subs	r3, r2, r3
 800749e:	2b0a      	cmp	r3, #10
 80074a0:	d90b      	bls.n	80074ba <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074a6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	2205      	movs	r2, #5
 80074b2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80074b6:	2301      	movs	r3, #1
 80074b8:	e0c5      	b.n	8007646 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	685b      	ldr	r3, [r3, #4]
 80074c0:	f003 0301 	and.w	r3, r3, #1
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d0e5      	beq.n	8007494 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	681a      	ldr	r2, [r3, #0]
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	f022 0202 	bic.w	r2, r2, #2
 80074d6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80074d8:	f7ff fb6c 	bl	8006bb4 <HAL_GetTick>
 80074dc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80074de:	e012      	b.n	8007506 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80074e0:	f7ff fb68 	bl	8006bb4 <HAL_GetTick>
 80074e4:	4602      	mov	r2, r0
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	1ad3      	subs	r3, r2, r3
 80074ea:	2b0a      	cmp	r3, #10
 80074ec:	d90b      	bls.n	8007506 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074f2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2205      	movs	r2, #5
 80074fe:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8007502:	2301      	movs	r3, #1
 8007504:	e09f      	b.n	8007646 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	685b      	ldr	r3, [r3, #4]
 800750c:	f003 0302 	and.w	r3, r3, #2
 8007510:	2b00      	cmp	r3, #0
 8007512:	d1e5      	bne.n	80074e0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	7e1b      	ldrb	r3, [r3, #24]
 8007518:	2b01      	cmp	r3, #1
 800751a:	d108      	bne.n	800752e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	681a      	ldr	r2, [r3, #0]
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800752a:	601a      	str	r2, [r3, #0]
 800752c:	e007      	b.n	800753e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	681a      	ldr	r2, [r3, #0]
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800753c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	7e5b      	ldrb	r3, [r3, #25]
 8007542:	2b01      	cmp	r3, #1
 8007544:	d108      	bne.n	8007558 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	681a      	ldr	r2, [r3, #0]
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007554:	601a      	str	r2, [r3, #0]
 8007556:	e007      	b.n	8007568 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	681a      	ldr	r2, [r3, #0]
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007566:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	7e9b      	ldrb	r3, [r3, #26]
 800756c:	2b01      	cmp	r3, #1
 800756e:	d108      	bne.n	8007582 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	681a      	ldr	r2, [r3, #0]
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	f042 0220 	orr.w	r2, r2, #32
 800757e:	601a      	str	r2, [r3, #0]
 8007580:	e007      	b.n	8007592 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	681a      	ldr	r2, [r3, #0]
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f022 0220 	bic.w	r2, r2, #32
 8007590:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	7edb      	ldrb	r3, [r3, #27]
 8007596:	2b01      	cmp	r3, #1
 8007598:	d108      	bne.n	80075ac <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	681a      	ldr	r2, [r3, #0]
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f022 0210 	bic.w	r2, r2, #16
 80075a8:	601a      	str	r2, [r3, #0]
 80075aa:	e007      	b.n	80075bc <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	681a      	ldr	r2, [r3, #0]
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	f042 0210 	orr.w	r2, r2, #16
 80075ba:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	7f1b      	ldrb	r3, [r3, #28]
 80075c0:	2b01      	cmp	r3, #1
 80075c2:	d108      	bne.n	80075d6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	681a      	ldr	r2, [r3, #0]
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f042 0208 	orr.w	r2, r2, #8
 80075d2:	601a      	str	r2, [r3, #0]
 80075d4:	e007      	b.n	80075e6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	681a      	ldr	r2, [r3, #0]
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	f022 0208 	bic.w	r2, r2, #8
 80075e4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	7f5b      	ldrb	r3, [r3, #29]
 80075ea:	2b01      	cmp	r3, #1
 80075ec:	d108      	bne.n	8007600 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	681a      	ldr	r2, [r3, #0]
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	f042 0204 	orr.w	r2, r2, #4
 80075fc:	601a      	str	r2, [r3, #0]
 80075fe:	e007      	b.n	8007610 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	681a      	ldr	r2, [r3, #0]
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f022 0204 	bic.w	r2, r2, #4
 800760e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	689a      	ldr	r2, [r3, #8]
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	68db      	ldr	r3, [r3, #12]
 8007618:	431a      	orrs	r2, r3
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	691b      	ldr	r3, [r3, #16]
 800761e:	431a      	orrs	r2, r3
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	695b      	ldr	r3, [r3, #20]
 8007624:	ea42 0103 	orr.w	r1, r2, r3
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	685b      	ldr	r3, [r3, #4]
 800762c:	1e5a      	subs	r2, r3, #1
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	430a      	orrs	r2, r1
 8007634:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2200      	movs	r2, #0
 800763a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	2201      	movs	r2, #1
 8007640:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8007644:	2300      	movs	r3, #0
}
 8007646:	4618      	mov	r0, r3
 8007648:	3710      	adds	r7, #16
 800764a:	46bd      	mov	sp, r7
 800764c:	bd80      	pop	{r7, pc}
	...

08007650 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8007650:	b480      	push	{r7}
 8007652:	b087      	sub	sp, #28
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
 8007658:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007666:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8007668:	7cfb      	ldrb	r3, [r7, #19]
 800766a:	2b01      	cmp	r3, #1
 800766c:	d003      	beq.n	8007676 <HAL_CAN_ConfigFilter+0x26>
 800766e:	7cfb      	ldrb	r3, [r7, #19]
 8007670:	2b02      	cmp	r3, #2
 8007672:	f040 80be 	bne.w	80077f2 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8007676:	4b65      	ldr	r3, [pc, #404]	; (800780c <HAL_CAN_ConfigFilter+0x1bc>)
 8007678:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800767a:	697b      	ldr	r3, [r7, #20]
 800767c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007680:	f043 0201 	orr.w	r2, r3, #1
 8007684:	697b      	ldr	r3, [r7, #20]
 8007686:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800768a:	697b      	ldr	r3, [r7, #20]
 800768c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007690:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8007694:	697b      	ldr	r3, [r7, #20]
 8007696:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800769a:	697b      	ldr	r3, [r7, #20]
 800769c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80076a0:	683b      	ldr	r3, [r7, #0]
 80076a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076a4:	021b      	lsls	r3, r3, #8
 80076a6:	431a      	orrs	r2, r3
 80076a8:	697b      	ldr	r3, [r7, #20]
 80076aa:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80076ae:	683b      	ldr	r3, [r7, #0]
 80076b0:	695b      	ldr	r3, [r3, #20]
 80076b2:	f003 031f 	and.w	r3, r3, #31
 80076b6:	2201      	movs	r2, #1
 80076b8:	fa02 f303 	lsl.w	r3, r2, r3
 80076bc:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80076be:	697b      	ldr	r3, [r7, #20]
 80076c0:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	43db      	mvns	r3, r3
 80076c8:	401a      	ands	r2, r3
 80076ca:	697b      	ldr	r3, [r7, #20]
 80076cc:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80076d0:	683b      	ldr	r3, [r7, #0]
 80076d2:	69db      	ldr	r3, [r3, #28]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d123      	bne.n	8007720 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80076d8:	697b      	ldr	r3, [r7, #20]
 80076da:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	43db      	mvns	r3, r3
 80076e2:	401a      	ands	r2, r3
 80076e4:	697b      	ldr	r3, [r7, #20]
 80076e6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80076ea:	683b      	ldr	r3, [r7, #0]
 80076ec:	68db      	ldr	r3, [r3, #12]
 80076ee:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80076f0:	683b      	ldr	r3, [r7, #0]
 80076f2:	685b      	ldr	r3, [r3, #4]
 80076f4:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80076f6:	683a      	ldr	r2, [r7, #0]
 80076f8:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80076fa:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80076fc:	697b      	ldr	r3, [r7, #20]
 80076fe:	3248      	adds	r2, #72	; 0x48
 8007700:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8007704:	683b      	ldr	r3, [r7, #0]
 8007706:	689b      	ldr	r3, [r3, #8]
 8007708:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800770a:	683b      	ldr	r3, [r7, #0]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8007710:	683b      	ldr	r3, [r7, #0]
 8007712:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8007714:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8007716:	6979      	ldr	r1, [r7, #20]
 8007718:	3348      	adds	r3, #72	; 0x48
 800771a:	00db      	lsls	r3, r3, #3
 800771c:	440b      	add	r3, r1
 800771e:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	69db      	ldr	r3, [r3, #28]
 8007724:	2b01      	cmp	r3, #1
 8007726:	d122      	bne.n	800776e <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8007728:	697b      	ldr	r3, [r7, #20]
 800772a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	431a      	orrs	r2, r3
 8007732:	697b      	ldr	r3, [r7, #20]
 8007734:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8007738:	683b      	ldr	r3, [r7, #0]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800773e:	683b      	ldr	r3, [r7, #0]
 8007740:	685b      	ldr	r3, [r3, #4]
 8007742:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8007744:	683a      	ldr	r2, [r7, #0]
 8007746:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8007748:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800774a:	697b      	ldr	r3, [r7, #20]
 800774c:	3248      	adds	r2, #72	; 0x48
 800774e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	689b      	ldr	r3, [r3, #8]
 8007756:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	68db      	ldr	r3, [r3, #12]
 800775c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8007762:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8007764:	6979      	ldr	r1, [r7, #20]
 8007766:	3348      	adds	r3, #72	; 0x48
 8007768:	00db      	lsls	r3, r3, #3
 800776a:	440b      	add	r3, r1
 800776c:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	699b      	ldr	r3, [r3, #24]
 8007772:	2b00      	cmp	r3, #0
 8007774:	d109      	bne.n	800778a <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8007776:	697b      	ldr	r3, [r7, #20]
 8007778:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	43db      	mvns	r3, r3
 8007780:	401a      	ands	r2, r3
 8007782:	697b      	ldr	r3, [r7, #20]
 8007784:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8007788:	e007      	b.n	800779a <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800778a:	697b      	ldr	r3, [r7, #20]
 800778c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	431a      	orrs	r2, r3
 8007794:	697b      	ldr	r3, [r7, #20]
 8007796:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	691b      	ldr	r3, [r3, #16]
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d109      	bne.n	80077b6 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80077a2:	697b      	ldr	r3, [r7, #20]
 80077a4:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	43db      	mvns	r3, r3
 80077ac:	401a      	ands	r2, r3
 80077ae:	697b      	ldr	r3, [r7, #20]
 80077b0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80077b4:	e007      	b.n	80077c6 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80077b6:	697b      	ldr	r3, [r7, #20]
 80077b8:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	431a      	orrs	r2, r3
 80077c0:	697b      	ldr	r3, [r7, #20]
 80077c2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80077c6:	683b      	ldr	r3, [r7, #0]
 80077c8:	6a1b      	ldr	r3, [r3, #32]
 80077ca:	2b01      	cmp	r3, #1
 80077cc:	d107      	bne.n	80077de <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80077ce:	697b      	ldr	r3, [r7, #20]
 80077d0:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	431a      	orrs	r2, r3
 80077d8:	697b      	ldr	r3, [r7, #20]
 80077da:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80077de:	697b      	ldr	r3, [r7, #20]
 80077e0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80077e4:	f023 0201 	bic.w	r2, r3, #1
 80077e8:	697b      	ldr	r3, [r7, #20]
 80077ea:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80077ee:	2300      	movs	r3, #0
 80077f0:	e006      	b.n	8007800 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077f6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80077fe:	2301      	movs	r3, #1
  }
}
 8007800:	4618      	mov	r0, r3
 8007802:	371c      	adds	r7, #28
 8007804:	46bd      	mov	sp, r7
 8007806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780a:	4770      	bx	lr
 800780c:	40006400 	.word	0x40006400

08007810 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8007810:	b580      	push	{r7, lr}
 8007812:	b084      	sub	sp, #16
 8007814:	af00      	add	r7, sp, #0
 8007816:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800781e:	b2db      	uxtb	r3, r3
 8007820:	2b01      	cmp	r3, #1
 8007822:	d12e      	bne.n	8007882 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	2202      	movs	r2, #2
 8007828:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	681a      	ldr	r2, [r3, #0]
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f022 0201 	bic.w	r2, r2, #1
 800783a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800783c:	f7ff f9ba 	bl	8006bb4 <HAL_GetTick>
 8007840:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8007842:	e012      	b.n	800786a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8007844:	f7ff f9b6 	bl	8006bb4 <HAL_GetTick>
 8007848:	4602      	mov	r2, r0
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	1ad3      	subs	r3, r2, r3
 800784e:	2b0a      	cmp	r3, #10
 8007850:	d90b      	bls.n	800786a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007856:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	2205      	movs	r2, #5
 8007862:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8007866:	2301      	movs	r3, #1
 8007868:	e012      	b.n	8007890 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	685b      	ldr	r3, [r3, #4]
 8007870:	f003 0301 	and.w	r3, r3, #1
 8007874:	2b00      	cmp	r3, #0
 8007876:	d1e5      	bne.n	8007844 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	2200      	movs	r2, #0
 800787c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800787e:	2300      	movs	r3, #0
 8007880:	e006      	b.n	8007890 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007886:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800788e:	2301      	movs	r3, #1
  }
}
 8007890:	4618      	mov	r0, r3
 8007892:	3710      	adds	r7, #16
 8007894:	46bd      	mov	sp, r7
 8007896:	bd80      	pop	{r7, pc}

08007898 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8007898:	b480      	push	{r7}
 800789a:	b089      	sub	sp, #36	; 0x24
 800789c:	af00      	add	r7, sp, #0
 800789e:	60f8      	str	r0, [r7, #12]
 80078a0:	60b9      	str	r1, [r7, #8]
 80078a2:	607a      	str	r2, [r7, #4]
 80078a4:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80078ac:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	689b      	ldr	r3, [r3, #8]
 80078b4:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80078b6:	7ffb      	ldrb	r3, [r7, #31]
 80078b8:	2b01      	cmp	r3, #1
 80078ba:	d003      	beq.n	80078c4 <HAL_CAN_AddTxMessage+0x2c>
 80078bc:	7ffb      	ldrb	r3, [r7, #31]
 80078be:	2b02      	cmp	r3, #2
 80078c0:	f040 80b8 	bne.w	8007a34 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80078c4:	69bb      	ldr	r3, [r7, #24]
 80078c6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d10a      	bne.n	80078e4 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80078ce:	69bb      	ldr	r3, [r7, #24]
 80078d0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d105      	bne.n	80078e4 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80078d8:	69bb      	ldr	r3, [r7, #24]
 80078da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80078de:	2b00      	cmp	r3, #0
 80078e0:	f000 80a0 	beq.w	8007a24 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80078e4:	69bb      	ldr	r3, [r7, #24]
 80078e6:	0e1b      	lsrs	r3, r3, #24
 80078e8:	f003 0303 	and.w	r3, r3, #3
 80078ec:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80078ee:	697b      	ldr	r3, [r7, #20]
 80078f0:	2b02      	cmp	r3, #2
 80078f2:	d907      	bls.n	8007904 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078f8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8007900:	2301      	movs	r3, #1
 8007902:	e09e      	b.n	8007a42 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8007904:	2201      	movs	r2, #1
 8007906:	697b      	ldr	r3, [r7, #20]
 8007908:	409a      	lsls	r2, r3
 800790a:	683b      	ldr	r3, [r7, #0]
 800790c:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800790e:	68bb      	ldr	r3, [r7, #8]
 8007910:	689b      	ldr	r3, [r3, #8]
 8007912:	2b00      	cmp	r3, #0
 8007914:	d10d      	bne.n	8007932 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8007916:	68bb      	ldr	r3, [r7, #8]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800791c:	68bb      	ldr	r3, [r7, #8]
 800791e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8007920:	68f9      	ldr	r1, [r7, #12]
 8007922:	6809      	ldr	r1, [r1, #0]
 8007924:	431a      	orrs	r2, r3
 8007926:	697b      	ldr	r3, [r7, #20]
 8007928:	3318      	adds	r3, #24
 800792a:	011b      	lsls	r3, r3, #4
 800792c:	440b      	add	r3, r1
 800792e:	601a      	str	r2, [r3, #0]
 8007930:	e00f      	b.n	8007952 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8007932:	68bb      	ldr	r3, [r7, #8]
 8007934:	685b      	ldr	r3, [r3, #4]
 8007936:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8007938:	68bb      	ldr	r3, [r7, #8]
 800793a:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800793c:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800793e:	68bb      	ldr	r3, [r7, #8]
 8007940:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8007942:	68f9      	ldr	r1, [r7, #12]
 8007944:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8007946:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8007948:	697b      	ldr	r3, [r7, #20]
 800794a:	3318      	adds	r3, #24
 800794c:	011b      	lsls	r3, r3, #4
 800794e:	440b      	add	r3, r1
 8007950:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	6819      	ldr	r1, [r3, #0]
 8007956:	68bb      	ldr	r3, [r7, #8]
 8007958:	691a      	ldr	r2, [r3, #16]
 800795a:	697b      	ldr	r3, [r7, #20]
 800795c:	3318      	adds	r3, #24
 800795e:	011b      	lsls	r3, r3, #4
 8007960:	440b      	add	r3, r1
 8007962:	3304      	adds	r3, #4
 8007964:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8007966:	68bb      	ldr	r3, [r7, #8]
 8007968:	7d1b      	ldrb	r3, [r3, #20]
 800796a:	2b01      	cmp	r3, #1
 800796c:	d111      	bne.n	8007992 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	681a      	ldr	r2, [r3, #0]
 8007972:	697b      	ldr	r3, [r7, #20]
 8007974:	3318      	adds	r3, #24
 8007976:	011b      	lsls	r3, r3, #4
 8007978:	4413      	add	r3, r2
 800797a:	3304      	adds	r3, #4
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	68fa      	ldr	r2, [r7, #12]
 8007980:	6811      	ldr	r1, [r2, #0]
 8007982:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8007986:	697b      	ldr	r3, [r7, #20]
 8007988:	3318      	adds	r3, #24
 800798a:	011b      	lsls	r3, r3, #4
 800798c:	440b      	add	r3, r1
 800798e:	3304      	adds	r3, #4
 8007990:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	3307      	adds	r3, #7
 8007996:	781b      	ldrb	r3, [r3, #0]
 8007998:	061a      	lsls	r2, r3, #24
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	3306      	adds	r3, #6
 800799e:	781b      	ldrb	r3, [r3, #0]
 80079a0:	041b      	lsls	r3, r3, #16
 80079a2:	431a      	orrs	r2, r3
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	3305      	adds	r3, #5
 80079a8:	781b      	ldrb	r3, [r3, #0]
 80079aa:	021b      	lsls	r3, r3, #8
 80079ac:	4313      	orrs	r3, r2
 80079ae:	687a      	ldr	r2, [r7, #4]
 80079b0:	3204      	adds	r2, #4
 80079b2:	7812      	ldrb	r2, [r2, #0]
 80079b4:	4610      	mov	r0, r2
 80079b6:	68fa      	ldr	r2, [r7, #12]
 80079b8:	6811      	ldr	r1, [r2, #0]
 80079ba:	ea43 0200 	orr.w	r2, r3, r0
 80079be:	697b      	ldr	r3, [r7, #20]
 80079c0:	011b      	lsls	r3, r3, #4
 80079c2:	440b      	add	r3, r1
 80079c4:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80079c8:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	3303      	adds	r3, #3
 80079ce:	781b      	ldrb	r3, [r3, #0]
 80079d0:	061a      	lsls	r2, r3, #24
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	3302      	adds	r3, #2
 80079d6:	781b      	ldrb	r3, [r3, #0]
 80079d8:	041b      	lsls	r3, r3, #16
 80079da:	431a      	orrs	r2, r3
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	3301      	adds	r3, #1
 80079e0:	781b      	ldrb	r3, [r3, #0]
 80079e2:	021b      	lsls	r3, r3, #8
 80079e4:	4313      	orrs	r3, r2
 80079e6:	687a      	ldr	r2, [r7, #4]
 80079e8:	7812      	ldrb	r2, [r2, #0]
 80079ea:	4610      	mov	r0, r2
 80079ec:	68fa      	ldr	r2, [r7, #12]
 80079ee:	6811      	ldr	r1, [r2, #0]
 80079f0:	ea43 0200 	orr.w	r2, r3, r0
 80079f4:	697b      	ldr	r3, [r7, #20]
 80079f6:	011b      	lsls	r3, r3, #4
 80079f8:	440b      	add	r3, r1
 80079fa:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80079fe:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	681a      	ldr	r2, [r3, #0]
 8007a04:	697b      	ldr	r3, [r7, #20]
 8007a06:	3318      	adds	r3, #24
 8007a08:	011b      	lsls	r3, r3, #4
 8007a0a:	4413      	add	r3, r2
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	68fa      	ldr	r2, [r7, #12]
 8007a10:	6811      	ldr	r1, [r2, #0]
 8007a12:	f043 0201 	orr.w	r2, r3, #1
 8007a16:	697b      	ldr	r3, [r7, #20]
 8007a18:	3318      	adds	r3, #24
 8007a1a:	011b      	lsls	r3, r3, #4
 8007a1c:	440b      	add	r3, r1
 8007a1e:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8007a20:	2300      	movs	r3, #0
 8007a22:	e00e      	b.n	8007a42 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a28:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8007a30:	2301      	movs	r3, #1
 8007a32:	e006      	b.n	8007a42 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a38:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007a40:	2301      	movs	r3, #1
  }
}
 8007a42:	4618      	mov	r0, r3
 8007a44:	3724      	adds	r7, #36	; 0x24
 8007a46:	46bd      	mov	sp, r7
 8007a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4c:	4770      	bx	lr

08007a4e <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 8007a4e:	b480      	push	{r7}
 8007a50:	b085      	sub	sp, #20
 8007a52:	af00      	add	r7, sp, #0
 8007a54:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8007a56:	2300      	movs	r3, #0
 8007a58:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007a60:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8007a62:	7afb      	ldrb	r3, [r7, #11]
 8007a64:	2b01      	cmp	r3, #1
 8007a66:	d002      	beq.n	8007a6e <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8007a68:	7afb      	ldrb	r3, [r7, #11]
 8007a6a:	2b02      	cmp	r3, #2
 8007a6c:	d11d      	bne.n	8007aaa <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	689b      	ldr	r3, [r3, #8]
 8007a74:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d002      	beq.n	8007a82 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	3301      	adds	r3, #1
 8007a80:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	689b      	ldr	r3, [r3, #8]
 8007a88:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d002      	beq.n	8007a96 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	3301      	adds	r3, #1
 8007a94:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	689b      	ldr	r3, [r3, #8]
 8007a9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d002      	beq.n	8007aaa <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	3301      	adds	r3, #1
 8007aa8:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
}
 8007aac:	4618      	mov	r0, r3
 8007aae:	3714      	adds	r7, #20
 8007ab0:	46bd      	mov	sp, r7
 8007ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab6:	4770      	bx	lr

08007ab8 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8007ab8:	b480      	push	{r7}
 8007aba:	b087      	sub	sp, #28
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	60f8      	str	r0, [r7, #12]
 8007ac0:	60b9      	str	r1, [r7, #8]
 8007ac2:	607a      	str	r2, [r7, #4]
 8007ac4:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007acc:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8007ace:	7dfb      	ldrb	r3, [r7, #23]
 8007ad0:	2b01      	cmp	r3, #1
 8007ad2:	d003      	beq.n	8007adc <HAL_CAN_GetRxMessage+0x24>
 8007ad4:	7dfb      	ldrb	r3, [r7, #23]
 8007ad6:	2b02      	cmp	r3, #2
 8007ad8:	f040 80f3 	bne.w	8007cc2 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8007adc:	68bb      	ldr	r3, [r7, #8]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d10e      	bne.n	8007b00 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	68db      	ldr	r3, [r3, #12]
 8007ae8:	f003 0303 	and.w	r3, r3, #3
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d116      	bne.n	8007b1e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007af4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8007afc:	2301      	movs	r3, #1
 8007afe:	e0e7      	b.n	8007cd0 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	691b      	ldr	r3, [r3, #16]
 8007b06:	f003 0303 	and.w	r3, r3, #3
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d107      	bne.n	8007b1e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b12:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8007b1a:	2301      	movs	r3, #1
 8007b1c:	e0d8      	b.n	8007cd0 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	681a      	ldr	r2, [r3, #0]
 8007b22:	68bb      	ldr	r3, [r7, #8]
 8007b24:	331b      	adds	r3, #27
 8007b26:	011b      	lsls	r3, r3, #4
 8007b28:	4413      	add	r3, r2
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	f003 0204 	and.w	r2, r3, #4
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	689b      	ldr	r3, [r3, #8]
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d10c      	bne.n	8007b56 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	681a      	ldr	r2, [r3, #0]
 8007b40:	68bb      	ldr	r3, [r7, #8]
 8007b42:	331b      	adds	r3, #27
 8007b44:	011b      	lsls	r3, r3, #4
 8007b46:	4413      	add	r3, r2
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	0d5b      	lsrs	r3, r3, #21
 8007b4c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	601a      	str	r2, [r3, #0]
 8007b54:	e00b      	b.n	8007b6e <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	681a      	ldr	r2, [r3, #0]
 8007b5a:	68bb      	ldr	r3, [r7, #8]
 8007b5c:	331b      	adds	r3, #27
 8007b5e:	011b      	lsls	r3, r3, #4
 8007b60:	4413      	add	r3, r2
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	08db      	lsrs	r3, r3, #3
 8007b66:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	681a      	ldr	r2, [r3, #0]
 8007b72:	68bb      	ldr	r3, [r7, #8]
 8007b74:	331b      	adds	r3, #27
 8007b76:	011b      	lsls	r3, r3, #4
 8007b78:	4413      	add	r3, r2
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f003 0202 	and.w	r2, r3, #2
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	681a      	ldr	r2, [r3, #0]
 8007b88:	68bb      	ldr	r3, [r7, #8]
 8007b8a:	331b      	adds	r3, #27
 8007b8c:	011b      	lsls	r3, r3, #4
 8007b8e:	4413      	add	r3, r2
 8007b90:	3304      	adds	r3, #4
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	f003 020f 	and.w	r2, r3, #15
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	681a      	ldr	r2, [r3, #0]
 8007ba0:	68bb      	ldr	r3, [r7, #8]
 8007ba2:	331b      	adds	r3, #27
 8007ba4:	011b      	lsls	r3, r3, #4
 8007ba6:	4413      	add	r3, r2
 8007ba8:	3304      	adds	r3, #4
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	0a1b      	lsrs	r3, r3, #8
 8007bae:	b2da      	uxtb	r2, r3
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	681a      	ldr	r2, [r3, #0]
 8007bb8:	68bb      	ldr	r3, [r7, #8]
 8007bba:	331b      	adds	r3, #27
 8007bbc:	011b      	lsls	r3, r3, #4
 8007bbe:	4413      	add	r3, r2
 8007bc0:	3304      	adds	r3, #4
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	0c1b      	lsrs	r3, r3, #16
 8007bc6:	b29a      	uxth	r2, r3
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	681a      	ldr	r2, [r3, #0]
 8007bd0:	68bb      	ldr	r3, [r7, #8]
 8007bd2:	011b      	lsls	r3, r3, #4
 8007bd4:	4413      	add	r3, r2
 8007bd6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	b2da      	uxtb	r2, r3
 8007bde:	683b      	ldr	r3, [r7, #0]
 8007be0:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	681a      	ldr	r2, [r3, #0]
 8007be6:	68bb      	ldr	r3, [r7, #8]
 8007be8:	011b      	lsls	r3, r3, #4
 8007bea:	4413      	add	r3, r2
 8007bec:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	0a1a      	lsrs	r2, r3, #8
 8007bf4:	683b      	ldr	r3, [r7, #0]
 8007bf6:	3301      	adds	r3, #1
 8007bf8:	b2d2      	uxtb	r2, r2
 8007bfa:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	681a      	ldr	r2, [r3, #0]
 8007c00:	68bb      	ldr	r3, [r7, #8]
 8007c02:	011b      	lsls	r3, r3, #4
 8007c04:	4413      	add	r3, r2
 8007c06:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	0c1a      	lsrs	r2, r3, #16
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	3302      	adds	r3, #2
 8007c12:	b2d2      	uxtb	r2, r2
 8007c14:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	681a      	ldr	r2, [r3, #0]
 8007c1a:	68bb      	ldr	r3, [r7, #8]
 8007c1c:	011b      	lsls	r3, r3, #4
 8007c1e:	4413      	add	r3, r2
 8007c20:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	0e1a      	lsrs	r2, r3, #24
 8007c28:	683b      	ldr	r3, [r7, #0]
 8007c2a:	3303      	adds	r3, #3
 8007c2c:	b2d2      	uxtb	r2, r2
 8007c2e:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	681a      	ldr	r2, [r3, #0]
 8007c34:	68bb      	ldr	r3, [r7, #8]
 8007c36:	011b      	lsls	r3, r3, #4
 8007c38:	4413      	add	r3, r2
 8007c3a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8007c3e:	681a      	ldr	r2, [r3, #0]
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	3304      	adds	r3, #4
 8007c44:	b2d2      	uxtb	r2, r2
 8007c46:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	681a      	ldr	r2, [r3, #0]
 8007c4c:	68bb      	ldr	r3, [r7, #8]
 8007c4e:	011b      	lsls	r3, r3, #4
 8007c50:	4413      	add	r3, r2
 8007c52:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	0a1a      	lsrs	r2, r3, #8
 8007c5a:	683b      	ldr	r3, [r7, #0]
 8007c5c:	3305      	adds	r3, #5
 8007c5e:	b2d2      	uxtb	r2, r2
 8007c60:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	681a      	ldr	r2, [r3, #0]
 8007c66:	68bb      	ldr	r3, [r7, #8]
 8007c68:	011b      	lsls	r3, r3, #4
 8007c6a:	4413      	add	r3, r2
 8007c6c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	0c1a      	lsrs	r2, r3, #16
 8007c74:	683b      	ldr	r3, [r7, #0]
 8007c76:	3306      	adds	r3, #6
 8007c78:	b2d2      	uxtb	r2, r2
 8007c7a:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	681a      	ldr	r2, [r3, #0]
 8007c80:	68bb      	ldr	r3, [r7, #8]
 8007c82:	011b      	lsls	r3, r3, #4
 8007c84:	4413      	add	r3, r2
 8007c86:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	0e1a      	lsrs	r2, r3, #24
 8007c8e:	683b      	ldr	r3, [r7, #0]
 8007c90:	3307      	adds	r3, #7
 8007c92:	b2d2      	uxtb	r2, r2
 8007c94:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8007c96:	68bb      	ldr	r3, [r7, #8]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d108      	bne.n	8007cae <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	68da      	ldr	r2, [r3, #12]
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	f042 0220 	orr.w	r2, r2, #32
 8007caa:	60da      	str	r2, [r3, #12]
 8007cac:	e007      	b.n	8007cbe <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	691a      	ldr	r2, [r3, #16]
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	f042 0220 	orr.w	r2, r2, #32
 8007cbc:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8007cbe:	2300      	movs	r3, #0
 8007cc0:	e006      	b.n	8007cd0 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cc6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007cce:	2301      	movs	r3, #1
  }
}
 8007cd0:	4618      	mov	r0, r3
 8007cd2:	371c      	adds	r7, #28
 8007cd4:	46bd      	mov	sp, r7
 8007cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cda:	4770      	bx	lr

08007cdc <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8007cdc:	b480      	push	{r7}
 8007cde:	b085      	sub	sp, #20
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
 8007ce4:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007cec:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8007cee:	7bfb      	ldrb	r3, [r7, #15]
 8007cf0:	2b01      	cmp	r3, #1
 8007cf2:	d002      	beq.n	8007cfa <HAL_CAN_ActivateNotification+0x1e>
 8007cf4:	7bfb      	ldrb	r3, [r7, #15]
 8007cf6:	2b02      	cmp	r3, #2
 8007cf8:	d109      	bne.n	8007d0e <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	6959      	ldr	r1, [r3, #20]
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	683a      	ldr	r2, [r7, #0]
 8007d06:	430a      	orrs	r2, r1
 8007d08:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	e006      	b.n	8007d1c <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d12:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007d1a:	2301      	movs	r3, #1
  }
}
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	3714      	adds	r7, #20
 8007d20:	46bd      	mov	sp, r7
 8007d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d26:	4770      	bx	lr

08007d28 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	b08a      	sub	sp, #40	; 0x28
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8007d30:	2300      	movs	r3, #0
 8007d32:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	695b      	ldr	r3, [r3, #20]
 8007d3a:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	685b      	ldr	r3, [r3, #4]
 8007d42:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	689b      	ldr	r3, [r3, #8]
 8007d4a:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	68db      	ldr	r3, [r3, #12]
 8007d52:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	691b      	ldr	r3, [r3, #16]
 8007d5a:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	699b      	ldr	r3, [r3, #24]
 8007d62:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8007d64:	6a3b      	ldr	r3, [r7, #32]
 8007d66:	f003 0301 	and.w	r3, r3, #1
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d07c      	beq.n	8007e68 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8007d6e:	69bb      	ldr	r3, [r7, #24]
 8007d70:	f003 0301 	and.w	r3, r3, #1
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d023      	beq.n	8007dc0 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	2201      	movs	r2, #1
 8007d7e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8007d80:	69bb      	ldr	r3, [r7, #24]
 8007d82:	f003 0302 	and.w	r3, r3, #2
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d003      	beq.n	8007d92 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8007d8a:	6878      	ldr	r0, [r7, #4]
 8007d8c:	f000 f983 	bl	8008096 <HAL_CAN_TxMailbox0CompleteCallback>
 8007d90:	e016      	b.n	8007dc0 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8007d92:	69bb      	ldr	r3, [r7, #24]
 8007d94:	f003 0304 	and.w	r3, r3, #4
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d004      	beq.n	8007da6 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8007d9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d9e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007da2:	627b      	str	r3, [r7, #36]	; 0x24
 8007da4:	e00c      	b.n	8007dc0 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8007da6:	69bb      	ldr	r3, [r7, #24]
 8007da8:	f003 0308 	and.w	r3, r3, #8
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d004      	beq.n	8007dba <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8007db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007db2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007db6:	627b      	str	r3, [r7, #36]	; 0x24
 8007db8:	e002      	b.n	8007dc0 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8007dba:	6878      	ldr	r0, [r7, #4]
 8007dbc:	f000 f989 	bl	80080d2 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8007dc0:	69bb      	ldr	r3, [r7, #24]
 8007dc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d024      	beq.n	8007e14 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007dd2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8007dd4:	69bb      	ldr	r3, [r7, #24]
 8007dd6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d003      	beq.n	8007de6 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8007dde:	6878      	ldr	r0, [r7, #4]
 8007de0:	f000 f963 	bl	80080aa <HAL_CAN_TxMailbox1CompleteCallback>
 8007de4:	e016      	b.n	8007e14 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8007de6:	69bb      	ldr	r3, [r7, #24]
 8007de8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d004      	beq.n	8007dfa <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8007df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007df2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007df6:	627b      	str	r3, [r7, #36]	; 0x24
 8007df8:	e00c      	b.n	8007e14 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8007dfa:	69bb      	ldr	r3, [r7, #24]
 8007dfc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d004      	beq.n	8007e0e <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8007e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e06:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007e0a:	627b      	str	r3, [r7, #36]	; 0x24
 8007e0c:	e002      	b.n	8007e14 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8007e0e:	6878      	ldr	r0, [r7, #4]
 8007e10:	f000 f969 	bl	80080e6 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8007e14:	69bb      	ldr	r3, [r7, #24]
 8007e16:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d024      	beq.n	8007e68 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8007e26:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8007e28:	69bb      	ldr	r3, [r7, #24]
 8007e2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d003      	beq.n	8007e3a <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8007e32:	6878      	ldr	r0, [r7, #4]
 8007e34:	f000 f943 	bl	80080be <HAL_CAN_TxMailbox2CompleteCallback>
 8007e38:	e016      	b.n	8007e68 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8007e3a:	69bb      	ldr	r3, [r7, #24]
 8007e3c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d004      	beq.n	8007e4e <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8007e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e46:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007e4a:	627b      	str	r3, [r7, #36]	; 0x24
 8007e4c:	e00c      	b.n	8007e68 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8007e4e:	69bb      	ldr	r3, [r7, #24]
 8007e50:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d004      	beq.n	8007e62 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8007e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007e5e:	627b      	str	r3, [r7, #36]	; 0x24
 8007e60:	e002      	b.n	8007e68 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8007e62:	6878      	ldr	r0, [r7, #4]
 8007e64:	f000 f949 	bl	80080fa <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8007e68:	6a3b      	ldr	r3, [r7, #32]
 8007e6a:	f003 0308 	and.w	r3, r3, #8
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d00c      	beq.n	8007e8c <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8007e72:	697b      	ldr	r3, [r7, #20]
 8007e74:	f003 0310 	and.w	r3, r3, #16
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d007      	beq.n	8007e8c <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8007e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e7e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007e82:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	2210      	movs	r2, #16
 8007e8a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8007e8c:	6a3b      	ldr	r3, [r7, #32]
 8007e8e:	f003 0304 	and.w	r3, r3, #4
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d00b      	beq.n	8007eae <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8007e96:	697b      	ldr	r3, [r7, #20]
 8007e98:	f003 0308 	and.w	r3, r3, #8
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d006      	beq.n	8007eae <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	2208      	movs	r2, #8
 8007ea6:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8007ea8:	6878      	ldr	r0, [r7, #4]
 8007eaa:	f000 f930 	bl	800810e <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8007eae:	6a3b      	ldr	r3, [r7, #32]
 8007eb0:	f003 0302 	and.w	r3, r3, #2
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d009      	beq.n	8007ecc <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	68db      	ldr	r3, [r3, #12]
 8007ebe:	f003 0303 	and.w	r3, r3, #3
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d002      	beq.n	8007ecc <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8007ec6:	6878      	ldr	r0, [r7, #4]
 8007ec8:	f7fe f8f6 	bl	80060b8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8007ecc:	6a3b      	ldr	r3, [r7, #32]
 8007ece:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d00c      	beq.n	8007ef0 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8007ed6:	693b      	ldr	r3, [r7, #16]
 8007ed8:	f003 0310 	and.w	r3, r3, #16
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d007      	beq.n	8007ef0 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8007ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ee2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007ee6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	2210      	movs	r2, #16
 8007eee:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8007ef0:	6a3b      	ldr	r3, [r7, #32]
 8007ef2:	f003 0320 	and.w	r3, r3, #32
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d00b      	beq.n	8007f12 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8007efa:	693b      	ldr	r3, [r7, #16]
 8007efc:	f003 0308 	and.w	r3, r3, #8
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d006      	beq.n	8007f12 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	2208      	movs	r2, #8
 8007f0a:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8007f0c:	6878      	ldr	r0, [r7, #4]
 8007f0e:	f000 f912 	bl	8008136 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8007f12:	6a3b      	ldr	r3, [r7, #32]
 8007f14:	f003 0310 	and.w	r3, r3, #16
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d009      	beq.n	8007f30 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	691b      	ldr	r3, [r3, #16]
 8007f22:	f003 0303 	and.w	r3, r3, #3
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d002      	beq.n	8007f30 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8007f2a:	6878      	ldr	r0, [r7, #4]
 8007f2c:	f000 f8f9 	bl	8008122 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8007f30:	6a3b      	ldr	r3, [r7, #32]
 8007f32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d00b      	beq.n	8007f52 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8007f3a:	69fb      	ldr	r3, [r7, #28]
 8007f3c:	f003 0310 	and.w	r3, r3, #16
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d006      	beq.n	8007f52 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	2210      	movs	r2, #16
 8007f4a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8007f4c:	6878      	ldr	r0, [r7, #4]
 8007f4e:	f000 f8fc 	bl	800814a <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8007f52:	6a3b      	ldr	r3, [r7, #32]
 8007f54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d00b      	beq.n	8007f74 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8007f5c:	69fb      	ldr	r3, [r7, #28]
 8007f5e:	f003 0308 	and.w	r3, r3, #8
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d006      	beq.n	8007f74 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	2208      	movs	r2, #8
 8007f6c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8007f6e:	6878      	ldr	r0, [r7, #4]
 8007f70:	f000 f8f5 	bl	800815e <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8007f74:	6a3b      	ldr	r3, [r7, #32]
 8007f76:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d07b      	beq.n	8008076 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8007f7e:	69fb      	ldr	r3, [r7, #28]
 8007f80:	f003 0304 	and.w	r3, r3, #4
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d072      	beq.n	800806e <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8007f88:	6a3b      	ldr	r3, [r7, #32]
 8007f8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d008      	beq.n	8007fa4 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d003      	beq.n	8007fa4 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8007f9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f9e:	f043 0301 	orr.w	r3, r3, #1
 8007fa2:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8007fa4:	6a3b      	ldr	r3, [r7, #32]
 8007fa6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d008      	beq.n	8007fc0 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d003      	beq.n	8007fc0 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8007fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fba:	f043 0302 	orr.w	r3, r3, #2
 8007fbe:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8007fc0:	6a3b      	ldr	r3, [r7, #32]
 8007fc2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d008      	beq.n	8007fdc <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d003      	beq.n	8007fdc <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8007fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fd6:	f043 0304 	orr.w	r3, r3, #4
 8007fda:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8007fdc:	6a3b      	ldr	r3, [r7, #32]
 8007fde:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d043      	beq.n	800806e <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d03e      	beq.n	800806e <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007ff6:	2b60      	cmp	r3, #96	; 0x60
 8007ff8:	d02b      	beq.n	8008052 <HAL_CAN_IRQHandler+0x32a>
 8007ffa:	2b60      	cmp	r3, #96	; 0x60
 8007ffc:	d82e      	bhi.n	800805c <HAL_CAN_IRQHandler+0x334>
 8007ffe:	2b50      	cmp	r3, #80	; 0x50
 8008000:	d022      	beq.n	8008048 <HAL_CAN_IRQHandler+0x320>
 8008002:	2b50      	cmp	r3, #80	; 0x50
 8008004:	d82a      	bhi.n	800805c <HAL_CAN_IRQHandler+0x334>
 8008006:	2b40      	cmp	r3, #64	; 0x40
 8008008:	d019      	beq.n	800803e <HAL_CAN_IRQHandler+0x316>
 800800a:	2b40      	cmp	r3, #64	; 0x40
 800800c:	d826      	bhi.n	800805c <HAL_CAN_IRQHandler+0x334>
 800800e:	2b30      	cmp	r3, #48	; 0x30
 8008010:	d010      	beq.n	8008034 <HAL_CAN_IRQHandler+0x30c>
 8008012:	2b30      	cmp	r3, #48	; 0x30
 8008014:	d822      	bhi.n	800805c <HAL_CAN_IRQHandler+0x334>
 8008016:	2b10      	cmp	r3, #16
 8008018:	d002      	beq.n	8008020 <HAL_CAN_IRQHandler+0x2f8>
 800801a:	2b20      	cmp	r3, #32
 800801c:	d005      	beq.n	800802a <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800801e:	e01d      	b.n	800805c <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8008020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008022:	f043 0308 	orr.w	r3, r3, #8
 8008026:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8008028:	e019      	b.n	800805e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800802a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800802c:	f043 0310 	orr.w	r3, r3, #16
 8008030:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8008032:	e014      	b.n	800805e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8008034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008036:	f043 0320 	orr.w	r3, r3, #32
 800803a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800803c:	e00f      	b.n	800805e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800803e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008040:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008044:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8008046:	e00a      	b.n	800805e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8008048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800804a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800804e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8008050:	e005      	b.n	800805e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8008052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008054:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008058:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800805a:	e000      	b.n	800805e <HAL_CAN_IRQHandler+0x336>
            break;
 800805c:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	699a      	ldr	r2, [r3, #24]
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800806c:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	2204      	movs	r2, #4
 8008074:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8008076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008078:	2b00      	cmp	r3, #0
 800807a:	d008      	beq.n	800808e <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008082:	431a      	orrs	r2, r3
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8008088:	6878      	ldr	r0, [r7, #4]
 800808a:	f000 f872 	bl	8008172 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800808e:	bf00      	nop
 8008090:	3728      	adds	r7, #40	; 0x28
 8008092:	46bd      	mov	sp, r7
 8008094:	bd80      	pop	{r7, pc}

08008096 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8008096:	b480      	push	{r7}
 8008098:	b083      	sub	sp, #12
 800809a:	af00      	add	r7, sp, #0
 800809c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800809e:	bf00      	nop
 80080a0:	370c      	adds	r7, #12
 80080a2:	46bd      	mov	sp, r7
 80080a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a8:	4770      	bx	lr

080080aa <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80080aa:	b480      	push	{r7}
 80080ac:	b083      	sub	sp, #12
 80080ae:	af00      	add	r7, sp, #0
 80080b0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80080b2:	bf00      	nop
 80080b4:	370c      	adds	r7, #12
 80080b6:	46bd      	mov	sp, r7
 80080b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080bc:	4770      	bx	lr

080080be <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80080be:	b480      	push	{r7}
 80080c0:	b083      	sub	sp, #12
 80080c2:	af00      	add	r7, sp, #0
 80080c4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80080c6:	bf00      	nop
 80080c8:	370c      	adds	r7, #12
 80080ca:	46bd      	mov	sp, r7
 80080cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d0:	4770      	bx	lr

080080d2 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80080d2:	b480      	push	{r7}
 80080d4:	b083      	sub	sp, #12
 80080d6:	af00      	add	r7, sp, #0
 80080d8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80080da:	bf00      	nop
 80080dc:	370c      	adds	r7, #12
 80080de:	46bd      	mov	sp, r7
 80080e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e4:	4770      	bx	lr

080080e6 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80080e6:	b480      	push	{r7}
 80080e8:	b083      	sub	sp, #12
 80080ea:	af00      	add	r7, sp, #0
 80080ec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80080ee:	bf00      	nop
 80080f0:	370c      	adds	r7, #12
 80080f2:	46bd      	mov	sp, r7
 80080f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f8:	4770      	bx	lr

080080fa <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80080fa:	b480      	push	{r7}
 80080fc:	b083      	sub	sp, #12
 80080fe:	af00      	add	r7, sp, #0
 8008100:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8008102:	bf00      	nop
 8008104:	370c      	adds	r7, #12
 8008106:	46bd      	mov	sp, r7
 8008108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810c:	4770      	bx	lr

0800810e <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800810e:	b480      	push	{r7}
 8008110:	b083      	sub	sp, #12
 8008112:	af00      	add	r7, sp, #0
 8008114:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8008116:	bf00      	nop
 8008118:	370c      	adds	r7, #12
 800811a:	46bd      	mov	sp, r7
 800811c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008120:	4770      	bx	lr

08008122 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8008122:	b480      	push	{r7}
 8008124:	b083      	sub	sp, #12
 8008126:	af00      	add	r7, sp, #0
 8008128:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800812a:	bf00      	nop
 800812c:	370c      	adds	r7, #12
 800812e:	46bd      	mov	sp, r7
 8008130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008134:	4770      	bx	lr

08008136 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8008136:	b480      	push	{r7}
 8008138:	b083      	sub	sp, #12
 800813a:	af00      	add	r7, sp, #0
 800813c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800813e:	bf00      	nop
 8008140:	370c      	adds	r7, #12
 8008142:	46bd      	mov	sp, r7
 8008144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008148:	4770      	bx	lr

0800814a <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800814a:	b480      	push	{r7}
 800814c:	b083      	sub	sp, #12
 800814e:	af00      	add	r7, sp, #0
 8008150:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8008152:	bf00      	nop
 8008154:	370c      	adds	r7, #12
 8008156:	46bd      	mov	sp, r7
 8008158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815c:	4770      	bx	lr

0800815e <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800815e:	b480      	push	{r7}
 8008160:	b083      	sub	sp, #12
 8008162:	af00      	add	r7, sp, #0
 8008164:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8008166:	bf00      	nop
 8008168:	370c      	adds	r7, #12
 800816a:	46bd      	mov	sp, r7
 800816c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008170:	4770      	bx	lr

08008172 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8008172:	b480      	push	{r7}
 8008174:	b083      	sub	sp, #12
 8008176:	af00      	add	r7, sp, #0
 8008178:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800817a:	bf00      	nop
 800817c:	370c      	adds	r7, #12
 800817e:	46bd      	mov	sp, r7
 8008180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008184:	4770      	bx	lr
	...

08008188 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008188:	b480      	push	{r7}
 800818a:	b085      	sub	sp, #20
 800818c:	af00      	add	r7, sp, #0
 800818e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	f003 0307 	and.w	r3, r3, #7
 8008196:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008198:	4b0c      	ldr	r3, [pc, #48]	; (80081cc <__NVIC_SetPriorityGrouping+0x44>)
 800819a:	68db      	ldr	r3, [r3, #12]
 800819c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800819e:	68ba      	ldr	r2, [r7, #8]
 80081a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80081a4:	4013      	ands	r3, r2
 80081a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80081ac:	68bb      	ldr	r3, [r7, #8]
 80081ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80081b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80081b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80081b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80081ba:	4a04      	ldr	r2, [pc, #16]	; (80081cc <__NVIC_SetPriorityGrouping+0x44>)
 80081bc:	68bb      	ldr	r3, [r7, #8]
 80081be:	60d3      	str	r3, [r2, #12]
}
 80081c0:	bf00      	nop
 80081c2:	3714      	adds	r7, #20
 80081c4:	46bd      	mov	sp, r7
 80081c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ca:	4770      	bx	lr
 80081cc:	e000ed00 	.word	0xe000ed00

080081d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80081d0:	b480      	push	{r7}
 80081d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80081d4:	4b04      	ldr	r3, [pc, #16]	; (80081e8 <__NVIC_GetPriorityGrouping+0x18>)
 80081d6:	68db      	ldr	r3, [r3, #12]
 80081d8:	0a1b      	lsrs	r3, r3, #8
 80081da:	f003 0307 	and.w	r3, r3, #7
}
 80081de:	4618      	mov	r0, r3
 80081e0:	46bd      	mov	sp, r7
 80081e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e6:	4770      	bx	lr
 80081e8:	e000ed00 	.word	0xe000ed00

080081ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80081ec:	b480      	push	{r7}
 80081ee:	b083      	sub	sp, #12
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	4603      	mov	r3, r0
 80081f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80081f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	db0b      	blt.n	8008216 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80081fe:	79fb      	ldrb	r3, [r7, #7]
 8008200:	f003 021f 	and.w	r2, r3, #31
 8008204:	4907      	ldr	r1, [pc, #28]	; (8008224 <__NVIC_EnableIRQ+0x38>)
 8008206:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800820a:	095b      	lsrs	r3, r3, #5
 800820c:	2001      	movs	r0, #1
 800820e:	fa00 f202 	lsl.w	r2, r0, r2
 8008212:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8008216:	bf00      	nop
 8008218:	370c      	adds	r7, #12
 800821a:	46bd      	mov	sp, r7
 800821c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008220:	4770      	bx	lr
 8008222:	bf00      	nop
 8008224:	e000e100 	.word	0xe000e100

08008228 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8008228:	b480      	push	{r7}
 800822a:	b083      	sub	sp, #12
 800822c:	af00      	add	r7, sp, #0
 800822e:	4603      	mov	r3, r0
 8008230:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008232:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008236:	2b00      	cmp	r3, #0
 8008238:	db12      	blt.n	8008260 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800823a:	79fb      	ldrb	r3, [r7, #7]
 800823c:	f003 021f 	and.w	r2, r3, #31
 8008240:	490a      	ldr	r1, [pc, #40]	; (800826c <__NVIC_DisableIRQ+0x44>)
 8008242:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008246:	095b      	lsrs	r3, r3, #5
 8008248:	2001      	movs	r0, #1
 800824a:	fa00 f202 	lsl.w	r2, r0, r2
 800824e:	3320      	adds	r3, #32
 8008250:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8008254:	f3bf 8f4f 	dsb	sy
}
 8008258:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800825a:	f3bf 8f6f 	isb	sy
}
 800825e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8008260:	bf00      	nop
 8008262:	370c      	adds	r7, #12
 8008264:	46bd      	mov	sp, r7
 8008266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826a:	4770      	bx	lr
 800826c:	e000e100 	.word	0xe000e100

08008270 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008270:	b480      	push	{r7}
 8008272:	b083      	sub	sp, #12
 8008274:	af00      	add	r7, sp, #0
 8008276:	4603      	mov	r3, r0
 8008278:	6039      	str	r1, [r7, #0]
 800827a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800827c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008280:	2b00      	cmp	r3, #0
 8008282:	db0a      	blt.n	800829a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008284:	683b      	ldr	r3, [r7, #0]
 8008286:	b2da      	uxtb	r2, r3
 8008288:	490c      	ldr	r1, [pc, #48]	; (80082bc <__NVIC_SetPriority+0x4c>)
 800828a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800828e:	0112      	lsls	r2, r2, #4
 8008290:	b2d2      	uxtb	r2, r2
 8008292:	440b      	add	r3, r1
 8008294:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008298:	e00a      	b.n	80082b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800829a:	683b      	ldr	r3, [r7, #0]
 800829c:	b2da      	uxtb	r2, r3
 800829e:	4908      	ldr	r1, [pc, #32]	; (80082c0 <__NVIC_SetPriority+0x50>)
 80082a0:	79fb      	ldrb	r3, [r7, #7]
 80082a2:	f003 030f 	and.w	r3, r3, #15
 80082a6:	3b04      	subs	r3, #4
 80082a8:	0112      	lsls	r2, r2, #4
 80082aa:	b2d2      	uxtb	r2, r2
 80082ac:	440b      	add	r3, r1
 80082ae:	761a      	strb	r2, [r3, #24]
}
 80082b0:	bf00      	nop
 80082b2:	370c      	adds	r7, #12
 80082b4:	46bd      	mov	sp, r7
 80082b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ba:	4770      	bx	lr
 80082bc:	e000e100 	.word	0xe000e100
 80082c0:	e000ed00 	.word	0xe000ed00

080082c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80082c4:	b480      	push	{r7}
 80082c6:	b089      	sub	sp, #36	; 0x24
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	60f8      	str	r0, [r7, #12]
 80082cc:	60b9      	str	r1, [r7, #8]
 80082ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	f003 0307 	and.w	r3, r3, #7
 80082d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80082d8:	69fb      	ldr	r3, [r7, #28]
 80082da:	f1c3 0307 	rsb	r3, r3, #7
 80082de:	2b04      	cmp	r3, #4
 80082e0:	bf28      	it	cs
 80082e2:	2304      	movcs	r3, #4
 80082e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80082e6:	69fb      	ldr	r3, [r7, #28]
 80082e8:	3304      	adds	r3, #4
 80082ea:	2b06      	cmp	r3, #6
 80082ec:	d902      	bls.n	80082f4 <NVIC_EncodePriority+0x30>
 80082ee:	69fb      	ldr	r3, [r7, #28]
 80082f0:	3b03      	subs	r3, #3
 80082f2:	e000      	b.n	80082f6 <NVIC_EncodePriority+0x32>
 80082f4:	2300      	movs	r3, #0
 80082f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80082f8:	f04f 32ff 	mov.w	r2, #4294967295
 80082fc:	69bb      	ldr	r3, [r7, #24]
 80082fe:	fa02 f303 	lsl.w	r3, r2, r3
 8008302:	43da      	mvns	r2, r3
 8008304:	68bb      	ldr	r3, [r7, #8]
 8008306:	401a      	ands	r2, r3
 8008308:	697b      	ldr	r3, [r7, #20]
 800830a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800830c:	f04f 31ff 	mov.w	r1, #4294967295
 8008310:	697b      	ldr	r3, [r7, #20]
 8008312:	fa01 f303 	lsl.w	r3, r1, r3
 8008316:	43d9      	mvns	r1, r3
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800831c:	4313      	orrs	r3, r2
         );
}
 800831e:	4618      	mov	r0, r3
 8008320:	3724      	adds	r7, #36	; 0x24
 8008322:	46bd      	mov	sp, r7
 8008324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008328:	4770      	bx	lr
	...

0800832c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800832c:	b580      	push	{r7, lr}
 800832e:	b082      	sub	sp, #8
 8008330:	af00      	add	r7, sp, #0
 8008332:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	3b01      	subs	r3, #1
 8008338:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800833c:	d301      	bcc.n	8008342 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800833e:	2301      	movs	r3, #1
 8008340:	e00f      	b.n	8008362 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008342:	4a0a      	ldr	r2, [pc, #40]	; (800836c <SysTick_Config+0x40>)
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	3b01      	subs	r3, #1
 8008348:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800834a:	210f      	movs	r1, #15
 800834c:	f04f 30ff 	mov.w	r0, #4294967295
 8008350:	f7ff ff8e 	bl	8008270 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008354:	4b05      	ldr	r3, [pc, #20]	; (800836c <SysTick_Config+0x40>)
 8008356:	2200      	movs	r2, #0
 8008358:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800835a:	4b04      	ldr	r3, [pc, #16]	; (800836c <SysTick_Config+0x40>)
 800835c:	2207      	movs	r2, #7
 800835e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008360:	2300      	movs	r3, #0
}
 8008362:	4618      	mov	r0, r3
 8008364:	3708      	adds	r7, #8
 8008366:	46bd      	mov	sp, r7
 8008368:	bd80      	pop	{r7, pc}
 800836a:	bf00      	nop
 800836c:	e000e010 	.word	0xe000e010

08008370 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008370:	b580      	push	{r7, lr}
 8008372:	b082      	sub	sp, #8
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008378:	6878      	ldr	r0, [r7, #4]
 800837a:	f7ff ff05 	bl	8008188 <__NVIC_SetPriorityGrouping>
}
 800837e:	bf00      	nop
 8008380:	3708      	adds	r7, #8
 8008382:	46bd      	mov	sp, r7
 8008384:	bd80      	pop	{r7, pc}

08008386 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8008386:	b580      	push	{r7, lr}
 8008388:	b086      	sub	sp, #24
 800838a:	af00      	add	r7, sp, #0
 800838c:	4603      	mov	r3, r0
 800838e:	60b9      	str	r1, [r7, #8]
 8008390:	607a      	str	r2, [r7, #4]
 8008392:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8008394:	2300      	movs	r3, #0
 8008396:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8008398:	f7ff ff1a 	bl	80081d0 <__NVIC_GetPriorityGrouping>
 800839c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800839e:	687a      	ldr	r2, [r7, #4]
 80083a0:	68b9      	ldr	r1, [r7, #8]
 80083a2:	6978      	ldr	r0, [r7, #20]
 80083a4:	f7ff ff8e 	bl	80082c4 <NVIC_EncodePriority>
 80083a8:	4602      	mov	r2, r0
 80083aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80083ae:	4611      	mov	r1, r2
 80083b0:	4618      	mov	r0, r3
 80083b2:	f7ff ff5d 	bl	8008270 <__NVIC_SetPriority>
}
 80083b6:	bf00      	nop
 80083b8:	3718      	adds	r7, #24
 80083ba:	46bd      	mov	sp, r7
 80083bc:	bd80      	pop	{r7, pc}

080083be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80083be:	b580      	push	{r7, lr}
 80083c0:	b082      	sub	sp, #8
 80083c2:	af00      	add	r7, sp, #0
 80083c4:	4603      	mov	r3, r0
 80083c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80083c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80083cc:	4618      	mov	r0, r3
 80083ce:	f7ff ff0d 	bl	80081ec <__NVIC_EnableIRQ>
}
 80083d2:	bf00      	nop
 80083d4:	3708      	adds	r7, #8
 80083d6:	46bd      	mov	sp, r7
 80083d8:	bd80      	pop	{r7, pc}

080083da <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80083da:	b580      	push	{r7, lr}
 80083dc:	b082      	sub	sp, #8
 80083de:	af00      	add	r7, sp, #0
 80083e0:	4603      	mov	r3, r0
 80083e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80083e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80083e8:	4618      	mov	r0, r3
 80083ea:	f7ff ff1d 	bl	8008228 <__NVIC_DisableIRQ>
}
 80083ee:	bf00      	nop
 80083f0:	3708      	adds	r7, #8
 80083f2:	46bd      	mov	sp, r7
 80083f4:	bd80      	pop	{r7, pc}

080083f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80083f6:	b580      	push	{r7, lr}
 80083f8:	b082      	sub	sp, #8
 80083fa:	af00      	add	r7, sp, #0
 80083fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80083fe:	6878      	ldr	r0, [r7, #4]
 8008400:	f7ff ff94 	bl	800832c <SysTick_Config>
 8008404:	4603      	mov	r3, r0
}
 8008406:	4618      	mov	r0, r3
 8008408:	3708      	adds	r7, #8
 800840a:	46bd      	mov	sp, r7
 800840c:	bd80      	pop	{r7, pc}
	...

08008410 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008410:	b580      	push	{r7, lr}
 8008412:	b086      	sub	sp, #24
 8008414:	af00      	add	r7, sp, #0
 8008416:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8008418:	2300      	movs	r3, #0
 800841a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800841c:	f7fe fbca 	bl	8006bb4 <HAL_GetTick>
 8008420:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	2b00      	cmp	r3, #0
 8008426:	d101      	bne.n	800842c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8008428:	2301      	movs	r3, #1
 800842a:	e099      	b.n	8008560 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2202      	movs	r2, #2
 8008430:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	2200      	movs	r2, #0
 8008438:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	681a      	ldr	r2, [r3, #0]
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	f022 0201 	bic.w	r2, r2, #1
 800844a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800844c:	e00f      	b.n	800846e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800844e:	f7fe fbb1 	bl	8006bb4 <HAL_GetTick>
 8008452:	4602      	mov	r2, r0
 8008454:	693b      	ldr	r3, [r7, #16]
 8008456:	1ad3      	subs	r3, r2, r3
 8008458:	2b05      	cmp	r3, #5
 800845a:	d908      	bls.n	800846e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2220      	movs	r2, #32
 8008460:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	2203      	movs	r2, #3
 8008466:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800846a:	2303      	movs	r3, #3
 800846c:	e078      	b.n	8008560 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	f003 0301 	and.w	r3, r3, #1
 8008478:	2b00      	cmp	r3, #0
 800847a:	d1e8      	bne.n	800844e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8008484:	697a      	ldr	r2, [r7, #20]
 8008486:	4b38      	ldr	r3, [pc, #224]	; (8008568 <HAL_DMA_Init+0x158>)
 8008488:	4013      	ands	r3, r2
 800848a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	685a      	ldr	r2, [r3, #4]
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	689b      	ldr	r3, [r3, #8]
 8008494:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800849a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	691b      	ldr	r3, [r3, #16]
 80084a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80084a6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	699b      	ldr	r3, [r3, #24]
 80084ac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80084b2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	6a1b      	ldr	r3, [r3, #32]
 80084b8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80084ba:	697a      	ldr	r2, [r7, #20]
 80084bc:	4313      	orrs	r3, r2
 80084be:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084c4:	2b04      	cmp	r3, #4
 80084c6:	d107      	bne.n	80084d8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084d0:	4313      	orrs	r3, r2
 80084d2:	697a      	ldr	r2, [r7, #20]
 80084d4:	4313      	orrs	r3, r2
 80084d6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	697a      	ldr	r2, [r7, #20]
 80084de:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	695b      	ldr	r3, [r3, #20]
 80084e6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80084e8:	697b      	ldr	r3, [r7, #20]
 80084ea:	f023 0307 	bic.w	r3, r3, #7
 80084ee:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084f4:	697a      	ldr	r2, [r7, #20]
 80084f6:	4313      	orrs	r3, r2
 80084f8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084fe:	2b04      	cmp	r3, #4
 8008500:	d117      	bne.n	8008532 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008506:	697a      	ldr	r2, [r7, #20]
 8008508:	4313      	orrs	r3, r2
 800850a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008510:	2b00      	cmp	r3, #0
 8008512:	d00e      	beq.n	8008532 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8008514:	6878      	ldr	r0, [r7, #4]
 8008516:	f000 fa91 	bl	8008a3c <DMA_CheckFifoParam>
 800851a:	4603      	mov	r3, r0
 800851c:	2b00      	cmp	r3, #0
 800851e:	d008      	beq.n	8008532 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	2240      	movs	r2, #64	; 0x40
 8008524:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	2201      	movs	r2, #1
 800852a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800852e:	2301      	movs	r3, #1
 8008530:	e016      	b.n	8008560 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	697a      	ldr	r2, [r7, #20]
 8008538:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800853a:	6878      	ldr	r0, [r7, #4]
 800853c:	f000 fa48 	bl	80089d0 <DMA_CalcBaseAndBitshift>
 8008540:	4603      	mov	r3, r0
 8008542:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008548:	223f      	movs	r2, #63	; 0x3f
 800854a:	409a      	lsls	r2, r3
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	2200      	movs	r2, #0
 8008554:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	2201      	movs	r2, #1
 800855a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800855e:	2300      	movs	r3, #0
}
 8008560:	4618      	mov	r0, r3
 8008562:	3718      	adds	r7, #24
 8008564:	46bd      	mov	sp, r7
 8008566:	bd80      	pop	{r7, pc}
 8008568:	f010803f 	.word	0xf010803f

0800856c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800856c:	b580      	push	{r7, lr}
 800856e:	b086      	sub	sp, #24
 8008570:	af00      	add	r7, sp, #0
 8008572:	60f8      	str	r0, [r7, #12]
 8008574:	60b9      	str	r1, [r7, #8]
 8008576:	607a      	str	r2, [r7, #4]
 8008578:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800857a:	2300      	movs	r3, #0
 800857c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008582:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800858a:	2b01      	cmp	r3, #1
 800858c:	d101      	bne.n	8008592 <HAL_DMA_Start_IT+0x26>
 800858e:	2302      	movs	r3, #2
 8008590:	e040      	b.n	8008614 <HAL_DMA_Start_IT+0xa8>
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	2201      	movs	r2, #1
 8008596:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80085a0:	b2db      	uxtb	r3, r3
 80085a2:	2b01      	cmp	r3, #1
 80085a4:	d12f      	bne.n	8008606 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	2202      	movs	r2, #2
 80085aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	2200      	movs	r2, #0
 80085b2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80085b4:	683b      	ldr	r3, [r7, #0]
 80085b6:	687a      	ldr	r2, [r7, #4]
 80085b8:	68b9      	ldr	r1, [r7, #8]
 80085ba:	68f8      	ldr	r0, [r7, #12]
 80085bc:	f000 f9da 	bl	8008974 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80085c4:	223f      	movs	r2, #63	; 0x3f
 80085c6:	409a      	lsls	r2, r3
 80085c8:	693b      	ldr	r3, [r7, #16]
 80085ca:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	681a      	ldr	r2, [r3, #0]
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	f042 0216 	orr.w	r2, r2, #22
 80085da:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d007      	beq.n	80085f4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	681a      	ldr	r2, [r3, #0]
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	f042 0208 	orr.w	r2, r2, #8
 80085f2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	681a      	ldr	r2, [r3, #0]
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	f042 0201 	orr.w	r2, r2, #1
 8008602:	601a      	str	r2, [r3, #0]
 8008604:	e005      	b.n	8008612 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	2200      	movs	r2, #0
 800860a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800860e:	2302      	movs	r3, #2
 8008610:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8008612:	7dfb      	ldrb	r3, [r7, #23]
}
 8008614:	4618      	mov	r0, r3
 8008616:	3718      	adds	r7, #24
 8008618:	46bd      	mov	sp, r7
 800861a:	bd80      	pop	{r7, pc}

0800861c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800861c:	b480      	push	{r7}
 800861e:	b083      	sub	sp, #12
 8008620:	af00      	add	r7, sp, #0
 8008622:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800862a:	b2db      	uxtb	r3, r3
 800862c:	2b02      	cmp	r3, #2
 800862e:	d004      	beq.n	800863a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	2280      	movs	r2, #128	; 0x80
 8008634:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8008636:	2301      	movs	r3, #1
 8008638:	e00c      	b.n	8008654 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	2205      	movs	r2, #5
 800863e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	681a      	ldr	r2, [r3, #0]
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	f022 0201 	bic.w	r2, r2, #1
 8008650:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8008652:	2300      	movs	r3, #0
}
 8008654:	4618      	mov	r0, r3
 8008656:	370c      	adds	r7, #12
 8008658:	46bd      	mov	sp, r7
 800865a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865e:	4770      	bx	lr

08008660 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008660:	b580      	push	{r7, lr}
 8008662:	b086      	sub	sp, #24
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8008668:	2300      	movs	r3, #0
 800866a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800866c:	4b8e      	ldr	r3, [pc, #568]	; (80088a8 <HAL_DMA_IRQHandler+0x248>)
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	4a8e      	ldr	r2, [pc, #568]	; (80088ac <HAL_DMA_IRQHandler+0x24c>)
 8008672:	fba2 2303 	umull	r2, r3, r2, r3
 8008676:	0a9b      	lsrs	r3, r3, #10
 8008678:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800867e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8008680:	693b      	ldr	r3, [r7, #16]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800868a:	2208      	movs	r2, #8
 800868c:	409a      	lsls	r2, r3
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	4013      	ands	r3, r2
 8008692:	2b00      	cmp	r3, #0
 8008694:	d01a      	beq.n	80086cc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	f003 0304 	and.w	r3, r3, #4
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d013      	beq.n	80086cc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	681a      	ldr	r2, [r3, #0]
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	f022 0204 	bic.w	r2, r2, #4
 80086b2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80086b8:	2208      	movs	r2, #8
 80086ba:	409a      	lsls	r2, r3
 80086bc:	693b      	ldr	r3, [r7, #16]
 80086be:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80086c4:	f043 0201 	orr.w	r2, r3, #1
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80086d0:	2201      	movs	r2, #1
 80086d2:	409a      	lsls	r2, r3
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	4013      	ands	r3, r2
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d012      	beq.n	8008702 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	695b      	ldr	r3, [r3, #20]
 80086e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d00b      	beq.n	8008702 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80086ee:	2201      	movs	r2, #1
 80086f0:	409a      	lsls	r2, r3
 80086f2:	693b      	ldr	r3, [r7, #16]
 80086f4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80086fa:	f043 0202 	orr.w	r2, r3, #2
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008706:	2204      	movs	r2, #4
 8008708:	409a      	lsls	r2, r3
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	4013      	ands	r3, r2
 800870e:	2b00      	cmp	r3, #0
 8008710:	d012      	beq.n	8008738 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	f003 0302 	and.w	r3, r3, #2
 800871c:	2b00      	cmp	r3, #0
 800871e:	d00b      	beq.n	8008738 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008724:	2204      	movs	r2, #4
 8008726:	409a      	lsls	r2, r3
 8008728:	693b      	ldr	r3, [r7, #16]
 800872a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008730:	f043 0204 	orr.w	r2, r3, #4
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800873c:	2210      	movs	r2, #16
 800873e:	409a      	lsls	r2, r3
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	4013      	ands	r3, r2
 8008744:	2b00      	cmp	r3, #0
 8008746:	d043      	beq.n	80087d0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	f003 0308 	and.w	r3, r3, #8
 8008752:	2b00      	cmp	r3, #0
 8008754:	d03c      	beq.n	80087d0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800875a:	2210      	movs	r2, #16
 800875c:	409a      	lsls	r2, r3
 800875e:	693b      	ldr	r3, [r7, #16]
 8008760:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800876c:	2b00      	cmp	r3, #0
 800876e:	d018      	beq.n	80087a2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800877a:	2b00      	cmp	r3, #0
 800877c:	d108      	bne.n	8008790 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008782:	2b00      	cmp	r3, #0
 8008784:	d024      	beq.n	80087d0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800878a:	6878      	ldr	r0, [r7, #4]
 800878c:	4798      	blx	r3
 800878e:	e01f      	b.n	80087d0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008794:	2b00      	cmp	r3, #0
 8008796:	d01b      	beq.n	80087d0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800879c:	6878      	ldr	r0, [r7, #4]
 800879e:	4798      	blx	r3
 80087a0:	e016      	b.n	80087d0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d107      	bne.n	80087c0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	681a      	ldr	r2, [r3, #0]
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	f022 0208 	bic.w	r2, r2, #8
 80087be:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d003      	beq.n	80087d0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087cc:	6878      	ldr	r0, [r7, #4]
 80087ce:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80087d4:	2220      	movs	r2, #32
 80087d6:	409a      	lsls	r2, r3
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	4013      	ands	r3, r2
 80087dc:	2b00      	cmp	r3, #0
 80087de:	f000 808f 	beq.w	8008900 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	f003 0310 	and.w	r3, r3, #16
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	f000 8087 	beq.w	8008900 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80087f6:	2220      	movs	r2, #32
 80087f8:	409a      	lsls	r2, r3
 80087fa:	693b      	ldr	r3, [r7, #16]
 80087fc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008804:	b2db      	uxtb	r3, r3
 8008806:	2b05      	cmp	r3, #5
 8008808:	d136      	bne.n	8008878 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	681a      	ldr	r2, [r3, #0]
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	f022 0216 	bic.w	r2, r2, #22
 8008818:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	695a      	ldr	r2, [r3, #20]
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008828:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800882e:	2b00      	cmp	r3, #0
 8008830:	d103      	bne.n	800883a <HAL_DMA_IRQHandler+0x1da>
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008836:	2b00      	cmp	r3, #0
 8008838:	d007      	beq.n	800884a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	681a      	ldr	r2, [r3, #0]
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	f022 0208 	bic.w	r2, r2, #8
 8008848:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800884e:	223f      	movs	r2, #63	; 0x3f
 8008850:	409a      	lsls	r2, r3
 8008852:	693b      	ldr	r3, [r7, #16]
 8008854:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	2201      	movs	r2, #1
 800885a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	2200      	movs	r2, #0
 8008862:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800886a:	2b00      	cmp	r3, #0
 800886c:	d07e      	beq.n	800896c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008872:	6878      	ldr	r0, [r7, #4]
 8008874:	4798      	blx	r3
        }
        return;
 8008876:	e079      	b.n	800896c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008882:	2b00      	cmp	r3, #0
 8008884:	d01d      	beq.n	80088c2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008890:	2b00      	cmp	r3, #0
 8008892:	d10d      	bne.n	80088b0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008898:	2b00      	cmp	r3, #0
 800889a:	d031      	beq.n	8008900 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088a0:	6878      	ldr	r0, [r7, #4]
 80088a2:	4798      	blx	r3
 80088a4:	e02c      	b.n	8008900 <HAL_DMA_IRQHandler+0x2a0>
 80088a6:	bf00      	nop
 80088a8:	20000000 	.word	0x20000000
 80088ac:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d023      	beq.n	8008900 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80088bc:	6878      	ldr	r0, [r7, #4]
 80088be:	4798      	blx	r3
 80088c0:	e01e      	b.n	8008900 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d10f      	bne.n	80088f0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	681a      	ldr	r2, [r3, #0]
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	f022 0210 	bic.w	r2, r2, #16
 80088de:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	2201      	movs	r2, #1
 80088e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	2200      	movs	r2, #0
 80088ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d003      	beq.n	8008900 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80088fc:	6878      	ldr	r0, [r7, #4]
 80088fe:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008904:	2b00      	cmp	r3, #0
 8008906:	d032      	beq.n	800896e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800890c:	f003 0301 	and.w	r3, r3, #1
 8008910:	2b00      	cmp	r3, #0
 8008912:	d022      	beq.n	800895a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	2205      	movs	r2, #5
 8008918:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	681a      	ldr	r2, [r3, #0]
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	f022 0201 	bic.w	r2, r2, #1
 800892a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800892c:	68bb      	ldr	r3, [r7, #8]
 800892e:	3301      	adds	r3, #1
 8008930:	60bb      	str	r3, [r7, #8]
 8008932:	697a      	ldr	r2, [r7, #20]
 8008934:	429a      	cmp	r2, r3
 8008936:	d307      	bcc.n	8008948 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	f003 0301 	and.w	r3, r3, #1
 8008942:	2b00      	cmp	r3, #0
 8008944:	d1f2      	bne.n	800892c <HAL_DMA_IRQHandler+0x2cc>
 8008946:	e000      	b.n	800894a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8008948:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	2201      	movs	r2, #1
 800894e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	2200      	movs	r2, #0
 8008956:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800895e:	2b00      	cmp	r3, #0
 8008960:	d005      	beq.n	800896e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008966:	6878      	ldr	r0, [r7, #4]
 8008968:	4798      	blx	r3
 800896a:	e000      	b.n	800896e <HAL_DMA_IRQHandler+0x30e>
        return;
 800896c:	bf00      	nop
    }
  }
}
 800896e:	3718      	adds	r7, #24
 8008970:	46bd      	mov	sp, r7
 8008972:	bd80      	pop	{r7, pc}

08008974 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008974:	b480      	push	{r7}
 8008976:	b085      	sub	sp, #20
 8008978:	af00      	add	r7, sp, #0
 800897a:	60f8      	str	r0, [r7, #12]
 800897c:	60b9      	str	r1, [r7, #8]
 800897e:	607a      	str	r2, [r7, #4]
 8008980:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	681a      	ldr	r2, [r3, #0]
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008990:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	683a      	ldr	r2, [r7, #0]
 8008998:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	689b      	ldr	r3, [r3, #8]
 800899e:	2b40      	cmp	r3, #64	; 0x40
 80089a0:	d108      	bne.n	80089b4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	687a      	ldr	r2, [r7, #4]
 80089a8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	68ba      	ldr	r2, [r7, #8]
 80089b0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80089b2:	e007      	b.n	80089c4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	68ba      	ldr	r2, [r7, #8]
 80089ba:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	687a      	ldr	r2, [r7, #4]
 80089c2:	60da      	str	r2, [r3, #12]
}
 80089c4:	bf00      	nop
 80089c6:	3714      	adds	r7, #20
 80089c8:	46bd      	mov	sp, r7
 80089ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ce:	4770      	bx	lr

080089d0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80089d0:	b480      	push	{r7}
 80089d2:	b085      	sub	sp, #20
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	b2db      	uxtb	r3, r3
 80089de:	3b10      	subs	r3, #16
 80089e0:	4a14      	ldr	r2, [pc, #80]	; (8008a34 <DMA_CalcBaseAndBitshift+0x64>)
 80089e2:	fba2 2303 	umull	r2, r3, r2, r3
 80089e6:	091b      	lsrs	r3, r3, #4
 80089e8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80089ea:	4a13      	ldr	r2, [pc, #76]	; (8008a38 <DMA_CalcBaseAndBitshift+0x68>)
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	4413      	add	r3, r2
 80089f0:	781b      	ldrb	r3, [r3, #0]
 80089f2:	461a      	mov	r2, r3
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	2b03      	cmp	r3, #3
 80089fc:	d909      	bls.n	8008a12 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8008a06:	f023 0303 	bic.w	r3, r3, #3
 8008a0a:	1d1a      	adds	r2, r3, #4
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	659a      	str	r2, [r3, #88]	; 0x58
 8008a10:	e007      	b.n	8008a22 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8008a1a:	f023 0303 	bic.w	r3, r3, #3
 8008a1e:	687a      	ldr	r2, [r7, #4]
 8008a20:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8008a26:	4618      	mov	r0, r3
 8008a28:	3714      	adds	r7, #20
 8008a2a:	46bd      	mov	sp, r7
 8008a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a30:	4770      	bx	lr
 8008a32:	bf00      	nop
 8008a34:	aaaaaaab 	.word	0xaaaaaaab
 8008a38:	08018bd8 	.word	0x08018bd8

08008a3c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8008a3c:	b480      	push	{r7}
 8008a3e:	b085      	sub	sp, #20
 8008a40:	af00      	add	r7, sp, #0
 8008a42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008a44:	2300      	movs	r3, #0
 8008a46:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a4c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	699b      	ldr	r3, [r3, #24]
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d11f      	bne.n	8008a96 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8008a56:	68bb      	ldr	r3, [r7, #8]
 8008a58:	2b03      	cmp	r3, #3
 8008a5a:	d856      	bhi.n	8008b0a <DMA_CheckFifoParam+0xce>
 8008a5c:	a201      	add	r2, pc, #4	; (adr r2, 8008a64 <DMA_CheckFifoParam+0x28>)
 8008a5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a62:	bf00      	nop
 8008a64:	08008a75 	.word	0x08008a75
 8008a68:	08008a87 	.word	0x08008a87
 8008a6c:	08008a75 	.word	0x08008a75
 8008a70:	08008b0b 	.word	0x08008b0b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a78:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d046      	beq.n	8008b0e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8008a80:	2301      	movs	r3, #1
 8008a82:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008a84:	e043      	b.n	8008b0e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a8a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008a8e:	d140      	bne.n	8008b12 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8008a90:	2301      	movs	r3, #1
 8008a92:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008a94:	e03d      	b.n	8008b12 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	699b      	ldr	r3, [r3, #24]
 8008a9a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008a9e:	d121      	bne.n	8008ae4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8008aa0:	68bb      	ldr	r3, [r7, #8]
 8008aa2:	2b03      	cmp	r3, #3
 8008aa4:	d837      	bhi.n	8008b16 <DMA_CheckFifoParam+0xda>
 8008aa6:	a201      	add	r2, pc, #4	; (adr r2, 8008aac <DMA_CheckFifoParam+0x70>)
 8008aa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008aac:	08008abd 	.word	0x08008abd
 8008ab0:	08008ac3 	.word	0x08008ac3
 8008ab4:	08008abd 	.word	0x08008abd
 8008ab8:	08008ad5 	.word	0x08008ad5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8008abc:	2301      	movs	r3, #1
 8008abe:	73fb      	strb	r3, [r7, #15]
      break;
 8008ac0:	e030      	b.n	8008b24 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ac6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d025      	beq.n	8008b1a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8008ace:	2301      	movs	r3, #1
 8008ad0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008ad2:	e022      	b.n	8008b1a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ad8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008adc:	d11f      	bne.n	8008b1e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8008ade:	2301      	movs	r3, #1
 8008ae0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8008ae2:	e01c      	b.n	8008b1e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8008ae4:	68bb      	ldr	r3, [r7, #8]
 8008ae6:	2b02      	cmp	r3, #2
 8008ae8:	d903      	bls.n	8008af2 <DMA_CheckFifoParam+0xb6>
 8008aea:	68bb      	ldr	r3, [r7, #8]
 8008aec:	2b03      	cmp	r3, #3
 8008aee:	d003      	beq.n	8008af8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8008af0:	e018      	b.n	8008b24 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8008af2:	2301      	movs	r3, #1
 8008af4:	73fb      	strb	r3, [r7, #15]
      break;
 8008af6:	e015      	b.n	8008b24 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008afc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d00e      	beq.n	8008b22 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8008b04:	2301      	movs	r3, #1
 8008b06:	73fb      	strb	r3, [r7, #15]
      break;
 8008b08:	e00b      	b.n	8008b22 <DMA_CheckFifoParam+0xe6>
      break;
 8008b0a:	bf00      	nop
 8008b0c:	e00a      	b.n	8008b24 <DMA_CheckFifoParam+0xe8>
      break;
 8008b0e:	bf00      	nop
 8008b10:	e008      	b.n	8008b24 <DMA_CheckFifoParam+0xe8>
      break;
 8008b12:	bf00      	nop
 8008b14:	e006      	b.n	8008b24 <DMA_CheckFifoParam+0xe8>
      break;
 8008b16:	bf00      	nop
 8008b18:	e004      	b.n	8008b24 <DMA_CheckFifoParam+0xe8>
      break;
 8008b1a:	bf00      	nop
 8008b1c:	e002      	b.n	8008b24 <DMA_CheckFifoParam+0xe8>
      break;   
 8008b1e:	bf00      	nop
 8008b20:	e000      	b.n	8008b24 <DMA_CheckFifoParam+0xe8>
      break;
 8008b22:	bf00      	nop
    }
  } 
  
  return status; 
 8008b24:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b26:	4618      	mov	r0, r3
 8008b28:	3714      	adds	r7, #20
 8008b2a:	46bd      	mov	sp, r7
 8008b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b30:	4770      	bx	lr
 8008b32:	bf00      	nop

08008b34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008b34:	b480      	push	{r7}
 8008b36:	b089      	sub	sp, #36	; 0x24
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
 8008b3c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8008b3e:	2300      	movs	r3, #0
 8008b40:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008b42:	2300      	movs	r3, #0
 8008b44:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8008b46:	2300      	movs	r3, #0
 8008b48:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008b4a:	2300      	movs	r3, #0
 8008b4c:	61fb      	str	r3, [r7, #28]
 8008b4e:	e165      	b.n	8008e1c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008b50:	2201      	movs	r2, #1
 8008b52:	69fb      	ldr	r3, [r7, #28]
 8008b54:	fa02 f303 	lsl.w	r3, r2, r3
 8008b58:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008b5a:	683b      	ldr	r3, [r7, #0]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	697a      	ldr	r2, [r7, #20]
 8008b60:	4013      	ands	r3, r2
 8008b62:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008b64:	693a      	ldr	r2, [r7, #16]
 8008b66:	697b      	ldr	r3, [r7, #20]
 8008b68:	429a      	cmp	r2, r3
 8008b6a:	f040 8154 	bne.w	8008e16 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008b6e:	683b      	ldr	r3, [r7, #0]
 8008b70:	685b      	ldr	r3, [r3, #4]
 8008b72:	f003 0303 	and.w	r3, r3, #3
 8008b76:	2b01      	cmp	r3, #1
 8008b78:	d005      	beq.n	8008b86 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008b7a:	683b      	ldr	r3, [r7, #0]
 8008b7c:	685b      	ldr	r3, [r3, #4]
 8008b7e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008b82:	2b02      	cmp	r3, #2
 8008b84:	d130      	bne.n	8008be8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	689b      	ldr	r3, [r3, #8]
 8008b8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008b8c:	69fb      	ldr	r3, [r7, #28]
 8008b8e:	005b      	lsls	r3, r3, #1
 8008b90:	2203      	movs	r2, #3
 8008b92:	fa02 f303 	lsl.w	r3, r2, r3
 8008b96:	43db      	mvns	r3, r3
 8008b98:	69ba      	ldr	r2, [r7, #24]
 8008b9a:	4013      	ands	r3, r2
 8008b9c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008b9e:	683b      	ldr	r3, [r7, #0]
 8008ba0:	68da      	ldr	r2, [r3, #12]
 8008ba2:	69fb      	ldr	r3, [r7, #28]
 8008ba4:	005b      	lsls	r3, r3, #1
 8008ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8008baa:	69ba      	ldr	r2, [r7, #24]
 8008bac:	4313      	orrs	r3, r2
 8008bae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	69ba      	ldr	r2, [r7, #24]
 8008bb4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	685b      	ldr	r3, [r3, #4]
 8008bba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008bbc:	2201      	movs	r2, #1
 8008bbe:	69fb      	ldr	r3, [r7, #28]
 8008bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8008bc4:	43db      	mvns	r3, r3
 8008bc6:	69ba      	ldr	r2, [r7, #24]
 8008bc8:	4013      	ands	r3, r2
 8008bca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008bcc:	683b      	ldr	r3, [r7, #0]
 8008bce:	685b      	ldr	r3, [r3, #4]
 8008bd0:	091b      	lsrs	r3, r3, #4
 8008bd2:	f003 0201 	and.w	r2, r3, #1
 8008bd6:	69fb      	ldr	r3, [r7, #28]
 8008bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8008bdc:	69ba      	ldr	r2, [r7, #24]
 8008bde:	4313      	orrs	r3, r2
 8008be0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	69ba      	ldr	r2, [r7, #24]
 8008be6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008be8:	683b      	ldr	r3, [r7, #0]
 8008bea:	685b      	ldr	r3, [r3, #4]
 8008bec:	f003 0303 	and.w	r3, r3, #3
 8008bf0:	2b03      	cmp	r3, #3
 8008bf2:	d017      	beq.n	8008c24 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	68db      	ldr	r3, [r3, #12]
 8008bf8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8008bfa:	69fb      	ldr	r3, [r7, #28]
 8008bfc:	005b      	lsls	r3, r3, #1
 8008bfe:	2203      	movs	r2, #3
 8008c00:	fa02 f303 	lsl.w	r3, r2, r3
 8008c04:	43db      	mvns	r3, r3
 8008c06:	69ba      	ldr	r2, [r7, #24]
 8008c08:	4013      	ands	r3, r2
 8008c0a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008c0c:	683b      	ldr	r3, [r7, #0]
 8008c0e:	689a      	ldr	r2, [r3, #8]
 8008c10:	69fb      	ldr	r3, [r7, #28]
 8008c12:	005b      	lsls	r3, r3, #1
 8008c14:	fa02 f303 	lsl.w	r3, r2, r3
 8008c18:	69ba      	ldr	r2, [r7, #24]
 8008c1a:	4313      	orrs	r3, r2
 8008c1c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	69ba      	ldr	r2, [r7, #24]
 8008c22:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008c24:	683b      	ldr	r3, [r7, #0]
 8008c26:	685b      	ldr	r3, [r3, #4]
 8008c28:	f003 0303 	and.w	r3, r3, #3
 8008c2c:	2b02      	cmp	r3, #2
 8008c2e:	d123      	bne.n	8008c78 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008c30:	69fb      	ldr	r3, [r7, #28]
 8008c32:	08da      	lsrs	r2, r3, #3
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	3208      	adds	r2, #8
 8008c38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8008c3e:	69fb      	ldr	r3, [r7, #28]
 8008c40:	f003 0307 	and.w	r3, r3, #7
 8008c44:	009b      	lsls	r3, r3, #2
 8008c46:	220f      	movs	r2, #15
 8008c48:	fa02 f303 	lsl.w	r3, r2, r3
 8008c4c:	43db      	mvns	r3, r3
 8008c4e:	69ba      	ldr	r2, [r7, #24]
 8008c50:	4013      	ands	r3, r2
 8008c52:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008c54:	683b      	ldr	r3, [r7, #0]
 8008c56:	691a      	ldr	r2, [r3, #16]
 8008c58:	69fb      	ldr	r3, [r7, #28]
 8008c5a:	f003 0307 	and.w	r3, r3, #7
 8008c5e:	009b      	lsls	r3, r3, #2
 8008c60:	fa02 f303 	lsl.w	r3, r2, r3
 8008c64:	69ba      	ldr	r2, [r7, #24]
 8008c66:	4313      	orrs	r3, r2
 8008c68:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008c6a:	69fb      	ldr	r3, [r7, #28]
 8008c6c:	08da      	lsrs	r2, r3, #3
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	3208      	adds	r2, #8
 8008c72:	69b9      	ldr	r1, [r7, #24]
 8008c74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8008c7e:	69fb      	ldr	r3, [r7, #28]
 8008c80:	005b      	lsls	r3, r3, #1
 8008c82:	2203      	movs	r2, #3
 8008c84:	fa02 f303 	lsl.w	r3, r2, r3
 8008c88:	43db      	mvns	r3, r3
 8008c8a:	69ba      	ldr	r2, [r7, #24]
 8008c8c:	4013      	ands	r3, r2
 8008c8e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008c90:	683b      	ldr	r3, [r7, #0]
 8008c92:	685b      	ldr	r3, [r3, #4]
 8008c94:	f003 0203 	and.w	r2, r3, #3
 8008c98:	69fb      	ldr	r3, [r7, #28]
 8008c9a:	005b      	lsls	r3, r3, #1
 8008c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8008ca0:	69ba      	ldr	r2, [r7, #24]
 8008ca2:	4313      	orrs	r3, r2
 8008ca4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	69ba      	ldr	r2, [r7, #24]
 8008caa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008cac:	683b      	ldr	r3, [r7, #0]
 8008cae:	685b      	ldr	r3, [r3, #4]
 8008cb0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	f000 80ae 	beq.w	8008e16 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008cba:	2300      	movs	r3, #0
 8008cbc:	60fb      	str	r3, [r7, #12]
 8008cbe:	4b5d      	ldr	r3, [pc, #372]	; (8008e34 <HAL_GPIO_Init+0x300>)
 8008cc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008cc2:	4a5c      	ldr	r2, [pc, #368]	; (8008e34 <HAL_GPIO_Init+0x300>)
 8008cc4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008cc8:	6453      	str	r3, [r2, #68]	; 0x44
 8008cca:	4b5a      	ldr	r3, [pc, #360]	; (8008e34 <HAL_GPIO_Init+0x300>)
 8008ccc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008cce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008cd2:	60fb      	str	r3, [r7, #12]
 8008cd4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008cd6:	4a58      	ldr	r2, [pc, #352]	; (8008e38 <HAL_GPIO_Init+0x304>)
 8008cd8:	69fb      	ldr	r3, [r7, #28]
 8008cda:	089b      	lsrs	r3, r3, #2
 8008cdc:	3302      	adds	r3, #2
 8008cde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008ce2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8008ce4:	69fb      	ldr	r3, [r7, #28]
 8008ce6:	f003 0303 	and.w	r3, r3, #3
 8008cea:	009b      	lsls	r3, r3, #2
 8008cec:	220f      	movs	r2, #15
 8008cee:	fa02 f303 	lsl.w	r3, r2, r3
 8008cf2:	43db      	mvns	r3, r3
 8008cf4:	69ba      	ldr	r2, [r7, #24]
 8008cf6:	4013      	ands	r3, r2
 8008cf8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	4a4f      	ldr	r2, [pc, #316]	; (8008e3c <HAL_GPIO_Init+0x308>)
 8008cfe:	4293      	cmp	r3, r2
 8008d00:	d025      	beq.n	8008d4e <HAL_GPIO_Init+0x21a>
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	4a4e      	ldr	r2, [pc, #312]	; (8008e40 <HAL_GPIO_Init+0x30c>)
 8008d06:	4293      	cmp	r3, r2
 8008d08:	d01f      	beq.n	8008d4a <HAL_GPIO_Init+0x216>
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	4a4d      	ldr	r2, [pc, #308]	; (8008e44 <HAL_GPIO_Init+0x310>)
 8008d0e:	4293      	cmp	r3, r2
 8008d10:	d019      	beq.n	8008d46 <HAL_GPIO_Init+0x212>
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	4a4c      	ldr	r2, [pc, #304]	; (8008e48 <HAL_GPIO_Init+0x314>)
 8008d16:	4293      	cmp	r3, r2
 8008d18:	d013      	beq.n	8008d42 <HAL_GPIO_Init+0x20e>
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	4a4b      	ldr	r2, [pc, #300]	; (8008e4c <HAL_GPIO_Init+0x318>)
 8008d1e:	4293      	cmp	r3, r2
 8008d20:	d00d      	beq.n	8008d3e <HAL_GPIO_Init+0x20a>
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	4a4a      	ldr	r2, [pc, #296]	; (8008e50 <HAL_GPIO_Init+0x31c>)
 8008d26:	4293      	cmp	r3, r2
 8008d28:	d007      	beq.n	8008d3a <HAL_GPIO_Init+0x206>
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	4a49      	ldr	r2, [pc, #292]	; (8008e54 <HAL_GPIO_Init+0x320>)
 8008d2e:	4293      	cmp	r3, r2
 8008d30:	d101      	bne.n	8008d36 <HAL_GPIO_Init+0x202>
 8008d32:	2306      	movs	r3, #6
 8008d34:	e00c      	b.n	8008d50 <HAL_GPIO_Init+0x21c>
 8008d36:	2307      	movs	r3, #7
 8008d38:	e00a      	b.n	8008d50 <HAL_GPIO_Init+0x21c>
 8008d3a:	2305      	movs	r3, #5
 8008d3c:	e008      	b.n	8008d50 <HAL_GPIO_Init+0x21c>
 8008d3e:	2304      	movs	r3, #4
 8008d40:	e006      	b.n	8008d50 <HAL_GPIO_Init+0x21c>
 8008d42:	2303      	movs	r3, #3
 8008d44:	e004      	b.n	8008d50 <HAL_GPIO_Init+0x21c>
 8008d46:	2302      	movs	r3, #2
 8008d48:	e002      	b.n	8008d50 <HAL_GPIO_Init+0x21c>
 8008d4a:	2301      	movs	r3, #1
 8008d4c:	e000      	b.n	8008d50 <HAL_GPIO_Init+0x21c>
 8008d4e:	2300      	movs	r3, #0
 8008d50:	69fa      	ldr	r2, [r7, #28]
 8008d52:	f002 0203 	and.w	r2, r2, #3
 8008d56:	0092      	lsls	r2, r2, #2
 8008d58:	4093      	lsls	r3, r2
 8008d5a:	69ba      	ldr	r2, [r7, #24]
 8008d5c:	4313      	orrs	r3, r2
 8008d5e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008d60:	4935      	ldr	r1, [pc, #212]	; (8008e38 <HAL_GPIO_Init+0x304>)
 8008d62:	69fb      	ldr	r3, [r7, #28]
 8008d64:	089b      	lsrs	r3, r3, #2
 8008d66:	3302      	adds	r3, #2
 8008d68:	69ba      	ldr	r2, [r7, #24]
 8008d6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008d6e:	4b3a      	ldr	r3, [pc, #232]	; (8008e58 <HAL_GPIO_Init+0x324>)
 8008d70:	689b      	ldr	r3, [r3, #8]
 8008d72:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008d74:	693b      	ldr	r3, [r7, #16]
 8008d76:	43db      	mvns	r3, r3
 8008d78:	69ba      	ldr	r2, [r7, #24]
 8008d7a:	4013      	ands	r3, r2
 8008d7c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008d7e:	683b      	ldr	r3, [r7, #0]
 8008d80:	685b      	ldr	r3, [r3, #4]
 8008d82:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d003      	beq.n	8008d92 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8008d8a:	69ba      	ldr	r2, [r7, #24]
 8008d8c:	693b      	ldr	r3, [r7, #16]
 8008d8e:	4313      	orrs	r3, r2
 8008d90:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008d92:	4a31      	ldr	r2, [pc, #196]	; (8008e58 <HAL_GPIO_Init+0x324>)
 8008d94:	69bb      	ldr	r3, [r7, #24]
 8008d96:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008d98:	4b2f      	ldr	r3, [pc, #188]	; (8008e58 <HAL_GPIO_Init+0x324>)
 8008d9a:	68db      	ldr	r3, [r3, #12]
 8008d9c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008d9e:	693b      	ldr	r3, [r7, #16]
 8008da0:	43db      	mvns	r3, r3
 8008da2:	69ba      	ldr	r2, [r7, #24]
 8008da4:	4013      	ands	r3, r2
 8008da6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008da8:	683b      	ldr	r3, [r7, #0]
 8008daa:	685b      	ldr	r3, [r3, #4]
 8008dac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d003      	beq.n	8008dbc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8008db4:	69ba      	ldr	r2, [r7, #24]
 8008db6:	693b      	ldr	r3, [r7, #16]
 8008db8:	4313      	orrs	r3, r2
 8008dba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008dbc:	4a26      	ldr	r2, [pc, #152]	; (8008e58 <HAL_GPIO_Init+0x324>)
 8008dbe:	69bb      	ldr	r3, [r7, #24]
 8008dc0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8008dc2:	4b25      	ldr	r3, [pc, #148]	; (8008e58 <HAL_GPIO_Init+0x324>)
 8008dc4:	685b      	ldr	r3, [r3, #4]
 8008dc6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008dc8:	693b      	ldr	r3, [r7, #16]
 8008dca:	43db      	mvns	r3, r3
 8008dcc:	69ba      	ldr	r2, [r7, #24]
 8008dce:	4013      	ands	r3, r2
 8008dd0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008dd2:	683b      	ldr	r3, [r7, #0]
 8008dd4:	685b      	ldr	r3, [r3, #4]
 8008dd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d003      	beq.n	8008de6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8008dde:	69ba      	ldr	r2, [r7, #24]
 8008de0:	693b      	ldr	r3, [r7, #16]
 8008de2:	4313      	orrs	r3, r2
 8008de4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008de6:	4a1c      	ldr	r2, [pc, #112]	; (8008e58 <HAL_GPIO_Init+0x324>)
 8008de8:	69bb      	ldr	r3, [r7, #24]
 8008dea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008dec:	4b1a      	ldr	r3, [pc, #104]	; (8008e58 <HAL_GPIO_Init+0x324>)
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008df2:	693b      	ldr	r3, [r7, #16]
 8008df4:	43db      	mvns	r3, r3
 8008df6:	69ba      	ldr	r2, [r7, #24]
 8008df8:	4013      	ands	r3, r2
 8008dfa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008dfc:	683b      	ldr	r3, [r7, #0]
 8008dfe:	685b      	ldr	r3, [r3, #4]
 8008e00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d003      	beq.n	8008e10 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8008e08:	69ba      	ldr	r2, [r7, #24]
 8008e0a:	693b      	ldr	r3, [r7, #16]
 8008e0c:	4313      	orrs	r3, r2
 8008e0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008e10:	4a11      	ldr	r2, [pc, #68]	; (8008e58 <HAL_GPIO_Init+0x324>)
 8008e12:	69bb      	ldr	r3, [r7, #24]
 8008e14:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008e16:	69fb      	ldr	r3, [r7, #28]
 8008e18:	3301      	adds	r3, #1
 8008e1a:	61fb      	str	r3, [r7, #28]
 8008e1c:	69fb      	ldr	r3, [r7, #28]
 8008e1e:	2b0f      	cmp	r3, #15
 8008e20:	f67f ae96 	bls.w	8008b50 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8008e24:	bf00      	nop
 8008e26:	bf00      	nop
 8008e28:	3724      	adds	r7, #36	; 0x24
 8008e2a:	46bd      	mov	sp, r7
 8008e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e30:	4770      	bx	lr
 8008e32:	bf00      	nop
 8008e34:	40023800 	.word	0x40023800
 8008e38:	40013800 	.word	0x40013800
 8008e3c:	40020000 	.word	0x40020000
 8008e40:	40020400 	.word	0x40020400
 8008e44:	40020800 	.word	0x40020800
 8008e48:	40020c00 	.word	0x40020c00
 8008e4c:	40021000 	.word	0x40021000
 8008e50:	40021400 	.word	0x40021400
 8008e54:	40021800 	.word	0x40021800
 8008e58:	40013c00 	.word	0x40013c00

08008e5c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008e5c:	b480      	push	{r7}
 8008e5e:	b085      	sub	sp, #20
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	6078      	str	r0, [r7, #4]
 8008e64:	460b      	mov	r3, r1
 8008e66:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	691a      	ldr	r2, [r3, #16]
 8008e6c:	887b      	ldrh	r3, [r7, #2]
 8008e6e:	4013      	ands	r3, r2
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d002      	beq.n	8008e7a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008e74:	2301      	movs	r3, #1
 8008e76:	73fb      	strb	r3, [r7, #15]
 8008e78:	e001      	b.n	8008e7e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008e7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e80:	4618      	mov	r0, r3
 8008e82:	3714      	adds	r7, #20
 8008e84:	46bd      	mov	sp, r7
 8008e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e8a:	4770      	bx	lr

08008e8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008e8c:	b480      	push	{r7}
 8008e8e:	b083      	sub	sp, #12
 8008e90:	af00      	add	r7, sp, #0
 8008e92:	6078      	str	r0, [r7, #4]
 8008e94:	460b      	mov	r3, r1
 8008e96:	807b      	strh	r3, [r7, #2]
 8008e98:	4613      	mov	r3, r2
 8008e9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008e9c:	787b      	ldrb	r3, [r7, #1]
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d003      	beq.n	8008eaa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008ea2:	887a      	ldrh	r2, [r7, #2]
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8008ea8:	e003      	b.n	8008eb2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8008eaa:	887b      	ldrh	r3, [r7, #2]
 8008eac:	041a      	lsls	r2, r3, #16
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	619a      	str	r2, [r3, #24]
}
 8008eb2:	bf00      	nop
 8008eb4:	370c      	adds	r7, #12
 8008eb6:	46bd      	mov	sp, r7
 8008eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ebc:	4770      	bx	lr

08008ebe <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008ebe:	b480      	push	{r7}
 8008ec0:	b085      	sub	sp, #20
 8008ec2:	af00      	add	r7, sp, #0
 8008ec4:	6078      	str	r0, [r7, #4]
 8008ec6:	460b      	mov	r3, r1
 8008ec8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	695b      	ldr	r3, [r3, #20]
 8008ece:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8008ed0:	887a      	ldrh	r2, [r7, #2]
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	4013      	ands	r3, r2
 8008ed6:	041a      	lsls	r2, r3, #16
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	43d9      	mvns	r1, r3
 8008edc:	887b      	ldrh	r3, [r7, #2]
 8008ede:	400b      	ands	r3, r1
 8008ee0:	431a      	orrs	r2, r3
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	619a      	str	r2, [r3, #24]
}
 8008ee6:	bf00      	nop
 8008ee8:	3714      	adds	r7, #20
 8008eea:	46bd      	mov	sp, r7
 8008eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef0:	4770      	bx	lr
	...

08008ef4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008ef4:	b580      	push	{r7, lr}
 8008ef6:	b082      	sub	sp, #8
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	4603      	mov	r3, r0
 8008efc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8008efe:	4b08      	ldr	r3, [pc, #32]	; (8008f20 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008f00:	695a      	ldr	r2, [r3, #20]
 8008f02:	88fb      	ldrh	r3, [r7, #6]
 8008f04:	4013      	ands	r3, r2
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d006      	beq.n	8008f18 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008f0a:	4a05      	ldr	r2, [pc, #20]	; (8008f20 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008f0c:	88fb      	ldrh	r3, [r7, #6]
 8008f0e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008f10:	88fb      	ldrh	r3, [r7, #6]
 8008f12:	4618      	mov	r0, r3
 8008f14:	f7fd f964 	bl	80061e0 <HAL_GPIO_EXTI_Callback>
  }
}
 8008f18:	bf00      	nop
 8008f1a:	3708      	adds	r7, #8
 8008f1c:	46bd      	mov	sp, r7
 8008f1e:	bd80      	pop	{r7, pc}
 8008f20:	40013c00 	.word	0x40013c00

08008f24 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008f24:	b580      	push	{r7, lr}
 8008f26:	b084      	sub	sp, #16
 8008f28:	af00      	add	r7, sp, #0
 8008f2a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d101      	bne.n	8008f36 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008f32:	2301      	movs	r3, #1
 8008f34:	e12b      	b.n	800918e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008f3c:	b2db      	uxtb	r3, r3
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d106      	bne.n	8008f50 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	2200      	movs	r2, #0
 8008f46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8008f4a:	6878      	ldr	r0, [r7, #4]
 8008f4c:	f7fd fbde 	bl	800670c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	2224      	movs	r2, #36	; 0x24
 8008f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	681a      	ldr	r2, [r3, #0]
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	f022 0201 	bic.w	r2, r2, #1
 8008f66:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	681a      	ldr	r2, [r3, #0]
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008f76:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	681a      	ldr	r2, [r3, #0]
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008f86:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8008f88:	f002 fb9a 	bl	800b6c0 <HAL_RCC_GetPCLK1Freq>
 8008f8c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	685b      	ldr	r3, [r3, #4]
 8008f92:	4a81      	ldr	r2, [pc, #516]	; (8009198 <HAL_I2C_Init+0x274>)
 8008f94:	4293      	cmp	r3, r2
 8008f96:	d807      	bhi.n	8008fa8 <HAL_I2C_Init+0x84>
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	4a80      	ldr	r2, [pc, #512]	; (800919c <HAL_I2C_Init+0x278>)
 8008f9c:	4293      	cmp	r3, r2
 8008f9e:	bf94      	ite	ls
 8008fa0:	2301      	movls	r3, #1
 8008fa2:	2300      	movhi	r3, #0
 8008fa4:	b2db      	uxtb	r3, r3
 8008fa6:	e006      	b.n	8008fb6 <HAL_I2C_Init+0x92>
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	4a7d      	ldr	r2, [pc, #500]	; (80091a0 <HAL_I2C_Init+0x27c>)
 8008fac:	4293      	cmp	r3, r2
 8008fae:	bf94      	ite	ls
 8008fb0:	2301      	movls	r3, #1
 8008fb2:	2300      	movhi	r3, #0
 8008fb4:	b2db      	uxtb	r3, r3
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d001      	beq.n	8008fbe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8008fba:	2301      	movs	r3, #1
 8008fbc:	e0e7      	b.n	800918e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	4a78      	ldr	r2, [pc, #480]	; (80091a4 <HAL_I2C_Init+0x280>)
 8008fc2:	fba2 2303 	umull	r2, r3, r2, r3
 8008fc6:	0c9b      	lsrs	r3, r3, #18
 8008fc8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	685b      	ldr	r3, [r3, #4]
 8008fd0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	68ba      	ldr	r2, [r7, #8]
 8008fda:	430a      	orrs	r2, r1
 8008fdc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	6a1b      	ldr	r3, [r3, #32]
 8008fe4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	685b      	ldr	r3, [r3, #4]
 8008fec:	4a6a      	ldr	r2, [pc, #424]	; (8009198 <HAL_I2C_Init+0x274>)
 8008fee:	4293      	cmp	r3, r2
 8008ff0:	d802      	bhi.n	8008ff8 <HAL_I2C_Init+0xd4>
 8008ff2:	68bb      	ldr	r3, [r7, #8]
 8008ff4:	3301      	adds	r3, #1
 8008ff6:	e009      	b.n	800900c <HAL_I2C_Init+0xe8>
 8008ff8:	68bb      	ldr	r3, [r7, #8]
 8008ffa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8008ffe:	fb02 f303 	mul.w	r3, r2, r3
 8009002:	4a69      	ldr	r2, [pc, #420]	; (80091a8 <HAL_I2C_Init+0x284>)
 8009004:	fba2 2303 	umull	r2, r3, r2, r3
 8009008:	099b      	lsrs	r3, r3, #6
 800900a:	3301      	adds	r3, #1
 800900c:	687a      	ldr	r2, [r7, #4]
 800900e:	6812      	ldr	r2, [r2, #0]
 8009010:	430b      	orrs	r3, r1
 8009012:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	69db      	ldr	r3, [r3, #28]
 800901a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800901e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	685b      	ldr	r3, [r3, #4]
 8009026:	495c      	ldr	r1, [pc, #368]	; (8009198 <HAL_I2C_Init+0x274>)
 8009028:	428b      	cmp	r3, r1
 800902a:	d819      	bhi.n	8009060 <HAL_I2C_Init+0x13c>
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	1e59      	subs	r1, r3, #1
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	685b      	ldr	r3, [r3, #4]
 8009034:	005b      	lsls	r3, r3, #1
 8009036:	fbb1 f3f3 	udiv	r3, r1, r3
 800903a:	1c59      	adds	r1, r3, #1
 800903c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8009040:	400b      	ands	r3, r1
 8009042:	2b00      	cmp	r3, #0
 8009044:	d00a      	beq.n	800905c <HAL_I2C_Init+0x138>
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	1e59      	subs	r1, r3, #1
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	685b      	ldr	r3, [r3, #4]
 800904e:	005b      	lsls	r3, r3, #1
 8009050:	fbb1 f3f3 	udiv	r3, r1, r3
 8009054:	3301      	adds	r3, #1
 8009056:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800905a:	e051      	b.n	8009100 <HAL_I2C_Init+0x1dc>
 800905c:	2304      	movs	r3, #4
 800905e:	e04f      	b.n	8009100 <HAL_I2C_Init+0x1dc>
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	689b      	ldr	r3, [r3, #8]
 8009064:	2b00      	cmp	r3, #0
 8009066:	d111      	bne.n	800908c <HAL_I2C_Init+0x168>
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	1e58      	subs	r0, r3, #1
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	6859      	ldr	r1, [r3, #4]
 8009070:	460b      	mov	r3, r1
 8009072:	005b      	lsls	r3, r3, #1
 8009074:	440b      	add	r3, r1
 8009076:	fbb0 f3f3 	udiv	r3, r0, r3
 800907a:	3301      	adds	r3, #1
 800907c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009080:	2b00      	cmp	r3, #0
 8009082:	bf0c      	ite	eq
 8009084:	2301      	moveq	r3, #1
 8009086:	2300      	movne	r3, #0
 8009088:	b2db      	uxtb	r3, r3
 800908a:	e012      	b.n	80090b2 <HAL_I2C_Init+0x18e>
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	1e58      	subs	r0, r3, #1
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	6859      	ldr	r1, [r3, #4]
 8009094:	460b      	mov	r3, r1
 8009096:	009b      	lsls	r3, r3, #2
 8009098:	440b      	add	r3, r1
 800909a:	0099      	lsls	r1, r3, #2
 800909c:	440b      	add	r3, r1
 800909e:	fbb0 f3f3 	udiv	r3, r0, r3
 80090a2:	3301      	adds	r3, #1
 80090a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	bf0c      	ite	eq
 80090ac:	2301      	moveq	r3, #1
 80090ae:	2300      	movne	r3, #0
 80090b0:	b2db      	uxtb	r3, r3
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d001      	beq.n	80090ba <HAL_I2C_Init+0x196>
 80090b6:	2301      	movs	r3, #1
 80090b8:	e022      	b.n	8009100 <HAL_I2C_Init+0x1dc>
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	689b      	ldr	r3, [r3, #8]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d10e      	bne.n	80090e0 <HAL_I2C_Init+0x1bc>
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	1e58      	subs	r0, r3, #1
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	6859      	ldr	r1, [r3, #4]
 80090ca:	460b      	mov	r3, r1
 80090cc:	005b      	lsls	r3, r3, #1
 80090ce:	440b      	add	r3, r1
 80090d0:	fbb0 f3f3 	udiv	r3, r0, r3
 80090d4:	3301      	adds	r3, #1
 80090d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80090da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80090de:	e00f      	b.n	8009100 <HAL_I2C_Init+0x1dc>
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	1e58      	subs	r0, r3, #1
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	6859      	ldr	r1, [r3, #4]
 80090e8:	460b      	mov	r3, r1
 80090ea:	009b      	lsls	r3, r3, #2
 80090ec:	440b      	add	r3, r1
 80090ee:	0099      	lsls	r1, r3, #2
 80090f0:	440b      	add	r3, r1
 80090f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80090f6:	3301      	adds	r3, #1
 80090f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80090fc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009100:	6879      	ldr	r1, [r7, #4]
 8009102:	6809      	ldr	r1, [r1, #0]
 8009104:	4313      	orrs	r3, r2
 8009106:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	69da      	ldr	r2, [r3, #28]
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	6a1b      	ldr	r3, [r3, #32]
 800911a:	431a      	orrs	r2, r3
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	430a      	orrs	r2, r1
 8009122:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	689b      	ldr	r3, [r3, #8]
 800912a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800912e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8009132:	687a      	ldr	r2, [r7, #4]
 8009134:	6911      	ldr	r1, [r2, #16]
 8009136:	687a      	ldr	r2, [r7, #4]
 8009138:	68d2      	ldr	r2, [r2, #12]
 800913a:	4311      	orrs	r1, r2
 800913c:	687a      	ldr	r2, [r7, #4]
 800913e:	6812      	ldr	r2, [r2, #0]
 8009140:	430b      	orrs	r3, r1
 8009142:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	68db      	ldr	r3, [r3, #12]
 800914a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	695a      	ldr	r2, [r3, #20]
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	699b      	ldr	r3, [r3, #24]
 8009156:	431a      	orrs	r2, r3
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	430a      	orrs	r2, r1
 800915e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	681a      	ldr	r2, [r3, #0]
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	f042 0201 	orr.w	r2, r2, #1
 800916e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	2200      	movs	r2, #0
 8009174:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	2220      	movs	r2, #32
 800917a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	2200      	movs	r2, #0
 8009182:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	2200      	movs	r2, #0
 8009188:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800918c:	2300      	movs	r3, #0
}
 800918e:	4618      	mov	r0, r3
 8009190:	3710      	adds	r7, #16
 8009192:	46bd      	mov	sp, r7
 8009194:	bd80      	pop	{r7, pc}
 8009196:	bf00      	nop
 8009198:	000186a0 	.word	0x000186a0
 800919c:	001e847f 	.word	0x001e847f
 80091a0:	003d08ff 	.word	0x003d08ff
 80091a4:	431bde83 	.word	0x431bde83
 80091a8:	10624dd3 	.word	0x10624dd3

080091ac <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80091ac:	b580      	push	{r7, lr}
 80091ae:	b088      	sub	sp, #32
 80091b0:	af02      	add	r7, sp, #8
 80091b2:	60f8      	str	r0, [r7, #12]
 80091b4:	607a      	str	r2, [r7, #4]
 80091b6:	461a      	mov	r2, r3
 80091b8:	460b      	mov	r3, r1
 80091ba:	817b      	strh	r3, [r7, #10]
 80091bc:	4613      	mov	r3, r2
 80091be:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80091c0:	f7fd fcf8 	bl	8006bb4 <HAL_GetTick>
 80091c4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80091cc:	b2db      	uxtb	r3, r3
 80091ce:	2b20      	cmp	r3, #32
 80091d0:	f040 80e0 	bne.w	8009394 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80091d4:	697b      	ldr	r3, [r7, #20]
 80091d6:	9300      	str	r3, [sp, #0]
 80091d8:	2319      	movs	r3, #25
 80091da:	2201      	movs	r2, #1
 80091dc:	4970      	ldr	r1, [pc, #448]	; (80093a0 <HAL_I2C_Master_Transmit+0x1f4>)
 80091de:	68f8      	ldr	r0, [r7, #12]
 80091e0:	f000 fc58 	bl	8009a94 <I2C_WaitOnFlagUntilTimeout>
 80091e4:	4603      	mov	r3, r0
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d001      	beq.n	80091ee <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80091ea:	2302      	movs	r3, #2
 80091ec:	e0d3      	b.n	8009396 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80091f4:	2b01      	cmp	r3, #1
 80091f6:	d101      	bne.n	80091fc <HAL_I2C_Master_Transmit+0x50>
 80091f8:	2302      	movs	r3, #2
 80091fa:	e0cc      	b.n	8009396 <HAL_I2C_Master_Transmit+0x1ea>
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	2201      	movs	r2, #1
 8009200:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	f003 0301 	and.w	r3, r3, #1
 800920e:	2b01      	cmp	r3, #1
 8009210:	d007      	beq.n	8009222 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	681a      	ldr	r2, [r3, #0]
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	f042 0201 	orr.w	r2, r2, #1
 8009220:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	681a      	ldr	r2, [r3, #0]
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009230:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	2221      	movs	r2, #33	; 0x21
 8009236:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	2210      	movs	r2, #16
 800923e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	2200      	movs	r2, #0
 8009246:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	687a      	ldr	r2, [r7, #4]
 800924c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	893a      	ldrh	r2, [r7, #8]
 8009252:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009258:	b29a      	uxth	r2, r3
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	4a50      	ldr	r2, [pc, #320]	; (80093a4 <HAL_I2C_Master_Transmit+0x1f8>)
 8009262:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8009264:	8979      	ldrh	r1, [r7, #10]
 8009266:	697b      	ldr	r3, [r7, #20]
 8009268:	6a3a      	ldr	r2, [r7, #32]
 800926a:	68f8      	ldr	r0, [r7, #12]
 800926c:	f000 fac2 	bl	80097f4 <I2C_MasterRequestWrite>
 8009270:	4603      	mov	r3, r0
 8009272:	2b00      	cmp	r3, #0
 8009274:	d001      	beq.n	800927a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8009276:	2301      	movs	r3, #1
 8009278:	e08d      	b.n	8009396 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800927a:	2300      	movs	r3, #0
 800927c:	613b      	str	r3, [r7, #16]
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	695b      	ldr	r3, [r3, #20]
 8009284:	613b      	str	r3, [r7, #16]
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	699b      	ldr	r3, [r3, #24]
 800928c:	613b      	str	r3, [r7, #16]
 800928e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8009290:	e066      	b.n	8009360 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009292:	697a      	ldr	r2, [r7, #20]
 8009294:	6a39      	ldr	r1, [r7, #32]
 8009296:	68f8      	ldr	r0, [r7, #12]
 8009298:	f000 fcd2 	bl	8009c40 <I2C_WaitOnTXEFlagUntilTimeout>
 800929c:	4603      	mov	r3, r0
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d00d      	beq.n	80092be <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092a6:	2b04      	cmp	r3, #4
 80092a8:	d107      	bne.n	80092ba <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	681a      	ldr	r2, [r3, #0]
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80092b8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80092ba:	2301      	movs	r3, #1
 80092bc:	e06b      	b.n	8009396 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092c2:	781a      	ldrb	r2, [r3, #0]
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092ce:	1c5a      	adds	r2, r3, #1
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80092d8:	b29b      	uxth	r3, r3
 80092da:	3b01      	subs	r3, #1
 80092dc:	b29a      	uxth	r2, r3
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80092e6:	3b01      	subs	r3, #1
 80092e8:	b29a      	uxth	r2, r3
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	695b      	ldr	r3, [r3, #20]
 80092f4:	f003 0304 	and.w	r3, r3, #4
 80092f8:	2b04      	cmp	r3, #4
 80092fa:	d11b      	bne.n	8009334 <HAL_I2C_Master_Transmit+0x188>
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009300:	2b00      	cmp	r3, #0
 8009302:	d017      	beq.n	8009334 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009308:	781a      	ldrb	r2, [r3, #0]
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009314:	1c5a      	adds	r2, r3, #1
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800931e:	b29b      	uxth	r3, r3
 8009320:	3b01      	subs	r3, #1
 8009322:	b29a      	uxth	r2, r3
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800932c:	3b01      	subs	r3, #1
 800932e:	b29a      	uxth	r2, r3
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009334:	697a      	ldr	r2, [r7, #20]
 8009336:	6a39      	ldr	r1, [r7, #32]
 8009338:	68f8      	ldr	r0, [r7, #12]
 800933a:	f000 fcc2 	bl	8009cc2 <I2C_WaitOnBTFFlagUntilTimeout>
 800933e:	4603      	mov	r3, r0
 8009340:	2b00      	cmp	r3, #0
 8009342:	d00d      	beq.n	8009360 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009348:	2b04      	cmp	r3, #4
 800934a:	d107      	bne.n	800935c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	681a      	ldr	r2, [r3, #0]
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800935a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800935c:	2301      	movs	r3, #1
 800935e:	e01a      	b.n	8009396 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009364:	2b00      	cmp	r3, #0
 8009366:	d194      	bne.n	8009292 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	681a      	ldr	r2, [r3, #0]
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009376:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	2220      	movs	r2, #32
 800937c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	2200      	movs	r2, #0
 8009384:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	2200      	movs	r2, #0
 800938c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8009390:	2300      	movs	r3, #0
 8009392:	e000      	b.n	8009396 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8009394:	2302      	movs	r3, #2
  }
}
 8009396:	4618      	mov	r0, r3
 8009398:	3718      	adds	r7, #24
 800939a:	46bd      	mov	sp, r7
 800939c:	bd80      	pop	{r7, pc}
 800939e:	bf00      	nop
 80093a0:	00100002 	.word	0x00100002
 80093a4:	ffff0000 	.word	0xffff0000

080093a8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80093a8:	b580      	push	{r7, lr}
 80093aa:	b08c      	sub	sp, #48	; 0x30
 80093ac:	af02      	add	r7, sp, #8
 80093ae:	60f8      	str	r0, [r7, #12]
 80093b0:	607a      	str	r2, [r7, #4]
 80093b2:	461a      	mov	r2, r3
 80093b4:	460b      	mov	r3, r1
 80093b6:	817b      	strh	r3, [r7, #10]
 80093b8:	4613      	mov	r3, r2
 80093ba:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80093bc:	f7fd fbfa 	bl	8006bb4 <HAL_GetTick>
 80093c0:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80093c8:	b2db      	uxtb	r3, r3
 80093ca:	2b20      	cmp	r3, #32
 80093cc:	f040 820b 	bne.w	80097e6 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80093d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093d2:	9300      	str	r3, [sp, #0]
 80093d4:	2319      	movs	r3, #25
 80093d6:	2201      	movs	r2, #1
 80093d8:	497c      	ldr	r1, [pc, #496]	; (80095cc <HAL_I2C_Master_Receive+0x224>)
 80093da:	68f8      	ldr	r0, [r7, #12]
 80093dc:	f000 fb5a 	bl	8009a94 <I2C_WaitOnFlagUntilTimeout>
 80093e0:	4603      	mov	r3, r0
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d001      	beq.n	80093ea <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80093e6:	2302      	movs	r3, #2
 80093e8:	e1fe      	b.n	80097e8 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80093f0:	2b01      	cmp	r3, #1
 80093f2:	d101      	bne.n	80093f8 <HAL_I2C_Master_Receive+0x50>
 80093f4:	2302      	movs	r3, #2
 80093f6:	e1f7      	b.n	80097e8 <HAL_I2C_Master_Receive+0x440>
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	2201      	movs	r2, #1
 80093fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	f003 0301 	and.w	r3, r3, #1
 800940a:	2b01      	cmp	r3, #1
 800940c:	d007      	beq.n	800941e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	681a      	ldr	r2, [r3, #0]
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	f042 0201 	orr.w	r2, r2, #1
 800941c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	681a      	ldr	r2, [r3, #0]
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800942c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	2222      	movs	r2, #34	; 0x22
 8009432:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	2210      	movs	r2, #16
 800943a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	2200      	movs	r2, #0
 8009442:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	687a      	ldr	r2, [r7, #4]
 8009448:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	893a      	ldrh	r2, [r7, #8]
 800944e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009454:	b29a      	uxth	r2, r3
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	4a5c      	ldr	r2, [pc, #368]	; (80095d0 <HAL_I2C_Master_Receive+0x228>)
 800945e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8009460:	8979      	ldrh	r1, [r7, #10]
 8009462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009464:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009466:	68f8      	ldr	r0, [r7, #12]
 8009468:	f000 fa46 	bl	80098f8 <I2C_MasterRequestRead>
 800946c:	4603      	mov	r3, r0
 800946e:	2b00      	cmp	r3, #0
 8009470:	d001      	beq.n	8009476 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8009472:	2301      	movs	r3, #1
 8009474:	e1b8      	b.n	80097e8 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800947a:	2b00      	cmp	r3, #0
 800947c:	d113      	bne.n	80094a6 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800947e:	2300      	movs	r3, #0
 8009480:	623b      	str	r3, [r7, #32]
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	695b      	ldr	r3, [r3, #20]
 8009488:	623b      	str	r3, [r7, #32]
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	699b      	ldr	r3, [r3, #24]
 8009490:	623b      	str	r3, [r7, #32]
 8009492:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	681a      	ldr	r2, [r3, #0]
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80094a2:	601a      	str	r2, [r3, #0]
 80094a4:	e18c      	b.n	80097c0 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80094aa:	2b01      	cmp	r3, #1
 80094ac:	d11b      	bne.n	80094e6 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	681a      	ldr	r2, [r3, #0]
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80094bc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80094be:	2300      	movs	r3, #0
 80094c0:	61fb      	str	r3, [r7, #28]
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	695b      	ldr	r3, [r3, #20]
 80094c8:	61fb      	str	r3, [r7, #28]
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	699b      	ldr	r3, [r3, #24]
 80094d0:	61fb      	str	r3, [r7, #28]
 80094d2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	681a      	ldr	r2, [r3, #0]
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80094e2:	601a      	str	r2, [r3, #0]
 80094e4:	e16c      	b.n	80097c0 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80094ea:	2b02      	cmp	r3, #2
 80094ec:	d11b      	bne.n	8009526 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	681a      	ldr	r2, [r3, #0]
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80094fc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	681a      	ldr	r2, [r3, #0]
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800950c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800950e:	2300      	movs	r3, #0
 8009510:	61bb      	str	r3, [r7, #24]
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	695b      	ldr	r3, [r3, #20]
 8009518:	61bb      	str	r3, [r7, #24]
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	699b      	ldr	r3, [r3, #24]
 8009520:	61bb      	str	r3, [r7, #24]
 8009522:	69bb      	ldr	r3, [r7, #24]
 8009524:	e14c      	b.n	80097c0 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	681a      	ldr	r2, [r3, #0]
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009534:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009536:	2300      	movs	r3, #0
 8009538:	617b      	str	r3, [r7, #20]
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	695b      	ldr	r3, [r3, #20]
 8009540:	617b      	str	r3, [r7, #20]
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	699b      	ldr	r3, [r3, #24]
 8009548:	617b      	str	r3, [r7, #20]
 800954a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800954c:	e138      	b.n	80097c0 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009552:	2b03      	cmp	r3, #3
 8009554:	f200 80f1 	bhi.w	800973a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800955c:	2b01      	cmp	r3, #1
 800955e:	d123      	bne.n	80095a8 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009560:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009562:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009564:	68f8      	ldr	r0, [r7, #12]
 8009566:	f000 fbed 	bl	8009d44 <I2C_WaitOnRXNEFlagUntilTimeout>
 800956a:	4603      	mov	r3, r0
 800956c:	2b00      	cmp	r3, #0
 800956e:	d001      	beq.n	8009574 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8009570:	2301      	movs	r3, #1
 8009572:	e139      	b.n	80097e8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	691a      	ldr	r2, [r3, #16]
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800957e:	b2d2      	uxtb	r2, r2
 8009580:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009586:	1c5a      	adds	r2, r3, #1
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009590:	3b01      	subs	r3, #1
 8009592:	b29a      	uxth	r2, r3
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800959c:	b29b      	uxth	r3, r3
 800959e:	3b01      	subs	r3, #1
 80095a0:	b29a      	uxth	r2, r3
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80095a6:	e10b      	b.n	80097c0 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80095ac:	2b02      	cmp	r3, #2
 80095ae:	d14e      	bne.n	800964e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80095b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095b2:	9300      	str	r3, [sp, #0]
 80095b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095b6:	2200      	movs	r2, #0
 80095b8:	4906      	ldr	r1, [pc, #24]	; (80095d4 <HAL_I2C_Master_Receive+0x22c>)
 80095ba:	68f8      	ldr	r0, [r7, #12]
 80095bc:	f000 fa6a 	bl	8009a94 <I2C_WaitOnFlagUntilTimeout>
 80095c0:	4603      	mov	r3, r0
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d008      	beq.n	80095d8 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80095c6:	2301      	movs	r3, #1
 80095c8:	e10e      	b.n	80097e8 <HAL_I2C_Master_Receive+0x440>
 80095ca:	bf00      	nop
 80095cc:	00100002 	.word	0x00100002
 80095d0:	ffff0000 	.word	0xffff0000
 80095d4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	681a      	ldr	r2, [r3, #0]
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80095e6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	691a      	ldr	r2, [r3, #16]
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095f2:	b2d2      	uxtb	r2, r2
 80095f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095fa:	1c5a      	adds	r2, r3, #1
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009604:	3b01      	subs	r3, #1
 8009606:	b29a      	uxth	r2, r3
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009610:	b29b      	uxth	r3, r3
 8009612:	3b01      	subs	r3, #1
 8009614:	b29a      	uxth	r2, r3
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	691a      	ldr	r2, [r3, #16]
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009624:	b2d2      	uxtb	r2, r2
 8009626:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800962c:	1c5a      	adds	r2, r3, #1
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009636:	3b01      	subs	r3, #1
 8009638:	b29a      	uxth	r2, r3
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009642:	b29b      	uxth	r3, r3
 8009644:	3b01      	subs	r3, #1
 8009646:	b29a      	uxth	r2, r3
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800964c:	e0b8      	b.n	80097c0 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800964e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009650:	9300      	str	r3, [sp, #0]
 8009652:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009654:	2200      	movs	r2, #0
 8009656:	4966      	ldr	r1, [pc, #408]	; (80097f0 <HAL_I2C_Master_Receive+0x448>)
 8009658:	68f8      	ldr	r0, [r7, #12]
 800965a:	f000 fa1b 	bl	8009a94 <I2C_WaitOnFlagUntilTimeout>
 800965e:	4603      	mov	r3, r0
 8009660:	2b00      	cmp	r3, #0
 8009662:	d001      	beq.n	8009668 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8009664:	2301      	movs	r3, #1
 8009666:	e0bf      	b.n	80097e8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	681a      	ldr	r2, [r3, #0]
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009676:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	691a      	ldr	r2, [r3, #16]
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009682:	b2d2      	uxtb	r2, r2
 8009684:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800968a:	1c5a      	adds	r2, r3, #1
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009694:	3b01      	subs	r3, #1
 8009696:	b29a      	uxth	r2, r3
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80096a0:	b29b      	uxth	r3, r3
 80096a2:	3b01      	subs	r3, #1
 80096a4:	b29a      	uxth	r2, r3
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80096aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096ac:	9300      	str	r3, [sp, #0]
 80096ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096b0:	2200      	movs	r2, #0
 80096b2:	494f      	ldr	r1, [pc, #316]	; (80097f0 <HAL_I2C_Master_Receive+0x448>)
 80096b4:	68f8      	ldr	r0, [r7, #12]
 80096b6:	f000 f9ed 	bl	8009a94 <I2C_WaitOnFlagUntilTimeout>
 80096ba:	4603      	mov	r3, r0
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d001      	beq.n	80096c4 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80096c0:	2301      	movs	r3, #1
 80096c2:	e091      	b.n	80097e8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	681a      	ldr	r2, [r3, #0]
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80096d2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	691a      	ldr	r2, [r3, #16]
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096de:	b2d2      	uxtb	r2, r2
 80096e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096e6:	1c5a      	adds	r2, r3, #1
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80096f0:	3b01      	subs	r3, #1
 80096f2:	b29a      	uxth	r2, r3
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80096fc:	b29b      	uxth	r3, r3
 80096fe:	3b01      	subs	r3, #1
 8009700:	b29a      	uxth	r2, r3
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	691a      	ldr	r2, [r3, #16]
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009710:	b2d2      	uxtb	r2, r2
 8009712:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009718:	1c5a      	adds	r2, r3, #1
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009722:	3b01      	subs	r3, #1
 8009724:	b29a      	uxth	r2, r3
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800972e:	b29b      	uxth	r3, r3
 8009730:	3b01      	subs	r3, #1
 8009732:	b29a      	uxth	r2, r3
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009738:	e042      	b.n	80097c0 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800973a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800973c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800973e:	68f8      	ldr	r0, [r7, #12]
 8009740:	f000 fb00 	bl	8009d44 <I2C_WaitOnRXNEFlagUntilTimeout>
 8009744:	4603      	mov	r3, r0
 8009746:	2b00      	cmp	r3, #0
 8009748:	d001      	beq.n	800974e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800974a:	2301      	movs	r3, #1
 800974c:	e04c      	b.n	80097e8 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	691a      	ldr	r2, [r3, #16]
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009758:	b2d2      	uxtb	r2, r2
 800975a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009760:	1c5a      	adds	r2, r3, #1
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800976a:	3b01      	subs	r3, #1
 800976c:	b29a      	uxth	r2, r3
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009776:	b29b      	uxth	r3, r3
 8009778:	3b01      	subs	r3, #1
 800977a:	b29a      	uxth	r2, r3
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	695b      	ldr	r3, [r3, #20]
 8009786:	f003 0304 	and.w	r3, r3, #4
 800978a:	2b04      	cmp	r3, #4
 800978c:	d118      	bne.n	80097c0 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	691a      	ldr	r2, [r3, #16]
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009798:	b2d2      	uxtb	r2, r2
 800979a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097a0:	1c5a      	adds	r2, r3, #1
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80097aa:	3b01      	subs	r3, #1
 80097ac:	b29a      	uxth	r2, r3
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80097b6:	b29b      	uxth	r3, r3
 80097b8:	3b01      	subs	r3, #1
 80097ba:	b29a      	uxth	r2, r3
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	f47f aec2 	bne.w	800954e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	2220      	movs	r2, #32
 80097ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	2200      	movs	r2, #0
 80097d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	2200      	movs	r2, #0
 80097de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80097e2:	2300      	movs	r3, #0
 80097e4:	e000      	b.n	80097e8 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 80097e6:	2302      	movs	r3, #2
  }
}
 80097e8:	4618      	mov	r0, r3
 80097ea:	3728      	adds	r7, #40	; 0x28
 80097ec:	46bd      	mov	sp, r7
 80097ee:	bd80      	pop	{r7, pc}
 80097f0:	00010004 	.word	0x00010004

080097f4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b088      	sub	sp, #32
 80097f8:	af02      	add	r7, sp, #8
 80097fa:	60f8      	str	r0, [r7, #12]
 80097fc:	607a      	str	r2, [r7, #4]
 80097fe:	603b      	str	r3, [r7, #0]
 8009800:	460b      	mov	r3, r1
 8009802:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009808:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800980a:	697b      	ldr	r3, [r7, #20]
 800980c:	2b08      	cmp	r3, #8
 800980e:	d006      	beq.n	800981e <I2C_MasterRequestWrite+0x2a>
 8009810:	697b      	ldr	r3, [r7, #20]
 8009812:	2b01      	cmp	r3, #1
 8009814:	d003      	beq.n	800981e <I2C_MasterRequestWrite+0x2a>
 8009816:	697b      	ldr	r3, [r7, #20]
 8009818:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800981c:	d108      	bne.n	8009830 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	681a      	ldr	r2, [r3, #0]
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800982c:	601a      	str	r2, [r3, #0]
 800982e:	e00b      	b.n	8009848 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009834:	2b12      	cmp	r3, #18
 8009836:	d107      	bne.n	8009848 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	681a      	ldr	r2, [r3, #0]
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009846:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009848:	683b      	ldr	r3, [r7, #0]
 800984a:	9300      	str	r3, [sp, #0]
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	2200      	movs	r2, #0
 8009850:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009854:	68f8      	ldr	r0, [r7, #12]
 8009856:	f000 f91d 	bl	8009a94 <I2C_WaitOnFlagUntilTimeout>
 800985a:	4603      	mov	r3, r0
 800985c:	2b00      	cmp	r3, #0
 800985e:	d00d      	beq.n	800987c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800986a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800986e:	d103      	bne.n	8009878 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009876:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8009878:	2303      	movs	r3, #3
 800987a:	e035      	b.n	80098e8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	691b      	ldr	r3, [r3, #16]
 8009880:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009884:	d108      	bne.n	8009898 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009886:	897b      	ldrh	r3, [r7, #10]
 8009888:	b2db      	uxtb	r3, r3
 800988a:	461a      	mov	r2, r3
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8009894:	611a      	str	r2, [r3, #16]
 8009896:	e01b      	b.n	80098d0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8009898:	897b      	ldrh	r3, [r7, #10]
 800989a:	11db      	asrs	r3, r3, #7
 800989c:	b2db      	uxtb	r3, r3
 800989e:	f003 0306 	and.w	r3, r3, #6
 80098a2:	b2db      	uxtb	r3, r3
 80098a4:	f063 030f 	orn	r3, r3, #15
 80098a8:	b2da      	uxtb	r2, r3
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80098b0:	683b      	ldr	r3, [r7, #0]
 80098b2:	687a      	ldr	r2, [r7, #4]
 80098b4:	490e      	ldr	r1, [pc, #56]	; (80098f0 <I2C_MasterRequestWrite+0xfc>)
 80098b6:	68f8      	ldr	r0, [r7, #12]
 80098b8:	f000 f943 	bl	8009b42 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80098bc:	4603      	mov	r3, r0
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d001      	beq.n	80098c6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80098c2:	2301      	movs	r3, #1
 80098c4:	e010      	b.n	80098e8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80098c6:	897b      	ldrh	r3, [r7, #10]
 80098c8:	b2da      	uxtb	r2, r3
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80098d0:	683b      	ldr	r3, [r7, #0]
 80098d2:	687a      	ldr	r2, [r7, #4]
 80098d4:	4907      	ldr	r1, [pc, #28]	; (80098f4 <I2C_MasterRequestWrite+0x100>)
 80098d6:	68f8      	ldr	r0, [r7, #12]
 80098d8:	f000 f933 	bl	8009b42 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80098dc:	4603      	mov	r3, r0
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d001      	beq.n	80098e6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80098e2:	2301      	movs	r3, #1
 80098e4:	e000      	b.n	80098e8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80098e6:	2300      	movs	r3, #0
}
 80098e8:	4618      	mov	r0, r3
 80098ea:	3718      	adds	r7, #24
 80098ec:	46bd      	mov	sp, r7
 80098ee:	bd80      	pop	{r7, pc}
 80098f0:	00010008 	.word	0x00010008
 80098f4:	00010002 	.word	0x00010002

080098f8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80098f8:	b580      	push	{r7, lr}
 80098fa:	b088      	sub	sp, #32
 80098fc:	af02      	add	r7, sp, #8
 80098fe:	60f8      	str	r0, [r7, #12]
 8009900:	607a      	str	r2, [r7, #4]
 8009902:	603b      	str	r3, [r7, #0]
 8009904:	460b      	mov	r3, r1
 8009906:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800990c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	681a      	ldr	r2, [r3, #0]
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800991c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800991e:	697b      	ldr	r3, [r7, #20]
 8009920:	2b08      	cmp	r3, #8
 8009922:	d006      	beq.n	8009932 <I2C_MasterRequestRead+0x3a>
 8009924:	697b      	ldr	r3, [r7, #20]
 8009926:	2b01      	cmp	r3, #1
 8009928:	d003      	beq.n	8009932 <I2C_MasterRequestRead+0x3a>
 800992a:	697b      	ldr	r3, [r7, #20]
 800992c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009930:	d108      	bne.n	8009944 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	681a      	ldr	r2, [r3, #0]
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009940:	601a      	str	r2, [r3, #0]
 8009942:	e00b      	b.n	800995c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009948:	2b11      	cmp	r3, #17
 800994a:	d107      	bne.n	800995c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	681a      	ldr	r2, [r3, #0]
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800995a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800995c:	683b      	ldr	r3, [r7, #0]
 800995e:	9300      	str	r3, [sp, #0]
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	2200      	movs	r2, #0
 8009964:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009968:	68f8      	ldr	r0, [r7, #12]
 800996a:	f000 f893 	bl	8009a94 <I2C_WaitOnFlagUntilTimeout>
 800996e:	4603      	mov	r3, r0
 8009970:	2b00      	cmp	r3, #0
 8009972:	d00d      	beq.n	8009990 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800997e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009982:	d103      	bne.n	800998c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	f44f 7200 	mov.w	r2, #512	; 0x200
 800998a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800998c:	2303      	movs	r3, #3
 800998e:	e079      	b.n	8009a84 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	691b      	ldr	r3, [r3, #16]
 8009994:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009998:	d108      	bne.n	80099ac <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800999a:	897b      	ldrh	r3, [r7, #10]
 800999c:	b2db      	uxtb	r3, r3
 800999e:	f043 0301 	orr.w	r3, r3, #1
 80099a2:	b2da      	uxtb	r2, r3
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	611a      	str	r2, [r3, #16]
 80099aa:	e05f      	b.n	8009a6c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80099ac:	897b      	ldrh	r3, [r7, #10]
 80099ae:	11db      	asrs	r3, r3, #7
 80099b0:	b2db      	uxtb	r3, r3
 80099b2:	f003 0306 	and.w	r3, r3, #6
 80099b6:	b2db      	uxtb	r3, r3
 80099b8:	f063 030f 	orn	r3, r3, #15
 80099bc:	b2da      	uxtb	r2, r3
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80099c4:	683b      	ldr	r3, [r7, #0]
 80099c6:	687a      	ldr	r2, [r7, #4]
 80099c8:	4930      	ldr	r1, [pc, #192]	; (8009a8c <I2C_MasterRequestRead+0x194>)
 80099ca:	68f8      	ldr	r0, [r7, #12]
 80099cc:	f000 f8b9 	bl	8009b42 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80099d0:	4603      	mov	r3, r0
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d001      	beq.n	80099da <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80099d6:	2301      	movs	r3, #1
 80099d8:	e054      	b.n	8009a84 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80099da:	897b      	ldrh	r3, [r7, #10]
 80099dc:	b2da      	uxtb	r2, r3
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80099e4:	683b      	ldr	r3, [r7, #0]
 80099e6:	687a      	ldr	r2, [r7, #4]
 80099e8:	4929      	ldr	r1, [pc, #164]	; (8009a90 <I2C_MasterRequestRead+0x198>)
 80099ea:	68f8      	ldr	r0, [r7, #12]
 80099ec:	f000 f8a9 	bl	8009b42 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80099f0:	4603      	mov	r3, r0
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d001      	beq.n	80099fa <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80099f6:	2301      	movs	r3, #1
 80099f8:	e044      	b.n	8009a84 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80099fa:	2300      	movs	r3, #0
 80099fc:	613b      	str	r3, [r7, #16]
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	695b      	ldr	r3, [r3, #20]
 8009a04:	613b      	str	r3, [r7, #16]
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	699b      	ldr	r3, [r3, #24]
 8009a0c:	613b      	str	r3, [r7, #16]
 8009a0e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	681a      	ldr	r2, [r3, #0]
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009a1e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009a20:	683b      	ldr	r3, [r7, #0]
 8009a22:	9300      	str	r3, [sp, #0]
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	2200      	movs	r2, #0
 8009a28:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009a2c:	68f8      	ldr	r0, [r7, #12]
 8009a2e:	f000 f831 	bl	8009a94 <I2C_WaitOnFlagUntilTimeout>
 8009a32:	4603      	mov	r3, r0
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d00d      	beq.n	8009a54 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009a42:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009a46:	d103      	bne.n	8009a50 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009a4e:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8009a50:	2303      	movs	r3, #3
 8009a52:	e017      	b.n	8009a84 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8009a54:	897b      	ldrh	r3, [r7, #10]
 8009a56:	11db      	asrs	r3, r3, #7
 8009a58:	b2db      	uxtb	r3, r3
 8009a5a:	f003 0306 	and.w	r3, r3, #6
 8009a5e:	b2db      	uxtb	r3, r3
 8009a60:	f063 030e 	orn	r3, r3, #14
 8009a64:	b2da      	uxtb	r2, r3
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009a6c:	683b      	ldr	r3, [r7, #0]
 8009a6e:	687a      	ldr	r2, [r7, #4]
 8009a70:	4907      	ldr	r1, [pc, #28]	; (8009a90 <I2C_MasterRequestRead+0x198>)
 8009a72:	68f8      	ldr	r0, [r7, #12]
 8009a74:	f000 f865 	bl	8009b42 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009a78:	4603      	mov	r3, r0
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d001      	beq.n	8009a82 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8009a7e:	2301      	movs	r3, #1
 8009a80:	e000      	b.n	8009a84 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8009a82:	2300      	movs	r3, #0
}
 8009a84:	4618      	mov	r0, r3
 8009a86:	3718      	adds	r7, #24
 8009a88:	46bd      	mov	sp, r7
 8009a8a:	bd80      	pop	{r7, pc}
 8009a8c:	00010008 	.word	0x00010008
 8009a90:	00010002 	.word	0x00010002

08009a94 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8009a94:	b580      	push	{r7, lr}
 8009a96:	b084      	sub	sp, #16
 8009a98:	af00      	add	r7, sp, #0
 8009a9a:	60f8      	str	r0, [r7, #12]
 8009a9c:	60b9      	str	r1, [r7, #8]
 8009a9e:	603b      	str	r3, [r7, #0]
 8009aa0:	4613      	mov	r3, r2
 8009aa2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009aa4:	e025      	b.n	8009af2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009aa6:	683b      	ldr	r3, [r7, #0]
 8009aa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009aac:	d021      	beq.n	8009af2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009aae:	f7fd f881 	bl	8006bb4 <HAL_GetTick>
 8009ab2:	4602      	mov	r2, r0
 8009ab4:	69bb      	ldr	r3, [r7, #24]
 8009ab6:	1ad3      	subs	r3, r2, r3
 8009ab8:	683a      	ldr	r2, [r7, #0]
 8009aba:	429a      	cmp	r2, r3
 8009abc:	d302      	bcc.n	8009ac4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8009abe:	683b      	ldr	r3, [r7, #0]
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d116      	bne.n	8009af2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	2200      	movs	r2, #0
 8009ac8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	2220      	movs	r2, #32
 8009ace:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	2200      	movs	r2, #0
 8009ad6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ade:	f043 0220 	orr.w	r2, r3, #32
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	2200      	movs	r2, #0
 8009aea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009aee:	2301      	movs	r3, #1
 8009af0:	e023      	b.n	8009b3a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009af2:	68bb      	ldr	r3, [r7, #8]
 8009af4:	0c1b      	lsrs	r3, r3, #16
 8009af6:	b2db      	uxtb	r3, r3
 8009af8:	2b01      	cmp	r3, #1
 8009afa:	d10d      	bne.n	8009b18 <I2C_WaitOnFlagUntilTimeout+0x84>
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	695b      	ldr	r3, [r3, #20]
 8009b02:	43da      	mvns	r2, r3
 8009b04:	68bb      	ldr	r3, [r7, #8]
 8009b06:	4013      	ands	r3, r2
 8009b08:	b29b      	uxth	r3, r3
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	bf0c      	ite	eq
 8009b0e:	2301      	moveq	r3, #1
 8009b10:	2300      	movne	r3, #0
 8009b12:	b2db      	uxtb	r3, r3
 8009b14:	461a      	mov	r2, r3
 8009b16:	e00c      	b.n	8009b32 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	699b      	ldr	r3, [r3, #24]
 8009b1e:	43da      	mvns	r2, r3
 8009b20:	68bb      	ldr	r3, [r7, #8]
 8009b22:	4013      	ands	r3, r2
 8009b24:	b29b      	uxth	r3, r3
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	bf0c      	ite	eq
 8009b2a:	2301      	moveq	r3, #1
 8009b2c:	2300      	movne	r3, #0
 8009b2e:	b2db      	uxtb	r3, r3
 8009b30:	461a      	mov	r2, r3
 8009b32:	79fb      	ldrb	r3, [r7, #7]
 8009b34:	429a      	cmp	r2, r3
 8009b36:	d0b6      	beq.n	8009aa6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009b38:	2300      	movs	r3, #0
}
 8009b3a:	4618      	mov	r0, r3
 8009b3c:	3710      	adds	r7, #16
 8009b3e:	46bd      	mov	sp, r7
 8009b40:	bd80      	pop	{r7, pc}

08009b42 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8009b42:	b580      	push	{r7, lr}
 8009b44:	b084      	sub	sp, #16
 8009b46:	af00      	add	r7, sp, #0
 8009b48:	60f8      	str	r0, [r7, #12]
 8009b4a:	60b9      	str	r1, [r7, #8]
 8009b4c:	607a      	str	r2, [r7, #4]
 8009b4e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009b50:	e051      	b.n	8009bf6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	695b      	ldr	r3, [r3, #20]
 8009b58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009b5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009b60:	d123      	bne.n	8009baa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	681a      	ldr	r2, [r3, #0]
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009b70:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009b7a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	2200      	movs	r2, #0
 8009b80:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	2220      	movs	r2, #32
 8009b86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	2200      	movs	r2, #0
 8009b8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b96:	f043 0204 	orr.w	r2, r3, #4
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	2200      	movs	r2, #0
 8009ba2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009ba6:	2301      	movs	r3, #1
 8009ba8:	e046      	b.n	8009c38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bb0:	d021      	beq.n	8009bf6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009bb2:	f7fc ffff 	bl	8006bb4 <HAL_GetTick>
 8009bb6:	4602      	mov	r2, r0
 8009bb8:	683b      	ldr	r3, [r7, #0]
 8009bba:	1ad3      	subs	r3, r2, r3
 8009bbc:	687a      	ldr	r2, [r7, #4]
 8009bbe:	429a      	cmp	r2, r3
 8009bc0:	d302      	bcc.n	8009bc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d116      	bne.n	8009bf6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	2200      	movs	r2, #0
 8009bcc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	2220      	movs	r2, #32
 8009bd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	2200      	movs	r2, #0
 8009bda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009be2:	f043 0220 	orr.w	r2, r3, #32
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	2200      	movs	r2, #0
 8009bee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009bf2:	2301      	movs	r3, #1
 8009bf4:	e020      	b.n	8009c38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009bf6:	68bb      	ldr	r3, [r7, #8]
 8009bf8:	0c1b      	lsrs	r3, r3, #16
 8009bfa:	b2db      	uxtb	r3, r3
 8009bfc:	2b01      	cmp	r3, #1
 8009bfe:	d10c      	bne.n	8009c1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	695b      	ldr	r3, [r3, #20]
 8009c06:	43da      	mvns	r2, r3
 8009c08:	68bb      	ldr	r3, [r7, #8]
 8009c0a:	4013      	ands	r3, r2
 8009c0c:	b29b      	uxth	r3, r3
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	bf14      	ite	ne
 8009c12:	2301      	movne	r3, #1
 8009c14:	2300      	moveq	r3, #0
 8009c16:	b2db      	uxtb	r3, r3
 8009c18:	e00b      	b.n	8009c32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	699b      	ldr	r3, [r3, #24]
 8009c20:	43da      	mvns	r2, r3
 8009c22:	68bb      	ldr	r3, [r7, #8]
 8009c24:	4013      	ands	r3, r2
 8009c26:	b29b      	uxth	r3, r3
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	bf14      	ite	ne
 8009c2c:	2301      	movne	r3, #1
 8009c2e:	2300      	moveq	r3, #0
 8009c30:	b2db      	uxtb	r3, r3
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d18d      	bne.n	8009b52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8009c36:	2300      	movs	r3, #0
}
 8009c38:	4618      	mov	r0, r3
 8009c3a:	3710      	adds	r7, #16
 8009c3c:	46bd      	mov	sp, r7
 8009c3e:	bd80      	pop	{r7, pc}

08009c40 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009c40:	b580      	push	{r7, lr}
 8009c42:	b084      	sub	sp, #16
 8009c44:	af00      	add	r7, sp, #0
 8009c46:	60f8      	str	r0, [r7, #12]
 8009c48:	60b9      	str	r1, [r7, #8]
 8009c4a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009c4c:	e02d      	b.n	8009caa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009c4e:	68f8      	ldr	r0, [r7, #12]
 8009c50:	f000 f8ce 	bl	8009df0 <I2C_IsAcknowledgeFailed>
 8009c54:	4603      	mov	r3, r0
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d001      	beq.n	8009c5e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009c5a:	2301      	movs	r3, #1
 8009c5c:	e02d      	b.n	8009cba <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009c5e:	68bb      	ldr	r3, [r7, #8]
 8009c60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c64:	d021      	beq.n	8009caa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009c66:	f7fc ffa5 	bl	8006bb4 <HAL_GetTick>
 8009c6a:	4602      	mov	r2, r0
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	1ad3      	subs	r3, r2, r3
 8009c70:	68ba      	ldr	r2, [r7, #8]
 8009c72:	429a      	cmp	r2, r3
 8009c74:	d302      	bcc.n	8009c7c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8009c76:	68bb      	ldr	r3, [r7, #8]
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d116      	bne.n	8009caa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	2200      	movs	r2, #0
 8009c80:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	2220      	movs	r2, #32
 8009c86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	2200      	movs	r2, #0
 8009c8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c96:	f043 0220 	orr.w	r2, r3, #32
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	2200      	movs	r2, #0
 8009ca2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009ca6:	2301      	movs	r3, #1
 8009ca8:	e007      	b.n	8009cba <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	695b      	ldr	r3, [r3, #20]
 8009cb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009cb4:	2b80      	cmp	r3, #128	; 0x80
 8009cb6:	d1ca      	bne.n	8009c4e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009cb8:	2300      	movs	r3, #0
}
 8009cba:	4618      	mov	r0, r3
 8009cbc:	3710      	adds	r7, #16
 8009cbe:	46bd      	mov	sp, r7
 8009cc0:	bd80      	pop	{r7, pc}

08009cc2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009cc2:	b580      	push	{r7, lr}
 8009cc4:	b084      	sub	sp, #16
 8009cc6:	af00      	add	r7, sp, #0
 8009cc8:	60f8      	str	r0, [r7, #12]
 8009cca:	60b9      	str	r1, [r7, #8]
 8009ccc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009cce:	e02d      	b.n	8009d2c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009cd0:	68f8      	ldr	r0, [r7, #12]
 8009cd2:	f000 f88d 	bl	8009df0 <I2C_IsAcknowledgeFailed>
 8009cd6:	4603      	mov	r3, r0
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d001      	beq.n	8009ce0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009cdc:	2301      	movs	r3, #1
 8009cde:	e02d      	b.n	8009d3c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009ce0:	68bb      	ldr	r3, [r7, #8]
 8009ce2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ce6:	d021      	beq.n	8009d2c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009ce8:	f7fc ff64 	bl	8006bb4 <HAL_GetTick>
 8009cec:	4602      	mov	r2, r0
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	1ad3      	subs	r3, r2, r3
 8009cf2:	68ba      	ldr	r2, [r7, #8]
 8009cf4:	429a      	cmp	r2, r3
 8009cf6:	d302      	bcc.n	8009cfe <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8009cf8:	68bb      	ldr	r3, [r7, #8]
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d116      	bne.n	8009d2c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	2200      	movs	r2, #0
 8009d02:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	2220      	movs	r2, #32
 8009d08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	2200      	movs	r2, #0
 8009d10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d18:	f043 0220 	orr.w	r2, r3, #32
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	2200      	movs	r2, #0
 8009d24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009d28:	2301      	movs	r3, #1
 8009d2a:	e007      	b.n	8009d3c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	695b      	ldr	r3, [r3, #20]
 8009d32:	f003 0304 	and.w	r3, r3, #4
 8009d36:	2b04      	cmp	r3, #4
 8009d38:	d1ca      	bne.n	8009cd0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009d3a:	2300      	movs	r3, #0
}
 8009d3c:	4618      	mov	r0, r3
 8009d3e:	3710      	adds	r7, #16
 8009d40:	46bd      	mov	sp, r7
 8009d42:	bd80      	pop	{r7, pc}

08009d44 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009d44:	b580      	push	{r7, lr}
 8009d46:	b084      	sub	sp, #16
 8009d48:	af00      	add	r7, sp, #0
 8009d4a:	60f8      	str	r0, [r7, #12]
 8009d4c:	60b9      	str	r1, [r7, #8]
 8009d4e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009d50:	e042      	b.n	8009dd8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	695b      	ldr	r3, [r3, #20]
 8009d58:	f003 0310 	and.w	r3, r3, #16
 8009d5c:	2b10      	cmp	r3, #16
 8009d5e:	d119      	bne.n	8009d94 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	f06f 0210 	mvn.w	r2, #16
 8009d68:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	2200      	movs	r2, #0
 8009d6e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	2220      	movs	r2, #32
 8009d74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	2200      	movs	r2, #0
 8009d7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	2200      	movs	r2, #0
 8009d8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009d90:	2301      	movs	r3, #1
 8009d92:	e029      	b.n	8009de8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009d94:	f7fc ff0e 	bl	8006bb4 <HAL_GetTick>
 8009d98:	4602      	mov	r2, r0
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	1ad3      	subs	r3, r2, r3
 8009d9e:	68ba      	ldr	r2, [r7, #8]
 8009da0:	429a      	cmp	r2, r3
 8009da2:	d302      	bcc.n	8009daa <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8009da4:	68bb      	ldr	r3, [r7, #8]
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d116      	bne.n	8009dd8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	2200      	movs	r2, #0
 8009dae:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	2220      	movs	r2, #32
 8009db4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	2200      	movs	r2, #0
 8009dbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009dc4:	f043 0220 	orr.w	r2, r3, #32
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	2200      	movs	r2, #0
 8009dd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009dd4:	2301      	movs	r3, #1
 8009dd6:	e007      	b.n	8009de8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	695b      	ldr	r3, [r3, #20]
 8009dde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009de2:	2b40      	cmp	r3, #64	; 0x40
 8009de4:	d1b5      	bne.n	8009d52 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8009de6:	2300      	movs	r3, #0
}
 8009de8:	4618      	mov	r0, r3
 8009dea:	3710      	adds	r7, #16
 8009dec:	46bd      	mov	sp, r7
 8009dee:	bd80      	pop	{r7, pc}

08009df0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8009df0:	b480      	push	{r7}
 8009df2:	b083      	sub	sp, #12
 8009df4:	af00      	add	r7, sp, #0
 8009df6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	695b      	ldr	r3, [r3, #20]
 8009dfe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009e02:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009e06:	d11b      	bne.n	8009e40 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009e10:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	2200      	movs	r2, #0
 8009e16:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	2220      	movs	r2, #32
 8009e1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	2200      	movs	r2, #0
 8009e24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e2c:	f043 0204 	orr.w	r2, r3, #4
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	2200      	movs	r2, #0
 8009e38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8009e3c:	2301      	movs	r3, #1
 8009e3e:	e000      	b.n	8009e42 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8009e40:	2300      	movs	r3, #0
}
 8009e42:	4618      	mov	r0, r3
 8009e44:	370c      	adds	r7, #12
 8009e46:	46bd      	mov	sp, r7
 8009e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e4c:	4770      	bx	lr

08009e4e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8009e4e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009e50:	b08f      	sub	sp, #60	; 0x3c
 8009e52:	af0a      	add	r7, sp, #40	; 0x28
 8009e54:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d101      	bne.n	8009e60 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8009e5c:	2301      	movs	r3, #1
 8009e5e:	e116      	b.n	800a08e <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8009e6c:	b2db      	uxtb	r3, r3
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d106      	bne.n	8009e80 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	2200      	movs	r2, #0
 8009e76:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8009e7a:	6878      	ldr	r0, [r7, #4]
 8009e7c:	f00d fe0c 	bl	8017a98 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	2203      	movs	r2, #3
 8009e84:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8009e88:	68bb      	ldr	r3, [r7, #8]
 8009e8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d102      	bne.n	8009e9a <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	2200      	movs	r2, #0
 8009e98:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	4618      	mov	r0, r3
 8009ea0:	f005 fd11 	bl	800f8c6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	603b      	str	r3, [r7, #0]
 8009eaa:	687e      	ldr	r6, [r7, #4]
 8009eac:	466d      	mov	r5, sp
 8009eae:	f106 0410 	add.w	r4, r6, #16
 8009eb2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8009eb4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8009eb6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8009eb8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8009eba:	e894 0003 	ldmia.w	r4, {r0, r1}
 8009ebe:	e885 0003 	stmia.w	r5, {r0, r1}
 8009ec2:	1d33      	adds	r3, r6, #4
 8009ec4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009ec6:	6838      	ldr	r0, [r7, #0]
 8009ec8:	f005 fbe8 	bl	800f69c <USB_CoreInit>
 8009ecc:	4603      	mov	r3, r0
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d005      	beq.n	8009ede <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	2202      	movs	r2, #2
 8009ed6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8009eda:	2301      	movs	r3, #1
 8009edc:	e0d7      	b.n	800a08e <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	2100      	movs	r1, #0
 8009ee4:	4618      	mov	r0, r3
 8009ee6:	f005 fcff 	bl	800f8e8 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009eea:	2300      	movs	r3, #0
 8009eec:	73fb      	strb	r3, [r7, #15]
 8009eee:	e04a      	b.n	8009f86 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8009ef0:	7bfa      	ldrb	r2, [r7, #15]
 8009ef2:	6879      	ldr	r1, [r7, #4]
 8009ef4:	4613      	mov	r3, r2
 8009ef6:	00db      	lsls	r3, r3, #3
 8009ef8:	4413      	add	r3, r2
 8009efa:	009b      	lsls	r3, r3, #2
 8009efc:	440b      	add	r3, r1
 8009efe:	333d      	adds	r3, #61	; 0x3d
 8009f00:	2201      	movs	r2, #1
 8009f02:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8009f04:	7bfa      	ldrb	r2, [r7, #15]
 8009f06:	6879      	ldr	r1, [r7, #4]
 8009f08:	4613      	mov	r3, r2
 8009f0a:	00db      	lsls	r3, r3, #3
 8009f0c:	4413      	add	r3, r2
 8009f0e:	009b      	lsls	r3, r3, #2
 8009f10:	440b      	add	r3, r1
 8009f12:	333c      	adds	r3, #60	; 0x3c
 8009f14:	7bfa      	ldrb	r2, [r7, #15]
 8009f16:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8009f18:	7bfa      	ldrb	r2, [r7, #15]
 8009f1a:	7bfb      	ldrb	r3, [r7, #15]
 8009f1c:	b298      	uxth	r0, r3
 8009f1e:	6879      	ldr	r1, [r7, #4]
 8009f20:	4613      	mov	r3, r2
 8009f22:	00db      	lsls	r3, r3, #3
 8009f24:	4413      	add	r3, r2
 8009f26:	009b      	lsls	r3, r3, #2
 8009f28:	440b      	add	r3, r1
 8009f2a:	3344      	adds	r3, #68	; 0x44
 8009f2c:	4602      	mov	r2, r0
 8009f2e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8009f30:	7bfa      	ldrb	r2, [r7, #15]
 8009f32:	6879      	ldr	r1, [r7, #4]
 8009f34:	4613      	mov	r3, r2
 8009f36:	00db      	lsls	r3, r3, #3
 8009f38:	4413      	add	r3, r2
 8009f3a:	009b      	lsls	r3, r3, #2
 8009f3c:	440b      	add	r3, r1
 8009f3e:	3340      	adds	r3, #64	; 0x40
 8009f40:	2200      	movs	r2, #0
 8009f42:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8009f44:	7bfa      	ldrb	r2, [r7, #15]
 8009f46:	6879      	ldr	r1, [r7, #4]
 8009f48:	4613      	mov	r3, r2
 8009f4a:	00db      	lsls	r3, r3, #3
 8009f4c:	4413      	add	r3, r2
 8009f4e:	009b      	lsls	r3, r3, #2
 8009f50:	440b      	add	r3, r1
 8009f52:	3348      	adds	r3, #72	; 0x48
 8009f54:	2200      	movs	r2, #0
 8009f56:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8009f58:	7bfa      	ldrb	r2, [r7, #15]
 8009f5a:	6879      	ldr	r1, [r7, #4]
 8009f5c:	4613      	mov	r3, r2
 8009f5e:	00db      	lsls	r3, r3, #3
 8009f60:	4413      	add	r3, r2
 8009f62:	009b      	lsls	r3, r3, #2
 8009f64:	440b      	add	r3, r1
 8009f66:	334c      	adds	r3, #76	; 0x4c
 8009f68:	2200      	movs	r2, #0
 8009f6a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8009f6c:	7bfa      	ldrb	r2, [r7, #15]
 8009f6e:	6879      	ldr	r1, [r7, #4]
 8009f70:	4613      	mov	r3, r2
 8009f72:	00db      	lsls	r3, r3, #3
 8009f74:	4413      	add	r3, r2
 8009f76:	009b      	lsls	r3, r3, #2
 8009f78:	440b      	add	r3, r1
 8009f7a:	3354      	adds	r3, #84	; 0x54
 8009f7c:	2200      	movs	r2, #0
 8009f7e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009f80:	7bfb      	ldrb	r3, [r7, #15]
 8009f82:	3301      	adds	r3, #1
 8009f84:	73fb      	strb	r3, [r7, #15]
 8009f86:	7bfa      	ldrb	r2, [r7, #15]
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	685b      	ldr	r3, [r3, #4]
 8009f8c:	429a      	cmp	r2, r3
 8009f8e:	d3af      	bcc.n	8009ef0 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009f90:	2300      	movs	r3, #0
 8009f92:	73fb      	strb	r3, [r7, #15]
 8009f94:	e044      	b.n	800a020 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8009f96:	7bfa      	ldrb	r2, [r7, #15]
 8009f98:	6879      	ldr	r1, [r7, #4]
 8009f9a:	4613      	mov	r3, r2
 8009f9c:	00db      	lsls	r3, r3, #3
 8009f9e:	4413      	add	r3, r2
 8009fa0:	009b      	lsls	r3, r3, #2
 8009fa2:	440b      	add	r3, r1
 8009fa4:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8009fa8:	2200      	movs	r2, #0
 8009faa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8009fac:	7bfa      	ldrb	r2, [r7, #15]
 8009fae:	6879      	ldr	r1, [r7, #4]
 8009fb0:	4613      	mov	r3, r2
 8009fb2:	00db      	lsls	r3, r3, #3
 8009fb4:	4413      	add	r3, r2
 8009fb6:	009b      	lsls	r3, r3, #2
 8009fb8:	440b      	add	r3, r1
 8009fba:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8009fbe:	7bfa      	ldrb	r2, [r7, #15]
 8009fc0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8009fc2:	7bfa      	ldrb	r2, [r7, #15]
 8009fc4:	6879      	ldr	r1, [r7, #4]
 8009fc6:	4613      	mov	r3, r2
 8009fc8:	00db      	lsls	r3, r3, #3
 8009fca:	4413      	add	r3, r2
 8009fcc:	009b      	lsls	r3, r3, #2
 8009fce:	440b      	add	r3, r1
 8009fd0:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8009fd4:	2200      	movs	r2, #0
 8009fd6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8009fd8:	7bfa      	ldrb	r2, [r7, #15]
 8009fda:	6879      	ldr	r1, [r7, #4]
 8009fdc:	4613      	mov	r3, r2
 8009fde:	00db      	lsls	r3, r3, #3
 8009fe0:	4413      	add	r3, r2
 8009fe2:	009b      	lsls	r3, r3, #2
 8009fe4:	440b      	add	r3, r1
 8009fe6:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8009fea:	2200      	movs	r2, #0
 8009fec:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8009fee:	7bfa      	ldrb	r2, [r7, #15]
 8009ff0:	6879      	ldr	r1, [r7, #4]
 8009ff2:	4613      	mov	r3, r2
 8009ff4:	00db      	lsls	r3, r3, #3
 8009ff6:	4413      	add	r3, r2
 8009ff8:	009b      	lsls	r3, r3, #2
 8009ffa:	440b      	add	r3, r1
 8009ffc:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800a000:	2200      	movs	r2, #0
 800a002:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800a004:	7bfa      	ldrb	r2, [r7, #15]
 800a006:	6879      	ldr	r1, [r7, #4]
 800a008:	4613      	mov	r3, r2
 800a00a:	00db      	lsls	r3, r3, #3
 800a00c:	4413      	add	r3, r2
 800a00e:	009b      	lsls	r3, r3, #2
 800a010:	440b      	add	r3, r1
 800a012:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800a016:	2200      	movs	r2, #0
 800a018:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a01a:	7bfb      	ldrb	r3, [r7, #15]
 800a01c:	3301      	adds	r3, #1
 800a01e:	73fb      	strb	r3, [r7, #15]
 800a020:	7bfa      	ldrb	r2, [r7, #15]
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	685b      	ldr	r3, [r3, #4]
 800a026:	429a      	cmp	r2, r3
 800a028:	d3b5      	bcc.n	8009f96 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	603b      	str	r3, [r7, #0]
 800a030:	687e      	ldr	r6, [r7, #4]
 800a032:	466d      	mov	r5, sp
 800a034:	f106 0410 	add.w	r4, r6, #16
 800a038:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a03a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a03c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a03e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a040:	e894 0003 	ldmia.w	r4, {r0, r1}
 800a044:	e885 0003 	stmia.w	r5, {r0, r1}
 800a048:	1d33      	adds	r3, r6, #4
 800a04a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a04c:	6838      	ldr	r0, [r7, #0]
 800a04e:	f005 fc97 	bl	800f980 <USB_DevInit>
 800a052:	4603      	mov	r3, r0
 800a054:	2b00      	cmp	r3, #0
 800a056:	d005      	beq.n	800a064 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	2202      	movs	r2, #2
 800a05c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800a060:	2301      	movs	r3, #1
 800a062:	e014      	b.n	800a08e <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	2200      	movs	r2, #0
 800a068:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	2201      	movs	r2, #1
 800a070:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a078:	2b01      	cmp	r3, #1
 800a07a:	d102      	bne.n	800a082 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800a07c:	6878      	ldr	r0, [r7, #4]
 800a07e:	f001 f9b9 	bl	800b3f4 <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	4618      	mov	r0, r3
 800a088:	f006 fdd9 	bl	8010c3e <USB_DevDisconnect>

  return HAL_OK;
 800a08c:	2300      	movs	r3, #0
}
 800a08e:	4618      	mov	r0, r3
 800a090:	3714      	adds	r7, #20
 800a092:	46bd      	mov	sp, r7
 800a094:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a096 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800a096:	b580      	push	{r7, lr}
 800a098:	b084      	sub	sp, #16
 800a09a:	af00      	add	r7, sp, #0
 800a09c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800a0aa:	2b01      	cmp	r3, #1
 800a0ac:	d101      	bne.n	800a0b2 <HAL_PCD_Start+0x1c>
 800a0ae:	2302      	movs	r3, #2
 800a0b0:	e020      	b.n	800a0f4 <HAL_PCD_Start+0x5e>
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	2201      	movs	r2, #1
 800a0b6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0be:	2b01      	cmp	r3, #1
 800a0c0:	d109      	bne.n	800a0d6 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800a0c6:	2b01      	cmp	r3, #1
 800a0c8:	d005      	beq.n	800a0d6 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0ce:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	4618      	mov	r0, r3
 800a0dc:	f005 fbe2 	bl	800f8a4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	4618      	mov	r0, r3
 800a0e6:	f006 fd89 	bl	8010bfc <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	2200      	movs	r2, #0
 800a0ee:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800a0f2:	2300      	movs	r3, #0
}
 800a0f4:	4618      	mov	r0, r3
 800a0f6:	3710      	adds	r7, #16
 800a0f8:	46bd      	mov	sp, r7
 800a0fa:	bd80      	pop	{r7, pc}

0800a0fc <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800a0fc:	b590      	push	{r4, r7, lr}
 800a0fe:	b08d      	sub	sp, #52	; 0x34
 800a100:	af00      	add	r7, sp, #0
 800a102:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a10a:	6a3b      	ldr	r3, [r7, #32]
 800a10c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	4618      	mov	r0, r3
 800a114:	f006 fe47 	bl	8010da6 <USB_GetMode>
 800a118:	4603      	mov	r3, r0
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	f040 84b7 	bne.w	800aa8e <HAL_PCD_IRQHandler+0x992>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	4618      	mov	r0, r3
 800a126:	f006 fdab 	bl	8010c80 <USB_ReadInterrupts>
 800a12a:	4603      	mov	r3, r0
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	f000 84ad 	beq.w	800aa8c <HAL_PCD_IRQHandler+0x990>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800a132:	69fb      	ldr	r3, [r7, #28]
 800a134:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a138:	689b      	ldr	r3, [r3, #8]
 800a13a:	0a1b      	lsrs	r3, r3, #8
 800a13c:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	4618      	mov	r0, r3
 800a14c:	f006 fd98 	bl	8010c80 <USB_ReadInterrupts>
 800a150:	4603      	mov	r3, r0
 800a152:	f003 0302 	and.w	r3, r3, #2
 800a156:	2b02      	cmp	r3, #2
 800a158:	d107      	bne.n	800a16a <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	695a      	ldr	r2, [r3, #20]
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	f002 0202 	and.w	r2, r2, #2
 800a168:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	4618      	mov	r0, r3
 800a170:	f006 fd86 	bl	8010c80 <USB_ReadInterrupts>
 800a174:	4603      	mov	r3, r0
 800a176:	f003 0310 	and.w	r3, r3, #16
 800a17a:	2b10      	cmp	r3, #16
 800a17c:	d161      	bne.n	800a242 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	699a      	ldr	r2, [r3, #24]
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	f022 0210 	bic.w	r2, r2, #16
 800a18c:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800a18e:	6a3b      	ldr	r3, [r7, #32]
 800a190:	6a1b      	ldr	r3, [r3, #32]
 800a192:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800a194:	69bb      	ldr	r3, [r7, #24]
 800a196:	f003 020f 	and.w	r2, r3, #15
 800a19a:	4613      	mov	r3, r2
 800a19c:	00db      	lsls	r3, r3, #3
 800a19e:	4413      	add	r3, r2
 800a1a0:	009b      	lsls	r3, r3, #2
 800a1a2:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800a1a6:	687a      	ldr	r2, [r7, #4]
 800a1a8:	4413      	add	r3, r2
 800a1aa:	3304      	adds	r3, #4
 800a1ac:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800a1ae:	69bb      	ldr	r3, [r7, #24]
 800a1b0:	0c5b      	lsrs	r3, r3, #17
 800a1b2:	f003 030f 	and.w	r3, r3, #15
 800a1b6:	2b02      	cmp	r3, #2
 800a1b8:	d124      	bne.n	800a204 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800a1ba:	69ba      	ldr	r2, [r7, #24]
 800a1bc:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800a1c0:	4013      	ands	r3, r2
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d035      	beq.n	800a232 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800a1c6:	697b      	ldr	r3, [r7, #20]
 800a1c8:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800a1ca:	69bb      	ldr	r3, [r7, #24]
 800a1cc:	091b      	lsrs	r3, r3, #4
 800a1ce:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800a1d0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a1d4:	b29b      	uxth	r3, r3
 800a1d6:	461a      	mov	r2, r3
 800a1d8:	6a38      	ldr	r0, [r7, #32]
 800a1da:	f006 fbbd 	bl	8010958 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800a1de:	697b      	ldr	r3, [r7, #20]
 800a1e0:	691a      	ldr	r2, [r3, #16]
 800a1e2:	69bb      	ldr	r3, [r7, #24]
 800a1e4:	091b      	lsrs	r3, r3, #4
 800a1e6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a1ea:	441a      	add	r2, r3
 800a1ec:	697b      	ldr	r3, [r7, #20]
 800a1ee:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800a1f0:	697b      	ldr	r3, [r7, #20]
 800a1f2:	6a1a      	ldr	r2, [r3, #32]
 800a1f4:	69bb      	ldr	r3, [r7, #24]
 800a1f6:	091b      	lsrs	r3, r3, #4
 800a1f8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a1fc:	441a      	add	r2, r3
 800a1fe:	697b      	ldr	r3, [r7, #20]
 800a200:	621a      	str	r2, [r3, #32]
 800a202:	e016      	b.n	800a232 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800a204:	69bb      	ldr	r3, [r7, #24]
 800a206:	0c5b      	lsrs	r3, r3, #17
 800a208:	f003 030f 	and.w	r3, r3, #15
 800a20c:	2b06      	cmp	r3, #6
 800a20e:	d110      	bne.n	800a232 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800a216:	2208      	movs	r2, #8
 800a218:	4619      	mov	r1, r3
 800a21a:	6a38      	ldr	r0, [r7, #32]
 800a21c:	f006 fb9c 	bl	8010958 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800a220:	697b      	ldr	r3, [r7, #20]
 800a222:	6a1a      	ldr	r2, [r3, #32]
 800a224:	69bb      	ldr	r3, [r7, #24]
 800a226:	091b      	lsrs	r3, r3, #4
 800a228:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a22c:	441a      	add	r2, r3
 800a22e:	697b      	ldr	r3, [r7, #20]
 800a230:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	699a      	ldr	r2, [r3, #24]
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	f042 0210 	orr.w	r2, r2, #16
 800a240:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	4618      	mov	r0, r3
 800a248:	f006 fd1a 	bl	8010c80 <USB_ReadInterrupts>
 800a24c:	4603      	mov	r3, r0
 800a24e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a252:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800a256:	f040 80a7 	bne.w	800a3a8 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800a25a:	2300      	movs	r3, #0
 800a25c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	4618      	mov	r0, r3
 800a264:	f006 fd1f 	bl	8010ca6 <USB_ReadDevAllOutEpInterrupt>
 800a268:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800a26a:	e099      	b.n	800a3a0 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800a26c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a26e:	f003 0301 	and.w	r3, r3, #1
 800a272:	2b00      	cmp	r3, #0
 800a274:	f000 808e 	beq.w	800a394 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a27e:	b2d2      	uxtb	r2, r2
 800a280:	4611      	mov	r1, r2
 800a282:	4618      	mov	r0, r3
 800a284:	f006 fd43 	bl	8010d0e <USB_ReadDevOutEPInterrupt>
 800a288:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800a28a:	693b      	ldr	r3, [r7, #16]
 800a28c:	f003 0301 	and.w	r3, r3, #1
 800a290:	2b00      	cmp	r3, #0
 800a292:	d00c      	beq.n	800a2ae <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800a294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a296:	015a      	lsls	r2, r3, #5
 800a298:	69fb      	ldr	r3, [r7, #28]
 800a29a:	4413      	add	r3, r2
 800a29c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a2a0:	461a      	mov	r2, r3
 800a2a2:	2301      	movs	r3, #1
 800a2a4:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800a2a6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a2a8:	6878      	ldr	r0, [r7, #4]
 800a2aa:	f000 ff1d 	bl	800b0e8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800a2ae:	693b      	ldr	r3, [r7, #16]
 800a2b0:	f003 0308 	and.w	r3, r3, #8
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d00c      	beq.n	800a2d2 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800a2b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2ba:	015a      	lsls	r2, r3, #5
 800a2bc:	69fb      	ldr	r3, [r7, #28]
 800a2be:	4413      	add	r3, r2
 800a2c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a2c4:	461a      	mov	r2, r3
 800a2c6:	2308      	movs	r3, #8
 800a2c8:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800a2ca:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a2cc:	6878      	ldr	r0, [r7, #4]
 800a2ce:	f000 fff3 	bl	800b2b8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800a2d2:	693b      	ldr	r3, [r7, #16]
 800a2d4:	f003 0310 	and.w	r3, r3, #16
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d008      	beq.n	800a2ee <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800a2dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2de:	015a      	lsls	r2, r3, #5
 800a2e0:	69fb      	ldr	r3, [r7, #28]
 800a2e2:	4413      	add	r3, r2
 800a2e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a2e8:	461a      	mov	r2, r3
 800a2ea:	2310      	movs	r3, #16
 800a2ec:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800a2ee:	693b      	ldr	r3, [r7, #16]
 800a2f0:	f003 0302 	and.w	r3, r3, #2
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d030      	beq.n	800a35a <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800a2f8:	6a3b      	ldr	r3, [r7, #32]
 800a2fa:	695b      	ldr	r3, [r3, #20]
 800a2fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a300:	2b80      	cmp	r3, #128	; 0x80
 800a302:	d109      	bne.n	800a318 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800a304:	69fb      	ldr	r3, [r7, #28]
 800a306:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a30a:	685b      	ldr	r3, [r3, #4]
 800a30c:	69fa      	ldr	r2, [r7, #28]
 800a30e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a312:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a316:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800a318:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a31a:	4613      	mov	r3, r2
 800a31c:	00db      	lsls	r3, r3, #3
 800a31e:	4413      	add	r3, r2
 800a320:	009b      	lsls	r3, r3, #2
 800a322:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800a326:	687a      	ldr	r2, [r7, #4]
 800a328:	4413      	add	r3, r2
 800a32a:	3304      	adds	r3, #4
 800a32c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800a32e:	697b      	ldr	r3, [r7, #20]
 800a330:	78db      	ldrb	r3, [r3, #3]
 800a332:	2b01      	cmp	r3, #1
 800a334:	d108      	bne.n	800a348 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800a336:	697b      	ldr	r3, [r7, #20]
 800a338:	2200      	movs	r2, #0
 800a33a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800a33c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a33e:	b2db      	uxtb	r3, r3
 800a340:	4619      	mov	r1, r3
 800a342:	6878      	ldr	r0, [r7, #4]
 800a344:	f00d fcbc 	bl	8017cc0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800a348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a34a:	015a      	lsls	r2, r3, #5
 800a34c:	69fb      	ldr	r3, [r7, #28]
 800a34e:	4413      	add	r3, r2
 800a350:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a354:	461a      	mov	r2, r3
 800a356:	2302      	movs	r3, #2
 800a358:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800a35a:	693b      	ldr	r3, [r7, #16]
 800a35c:	f003 0320 	and.w	r3, r3, #32
 800a360:	2b00      	cmp	r3, #0
 800a362:	d008      	beq.n	800a376 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800a364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a366:	015a      	lsls	r2, r3, #5
 800a368:	69fb      	ldr	r3, [r7, #28]
 800a36a:	4413      	add	r3, r2
 800a36c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a370:	461a      	mov	r2, r3
 800a372:	2320      	movs	r3, #32
 800a374:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800a376:	693b      	ldr	r3, [r7, #16]
 800a378:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d009      	beq.n	800a394 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800a380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a382:	015a      	lsls	r2, r3, #5
 800a384:	69fb      	ldr	r3, [r7, #28]
 800a386:	4413      	add	r3, r2
 800a388:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a38c:	461a      	mov	r2, r3
 800a38e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a392:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800a394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a396:	3301      	adds	r3, #1
 800a398:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800a39a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a39c:	085b      	lsrs	r3, r3, #1
 800a39e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800a3a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	f47f af62 	bne.w	800a26c <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	4618      	mov	r0, r3
 800a3ae:	f006 fc67 	bl	8010c80 <USB_ReadInterrupts>
 800a3b2:	4603      	mov	r3, r0
 800a3b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a3b8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800a3bc:	f040 80db 	bne.w	800a576 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	4618      	mov	r0, r3
 800a3c6:	f006 fc88 	bl	8010cda <USB_ReadDevAllInEpInterrupt>
 800a3ca:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800a3cc:	2300      	movs	r3, #0
 800a3ce:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800a3d0:	e0cd      	b.n	800a56e <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800a3d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3d4:	f003 0301 	and.w	r3, r3, #1
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	f000 80c2 	beq.w	800a562 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a3e4:	b2d2      	uxtb	r2, r2
 800a3e6:	4611      	mov	r1, r2
 800a3e8:	4618      	mov	r0, r3
 800a3ea:	f006 fcae 	bl	8010d4a <USB_ReadDevInEPInterrupt>
 800a3ee:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800a3f0:	693b      	ldr	r3, [r7, #16]
 800a3f2:	f003 0301 	and.w	r3, r3, #1
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d057      	beq.n	800a4aa <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800a3fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3fc:	f003 030f 	and.w	r3, r3, #15
 800a400:	2201      	movs	r2, #1
 800a402:	fa02 f303 	lsl.w	r3, r2, r3
 800a406:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800a408:	69fb      	ldr	r3, [r7, #28]
 800a40a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a40e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	43db      	mvns	r3, r3
 800a414:	69f9      	ldr	r1, [r7, #28]
 800a416:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a41a:	4013      	ands	r3, r2
 800a41c:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800a41e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a420:	015a      	lsls	r2, r3, #5
 800a422:	69fb      	ldr	r3, [r7, #28]
 800a424:	4413      	add	r3, r2
 800a426:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a42a:	461a      	mov	r2, r3
 800a42c:	2301      	movs	r3, #1
 800a42e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	691b      	ldr	r3, [r3, #16]
 800a434:	2b01      	cmp	r3, #1
 800a436:	d132      	bne.n	800a49e <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800a438:	6879      	ldr	r1, [r7, #4]
 800a43a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a43c:	4613      	mov	r3, r2
 800a43e:	00db      	lsls	r3, r3, #3
 800a440:	4413      	add	r3, r2
 800a442:	009b      	lsls	r3, r3, #2
 800a444:	440b      	add	r3, r1
 800a446:	334c      	adds	r3, #76	; 0x4c
 800a448:	6819      	ldr	r1, [r3, #0]
 800a44a:	6878      	ldr	r0, [r7, #4]
 800a44c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a44e:	4613      	mov	r3, r2
 800a450:	00db      	lsls	r3, r3, #3
 800a452:	4413      	add	r3, r2
 800a454:	009b      	lsls	r3, r3, #2
 800a456:	4403      	add	r3, r0
 800a458:	3348      	adds	r3, #72	; 0x48
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	4419      	add	r1, r3
 800a45e:	6878      	ldr	r0, [r7, #4]
 800a460:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a462:	4613      	mov	r3, r2
 800a464:	00db      	lsls	r3, r3, #3
 800a466:	4413      	add	r3, r2
 800a468:	009b      	lsls	r3, r3, #2
 800a46a:	4403      	add	r3, r0
 800a46c:	334c      	adds	r3, #76	; 0x4c
 800a46e:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800a470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a472:	2b00      	cmp	r3, #0
 800a474:	d113      	bne.n	800a49e <HAL_PCD_IRQHandler+0x3a2>
 800a476:	6879      	ldr	r1, [r7, #4]
 800a478:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a47a:	4613      	mov	r3, r2
 800a47c:	00db      	lsls	r3, r3, #3
 800a47e:	4413      	add	r3, r2
 800a480:	009b      	lsls	r3, r3, #2
 800a482:	440b      	add	r3, r1
 800a484:	3354      	adds	r3, #84	; 0x54
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d108      	bne.n	800a49e <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	6818      	ldr	r0, [r3, #0]
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800a496:	461a      	mov	r2, r3
 800a498:	2101      	movs	r1, #1
 800a49a:	f006 fcb5 	bl	8010e08 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800a49e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4a0:	b2db      	uxtb	r3, r3
 800a4a2:	4619      	mov	r1, r3
 800a4a4:	6878      	ldr	r0, [r7, #4]
 800a4a6:	f00d fb86 	bl	8017bb6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800a4aa:	693b      	ldr	r3, [r7, #16]
 800a4ac:	f003 0308 	and.w	r3, r3, #8
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d008      	beq.n	800a4c6 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800a4b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4b6:	015a      	lsls	r2, r3, #5
 800a4b8:	69fb      	ldr	r3, [r7, #28]
 800a4ba:	4413      	add	r3, r2
 800a4bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a4c0:	461a      	mov	r2, r3
 800a4c2:	2308      	movs	r3, #8
 800a4c4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800a4c6:	693b      	ldr	r3, [r7, #16]
 800a4c8:	f003 0310 	and.w	r3, r3, #16
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d008      	beq.n	800a4e2 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800a4d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4d2:	015a      	lsls	r2, r3, #5
 800a4d4:	69fb      	ldr	r3, [r7, #28]
 800a4d6:	4413      	add	r3, r2
 800a4d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a4dc:	461a      	mov	r2, r3
 800a4de:	2310      	movs	r3, #16
 800a4e0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800a4e2:	693b      	ldr	r3, [r7, #16]
 800a4e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d008      	beq.n	800a4fe <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800a4ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4ee:	015a      	lsls	r2, r3, #5
 800a4f0:	69fb      	ldr	r3, [r7, #28]
 800a4f2:	4413      	add	r3, r2
 800a4f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a4f8:	461a      	mov	r2, r3
 800a4fa:	2340      	movs	r3, #64	; 0x40
 800a4fc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800a4fe:	693b      	ldr	r3, [r7, #16]
 800a500:	f003 0302 	and.w	r3, r3, #2
 800a504:	2b00      	cmp	r3, #0
 800a506:	d023      	beq.n	800a550 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800a508:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a50a:	6a38      	ldr	r0, [r7, #32]
 800a50c:	f005 fb96 	bl	800fc3c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800a510:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a512:	4613      	mov	r3, r2
 800a514:	00db      	lsls	r3, r3, #3
 800a516:	4413      	add	r3, r2
 800a518:	009b      	lsls	r3, r3, #2
 800a51a:	3338      	adds	r3, #56	; 0x38
 800a51c:	687a      	ldr	r2, [r7, #4]
 800a51e:	4413      	add	r3, r2
 800a520:	3304      	adds	r3, #4
 800a522:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800a524:	697b      	ldr	r3, [r7, #20]
 800a526:	78db      	ldrb	r3, [r3, #3]
 800a528:	2b01      	cmp	r3, #1
 800a52a:	d108      	bne.n	800a53e <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800a52c:	697b      	ldr	r3, [r7, #20]
 800a52e:	2200      	movs	r2, #0
 800a530:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800a532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a534:	b2db      	uxtb	r3, r3
 800a536:	4619      	mov	r1, r3
 800a538:	6878      	ldr	r0, [r7, #4]
 800a53a:	f00d fbd3 	bl	8017ce4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800a53e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a540:	015a      	lsls	r2, r3, #5
 800a542:	69fb      	ldr	r3, [r7, #28]
 800a544:	4413      	add	r3, r2
 800a546:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a54a:	461a      	mov	r2, r3
 800a54c:	2302      	movs	r3, #2
 800a54e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800a550:	693b      	ldr	r3, [r7, #16]
 800a552:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a556:	2b00      	cmp	r3, #0
 800a558:	d003      	beq.n	800a562 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800a55a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a55c:	6878      	ldr	r0, [r7, #4]
 800a55e:	f000 fd35 	bl	800afcc <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800a562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a564:	3301      	adds	r3, #1
 800a566:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800a568:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a56a:	085b      	lsrs	r3, r3, #1
 800a56c:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800a56e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a570:	2b00      	cmp	r3, #0
 800a572:	f47f af2e 	bne.w	800a3d2 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	4618      	mov	r0, r3
 800a57c:	f006 fb80 	bl	8010c80 <USB_ReadInterrupts>
 800a580:	4603      	mov	r3, r0
 800a582:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a586:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a58a:	d122      	bne.n	800a5d2 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800a58c:	69fb      	ldr	r3, [r7, #28]
 800a58e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a592:	685b      	ldr	r3, [r3, #4]
 800a594:	69fa      	ldr	r2, [r7, #28]
 800a596:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a59a:	f023 0301 	bic.w	r3, r3, #1
 800a59e:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 800a5a6:	2b01      	cmp	r3, #1
 800a5a8:	d108      	bne.n	800a5bc <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	2200      	movs	r2, #0
 800a5ae:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800a5b2:	2100      	movs	r1, #0
 800a5b4:	6878      	ldr	r0, [r7, #4]
 800a5b6:	f00d fd6d 	bl	8018094 <HAL_PCDEx_LPM_Callback>
 800a5ba:	e002      	b.n	800a5c2 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800a5bc:	6878      	ldr	r0, [r7, #4]
 800a5be:	f00d fb71 	bl	8017ca4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	695a      	ldr	r2, [r3, #20]
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800a5d0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	4618      	mov	r0, r3
 800a5d8:	f006 fb52 	bl	8010c80 <USB_ReadInterrupts>
 800a5dc:	4603      	mov	r3, r0
 800a5de:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a5e2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a5e6:	d112      	bne.n	800a60e <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800a5e8:	69fb      	ldr	r3, [r7, #28]
 800a5ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a5ee:	689b      	ldr	r3, [r3, #8]
 800a5f0:	f003 0301 	and.w	r3, r3, #1
 800a5f4:	2b01      	cmp	r3, #1
 800a5f6:	d102      	bne.n	800a5fe <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800a5f8:	6878      	ldr	r0, [r7, #4]
 800a5fa:	f00d fb2d 	bl	8017c58 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	695a      	ldr	r2, [r3, #20]
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800a60c:	615a      	str	r2, [r3, #20]
    }
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	4618      	mov	r0, r3
 800a614:	f006 fb34 	bl	8010c80 <USB_ReadInterrupts>
 800a618:	4603      	mov	r3, r0
 800a61a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a61e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a622:	d121      	bne.n	800a668 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	695a      	ldr	r2, [r3, #20]
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 800a632:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d111      	bne.n	800a662 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	2201      	movs	r2, #1
 800a642:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a64c:	089b      	lsrs	r3, r3, #2
 800a64e:	f003 020f 	and.w	r2, r3, #15
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800a658:	2101      	movs	r1, #1
 800a65a:	6878      	ldr	r0, [r7, #4]
 800a65c:	f00d fd1a 	bl	8018094 <HAL_PCDEx_LPM_Callback>
 800a660:	e002      	b.n	800a668 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800a662:	6878      	ldr	r0, [r7, #4]
 800a664:	f00d faf8 	bl	8017c58 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	4618      	mov	r0, r3
 800a66e:	f006 fb07 	bl	8010c80 <USB_ReadInterrupts>
 800a672:	4603      	mov	r3, r0
 800a674:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a678:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a67c:	f040 80b7 	bne.w	800a7ee <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800a680:	69fb      	ldr	r3, [r7, #28]
 800a682:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a686:	685b      	ldr	r3, [r3, #4]
 800a688:	69fa      	ldr	r2, [r7, #28]
 800a68a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a68e:	f023 0301 	bic.w	r3, r3, #1
 800a692:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	2110      	movs	r1, #16
 800a69a:	4618      	mov	r0, r3
 800a69c:	f005 face 	bl	800fc3c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a6a0:	2300      	movs	r3, #0
 800a6a2:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a6a4:	e046      	b.n	800a734 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800a6a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6a8:	015a      	lsls	r2, r3, #5
 800a6aa:	69fb      	ldr	r3, [r7, #28]
 800a6ac:	4413      	add	r3, r2
 800a6ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a6b2:	461a      	mov	r2, r3
 800a6b4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a6b8:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800a6ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6bc:	015a      	lsls	r2, r3, #5
 800a6be:	69fb      	ldr	r3, [r7, #28]
 800a6c0:	4413      	add	r3, r2
 800a6c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a6ca:	0151      	lsls	r1, r2, #5
 800a6cc:	69fa      	ldr	r2, [r7, #28]
 800a6ce:	440a      	add	r2, r1
 800a6d0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a6d4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a6d8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800a6da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6dc:	015a      	lsls	r2, r3, #5
 800a6de:	69fb      	ldr	r3, [r7, #28]
 800a6e0:	4413      	add	r3, r2
 800a6e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a6e6:	461a      	mov	r2, r3
 800a6e8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a6ec:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800a6ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6f0:	015a      	lsls	r2, r3, #5
 800a6f2:	69fb      	ldr	r3, [r7, #28]
 800a6f4:	4413      	add	r3, r2
 800a6f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a6fe:	0151      	lsls	r1, r2, #5
 800a700:	69fa      	ldr	r2, [r7, #28]
 800a702:	440a      	add	r2, r1
 800a704:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a708:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a70c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800a70e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a710:	015a      	lsls	r2, r3, #5
 800a712:	69fb      	ldr	r3, [r7, #28]
 800a714:	4413      	add	r3, r2
 800a716:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a71e:	0151      	lsls	r1, r2, #5
 800a720:	69fa      	ldr	r2, [r7, #28]
 800a722:	440a      	add	r2, r1
 800a724:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a728:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800a72c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a72e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a730:	3301      	adds	r3, #1
 800a732:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	685b      	ldr	r3, [r3, #4]
 800a738:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a73a:	429a      	cmp	r2, r3
 800a73c:	d3b3      	bcc.n	800a6a6 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800a73e:	69fb      	ldr	r3, [r7, #28]
 800a740:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a744:	69db      	ldr	r3, [r3, #28]
 800a746:	69fa      	ldr	r2, [r7, #28]
 800a748:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a74c:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800a750:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a756:	2b00      	cmp	r3, #0
 800a758:	d016      	beq.n	800a788 <HAL_PCD_IRQHandler+0x68c>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800a75a:	69fb      	ldr	r3, [r7, #28]
 800a75c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a760:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a764:	69fa      	ldr	r2, [r7, #28]
 800a766:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a76a:	f043 030b 	orr.w	r3, r3, #11
 800a76e:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800a772:	69fb      	ldr	r3, [r7, #28]
 800a774:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a778:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a77a:	69fa      	ldr	r2, [r7, #28]
 800a77c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a780:	f043 030b 	orr.w	r3, r3, #11
 800a784:	6453      	str	r3, [r2, #68]	; 0x44
 800a786:	e015      	b.n	800a7b4 <HAL_PCD_IRQHandler+0x6b8>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800a788:	69fb      	ldr	r3, [r7, #28]
 800a78a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a78e:	695b      	ldr	r3, [r3, #20]
 800a790:	69fa      	ldr	r2, [r7, #28]
 800a792:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a796:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a79a:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800a79e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800a7a0:	69fb      	ldr	r3, [r7, #28]
 800a7a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a7a6:	691b      	ldr	r3, [r3, #16]
 800a7a8:	69fa      	ldr	r2, [r7, #28]
 800a7aa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a7ae:	f043 030b 	orr.w	r3, r3, #11
 800a7b2:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800a7b4:	69fb      	ldr	r3, [r7, #28]
 800a7b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	69fa      	ldr	r2, [r7, #28]
 800a7be:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a7c2:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800a7c6:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	6818      	ldr	r0, [r3, #0]
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	691b      	ldr	r3, [r3, #16]
 800a7d0:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800a7d8:	461a      	mov	r2, r3
 800a7da:	f006 fb15 	bl	8010e08 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	695a      	ldr	r2, [r3, #20]
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800a7ec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	4618      	mov	r0, r3
 800a7f4:	f006 fa44 	bl	8010c80 <USB_ReadInterrupts>
 800a7f8:	4603      	mov	r3, r0
 800a7fa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a7fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a802:	d124      	bne.n	800a84e <HAL_PCD_IRQHandler+0x752>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	4618      	mov	r0, r3
 800a80a:	f006 fada 	bl	8010dc2 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	4618      	mov	r0, r3
 800a814:	f005 fa8f 	bl	800fd36 <USB_GetDevSpeed>
 800a818:	4603      	mov	r3, r0
 800a81a:	461a      	mov	r2, r3
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	681c      	ldr	r4, [r3, #0]
 800a824:	f000 ff40 	bl	800b6a8 <HAL_RCC_GetHCLKFreq>
 800a828:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800a82e:	b2db      	uxtb	r3, r3
 800a830:	461a      	mov	r2, r3
 800a832:	4620      	mov	r0, r4
 800a834:	f004 ff94 	bl	800f760 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800a838:	6878      	ldr	r0, [r7, #4]
 800a83a:	f00d f9e4 	bl	8017c06 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	695a      	ldr	r2, [r3, #20]
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800a84c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	4618      	mov	r0, r3
 800a854:	f006 fa14 	bl	8010c80 <USB_ReadInterrupts>
 800a858:	4603      	mov	r3, r0
 800a85a:	f003 0308 	and.w	r3, r3, #8
 800a85e:	2b08      	cmp	r3, #8
 800a860:	d10a      	bne.n	800a878 <HAL_PCD_IRQHandler+0x77c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800a862:	6878      	ldr	r0, [r7, #4]
 800a864:	f00d f9c1 	bl	8017bea <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	695a      	ldr	r2, [r3, #20]
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	f002 0208 	and.w	r2, r2, #8
 800a876:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	4618      	mov	r0, r3
 800a87e:	f006 f9ff 	bl	8010c80 <USB_ReadInterrupts>
 800a882:	4603      	mov	r3, r0
 800a884:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a888:	2b80      	cmp	r3, #128	; 0x80
 800a88a:	d122      	bne.n	800a8d2 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800a88c:	6a3b      	ldr	r3, [r7, #32]
 800a88e:	699b      	ldr	r3, [r3, #24]
 800a890:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a894:	6a3b      	ldr	r3, [r7, #32]
 800a896:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a898:	2301      	movs	r3, #1
 800a89a:	627b      	str	r3, [r7, #36]	; 0x24
 800a89c:	e014      	b.n	800a8c8 <HAL_PCD_IRQHandler+0x7cc>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800a89e:	6879      	ldr	r1, [r7, #4]
 800a8a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a8a2:	4613      	mov	r3, r2
 800a8a4:	00db      	lsls	r3, r3, #3
 800a8a6:	4413      	add	r3, r2
 800a8a8:	009b      	lsls	r3, r3, #2
 800a8aa:	440b      	add	r3, r1
 800a8ac:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800a8b0:	781b      	ldrb	r3, [r3, #0]
 800a8b2:	2b01      	cmp	r3, #1
 800a8b4:	d105      	bne.n	800a8c2 <HAL_PCD_IRQHandler+0x7c6>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800a8b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8b8:	b2db      	uxtb	r3, r3
 800a8ba:	4619      	mov	r1, r3
 800a8bc:	6878      	ldr	r0, [r7, #4]
 800a8be:	f000 fb27 	bl	800af10 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a8c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8c4:	3301      	adds	r3, #1
 800a8c6:	627b      	str	r3, [r7, #36]	; 0x24
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	685b      	ldr	r3, [r3, #4]
 800a8cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a8ce:	429a      	cmp	r2, r3
 800a8d0:	d3e5      	bcc.n	800a89e <HAL_PCD_IRQHandler+0x7a2>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	4618      	mov	r0, r3
 800a8d8:	f006 f9d2 	bl	8010c80 <USB_ReadInterrupts>
 800a8dc:	4603      	mov	r3, r0
 800a8de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a8e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a8e6:	d13b      	bne.n	800a960 <HAL_PCD_IRQHandler+0x864>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a8e8:	2301      	movs	r3, #1
 800a8ea:	627b      	str	r3, [r7, #36]	; 0x24
 800a8ec:	e02b      	b.n	800a946 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800a8ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8f0:	015a      	lsls	r2, r3, #5
 800a8f2:	69fb      	ldr	r3, [r7, #28]
 800a8f4:	4413      	add	r3, r2
 800a8f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a8fe:	6879      	ldr	r1, [r7, #4]
 800a900:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a902:	4613      	mov	r3, r2
 800a904:	00db      	lsls	r3, r3, #3
 800a906:	4413      	add	r3, r2
 800a908:	009b      	lsls	r3, r3, #2
 800a90a:	440b      	add	r3, r1
 800a90c:	3340      	adds	r3, #64	; 0x40
 800a90e:	781b      	ldrb	r3, [r3, #0]
 800a910:	2b01      	cmp	r3, #1
 800a912:	d115      	bne.n	800a940 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800a914:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a916:	2b00      	cmp	r3, #0
 800a918:	da12      	bge.n	800a940 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800a91a:	6879      	ldr	r1, [r7, #4]
 800a91c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a91e:	4613      	mov	r3, r2
 800a920:	00db      	lsls	r3, r3, #3
 800a922:	4413      	add	r3, r2
 800a924:	009b      	lsls	r3, r3, #2
 800a926:	440b      	add	r3, r1
 800a928:	333f      	adds	r3, #63	; 0x3f
 800a92a:	2201      	movs	r2, #1
 800a92c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800a92e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a930:	b2db      	uxtb	r3, r3
 800a932:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a936:	b2db      	uxtb	r3, r3
 800a938:	4619      	mov	r1, r3
 800a93a:	6878      	ldr	r0, [r7, #4]
 800a93c:	f000 fae8 	bl	800af10 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a942:	3301      	adds	r3, #1
 800a944:	627b      	str	r3, [r7, #36]	; 0x24
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	685b      	ldr	r3, [r3, #4]
 800a94a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a94c:	429a      	cmp	r2, r3
 800a94e:	d3ce      	bcc.n	800a8ee <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	695a      	ldr	r2, [r3, #20]
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800a95e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	4618      	mov	r0, r3
 800a966:	f006 f98b 	bl	8010c80 <USB_ReadInterrupts>
 800a96a:	4603      	mov	r3, r0
 800a96c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a970:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a974:	d155      	bne.n	800aa22 <HAL_PCD_IRQHandler+0x926>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a976:	2301      	movs	r3, #1
 800a978:	627b      	str	r3, [r7, #36]	; 0x24
 800a97a:	e045      	b.n	800aa08 <HAL_PCD_IRQHandler+0x90c>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800a97c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a97e:	015a      	lsls	r2, r3, #5
 800a980:	69fb      	ldr	r3, [r7, #28]
 800a982:	4413      	add	r3, r2
 800a984:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800a98c:	6879      	ldr	r1, [r7, #4]
 800a98e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a990:	4613      	mov	r3, r2
 800a992:	00db      	lsls	r3, r3, #3
 800a994:	4413      	add	r3, r2
 800a996:	009b      	lsls	r3, r3, #2
 800a998:	440b      	add	r3, r1
 800a99a:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800a99e:	781b      	ldrb	r3, [r3, #0]
 800a9a0:	2b01      	cmp	r3, #1
 800a9a2:	d12e      	bne.n	800aa02 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800a9a4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	da2b      	bge.n	800aa02 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800a9aa:	69bb      	ldr	r3, [r7, #24]
 800a9ac:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 800a9b6:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800a9ba:	429a      	cmp	r2, r3
 800a9bc:	d121      	bne.n	800aa02 <HAL_PCD_IRQHandler+0x906>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800a9be:	6879      	ldr	r1, [r7, #4]
 800a9c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a9c2:	4613      	mov	r3, r2
 800a9c4:	00db      	lsls	r3, r3, #3
 800a9c6:	4413      	add	r3, r2
 800a9c8:	009b      	lsls	r3, r3, #2
 800a9ca:	440b      	add	r3, r1
 800a9cc:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800a9d0:	2201      	movs	r2, #1
 800a9d2:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800a9d4:	6a3b      	ldr	r3, [r7, #32]
 800a9d6:	699b      	ldr	r3, [r3, #24]
 800a9d8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800a9dc:	6a3b      	ldr	r3, [r7, #32]
 800a9de:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800a9e0:	6a3b      	ldr	r3, [r7, #32]
 800a9e2:	695b      	ldr	r3, [r3, #20]
 800a9e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d10a      	bne.n	800aa02 <HAL_PCD_IRQHandler+0x906>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800a9ec:	69fb      	ldr	r3, [r7, #28]
 800a9ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a9f2:	685b      	ldr	r3, [r3, #4]
 800a9f4:	69fa      	ldr	r2, [r7, #28]
 800a9f6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a9fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a9fe:	6053      	str	r3, [r2, #4]
            break;
 800aa00:	e007      	b.n	800aa12 <HAL_PCD_IRQHandler+0x916>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800aa02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa04:	3301      	adds	r3, #1
 800aa06:	627b      	str	r3, [r7, #36]	; 0x24
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	685b      	ldr	r3, [r3, #4]
 800aa0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aa0e:	429a      	cmp	r2, r3
 800aa10:	d3b4      	bcc.n	800a97c <HAL_PCD_IRQHandler+0x880>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	695a      	ldr	r2, [r3, #20]
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800aa20:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	4618      	mov	r0, r3
 800aa28:	f006 f92a 	bl	8010c80 <USB_ReadInterrupts>
 800aa2c:	4603      	mov	r3, r0
 800aa2e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800aa32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aa36:	d10a      	bne.n	800aa4e <HAL_PCD_IRQHandler+0x952>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800aa38:	6878      	ldr	r0, [r7, #4]
 800aa3a:	f00d f965 	bl	8017d08 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	695a      	ldr	r2, [r3, #20]
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800aa4c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	4618      	mov	r0, r3
 800aa54:	f006 f914 	bl	8010c80 <USB_ReadInterrupts>
 800aa58:	4603      	mov	r3, r0
 800aa5a:	f003 0304 	and.w	r3, r3, #4
 800aa5e:	2b04      	cmp	r3, #4
 800aa60:	d115      	bne.n	800aa8e <HAL_PCD_IRQHandler+0x992>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	685b      	ldr	r3, [r3, #4]
 800aa68:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800aa6a:	69bb      	ldr	r3, [r7, #24]
 800aa6c:	f003 0304 	and.w	r3, r3, #4
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d002      	beq.n	800aa7a <HAL_PCD_IRQHandler+0x97e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800aa74:	6878      	ldr	r0, [r7, #4]
 800aa76:	f00d f955 	bl	8017d24 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	6859      	ldr	r1, [r3, #4]
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	69ba      	ldr	r2, [r7, #24]
 800aa86:	430a      	orrs	r2, r1
 800aa88:	605a      	str	r2, [r3, #4]
 800aa8a:	e000      	b.n	800aa8e <HAL_PCD_IRQHandler+0x992>
      return;
 800aa8c:	bf00      	nop
    }
  }
}
 800aa8e:	3734      	adds	r7, #52	; 0x34
 800aa90:	46bd      	mov	sp, r7
 800aa92:	bd90      	pop	{r4, r7, pc}

0800aa94 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800aa94:	b580      	push	{r7, lr}
 800aa96:	b082      	sub	sp, #8
 800aa98:	af00      	add	r7, sp, #0
 800aa9a:	6078      	str	r0, [r7, #4]
 800aa9c:	460b      	mov	r3, r1
 800aa9e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800aaa6:	2b01      	cmp	r3, #1
 800aaa8:	d101      	bne.n	800aaae <HAL_PCD_SetAddress+0x1a>
 800aaaa:	2302      	movs	r3, #2
 800aaac:	e013      	b.n	800aad6 <HAL_PCD_SetAddress+0x42>
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	2201      	movs	r2, #1
 800aab2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	78fa      	ldrb	r2, [r7, #3]
 800aaba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	78fa      	ldrb	r2, [r7, #3]
 800aac4:	4611      	mov	r1, r2
 800aac6:	4618      	mov	r0, r3
 800aac8:	f006 f872 	bl	8010bb0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	2200      	movs	r2, #0
 800aad0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800aad4:	2300      	movs	r3, #0
}
 800aad6:	4618      	mov	r0, r3
 800aad8:	3708      	adds	r7, #8
 800aada:	46bd      	mov	sp, r7
 800aadc:	bd80      	pop	{r7, pc}

0800aade <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800aade:	b580      	push	{r7, lr}
 800aae0:	b084      	sub	sp, #16
 800aae2:	af00      	add	r7, sp, #0
 800aae4:	6078      	str	r0, [r7, #4]
 800aae6:	4608      	mov	r0, r1
 800aae8:	4611      	mov	r1, r2
 800aaea:	461a      	mov	r2, r3
 800aaec:	4603      	mov	r3, r0
 800aaee:	70fb      	strb	r3, [r7, #3]
 800aaf0:	460b      	mov	r3, r1
 800aaf2:	803b      	strh	r3, [r7, #0]
 800aaf4:	4613      	mov	r3, r2
 800aaf6:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800aaf8:	2300      	movs	r3, #0
 800aafa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800aafc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	da0f      	bge.n	800ab24 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ab04:	78fb      	ldrb	r3, [r7, #3]
 800ab06:	f003 020f 	and.w	r2, r3, #15
 800ab0a:	4613      	mov	r3, r2
 800ab0c:	00db      	lsls	r3, r3, #3
 800ab0e:	4413      	add	r3, r2
 800ab10:	009b      	lsls	r3, r3, #2
 800ab12:	3338      	adds	r3, #56	; 0x38
 800ab14:	687a      	ldr	r2, [r7, #4]
 800ab16:	4413      	add	r3, r2
 800ab18:	3304      	adds	r3, #4
 800ab1a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	2201      	movs	r2, #1
 800ab20:	705a      	strb	r2, [r3, #1]
 800ab22:	e00f      	b.n	800ab44 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800ab24:	78fb      	ldrb	r3, [r7, #3]
 800ab26:	f003 020f 	and.w	r2, r3, #15
 800ab2a:	4613      	mov	r3, r2
 800ab2c:	00db      	lsls	r3, r3, #3
 800ab2e:	4413      	add	r3, r2
 800ab30:	009b      	lsls	r3, r3, #2
 800ab32:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800ab36:	687a      	ldr	r2, [r7, #4]
 800ab38:	4413      	add	r3, r2
 800ab3a:	3304      	adds	r3, #4
 800ab3c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	2200      	movs	r2, #0
 800ab42:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800ab44:	78fb      	ldrb	r3, [r7, #3]
 800ab46:	f003 030f 	and.w	r3, r3, #15
 800ab4a:	b2da      	uxtb	r2, r3
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800ab50:	883a      	ldrh	r2, [r7, #0]
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	78ba      	ldrb	r2, [r7, #2]
 800ab5a:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	785b      	ldrb	r3, [r3, #1]
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d004      	beq.n	800ab6e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	781b      	ldrb	r3, [r3, #0]
 800ab68:	b29a      	uxth	r2, r3
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800ab6e:	78bb      	ldrb	r3, [r7, #2]
 800ab70:	2b02      	cmp	r3, #2
 800ab72:	d102      	bne.n	800ab7a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	2200      	movs	r2, #0
 800ab78:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800ab80:	2b01      	cmp	r3, #1
 800ab82:	d101      	bne.n	800ab88 <HAL_PCD_EP_Open+0xaa>
 800ab84:	2302      	movs	r3, #2
 800ab86:	e00e      	b.n	800aba6 <HAL_PCD_EP_Open+0xc8>
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	2201      	movs	r2, #1
 800ab8c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	68f9      	ldr	r1, [r7, #12]
 800ab96:	4618      	mov	r0, r3
 800ab98:	f005 f8f2 	bl	800fd80 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	2200      	movs	r2, #0
 800aba0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 800aba4:	7afb      	ldrb	r3, [r7, #11]
}
 800aba6:	4618      	mov	r0, r3
 800aba8:	3710      	adds	r7, #16
 800abaa:	46bd      	mov	sp, r7
 800abac:	bd80      	pop	{r7, pc}

0800abae <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800abae:	b580      	push	{r7, lr}
 800abb0:	b084      	sub	sp, #16
 800abb2:	af00      	add	r7, sp, #0
 800abb4:	6078      	str	r0, [r7, #4]
 800abb6:	460b      	mov	r3, r1
 800abb8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800abba:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	da0f      	bge.n	800abe2 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800abc2:	78fb      	ldrb	r3, [r7, #3]
 800abc4:	f003 020f 	and.w	r2, r3, #15
 800abc8:	4613      	mov	r3, r2
 800abca:	00db      	lsls	r3, r3, #3
 800abcc:	4413      	add	r3, r2
 800abce:	009b      	lsls	r3, r3, #2
 800abd0:	3338      	adds	r3, #56	; 0x38
 800abd2:	687a      	ldr	r2, [r7, #4]
 800abd4:	4413      	add	r3, r2
 800abd6:	3304      	adds	r3, #4
 800abd8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	2201      	movs	r2, #1
 800abde:	705a      	strb	r2, [r3, #1]
 800abe0:	e00f      	b.n	800ac02 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800abe2:	78fb      	ldrb	r3, [r7, #3]
 800abe4:	f003 020f 	and.w	r2, r3, #15
 800abe8:	4613      	mov	r3, r2
 800abea:	00db      	lsls	r3, r3, #3
 800abec:	4413      	add	r3, r2
 800abee:	009b      	lsls	r3, r3, #2
 800abf0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800abf4:	687a      	ldr	r2, [r7, #4]
 800abf6:	4413      	add	r3, r2
 800abf8:	3304      	adds	r3, #4
 800abfa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	2200      	movs	r2, #0
 800ac00:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800ac02:	78fb      	ldrb	r3, [r7, #3]
 800ac04:	f003 030f 	and.w	r3, r3, #15
 800ac08:	b2da      	uxtb	r2, r3
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800ac14:	2b01      	cmp	r3, #1
 800ac16:	d101      	bne.n	800ac1c <HAL_PCD_EP_Close+0x6e>
 800ac18:	2302      	movs	r3, #2
 800ac1a:	e00e      	b.n	800ac3a <HAL_PCD_EP_Close+0x8c>
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	2201      	movs	r2, #1
 800ac20:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	68f9      	ldr	r1, [r7, #12]
 800ac2a:	4618      	mov	r0, r3
 800ac2c:	f005 f930 	bl	800fe90 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	2200      	movs	r2, #0
 800ac34:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 800ac38:	2300      	movs	r3, #0
}
 800ac3a:	4618      	mov	r0, r3
 800ac3c:	3710      	adds	r7, #16
 800ac3e:	46bd      	mov	sp, r7
 800ac40:	bd80      	pop	{r7, pc}

0800ac42 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800ac42:	b580      	push	{r7, lr}
 800ac44:	b086      	sub	sp, #24
 800ac46:	af00      	add	r7, sp, #0
 800ac48:	60f8      	str	r0, [r7, #12]
 800ac4a:	607a      	str	r2, [r7, #4]
 800ac4c:	603b      	str	r3, [r7, #0]
 800ac4e:	460b      	mov	r3, r1
 800ac50:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800ac52:	7afb      	ldrb	r3, [r7, #11]
 800ac54:	f003 020f 	and.w	r2, r3, #15
 800ac58:	4613      	mov	r3, r2
 800ac5a:	00db      	lsls	r3, r3, #3
 800ac5c:	4413      	add	r3, r2
 800ac5e:	009b      	lsls	r3, r3, #2
 800ac60:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800ac64:	68fa      	ldr	r2, [r7, #12]
 800ac66:	4413      	add	r3, r2
 800ac68:	3304      	adds	r3, #4
 800ac6a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800ac6c:	697b      	ldr	r3, [r7, #20]
 800ac6e:	687a      	ldr	r2, [r7, #4]
 800ac70:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 800ac72:	697b      	ldr	r3, [r7, #20]
 800ac74:	683a      	ldr	r2, [r7, #0]
 800ac76:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800ac78:	697b      	ldr	r3, [r7, #20]
 800ac7a:	2200      	movs	r2, #0
 800ac7c:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 800ac7e:	697b      	ldr	r3, [r7, #20]
 800ac80:	2200      	movs	r2, #0
 800ac82:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800ac84:	7afb      	ldrb	r3, [r7, #11]
 800ac86:	f003 030f 	and.w	r3, r3, #15
 800ac8a:	b2da      	uxtb	r2, r3
 800ac8c:	697b      	ldr	r3, [r7, #20]
 800ac8e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	691b      	ldr	r3, [r3, #16]
 800ac94:	2b01      	cmp	r3, #1
 800ac96:	d102      	bne.n	800ac9e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800ac98:	687a      	ldr	r2, [r7, #4]
 800ac9a:	697b      	ldr	r3, [r7, #20]
 800ac9c:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800ac9e:	7afb      	ldrb	r3, [r7, #11]
 800aca0:	f003 030f 	and.w	r3, r3, #15
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d109      	bne.n	800acbc <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	6818      	ldr	r0, [r3, #0]
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	691b      	ldr	r3, [r3, #16]
 800acb0:	b2db      	uxtb	r3, r3
 800acb2:	461a      	mov	r2, r3
 800acb4:	6979      	ldr	r1, [r7, #20]
 800acb6:	f005 fc0f 	bl	80104d8 <USB_EP0StartXfer>
 800acba:	e008      	b.n	800acce <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	6818      	ldr	r0, [r3, #0]
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	691b      	ldr	r3, [r3, #16]
 800acc4:	b2db      	uxtb	r3, r3
 800acc6:	461a      	mov	r2, r3
 800acc8:	6979      	ldr	r1, [r7, #20]
 800acca:	f005 f9bd 	bl	8010048 <USB_EPStartXfer>
  }

  return HAL_OK;
 800acce:	2300      	movs	r3, #0
}
 800acd0:	4618      	mov	r0, r3
 800acd2:	3718      	adds	r7, #24
 800acd4:	46bd      	mov	sp, r7
 800acd6:	bd80      	pop	{r7, pc}

0800acd8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800acd8:	b480      	push	{r7}
 800acda:	b083      	sub	sp, #12
 800acdc:	af00      	add	r7, sp, #0
 800acde:	6078      	str	r0, [r7, #4]
 800ace0:	460b      	mov	r3, r1
 800ace2:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800ace4:	78fb      	ldrb	r3, [r7, #3]
 800ace6:	f003 020f 	and.w	r2, r3, #15
 800acea:	6879      	ldr	r1, [r7, #4]
 800acec:	4613      	mov	r3, r2
 800acee:	00db      	lsls	r3, r3, #3
 800acf0:	4413      	add	r3, r2
 800acf2:	009b      	lsls	r3, r3, #2
 800acf4:	440b      	add	r3, r1
 800acf6:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 800acfa:	681b      	ldr	r3, [r3, #0]
}
 800acfc:	4618      	mov	r0, r3
 800acfe:	370c      	adds	r7, #12
 800ad00:	46bd      	mov	sp, r7
 800ad02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad06:	4770      	bx	lr

0800ad08 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800ad08:	b580      	push	{r7, lr}
 800ad0a:	b086      	sub	sp, #24
 800ad0c:	af00      	add	r7, sp, #0
 800ad0e:	60f8      	str	r0, [r7, #12]
 800ad10:	607a      	str	r2, [r7, #4]
 800ad12:	603b      	str	r3, [r7, #0]
 800ad14:	460b      	mov	r3, r1
 800ad16:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ad18:	7afb      	ldrb	r3, [r7, #11]
 800ad1a:	f003 020f 	and.w	r2, r3, #15
 800ad1e:	4613      	mov	r3, r2
 800ad20:	00db      	lsls	r3, r3, #3
 800ad22:	4413      	add	r3, r2
 800ad24:	009b      	lsls	r3, r3, #2
 800ad26:	3338      	adds	r3, #56	; 0x38
 800ad28:	68fa      	ldr	r2, [r7, #12]
 800ad2a:	4413      	add	r3, r2
 800ad2c:	3304      	adds	r3, #4
 800ad2e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800ad30:	697b      	ldr	r3, [r7, #20]
 800ad32:	687a      	ldr	r2, [r7, #4]
 800ad34:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 800ad36:	697b      	ldr	r3, [r7, #20]
 800ad38:	683a      	ldr	r2, [r7, #0]
 800ad3a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800ad3c:	697b      	ldr	r3, [r7, #20]
 800ad3e:	2200      	movs	r2, #0
 800ad40:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 800ad42:	697b      	ldr	r3, [r7, #20]
 800ad44:	2201      	movs	r2, #1
 800ad46:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800ad48:	7afb      	ldrb	r3, [r7, #11]
 800ad4a:	f003 030f 	and.w	r3, r3, #15
 800ad4e:	b2da      	uxtb	r2, r3
 800ad50:	697b      	ldr	r3, [r7, #20]
 800ad52:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	691b      	ldr	r3, [r3, #16]
 800ad58:	2b01      	cmp	r3, #1
 800ad5a:	d102      	bne.n	800ad62 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800ad5c:	687a      	ldr	r2, [r7, #4]
 800ad5e:	697b      	ldr	r3, [r7, #20]
 800ad60:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800ad62:	7afb      	ldrb	r3, [r7, #11]
 800ad64:	f003 030f 	and.w	r3, r3, #15
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	d109      	bne.n	800ad80 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	6818      	ldr	r0, [r3, #0]
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	691b      	ldr	r3, [r3, #16]
 800ad74:	b2db      	uxtb	r3, r3
 800ad76:	461a      	mov	r2, r3
 800ad78:	6979      	ldr	r1, [r7, #20]
 800ad7a:	f005 fbad 	bl	80104d8 <USB_EP0StartXfer>
 800ad7e:	e008      	b.n	800ad92 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	6818      	ldr	r0, [r3, #0]
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	691b      	ldr	r3, [r3, #16]
 800ad88:	b2db      	uxtb	r3, r3
 800ad8a:	461a      	mov	r2, r3
 800ad8c:	6979      	ldr	r1, [r7, #20]
 800ad8e:	f005 f95b 	bl	8010048 <USB_EPStartXfer>
  }

  return HAL_OK;
 800ad92:	2300      	movs	r3, #0
}
 800ad94:	4618      	mov	r0, r3
 800ad96:	3718      	adds	r7, #24
 800ad98:	46bd      	mov	sp, r7
 800ad9a:	bd80      	pop	{r7, pc}

0800ad9c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800ad9c:	b580      	push	{r7, lr}
 800ad9e:	b084      	sub	sp, #16
 800ada0:	af00      	add	r7, sp, #0
 800ada2:	6078      	str	r0, [r7, #4]
 800ada4:	460b      	mov	r3, r1
 800ada6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800ada8:	78fb      	ldrb	r3, [r7, #3]
 800adaa:	f003 020f 	and.w	r2, r3, #15
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	685b      	ldr	r3, [r3, #4]
 800adb2:	429a      	cmp	r2, r3
 800adb4:	d901      	bls.n	800adba <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800adb6:	2301      	movs	r3, #1
 800adb8:	e050      	b.n	800ae5c <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800adba:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	da0f      	bge.n	800ade2 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800adc2:	78fb      	ldrb	r3, [r7, #3]
 800adc4:	f003 020f 	and.w	r2, r3, #15
 800adc8:	4613      	mov	r3, r2
 800adca:	00db      	lsls	r3, r3, #3
 800adcc:	4413      	add	r3, r2
 800adce:	009b      	lsls	r3, r3, #2
 800add0:	3338      	adds	r3, #56	; 0x38
 800add2:	687a      	ldr	r2, [r7, #4]
 800add4:	4413      	add	r3, r2
 800add6:	3304      	adds	r3, #4
 800add8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	2201      	movs	r2, #1
 800adde:	705a      	strb	r2, [r3, #1]
 800ade0:	e00d      	b.n	800adfe <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800ade2:	78fa      	ldrb	r2, [r7, #3]
 800ade4:	4613      	mov	r3, r2
 800ade6:	00db      	lsls	r3, r3, #3
 800ade8:	4413      	add	r3, r2
 800adea:	009b      	lsls	r3, r3, #2
 800adec:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800adf0:	687a      	ldr	r2, [r7, #4]
 800adf2:	4413      	add	r3, r2
 800adf4:	3304      	adds	r3, #4
 800adf6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	2200      	movs	r2, #0
 800adfc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	2201      	movs	r2, #1
 800ae02:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800ae04:	78fb      	ldrb	r3, [r7, #3]
 800ae06:	f003 030f 	and.w	r3, r3, #15
 800ae0a:	b2da      	uxtb	r2, r3
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800ae16:	2b01      	cmp	r3, #1
 800ae18:	d101      	bne.n	800ae1e <HAL_PCD_EP_SetStall+0x82>
 800ae1a:	2302      	movs	r3, #2
 800ae1c:	e01e      	b.n	800ae5c <HAL_PCD_EP_SetStall+0xc0>
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	2201      	movs	r2, #1
 800ae22:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	68f9      	ldr	r1, [r7, #12]
 800ae2c:	4618      	mov	r0, r3
 800ae2e:	f005 fdeb 	bl	8010a08 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800ae32:	78fb      	ldrb	r3, [r7, #3]
 800ae34:	f003 030f 	and.w	r3, r3, #15
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d10a      	bne.n	800ae52 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	6818      	ldr	r0, [r3, #0]
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	691b      	ldr	r3, [r3, #16]
 800ae44:	b2d9      	uxtb	r1, r3
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800ae4c:	461a      	mov	r2, r3
 800ae4e:	f005 ffdb 	bl	8010e08 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	2200      	movs	r2, #0
 800ae56:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800ae5a:	2300      	movs	r3, #0
}
 800ae5c:	4618      	mov	r0, r3
 800ae5e:	3710      	adds	r7, #16
 800ae60:	46bd      	mov	sp, r7
 800ae62:	bd80      	pop	{r7, pc}

0800ae64 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800ae64:	b580      	push	{r7, lr}
 800ae66:	b084      	sub	sp, #16
 800ae68:	af00      	add	r7, sp, #0
 800ae6a:	6078      	str	r0, [r7, #4]
 800ae6c:	460b      	mov	r3, r1
 800ae6e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800ae70:	78fb      	ldrb	r3, [r7, #3]
 800ae72:	f003 020f 	and.w	r2, r3, #15
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	685b      	ldr	r3, [r3, #4]
 800ae7a:	429a      	cmp	r2, r3
 800ae7c:	d901      	bls.n	800ae82 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800ae7e:	2301      	movs	r3, #1
 800ae80:	e042      	b.n	800af08 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800ae82:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	da0f      	bge.n	800aeaa <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ae8a:	78fb      	ldrb	r3, [r7, #3]
 800ae8c:	f003 020f 	and.w	r2, r3, #15
 800ae90:	4613      	mov	r3, r2
 800ae92:	00db      	lsls	r3, r3, #3
 800ae94:	4413      	add	r3, r2
 800ae96:	009b      	lsls	r3, r3, #2
 800ae98:	3338      	adds	r3, #56	; 0x38
 800ae9a:	687a      	ldr	r2, [r7, #4]
 800ae9c:	4413      	add	r3, r2
 800ae9e:	3304      	adds	r3, #4
 800aea0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	2201      	movs	r2, #1
 800aea6:	705a      	strb	r2, [r3, #1]
 800aea8:	e00f      	b.n	800aeca <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800aeaa:	78fb      	ldrb	r3, [r7, #3]
 800aeac:	f003 020f 	and.w	r2, r3, #15
 800aeb0:	4613      	mov	r3, r2
 800aeb2:	00db      	lsls	r3, r3, #3
 800aeb4:	4413      	add	r3, r2
 800aeb6:	009b      	lsls	r3, r3, #2
 800aeb8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800aebc:	687a      	ldr	r2, [r7, #4]
 800aebe:	4413      	add	r3, r2
 800aec0:	3304      	adds	r3, #4
 800aec2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	2200      	movs	r2, #0
 800aec8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	2200      	movs	r2, #0
 800aece:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800aed0:	78fb      	ldrb	r3, [r7, #3]
 800aed2:	f003 030f 	and.w	r3, r3, #15
 800aed6:	b2da      	uxtb	r2, r3
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800aee2:	2b01      	cmp	r3, #1
 800aee4:	d101      	bne.n	800aeea <HAL_PCD_EP_ClrStall+0x86>
 800aee6:	2302      	movs	r3, #2
 800aee8:	e00e      	b.n	800af08 <HAL_PCD_EP_ClrStall+0xa4>
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	2201      	movs	r2, #1
 800aeee:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	68f9      	ldr	r1, [r7, #12]
 800aef8:	4618      	mov	r0, r3
 800aefa:	f005 fdf3 	bl	8010ae4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	2200      	movs	r2, #0
 800af02:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800af06:	2300      	movs	r3, #0
}
 800af08:	4618      	mov	r0, r3
 800af0a:	3710      	adds	r7, #16
 800af0c:	46bd      	mov	sp, r7
 800af0e:	bd80      	pop	{r7, pc}

0800af10 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800af10:	b580      	push	{r7, lr}
 800af12:	b084      	sub	sp, #16
 800af14:	af00      	add	r7, sp, #0
 800af16:	6078      	str	r0, [r7, #4]
 800af18:	460b      	mov	r3, r1
 800af1a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800af1c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800af20:	2b00      	cmp	r3, #0
 800af22:	da0c      	bge.n	800af3e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800af24:	78fb      	ldrb	r3, [r7, #3]
 800af26:	f003 020f 	and.w	r2, r3, #15
 800af2a:	4613      	mov	r3, r2
 800af2c:	00db      	lsls	r3, r3, #3
 800af2e:	4413      	add	r3, r2
 800af30:	009b      	lsls	r3, r3, #2
 800af32:	3338      	adds	r3, #56	; 0x38
 800af34:	687a      	ldr	r2, [r7, #4]
 800af36:	4413      	add	r3, r2
 800af38:	3304      	adds	r3, #4
 800af3a:	60fb      	str	r3, [r7, #12]
 800af3c:	e00c      	b.n	800af58 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800af3e:	78fb      	ldrb	r3, [r7, #3]
 800af40:	f003 020f 	and.w	r2, r3, #15
 800af44:	4613      	mov	r3, r2
 800af46:	00db      	lsls	r3, r3, #3
 800af48:	4413      	add	r3, r2
 800af4a:	009b      	lsls	r3, r3, #2
 800af4c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800af50:	687a      	ldr	r2, [r7, #4]
 800af52:	4413      	add	r3, r2
 800af54:	3304      	adds	r3, #4
 800af56:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	68f9      	ldr	r1, [r7, #12]
 800af5e:	4618      	mov	r0, r3
 800af60:	f005 fc12 	bl	8010788 <USB_EPStopXfer>
 800af64:	4603      	mov	r3, r0
 800af66:	72fb      	strb	r3, [r7, #11]

  return ret;
 800af68:	7afb      	ldrb	r3, [r7, #11]
}
 800af6a:	4618      	mov	r0, r3
 800af6c:	3710      	adds	r7, #16
 800af6e:	46bd      	mov	sp, r7
 800af70:	bd80      	pop	{r7, pc}

0800af72 <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800af72:	b580      	push	{r7, lr}
 800af74:	b082      	sub	sp, #8
 800af76:	af00      	add	r7, sp, #0
 800af78:	6078      	str	r0, [r7, #4]
 800af7a:	460b      	mov	r3, r1
 800af7c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800af84:	2b01      	cmp	r3, #1
 800af86:	d101      	bne.n	800af8c <HAL_PCD_EP_Flush+0x1a>
 800af88:	2302      	movs	r3, #2
 800af8a:	e01b      	b.n	800afc4 <HAL_PCD_EP_Flush+0x52>
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	2201      	movs	r2, #1
 800af90:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((ep_addr & 0x80U) == 0x80U)
 800af94:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800af98:	2b00      	cmp	r3, #0
 800af9a:	da09      	bge.n	800afb0 <HAL_PCD_EP_Flush+0x3e>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	681a      	ldr	r2, [r3, #0]
 800afa0:	78fb      	ldrb	r3, [r7, #3]
 800afa2:	f003 030f 	and.w	r3, r3, #15
 800afa6:	4619      	mov	r1, r3
 800afa8:	4610      	mov	r0, r2
 800afaa:	f004 fe47 	bl	800fc3c <USB_FlushTxFifo>
 800afae:	e004      	b.n	800afba <HAL_PCD_EP_Flush+0x48>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	4618      	mov	r0, r3
 800afb6:	f004 fe75 	bl	800fca4 <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	2200      	movs	r2, #0
 800afbe:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800afc2:	2300      	movs	r3, #0
}
 800afc4:	4618      	mov	r0, r3
 800afc6:	3708      	adds	r7, #8
 800afc8:	46bd      	mov	sp, r7
 800afca:	bd80      	pop	{r7, pc}

0800afcc <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800afcc:	b580      	push	{r7, lr}
 800afce:	b08a      	sub	sp, #40	; 0x28
 800afd0:	af02      	add	r7, sp, #8
 800afd2:	6078      	str	r0, [r7, #4]
 800afd4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800afdc:	697b      	ldr	r3, [r7, #20]
 800afde:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800afe0:	683a      	ldr	r2, [r7, #0]
 800afe2:	4613      	mov	r3, r2
 800afe4:	00db      	lsls	r3, r3, #3
 800afe6:	4413      	add	r3, r2
 800afe8:	009b      	lsls	r3, r3, #2
 800afea:	3338      	adds	r3, #56	; 0x38
 800afec:	687a      	ldr	r2, [r7, #4]
 800afee:	4413      	add	r3, r2
 800aff0:	3304      	adds	r3, #4
 800aff2:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	6a1a      	ldr	r2, [r3, #32]
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	699b      	ldr	r3, [r3, #24]
 800affc:	429a      	cmp	r2, r3
 800affe:	d901      	bls.n	800b004 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800b000:	2301      	movs	r3, #1
 800b002:	e06c      	b.n	800b0de <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	699a      	ldr	r2, [r3, #24]
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	6a1b      	ldr	r3, [r3, #32]
 800b00c:	1ad3      	subs	r3, r2, r3
 800b00e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	68db      	ldr	r3, [r3, #12]
 800b014:	69fa      	ldr	r2, [r7, #28]
 800b016:	429a      	cmp	r2, r3
 800b018:	d902      	bls.n	800b020 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	68db      	ldr	r3, [r3, #12]
 800b01e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800b020:	69fb      	ldr	r3, [r7, #28]
 800b022:	3303      	adds	r3, #3
 800b024:	089b      	lsrs	r3, r3, #2
 800b026:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800b028:	e02b      	b.n	800b082 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800b02a:	68fb      	ldr	r3, [r7, #12]
 800b02c:	699a      	ldr	r2, [r3, #24]
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	6a1b      	ldr	r3, [r3, #32]
 800b032:	1ad3      	subs	r3, r2, r3
 800b034:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800b036:	68fb      	ldr	r3, [r7, #12]
 800b038:	68db      	ldr	r3, [r3, #12]
 800b03a:	69fa      	ldr	r2, [r7, #28]
 800b03c:	429a      	cmp	r2, r3
 800b03e:	d902      	bls.n	800b046 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	68db      	ldr	r3, [r3, #12]
 800b044:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800b046:	69fb      	ldr	r3, [r7, #28]
 800b048:	3303      	adds	r3, #3
 800b04a:	089b      	lsrs	r3, r3, #2
 800b04c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	6919      	ldr	r1, [r3, #16]
 800b052:	683b      	ldr	r3, [r7, #0]
 800b054:	b2da      	uxtb	r2, r3
 800b056:	69fb      	ldr	r3, [r7, #28]
 800b058:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800b05e:	b2db      	uxtb	r3, r3
 800b060:	9300      	str	r3, [sp, #0]
 800b062:	4603      	mov	r3, r0
 800b064:	6978      	ldr	r0, [r7, #20]
 800b066:	f005 fc39 	bl	80108dc <USB_WritePacket>

    ep->xfer_buff  += len;
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	691a      	ldr	r2, [r3, #16]
 800b06e:	69fb      	ldr	r3, [r7, #28]
 800b070:	441a      	add	r2, r3
 800b072:	68fb      	ldr	r3, [r7, #12]
 800b074:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 800b076:	68fb      	ldr	r3, [r7, #12]
 800b078:	6a1a      	ldr	r2, [r3, #32]
 800b07a:	69fb      	ldr	r3, [r7, #28]
 800b07c:	441a      	add	r2, r3
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800b082:	683b      	ldr	r3, [r7, #0]
 800b084:	015a      	lsls	r2, r3, #5
 800b086:	693b      	ldr	r3, [r7, #16]
 800b088:	4413      	add	r3, r2
 800b08a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b08e:	699b      	ldr	r3, [r3, #24]
 800b090:	b29b      	uxth	r3, r3
 800b092:	69ba      	ldr	r2, [r7, #24]
 800b094:	429a      	cmp	r2, r3
 800b096:	d809      	bhi.n	800b0ac <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	6a1a      	ldr	r2, [r3, #32]
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800b0a0:	429a      	cmp	r2, r3
 800b0a2:	d203      	bcs.n	800b0ac <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	699b      	ldr	r3, [r3, #24]
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d1be      	bne.n	800b02a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	699a      	ldr	r2, [r3, #24]
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	6a1b      	ldr	r3, [r3, #32]
 800b0b4:	429a      	cmp	r2, r3
 800b0b6:	d811      	bhi.n	800b0dc <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800b0b8:	683b      	ldr	r3, [r7, #0]
 800b0ba:	f003 030f 	and.w	r3, r3, #15
 800b0be:	2201      	movs	r2, #1
 800b0c0:	fa02 f303 	lsl.w	r3, r2, r3
 800b0c4:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800b0c6:	693b      	ldr	r3, [r7, #16]
 800b0c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b0cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b0ce:	68bb      	ldr	r3, [r7, #8]
 800b0d0:	43db      	mvns	r3, r3
 800b0d2:	6939      	ldr	r1, [r7, #16]
 800b0d4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b0d8:	4013      	ands	r3, r2
 800b0da:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800b0dc:	2300      	movs	r3, #0
}
 800b0de:	4618      	mov	r0, r3
 800b0e0:	3720      	adds	r7, #32
 800b0e2:	46bd      	mov	sp, r7
 800b0e4:	bd80      	pop	{r7, pc}
	...

0800b0e8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800b0e8:	b580      	push	{r7, lr}
 800b0ea:	b088      	sub	sp, #32
 800b0ec:	af00      	add	r7, sp, #0
 800b0ee:	6078      	str	r0, [r7, #4]
 800b0f0:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b0f8:	69fb      	ldr	r3, [r7, #28]
 800b0fa:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800b0fc:	69fb      	ldr	r3, [r7, #28]
 800b0fe:	333c      	adds	r3, #60	; 0x3c
 800b100:	3304      	adds	r3, #4
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800b106:	683b      	ldr	r3, [r7, #0]
 800b108:	015a      	lsls	r2, r3, #5
 800b10a:	69bb      	ldr	r3, [r7, #24]
 800b10c:	4413      	add	r3, r2
 800b10e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b112:	689b      	ldr	r3, [r3, #8]
 800b114:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	691b      	ldr	r3, [r3, #16]
 800b11a:	2b01      	cmp	r3, #1
 800b11c:	d17b      	bne.n	800b216 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800b11e:	693b      	ldr	r3, [r7, #16]
 800b120:	f003 0308 	and.w	r3, r3, #8
 800b124:	2b00      	cmp	r3, #0
 800b126:	d015      	beq.n	800b154 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b128:	697b      	ldr	r3, [r7, #20]
 800b12a:	4a61      	ldr	r2, [pc, #388]	; (800b2b0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800b12c:	4293      	cmp	r3, r2
 800b12e:	f240 80b9 	bls.w	800b2a4 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800b132:	693b      	ldr	r3, [r7, #16]
 800b134:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b138:	2b00      	cmp	r3, #0
 800b13a:	f000 80b3 	beq.w	800b2a4 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800b13e:	683b      	ldr	r3, [r7, #0]
 800b140:	015a      	lsls	r2, r3, #5
 800b142:	69bb      	ldr	r3, [r7, #24]
 800b144:	4413      	add	r3, r2
 800b146:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b14a:	461a      	mov	r2, r3
 800b14c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b150:	6093      	str	r3, [r2, #8]
 800b152:	e0a7      	b.n	800b2a4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800b154:	693b      	ldr	r3, [r7, #16]
 800b156:	f003 0320 	and.w	r3, r3, #32
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	d009      	beq.n	800b172 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800b15e:	683b      	ldr	r3, [r7, #0]
 800b160:	015a      	lsls	r2, r3, #5
 800b162:	69bb      	ldr	r3, [r7, #24]
 800b164:	4413      	add	r3, r2
 800b166:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b16a:	461a      	mov	r2, r3
 800b16c:	2320      	movs	r3, #32
 800b16e:	6093      	str	r3, [r2, #8]
 800b170:	e098      	b.n	800b2a4 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800b172:	693b      	ldr	r3, [r7, #16]
 800b174:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800b178:	2b00      	cmp	r3, #0
 800b17a:	f040 8093 	bne.w	800b2a4 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b17e:	697b      	ldr	r3, [r7, #20]
 800b180:	4a4b      	ldr	r2, [pc, #300]	; (800b2b0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800b182:	4293      	cmp	r3, r2
 800b184:	d90f      	bls.n	800b1a6 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800b186:	693b      	ldr	r3, [r7, #16]
 800b188:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	d00a      	beq.n	800b1a6 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800b190:	683b      	ldr	r3, [r7, #0]
 800b192:	015a      	lsls	r2, r3, #5
 800b194:	69bb      	ldr	r3, [r7, #24]
 800b196:	4413      	add	r3, r2
 800b198:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b19c:	461a      	mov	r2, r3
 800b19e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b1a2:	6093      	str	r3, [r2, #8]
 800b1a4:	e07e      	b.n	800b2a4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800b1a6:	683a      	ldr	r2, [r7, #0]
 800b1a8:	4613      	mov	r3, r2
 800b1aa:	00db      	lsls	r3, r3, #3
 800b1ac:	4413      	add	r3, r2
 800b1ae:	009b      	lsls	r3, r3, #2
 800b1b0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800b1b4:	687a      	ldr	r2, [r7, #4]
 800b1b6:	4413      	add	r3, r2
 800b1b8:	3304      	adds	r3, #4
 800b1ba:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	69da      	ldr	r2, [r3, #28]
 800b1c0:	683b      	ldr	r3, [r7, #0]
 800b1c2:	0159      	lsls	r1, r3, #5
 800b1c4:	69bb      	ldr	r3, [r7, #24]
 800b1c6:	440b      	add	r3, r1
 800b1c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b1cc:	691b      	ldr	r3, [r3, #16]
 800b1ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b1d2:	1ad2      	subs	r2, r2, r3
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 800b1d8:	683b      	ldr	r3, [r7, #0]
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	d114      	bne.n	800b208 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	699b      	ldr	r3, [r3, #24]
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d109      	bne.n	800b1fa <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	6818      	ldr	r0, [r3, #0]
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800b1f0:	461a      	mov	r2, r3
 800b1f2:	2101      	movs	r1, #1
 800b1f4:	f005 fe08 	bl	8010e08 <USB_EP0_OutStart>
 800b1f8:	e006      	b.n	800b208 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	691a      	ldr	r2, [r3, #16]
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	6a1b      	ldr	r3, [r3, #32]
 800b202:	441a      	add	r2, r3
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800b208:	683b      	ldr	r3, [r7, #0]
 800b20a:	b2db      	uxtb	r3, r3
 800b20c:	4619      	mov	r1, r3
 800b20e:	6878      	ldr	r0, [r7, #4]
 800b210:	f00c fcb6 	bl	8017b80 <HAL_PCD_DataOutStageCallback>
 800b214:	e046      	b.n	800b2a4 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800b216:	697b      	ldr	r3, [r7, #20]
 800b218:	4a26      	ldr	r2, [pc, #152]	; (800b2b4 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800b21a:	4293      	cmp	r3, r2
 800b21c:	d124      	bne.n	800b268 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800b21e:	693b      	ldr	r3, [r7, #16]
 800b220:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b224:	2b00      	cmp	r3, #0
 800b226:	d00a      	beq.n	800b23e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800b228:	683b      	ldr	r3, [r7, #0]
 800b22a:	015a      	lsls	r2, r3, #5
 800b22c:	69bb      	ldr	r3, [r7, #24]
 800b22e:	4413      	add	r3, r2
 800b230:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b234:	461a      	mov	r2, r3
 800b236:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b23a:	6093      	str	r3, [r2, #8]
 800b23c:	e032      	b.n	800b2a4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800b23e:	693b      	ldr	r3, [r7, #16]
 800b240:	f003 0320 	and.w	r3, r3, #32
 800b244:	2b00      	cmp	r3, #0
 800b246:	d008      	beq.n	800b25a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800b248:	683b      	ldr	r3, [r7, #0]
 800b24a:	015a      	lsls	r2, r3, #5
 800b24c:	69bb      	ldr	r3, [r7, #24]
 800b24e:	4413      	add	r3, r2
 800b250:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b254:	461a      	mov	r2, r3
 800b256:	2320      	movs	r3, #32
 800b258:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800b25a:	683b      	ldr	r3, [r7, #0]
 800b25c:	b2db      	uxtb	r3, r3
 800b25e:	4619      	mov	r1, r3
 800b260:	6878      	ldr	r0, [r7, #4]
 800b262:	f00c fc8d 	bl	8017b80 <HAL_PCD_DataOutStageCallback>
 800b266:	e01d      	b.n	800b2a4 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800b268:	683b      	ldr	r3, [r7, #0]
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d114      	bne.n	800b298 <PCD_EP_OutXfrComplete_int+0x1b0>
 800b26e:	6879      	ldr	r1, [r7, #4]
 800b270:	683a      	ldr	r2, [r7, #0]
 800b272:	4613      	mov	r3, r2
 800b274:	00db      	lsls	r3, r3, #3
 800b276:	4413      	add	r3, r2
 800b278:	009b      	lsls	r3, r3, #2
 800b27a:	440b      	add	r3, r1
 800b27c:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	2b00      	cmp	r3, #0
 800b284:	d108      	bne.n	800b298 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	6818      	ldr	r0, [r3, #0]
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800b290:	461a      	mov	r2, r3
 800b292:	2100      	movs	r1, #0
 800b294:	f005 fdb8 	bl	8010e08 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800b298:	683b      	ldr	r3, [r7, #0]
 800b29a:	b2db      	uxtb	r3, r3
 800b29c:	4619      	mov	r1, r3
 800b29e:	6878      	ldr	r0, [r7, #4]
 800b2a0:	f00c fc6e 	bl	8017b80 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800b2a4:	2300      	movs	r3, #0
}
 800b2a6:	4618      	mov	r0, r3
 800b2a8:	3720      	adds	r7, #32
 800b2aa:	46bd      	mov	sp, r7
 800b2ac:	bd80      	pop	{r7, pc}
 800b2ae:	bf00      	nop
 800b2b0:	4f54300a 	.word	0x4f54300a
 800b2b4:	4f54310a 	.word	0x4f54310a

0800b2b8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800b2b8:	b580      	push	{r7, lr}
 800b2ba:	b086      	sub	sp, #24
 800b2bc:	af00      	add	r7, sp, #0
 800b2be:	6078      	str	r0, [r7, #4]
 800b2c0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b2c8:	697b      	ldr	r3, [r7, #20]
 800b2ca:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800b2cc:	697b      	ldr	r3, [r7, #20]
 800b2ce:	333c      	adds	r3, #60	; 0x3c
 800b2d0:	3304      	adds	r3, #4
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800b2d6:	683b      	ldr	r3, [r7, #0]
 800b2d8:	015a      	lsls	r2, r3, #5
 800b2da:	693b      	ldr	r3, [r7, #16]
 800b2dc:	4413      	add	r3, r2
 800b2de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b2e2:	689b      	ldr	r3, [r3, #8]
 800b2e4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	4a15      	ldr	r2, [pc, #84]	; (800b340 <PCD_EP_OutSetupPacket_int+0x88>)
 800b2ea:	4293      	cmp	r3, r2
 800b2ec:	d90e      	bls.n	800b30c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800b2ee:	68bb      	ldr	r3, [r7, #8]
 800b2f0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d009      	beq.n	800b30c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800b2f8:	683b      	ldr	r3, [r7, #0]
 800b2fa:	015a      	lsls	r2, r3, #5
 800b2fc:	693b      	ldr	r3, [r7, #16]
 800b2fe:	4413      	add	r3, r2
 800b300:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b304:	461a      	mov	r2, r3
 800b306:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b30a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800b30c:	6878      	ldr	r0, [r7, #4]
 800b30e:	f00c fc25 	bl	8017b5c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	4a0a      	ldr	r2, [pc, #40]	; (800b340 <PCD_EP_OutSetupPacket_int+0x88>)
 800b316:	4293      	cmp	r3, r2
 800b318:	d90c      	bls.n	800b334 <PCD_EP_OutSetupPacket_int+0x7c>
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	691b      	ldr	r3, [r3, #16]
 800b31e:	2b01      	cmp	r3, #1
 800b320:	d108      	bne.n	800b334 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	6818      	ldr	r0, [r3, #0]
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800b32c:	461a      	mov	r2, r3
 800b32e:	2101      	movs	r1, #1
 800b330:	f005 fd6a 	bl	8010e08 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800b334:	2300      	movs	r3, #0
}
 800b336:	4618      	mov	r0, r3
 800b338:	3718      	adds	r7, #24
 800b33a:	46bd      	mov	sp, r7
 800b33c:	bd80      	pop	{r7, pc}
 800b33e:	bf00      	nop
 800b340:	4f54300a 	.word	0x4f54300a

0800b344 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800b344:	b480      	push	{r7}
 800b346:	b085      	sub	sp, #20
 800b348:	af00      	add	r7, sp, #0
 800b34a:	6078      	str	r0, [r7, #4]
 800b34c:	460b      	mov	r3, r1
 800b34e:	70fb      	strb	r3, [r7, #3]
 800b350:	4613      	mov	r3, r2
 800b352:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b35a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800b35c:	78fb      	ldrb	r3, [r7, #3]
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d107      	bne.n	800b372 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800b362:	883b      	ldrh	r3, [r7, #0]
 800b364:	0419      	lsls	r1, r3, #16
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	68ba      	ldr	r2, [r7, #8]
 800b36c:	430a      	orrs	r2, r1
 800b36e:	629a      	str	r2, [r3, #40]	; 0x28
 800b370:	e028      	b.n	800b3c4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b378:	0c1b      	lsrs	r3, r3, #16
 800b37a:	68ba      	ldr	r2, [r7, #8]
 800b37c:	4413      	add	r3, r2
 800b37e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800b380:	2300      	movs	r3, #0
 800b382:	73fb      	strb	r3, [r7, #15]
 800b384:	e00d      	b.n	800b3a2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	681a      	ldr	r2, [r3, #0]
 800b38a:	7bfb      	ldrb	r3, [r7, #15]
 800b38c:	3340      	adds	r3, #64	; 0x40
 800b38e:	009b      	lsls	r3, r3, #2
 800b390:	4413      	add	r3, r2
 800b392:	685b      	ldr	r3, [r3, #4]
 800b394:	0c1b      	lsrs	r3, r3, #16
 800b396:	68ba      	ldr	r2, [r7, #8]
 800b398:	4413      	add	r3, r2
 800b39a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800b39c:	7bfb      	ldrb	r3, [r7, #15]
 800b39e:	3301      	adds	r3, #1
 800b3a0:	73fb      	strb	r3, [r7, #15]
 800b3a2:	7bfa      	ldrb	r2, [r7, #15]
 800b3a4:	78fb      	ldrb	r3, [r7, #3]
 800b3a6:	3b01      	subs	r3, #1
 800b3a8:	429a      	cmp	r2, r3
 800b3aa:	d3ec      	bcc.n	800b386 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800b3ac:	883b      	ldrh	r3, [r7, #0]
 800b3ae:	0418      	lsls	r0, r3, #16
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	6819      	ldr	r1, [r3, #0]
 800b3b4:	78fb      	ldrb	r3, [r7, #3]
 800b3b6:	3b01      	subs	r3, #1
 800b3b8:	68ba      	ldr	r2, [r7, #8]
 800b3ba:	4302      	orrs	r2, r0
 800b3bc:	3340      	adds	r3, #64	; 0x40
 800b3be:	009b      	lsls	r3, r3, #2
 800b3c0:	440b      	add	r3, r1
 800b3c2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800b3c4:	2300      	movs	r3, #0
}
 800b3c6:	4618      	mov	r0, r3
 800b3c8:	3714      	adds	r7, #20
 800b3ca:	46bd      	mov	sp, r7
 800b3cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3d0:	4770      	bx	lr

0800b3d2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800b3d2:	b480      	push	{r7}
 800b3d4:	b083      	sub	sp, #12
 800b3d6:	af00      	add	r7, sp, #0
 800b3d8:	6078      	str	r0, [r7, #4]
 800b3da:	460b      	mov	r3, r1
 800b3dc:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	887a      	ldrh	r2, [r7, #2]
 800b3e4:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800b3e6:	2300      	movs	r3, #0
}
 800b3e8:	4618      	mov	r0, r3
 800b3ea:	370c      	adds	r7, #12
 800b3ec:	46bd      	mov	sp, r7
 800b3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f2:	4770      	bx	lr

0800b3f4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800b3f4:	b480      	push	{r7}
 800b3f6:	b085      	sub	sp, #20
 800b3f8:	af00      	add	r7, sp, #0
 800b3fa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	2201      	movs	r2, #1
 800b406:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	2200      	movs	r2, #0
 800b40e:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	699b      	ldr	r3, [r3, #24]
 800b416:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b422:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b426:	f043 0303 	orr.w	r3, r3, #3
 800b42a:	68fa      	ldr	r2, [r7, #12]
 800b42c:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800b42e:	2300      	movs	r3, #0
}
 800b430:	4618      	mov	r0, r3
 800b432:	3714      	adds	r7, #20
 800b434:	46bd      	mov	sp, r7
 800b436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b43a:	4770      	bx	lr

0800b43c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800b43c:	b580      	push	{r7, lr}
 800b43e:	b082      	sub	sp, #8
 800b440:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800b442:	2300      	movs	r3, #0
 800b444:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800b446:	2300      	movs	r3, #0
 800b448:	603b      	str	r3, [r7, #0]
 800b44a:	4b20      	ldr	r3, [pc, #128]	; (800b4cc <HAL_PWREx_EnableOverDrive+0x90>)
 800b44c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b44e:	4a1f      	ldr	r2, [pc, #124]	; (800b4cc <HAL_PWREx_EnableOverDrive+0x90>)
 800b450:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b454:	6413      	str	r3, [r2, #64]	; 0x40
 800b456:	4b1d      	ldr	r3, [pc, #116]	; (800b4cc <HAL_PWREx_EnableOverDrive+0x90>)
 800b458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b45a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b45e:	603b      	str	r3, [r7, #0]
 800b460:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800b462:	4b1b      	ldr	r3, [pc, #108]	; (800b4d0 <HAL_PWREx_EnableOverDrive+0x94>)
 800b464:	2201      	movs	r2, #1
 800b466:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800b468:	f7fb fba4 	bl	8006bb4 <HAL_GetTick>
 800b46c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800b46e:	e009      	b.n	800b484 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800b470:	f7fb fba0 	bl	8006bb4 <HAL_GetTick>
 800b474:	4602      	mov	r2, r0
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	1ad3      	subs	r3, r2, r3
 800b47a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b47e:	d901      	bls.n	800b484 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800b480:	2303      	movs	r3, #3
 800b482:	e01f      	b.n	800b4c4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800b484:	4b13      	ldr	r3, [pc, #76]	; (800b4d4 <HAL_PWREx_EnableOverDrive+0x98>)
 800b486:	685b      	ldr	r3, [r3, #4]
 800b488:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b48c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b490:	d1ee      	bne.n	800b470 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800b492:	4b11      	ldr	r3, [pc, #68]	; (800b4d8 <HAL_PWREx_EnableOverDrive+0x9c>)
 800b494:	2201      	movs	r2, #1
 800b496:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800b498:	f7fb fb8c 	bl	8006bb4 <HAL_GetTick>
 800b49c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800b49e:	e009      	b.n	800b4b4 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800b4a0:	f7fb fb88 	bl	8006bb4 <HAL_GetTick>
 800b4a4:	4602      	mov	r2, r0
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	1ad3      	subs	r3, r2, r3
 800b4aa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b4ae:	d901      	bls.n	800b4b4 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800b4b0:	2303      	movs	r3, #3
 800b4b2:	e007      	b.n	800b4c4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800b4b4:	4b07      	ldr	r3, [pc, #28]	; (800b4d4 <HAL_PWREx_EnableOverDrive+0x98>)
 800b4b6:	685b      	ldr	r3, [r3, #4]
 800b4b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b4bc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b4c0:	d1ee      	bne.n	800b4a0 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800b4c2:	2300      	movs	r3, #0
}
 800b4c4:	4618      	mov	r0, r3
 800b4c6:	3708      	adds	r7, #8
 800b4c8:	46bd      	mov	sp, r7
 800b4ca:	bd80      	pop	{r7, pc}
 800b4cc:	40023800 	.word	0x40023800
 800b4d0:	420e0040 	.word	0x420e0040
 800b4d4:	40007000 	.word	0x40007000
 800b4d8:	420e0044 	.word	0x420e0044

0800b4dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b4dc:	b580      	push	{r7, lr}
 800b4de:	b084      	sub	sp, #16
 800b4e0:	af00      	add	r7, sp, #0
 800b4e2:	6078      	str	r0, [r7, #4]
 800b4e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d101      	bne.n	800b4f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b4ec:	2301      	movs	r3, #1
 800b4ee:	e0cc      	b.n	800b68a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800b4f0:	4b68      	ldr	r3, [pc, #416]	; (800b694 <HAL_RCC_ClockConfig+0x1b8>)
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	f003 030f 	and.w	r3, r3, #15
 800b4f8:	683a      	ldr	r2, [r7, #0]
 800b4fa:	429a      	cmp	r2, r3
 800b4fc:	d90c      	bls.n	800b518 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b4fe:	4b65      	ldr	r3, [pc, #404]	; (800b694 <HAL_RCC_ClockConfig+0x1b8>)
 800b500:	683a      	ldr	r2, [r7, #0]
 800b502:	b2d2      	uxtb	r2, r2
 800b504:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b506:	4b63      	ldr	r3, [pc, #396]	; (800b694 <HAL_RCC_ClockConfig+0x1b8>)
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	f003 030f 	and.w	r3, r3, #15
 800b50e:	683a      	ldr	r2, [r7, #0]
 800b510:	429a      	cmp	r2, r3
 800b512:	d001      	beq.n	800b518 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800b514:	2301      	movs	r3, #1
 800b516:	e0b8      	b.n	800b68a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	f003 0302 	and.w	r3, r3, #2
 800b520:	2b00      	cmp	r3, #0
 800b522:	d020      	beq.n	800b566 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	f003 0304 	and.w	r3, r3, #4
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d005      	beq.n	800b53c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b530:	4b59      	ldr	r3, [pc, #356]	; (800b698 <HAL_RCC_ClockConfig+0x1bc>)
 800b532:	689b      	ldr	r3, [r3, #8]
 800b534:	4a58      	ldr	r2, [pc, #352]	; (800b698 <HAL_RCC_ClockConfig+0x1bc>)
 800b536:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800b53a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	f003 0308 	and.w	r3, r3, #8
 800b544:	2b00      	cmp	r3, #0
 800b546:	d005      	beq.n	800b554 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800b548:	4b53      	ldr	r3, [pc, #332]	; (800b698 <HAL_RCC_ClockConfig+0x1bc>)
 800b54a:	689b      	ldr	r3, [r3, #8]
 800b54c:	4a52      	ldr	r2, [pc, #328]	; (800b698 <HAL_RCC_ClockConfig+0x1bc>)
 800b54e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800b552:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b554:	4b50      	ldr	r3, [pc, #320]	; (800b698 <HAL_RCC_ClockConfig+0x1bc>)
 800b556:	689b      	ldr	r3, [r3, #8]
 800b558:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	689b      	ldr	r3, [r3, #8]
 800b560:	494d      	ldr	r1, [pc, #308]	; (800b698 <HAL_RCC_ClockConfig+0x1bc>)
 800b562:	4313      	orrs	r3, r2
 800b564:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	f003 0301 	and.w	r3, r3, #1
 800b56e:	2b00      	cmp	r3, #0
 800b570:	d044      	beq.n	800b5fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	685b      	ldr	r3, [r3, #4]
 800b576:	2b01      	cmp	r3, #1
 800b578:	d107      	bne.n	800b58a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b57a:	4b47      	ldr	r3, [pc, #284]	; (800b698 <HAL_RCC_ClockConfig+0x1bc>)
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b582:	2b00      	cmp	r3, #0
 800b584:	d119      	bne.n	800b5ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b586:	2301      	movs	r3, #1
 800b588:	e07f      	b.n	800b68a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	685b      	ldr	r3, [r3, #4]
 800b58e:	2b02      	cmp	r3, #2
 800b590:	d003      	beq.n	800b59a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800b596:	2b03      	cmp	r3, #3
 800b598:	d107      	bne.n	800b5aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b59a:	4b3f      	ldr	r3, [pc, #252]	; (800b698 <HAL_RCC_ClockConfig+0x1bc>)
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d109      	bne.n	800b5ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b5a6:	2301      	movs	r3, #1
 800b5a8:	e06f      	b.n	800b68a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b5aa:	4b3b      	ldr	r3, [pc, #236]	; (800b698 <HAL_RCC_ClockConfig+0x1bc>)
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	f003 0302 	and.w	r3, r3, #2
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d101      	bne.n	800b5ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b5b6:	2301      	movs	r3, #1
 800b5b8:	e067      	b.n	800b68a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800b5ba:	4b37      	ldr	r3, [pc, #220]	; (800b698 <HAL_RCC_ClockConfig+0x1bc>)
 800b5bc:	689b      	ldr	r3, [r3, #8]
 800b5be:	f023 0203 	bic.w	r2, r3, #3
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	685b      	ldr	r3, [r3, #4]
 800b5c6:	4934      	ldr	r1, [pc, #208]	; (800b698 <HAL_RCC_ClockConfig+0x1bc>)
 800b5c8:	4313      	orrs	r3, r2
 800b5ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800b5cc:	f7fb faf2 	bl	8006bb4 <HAL_GetTick>
 800b5d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b5d2:	e00a      	b.n	800b5ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b5d4:	f7fb faee 	bl	8006bb4 <HAL_GetTick>
 800b5d8:	4602      	mov	r2, r0
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	1ad3      	subs	r3, r2, r3
 800b5de:	f241 3288 	movw	r2, #5000	; 0x1388
 800b5e2:	4293      	cmp	r3, r2
 800b5e4:	d901      	bls.n	800b5ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800b5e6:	2303      	movs	r3, #3
 800b5e8:	e04f      	b.n	800b68a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b5ea:	4b2b      	ldr	r3, [pc, #172]	; (800b698 <HAL_RCC_ClockConfig+0x1bc>)
 800b5ec:	689b      	ldr	r3, [r3, #8]
 800b5ee:	f003 020c 	and.w	r2, r3, #12
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	685b      	ldr	r3, [r3, #4]
 800b5f6:	009b      	lsls	r3, r3, #2
 800b5f8:	429a      	cmp	r2, r3
 800b5fa:	d1eb      	bne.n	800b5d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800b5fc:	4b25      	ldr	r3, [pc, #148]	; (800b694 <HAL_RCC_ClockConfig+0x1b8>)
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	f003 030f 	and.w	r3, r3, #15
 800b604:	683a      	ldr	r2, [r7, #0]
 800b606:	429a      	cmp	r2, r3
 800b608:	d20c      	bcs.n	800b624 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b60a:	4b22      	ldr	r3, [pc, #136]	; (800b694 <HAL_RCC_ClockConfig+0x1b8>)
 800b60c:	683a      	ldr	r2, [r7, #0]
 800b60e:	b2d2      	uxtb	r2, r2
 800b610:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b612:	4b20      	ldr	r3, [pc, #128]	; (800b694 <HAL_RCC_ClockConfig+0x1b8>)
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	f003 030f 	and.w	r3, r3, #15
 800b61a:	683a      	ldr	r2, [r7, #0]
 800b61c:	429a      	cmp	r2, r3
 800b61e:	d001      	beq.n	800b624 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800b620:	2301      	movs	r3, #1
 800b622:	e032      	b.n	800b68a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	f003 0304 	and.w	r3, r3, #4
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	d008      	beq.n	800b642 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b630:	4b19      	ldr	r3, [pc, #100]	; (800b698 <HAL_RCC_ClockConfig+0x1bc>)
 800b632:	689b      	ldr	r3, [r3, #8]
 800b634:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	68db      	ldr	r3, [r3, #12]
 800b63c:	4916      	ldr	r1, [pc, #88]	; (800b698 <HAL_RCC_ClockConfig+0x1bc>)
 800b63e:	4313      	orrs	r3, r2
 800b640:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	681b      	ldr	r3, [r3, #0]
 800b646:	f003 0308 	and.w	r3, r3, #8
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d009      	beq.n	800b662 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b64e:	4b12      	ldr	r3, [pc, #72]	; (800b698 <HAL_RCC_ClockConfig+0x1bc>)
 800b650:	689b      	ldr	r3, [r3, #8]
 800b652:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	691b      	ldr	r3, [r3, #16]
 800b65a:	00db      	lsls	r3, r3, #3
 800b65c:	490e      	ldr	r1, [pc, #56]	; (800b698 <HAL_RCC_ClockConfig+0x1bc>)
 800b65e:	4313      	orrs	r3, r2
 800b660:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800b662:	f000 fb6b 	bl	800bd3c <HAL_RCC_GetSysClockFreq>
 800b666:	4602      	mov	r2, r0
 800b668:	4b0b      	ldr	r3, [pc, #44]	; (800b698 <HAL_RCC_ClockConfig+0x1bc>)
 800b66a:	689b      	ldr	r3, [r3, #8]
 800b66c:	091b      	lsrs	r3, r3, #4
 800b66e:	f003 030f 	and.w	r3, r3, #15
 800b672:	490a      	ldr	r1, [pc, #40]	; (800b69c <HAL_RCC_ClockConfig+0x1c0>)
 800b674:	5ccb      	ldrb	r3, [r1, r3]
 800b676:	fa22 f303 	lsr.w	r3, r2, r3
 800b67a:	4a09      	ldr	r2, [pc, #36]	; (800b6a0 <HAL_RCC_ClockConfig+0x1c4>)
 800b67c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800b67e:	4b09      	ldr	r3, [pc, #36]	; (800b6a4 <HAL_RCC_ClockConfig+0x1c8>)
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	4618      	mov	r0, r3
 800b684:	f7fb fa52 	bl	8006b2c <HAL_InitTick>

  return HAL_OK;
 800b688:	2300      	movs	r3, #0
}
 800b68a:	4618      	mov	r0, r3
 800b68c:	3710      	adds	r7, #16
 800b68e:	46bd      	mov	sp, r7
 800b690:	bd80      	pop	{r7, pc}
 800b692:	bf00      	nop
 800b694:	40023c00 	.word	0x40023c00
 800b698:	40023800 	.word	0x40023800
 800b69c:	08018bc0 	.word	0x08018bc0
 800b6a0:	20000000 	.word	0x20000000
 800b6a4:	20000004 	.word	0x20000004

0800b6a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b6a8:	b480      	push	{r7}
 800b6aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b6ac:	4b03      	ldr	r3, [pc, #12]	; (800b6bc <HAL_RCC_GetHCLKFreq+0x14>)
 800b6ae:	681b      	ldr	r3, [r3, #0]
}
 800b6b0:	4618      	mov	r0, r3
 800b6b2:	46bd      	mov	sp, r7
 800b6b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6b8:	4770      	bx	lr
 800b6ba:	bf00      	nop
 800b6bc:	20000000 	.word	0x20000000

0800b6c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b6c0:	b580      	push	{r7, lr}
 800b6c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800b6c4:	f7ff fff0 	bl	800b6a8 <HAL_RCC_GetHCLKFreq>
 800b6c8:	4602      	mov	r2, r0
 800b6ca:	4b05      	ldr	r3, [pc, #20]	; (800b6e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800b6cc:	689b      	ldr	r3, [r3, #8]
 800b6ce:	0a9b      	lsrs	r3, r3, #10
 800b6d0:	f003 0307 	and.w	r3, r3, #7
 800b6d4:	4903      	ldr	r1, [pc, #12]	; (800b6e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b6d6:	5ccb      	ldrb	r3, [r1, r3]
 800b6d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b6dc:	4618      	mov	r0, r3
 800b6de:	bd80      	pop	{r7, pc}
 800b6e0:	40023800 	.word	0x40023800
 800b6e4:	08018bd0 	.word	0x08018bd0

0800b6e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b6e8:	b580      	push	{r7, lr}
 800b6ea:	b08c      	sub	sp, #48	; 0x30
 800b6ec:	af00      	add	r7, sp, #0
 800b6ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b6f0:	2300      	movs	r3, #0
 800b6f2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 800b6f4:	2300      	movs	r3, #0
 800b6f6:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 800b6f8:	2300      	movs	r3, #0
 800b6fa:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 800b6fc:	2300      	movs	r3, #0
 800b6fe:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 800b700:	2300      	movs	r3, #0
 800b702:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 800b704:	2300      	movs	r3, #0
 800b706:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 800b708:	2300      	movs	r3, #0
 800b70a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 800b70c:	2300      	movs	r3, #0
 800b70e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 800b710:	2300      	movs	r3, #0
 800b712:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	f003 0301 	and.w	r3, r3, #1
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d010      	beq.n	800b742 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 800b720:	4b6f      	ldr	r3, [pc, #444]	; (800b8e0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800b722:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b726:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b72e:	496c      	ldr	r1, [pc, #432]	; (800b8e0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800b730:	4313      	orrs	r3, r2
 800b732:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d101      	bne.n	800b742 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 800b73e:	2301      	movs	r3, #1
 800b740:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	f003 0302 	and.w	r3, r3, #2
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d010      	beq.n	800b770 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 800b74e:	4b64      	ldr	r3, [pc, #400]	; (800b8e0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800b750:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b754:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b75c:	4960      	ldr	r1, [pc, #384]	; (800b8e0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800b75e:	4313      	orrs	r3, r2
 800b760:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d101      	bne.n	800b770 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 800b76c:	2301      	movs	r3, #1
 800b76e:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	f003 0304 	and.w	r3, r3, #4
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d017      	beq.n	800b7ac <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b77c:	4b58      	ldr	r3, [pc, #352]	; (800b8e0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800b77e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b782:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b78a:	4955      	ldr	r1, [pc, #340]	; (800b8e0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800b78c:	4313      	orrs	r3, r2
 800b78e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b796:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b79a:	d101      	bne.n	800b7a0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 800b79c:	2301      	movs	r3, #1
 800b79e:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d101      	bne.n	800b7ac <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 800b7a8:	2301      	movs	r3, #1
 800b7aa:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	f003 0308 	and.w	r3, r3, #8
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d017      	beq.n	800b7e8 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800b7b8:	4b49      	ldr	r3, [pc, #292]	; (800b8e0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800b7ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b7be:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b7c6:	4946      	ldr	r1, [pc, #280]	; (800b8e0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800b7c8:	4313      	orrs	r3, r2
 800b7ca:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b7d2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b7d6:	d101      	bne.n	800b7dc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 800b7d8:	2301      	movs	r3, #1
 800b7da:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	d101      	bne.n	800b7e8 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 800b7e4:	2301      	movs	r3, #1
 800b7e6:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	f003 0320 	and.w	r3, r3, #32
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	f000 808a 	beq.w	800b90a <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800b7f6:	2300      	movs	r3, #0
 800b7f8:	60bb      	str	r3, [r7, #8]
 800b7fa:	4b39      	ldr	r3, [pc, #228]	; (800b8e0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800b7fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b7fe:	4a38      	ldr	r2, [pc, #224]	; (800b8e0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800b800:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b804:	6413      	str	r3, [r2, #64]	; 0x40
 800b806:	4b36      	ldr	r3, [pc, #216]	; (800b8e0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800b808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b80a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b80e:	60bb      	str	r3, [r7, #8]
 800b810:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800b812:	4b34      	ldr	r3, [pc, #208]	; (800b8e4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	4a33      	ldr	r2, [pc, #204]	; (800b8e4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800b818:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b81c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800b81e:	f7fb f9c9 	bl	8006bb4 <HAL_GetTick>
 800b822:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800b824:	e008      	b.n	800b838 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800b826:	f7fb f9c5 	bl	8006bb4 <HAL_GetTick>
 800b82a:	4602      	mov	r2, r0
 800b82c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b82e:	1ad3      	subs	r3, r2, r3
 800b830:	2b02      	cmp	r3, #2
 800b832:	d901      	bls.n	800b838 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 800b834:	2303      	movs	r3, #3
 800b836:	e278      	b.n	800bd2a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800b838:	4b2a      	ldr	r3, [pc, #168]	; (800b8e4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b840:	2b00      	cmp	r3, #0
 800b842:	d0f0      	beq.n	800b826 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800b844:	4b26      	ldr	r3, [pc, #152]	; (800b8e0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800b846:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b848:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b84c:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800b84e:	6a3b      	ldr	r3, [r7, #32]
 800b850:	2b00      	cmp	r3, #0
 800b852:	d02f      	beq.n	800b8b4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b858:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b85c:	6a3a      	ldr	r2, [r7, #32]
 800b85e:	429a      	cmp	r2, r3
 800b860:	d028      	beq.n	800b8b4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800b862:	4b1f      	ldr	r3, [pc, #124]	; (800b8e0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800b864:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b866:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b86a:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800b86c:	4b1e      	ldr	r3, [pc, #120]	; (800b8e8 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800b86e:	2201      	movs	r2, #1
 800b870:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800b872:	4b1d      	ldr	r3, [pc, #116]	; (800b8e8 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800b874:	2200      	movs	r2, #0
 800b876:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800b878:	4a19      	ldr	r2, [pc, #100]	; (800b8e0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800b87a:	6a3b      	ldr	r3, [r7, #32]
 800b87c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800b87e:	4b18      	ldr	r3, [pc, #96]	; (800b8e0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800b880:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b882:	f003 0301 	and.w	r3, r3, #1
 800b886:	2b01      	cmp	r3, #1
 800b888:	d114      	bne.n	800b8b4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800b88a:	f7fb f993 	bl	8006bb4 <HAL_GetTick>
 800b88e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b890:	e00a      	b.n	800b8a8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b892:	f7fb f98f 	bl	8006bb4 <HAL_GetTick>
 800b896:	4602      	mov	r2, r0
 800b898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b89a:	1ad3      	subs	r3, r2, r3
 800b89c:	f241 3288 	movw	r2, #5000	; 0x1388
 800b8a0:	4293      	cmp	r3, r2
 800b8a2:	d901      	bls.n	800b8a8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 800b8a4:	2303      	movs	r3, #3
 800b8a6:	e240      	b.n	800bd2a <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b8a8:	4b0d      	ldr	r3, [pc, #52]	; (800b8e0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800b8aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b8ac:	f003 0302 	and.w	r3, r3, #2
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d0ee      	beq.n	800b892 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b8b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b8bc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b8c0:	d114      	bne.n	800b8ec <HAL_RCCEx_PeriphCLKConfig+0x204>
 800b8c2:	4b07      	ldr	r3, [pc, #28]	; (800b8e0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800b8c4:	689b      	ldr	r3, [r3, #8]
 800b8c6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b8ce:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800b8d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b8d6:	4902      	ldr	r1, [pc, #8]	; (800b8e0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800b8d8:	4313      	orrs	r3, r2
 800b8da:	608b      	str	r3, [r1, #8]
 800b8dc:	e00c      	b.n	800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x210>
 800b8de:	bf00      	nop
 800b8e0:	40023800 	.word	0x40023800
 800b8e4:	40007000 	.word	0x40007000
 800b8e8:	42470e40 	.word	0x42470e40
 800b8ec:	4b4a      	ldr	r3, [pc, #296]	; (800ba18 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800b8ee:	689b      	ldr	r3, [r3, #8]
 800b8f0:	4a49      	ldr	r2, [pc, #292]	; (800ba18 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800b8f2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800b8f6:	6093      	str	r3, [r2, #8]
 800b8f8:	4b47      	ldr	r3, [pc, #284]	; (800ba18 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800b8fa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b900:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b904:	4944      	ldr	r1, [pc, #272]	; (800ba18 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800b906:	4313      	orrs	r3, r2
 800b908:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	f003 0310 	and.w	r3, r3, #16
 800b912:	2b00      	cmp	r3, #0
 800b914:	d004      	beq.n	800b920 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 800b91c:	4b3f      	ldr	r3, [pc, #252]	; (800ba1c <HAL_RCCEx_PeriphCLKConfig+0x334>)
 800b91e:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d00a      	beq.n	800b942 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 800b92c:	4b3a      	ldr	r3, [pc, #232]	; (800ba18 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800b92e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b932:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b93a:	4937      	ldr	r1, [pc, #220]	; (800ba18 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800b93c:	4313      	orrs	r3, r2
 800b93e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d00a      	beq.n	800b964 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800b94e:	4b32      	ldr	r3, [pc, #200]	; (800ba18 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800b950:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b954:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b95c:	492e      	ldr	r1, [pc, #184]	; (800ba18 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800b95e:	4313      	orrs	r3, r2
 800b960:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d011      	beq.n	800b994 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800b970:	4b29      	ldr	r3, [pc, #164]	; (800ba18 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800b972:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b976:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b97e:	4926      	ldr	r1, [pc, #152]	; (800ba18 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800b980:	4313      	orrs	r3, r2
 800b982:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b98a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b98e:	d101      	bne.n	800b994 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 800b990:	2301      	movs	r3, #1
 800b992:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d00a      	beq.n	800b9b6 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 800b9a0:	4b1d      	ldr	r3, [pc, #116]	; (800ba18 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800b9a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b9a6:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b9ae:	491a      	ldr	r1, [pc, #104]	; (800ba18 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800b9b0:	4313      	orrs	r3, r2
 800b9b2:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d011      	beq.n	800b9e6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 800b9c2:	4b15      	ldr	r3, [pc, #84]	; (800ba18 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800b9c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b9c8:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b9d0:	4911      	ldr	r1, [pc, #68]	; (800ba18 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800b9d2:	4313      	orrs	r3, r2
 800b9d4:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b9dc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b9e0:	d101      	bne.n	800b9e6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 800b9e2:	2301      	movs	r3, #1
 800b9e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800b9e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9e8:	2b01      	cmp	r3, #1
 800b9ea:	d005      	beq.n	800b9f8 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b9f4:	f040 80ff 	bne.w	800bbf6 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800b9f8:	4b09      	ldr	r3, [pc, #36]	; (800ba20 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b9fa:	2200      	movs	r2, #0
 800b9fc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800b9fe:	f7fb f8d9 	bl	8006bb4 <HAL_GetTick>
 800ba02:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800ba04:	e00e      	b.n	800ba24 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800ba06:	f7fb f8d5 	bl	8006bb4 <HAL_GetTick>
 800ba0a:	4602      	mov	r2, r0
 800ba0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba0e:	1ad3      	subs	r3, r2, r3
 800ba10:	2b02      	cmp	r3, #2
 800ba12:	d907      	bls.n	800ba24 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800ba14:	2303      	movs	r3, #3
 800ba16:	e188      	b.n	800bd2a <HAL_RCCEx_PeriphCLKConfig+0x642>
 800ba18:	40023800 	.word	0x40023800
 800ba1c:	424711e0 	.word	0x424711e0
 800ba20:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800ba24:	4b7e      	ldr	r3, [pc, #504]	; (800bc20 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800ba26:	681b      	ldr	r3, [r3, #0]
 800ba28:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d1ea      	bne.n	800ba06 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	f003 0301 	and.w	r3, r3, #1
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d003      	beq.n	800ba44 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d009      	beq.n	800ba58 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d028      	beq.n	800baa2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d124      	bne.n	800baa2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800ba58:	4b71      	ldr	r3, [pc, #452]	; (800bc20 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800ba5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ba5e:	0c1b      	lsrs	r3, r3, #16
 800ba60:	f003 0303 	and.w	r3, r3, #3
 800ba64:	3301      	adds	r3, #1
 800ba66:	005b      	lsls	r3, r3, #1
 800ba68:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800ba6a:	4b6d      	ldr	r3, [pc, #436]	; (800bc20 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800ba6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ba70:	0e1b      	lsrs	r3, r3, #24
 800ba72:	f003 030f 	and.w	r3, r3, #15
 800ba76:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	685a      	ldr	r2, [r3, #4]
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	689b      	ldr	r3, [r3, #8]
 800ba80:	019b      	lsls	r3, r3, #6
 800ba82:	431a      	orrs	r2, r3
 800ba84:	69fb      	ldr	r3, [r7, #28]
 800ba86:	085b      	lsrs	r3, r3, #1
 800ba88:	3b01      	subs	r3, #1
 800ba8a:	041b      	lsls	r3, r3, #16
 800ba8c:	431a      	orrs	r2, r3
 800ba8e:	69bb      	ldr	r3, [r7, #24]
 800ba90:	061b      	lsls	r3, r3, #24
 800ba92:	431a      	orrs	r2, r3
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	695b      	ldr	r3, [r3, #20]
 800ba98:	071b      	lsls	r3, r3, #28
 800ba9a:	4961      	ldr	r1, [pc, #388]	; (800bc20 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800ba9c:	4313      	orrs	r3, r2
 800ba9e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	f003 0304 	and.w	r3, r3, #4
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d004      	beq.n	800bab8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bab2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bab6:	d00a      	beq.n	800bace <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d035      	beq.n	800bb30 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bac8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800bacc:	d130      	bne.n	800bb30 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800bace:	4b54      	ldr	r3, [pc, #336]	; (800bc20 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800bad0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bad4:	0c1b      	lsrs	r3, r3, #16
 800bad6:	f003 0303 	and.w	r3, r3, #3
 800bada:	3301      	adds	r3, #1
 800badc:	005b      	lsls	r3, r3, #1
 800bade:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800bae0:	4b4f      	ldr	r3, [pc, #316]	; (800bc20 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800bae2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bae6:	0f1b      	lsrs	r3, r3, #28
 800bae8:	f003 0307 	and.w	r3, r3, #7
 800baec:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	685a      	ldr	r2, [r3, #4]
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	689b      	ldr	r3, [r3, #8]
 800baf6:	019b      	lsls	r3, r3, #6
 800baf8:	431a      	orrs	r2, r3
 800bafa:	69fb      	ldr	r3, [r7, #28]
 800bafc:	085b      	lsrs	r3, r3, #1
 800bafe:	3b01      	subs	r3, #1
 800bb00:	041b      	lsls	r3, r3, #16
 800bb02:	431a      	orrs	r2, r3
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	691b      	ldr	r3, [r3, #16]
 800bb08:	061b      	lsls	r3, r3, #24
 800bb0a:	431a      	orrs	r2, r3
 800bb0c:	697b      	ldr	r3, [r7, #20]
 800bb0e:	071b      	lsls	r3, r3, #28
 800bb10:	4943      	ldr	r1, [pc, #268]	; (800bc20 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800bb12:	4313      	orrs	r3, r2
 800bb14:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800bb18:	4b41      	ldr	r3, [pc, #260]	; (800bc20 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800bb1a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bb1e:	f023 021f 	bic.w	r2, r3, #31
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bb26:	3b01      	subs	r3, #1
 800bb28:	493d      	ldr	r1, [pc, #244]	; (800bc20 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800bb2a:	4313      	orrs	r3, r2
 800bb2c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	681b      	ldr	r3, [r3, #0]
 800bb34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d029      	beq.n	800bb90 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bb40:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bb44:	d124      	bne.n	800bb90 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800bb46:	4b36      	ldr	r3, [pc, #216]	; (800bc20 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800bb48:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bb4c:	0c1b      	lsrs	r3, r3, #16
 800bb4e:	f003 0303 	and.w	r3, r3, #3
 800bb52:	3301      	adds	r3, #1
 800bb54:	005b      	lsls	r3, r3, #1
 800bb56:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800bb58:	4b31      	ldr	r3, [pc, #196]	; (800bc20 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800bb5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bb5e:	0f1b      	lsrs	r3, r3, #28
 800bb60:	f003 0307 	and.w	r3, r3, #7
 800bb64:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	685a      	ldr	r2, [r3, #4]
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	689b      	ldr	r3, [r3, #8]
 800bb6e:	019b      	lsls	r3, r3, #6
 800bb70:	431a      	orrs	r2, r3
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	68db      	ldr	r3, [r3, #12]
 800bb76:	085b      	lsrs	r3, r3, #1
 800bb78:	3b01      	subs	r3, #1
 800bb7a:	041b      	lsls	r3, r3, #16
 800bb7c:	431a      	orrs	r2, r3
 800bb7e:	69bb      	ldr	r3, [r7, #24]
 800bb80:	061b      	lsls	r3, r3, #24
 800bb82:	431a      	orrs	r2, r3
 800bb84:	697b      	ldr	r3, [r7, #20]
 800bb86:	071b      	lsls	r3, r3, #28
 800bb88:	4925      	ldr	r1, [pc, #148]	; (800bc20 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800bb8a:	4313      	orrs	r3, r2
 800bb8c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	d016      	beq.n	800bbca <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	685a      	ldr	r2, [r3, #4]
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	689b      	ldr	r3, [r3, #8]
 800bba4:	019b      	lsls	r3, r3, #6
 800bba6:	431a      	orrs	r2, r3
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	68db      	ldr	r3, [r3, #12]
 800bbac:	085b      	lsrs	r3, r3, #1
 800bbae:	3b01      	subs	r3, #1
 800bbb0:	041b      	lsls	r3, r3, #16
 800bbb2:	431a      	orrs	r2, r3
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	691b      	ldr	r3, [r3, #16]
 800bbb8:	061b      	lsls	r3, r3, #24
 800bbba:	431a      	orrs	r2, r3
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	695b      	ldr	r3, [r3, #20]
 800bbc0:	071b      	lsls	r3, r3, #28
 800bbc2:	4917      	ldr	r1, [pc, #92]	; (800bc20 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800bbc4:	4313      	orrs	r3, r2
 800bbc6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800bbca:	4b16      	ldr	r3, [pc, #88]	; (800bc24 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 800bbcc:	2201      	movs	r2, #1
 800bbce:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800bbd0:	f7fa fff0 	bl	8006bb4 <HAL_GetTick>
 800bbd4:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800bbd6:	e008      	b.n	800bbea <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800bbd8:	f7fa ffec 	bl	8006bb4 <HAL_GetTick>
 800bbdc:	4602      	mov	r2, r0
 800bbde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbe0:	1ad3      	subs	r3, r2, r3
 800bbe2:	2b02      	cmp	r3, #2
 800bbe4:	d901      	bls.n	800bbea <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800bbe6:	2303      	movs	r3, #3
 800bbe8:	e09f      	b.n	800bd2a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800bbea:	4b0d      	ldr	r3, [pc, #52]	; (800bc20 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800bbec:	681b      	ldr	r3, [r3, #0]
 800bbee:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d0f0      	beq.n	800bbd8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 800bbf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bbf8:	2b01      	cmp	r3, #1
 800bbfa:	f040 8095 	bne.w	800bd28 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800bbfe:	4b0a      	ldr	r3, [pc, #40]	; (800bc28 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 800bc00:	2200      	movs	r2, #0
 800bc02:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800bc04:	f7fa ffd6 	bl	8006bb4 <HAL_GetTick>
 800bc08:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800bc0a:	e00f      	b.n	800bc2c <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800bc0c:	f7fa ffd2 	bl	8006bb4 <HAL_GetTick>
 800bc10:	4602      	mov	r2, r0
 800bc12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc14:	1ad3      	subs	r3, r2, r3
 800bc16:	2b02      	cmp	r3, #2
 800bc18:	d908      	bls.n	800bc2c <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800bc1a:	2303      	movs	r3, #3
 800bc1c:	e085      	b.n	800bd2a <HAL_RCCEx_PeriphCLKConfig+0x642>
 800bc1e:	bf00      	nop
 800bc20:	40023800 	.word	0x40023800
 800bc24:	42470068 	.word	0x42470068
 800bc28:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800bc2c:	4b41      	ldr	r3, [pc, #260]	; (800bd34 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800bc34:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bc38:	d0e8      	beq.n	800bc0c <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	f003 0304 	and.w	r3, r3, #4
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d003      	beq.n	800bc4e <HAL_RCCEx_PeriphCLKConfig+0x566>
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d009      	beq.n	800bc62 <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	681b      	ldr	r3, [r3, #0]
 800bc52:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d02b      	beq.n	800bcb2 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d127      	bne.n	800bcb2 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800bc62:	4b34      	ldr	r3, [pc, #208]	; (800bd34 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800bc64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bc68:	0c1b      	lsrs	r3, r3, #16
 800bc6a:	f003 0303 	and.w	r3, r3, #3
 800bc6e:	3301      	adds	r3, #1
 800bc70:	005b      	lsls	r3, r3, #1
 800bc72:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	699a      	ldr	r2, [r3, #24]
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	69db      	ldr	r3, [r3, #28]
 800bc7c:	019b      	lsls	r3, r3, #6
 800bc7e:	431a      	orrs	r2, r3
 800bc80:	693b      	ldr	r3, [r7, #16]
 800bc82:	085b      	lsrs	r3, r3, #1
 800bc84:	3b01      	subs	r3, #1
 800bc86:	041b      	lsls	r3, r3, #16
 800bc88:	431a      	orrs	r2, r3
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc8e:	061b      	lsls	r3, r3, #24
 800bc90:	4928      	ldr	r1, [pc, #160]	; (800bd34 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800bc92:	4313      	orrs	r3, r2
 800bc94:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800bc98:	4b26      	ldr	r3, [pc, #152]	; (800bd34 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800bc9a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bc9e:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bca6:	3b01      	subs	r3, #1
 800bca8:	021b      	lsls	r3, r3, #8
 800bcaa:	4922      	ldr	r1, [pc, #136]	; (800bd34 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800bcac:	4313      	orrs	r3, r2
 800bcae:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	681b      	ldr	r3, [r3, #0]
 800bcb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d01d      	beq.n	800bcfa <HAL_RCCEx_PeriphCLKConfig+0x612>
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bcc2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bcc6:	d118      	bne.n	800bcfa <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800bcc8:	4b1a      	ldr	r3, [pc, #104]	; (800bd34 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800bcca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bcce:	0e1b      	lsrs	r3, r3, #24
 800bcd0:	f003 030f 	and.w	r3, r3, #15
 800bcd4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	699a      	ldr	r2, [r3, #24]
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	69db      	ldr	r3, [r3, #28]
 800bcde:	019b      	lsls	r3, r3, #6
 800bce0:	431a      	orrs	r2, r3
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	6a1b      	ldr	r3, [r3, #32]
 800bce6:	085b      	lsrs	r3, r3, #1
 800bce8:	3b01      	subs	r3, #1
 800bcea:	041b      	lsls	r3, r3, #16
 800bcec:	431a      	orrs	r2, r3
 800bcee:	68fb      	ldr	r3, [r7, #12]
 800bcf0:	061b      	lsls	r3, r3, #24
 800bcf2:	4910      	ldr	r1, [pc, #64]	; (800bd34 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800bcf4:	4313      	orrs	r3, r2
 800bcf6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800bcfa:	4b0f      	ldr	r3, [pc, #60]	; (800bd38 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 800bcfc:	2201      	movs	r2, #1
 800bcfe:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800bd00:	f7fa ff58 	bl	8006bb4 <HAL_GetTick>
 800bd04:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800bd06:	e008      	b.n	800bd1a <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800bd08:	f7fa ff54 	bl	8006bb4 <HAL_GetTick>
 800bd0c:	4602      	mov	r2, r0
 800bd0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd10:	1ad3      	subs	r3, r2, r3
 800bd12:	2b02      	cmp	r3, #2
 800bd14:	d901      	bls.n	800bd1a <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800bd16:	2303      	movs	r3, #3
 800bd18:	e007      	b.n	800bd2a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800bd1a:	4b06      	ldr	r3, [pc, #24]	; (800bd34 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800bd22:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bd26:	d1ef      	bne.n	800bd08 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 800bd28:	2300      	movs	r3, #0
}
 800bd2a:	4618      	mov	r0, r3
 800bd2c:	3730      	adds	r7, #48	; 0x30
 800bd2e:	46bd      	mov	sp, r7
 800bd30:	bd80      	pop	{r7, pc}
 800bd32:	bf00      	nop
 800bd34:	40023800 	.word	0x40023800
 800bd38:	42470070 	.word	0x42470070

0800bd3c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800bd3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bd40:	b0ae      	sub	sp, #184	; 0xb8
 800bd42:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800bd44:	2300      	movs	r3, #0
 800bd46:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 800bd4a:	2300      	movs	r3, #0
 800bd4c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 800bd50:	2300      	movs	r3, #0
 800bd52:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 800bd56:	2300      	movs	r3, #0
 800bd58:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 800bd5c:	2300      	movs	r3, #0
 800bd5e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800bd62:	4bcb      	ldr	r3, [pc, #812]	; (800c090 <HAL_RCC_GetSysClockFreq+0x354>)
 800bd64:	689b      	ldr	r3, [r3, #8]
 800bd66:	f003 030c 	and.w	r3, r3, #12
 800bd6a:	2b0c      	cmp	r3, #12
 800bd6c:	f200 8206 	bhi.w	800c17c <HAL_RCC_GetSysClockFreq+0x440>
 800bd70:	a201      	add	r2, pc, #4	; (adr r2, 800bd78 <HAL_RCC_GetSysClockFreq+0x3c>)
 800bd72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd76:	bf00      	nop
 800bd78:	0800bdad 	.word	0x0800bdad
 800bd7c:	0800c17d 	.word	0x0800c17d
 800bd80:	0800c17d 	.word	0x0800c17d
 800bd84:	0800c17d 	.word	0x0800c17d
 800bd88:	0800bdb5 	.word	0x0800bdb5
 800bd8c:	0800c17d 	.word	0x0800c17d
 800bd90:	0800c17d 	.word	0x0800c17d
 800bd94:	0800c17d 	.word	0x0800c17d
 800bd98:	0800bdbd 	.word	0x0800bdbd
 800bd9c:	0800c17d 	.word	0x0800c17d
 800bda0:	0800c17d 	.word	0x0800c17d
 800bda4:	0800c17d 	.word	0x0800c17d
 800bda8:	0800bfad 	.word	0x0800bfad
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800bdac:	4bb9      	ldr	r3, [pc, #740]	; (800c094 <HAL_RCC_GetSysClockFreq+0x358>)
 800bdae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 800bdb2:	e1e7      	b.n	800c184 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800bdb4:	4bb8      	ldr	r3, [pc, #736]	; (800c098 <HAL_RCC_GetSysClockFreq+0x35c>)
 800bdb6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800bdba:	e1e3      	b.n	800c184 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800bdbc:	4bb4      	ldr	r3, [pc, #720]	; (800c090 <HAL_RCC_GetSysClockFreq+0x354>)
 800bdbe:	685b      	ldr	r3, [r3, #4]
 800bdc0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800bdc4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800bdc8:	4bb1      	ldr	r3, [pc, #708]	; (800c090 <HAL_RCC_GetSysClockFreq+0x354>)
 800bdca:	685b      	ldr	r3, [r3, #4]
 800bdcc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d071      	beq.n	800beb8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800bdd4:	4bae      	ldr	r3, [pc, #696]	; (800c090 <HAL_RCC_GetSysClockFreq+0x354>)
 800bdd6:	685b      	ldr	r3, [r3, #4]
 800bdd8:	099b      	lsrs	r3, r3, #6
 800bdda:	2200      	movs	r2, #0
 800bddc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800bde0:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 800bde4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800bde8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bdec:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800bdf0:	2300      	movs	r3, #0
 800bdf2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800bdf6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800bdfa:	4622      	mov	r2, r4
 800bdfc:	462b      	mov	r3, r5
 800bdfe:	f04f 0000 	mov.w	r0, #0
 800be02:	f04f 0100 	mov.w	r1, #0
 800be06:	0159      	lsls	r1, r3, #5
 800be08:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800be0c:	0150      	lsls	r0, r2, #5
 800be0e:	4602      	mov	r2, r0
 800be10:	460b      	mov	r3, r1
 800be12:	4621      	mov	r1, r4
 800be14:	1a51      	subs	r1, r2, r1
 800be16:	6439      	str	r1, [r7, #64]	; 0x40
 800be18:	4629      	mov	r1, r5
 800be1a:	eb63 0301 	sbc.w	r3, r3, r1
 800be1e:	647b      	str	r3, [r7, #68]	; 0x44
 800be20:	f04f 0200 	mov.w	r2, #0
 800be24:	f04f 0300 	mov.w	r3, #0
 800be28:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 800be2c:	4649      	mov	r1, r9
 800be2e:	018b      	lsls	r3, r1, #6
 800be30:	4641      	mov	r1, r8
 800be32:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800be36:	4641      	mov	r1, r8
 800be38:	018a      	lsls	r2, r1, #6
 800be3a:	4641      	mov	r1, r8
 800be3c:	1a51      	subs	r1, r2, r1
 800be3e:	63b9      	str	r1, [r7, #56]	; 0x38
 800be40:	4649      	mov	r1, r9
 800be42:	eb63 0301 	sbc.w	r3, r3, r1
 800be46:	63fb      	str	r3, [r7, #60]	; 0x3c
 800be48:	f04f 0200 	mov.w	r2, #0
 800be4c:	f04f 0300 	mov.w	r3, #0
 800be50:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 800be54:	4649      	mov	r1, r9
 800be56:	00cb      	lsls	r3, r1, #3
 800be58:	4641      	mov	r1, r8
 800be5a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800be5e:	4641      	mov	r1, r8
 800be60:	00ca      	lsls	r2, r1, #3
 800be62:	4610      	mov	r0, r2
 800be64:	4619      	mov	r1, r3
 800be66:	4603      	mov	r3, r0
 800be68:	4622      	mov	r2, r4
 800be6a:	189b      	adds	r3, r3, r2
 800be6c:	633b      	str	r3, [r7, #48]	; 0x30
 800be6e:	462b      	mov	r3, r5
 800be70:	460a      	mov	r2, r1
 800be72:	eb42 0303 	adc.w	r3, r2, r3
 800be76:	637b      	str	r3, [r7, #52]	; 0x34
 800be78:	f04f 0200 	mov.w	r2, #0
 800be7c:	f04f 0300 	mov.w	r3, #0
 800be80:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800be84:	4629      	mov	r1, r5
 800be86:	024b      	lsls	r3, r1, #9
 800be88:	4621      	mov	r1, r4
 800be8a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800be8e:	4621      	mov	r1, r4
 800be90:	024a      	lsls	r2, r1, #9
 800be92:	4610      	mov	r0, r2
 800be94:	4619      	mov	r1, r3
 800be96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800be9a:	2200      	movs	r2, #0
 800be9c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800bea0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800bea4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800bea8:	f7f4 fa02 	bl	80002b0 <__aeabi_uldivmod>
 800beac:	4602      	mov	r2, r0
 800beae:	460b      	mov	r3, r1
 800beb0:	4613      	mov	r3, r2
 800beb2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800beb6:	e067      	b.n	800bf88 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800beb8:	4b75      	ldr	r3, [pc, #468]	; (800c090 <HAL_RCC_GetSysClockFreq+0x354>)
 800beba:	685b      	ldr	r3, [r3, #4]
 800bebc:	099b      	lsrs	r3, r3, #6
 800bebe:	2200      	movs	r2, #0
 800bec0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800bec4:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 800bec8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800becc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bed0:	67bb      	str	r3, [r7, #120]	; 0x78
 800bed2:	2300      	movs	r3, #0
 800bed4:	67fb      	str	r3, [r7, #124]	; 0x7c
 800bed6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 800beda:	4622      	mov	r2, r4
 800bedc:	462b      	mov	r3, r5
 800bede:	f04f 0000 	mov.w	r0, #0
 800bee2:	f04f 0100 	mov.w	r1, #0
 800bee6:	0159      	lsls	r1, r3, #5
 800bee8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800beec:	0150      	lsls	r0, r2, #5
 800beee:	4602      	mov	r2, r0
 800bef0:	460b      	mov	r3, r1
 800bef2:	4621      	mov	r1, r4
 800bef4:	1a51      	subs	r1, r2, r1
 800bef6:	62b9      	str	r1, [r7, #40]	; 0x28
 800bef8:	4629      	mov	r1, r5
 800befa:	eb63 0301 	sbc.w	r3, r3, r1
 800befe:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bf00:	f04f 0200 	mov.w	r2, #0
 800bf04:	f04f 0300 	mov.w	r3, #0
 800bf08:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 800bf0c:	4649      	mov	r1, r9
 800bf0e:	018b      	lsls	r3, r1, #6
 800bf10:	4641      	mov	r1, r8
 800bf12:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800bf16:	4641      	mov	r1, r8
 800bf18:	018a      	lsls	r2, r1, #6
 800bf1a:	4641      	mov	r1, r8
 800bf1c:	ebb2 0a01 	subs.w	sl, r2, r1
 800bf20:	4649      	mov	r1, r9
 800bf22:	eb63 0b01 	sbc.w	fp, r3, r1
 800bf26:	f04f 0200 	mov.w	r2, #0
 800bf2a:	f04f 0300 	mov.w	r3, #0
 800bf2e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800bf32:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800bf36:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800bf3a:	4692      	mov	sl, r2
 800bf3c:	469b      	mov	fp, r3
 800bf3e:	4623      	mov	r3, r4
 800bf40:	eb1a 0303 	adds.w	r3, sl, r3
 800bf44:	623b      	str	r3, [r7, #32]
 800bf46:	462b      	mov	r3, r5
 800bf48:	eb4b 0303 	adc.w	r3, fp, r3
 800bf4c:	627b      	str	r3, [r7, #36]	; 0x24
 800bf4e:	f04f 0200 	mov.w	r2, #0
 800bf52:	f04f 0300 	mov.w	r3, #0
 800bf56:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800bf5a:	4629      	mov	r1, r5
 800bf5c:	028b      	lsls	r3, r1, #10
 800bf5e:	4621      	mov	r1, r4
 800bf60:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800bf64:	4621      	mov	r1, r4
 800bf66:	028a      	lsls	r2, r1, #10
 800bf68:	4610      	mov	r0, r2
 800bf6a:	4619      	mov	r1, r3
 800bf6c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800bf70:	2200      	movs	r2, #0
 800bf72:	673b      	str	r3, [r7, #112]	; 0x70
 800bf74:	677a      	str	r2, [r7, #116]	; 0x74
 800bf76:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800bf7a:	f7f4 f999 	bl	80002b0 <__aeabi_uldivmod>
 800bf7e:	4602      	mov	r2, r0
 800bf80:	460b      	mov	r3, r1
 800bf82:	4613      	mov	r3, r2
 800bf84:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800bf88:	4b41      	ldr	r3, [pc, #260]	; (800c090 <HAL_RCC_GetSysClockFreq+0x354>)
 800bf8a:	685b      	ldr	r3, [r3, #4]
 800bf8c:	0c1b      	lsrs	r3, r3, #16
 800bf8e:	f003 0303 	and.w	r3, r3, #3
 800bf92:	3301      	adds	r3, #1
 800bf94:	005b      	lsls	r3, r3, #1
 800bf96:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 800bf9a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800bf9e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800bfa2:	fbb2 f3f3 	udiv	r3, r2, r3
 800bfa6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800bfaa:	e0eb      	b.n	800c184 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800bfac:	4b38      	ldr	r3, [pc, #224]	; (800c090 <HAL_RCC_GetSysClockFreq+0x354>)
 800bfae:	685b      	ldr	r3, [r3, #4]
 800bfb0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800bfb4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800bfb8:	4b35      	ldr	r3, [pc, #212]	; (800c090 <HAL_RCC_GetSysClockFreq+0x354>)
 800bfba:	685b      	ldr	r3, [r3, #4]
 800bfbc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d06b      	beq.n	800c09c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800bfc4:	4b32      	ldr	r3, [pc, #200]	; (800c090 <HAL_RCC_GetSysClockFreq+0x354>)
 800bfc6:	685b      	ldr	r3, [r3, #4]
 800bfc8:	099b      	lsrs	r3, r3, #6
 800bfca:	2200      	movs	r2, #0
 800bfcc:	66bb      	str	r3, [r7, #104]	; 0x68
 800bfce:	66fa      	str	r2, [r7, #108]	; 0x6c
 800bfd0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800bfd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bfd6:	663b      	str	r3, [r7, #96]	; 0x60
 800bfd8:	2300      	movs	r3, #0
 800bfda:	667b      	str	r3, [r7, #100]	; 0x64
 800bfdc:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 800bfe0:	4622      	mov	r2, r4
 800bfe2:	462b      	mov	r3, r5
 800bfe4:	f04f 0000 	mov.w	r0, #0
 800bfe8:	f04f 0100 	mov.w	r1, #0
 800bfec:	0159      	lsls	r1, r3, #5
 800bfee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800bff2:	0150      	lsls	r0, r2, #5
 800bff4:	4602      	mov	r2, r0
 800bff6:	460b      	mov	r3, r1
 800bff8:	4621      	mov	r1, r4
 800bffa:	1a51      	subs	r1, r2, r1
 800bffc:	61b9      	str	r1, [r7, #24]
 800bffe:	4629      	mov	r1, r5
 800c000:	eb63 0301 	sbc.w	r3, r3, r1
 800c004:	61fb      	str	r3, [r7, #28]
 800c006:	f04f 0200 	mov.w	r2, #0
 800c00a:	f04f 0300 	mov.w	r3, #0
 800c00e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800c012:	4659      	mov	r1, fp
 800c014:	018b      	lsls	r3, r1, #6
 800c016:	4651      	mov	r1, sl
 800c018:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800c01c:	4651      	mov	r1, sl
 800c01e:	018a      	lsls	r2, r1, #6
 800c020:	4651      	mov	r1, sl
 800c022:	ebb2 0801 	subs.w	r8, r2, r1
 800c026:	4659      	mov	r1, fp
 800c028:	eb63 0901 	sbc.w	r9, r3, r1
 800c02c:	f04f 0200 	mov.w	r2, #0
 800c030:	f04f 0300 	mov.w	r3, #0
 800c034:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800c038:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800c03c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800c040:	4690      	mov	r8, r2
 800c042:	4699      	mov	r9, r3
 800c044:	4623      	mov	r3, r4
 800c046:	eb18 0303 	adds.w	r3, r8, r3
 800c04a:	613b      	str	r3, [r7, #16]
 800c04c:	462b      	mov	r3, r5
 800c04e:	eb49 0303 	adc.w	r3, r9, r3
 800c052:	617b      	str	r3, [r7, #20]
 800c054:	f04f 0200 	mov.w	r2, #0
 800c058:	f04f 0300 	mov.w	r3, #0
 800c05c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800c060:	4629      	mov	r1, r5
 800c062:	024b      	lsls	r3, r1, #9
 800c064:	4621      	mov	r1, r4
 800c066:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800c06a:	4621      	mov	r1, r4
 800c06c:	024a      	lsls	r2, r1, #9
 800c06e:	4610      	mov	r0, r2
 800c070:	4619      	mov	r1, r3
 800c072:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c076:	2200      	movs	r2, #0
 800c078:	65bb      	str	r3, [r7, #88]	; 0x58
 800c07a:	65fa      	str	r2, [r7, #92]	; 0x5c
 800c07c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800c080:	f7f4 f916 	bl	80002b0 <__aeabi_uldivmod>
 800c084:	4602      	mov	r2, r0
 800c086:	460b      	mov	r3, r1
 800c088:	4613      	mov	r3, r2
 800c08a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800c08e:	e065      	b.n	800c15c <HAL_RCC_GetSysClockFreq+0x420>
 800c090:	40023800 	.word	0x40023800
 800c094:	00f42400 	.word	0x00f42400
 800c098:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800c09c:	4b3d      	ldr	r3, [pc, #244]	; (800c194 <HAL_RCC_GetSysClockFreq+0x458>)
 800c09e:	685b      	ldr	r3, [r3, #4]
 800c0a0:	099b      	lsrs	r3, r3, #6
 800c0a2:	2200      	movs	r2, #0
 800c0a4:	4618      	mov	r0, r3
 800c0a6:	4611      	mov	r1, r2
 800c0a8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800c0ac:	653b      	str	r3, [r7, #80]	; 0x50
 800c0ae:	2300      	movs	r3, #0
 800c0b0:	657b      	str	r3, [r7, #84]	; 0x54
 800c0b2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 800c0b6:	4642      	mov	r2, r8
 800c0b8:	464b      	mov	r3, r9
 800c0ba:	f04f 0000 	mov.w	r0, #0
 800c0be:	f04f 0100 	mov.w	r1, #0
 800c0c2:	0159      	lsls	r1, r3, #5
 800c0c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800c0c8:	0150      	lsls	r0, r2, #5
 800c0ca:	4602      	mov	r2, r0
 800c0cc:	460b      	mov	r3, r1
 800c0ce:	4641      	mov	r1, r8
 800c0d0:	1a51      	subs	r1, r2, r1
 800c0d2:	60b9      	str	r1, [r7, #8]
 800c0d4:	4649      	mov	r1, r9
 800c0d6:	eb63 0301 	sbc.w	r3, r3, r1
 800c0da:	60fb      	str	r3, [r7, #12]
 800c0dc:	f04f 0200 	mov.w	r2, #0
 800c0e0:	f04f 0300 	mov.w	r3, #0
 800c0e4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800c0e8:	4659      	mov	r1, fp
 800c0ea:	018b      	lsls	r3, r1, #6
 800c0ec:	4651      	mov	r1, sl
 800c0ee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800c0f2:	4651      	mov	r1, sl
 800c0f4:	018a      	lsls	r2, r1, #6
 800c0f6:	4651      	mov	r1, sl
 800c0f8:	1a54      	subs	r4, r2, r1
 800c0fa:	4659      	mov	r1, fp
 800c0fc:	eb63 0501 	sbc.w	r5, r3, r1
 800c100:	f04f 0200 	mov.w	r2, #0
 800c104:	f04f 0300 	mov.w	r3, #0
 800c108:	00eb      	lsls	r3, r5, #3
 800c10a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c10e:	00e2      	lsls	r2, r4, #3
 800c110:	4614      	mov	r4, r2
 800c112:	461d      	mov	r5, r3
 800c114:	4643      	mov	r3, r8
 800c116:	18e3      	adds	r3, r4, r3
 800c118:	603b      	str	r3, [r7, #0]
 800c11a:	464b      	mov	r3, r9
 800c11c:	eb45 0303 	adc.w	r3, r5, r3
 800c120:	607b      	str	r3, [r7, #4]
 800c122:	f04f 0200 	mov.w	r2, #0
 800c126:	f04f 0300 	mov.w	r3, #0
 800c12a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800c12e:	4629      	mov	r1, r5
 800c130:	028b      	lsls	r3, r1, #10
 800c132:	4621      	mov	r1, r4
 800c134:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800c138:	4621      	mov	r1, r4
 800c13a:	028a      	lsls	r2, r1, #10
 800c13c:	4610      	mov	r0, r2
 800c13e:	4619      	mov	r1, r3
 800c140:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c144:	2200      	movs	r2, #0
 800c146:	64bb      	str	r3, [r7, #72]	; 0x48
 800c148:	64fa      	str	r2, [r7, #76]	; 0x4c
 800c14a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800c14e:	f7f4 f8af 	bl	80002b0 <__aeabi_uldivmod>
 800c152:	4602      	mov	r2, r0
 800c154:	460b      	mov	r3, r1
 800c156:	4613      	mov	r3, r2
 800c158:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800c15c:	4b0d      	ldr	r3, [pc, #52]	; (800c194 <HAL_RCC_GetSysClockFreq+0x458>)
 800c15e:	685b      	ldr	r3, [r3, #4]
 800c160:	0f1b      	lsrs	r3, r3, #28
 800c162:	f003 0307 	and.w	r3, r3, #7
 800c166:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 800c16a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800c16e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800c172:	fbb2 f3f3 	udiv	r3, r2, r3
 800c176:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800c17a:	e003      	b.n	800c184 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800c17c:	4b06      	ldr	r3, [pc, #24]	; (800c198 <HAL_RCC_GetSysClockFreq+0x45c>)
 800c17e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800c182:	bf00      	nop
    }
  }
  return sysclockfreq;
 800c184:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 800c188:	4618      	mov	r0, r3
 800c18a:	37b8      	adds	r7, #184	; 0xb8
 800c18c:	46bd      	mov	sp, r7
 800c18e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c192:	bf00      	nop
 800c194:	40023800 	.word	0x40023800
 800c198:	00f42400 	.word	0x00f42400

0800c19c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800c19c:	b580      	push	{r7, lr}
 800c19e:	b086      	sub	sp, #24
 800c1a0:	af00      	add	r7, sp, #0
 800c1a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	d101      	bne.n	800c1ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800c1aa:	2301      	movs	r3, #1
 800c1ac:	e28d      	b.n	800c6ca <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	f003 0301 	and.w	r3, r3, #1
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	f000 8083 	beq.w	800c2c2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800c1bc:	4b94      	ldr	r3, [pc, #592]	; (800c410 <HAL_RCC_OscConfig+0x274>)
 800c1be:	689b      	ldr	r3, [r3, #8]
 800c1c0:	f003 030c 	and.w	r3, r3, #12
 800c1c4:	2b04      	cmp	r3, #4
 800c1c6:	d019      	beq.n	800c1fc <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800c1c8:	4b91      	ldr	r3, [pc, #580]	; (800c410 <HAL_RCC_OscConfig+0x274>)
 800c1ca:	689b      	ldr	r3, [r3, #8]
 800c1cc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800c1d0:	2b08      	cmp	r3, #8
 800c1d2:	d106      	bne.n	800c1e2 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800c1d4:	4b8e      	ldr	r3, [pc, #568]	; (800c410 <HAL_RCC_OscConfig+0x274>)
 800c1d6:	685b      	ldr	r3, [r3, #4]
 800c1d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c1dc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c1e0:	d00c      	beq.n	800c1fc <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800c1e2:	4b8b      	ldr	r3, [pc, #556]	; (800c410 <HAL_RCC_OscConfig+0x274>)
 800c1e4:	689b      	ldr	r3, [r3, #8]
 800c1e6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800c1ea:	2b0c      	cmp	r3, #12
 800c1ec:	d112      	bne.n	800c214 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800c1ee:	4b88      	ldr	r3, [pc, #544]	; (800c410 <HAL_RCC_OscConfig+0x274>)
 800c1f0:	685b      	ldr	r3, [r3, #4]
 800c1f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c1f6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c1fa:	d10b      	bne.n	800c214 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c1fc:	4b84      	ldr	r3, [pc, #528]	; (800c410 <HAL_RCC_OscConfig+0x274>)
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c204:	2b00      	cmp	r3, #0
 800c206:	d05b      	beq.n	800c2c0 <HAL_RCC_OscConfig+0x124>
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	685b      	ldr	r3, [r3, #4]
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d157      	bne.n	800c2c0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800c210:	2301      	movs	r3, #1
 800c212:	e25a      	b.n	800c6ca <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	685b      	ldr	r3, [r3, #4]
 800c218:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c21c:	d106      	bne.n	800c22c <HAL_RCC_OscConfig+0x90>
 800c21e:	4b7c      	ldr	r3, [pc, #496]	; (800c410 <HAL_RCC_OscConfig+0x274>)
 800c220:	681b      	ldr	r3, [r3, #0]
 800c222:	4a7b      	ldr	r2, [pc, #492]	; (800c410 <HAL_RCC_OscConfig+0x274>)
 800c224:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c228:	6013      	str	r3, [r2, #0]
 800c22a:	e01d      	b.n	800c268 <HAL_RCC_OscConfig+0xcc>
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	685b      	ldr	r3, [r3, #4]
 800c230:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c234:	d10c      	bne.n	800c250 <HAL_RCC_OscConfig+0xb4>
 800c236:	4b76      	ldr	r3, [pc, #472]	; (800c410 <HAL_RCC_OscConfig+0x274>)
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	4a75      	ldr	r2, [pc, #468]	; (800c410 <HAL_RCC_OscConfig+0x274>)
 800c23c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800c240:	6013      	str	r3, [r2, #0]
 800c242:	4b73      	ldr	r3, [pc, #460]	; (800c410 <HAL_RCC_OscConfig+0x274>)
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	4a72      	ldr	r2, [pc, #456]	; (800c410 <HAL_RCC_OscConfig+0x274>)
 800c248:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c24c:	6013      	str	r3, [r2, #0]
 800c24e:	e00b      	b.n	800c268 <HAL_RCC_OscConfig+0xcc>
 800c250:	4b6f      	ldr	r3, [pc, #444]	; (800c410 <HAL_RCC_OscConfig+0x274>)
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	4a6e      	ldr	r2, [pc, #440]	; (800c410 <HAL_RCC_OscConfig+0x274>)
 800c256:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c25a:	6013      	str	r3, [r2, #0]
 800c25c:	4b6c      	ldr	r3, [pc, #432]	; (800c410 <HAL_RCC_OscConfig+0x274>)
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	4a6b      	ldr	r2, [pc, #428]	; (800c410 <HAL_RCC_OscConfig+0x274>)
 800c262:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800c266:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	685b      	ldr	r3, [r3, #4]
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d013      	beq.n	800c298 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c270:	f7fa fca0 	bl	8006bb4 <HAL_GetTick>
 800c274:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c276:	e008      	b.n	800c28a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800c278:	f7fa fc9c 	bl	8006bb4 <HAL_GetTick>
 800c27c:	4602      	mov	r2, r0
 800c27e:	693b      	ldr	r3, [r7, #16]
 800c280:	1ad3      	subs	r3, r2, r3
 800c282:	2b64      	cmp	r3, #100	; 0x64
 800c284:	d901      	bls.n	800c28a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800c286:	2303      	movs	r3, #3
 800c288:	e21f      	b.n	800c6ca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c28a:	4b61      	ldr	r3, [pc, #388]	; (800c410 <HAL_RCC_OscConfig+0x274>)
 800c28c:	681b      	ldr	r3, [r3, #0]
 800c28e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c292:	2b00      	cmp	r3, #0
 800c294:	d0f0      	beq.n	800c278 <HAL_RCC_OscConfig+0xdc>
 800c296:	e014      	b.n	800c2c2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c298:	f7fa fc8c 	bl	8006bb4 <HAL_GetTick>
 800c29c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800c29e:	e008      	b.n	800c2b2 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800c2a0:	f7fa fc88 	bl	8006bb4 <HAL_GetTick>
 800c2a4:	4602      	mov	r2, r0
 800c2a6:	693b      	ldr	r3, [r7, #16]
 800c2a8:	1ad3      	subs	r3, r2, r3
 800c2aa:	2b64      	cmp	r3, #100	; 0x64
 800c2ac:	d901      	bls.n	800c2b2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800c2ae:	2303      	movs	r3, #3
 800c2b0:	e20b      	b.n	800c6ca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800c2b2:	4b57      	ldr	r3, [pc, #348]	; (800c410 <HAL_RCC_OscConfig+0x274>)
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	d1f0      	bne.n	800c2a0 <HAL_RCC_OscConfig+0x104>
 800c2be:	e000      	b.n	800c2c2 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c2c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	f003 0302 	and.w	r3, r3, #2
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	d06f      	beq.n	800c3ae <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800c2ce:	4b50      	ldr	r3, [pc, #320]	; (800c410 <HAL_RCC_OscConfig+0x274>)
 800c2d0:	689b      	ldr	r3, [r3, #8]
 800c2d2:	f003 030c 	and.w	r3, r3, #12
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	d017      	beq.n	800c30a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800c2da:	4b4d      	ldr	r3, [pc, #308]	; (800c410 <HAL_RCC_OscConfig+0x274>)
 800c2dc:	689b      	ldr	r3, [r3, #8]
 800c2de:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800c2e2:	2b08      	cmp	r3, #8
 800c2e4:	d105      	bne.n	800c2f2 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800c2e6:	4b4a      	ldr	r3, [pc, #296]	; (800c410 <HAL_RCC_OscConfig+0x274>)
 800c2e8:	685b      	ldr	r3, [r3, #4]
 800c2ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c2ee:	2b00      	cmp	r3, #0
 800c2f0:	d00b      	beq.n	800c30a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800c2f2:	4b47      	ldr	r3, [pc, #284]	; (800c410 <HAL_RCC_OscConfig+0x274>)
 800c2f4:	689b      	ldr	r3, [r3, #8]
 800c2f6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800c2fa:	2b0c      	cmp	r3, #12
 800c2fc:	d11c      	bne.n	800c338 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800c2fe:	4b44      	ldr	r3, [pc, #272]	; (800c410 <HAL_RCC_OscConfig+0x274>)
 800c300:	685b      	ldr	r3, [r3, #4]
 800c302:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c306:	2b00      	cmp	r3, #0
 800c308:	d116      	bne.n	800c338 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800c30a:	4b41      	ldr	r3, [pc, #260]	; (800c410 <HAL_RCC_OscConfig+0x274>)
 800c30c:	681b      	ldr	r3, [r3, #0]
 800c30e:	f003 0302 	and.w	r3, r3, #2
 800c312:	2b00      	cmp	r3, #0
 800c314:	d005      	beq.n	800c322 <HAL_RCC_OscConfig+0x186>
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	68db      	ldr	r3, [r3, #12]
 800c31a:	2b01      	cmp	r3, #1
 800c31c:	d001      	beq.n	800c322 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800c31e:	2301      	movs	r3, #1
 800c320:	e1d3      	b.n	800c6ca <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c322:	4b3b      	ldr	r3, [pc, #236]	; (800c410 <HAL_RCC_OscConfig+0x274>)
 800c324:	681b      	ldr	r3, [r3, #0]
 800c326:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	691b      	ldr	r3, [r3, #16]
 800c32e:	00db      	lsls	r3, r3, #3
 800c330:	4937      	ldr	r1, [pc, #220]	; (800c410 <HAL_RCC_OscConfig+0x274>)
 800c332:	4313      	orrs	r3, r2
 800c334:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800c336:	e03a      	b.n	800c3ae <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	68db      	ldr	r3, [r3, #12]
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	d020      	beq.n	800c382 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800c340:	4b34      	ldr	r3, [pc, #208]	; (800c414 <HAL_RCC_OscConfig+0x278>)
 800c342:	2201      	movs	r2, #1
 800c344:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c346:	f7fa fc35 	bl	8006bb4 <HAL_GetTick>
 800c34a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c34c:	e008      	b.n	800c360 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800c34e:	f7fa fc31 	bl	8006bb4 <HAL_GetTick>
 800c352:	4602      	mov	r2, r0
 800c354:	693b      	ldr	r3, [r7, #16]
 800c356:	1ad3      	subs	r3, r2, r3
 800c358:	2b02      	cmp	r3, #2
 800c35a:	d901      	bls.n	800c360 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800c35c:	2303      	movs	r3, #3
 800c35e:	e1b4      	b.n	800c6ca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c360:	4b2b      	ldr	r3, [pc, #172]	; (800c410 <HAL_RCC_OscConfig+0x274>)
 800c362:	681b      	ldr	r3, [r3, #0]
 800c364:	f003 0302 	and.w	r3, r3, #2
 800c368:	2b00      	cmp	r3, #0
 800c36a:	d0f0      	beq.n	800c34e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c36c:	4b28      	ldr	r3, [pc, #160]	; (800c410 <HAL_RCC_OscConfig+0x274>)
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	691b      	ldr	r3, [r3, #16]
 800c378:	00db      	lsls	r3, r3, #3
 800c37a:	4925      	ldr	r1, [pc, #148]	; (800c410 <HAL_RCC_OscConfig+0x274>)
 800c37c:	4313      	orrs	r3, r2
 800c37e:	600b      	str	r3, [r1, #0]
 800c380:	e015      	b.n	800c3ae <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800c382:	4b24      	ldr	r3, [pc, #144]	; (800c414 <HAL_RCC_OscConfig+0x278>)
 800c384:	2200      	movs	r2, #0
 800c386:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c388:	f7fa fc14 	bl	8006bb4 <HAL_GetTick>
 800c38c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800c38e:	e008      	b.n	800c3a2 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800c390:	f7fa fc10 	bl	8006bb4 <HAL_GetTick>
 800c394:	4602      	mov	r2, r0
 800c396:	693b      	ldr	r3, [r7, #16]
 800c398:	1ad3      	subs	r3, r2, r3
 800c39a:	2b02      	cmp	r3, #2
 800c39c:	d901      	bls.n	800c3a2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800c39e:	2303      	movs	r3, #3
 800c3a0:	e193      	b.n	800c6ca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800c3a2:	4b1b      	ldr	r3, [pc, #108]	; (800c410 <HAL_RCC_OscConfig+0x274>)
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	f003 0302 	and.w	r3, r3, #2
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	d1f0      	bne.n	800c390 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	f003 0308 	and.w	r3, r3, #8
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d036      	beq.n	800c428 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	695b      	ldr	r3, [r3, #20]
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	d016      	beq.n	800c3f0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800c3c2:	4b15      	ldr	r3, [pc, #84]	; (800c418 <HAL_RCC_OscConfig+0x27c>)
 800c3c4:	2201      	movs	r2, #1
 800c3c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c3c8:	f7fa fbf4 	bl	8006bb4 <HAL_GetTick>
 800c3cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800c3ce:	e008      	b.n	800c3e2 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800c3d0:	f7fa fbf0 	bl	8006bb4 <HAL_GetTick>
 800c3d4:	4602      	mov	r2, r0
 800c3d6:	693b      	ldr	r3, [r7, #16]
 800c3d8:	1ad3      	subs	r3, r2, r3
 800c3da:	2b02      	cmp	r3, #2
 800c3dc:	d901      	bls.n	800c3e2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800c3de:	2303      	movs	r3, #3
 800c3e0:	e173      	b.n	800c6ca <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800c3e2:	4b0b      	ldr	r3, [pc, #44]	; (800c410 <HAL_RCC_OscConfig+0x274>)
 800c3e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c3e6:	f003 0302 	and.w	r3, r3, #2
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	d0f0      	beq.n	800c3d0 <HAL_RCC_OscConfig+0x234>
 800c3ee:	e01b      	b.n	800c428 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800c3f0:	4b09      	ldr	r3, [pc, #36]	; (800c418 <HAL_RCC_OscConfig+0x27c>)
 800c3f2:	2200      	movs	r2, #0
 800c3f4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c3f6:	f7fa fbdd 	bl	8006bb4 <HAL_GetTick>
 800c3fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800c3fc:	e00e      	b.n	800c41c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800c3fe:	f7fa fbd9 	bl	8006bb4 <HAL_GetTick>
 800c402:	4602      	mov	r2, r0
 800c404:	693b      	ldr	r3, [r7, #16]
 800c406:	1ad3      	subs	r3, r2, r3
 800c408:	2b02      	cmp	r3, #2
 800c40a:	d907      	bls.n	800c41c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800c40c:	2303      	movs	r3, #3
 800c40e:	e15c      	b.n	800c6ca <HAL_RCC_OscConfig+0x52e>
 800c410:	40023800 	.word	0x40023800
 800c414:	42470000 	.word	0x42470000
 800c418:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800c41c:	4b8a      	ldr	r3, [pc, #552]	; (800c648 <HAL_RCC_OscConfig+0x4ac>)
 800c41e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c420:	f003 0302 	and.w	r3, r3, #2
 800c424:	2b00      	cmp	r3, #0
 800c426:	d1ea      	bne.n	800c3fe <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	681b      	ldr	r3, [r3, #0]
 800c42c:	f003 0304 	and.w	r3, r3, #4
 800c430:	2b00      	cmp	r3, #0
 800c432:	f000 8097 	beq.w	800c564 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c436:	2300      	movs	r3, #0
 800c438:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800c43a:	4b83      	ldr	r3, [pc, #524]	; (800c648 <HAL_RCC_OscConfig+0x4ac>)
 800c43c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c43e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c442:	2b00      	cmp	r3, #0
 800c444:	d10f      	bne.n	800c466 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c446:	2300      	movs	r3, #0
 800c448:	60bb      	str	r3, [r7, #8]
 800c44a:	4b7f      	ldr	r3, [pc, #508]	; (800c648 <HAL_RCC_OscConfig+0x4ac>)
 800c44c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c44e:	4a7e      	ldr	r2, [pc, #504]	; (800c648 <HAL_RCC_OscConfig+0x4ac>)
 800c450:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c454:	6413      	str	r3, [r2, #64]	; 0x40
 800c456:	4b7c      	ldr	r3, [pc, #496]	; (800c648 <HAL_RCC_OscConfig+0x4ac>)
 800c458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c45a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c45e:	60bb      	str	r3, [r7, #8]
 800c460:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800c462:	2301      	movs	r3, #1
 800c464:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800c466:	4b79      	ldr	r3, [pc, #484]	; (800c64c <HAL_RCC_OscConfig+0x4b0>)
 800c468:	681b      	ldr	r3, [r3, #0]
 800c46a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c46e:	2b00      	cmp	r3, #0
 800c470:	d118      	bne.n	800c4a4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800c472:	4b76      	ldr	r3, [pc, #472]	; (800c64c <HAL_RCC_OscConfig+0x4b0>)
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	4a75      	ldr	r2, [pc, #468]	; (800c64c <HAL_RCC_OscConfig+0x4b0>)
 800c478:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c47c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800c47e:	f7fa fb99 	bl	8006bb4 <HAL_GetTick>
 800c482:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800c484:	e008      	b.n	800c498 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c486:	f7fa fb95 	bl	8006bb4 <HAL_GetTick>
 800c48a:	4602      	mov	r2, r0
 800c48c:	693b      	ldr	r3, [r7, #16]
 800c48e:	1ad3      	subs	r3, r2, r3
 800c490:	2b02      	cmp	r3, #2
 800c492:	d901      	bls.n	800c498 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800c494:	2303      	movs	r3, #3
 800c496:	e118      	b.n	800c6ca <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800c498:	4b6c      	ldr	r3, [pc, #432]	; (800c64c <HAL_RCC_OscConfig+0x4b0>)
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c4a0:	2b00      	cmp	r3, #0
 800c4a2:	d0f0      	beq.n	800c486 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	689b      	ldr	r3, [r3, #8]
 800c4a8:	2b01      	cmp	r3, #1
 800c4aa:	d106      	bne.n	800c4ba <HAL_RCC_OscConfig+0x31e>
 800c4ac:	4b66      	ldr	r3, [pc, #408]	; (800c648 <HAL_RCC_OscConfig+0x4ac>)
 800c4ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c4b0:	4a65      	ldr	r2, [pc, #404]	; (800c648 <HAL_RCC_OscConfig+0x4ac>)
 800c4b2:	f043 0301 	orr.w	r3, r3, #1
 800c4b6:	6713      	str	r3, [r2, #112]	; 0x70
 800c4b8:	e01c      	b.n	800c4f4 <HAL_RCC_OscConfig+0x358>
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	689b      	ldr	r3, [r3, #8]
 800c4be:	2b05      	cmp	r3, #5
 800c4c0:	d10c      	bne.n	800c4dc <HAL_RCC_OscConfig+0x340>
 800c4c2:	4b61      	ldr	r3, [pc, #388]	; (800c648 <HAL_RCC_OscConfig+0x4ac>)
 800c4c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c4c6:	4a60      	ldr	r2, [pc, #384]	; (800c648 <HAL_RCC_OscConfig+0x4ac>)
 800c4c8:	f043 0304 	orr.w	r3, r3, #4
 800c4cc:	6713      	str	r3, [r2, #112]	; 0x70
 800c4ce:	4b5e      	ldr	r3, [pc, #376]	; (800c648 <HAL_RCC_OscConfig+0x4ac>)
 800c4d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c4d2:	4a5d      	ldr	r2, [pc, #372]	; (800c648 <HAL_RCC_OscConfig+0x4ac>)
 800c4d4:	f043 0301 	orr.w	r3, r3, #1
 800c4d8:	6713      	str	r3, [r2, #112]	; 0x70
 800c4da:	e00b      	b.n	800c4f4 <HAL_RCC_OscConfig+0x358>
 800c4dc:	4b5a      	ldr	r3, [pc, #360]	; (800c648 <HAL_RCC_OscConfig+0x4ac>)
 800c4de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c4e0:	4a59      	ldr	r2, [pc, #356]	; (800c648 <HAL_RCC_OscConfig+0x4ac>)
 800c4e2:	f023 0301 	bic.w	r3, r3, #1
 800c4e6:	6713      	str	r3, [r2, #112]	; 0x70
 800c4e8:	4b57      	ldr	r3, [pc, #348]	; (800c648 <HAL_RCC_OscConfig+0x4ac>)
 800c4ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c4ec:	4a56      	ldr	r2, [pc, #344]	; (800c648 <HAL_RCC_OscConfig+0x4ac>)
 800c4ee:	f023 0304 	bic.w	r3, r3, #4
 800c4f2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	689b      	ldr	r3, [r3, #8]
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	d015      	beq.n	800c528 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c4fc:	f7fa fb5a 	bl	8006bb4 <HAL_GetTick>
 800c500:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c502:	e00a      	b.n	800c51a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800c504:	f7fa fb56 	bl	8006bb4 <HAL_GetTick>
 800c508:	4602      	mov	r2, r0
 800c50a:	693b      	ldr	r3, [r7, #16]
 800c50c:	1ad3      	subs	r3, r2, r3
 800c50e:	f241 3288 	movw	r2, #5000	; 0x1388
 800c512:	4293      	cmp	r3, r2
 800c514:	d901      	bls.n	800c51a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800c516:	2303      	movs	r3, #3
 800c518:	e0d7      	b.n	800c6ca <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c51a:	4b4b      	ldr	r3, [pc, #300]	; (800c648 <HAL_RCC_OscConfig+0x4ac>)
 800c51c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c51e:	f003 0302 	and.w	r3, r3, #2
 800c522:	2b00      	cmp	r3, #0
 800c524:	d0ee      	beq.n	800c504 <HAL_RCC_OscConfig+0x368>
 800c526:	e014      	b.n	800c552 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c528:	f7fa fb44 	bl	8006bb4 <HAL_GetTick>
 800c52c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800c52e:	e00a      	b.n	800c546 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800c530:	f7fa fb40 	bl	8006bb4 <HAL_GetTick>
 800c534:	4602      	mov	r2, r0
 800c536:	693b      	ldr	r3, [r7, #16]
 800c538:	1ad3      	subs	r3, r2, r3
 800c53a:	f241 3288 	movw	r2, #5000	; 0x1388
 800c53e:	4293      	cmp	r3, r2
 800c540:	d901      	bls.n	800c546 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800c542:	2303      	movs	r3, #3
 800c544:	e0c1      	b.n	800c6ca <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800c546:	4b40      	ldr	r3, [pc, #256]	; (800c648 <HAL_RCC_OscConfig+0x4ac>)
 800c548:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c54a:	f003 0302 	and.w	r3, r3, #2
 800c54e:	2b00      	cmp	r3, #0
 800c550:	d1ee      	bne.n	800c530 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800c552:	7dfb      	ldrb	r3, [r7, #23]
 800c554:	2b01      	cmp	r3, #1
 800c556:	d105      	bne.n	800c564 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c558:	4b3b      	ldr	r3, [pc, #236]	; (800c648 <HAL_RCC_OscConfig+0x4ac>)
 800c55a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c55c:	4a3a      	ldr	r2, [pc, #232]	; (800c648 <HAL_RCC_OscConfig+0x4ac>)
 800c55e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c562:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	699b      	ldr	r3, [r3, #24]
 800c568:	2b00      	cmp	r3, #0
 800c56a:	f000 80ad 	beq.w	800c6c8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800c56e:	4b36      	ldr	r3, [pc, #216]	; (800c648 <HAL_RCC_OscConfig+0x4ac>)
 800c570:	689b      	ldr	r3, [r3, #8]
 800c572:	f003 030c 	and.w	r3, r3, #12
 800c576:	2b08      	cmp	r3, #8
 800c578:	d060      	beq.n	800c63c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	699b      	ldr	r3, [r3, #24]
 800c57e:	2b02      	cmp	r3, #2
 800c580:	d145      	bne.n	800c60e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c582:	4b33      	ldr	r3, [pc, #204]	; (800c650 <HAL_RCC_OscConfig+0x4b4>)
 800c584:	2200      	movs	r2, #0
 800c586:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c588:	f7fa fb14 	bl	8006bb4 <HAL_GetTick>
 800c58c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800c58e:	e008      	b.n	800c5a2 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800c590:	f7fa fb10 	bl	8006bb4 <HAL_GetTick>
 800c594:	4602      	mov	r2, r0
 800c596:	693b      	ldr	r3, [r7, #16]
 800c598:	1ad3      	subs	r3, r2, r3
 800c59a:	2b02      	cmp	r3, #2
 800c59c:	d901      	bls.n	800c5a2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800c59e:	2303      	movs	r3, #3
 800c5a0:	e093      	b.n	800c6ca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800c5a2:	4b29      	ldr	r3, [pc, #164]	; (800c648 <HAL_RCC_OscConfig+0x4ac>)
 800c5a4:	681b      	ldr	r3, [r3, #0]
 800c5a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d1f0      	bne.n	800c590 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	69da      	ldr	r2, [r3, #28]
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	6a1b      	ldr	r3, [r3, #32]
 800c5b6:	431a      	orrs	r2, r3
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c5bc:	019b      	lsls	r3, r3, #6
 800c5be:	431a      	orrs	r2, r3
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c5c4:	085b      	lsrs	r3, r3, #1
 800c5c6:	3b01      	subs	r3, #1
 800c5c8:	041b      	lsls	r3, r3, #16
 800c5ca:	431a      	orrs	r2, r3
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5d0:	061b      	lsls	r3, r3, #24
 800c5d2:	431a      	orrs	r2, r3
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c5d8:	071b      	lsls	r3, r3, #28
 800c5da:	491b      	ldr	r1, [pc, #108]	; (800c648 <HAL_RCC_OscConfig+0x4ac>)
 800c5dc:	4313      	orrs	r3, r2
 800c5de:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800c5e0:	4b1b      	ldr	r3, [pc, #108]	; (800c650 <HAL_RCC_OscConfig+0x4b4>)
 800c5e2:	2201      	movs	r2, #1
 800c5e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c5e6:	f7fa fae5 	bl	8006bb4 <HAL_GetTick>
 800c5ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800c5ec:	e008      	b.n	800c600 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800c5ee:	f7fa fae1 	bl	8006bb4 <HAL_GetTick>
 800c5f2:	4602      	mov	r2, r0
 800c5f4:	693b      	ldr	r3, [r7, #16]
 800c5f6:	1ad3      	subs	r3, r2, r3
 800c5f8:	2b02      	cmp	r3, #2
 800c5fa:	d901      	bls.n	800c600 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800c5fc:	2303      	movs	r3, #3
 800c5fe:	e064      	b.n	800c6ca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800c600:	4b11      	ldr	r3, [pc, #68]	; (800c648 <HAL_RCC_OscConfig+0x4ac>)
 800c602:	681b      	ldr	r3, [r3, #0]
 800c604:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d0f0      	beq.n	800c5ee <HAL_RCC_OscConfig+0x452>
 800c60c:	e05c      	b.n	800c6c8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c60e:	4b10      	ldr	r3, [pc, #64]	; (800c650 <HAL_RCC_OscConfig+0x4b4>)
 800c610:	2200      	movs	r2, #0
 800c612:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c614:	f7fa face 	bl	8006bb4 <HAL_GetTick>
 800c618:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800c61a:	e008      	b.n	800c62e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800c61c:	f7fa faca 	bl	8006bb4 <HAL_GetTick>
 800c620:	4602      	mov	r2, r0
 800c622:	693b      	ldr	r3, [r7, #16]
 800c624:	1ad3      	subs	r3, r2, r3
 800c626:	2b02      	cmp	r3, #2
 800c628:	d901      	bls.n	800c62e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800c62a:	2303      	movs	r3, #3
 800c62c:	e04d      	b.n	800c6ca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800c62e:	4b06      	ldr	r3, [pc, #24]	; (800c648 <HAL_RCC_OscConfig+0x4ac>)
 800c630:	681b      	ldr	r3, [r3, #0]
 800c632:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c636:	2b00      	cmp	r3, #0
 800c638:	d1f0      	bne.n	800c61c <HAL_RCC_OscConfig+0x480>
 800c63a:	e045      	b.n	800c6c8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	699b      	ldr	r3, [r3, #24]
 800c640:	2b01      	cmp	r3, #1
 800c642:	d107      	bne.n	800c654 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800c644:	2301      	movs	r3, #1
 800c646:	e040      	b.n	800c6ca <HAL_RCC_OscConfig+0x52e>
 800c648:	40023800 	.word	0x40023800
 800c64c:	40007000 	.word	0x40007000
 800c650:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800c654:	4b1f      	ldr	r3, [pc, #124]	; (800c6d4 <HAL_RCC_OscConfig+0x538>)
 800c656:	685b      	ldr	r3, [r3, #4]
 800c658:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	699b      	ldr	r3, [r3, #24]
 800c65e:	2b01      	cmp	r3, #1
 800c660:	d030      	beq.n	800c6c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c662:	68fb      	ldr	r3, [r7, #12]
 800c664:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800c66c:	429a      	cmp	r2, r3
 800c66e:	d129      	bne.n	800c6c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800c670:	68fb      	ldr	r3, [r7, #12]
 800c672:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c67a:	429a      	cmp	r2, r3
 800c67c:	d122      	bne.n	800c6c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800c67e:	68fa      	ldr	r2, [r7, #12]
 800c680:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800c684:	4013      	ands	r3, r2
 800c686:	687a      	ldr	r2, [r7, #4]
 800c688:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800c68a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800c68c:	4293      	cmp	r3, r2
 800c68e:	d119      	bne.n	800c6c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800c690:	68fb      	ldr	r3, [r7, #12]
 800c692:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c69a:	085b      	lsrs	r3, r3, #1
 800c69c:	3b01      	subs	r3, #1
 800c69e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800c6a0:	429a      	cmp	r2, r3
 800c6a2:	d10f      	bne.n	800c6c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800c6a4:	68fb      	ldr	r3, [r7, #12]
 800c6a6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6ae:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800c6b0:	429a      	cmp	r2, r3
 800c6b2:	d107      	bne.n	800c6c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800c6b4:	68fb      	ldr	r3, [r7, #12]
 800c6b6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c6be:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800c6c0:	429a      	cmp	r2, r3
 800c6c2:	d001      	beq.n	800c6c8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 800c6c4:	2301      	movs	r3, #1
 800c6c6:	e000      	b.n	800c6ca <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800c6c8:	2300      	movs	r3, #0
}
 800c6ca:	4618      	mov	r0, r3
 800c6cc:	3718      	adds	r7, #24
 800c6ce:	46bd      	mov	sp, r7
 800c6d0:	bd80      	pop	{r7, pc}
 800c6d2:	bf00      	nop
 800c6d4:	40023800 	.word	0x40023800

0800c6d8 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800c6d8:	b580      	push	{r7, lr}
 800c6da:	b084      	sub	sp, #16
 800c6dc:	af00      	add	r7, sp, #0
 800c6de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800c6e0:	2301      	movs	r3, #1
 800c6e2:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	2b00      	cmp	r3, #0
 800c6e8:	d101      	bne.n	800c6ee <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800c6ea:	2301      	movs	r3, #1
 800c6ec:	e066      	b.n	800c7bc <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	7f5b      	ldrb	r3, [r3, #29]
 800c6f2:	b2db      	uxtb	r3, r3
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d105      	bne.n	800c704 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	2200      	movs	r2, #0
 800c6fc:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800c6fe:	6878      	ldr	r0, [r7, #4]
 800c700:	f7fa f84c 	bl	800679c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	2202      	movs	r2, #2
 800c708:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	22ca      	movs	r2, #202	; 0xca
 800c710:	625a      	str	r2, [r3, #36]	; 0x24
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	2253      	movs	r2, #83	; 0x53
 800c718:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800c71a:	6878      	ldr	r0, [r7, #4]
 800c71c:	f000 fa45 	bl	800cbaa <RTC_EnterInitMode>
 800c720:	4603      	mov	r3, r0
 800c722:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800c724:	7bfb      	ldrb	r3, [r7, #15]
 800c726:	2b00      	cmp	r3, #0
 800c728:	d12c      	bne.n	800c784 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	681b      	ldr	r3, [r3, #0]
 800c72e:	689b      	ldr	r3, [r3, #8]
 800c730:	687a      	ldr	r2, [r7, #4]
 800c732:	6812      	ldr	r2, [r2, #0]
 800c734:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c738:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c73c:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	6899      	ldr	r1, [r3, #8]
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	685a      	ldr	r2, [r3, #4]
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	691b      	ldr	r3, [r3, #16]
 800c74c:	431a      	orrs	r2, r3
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	695b      	ldr	r3, [r3, #20]
 800c752:	431a      	orrs	r2, r3
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	430a      	orrs	r2, r1
 800c75a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	681b      	ldr	r3, [r3, #0]
 800c760:	687a      	ldr	r2, [r7, #4]
 800c762:	68d2      	ldr	r2, [r2, #12]
 800c764:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	681b      	ldr	r3, [r3, #0]
 800c76a:	6919      	ldr	r1, [r3, #16]
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	689b      	ldr	r3, [r3, #8]
 800c770:	041a      	lsls	r2, r3, #16
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	430a      	orrs	r2, r1
 800c778:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800c77a:	6878      	ldr	r0, [r7, #4]
 800c77c:	f000 fa4c 	bl	800cc18 <RTC_ExitInitMode>
 800c780:	4603      	mov	r3, r0
 800c782:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800c784:	7bfb      	ldrb	r3, [r7, #15]
 800c786:	2b00      	cmp	r3, #0
 800c788:	d113      	bne.n	800c7b2 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	681b      	ldr	r3, [r3, #0]
 800c78e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800c798:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	699a      	ldr	r2, [r3, #24]
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	681b      	ldr	r3, [r3, #0]
 800c7a8:	430a      	orrs	r2, r1
 800c7aa:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	2201      	movs	r2, #1
 800c7b0:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	681b      	ldr	r3, [r3, #0]
 800c7b6:	22ff      	movs	r2, #255	; 0xff
 800c7b8:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 800c7ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800c7bc:	4618      	mov	r0, r3
 800c7be:	3710      	adds	r7, #16
 800c7c0:	46bd      	mov	sp, r7
 800c7c2:	bd80      	pop	{r7, pc}

0800c7c4 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800c7c4:	b590      	push	{r4, r7, lr}
 800c7c6:	b087      	sub	sp, #28
 800c7c8:	af00      	add	r7, sp, #0
 800c7ca:	60f8      	str	r0, [r7, #12]
 800c7cc:	60b9      	str	r1, [r7, #8]
 800c7ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800c7d0:	2300      	movs	r3, #0
 800c7d2:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	7f1b      	ldrb	r3, [r3, #28]
 800c7d8:	2b01      	cmp	r3, #1
 800c7da:	d101      	bne.n	800c7e0 <HAL_RTC_SetTime+0x1c>
 800c7dc:	2302      	movs	r3, #2
 800c7de:	e087      	b.n	800c8f0 <HAL_RTC_SetTime+0x12c>
 800c7e0:	68fb      	ldr	r3, [r7, #12]
 800c7e2:	2201      	movs	r2, #1
 800c7e4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c7e6:	68fb      	ldr	r3, [r7, #12]
 800c7e8:	2202      	movs	r2, #2
 800c7ea:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	2b00      	cmp	r3, #0
 800c7f0:	d126      	bne.n	800c840 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c7f2:	68fb      	ldr	r3, [r7, #12]
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	689b      	ldr	r3, [r3, #8]
 800c7f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	d102      	bne.n	800c806 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800c800:	68bb      	ldr	r3, [r7, #8]
 800c802:	2200      	movs	r2, #0
 800c804:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c806:	68bb      	ldr	r3, [r7, #8]
 800c808:	781b      	ldrb	r3, [r3, #0]
 800c80a:	4618      	mov	r0, r3
 800c80c:	f000 fa29 	bl	800cc62 <RTC_ByteToBcd2>
 800c810:	4603      	mov	r3, r0
 800c812:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800c814:	68bb      	ldr	r3, [r7, #8]
 800c816:	785b      	ldrb	r3, [r3, #1]
 800c818:	4618      	mov	r0, r3
 800c81a:	f000 fa22 	bl	800cc62 <RTC_ByteToBcd2>
 800c81e:	4603      	mov	r3, r0
 800c820:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c822:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800c824:	68bb      	ldr	r3, [r7, #8]
 800c826:	789b      	ldrb	r3, [r3, #2]
 800c828:	4618      	mov	r0, r3
 800c82a:	f000 fa1a 	bl	800cc62 <RTC_ByteToBcd2>
 800c82e:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800c830:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800c834:	68bb      	ldr	r3, [r7, #8]
 800c836:	78db      	ldrb	r3, [r3, #3]
 800c838:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c83a:	4313      	orrs	r3, r2
 800c83c:	617b      	str	r3, [r7, #20]
 800c83e:	e018      	b.n	800c872 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c840:	68fb      	ldr	r3, [r7, #12]
 800c842:	681b      	ldr	r3, [r3, #0]
 800c844:	689b      	ldr	r3, [r3, #8]
 800c846:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	d102      	bne.n	800c854 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800c84e:	68bb      	ldr	r3, [r7, #8]
 800c850:	2200      	movs	r2, #0
 800c852:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800c854:	68bb      	ldr	r3, [r7, #8]
 800c856:	781b      	ldrb	r3, [r3, #0]
 800c858:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800c85a:	68bb      	ldr	r3, [r7, #8]
 800c85c:	785b      	ldrb	r3, [r3, #1]
 800c85e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800c860:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800c862:	68ba      	ldr	r2, [r7, #8]
 800c864:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800c866:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800c868:	68bb      	ldr	r3, [r7, #8]
 800c86a:	78db      	ldrb	r3, [r3, #3]
 800c86c:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800c86e:	4313      	orrs	r3, r2
 800c870:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c872:	68fb      	ldr	r3, [r7, #12]
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	22ca      	movs	r2, #202	; 0xca
 800c878:	625a      	str	r2, [r3, #36]	; 0x24
 800c87a:	68fb      	ldr	r3, [r7, #12]
 800c87c:	681b      	ldr	r3, [r3, #0]
 800c87e:	2253      	movs	r2, #83	; 0x53
 800c880:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800c882:	68f8      	ldr	r0, [r7, #12]
 800c884:	f000 f991 	bl	800cbaa <RTC_EnterInitMode>
 800c888:	4603      	mov	r3, r0
 800c88a:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800c88c:	7cfb      	ldrb	r3, [r7, #19]
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d120      	bne.n	800c8d4 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800c892:	68fb      	ldr	r3, [r7, #12]
 800c894:	681a      	ldr	r2, [r3, #0]
 800c896:	697b      	ldr	r3, [r7, #20]
 800c898:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800c89c:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800c8a0:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800c8a2:	68fb      	ldr	r3, [r7, #12]
 800c8a4:	681b      	ldr	r3, [r3, #0]
 800c8a6:	689a      	ldr	r2, [r3, #8]
 800c8a8:	68fb      	ldr	r3, [r7, #12]
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800c8b0:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800c8b2:	68fb      	ldr	r3, [r7, #12]
 800c8b4:	681b      	ldr	r3, [r3, #0]
 800c8b6:	6899      	ldr	r1, [r3, #8]
 800c8b8:	68bb      	ldr	r3, [r7, #8]
 800c8ba:	68da      	ldr	r2, [r3, #12]
 800c8bc:	68bb      	ldr	r3, [r7, #8]
 800c8be:	691b      	ldr	r3, [r3, #16]
 800c8c0:	431a      	orrs	r2, r3
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	430a      	orrs	r2, r1
 800c8c8:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800c8ca:	68f8      	ldr	r0, [r7, #12]
 800c8cc:	f000 f9a4 	bl	800cc18 <RTC_ExitInitMode>
 800c8d0:	4603      	mov	r3, r0
 800c8d2:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800c8d4:	7cfb      	ldrb	r3, [r7, #19]
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	d102      	bne.n	800c8e0 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800c8da:	68fb      	ldr	r3, [r7, #12]
 800c8dc:	2201      	movs	r2, #1
 800c8de:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c8e0:	68fb      	ldr	r3, [r7, #12]
 800c8e2:	681b      	ldr	r3, [r3, #0]
 800c8e4:	22ff      	movs	r2, #255	; 0xff
 800c8e6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c8e8:	68fb      	ldr	r3, [r7, #12]
 800c8ea:	2200      	movs	r2, #0
 800c8ec:	771a      	strb	r2, [r3, #28]

  return status;
 800c8ee:	7cfb      	ldrb	r3, [r7, #19]
}
 800c8f0:	4618      	mov	r0, r3
 800c8f2:	371c      	adds	r7, #28
 800c8f4:	46bd      	mov	sp, r7
 800c8f6:	bd90      	pop	{r4, r7, pc}

0800c8f8 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800c8f8:	b580      	push	{r7, lr}
 800c8fa:	b086      	sub	sp, #24
 800c8fc:	af00      	add	r7, sp, #0
 800c8fe:	60f8      	str	r0, [r7, #12]
 800c900:	60b9      	str	r1, [r7, #8]
 800c902:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800c904:	2300      	movs	r3, #0
 800c906:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800c908:	68fb      	ldr	r3, [r7, #12]
 800c90a:	681b      	ldr	r3, [r3, #0]
 800c90c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c90e:	68bb      	ldr	r3, [r7, #8]
 800c910:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800c912:	68fb      	ldr	r3, [r7, #12]
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	691b      	ldr	r3, [r3, #16]
 800c918:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800c91c:	68bb      	ldr	r3, [r7, #8]
 800c91e:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	681b      	ldr	r3, [r3, #0]
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800c92a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800c92e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800c930:	697b      	ldr	r3, [r7, #20]
 800c932:	0c1b      	lsrs	r3, r3, #16
 800c934:	b2db      	uxtb	r3, r3
 800c936:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c93a:	b2da      	uxtb	r2, r3
 800c93c:	68bb      	ldr	r3, [r7, #8]
 800c93e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800c940:	697b      	ldr	r3, [r7, #20]
 800c942:	0a1b      	lsrs	r3, r3, #8
 800c944:	b2db      	uxtb	r3, r3
 800c946:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c94a:	b2da      	uxtb	r2, r3
 800c94c:	68bb      	ldr	r3, [r7, #8]
 800c94e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 800c950:	697b      	ldr	r3, [r7, #20]
 800c952:	b2db      	uxtb	r3, r3
 800c954:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c958:	b2da      	uxtb	r2, r3
 800c95a:	68bb      	ldr	r3, [r7, #8]
 800c95c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800c95e:	697b      	ldr	r3, [r7, #20]
 800c960:	0d9b      	lsrs	r3, r3, #22
 800c962:	b2db      	uxtb	r3, r3
 800c964:	f003 0301 	and.w	r3, r3, #1
 800c968:	b2da      	uxtb	r2, r3
 800c96a:	68bb      	ldr	r3, [r7, #8]
 800c96c:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	2b00      	cmp	r3, #0
 800c972:	d11a      	bne.n	800c9aa <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800c974:	68bb      	ldr	r3, [r7, #8]
 800c976:	781b      	ldrb	r3, [r3, #0]
 800c978:	4618      	mov	r0, r3
 800c97a:	f000 f98f 	bl	800cc9c <RTC_Bcd2ToByte>
 800c97e:	4603      	mov	r3, r0
 800c980:	461a      	mov	r2, r3
 800c982:	68bb      	ldr	r3, [r7, #8]
 800c984:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800c986:	68bb      	ldr	r3, [r7, #8]
 800c988:	785b      	ldrb	r3, [r3, #1]
 800c98a:	4618      	mov	r0, r3
 800c98c:	f000 f986 	bl	800cc9c <RTC_Bcd2ToByte>
 800c990:	4603      	mov	r3, r0
 800c992:	461a      	mov	r2, r3
 800c994:	68bb      	ldr	r3, [r7, #8]
 800c996:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800c998:	68bb      	ldr	r3, [r7, #8]
 800c99a:	789b      	ldrb	r3, [r3, #2]
 800c99c:	4618      	mov	r0, r3
 800c99e:	f000 f97d 	bl	800cc9c <RTC_Bcd2ToByte>
 800c9a2:	4603      	mov	r3, r0
 800c9a4:	461a      	mov	r2, r3
 800c9a6:	68bb      	ldr	r3, [r7, #8]
 800c9a8:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800c9aa:	2300      	movs	r3, #0
}
 800c9ac:	4618      	mov	r0, r3
 800c9ae:	3718      	adds	r7, #24
 800c9b0:	46bd      	mov	sp, r7
 800c9b2:	bd80      	pop	{r7, pc}

0800c9b4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800c9b4:	b590      	push	{r4, r7, lr}
 800c9b6:	b087      	sub	sp, #28
 800c9b8:	af00      	add	r7, sp, #0
 800c9ba:	60f8      	str	r0, [r7, #12]
 800c9bc:	60b9      	str	r1, [r7, #8]
 800c9be:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800c9c0:	2300      	movs	r3, #0
 800c9c2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c9c4:	68fb      	ldr	r3, [r7, #12]
 800c9c6:	7f1b      	ldrb	r3, [r3, #28]
 800c9c8:	2b01      	cmp	r3, #1
 800c9ca:	d101      	bne.n	800c9d0 <HAL_RTC_SetDate+0x1c>
 800c9cc:	2302      	movs	r3, #2
 800c9ce:	e071      	b.n	800cab4 <HAL_RTC_SetDate+0x100>
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	2201      	movs	r2, #1
 800c9d4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c9d6:	68fb      	ldr	r3, [r7, #12]
 800c9d8:	2202      	movs	r2, #2
 800c9da:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d10e      	bne.n	800ca00 <HAL_RTC_SetDate+0x4c>
 800c9e2:	68bb      	ldr	r3, [r7, #8]
 800c9e4:	785b      	ldrb	r3, [r3, #1]
 800c9e6:	f003 0310 	and.w	r3, r3, #16
 800c9ea:	2b00      	cmp	r3, #0
 800c9ec:	d008      	beq.n	800ca00 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800c9ee:	68bb      	ldr	r3, [r7, #8]
 800c9f0:	785b      	ldrb	r3, [r3, #1]
 800c9f2:	f023 0310 	bic.w	r3, r3, #16
 800c9f6:	b2db      	uxtb	r3, r3
 800c9f8:	330a      	adds	r3, #10
 800c9fa:	b2da      	uxtb	r2, r3
 800c9fc:	68bb      	ldr	r3, [r7, #8]
 800c9fe:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	d11c      	bne.n	800ca40 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800ca06:	68bb      	ldr	r3, [r7, #8]
 800ca08:	78db      	ldrb	r3, [r3, #3]
 800ca0a:	4618      	mov	r0, r3
 800ca0c:	f000 f929 	bl	800cc62 <RTC_ByteToBcd2>
 800ca10:	4603      	mov	r3, r0
 800ca12:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800ca14:	68bb      	ldr	r3, [r7, #8]
 800ca16:	785b      	ldrb	r3, [r3, #1]
 800ca18:	4618      	mov	r0, r3
 800ca1a:	f000 f922 	bl	800cc62 <RTC_ByteToBcd2>
 800ca1e:	4603      	mov	r3, r0
 800ca20:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800ca22:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800ca24:	68bb      	ldr	r3, [r7, #8]
 800ca26:	789b      	ldrb	r3, [r3, #2]
 800ca28:	4618      	mov	r0, r3
 800ca2a:	f000 f91a 	bl	800cc62 <RTC_ByteToBcd2>
 800ca2e:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800ca30:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800ca34:	68bb      	ldr	r3, [r7, #8]
 800ca36:	781b      	ldrb	r3, [r3, #0]
 800ca38:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800ca3a:	4313      	orrs	r3, r2
 800ca3c:	617b      	str	r3, [r7, #20]
 800ca3e:	e00e      	b.n	800ca5e <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800ca40:	68bb      	ldr	r3, [r7, #8]
 800ca42:	78db      	ldrb	r3, [r3, #3]
 800ca44:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800ca46:	68bb      	ldr	r3, [r7, #8]
 800ca48:	785b      	ldrb	r3, [r3, #1]
 800ca4a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800ca4c:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800ca4e:	68ba      	ldr	r2, [r7, #8]
 800ca50:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800ca52:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800ca54:	68bb      	ldr	r3, [r7, #8]
 800ca56:	781b      	ldrb	r3, [r3, #0]
 800ca58:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800ca5a:	4313      	orrs	r3, r2
 800ca5c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	681b      	ldr	r3, [r3, #0]
 800ca62:	22ca      	movs	r2, #202	; 0xca
 800ca64:	625a      	str	r2, [r3, #36]	; 0x24
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	2253      	movs	r2, #83	; 0x53
 800ca6c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800ca6e:	68f8      	ldr	r0, [r7, #12]
 800ca70:	f000 f89b 	bl	800cbaa <RTC_EnterInitMode>
 800ca74:	4603      	mov	r3, r0
 800ca76:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800ca78:	7cfb      	ldrb	r3, [r7, #19]
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	d10c      	bne.n	800ca98 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	681a      	ldr	r2, [r3, #0]
 800ca82:	697b      	ldr	r3, [r7, #20]
 800ca84:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800ca88:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800ca8c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800ca8e:	68f8      	ldr	r0, [r7, #12]
 800ca90:	f000 f8c2 	bl	800cc18 <RTC_ExitInitMode>
 800ca94:	4603      	mov	r3, r0
 800ca96:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800ca98:	7cfb      	ldrb	r3, [r7, #19]
 800ca9a:	2b00      	cmp	r3, #0
 800ca9c:	d102      	bne.n	800caa4 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800ca9e:	68fb      	ldr	r3, [r7, #12]
 800caa0:	2201      	movs	r2, #1
 800caa2:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800caa4:	68fb      	ldr	r3, [r7, #12]
 800caa6:	681b      	ldr	r3, [r3, #0]
 800caa8:	22ff      	movs	r2, #255	; 0xff
 800caaa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	2200      	movs	r2, #0
 800cab0:	771a      	strb	r2, [r3, #28]

  return status;
 800cab2:	7cfb      	ldrb	r3, [r7, #19]
}
 800cab4:	4618      	mov	r0, r3
 800cab6:	371c      	adds	r7, #28
 800cab8:	46bd      	mov	sp, r7
 800caba:	bd90      	pop	{r4, r7, pc}

0800cabc <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800cabc:	b580      	push	{r7, lr}
 800cabe:	b086      	sub	sp, #24
 800cac0:	af00      	add	r7, sp, #0
 800cac2:	60f8      	str	r0, [r7, #12]
 800cac4:	60b9      	str	r1, [r7, #8]
 800cac6:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800cac8:	2300      	movs	r3, #0
 800caca:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800cacc:	68fb      	ldr	r3, [r7, #12]
 800cace:	681b      	ldr	r3, [r3, #0]
 800cad0:	685b      	ldr	r3, [r3, #4]
 800cad2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800cad6:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800cada:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800cadc:	697b      	ldr	r3, [r7, #20]
 800cade:	0c1b      	lsrs	r3, r3, #16
 800cae0:	b2da      	uxtb	r2, r3
 800cae2:	68bb      	ldr	r3, [r7, #8]
 800cae4:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800cae6:	697b      	ldr	r3, [r7, #20]
 800cae8:	0a1b      	lsrs	r3, r3, #8
 800caea:	b2db      	uxtb	r3, r3
 800caec:	f003 031f 	and.w	r3, r3, #31
 800caf0:	b2da      	uxtb	r2, r3
 800caf2:	68bb      	ldr	r3, [r7, #8]
 800caf4:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800caf6:	697b      	ldr	r3, [r7, #20]
 800caf8:	b2db      	uxtb	r3, r3
 800cafa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800cafe:	b2da      	uxtb	r2, r3
 800cb00:	68bb      	ldr	r3, [r7, #8]
 800cb02:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800cb04:	697b      	ldr	r3, [r7, #20]
 800cb06:	0b5b      	lsrs	r3, r3, #13
 800cb08:	b2db      	uxtb	r3, r3
 800cb0a:	f003 0307 	and.w	r3, r3, #7
 800cb0e:	b2da      	uxtb	r2, r3
 800cb10:	68bb      	ldr	r3, [r7, #8]
 800cb12:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	d11a      	bne.n	800cb50 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800cb1a:	68bb      	ldr	r3, [r7, #8]
 800cb1c:	78db      	ldrb	r3, [r3, #3]
 800cb1e:	4618      	mov	r0, r3
 800cb20:	f000 f8bc 	bl	800cc9c <RTC_Bcd2ToByte>
 800cb24:	4603      	mov	r3, r0
 800cb26:	461a      	mov	r2, r3
 800cb28:	68bb      	ldr	r3, [r7, #8]
 800cb2a:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800cb2c:	68bb      	ldr	r3, [r7, #8]
 800cb2e:	785b      	ldrb	r3, [r3, #1]
 800cb30:	4618      	mov	r0, r3
 800cb32:	f000 f8b3 	bl	800cc9c <RTC_Bcd2ToByte>
 800cb36:	4603      	mov	r3, r0
 800cb38:	461a      	mov	r2, r3
 800cb3a:	68bb      	ldr	r3, [r7, #8]
 800cb3c:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800cb3e:	68bb      	ldr	r3, [r7, #8]
 800cb40:	789b      	ldrb	r3, [r3, #2]
 800cb42:	4618      	mov	r0, r3
 800cb44:	f000 f8aa 	bl	800cc9c <RTC_Bcd2ToByte>
 800cb48:	4603      	mov	r3, r0
 800cb4a:	461a      	mov	r2, r3
 800cb4c:	68bb      	ldr	r3, [r7, #8]
 800cb4e:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800cb50:	2300      	movs	r3, #0
}
 800cb52:	4618      	mov	r0, r3
 800cb54:	3718      	adds	r7, #24
 800cb56:	46bd      	mov	sp, r7
 800cb58:	bd80      	pop	{r7, pc}

0800cb5a <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800cb5a:	b580      	push	{r7, lr}
 800cb5c:	b084      	sub	sp, #16
 800cb5e:	af00      	add	r7, sp, #0
 800cb60:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800cb62:	2300      	movs	r3, #0
 800cb64:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	681b      	ldr	r3, [r3, #0]
 800cb6a:	68da      	ldr	r2, [r3, #12]
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	681b      	ldr	r3, [r3, #0]
 800cb70:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800cb74:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800cb76:	f7fa f81d 	bl	8006bb4 <HAL_GetTick>
 800cb7a:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800cb7c:	e009      	b.n	800cb92 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800cb7e:	f7fa f819 	bl	8006bb4 <HAL_GetTick>
 800cb82:	4602      	mov	r2, r0
 800cb84:	68fb      	ldr	r3, [r7, #12]
 800cb86:	1ad3      	subs	r3, r2, r3
 800cb88:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800cb8c:	d901      	bls.n	800cb92 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800cb8e:	2303      	movs	r3, #3
 800cb90:	e007      	b.n	800cba2 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	681b      	ldr	r3, [r3, #0]
 800cb96:	68db      	ldr	r3, [r3, #12]
 800cb98:	f003 0320 	and.w	r3, r3, #32
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d0ee      	beq.n	800cb7e <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800cba0:	2300      	movs	r3, #0
}
 800cba2:	4618      	mov	r0, r3
 800cba4:	3710      	adds	r7, #16
 800cba6:	46bd      	mov	sp, r7
 800cba8:	bd80      	pop	{r7, pc}

0800cbaa <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800cbaa:	b580      	push	{r7, lr}
 800cbac:	b084      	sub	sp, #16
 800cbae:	af00      	add	r7, sp, #0
 800cbb0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800cbb2:	2300      	movs	r3, #0
 800cbb4:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800cbb6:	2300      	movs	r3, #0
 800cbb8:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	68db      	ldr	r3, [r3, #12]
 800cbc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	d122      	bne.n	800cc0e <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	68da      	ldr	r2, [r3, #12]
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800cbd6:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800cbd8:	f7f9 ffec 	bl	8006bb4 <HAL_GetTick>
 800cbdc:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800cbde:	e00c      	b.n	800cbfa <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800cbe0:	f7f9 ffe8 	bl	8006bb4 <HAL_GetTick>
 800cbe4:	4602      	mov	r2, r0
 800cbe6:	68bb      	ldr	r3, [r7, #8]
 800cbe8:	1ad3      	subs	r3, r2, r3
 800cbea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800cbee:	d904      	bls.n	800cbfa <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	2204      	movs	r2, #4
 800cbf4:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800cbf6:	2301      	movs	r3, #1
 800cbf8:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	681b      	ldr	r3, [r3, #0]
 800cbfe:	68db      	ldr	r3, [r3, #12]
 800cc00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	d102      	bne.n	800cc0e <RTC_EnterInitMode+0x64>
 800cc08:	7bfb      	ldrb	r3, [r7, #15]
 800cc0a:	2b01      	cmp	r3, #1
 800cc0c:	d1e8      	bne.n	800cbe0 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800cc0e:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc10:	4618      	mov	r0, r3
 800cc12:	3710      	adds	r7, #16
 800cc14:	46bd      	mov	sp, r7
 800cc16:	bd80      	pop	{r7, pc}

0800cc18 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800cc18:	b580      	push	{r7, lr}
 800cc1a:	b084      	sub	sp, #16
 800cc1c:	af00      	add	r7, sp, #0
 800cc1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cc20:	2300      	movs	r3, #0
 800cc22:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	681b      	ldr	r3, [r3, #0]
 800cc28:	68da      	ldr	r2, [r3, #12]
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800cc32:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	681b      	ldr	r3, [r3, #0]
 800cc38:	689b      	ldr	r3, [r3, #8]
 800cc3a:	f003 0320 	and.w	r3, r3, #32
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	d10a      	bne.n	800cc58 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800cc42:	6878      	ldr	r0, [r7, #4]
 800cc44:	f7ff ff89 	bl	800cb5a <HAL_RTC_WaitForSynchro>
 800cc48:	4603      	mov	r3, r0
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	d004      	beq.n	800cc58 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	2204      	movs	r2, #4
 800cc52:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800cc54:	2301      	movs	r3, #1
 800cc56:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800cc58:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc5a:	4618      	mov	r0, r3
 800cc5c:	3710      	adds	r7, #16
 800cc5e:	46bd      	mov	sp, r7
 800cc60:	bd80      	pop	{r7, pc}

0800cc62 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800cc62:	b480      	push	{r7}
 800cc64:	b085      	sub	sp, #20
 800cc66:	af00      	add	r7, sp, #0
 800cc68:	4603      	mov	r3, r0
 800cc6a:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 800cc6c:	2300      	movs	r3, #0
 800cc6e:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 800cc70:	e005      	b.n	800cc7e <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800cc72:	7bfb      	ldrb	r3, [r7, #15]
 800cc74:	3301      	adds	r3, #1
 800cc76:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 800cc78:	79fb      	ldrb	r3, [r7, #7]
 800cc7a:	3b0a      	subs	r3, #10
 800cc7c:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800cc7e:	79fb      	ldrb	r3, [r7, #7]
 800cc80:	2b09      	cmp	r3, #9
 800cc82:	d8f6      	bhi.n	800cc72 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800cc84:	7bfb      	ldrb	r3, [r7, #15]
 800cc86:	011b      	lsls	r3, r3, #4
 800cc88:	b2da      	uxtb	r2, r3
 800cc8a:	79fb      	ldrb	r3, [r7, #7]
 800cc8c:	4313      	orrs	r3, r2
 800cc8e:	b2db      	uxtb	r3, r3
}
 800cc90:	4618      	mov	r0, r3
 800cc92:	3714      	adds	r7, #20
 800cc94:	46bd      	mov	sp, r7
 800cc96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc9a:	4770      	bx	lr

0800cc9c <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 800cc9c:	b480      	push	{r7}
 800cc9e:	b085      	sub	sp, #20
 800cca0:	af00      	add	r7, sp, #0
 800cca2:	4603      	mov	r3, r0
 800cca4:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 800cca6:	2300      	movs	r3, #0
 800cca8:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 800ccaa:	79fb      	ldrb	r3, [r7, #7]
 800ccac:	091b      	lsrs	r3, r3, #4
 800ccae:	b2db      	uxtb	r3, r3
 800ccb0:	461a      	mov	r2, r3
 800ccb2:	0092      	lsls	r2, r2, #2
 800ccb4:	4413      	add	r3, r2
 800ccb6:	005b      	lsls	r3, r3, #1
 800ccb8:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 800ccba:	79fb      	ldrb	r3, [r7, #7]
 800ccbc:	f003 030f 	and.w	r3, r3, #15
 800ccc0:	b2da      	uxtb	r2, r3
 800ccc2:	7bfb      	ldrb	r3, [r7, #15]
 800ccc4:	4413      	add	r3, r2
 800ccc6:	b2db      	uxtb	r3, r3
}
 800ccc8:	4618      	mov	r0, r3
 800ccca:	3714      	adds	r7, #20
 800cccc:	46bd      	mov	sp, r7
 800ccce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccd2:	4770      	bx	lr

0800ccd4 <HAL_RTCEx_BKUPWrite>:
  *                                 to specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 800ccd4:	b480      	push	{r7}
 800ccd6:	b087      	sub	sp, #28
 800ccd8:	af00      	add	r7, sp, #0
 800ccda:	60f8      	str	r0, [r7, #12]
 800ccdc:	60b9      	str	r1, [r7, #8]
 800ccde:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 800cce0:	2300      	movs	r3, #0
 800cce2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 800cce4:	68fb      	ldr	r3, [r7, #12]
 800cce6:	681b      	ldr	r3, [r3, #0]
 800cce8:	3350      	adds	r3, #80	; 0x50
 800ccea:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 800ccec:	68bb      	ldr	r3, [r7, #8]
 800ccee:	009b      	lsls	r3, r3, #2
 800ccf0:	697a      	ldr	r2, [r7, #20]
 800ccf2:	4413      	add	r3, r2
 800ccf4:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800ccf6:	697b      	ldr	r3, [r7, #20]
 800ccf8:	687a      	ldr	r2, [r7, #4]
 800ccfa:	601a      	str	r2, [r3, #0]
}
 800ccfc:	bf00      	nop
 800ccfe:	371c      	adds	r7, #28
 800cd00:	46bd      	mov	sp, r7
 800cd02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd06:	4770      	bx	lr

0800cd08 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx (where x can be from 0 to 19)
  *                                 to specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 800cd08:	b480      	push	{r7}
 800cd0a:	b085      	sub	sp, #20
 800cd0c:	af00      	add	r7, sp, #0
 800cd0e:	6078      	str	r0, [r7, #4]
 800cd10:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 800cd12:	2300      	movs	r3, #0
 800cd14:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	681b      	ldr	r3, [r3, #0]
 800cd1a:	3350      	adds	r3, #80	; 0x50
 800cd1c:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 800cd1e:	683b      	ldr	r3, [r7, #0]
 800cd20:	009b      	lsls	r3, r3, #2
 800cd22:	68fa      	ldr	r2, [r7, #12]
 800cd24:	4413      	add	r3, r2
 800cd26:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 800cd28:	68fb      	ldr	r3, [r7, #12]
 800cd2a:	681b      	ldr	r3, [r3, #0]
}
 800cd2c:	4618      	mov	r0, r3
 800cd2e:	3714      	adds	r7, #20
 800cd30:	46bd      	mov	sp, r7
 800cd32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd36:	4770      	bx	lr

0800cd38 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800cd38:	b580      	push	{r7, lr}
 800cd3a:	b082      	sub	sp, #8
 800cd3c:	af00      	add	r7, sp, #0
 800cd3e:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	2b00      	cmp	r3, #0
 800cd44:	d101      	bne.n	800cd4a <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800cd46:	2301      	movs	r3, #1
 800cd48:	e022      	b.n	800cd90 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800cd50:	b2db      	uxtb	r3, r3
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d105      	bne.n	800cd62 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	2200      	movs	r2, #0
 800cd5a:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800cd5c:	6878      	ldr	r0, [r7, #4]
 800cd5e:	f7f9 fd47 	bl	80067f0 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	2203      	movs	r2, #3
 800cd66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800cd6a:	6878      	ldr	r0, [r7, #4]
 800cd6c:	f000 f814 	bl	800cd98 <HAL_SD_InitCard>
 800cd70:	4603      	mov	r3, r0
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	d001      	beq.n	800cd7a <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800cd76:	2301      	movs	r3, #1
 800cd78:	e00a      	b.n	800cd90 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	2200      	movs	r2, #0
 800cd7e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	2200      	movs	r2, #0
 800cd84:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	2201      	movs	r2, #1
 800cd8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800cd8e:	2300      	movs	r3, #0
}
 800cd90:	4618      	mov	r0, r3
 800cd92:	3708      	adds	r7, #8
 800cd94:	46bd      	mov	sp, r7
 800cd96:	bd80      	pop	{r7, pc}

0800cd98 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800cd98:	b5b0      	push	{r4, r5, r7, lr}
 800cd9a:	b08e      	sub	sp, #56	; 0x38
 800cd9c:	af04      	add	r7, sp, #16
 800cd9e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 800cda0:	2300      	movs	r3, #0
 800cda2:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800cda4:	2300      	movs	r3, #0
 800cda6:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800cda8:	2300      	movs	r3, #0
 800cdaa:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800cdac:	2300      	movs	r3, #0
 800cdae:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800cdb0:	2300      	movs	r3, #0
 800cdb2:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800cdb4:	2376      	movs	r3, #118	; 0x76
 800cdb6:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	681d      	ldr	r5, [r3, #0]
 800cdbc:	466c      	mov	r4, sp
 800cdbe:	f107 0314 	add.w	r3, r7, #20
 800cdc2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800cdc6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800cdca:	f107 0308 	add.w	r3, r7, #8
 800cdce:	cb0e      	ldmia	r3, {r1, r2, r3}
 800cdd0:	4628      	mov	r0, r5
 800cdd2:	f001 feef 	bl	800ebb4 <SDIO_Init>
 800cdd6:	4603      	mov	r3, r0
 800cdd8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800cddc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	d001      	beq.n	800cde8 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800cde4:	2301      	movs	r3, #1
 800cde6:	e04f      	b.n	800ce88 <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 800cde8:	4b29      	ldr	r3, [pc, #164]	; (800ce90 <HAL_SD_InitCard+0xf8>)
 800cdea:	2200      	movs	r2, #0
 800cdec:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	681b      	ldr	r3, [r3, #0]
 800cdf2:	4618      	mov	r0, r3
 800cdf4:	f001 ff27 	bl	800ec46 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 800cdf8:	4b25      	ldr	r3, [pc, #148]	; (800ce90 <HAL_SD_InitCard+0xf8>)
 800cdfa:	2201      	movs	r2, #1
 800cdfc:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 800cdfe:	2002      	movs	r0, #2
 800ce00:	f7f9 fee4 	bl	8006bcc <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800ce04:	6878      	ldr	r0, [r7, #4]
 800ce06:	f001 f8f1 	bl	800dfec <SD_PowerON>
 800ce0a:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ce0c:	6a3b      	ldr	r3, [r7, #32]
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d00b      	beq.n	800ce2a <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 800ce12:	687b      	ldr	r3, [r7, #4]
 800ce14:	2201      	movs	r2, #1
 800ce16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ce1e:	6a3b      	ldr	r3, [r7, #32]
 800ce20:	431a      	orrs	r2, r3
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800ce26:	2301      	movs	r3, #1
 800ce28:	e02e      	b.n	800ce88 <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800ce2a:	6878      	ldr	r0, [r7, #4]
 800ce2c:	f001 f810 	bl	800de50 <SD_InitCard>
 800ce30:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ce32:	6a3b      	ldr	r3, [r7, #32]
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	d00b      	beq.n	800ce50 <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	2201      	movs	r2, #1
 800ce3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ce44:	6a3b      	ldr	r3, [r7, #32]
 800ce46:	431a      	orrs	r2, r3
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800ce4c:	2301      	movs	r3, #1
 800ce4e:	e01b      	b.n	800ce88 <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	681b      	ldr	r3, [r3, #0]
 800ce54:	f44f 7100 	mov.w	r1, #512	; 0x200
 800ce58:	4618      	mov	r0, r3
 800ce5a:	f001 ff86 	bl	800ed6a <SDMMC_CmdBlockLength>
 800ce5e:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ce60:	6a3b      	ldr	r3, [r7, #32]
 800ce62:	2b00      	cmp	r3, #0
 800ce64:	d00f      	beq.n	800ce86 <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	4a0a      	ldr	r2, [pc, #40]	; (800ce94 <HAL_SD_InitCard+0xfc>)
 800ce6c:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ce72:	6a3b      	ldr	r3, [r7, #32]
 800ce74:	431a      	orrs	r2, r3
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	2201      	movs	r2, #1
 800ce7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800ce82:	2301      	movs	r3, #1
 800ce84:	e000      	b.n	800ce88 <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 800ce86:	2300      	movs	r3, #0
}
 800ce88:	4618      	mov	r0, r3
 800ce8a:	3728      	adds	r7, #40	; 0x28
 800ce8c:	46bd      	mov	sp, r7
 800ce8e:	bdb0      	pop	{r4, r5, r7, pc}
 800ce90:	422580a0 	.word	0x422580a0
 800ce94:	004005ff 	.word	0x004005ff

0800ce98 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 800ce98:	b580      	push	{r7, lr}
 800ce9a:	b092      	sub	sp, #72	; 0x48
 800ce9c:	af00      	add	r7, sp, #0
 800ce9e:	60f8      	str	r0, [r7, #12]
 800cea0:	60b9      	str	r1, [r7, #8]
 800cea2:	607a      	str	r2, [r7, #4]
 800cea4:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800cea6:	f7f9 fe85 	bl	8006bb4 <HAL_GetTick>
 800ceaa:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 800ceb0:	68bb      	ldr	r3, [r7, #8]
 800ceb2:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 800ceb4:	68bb      	ldr	r3, [r7, #8]
 800ceb6:	2b00      	cmp	r3, #0
 800ceb8:	d107      	bne.n	800ceca <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800ceba:	68fb      	ldr	r3, [r7, #12]
 800cebc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cebe:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800cec2:	68fb      	ldr	r3, [r7, #12]
 800cec4:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800cec6:	2301      	movs	r3, #1
 800cec8:	e1bd      	b.n	800d246 <HAL_SD_ReadBlocks+0x3ae>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800ceca:	68fb      	ldr	r3, [r7, #12]
 800cecc:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800ced0:	b2db      	uxtb	r3, r3
 800ced2:	2b01      	cmp	r3, #1
 800ced4:	f040 81b0 	bne.w	800d238 <HAL_SD_ReadBlocks+0x3a0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800ced8:	68fb      	ldr	r3, [r7, #12]
 800ceda:	2200      	movs	r2, #0
 800cedc:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800cede:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cee0:	683b      	ldr	r3, [r7, #0]
 800cee2:	441a      	add	r2, r3
 800cee4:	68fb      	ldr	r3, [r7, #12]
 800cee6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cee8:	429a      	cmp	r2, r3
 800ceea:	d907      	bls.n	800cefc <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800ceec:	68fb      	ldr	r3, [r7, #12]
 800ceee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cef0:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800cef4:	68fb      	ldr	r3, [r7, #12]
 800cef6:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800cef8:	2301      	movs	r3, #1
 800cefa:	e1a4      	b.n	800d246 <HAL_SD_ReadBlocks+0x3ae>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800cefc:	68fb      	ldr	r3, [r7, #12]
 800cefe:	2203      	movs	r2, #3
 800cf00:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800cf04:	68fb      	ldr	r3, [r7, #12]
 800cf06:	681b      	ldr	r3, [r3, #0]
 800cf08:	2200      	movs	r2, #0
 800cf0a:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800cf0c:	68fb      	ldr	r3, [r7, #12]
 800cf0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cf10:	2b01      	cmp	r3, #1
 800cf12:	d002      	beq.n	800cf1a <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 800cf14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf16:	025b      	lsls	r3, r3, #9
 800cf18:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800cf1a:	f04f 33ff 	mov.w	r3, #4294967295
 800cf1e:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800cf20:	683b      	ldr	r3, [r7, #0]
 800cf22:	025b      	lsls	r3, r3, #9
 800cf24:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800cf26:	2390      	movs	r3, #144	; 0x90
 800cf28:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800cf2a:	2302      	movs	r3, #2
 800cf2c:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800cf2e:	2300      	movs	r3, #0
 800cf30:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 800cf32:	2301      	movs	r3, #1
 800cf34:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 800cf36:	68fb      	ldr	r3, [r7, #12]
 800cf38:	681b      	ldr	r3, [r3, #0]
 800cf3a:	f107 0214 	add.w	r2, r7, #20
 800cf3e:	4611      	mov	r1, r2
 800cf40:	4618      	mov	r0, r3
 800cf42:	f001 fee6 	bl	800ed12 <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 800cf46:	683b      	ldr	r3, [r7, #0]
 800cf48:	2b01      	cmp	r3, #1
 800cf4a:	d90a      	bls.n	800cf62 <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 800cf4c:	68fb      	ldr	r3, [r7, #12]
 800cf4e:	2202      	movs	r2, #2
 800cf50:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800cf52:	68fb      	ldr	r3, [r7, #12]
 800cf54:	681b      	ldr	r3, [r3, #0]
 800cf56:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800cf58:	4618      	mov	r0, r3
 800cf5a:	f001 ff4a 	bl	800edf2 <SDMMC_CmdReadMultiBlock>
 800cf5e:	6478      	str	r0, [r7, #68]	; 0x44
 800cf60:	e009      	b.n	800cf76 <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 800cf62:	68fb      	ldr	r3, [r7, #12]
 800cf64:	2201      	movs	r2, #1
 800cf66:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800cf68:	68fb      	ldr	r3, [r7, #12]
 800cf6a:	681b      	ldr	r3, [r3, #0]
 800cf6c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800cf6e:	4618      	mov	r0, r3
 800cf70:	f001 ff1d 	bl	800edae <SDMMC_CmdReadSingleBlock>
 800cf74:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800cf76:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	d012      	beq.n	800cfa2 <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800cf7c:	68fb      	ldr	r3, [r7, #12]
 800cf7e:	681b      	ldr	r3, [r3, #0]
 800cf80:	4a7a      	ldr	r2, [pc, #488]	; (800d16c <HAL_SD_ReadBlocks+0x2d4>)
 800cf82:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800cf84:	68fb      	ldr	r3, [r7, #12]
 800cf86:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cf88:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cf8a:	431a      	orrs	r2, r3
 800cf8c:	68fb      	ldr	r3, [r7, #12]
 800cf8e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800cf90:	68fb      	ldr	r3, [r7, #12]
 800cf92:	2201      	movs	r2, #1
 800cf94:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800cf98:	68fb      	ldr	r3, [r7, #12]
 800cf9a:	2200      	movs	r2, #0
 800cf9c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800cf9e:	2301      	movs	r3, #1
 800cfa0:	e151      	b.n	800d246 <HAL_SD_ReadBlocks+0x3ae>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 800cfa2:	69bb      	ldr	r3, [r7, #24]
 800cfa4:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 800cfa6:	e061      	b.n	800d06c <HAL_SD_ReadBlocks+0x1d4>
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 800cfa8:	68fb      	ldr	r3, [r7, #12]
 800cfaa:	681b      	ldr	r3, [r3, #0]
 800cfac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cfae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800cfb2:	2b00      	cmp	r3, #0
 800cfb4:	d03c      	beq.n	800d030 <HAL_SD_ReadBlocks+0x198>
 800cfb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cfb8:	2b00      	cmp	r3, #0
 800cfba:	d039      	beq.n	800d030 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 800cfbc:	2300      	movs	r3, #0
 800cfbe:	643b      	str	r3, [r7, #64]	; 0x40
 800cfc0:	e033      	b.n	800d02a <HAL_SD_ReadBlocks+0x192>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 800cfc2:	68fb      	ldr	r3, [r7, #12]
 800cfc4:	681b      	ldr	r3, [r3, #0]
 800cfc6:	4618      	mov	r0, r3
 800cfc8:	f001 fe1f 	bl	800ec0a <SDIO_ReadFIFO>
 800cfcc:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 800cfce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cfd0:	b2da      	uxtb	r2, r3
 800cfd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cfd4:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800cfd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cfd8:	3301      	adds	r3, #1
 800cfda:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800cfdc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cfde:	3b01      	subs	r3, #1
 800cfe0:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 800cfe2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cfe4:	0a1b      	lsrs	r3, r3, #8
 800cfe6:	b2da      	uxtb	r2, r3
 800cfe8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cfea:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800cfec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cfee:	3301      	adds	r3, #1
 800cff0:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800cff2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cff4:	3b01      	subs	r3, #1
 800cff6:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800cff8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cffa:	0c1b      	lsrs	r3, r3, #16
 800cffc:	b2da      	uxtb	r2, r3
 800cffe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d000:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800d002:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d004:	3301      	adds	r3, #1
 800d006:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800d008:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d00a:	3b01      	subs	r3, #1
 800d00c:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800d00e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d010:	0e1b      	lsrs	r3, r3, #24
 800d012:	b2da      	uxtb	r2, r3
 800d014:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d016:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800d018:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d01a:	3301      	adds	r3, #1
 800d01c:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800d01e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d020:	3b01      	subs	r3, #1
 800d022:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 800d024:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d026:	3301      	adds	r3, #1
 800d028:	643b      	str	r3, [r7, #64]	; 0x40
 800d02a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d02c:	2b07      	cmp	r3, #7
 800d02e:	d9c8      	bls.n	800cfc2 <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800d030:	f7f9 fdc0 	bl	8006bb4 <HAL_GetTick>
 800d034:	4602      	mov	r2, r0
 800d036:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d038:	1ad3      	subs	r3, r2, r3
 800d03a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d03c:	429a      	cmp	r2, r3
 800d03e:	d902      	bls.n	800d046 <HAL_SD_ReadBlocks+0x1ae>
 800d040:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d042:	2b00      	cmp	r3, #0
 800d044:	d112      	bne.n	800d06c <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d046:	68fb      	ldr	r3, [r7, #12]
 800d048:	681b      	ldr	r3, [r3, #0]
 800d04a:	4a48      	ldr	r2, [pc, #288]	; (800d16c <HAL_SD_ReadBlocks+0x2d4>)
 800d04c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800d04e:	68fb      	ldr	r3, [r7, #12]
 800d050:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d052:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800d056:	68fb      	ldr	r3, [r7, #12]
 800d058:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 800d05a:	68fb      	ldr	r3, [r7, #12]
 800d05c:	2201      	movs	r2, #1
 800d05e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800d062:	68fb      	ldr	r3, [r7, #12]
 800d064:	2200      	movs	r2, #0
 800d066:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 800d068:	2303      	movs	r3, #3
 800d06a:	e0ec      	b.n	800d246 <HAL_SD_ReadBlocks+0x3ae>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 800d06c:	68fb      	ldr	r3, [r7, #12]
 800d06e:	681b      	ldr	r3, [r3, #0]
 800d070:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d072:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 800d076:	2b00      	cmp	r3, #0
 800d078:	d096      	beq.n	800cfa8 <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800d07a:	68fb      	ldr	r3, [r7, #12]
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d080:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d084:	2b00      	cmp	r3, #0
 800d086:	d022      	beq.n	800d0ce <HAL_SD_ReadBlocks+0x236>
 800d088:	683b      	ldr	r3, [r7, #0]
 800d08a:	2b01      	cmp	r3, #1
 800d08c:	d91f      	bls.n	800d0ce <HAL_SD_ReadBlocks+0x236>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 800d08e:	68fb      	ldr	r3, [r7, #12]
 800d090:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d092:	2b03      	cmp	r3, #3
 800d094:	d01b      	beq.n	800d0ce <HAL_SD_ReadBlocks+0x236>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800d096:	68fb      	ldr	r3, [r7, #12]
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	4618      	mov	r0, r3
 800d09c:	f001 ff10 	bl	800eec0 <SDMMC_CmdStopTransfer>
 800d0a0:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800d0a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	d012      	beq.n	800d0ce <HAL_SD_ReadBlocks+0x236>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d0a8:	68fb      	ldr	r3, [r7, #12]
 800d0aa:	681b      	ldr	r3, [r3, #0]
 800d0ac:	4a2f      	ldr	r2, [pc, #188]	; (800d16c <HAL_SD_ReadBlocks+0x2d4>)
 800d0ae:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 800d0b0:	68fb      	ldr	r3, [r7, #12]
 800d0b2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d0b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d0b6:	431a      	orrs	r2, r3
 800d0b8:	68fb      	ldr	r3, [r7, #12]
 800d0ba:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 800d0bc:	68fb      	ldr	r3, [r7, #12]
 800d0be:	2201      	movs	r2, #1
 800d0c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800d0c4:	68fb      	ldr	r3, [r7, #12]
 800d0c6:	2200      	movs	r2, #0
 800d0c8:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 800d0ca:	2301      	movs	r3, #1
 800d0cc:	e0bb      	b.n	800d246 <HAL_SD_ReadBlocks+0x3ae>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800d0ce:	68fb      	ldr	r3, [r7, #12]
 800d0d0:	681b      	ldr	r3, [r3, #0]
 800d0d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d0d4:	f003 0308 	and.w	r3, r3, #8
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d012      	beq.n	800d102 <HAL_SD_ReadBlocks+0x26a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d0dc:	68fb      	ldr	r3, [r7, #12]
 800d0de:	681b      	ldr	r3, [r3, #0]
 800d0e0:	4a22      	ldr	r2, [pc, #136]	; (800d16c <HAL_SD_ReadBlocks+0x2d4>)
 800d0e2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800d0e4:	68fb      	ldr	r3, [r7, #12]
 800d0e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d0e8:	f043 0208 	orr.w	r2, r3, #8
 800d0ec:	68fb      	ldr	r3, [r7, #12]
 800d0ee:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	2201      	movs	r2, #1
 800d0f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d0f8:	68fb      	ldr	r3, [r7, #12]
 800d0fa:	2200      	movs	r2, #0
 800d0fc:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800d0fe:	2301      	movs	r3, #1
 800d100:	e0a1      	b.n	800d246 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800d102:	68fb      	ldr	r3, [r7, #12]
 800d104:	681b      	ldr	r3, [r3, #0]
 800d106:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d108:	f003 0302 	and.w	r3, r3, #2
 800d10c:	2b00      	cmp	r3, #0
 800d10e:	d012      	beq.n	800d136 <HAL_SD_ReadBlocks+0x29e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d110:	68fb      	ldr	r3, [r7, #12]
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	4a15      	ldr	r2, [pc, #84]	; (800d16c <HAL_SD_ReadBlocks+0x2d4>)
 800d116:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800d118:	68fb      	ldr	r3, [r7, #12]
 800d11a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d11c:	f043 0202 	orr.w	r2, r3, #2
 800d120:	68fb      	ldr	r3, [r7, #12]
 800d122:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d124:	68fb      	ldr	r3, [r7, #12]
 800d126:	2201      	movs	r2, #1
 800d128:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d12c:	68fb      	ldr	r3, [r7, #12]
 800d12e:	2200      	movs	r2, #0
 800d130:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800d132:	2301      	movs	r3, #1
 800d134:	e087      	b.n	800d246 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800d136:	68fb      	ldr	r3, [r7, #12]
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d13c:	f003 0320 	and.w	r3, r3, #32
 800d140:	2b00      	cmp	r3, #0
 800d142:	d064      	beq.n	800d20e <HAL_SD_ReadBlocks+0x376>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d144:	68fb      	ldr	r3, [r7, #12]
 800d146:	681b      	ldr	r3, [r3, #0]
 800d148:	4a08      	ldr	r2, [pc, #32]	; (800d16c <HAL_SD_ReadBlocks+0x2d4>)
 800d14a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800d14c:	68fb      	ldr	r3, [r7, #12]
 800d14e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d150:	f043 0220 	orr.w	r2, r3, #32
 800d154:	68fb      	ldr	r3, [r7, #12]
 800d156:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d158:	68fb      	ldr	r3, [r7, #12]
 800d15a:	2201      	movs	r2, #1
 800d15c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d160:	68fb      	ldr	r3, [r7, #12]
 800d162:	2200      	movs	r2, #0
 800d164:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800d166:	2301      	movs	r3, #1
 800d168:	e06d      	b.n	800d246 <HAL_SD_ReadBlocks+0x3ae>
 800d16a:	bf00      	nop
 800d16c:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800d170:	68fb      	ldr	r3, [r7, #12]
 800d172:	681b      	ldr	r3, [r3, #0]
 800d174:	4618      	mov	r0, r3
 800d176:	f001 fd48 	bl	800ec0a <SDIO_ReadFIFO>
 800d17a:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 800d17c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d17e:	b2da      	uxtb	r2, r3
 800d180:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d182:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800d184:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d186:	3301      	adds	r3, #1
 800d188:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800d18a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d18c:	3b01      	subs	r3, #1
 800d18e:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 800d190:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d192:	0a1b      	lsrs	r3, r3, #8
 800d194:	b2da      	uxtb	r2, r3
 800d196:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d198:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800d19a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d19c:	3301      	adds	r3, #1
 800d19e:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800d1a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d1a2:	3b01      	subs	r3, #1
 800d1a4:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800d1a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d1a8:	0c1b      	lsrs	r3, r3, #16
 800d1aa:	b2da      	uxtb	r2, r3
 800d1ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d1ae:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800d1b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d1b2:	3301      	adds	r3, #1
 800d1b4:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800d1b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d1b8:	3b01      	subs	r3, #1
 800d1ba:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800d1bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d1be:	0e1b      	lsrs	r3, r3, #24
 800d1c0:	b2da      	uxtb	r2, r3
 800d1c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d1c4:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800d1c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d1c8:	3301      	adds	r3, #1
 800d1ca:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800d1cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d1ce:	3b01      	subs	r3, #1
 800d1d0:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800d1d2:	f7f9 fcef 	bl	8006bb4 <HAL_GetTick>
 800d1d6:	4602      	mov	r2, r0
 800d1d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d1da:	1ad3      	subs	r3, r2, r3
 800d1dc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d1de:	429a      	cmp	r2, r3
 800d1e0:	d902      	bls.n	800d1e8 <HAL_SD_ReadBlocks+0x350>
 800d1e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d1e4:	2b00      	cmp	r3, #0
 800d1e6:	d112      	bne.n	800d20e <HAL_SD_ReadBlocks+0x376>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d1e8:	68fb      	ldr	r3, [r7, #12]
 800d1ea:	681b      	ldr	r3, [r3, #0]
 800d1ec:	4a18      	ldr	r2, [pc, #96]	; (800d250 <HAL_SD_ReadBlocks+0x3b8>)
 800d1ee:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800d1f0:	68fb      	ldr	r3, [r7, #12]
 800d1f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d1f4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800d1f8:	68fb      	ldr	r3, [r7, #12]
 800d1fa:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 800d1fc:	68fb      	ldr	r3, [r7, #12]
 800d1fe:	2201      	movs	r2, #1
 800d200:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	2200      	movs	r2, #0
 800d208:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800d20a:	2301      	movs	r3, #1
 800d20c:	e01b      	b.n	800d246 <HAL_SD_ReadBlocks+0x3ae>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 800d20e:	68fb      	ldr	r3, [r7, #12]
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d214:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800d218:	2b00      	cmp	r3, #0
 800d21a:	d002      	beq.n	800d222 <HAL_SD_ReadBlocks+0x38a>
 800d21c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d21e:	2b00      	cmp	r3, #0
 800d220:	d1a6      	bne.n	800d170 <HAL_SD_ReadBlocks+0x2d8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	f240 523a 	movw	r2, #1338	; 0x53a
 800d22a:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 800d22c:	68fb      	ldr	r3, [r7, #12]
 800d22e:	2201      	movs	r2, #1
 800d230:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 800d234:	2300      	movs	r3, #0
 800d236:	e006      	b.n	800d246 <HAL_SD_ReadBlocks+0x3ae>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800d238:	68fb      	ldr	r3, [r7, #12]
 800d23a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d23c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800d244:	2301      	movs	r3, #1
  }
}
 800d246:	4618      	mov	r0, r3
 800d248:	3748      	adds	r7, #72	; 0x48
 800d24a:	46bd      	mov	sp, r7
 800d24c:	bd80      	pop	{r7, pc}
 800d24e:	bf00      	nop
 800d250:	004005ff 	.word	0x004005ff

0800d254 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 800d254:	b580      	push	{r7, lr}
 800d256:	b092      	sub	sp, #72	; 0x48
 800d258:	af00      	add	r7, sp, #0
 800d25a:	60f8      	str	r0, [r7, #12]
 800d25c:	60b9      	str	r1, [r7, #8]
 800d25e:	607a      	str	r2, [r7, #4]
 800d260:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800d262:	f7f9 fca7 	bl	8006bb4 <HAL_GetTick>
 800d266:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 800d26c:	68bb      	ldr	r3, [r7, #8]
 800d26e:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 800d270:	68bb      	ldr	r3, [r7, #8]
 800d272:	2b00      	cmp	r3, #0
 800d274:	d107      	bne.n	800d286 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800d276:	68fb      	ldr	r3, [r7, #12]
 800d278:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d27a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800d27e:	68fb      	ldr	r3, [r7, #12]
 800d280:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800d282:	2301      	movs	r3, #1
 800d284:	e165      	b.n	800d552 <HAL_SD_WriteBlocks+0x2fe>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800d286:	68fb      	ldr	r3, [r7, #12]
 800d288:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800d28c:	b2db      	uxtb	r3, r3
 800d28e:	2b01      	cmp	r3, #1
 800d290:	f040 8158 	bne.w	800d544 <HAL_SD_WriteBlocks+0x2f0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d294:	68fb      	ldr	r3, [r7, #12]
 800d296:	2200      	movs	r2, #0
 800d298:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800d29a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d29c:	683b      	ldr	r3, [r7, #0]
 800d29e:	441a      	add	r2, r3
 800d2a0:	68fb      	ldr	r3, [r7, #12]
 800d2a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d2a4:	429a      	cmp	r2, r3
 800d2a6:	d907      	bls.n	800d2b8 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800d2a8:	68fb      	ldr	r3, [r7, #12]
 800d2aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d2ac:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800d2b0:	68fb      	ldr	r3, [r7, #12]
 800d2b2:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800d2b4:	2301      	movs	r3, #1
 800d2b6:	e14c      	b.n	800d552 <HAL_SD_WriteBlocks+0x2fe>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800d2b8:	68fb      	ldr	r3, [r7, #12]
 800d2ba:	2203      	movs	r2, #3
 800d2bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800d2c0:	68fb      	ldr	r3, [r7, #12]
 800d2c2:	681b      	ldr	r3, [r3, #0]
 800d2c4:	2200      	movs	r2, #0
 800d2c6:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800d2c8:	68fb      	ldr	r3, [r7, #12]
 800d2ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d2cc:	2b01      	cmp	r3, #1
 800d2ce:	d002      	beq.n	800d2d6 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 800d2d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d2d2:	025b      	lsls	r3, r3, #9
 800d2d4:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800d2d6:	f04f 33ff 	mov.w	r3, #4294967295
 800d2da:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800d2dc:	683b      	ldr	r3, [r7, #0]
 800d2de:	025b      	lsls	r3, r3, #9
 800d2e0:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800d2e2:	2390      	movs	r3, #144	; 0x90
 800d2e4:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800d2e6:	2300      	movs	r3, #0
 800d2e8:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800d2ea:	2300      	movs	r3, #0
 800d2ec:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 800d2ee:	2301      	movs	r3, #1
 800d2f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 800d2f2:	68fb      	ldr	r3, [r7, #12]
 800d2f4:	681b      	ldr	r3, [r3, #0]
 800d2f6:	f107 0218 	add.w	r2, r7, #24
 800d2fa:	4611      	mov	r1, r2
 800d2fc:	4618      	mov	r0, r3
 800d2fe:	f001 fd08 	bl	800ed12 <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800d302:	683b      	ldr	r3, [r7, #0]
 800d304:	2b01      	cmp	r3, #1
 800d306:	d90a      	bls.n	800d31e <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 800d308:	68fb      	ldr	r3, [r7, #12]
 800d30a:	2220      	movs	r2, #32
 800d30c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800d30e:	68fb      	ldr	r3, [r7, #12]
 800d310:	681b      	ldr	r3, [r3, #0]
 800d312:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d314:	4618      	mov	r0, r3
 800d316:	f001 fdb0 	bl	800ee7a <SDMMC_CmdWriteMultiBlock>
 800d31a:	6478      	str	r0, [r7, #68]	; 0x44
 800d31c:	e009      	b.n	800d332 <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 800d31e:	68fb      	ldr	r3, [r7, #12]
 800d320:	2210      	movs	r2, #16
 800d322:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800d324:	68fb      	ldr	r3, [r7, #12]
 800d326:	681b      	ldr	r3, [r3, #0]
 800d328:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d32a:	4618      	mov	r0, r3
 800d32c:	f001 fd83 	bl	800ee36 <SDMMC_CmdWriteSingleBlock>
 800d330:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800d332:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d334:	2b00      	cmp	r3, #0
 800d336:	d012      	beq.n	800d35e <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d338:	68fb      	ldr	r3, [r7, #12]
 800d33a:	681b      	ldr	r3, [r3, #0]
 800d33c:	4a87      	ldr	r2, [pc, #540]	; (800d55c <HAL_SD_WriteBlocks+0x308>)
 800d33e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800d340:	68fb      	ldr	r3, [r7, #12]
 800d342:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d344:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d346:	431a      	orrs	r2, r3
 800d348:	68fb      	ldr	r3, [r7, #12]
 800d34a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d34c:	68fb      	ldr	r3, [r7, #12]
 800d34e:	2201      	movs	r2, #1
 800d350:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d354:	68fb      	ldr	r3, [r7, #12]
 800d356:	2200      	movs	r2, #0
 800d358:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800d35a:	2301      	movs	r3, #1
 800d35c:	e0f9      	b.n	800d552 <HAL_SD_WriteBlocks+0x2fe>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 800d35e:	69fb      	ldr	r3, [r7, #28]
 800d360:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 800d362:	e065      	b.n	800d430 <HAL_SD_WriteBlocks+0x1dc>
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 800d364:	68fb      	ldr	r3, [r7, #12]
 800d366:	681b      	ldr	r3, [r3, #0]
 800d368:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d36a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d36e:	2b00      	cmp	r3, #0
 800d370:	d040      	beq.n	800d3f4 <HAL_SD_WriteBlocks+0x1a0>
 800d372:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d374:	2b00      	cmp	r3, #0
 800d376:	d03d      	beq.n	800d3f4 <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 800d378:	2300      	movs	r3, #0
 800d37a:	643b      	str	r3, [r7, #64]	; 0x40
 800d37c:	e037      	b.n	800d3ee <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 800d37e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d380:	781b      	ldrb	r3, [r3, #0]
 800d382:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800d384:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d386:	3301      	adds	r3, #1
 800d388:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800d38a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d38c:	3b01      	subs	r3, #1
 800d38e:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 800d390:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d392:	781b      	ldrb	r3, [r3, #0]
 800d394:	021a      	lsls	r2, r3, #8
 800d396:	697b      	ldr	r3, [r7, #20]
 800d398:	4313      	orrs	r3, r2
 800d39a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800d39c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d39e:	3301      	adds	r3, #1
 800d3a0:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800d3a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d3a4:	3b01      	subs	r3, #1
 800d3a6:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 800d3a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d3aa:	781b      	ldrb	r3, [r3, #0]
 800d3ac:	041a      	lsls	r2, r3, #16
 800d3ae:	697b      	ldr	r3, [r7, #20]
 800d3b0:	4313      	orrs	r3, r2
 800d3b2:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800d3b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d3b6:	3301      	adds	r3, #1
 800d3b8:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800d3ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d3bc:	3b01      	subs	r3, #1
 800d3be:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 800d3c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d3c2:	781b      	ldrb	r3, [r3, #0]
 800d3c4:	061a      	lsls	r2, r3, #24
 800d3c6:	697b      	ldr	r3, [r7, #20]
 800d3c8:	4313      	orrs	r3, r2
 800d3ca:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800d3cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d3ce:	3301      	adds	r3, #1
 800d3d0:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800d3d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d3d4:	3b01      	subs	r3, #1
 800d3d6:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	681b      	ldr	r3, [r3, #0]
 800d3dc:	f107 0214 	add.w	r2, r7, #20
 800d3e0:	4611      	mov	r1, r2
 800d3e2:	4618      	mov	r0, r3
 800d3e4:	f001 fc1e 	bl	800ec24 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 800d3e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d3ea:	3301      	adds	r3, #1
 800d3ec:	643b      	str	r3, [r7, #64]	; 0x40
 800d3ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d3f0:	2b07      	cmp	r3, #7
 800d3f2:	d9c4      	bls.n	800d37e <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800d3f4:	f7f9 fbde 	bl	8006bb4 <HAL_GetTick>
 800d3f8:	4602      	mov	r2, r0
 800d3fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d3fc:	1ad3      	subs	r3, r2, r3
 800d3fe:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d400:	429a      	cmp	r2, r3
 800d402:	d902      	bls.n	800d40a <HAL_SD_WriteBlocks+0x1b6>
 800d404:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d406:	2b00      	cmp	r3, #0
 800d408:	d112      	bne.n	800d430 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d40a:	68fb      	ldr	r3, [r7, #12]
 800d40c:	681b      	ldr	r3, [r3, #0]
 800d40e:	4a53      	ldr	r2, [pc, #332]	; (800d55c <HAL_SD_WriteBlocks+0x308>)
 800d410:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800d412:	68fb      	ldr	r3, [r7, #12]
 800d414:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d416:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d418:	431a      	orrs	r2, r3
 800d41a:	68fb      	ldr	r3, [r7, #12]
 800d41c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800d41e:	68fb      	ldr	r3, [r7, #12]
 800d420:	2201      	movs	r2, #1
 800d422:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800d426:	68fb      	ldr	r3, [r7, #12]
 800d428:	2200      	movs	r2, #0
 800d42a:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 800d42c:	2303      	movs	r3, #3
 800d42e:	e090      	b.n	800d552 <HAL_SD_WriteBlocks+0x2fe>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 800d430:	68fb      	ldr	r3, [r7, #12]
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d436:	f403 738d 	and.w	r3, r3, #282	; 0x11a
 800d43a:	2b00      	cmp	r3, #0
 800d43c:	d092      	beq.n	800d364 <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800d43e:	68fb      	ldr	r3, [r7, #12]
 800d440:	681b      	ldr	r3, [r3, #0]
 800d442:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d444:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d448:	2b00      	cmp	r3, #0
 800d44a:	d022      	beq.n	800d492 <HAL_SD_WriteBlocks+0x23e>
 800d44c:	683b      	ldr	r3, [r7, #0]
 800d44e:	2b01      	cmp	r3, #1
 800d450:	d91f      	bls.n	800d492 <HAL_SD_WriteBlocks+0x23e>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 800d452:	68fb      	ldr	r3, [r7, #12]
 800d454:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d456:	2b03      	cmp	r3, #3
 800d458:	d01b      	beq.n	800d492 <HAL_SD_WriteBlocks+0x23e>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800d45a:	68fb      	ldr	r3, [r7, #12]
 800d45c:	681b      	ldr	r3, [r3, #0]
 800d45e:	4618      	mov	r0, r3
 800d460:	f001 fd2e 	bl	800eec0 <SDMMC_CmdStopTransfer>
 800d464:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800d466:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d468:	2b00      	cmp	r3, #0
 800d46a:	d012      	beq.n	800d492 <HAL_SD_WriteBlocks+0x23e>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d46c:	68fb      	ldr	r3, [r7, #12]
 800d46e:	681b      	ldr	r3, [r3, #0]
 800d470:	4a3a      	ldr	r2, [pc, #232]	; (800d55c <HAL_SD_WriteBlocks+0x308>)
 800d472:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 800d474:	68fb      	ldr	r3, [r7, #12]
 800d476:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d478:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d47a:	431a      	orrs	r2, r3
 800d47c:	68fb      	ldr	r3, [r7, #12]
 800d47e:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 800d480:	68fb      	ldr	r3, [r7, #12]
 800d482:	2201      	movs	r2, #1
 800d484:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800d488:	68fb      	ldr	r3, [r7, #12]
 800d48a:	2200      	movs	r2, #0
 800d48c:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 800d48e:	2301      	movs	r3, #1
 800d490:	e05f      	b.n	800d552 <HAL_SD_WriteBlocks+0x2fe>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800d492:	68fb      	ldr	r3, [r7, #12]
 800d494:	681b      	ldr	r3, [r3, #0]
 800d496:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d498:	f003 0308 	and.w	r3, r3, #8
 800d49c:	2b00      	cmp	r3, #0
 800d49e:	d012      	beq.n	800d4c6 <HAL_SD_WriteBlocks+0x272>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d4a0:	68fb      	ldr	r3, [r7, #12]
 800d4a2:	681b      	ldr	r3, [r3, #0]
 800d4a4:	4a2d      	ldr	r2, [pc, #180]	; (800d55c <HAL_SD_WriteBlocks+0x308>)
 800d4a6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800d4a8:	68fb      	ldr	r3, [r7, #12]
 800d4aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d4ac:	f043 0208 	orr.w	r2, r3, #8
 800d4b0:	68fb      	ldr	r3, [r7, #12]
 800d4b2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d4b4:	68fb      	ldr	r3, [r7, #12]
 800d4b6:	2201      	movs	r2, #1
 800d4b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d4bc:	68fb      	ldr	r3, [r7, #12]
 800d4be:	2200      	movs	r2, #0
 800d4c0:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800d4c2:	2301      	movs	r3, #1
 800d4c4:	e045      	b.n	800d552 <HAL_SD_WriteBlocks+0x2fe>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800d4c6:	68fb      	ldr	r3, [r7, #12]
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d4cc:	f003 0302 	and.w	r3, r3, #2
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	d012      	beq.n	800d4fa <HAL_SD_WriteBlocks+0x2a6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d4d4:	68fb      	ldr	r3, [r7, #12]
 800d4d6:	681b      	ldr	r3, [r3, #0]
 800d4d8:	4a20      	ldr	r2, [pc, #128]	; (800d55c <HAL_SD_WriteBlocks+0x308>)
 800d4da:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800d4dc:	68fb      	ldr	r3, [r7, #12]
 800d4de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d4e0:	f043 0202 	orr.w	r2, r3, #2
 800d4e4:	68fb      	ldr	r3, [r7, #12]
 800d4e6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d4e8:	68fb      	ldr	r3, [r7, #12]
 800d4ea:	2201      	movs	r2, #1
 800d4ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d4f0:	68fb      	ldr	r3, [r7, #12]
 800d4f2:	2200      	movs	r2, #0
 800d4f4:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800d4f6:	2301      	movs	r3, #1
 800d4f8:	e02b      	b.n	800d552 <HAL_SD_WriteBlocks+0x2fe>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 800d4fa:	68fb      	ldr	r3, [r7, #12]
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d500:	f003 0310 	and.w	r3, r3, #16
 800d504:	2b00      	cmp	r3, #0
 800d506:	d012      	beq.n	800d52e <HAL_SD_WriteBlocks+0x2da>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d508:	68fb      	ldr	r3, [r7, #12]
 800d50a:	681b      	ldr	r3, [r3, #0]
 800d50c:	4a13      	ldr	r2, [pc, #76]	; (800d55c <HAL_SD_WriteBlocks+0x308>)
 800d50e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800d510:	68fb      	ldr	r3, [r7, #12]
 800d512:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d514:	f043 0210 	orr.w	r2, r3, #16
 800d518:	68fb      	ldr	r3, [r7, #12]
 800d51a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d51c:	68fb      	ldr	r3, [r7, #12]
 800d51e:	2201      	movs	r2, #1
 800d520:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d524:	68fb      	ldr	r3, [r7, #12]
 800d526:	2200      	movs	r2, #0
 800d528:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800d52a:	2301      	movs	r3, #1
 800d52c:	e011      	b.n	800d552 <HAL_SD_WriteBlocks+0x2fe>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800d52e:	68fb      	ldr	r3, [r7, #12]
 800d530:	681b      	ldr	r3, [r3, #0]
 800d532:	f240 523a 	movw	r2, #1338	; 0x53a
 800d536:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 800d538:	68fb      	ldr	r3, [r7, #12]
 800d53a:	2201      	movs	r2, #1
 800d53c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 800d540:	2300      	movs	r3, #0
 800d542:	e006      	b.n	800d552 <HAL_SD_WriteBlocks+0x2fe>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800d544:	68fb      	ldr	r3, [r7, #12]
 800d546:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d548:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800d54c:	68fb      	ldr	r3, [r7, #12]
 800d54e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800d550:	2301      	movs	r3, #1
  }
}
 800d552:	4618      	mov	r0, r3
 800d554:	3748      	adds	r7, #72	; 0x48
 800d556:	46bd      	mov	sp, r7
 800d558:	bd80      	pop	{r7, pc}
 800d55a:	bf00      	nop
 800d55c:	004005ff 	.word	0x004005ff

0800d560 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800d560:	b580      	push	{r7, lr}
 800d562:	b084      	sub	sp, #16
 800d564:	af00      	add	r7, sp, #0
 800d566:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d56c:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	681b      	ldr	r3, [r3, #0]
 800d572:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d574:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d578:	2b00      	cmp	r3, #0
 800d57a:	d008      	beq.n	800d58e <HAL_SD_IRQHandler+0x2e>
 800d57c:	68fb      	ldr	r3, [r7, #12]
 800d57e:	f003 0308 	and.w	r3, r3, #8
 800d582:	2b00      	cmp	r3, #0
 800d584:	d003      	beq.n	800d58e <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800d586:	6878      	ldr	r0, [r7, #4]
 800d588:	f000 ff4f 	bl	800e42a <SD_Read_IT>
 800d58c:	e155      	b.n	800d83a <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	681b      	ldr	r3, [r3, #0]
 800d592:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d594:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d598:	2b00      	cmp	r3, #0
 800d59a:	f000 808f 	beq.w	800d6bc <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	681b      	ldr	r3, [r3, #0]
 800d5a2:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d5a6:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	681b      	ldr	r3, [r3, #0]
 800d5ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d5ae:	687a      	ldr	r2, [r7, #4]
 800d5b0:	6812      	ldr	r2, [r2, #0]
 800d5b2:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 800d5b6:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 800d5ba:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	681b      	ldr	r3, [r3, #0]
 800d5c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	681b      	ldr	r3, [r3, #0]
 800d5c6:	f022 0201 	bic.w	r2, r2, #1
 800d5ca:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 800d5cc:	68fb      	ldr	r3, [r7, #12]
 800d5ce:	f003 0308 	and.w	r3, r3, #8
 800d5d2:	2b00      	cmp	r3, #0
 800d5d4:	d039      	beq.n	800d64a <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800d5d6:	68fb      	ldr	r3, [r7, #12]
 800d5d8:	f003 0302 	and.w	r3, r3, #2
 800d5dc:	2b00      	cmp	r3, #0
 800d5de:	d104      	bne.n	800d5ea <HAL_SD_IRQHandler+0x8a>
 800d5e0:	68fb      	ldr	r3, [r7, #12]
 800d5e2:	f003 0320 	and.w	r3, r3, #32
 800d5e6:	2b00      	cmp	r3, #0
 800d5e8:	d011      	beq.n	800d60e <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	681b      	ldr	r3, [r3, #0]
 800d5ee:	4618      	mov	r0, r3
 800d5f0:	f001 fc66 	bl	800eec0 <SDMMC_CmdStopTransfer>
 800d5f4:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800d5f6:	68bb      	ldr	r3, [r7, #8]
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	d008      	beq.n	800d60e <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d600:	68bb      	ldr	r3, [r7, #8]
 800d602:	431a      	orrs	r2, r3
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800d608:	6878      	ldr	r0, [r7, #4]
 800d60a:	f000 f91f 	bl	800d84c <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	681b      	ldr	r3, [r3, #0]
 800d612:	f240 523a 	movw	r2, #1338	; 0x53a
 800d616:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	2201      	movs	r2, #1
 800d61c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	2200      	movs	r2, #0
 800d624:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800d626:	68fb      	ldr	r3, [r7, #12]
 800d628:	f003 0301 	and.w	r3, r3, #1
 800d62c:	2b00      	cmp	r3, #0
 800d62e:	d104      	bne.n	800d63a <HAL_SD_IRQHandler+0xda>
 800d630:	68fb      	ldr	r3, [r7, #12]
 800d632:	f003 0302 	and.w	r3, r3, #2
 800d636:	2b00      	cmp	r3, #0
 800d638:	d003      	beq.n	800d642 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800d63a:	6878      	ldr	r0, [r7, #4]
 800d63c:	f003 fd50 	bl	80110e0 <HAL_SD_RxCpltCallback>
 800d640:	e0fb      	b.n	800d83a <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800d642:	6878      	ldr	r0, [r7, #4]
 800d644:	f003 fd42 	bl	80110cc <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800d648:	e0f7      	b.n	800d83a <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800d64a:	68fb      	ldr	r3, [r7, #12]
 800d64c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d650:	2b00      	cmp	r3, #0
 800d652:	f000 80f2 	beq.w	800d83a <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800d656:	68fb      	ldr	r3, [r7, #12]
 800d658:	f003 0320 	and.w	r3, r3, #32
 800d65c:	2b00      	cmp	r3, #0
 800d65e:	d011      	beq.n	800d684 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	681b      	ldr	r3, [r3, #0]
 800d664:	4618      	mov	r0, r3
 800d666:	f001 fc2b 	bl	800eec0 <SDMMC_CmdStopTransfer>
 800d66a:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800d66c:	68bb      	ldr	r3, [r7, #8]
 800d66e:	2b00      	cmp	r3, #0
 800d670:	d008      	beq.n	800d684 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d676:	68bb      	ldr	r3, [r7, #8]
 800d678:	431a      	orrs	r2, r3
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 800d67e:	6878      	ldr	r0, [r7, #4]
 800d680:	f000 f8e4 	bl	800d84c <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800d684:	68fb      	ldr	r3, [r7, #12]
 800d686:	f003 0301 	and.w	r3, r3, #1
 800d68a:	2b00      	cmp	r3, #0
 800d68c:	f040 80d5 	bne.w	800d83a <HAL_SD_IRQHandler+0x2da>
 800d690:	68fb      	ldr	r3, [r7, #12]
 800d692:	f003 0302 	and.w	r3, r3, #2
 800d696:	2b00      	cmp	r3, #0
 800d698:	f040 80cf 	bne.w	800d83a <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	681b      	ldr	r3, [r3, #0]
 800d6a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	681b      	ldr	r3, [r3, #0]
 800d6a6:	f022 0208 	bic.w	r2, r2, #8
 800d6aa:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	2201      	movs	r2, #1
 800d6b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 800d6b4:	6878      	ldr	r0, [r7, #4]
 800d6b6:	f003 fd09 	bl	80110cc <HAL_SD_TxCpltCallback>
}
 800d6ba:	e0be      	b.n	800d83a <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	681b      	ldr	r3, [r3, #0]
 800d6c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d6c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d6c6:	2b00      	cmp	r3, #0
 800d6c8:	d008      	beq.n	800d6dc <HAL_SD_IRQHandler+0x17c>
 800d6ca:	68fb      	ldr	r3, [r7, #12]
 800d6cc:	f003 0308 	and.w	r3, r3, #8
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	d003      	beq.n	800d6dc <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 800d6d4:	6878      	ldr	r0, [r7, #4]
 800d6d6:	f000 fef9 	bl	800e4cc <SD_Write_IT>
 800d6da:	e0ae      	b.n	800d83a <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	681b      	ldr	r3, [r3, #0]
 800d6e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d6e2:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	f000 80a7 	beq.w	800d83a <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	681b      	ldr	r3, [r3, #0]
 800d6f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d6f2:	f003 0302 	and.w	r3, r3, #2
 800d6f6:	2b00      	cmp	r3, #0
 800d6f8:	d005      	beq.n	800d706 <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d6fe:	f043 0202 	orr.w	r2, r3, #2
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d70c:	f003 0308 	and.w	r3, r3, #8
 800d710:	2b00      	cmp	r3, #0
 800d712:	d005      	beq.n	800d720 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d718:	f043 0208 	orr.w	r2, r3, #8
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	681b      	ldr	r3, [r3, #0]
 800d724:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d726:	f003 0320 	and.w	r3, r3, #32
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d005      	beq.n	800d73a <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d732:	f043 0220 	orr.w	r2, r3, #32
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d740:	f003 0310 	and.w	r3, r3, #16
 800d744:	2b00      	cmp	r3, #0
 800d746:	d005      	beq.n	800d754 <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d74c:	f043 0210 	orr.w	r2, r3, #16
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	681b      	ldr	r3, [r3, #0]
 800d758:	f240 523a 	movw	r2, #1338	; 0x53a
 800d75c:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	681b      	ldr	r3, [r3, #0]
 800d762:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	681b      	ldr	r3, [r3, #0]
 800d768:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800d76c:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	681b      	ldr	r3, [r3, #0]
 800d772:	4618      	mov	r0, r3
 800d774:	f001 fba4 	bl	800eec0 <SDMMC_CmdStopTransfer>
 800d778:	4602      	mov	r2, r0
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d77e:	431a      	orrs	r2, r3
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800d784:	68fb      	ldr	r3, [r7, #12]
 800d786:	f003 0308 	and.w	r3, r3, #8
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	d00a      	beq.n	800d7a4 <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	2201      	movs	r2, #1
 800d792:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	2200      	movs	r2, #0
 800d79a:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 800d79c:	6878      	ldr	r0, [r7, #4]
 800d79e:	f000 f855 	bl	800d84c <HAL_SD_ErrorCallback>
}
 800d7a2:	e04a      	b.n	800d83a <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800d7a4:	68fb      	ldr	r3, [r7, #12]
 800d7a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d7aa:	2b00      	cmp	r3, #0
 800d7ac:	d045      	beq.n	800d83a <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800d7ae:	68fb      	ldr	r3, [r7, #12]
 800d7b0:	f003 0310 	and.w	r3, r3, #16
 800d7b4:	2b00      	cmp	r3, #0
 800d7b6:	d104      	bne.n	800d7c2 <HAL_SD_IRQHandler+0x262>
 800d7b8:	68fb      	ldr	r3, [r7, #12]
 800d7ba:	f003 0320 	and.w	r3, r3, #32
 800d7be:	2b00      	cmp	r3, #0
 800d7c0:	d011      	beq.n	800d7e6 <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800d7c2:	687b      	ldr	r3, [r7, #4]
 800d7c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d7c6:	4a1f      	ldr	r2, [pc, #124]	; (800d844 <HAL_SD_IRQHandler+0x2e4>)
 800d7c8:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d7ce:	4618      	mov	r0, r3
 800d7d0:	f7fa ff24 	bl	800861c <HAL_DMA_Abort_IT>
 800d7d4:	4603      	mov	r3, r0
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	d02f      	beq.n	800d83a <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d7de:	4618      	mov	r0, r3
 800d7e0:	f000 fac8 	bl	800dd74 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800d7e4:	e029      	b.n	800d83a <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800d7e6:	68fb      	ldr	r3, [r7, #12]
 800d7e8:	f003 0301 	and.w	r3, r3, #1
 800d7ec:	2b00      	cmp	r3, #0
 800d7ee:	d104      	bne.n	800d7fa <HAL_SD_IRQHandler+0x29a>
 800d7f0:	68fb      	ldr	r3, [r7, #12]
 800d7f2:	f003 0302 	and.w	r3, r3, #2
 800d7f6:	2b00      	cmp	r3, #0
 800d7f8:	d011      	beq.n	800d81e <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d7fe:	4a12      	ldr	r2, [pc, #72]	; (800d848 <HAL_SD_IRQHandler+0x2e8>)
 800d800:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d806:	4618      	mov	r0, r3
 800d808:	f7fa ff08 	bl	800861c <HAL_DMA_Abort_IT>
 800d80c:	4603      	mov	r3, r0
 800d80e:	2b00      	cmp	r3, #0
 800d810:	d013      	beq.n	800d83a <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d816:	4618      	mov	r0, r3
 800d818:	f000 fae3 	bl	800dde2 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800d81c:	e00d      	b.n	800d83a <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	2200      	movs	r2, #0
 800d822:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	2201      	movs	r2, #1
 800d828:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	2200      	movs	r2, #0
 800d830:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800d832:	6878      	ldr	r0, [r7, #4]
 800d834:	f003 fc40 	bl	80110b8 <HAL_SD_AbortCallback>
}
 800d838:	e7ff      	b.n	800d83a <HAL_SD_IRQHandler+0x2da>
 800d83a:	bf00      	nop
 800d83c:	3710      	adds	r7, #16
 800d83e:	46bd      	mov	sp, r7
 800d840:	bd80      	pop	{r7, pc}
 800d842:	bf00      	nop
 800d844:	0800dd75 	.word	0x0800dd75
 800d848:	0800dde3 	.word	0x0800dde3

0800d84c <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800d84c:	b480      	push	{r7}
 800d84e:	b083      	sub	sp, #12
 800d850:	af00      	add	r7, sp, #0
 800d852:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800d854:	bf00      	nop
 800d856:	370c      	adds	r7, #12
 800d858:	46bd      	mov	sp, r7
 800d85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d85e:	4770      	bx	lr

0800d860 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800d860:	b480      	push	{r7}
 800d862:	b083      	sub	sp, #12
 800d864:	af00      	add	r7, sp, #0
 800d866:	6078      	str	r0, [r7, #4]
 800d868:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d86e:	0f9b      	lsrs	r3, r3, #30
 800d870:	b2da      	uxtb	r2, r3
 800d872:	683b      	ldr	r3, [r7, #0]
 800d874:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d87a:	0e9b      	lsrs	r3, r3, #26
 800d87c:	b2db      	uxtb	r3, r3
 800d87e:	f003 030f 	and.w	r3, r3, #15
 800d882:	b2da      	uxtb	r2, r3
 800d884:	683b      	ldr	r3, [r7, #0]
 800d886:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d88c:	0e1b      	lsrs	r3, r3, #24
 800d88e:	b2db      	uxtb	r3, r3
 800d890:	f003 0303 	and.w	r3, r3, #3
 800d894:	b2da      	uxtb	r2, r3
 800d896:	683b      	ldr	r3, [r7, #0]
 800d898:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d89e:	0c1b      	lsrs	r3, r3, #16
 800d8a0:	b2da      	uxtb	r2, r3
 800d8a2:	683b      	ldr	r3, [r7, #0]
 800d8a4:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d8aa:	0a1b      	lsrs	r3, r3, #8
 800d8ac:	b2da      	uxtb	r2, r3
 800d8ae:	683b      	ldr	r3, [r7, #0]
 800d8b0:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d8b6:	b2da      	uxtb	r2, r3
 800d8b8:	683b      	ldr	r3, [r7, #0]
 800d8ba:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d8c0:	0d1b      	lsrs	r3, r3, #20
 800d8c2:	b29a      	uxth	r2, r3
 800d8c4:	683b      	ldr	r3, [r7, #0]
 800d8c6:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d8cc:	0c1b      	lsrs	r3, r3, #16
 800d8ce:	b2db      	uxtb	r3, r3
 800d8d0:	f003 030f 	and.w	r3, r3, #15
 800d8d4:	b2da      	uxtb	r2, r3
 800d8d6:	683b      	ldr	r3, [r7, #0]
 800d8d8:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d8de:	0bdb      	lsrs	r3, r3, #15
 800d8e0:	b2db      	uxtb	r3, r3
 800d8e2:	f003 0301 	and.w	r3, r3, #1
 800d8e6:	b2da      	uxtb	r2, r3
 800d8e8:	683b      	ldr	r3, [r7, #0]
 800d8ea:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d8f0:	0b9b      	lsrs	r3, r3, #14
 800d8f2:	b2db      	uxtb	r3, r3
 800d8f4:	f003 0301 	and.w	r3, r3, #1
 800d8f8:	b2da      	uxtb	r2, r3
 800d8fa:	683b      	ldr	r3, [r7, #0]
 800d8fc:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d902:	0b5b      	lsrs	r3, r3, #13
 800d904:	b2db      	uxtb	r3, r3
 800d906:	f003 0301 	and.w	r3, r3, #1
 800d90a:	b2da      	uxtb	r2, r3
 800d90c:	683b      	ldr	r3, [r7, #0]
 800d90e:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d914:	0b1b      	lsrs	r3, r3, #12
 800d916:	b2db      	uxtb	r3, r3
 800d918:	f003 0301 	and.w	r3, r3, #1
 800d91c:	b2da      	uxtb	r2, r3
 800d91e:	683b      	ldr	r3, [r7, #0]
 800d920:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800d922:	683b      	ldr	r3, [r7, #0]
 800d924:	2200      	movs	r2, #0
 800d926:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d92c:	2b00      	cmp	r3, #0
 800d92e:	d163      	bne.n	800d9f8 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d934:	009a      	lsls	r2, r3, #2
 800d936:	f640 73fc 	movw	r3, #4092	; 0xffc
 800d93a:	4013      	ands	r3, r2
 800d93c:	687a      	ldr	r2, [r7, #4]
 800d93e:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800d940:	0f92      	lsrs	r2, r2, #30
 800d942:	431a      	orrs	r2, r3
 800d944:	683b      	ldr	r3, [r7, #0]
 800d946:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d94c:	0edb      	lsrs	r3, r3, #27
 800d94e:	b2db      	uxtb	r3, r3
 800d950:	f003 0307 	and.w	r3, r3, #7
 800d954:	b2da      	uxtb	r2, r3
 800d956:	683b      	ldr	r3, [r7, #0]
 800d958:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d95e:	0e1b      	lsrs	r3, r3, #24
 800d960:	b2db      	uxtb	r3, r3
 800d962:	f003 0307 	and.w	r3, r3, #7
 800d966:	b2da      	uxtb	r2, r3
 800d968:	683b      	ldr	r3, [r7, #0]
 800d96a:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d970:	0d5b      	lsrs	r3, r3, #21
 800d972:	b2db      	uxtb	r3, r3
 800d974:	f003 0307 	and.w	r3, r3, #7
 800d978:	b2da      	uxtb	r2, r3
 800d97a:	683b      	ldr	r3, [r7, #0]
 800d97c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d982:	0c9b      	lsrs	r3, r3, #18
 800d984:	b2db      	uxtb	r3, r3
 800d986:	f003 0307 	and.w	r3, r3, #7
 800d98a:	b2da      	uxtb	r2, r3
 800d98c:	683b      	ldr	r3, [r7, #0]
 800d98e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d994:	0bdb      	lsrs	r3, r3, #15
 800d996:	b2db      	uxtb	r3, r3
 800d998:	f003 0307 	and.w	r3, r3, #7
 800d99c:	b2da      	uxtb	r2, r3
 800d99e:	683b      	ldr	r3, [r7, #0]
 800d9a0:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800d9a2:	683b      	ldr	r3, [r7, #0]
 800d9a4:	691b      	ldr	r3, [r3, #16]
 800d9a6:	1c5a      	adds	r2, r3, #1
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800d9ac:	683b      	ldr	r3, [r7, #0]
 800d9ae:	7e1b      	ldrb	r3, [r3, #24]
 800d9b0:	b2db      	uxtb	r3, r3
 800d9b2:	f003 0307 	and.w	r3, r3, #7
 800d9b6:	3302      	adds	r3, #2
 800d9b8:	2201      	movs	r2, #1
 800d9ba:	fa02 f303 	lsl.w	r3, r2, r3
 800d9be:	687a      	ldr	r2, [r7, #4]
 800d9c0:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800d9c2:	fb03 f202 	mul.w	r2, r3, r2
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800d9ca:	683b      	ldr	r3, [r7, #0]
 800d9cc:	7a1b      	ldrb	r3, [r3, #8]
 800d9ce:	b2db      	uxtb	r3, r3
 800d9d0:	f003 030f 	and.w	r3, r3, #15
 800d9d4:	2201      	movs	r2, #1
 800d9d6:	409a      	lsls	r2, r3
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d9e0:	687a      	ldr	r2, [r7, #4]
 800d9e2:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800d9e4:	0a52      	lsrs	r2, r2, #9
 800d9e6:	fb03 f202 	mul.w	r2, r3, r2
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d9f4:	661a      	str	r2, [r3, #96]	; 0x60
 800d9f6:	e031      	b.n	800da5c <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d9fc:	2b01      	cmp	r3, #1
 800d9fe:	d11d      	bne.n	800da3c <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800da04:	041b      	lsls	r3, r3, #16
 800da06:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800da0e:	0c1b      	lsrs	r3, r3, #16
 800da10:	431a      	orrs	r2, r3
 800da12:	683b      	ldr	r3, [r7, #0]
 800da14:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800da16:	683b      	ldr	r3, [r7, #0]
 800da18:	691b      	ldr	r3, [r3, #16]
 800da1a:	3301      	adds	r3, #1
 800da1c:	029a      	lsls	r2, r3, #10
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800da30:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	661a      	str	r2, [r3, #96]	; 0x60
 800da3a:	e00f      	b.n	800da5c <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	681b      	ldr	r3, [r3, #0]
 800da40:	4a58      	ldr	r2, [pc, #352]	; (800dba4 <HAL_SD_GetCardCSD+0x344>)
 800da42:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da48:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	2201      	movs	r2, #1
 800da54:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800da58:	2301      	movs	r3, #1
 800da5a:	e09d      	b.n	800db98 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800da60:	0b9b      	lsrs	r3, r3, #14
 800da62:	b2db      	uxtb	r3, r3
 800da64:	f003 0301 	and.w	r3, r3, #1
 800da68:	b2da      	uxtb	r2, r3
 800da6a:	683b      	ldr	r3, [r7, #0]
 800da6c:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800da72:	09db      	lsrs	r3, r3, #7
 800da74:	b2db      	uxtb	r3, r3
 800da76:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800da7a:	b2da      	uxtb	r2, r3
 800da7c:	683b      	ldr	r3, [r7, #0]
 800da7e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800da84:	b2db      	uxtb	r3, r3
 800da86:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800da8a:	b2da      	uxtb	r2, r3
 800da8c:	683b      	ldr	r3, [r7, #0]
 800da8e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800da94:	0fdb      	lsrs	r3, r3, #31
 800da96:	b2da      	uxtb	r2, r3
 800da98:	683b      	ldr	r3, [r7, #0]
 800da9a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800daa0:	0f5b      	lsrs	r3, r3, #29
 800daa2:	b2db      	uxtb	r3, r3
 800daa4:	f003 0303 	and.w	r3, r3, #3
 800daa8:	b2da      	uxtb	r2, r3
 800daaa:	683b      	ldr	r3, [r7, #0]
 800daac:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dab2:	0e9b      	lsrs	r3, r3, #26
 800dab4:	b2db      	uxtb	r3, r3
 800dab6:	f003 0307 	and.w	r3, r3, #7
 800daba:	b2da      	uxtb	r2, r3
 800dabc:	683b      	ldr	r3, [r7, #0]
 800dabe:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dac4:	0d9b      	lsrs	r3, r3, #22
 800dac6:	b2db      	uxtb	r3, r3
 800dac8:	f003 030f 	and.w	r3, r3, #15
 800dacc:	b2da      	uxtb	r2, r3
 800dace:	683b      	ldr	r3, [r7, #0]
 800dad0:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dad6:	0d5b      	lsrs	r3, r3, #21
 800dad8:	b2db      	uxtb	r3, r3
 800dada:	f003 0301 	and.w	r3, r3, #1
 800dade:	b2da      	uxtb	r2, r3
 800dae0:	683b      	ldr	r3, [r7, #0]
 800dae2:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800dae6:	683b      	ldr	r3, [r7, #0]
 800dae8:	2200      	movs	r2, #0
 800daea:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800daf2:	0c1b      	lsrs	r3, r3, #16
 800daf4:	b2db      	uxtb	r3, r3
 800daf6:	f003 0301 	and.w	r3, r3, #1
 800dafa:	b2da      	uxtb	r2, r3
 800dafc:	683b      	ldr	r3, [r7, #0]
 800dafe:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800db06:	0bdb      	lsrs	r3, r3, #15
 800db08:	b2db      	uxtb	r3, r3
 800db0a:	f003 0301 	and.w	r3, r3, #1
 800db0e:	b2da      	uxtb	r2, r3
 800db10:	683b      	ldr	r3, [r7, #0]
 800db12:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800db1a:	0b9b      	lsrs	r3, r3, #14
 800db1c:	b2db      	uxtb	r3, r3
 800db1e:	f003 0301 	and.w	r3, r3, #1
 800db22:	b2da      	uxtb	r2, r3
 800db24:	683b      	ldr	r3, [r7, #0]
 800db26:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800db2e:	0b5b      	lsrs	r3, r3, #13
 800db30:	b2db      	uxtb	r3, r3
 800db32:	f003 0301 	and.w	r3, r3, #1
 800db36:	b2da      	uxtb	r2, r3
 800db38:	683b      	ldr	r3, [r7, #0]
 800db3a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800db42:	0b1b      	lsrs	r3, r3, #12
 800db44:	b2db      	uxtb	r3, r3
 800db46:	f003 0301 	and.w	r3, r3, #1
 800db4a:	b2da      	uxtb	r2, r3
 800db4c:	683b      	ldr	r3, [r7, #0]
 800db4e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800db56:	0a9b      	lsrs	r3, r3, #10
 800db58:	b2db      	uxtb	r3, r3
 800db5a:	f003 0303 	and.w	r3, r3, #3
 800db5e:	b2da      	uxtb	r2, r3
 800db60:	683b      	ldr	r3, [r7, #0]
 800db62:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800db6a:	0a1b      	lsrs	r3, r3, #8
 800db6c:	b2db      	uxtb	r3, r3
 800db6e:	f003 0303 	and.w	r3, r3, #3
 800db72:	b2da      	uxtb	r2, r3
 800db74:	683b      	ldr	r3, [r7, #0]
 800db76:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800db7e:	085b      	lsrs	r3, r3, #1
 800db80:	b2db      	uxtb	r3, r3
 800db82:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800db86:	b2da      	uxtb	r2, r3
 800db88:	683b      	ldr	r3, [r7, #0]
 800db8a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800db8e:	683b      	ldr	r3, [r7, #0]
 800db90:	2201      	movs	r2, #1
 800db92:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800db96:	2300      	movs	r3, #0
}
 800db98:	4618      	mov	r0, r3
 800db9a:	370c      	adds	r7, #12
 800db9c:	46bd      	mov	sp, r7
 800db9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dba2:	4770      	bx	lr
 800dba4:	004005ff 	.word	0x004005ff

0800dba8 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800dba8:	b480      	push	{r7}
 800dbaa:	b083      	sub	sp, #12
 800dbac:	af00      	add	r7, sp, #0
 800dbae:	6078      	str	r0, [r7, #4]
 800dbb0:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800dbb6:	683b      	ldr	r3, [r7, #0]
 800dbb8:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800dbbe:	683b      	ldr	r3, [r7, #0]
 800dbc0:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800dbc6:	683b      	ldr	r3, [r7, #0]
 800dbc8:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800dbce:	683b      	ldr	r3, [r7, #0]
 800dbd0:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800dbd6:	683b      	ldr	r3, [r7, #0]
 800dbd8:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800dbde:	683b      	ldr	r3, [r7, #0]
 800dbe0:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800dbe6:	683b      	ldr	r3, [r7, #0]
 800dbe8:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800dbee:	683b      	ldr	r3, [r7, #0]
 800dbf0:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800dbf2:	2300      	movs	r3, #0
}
 800dbf4:	4618      	mov	r0, r3
 800dbf6:	370c      	adds	r7, #12
 800dbf8:	46bd      	mov	sp, r7
 800dbfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbfe:	4770      	bx	lr

0800dc00 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800dc00:	b5b0      	push	{r4, r5, r7, lr}
 800dc02:	b08e      	sub	sp, #56	; 0x38
 800dc04:	af04      	add	r7, sp, #16
 800dc06:	6078      	str	r0, [r7, #4]
 800dc08:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800dc0a:	2300      	movs	r3, #0
 800dc0c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	2203      	movs	r2, #3
 800dc14:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dc1c:	2b03      	cmp	r3, #3
 800dc1e:	d02e      	beq.n	800dc7e <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 800dc20:	683b      	ldr	r3, [r7, #0]
 800dc22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800dc26:	d106      	bne.n	800dc36 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800dc28:	687b      	ldr	r3, [r7, #4]
 800dc2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dc2c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	639a      	str	r2, [r3, #56]	; 0x38
 800dc34:	e029      	b.n	800dc8a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 800dc36:	683b      	ldr	r3, [r7, #0]
 800dc38:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800dc3c:	d10a      	bne.n	800dc54 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800dc3e:	6878      	ldr	r0, [r7, #4]
 800dc40:	f000 fa8a 	bl	800e158 <SD_WideBus_Enable>
 800dc44:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dc4a:	6a3b      	ldr	r3, [r7, #32]
 800dc4c:	431a      	orrs	r2, r3
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	639a      	str	r2, [r3, #56]	; 0x38
 800dc52:	e01a      	b.n	800dc8a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 800dc54:	683b      	ldr	r3, [r7, #0]
 800dc56:	2b00      	cmp	r3, #0
 800dc58:	d10a      	bne.n	800dc70 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800dc5a:	6878      	ldr	r0, [r7, #4]
 800dc5c:	f000 fac7 	bl	800e1ee <SD_WideBus_Disable>
 800dc60:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dc66:	6a3b      	ldr	r3, [r7, #32]
 800dc68:	431a      	orrs	r2, r3
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	639a      	str	r2, [r3, #56]	; 0x38
 800dc6e:	e00c      	b.n	800dc8a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dc74:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	639a      	str	r2, [r3, #56]	; 0x38
 800dc7c:	e005      	b.n	800dc8a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dc82:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	d00b      	beq.n	800dcaa <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	681b      	ldr	r3, [r3, #0]
 800dc96:	4a26      	ldr	r2, [pc, #152]	; (800dd30 <HAL_SD_ConfigWideBusOperation+0x130>)
 800dc98:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	2201      	movs	r2, #1
 800dc9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 800dca2:	2301      	movs	r3, #1
 800dca4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800dca8:	e01f      	b.n	800dcea <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	685b      	ldr	r3, [r3, #4]
 800dcae:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	689b      	ldr	r3, [r3, #8]
 800dcb4:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	68db      	ldr	r3, [r3, #12]
 800dcba:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 800dcbc:	683b      	ldr	r3, [r7, #0]
 800dcbe:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	695b      	ldr	r3, [r3, #20]
 800dcc4:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	699b      	ldr	r3, [r3, #24]
 800dcca:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	681d      	ldr	r5, [r3, #0]
 800dcd0:	466c      	mov	r4, sp
 800dcd2:	f107 0314 	add.w	r3, r7, #20
 800dcd6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800dcda:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800dcde:	f107 0308 	add.w	r3, r7, #8
 800dce2:	cb0e      	ldmia	r3, {r1, r2, r3}
 800dce4:	4628      	mov	r0, r5
 800dce6:	f000 ff65 	bl	800ebb4 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	681b      	ldr	r3, [r3, #0]
 800dcee:	f44f 7100 	mov.w	r1, #512	; 0x200
 800dcf2:	4618      	mov	r0, r3
 800dcf4:	f001 f839 	bl	800ed6a <SDMMC_CmdBlockLength>
 800dcf8:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800dcfa:	6a3b      	ldr	r3, [r7, #32]
 800dcfc:	2b00      	cmp	r3, #0
 800dcfe:	d00c      	beq.n	800dd1a <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	681b      	ldr	r3, [r3, #0]
 800dd04:	4a0a      	ldr	r2, [pc, #40]	; (800dd30 <HAL_SD_ConfigWideBusOperation+0x130>)
 800dd06:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dd0c:	6a3b      	ldr	r3, [r7, #32]
 800dd0e:	431a      	orrs	r2, r3
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 800dd14:	2301      	movs	r3, #1
 800dd16:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	2201      	movs	r2, #1
 800dd1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 800dd22:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800dd26:	4618      	mov	r0, r3
 800dd28:	3728      	adds	r7, #40	; 0x28
 800dd2a:	46bd      	mov	sp, r7
 800dd2c:	bdb0      	pop	{r4, r5, r7, pc}
 800dd2e:	bf00      	nop
 800dd30:	004005ff 	.word	0x004005ff

0800dd34 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800dd34:	b580      	push	{r7, lr}
 800dd36:	b086      	sub	sp, #24
 800dd38:	af00      	add	r7, sp, #0
 800dd3a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800dd3c:	2300      	movs	r3, #0
 800dd3e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800dd40:	f107 030c 	add.w	r3, r7, #12
 800dd44:	4619      	mov	r1, r3
 800dd46:	6878      	ldr	r0, [r7, #4]
 800dd48:	f000 f9de 	bl	800e108 <SD_SendStatus>
 800dd4c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800dd4e:	697b      	ldr	r3, [r7, #20]
 800dd50:	2b00      	cmp	r3, #0
 800dd52:	d005      	beq.n	800dd60 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dd58:	697b      	ldr	r3, [r7, #20]
 800dd5a:	431a      	orrs	r2, r3
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800dd60:	68fb      	ldr	r3, [r7, #12]
 800dd62:	0a5b      	lsrs	r3, r3, #9
 800dd64:	f003 030f 	and.w	r3, r3, #15
 800dd68:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800dd6a:	693b      	ldr	r3, [r7, #16]
}
 800dd6c:	4618      	mov	r0, r3
 800dd6e:	3718      	adds	r7, #24
 800dd70:	46bd      	mov	sp, r7
 800dd72:	bd80      	pop	{r7, pc}

0800dd74 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800dd74:	b580      	push	{r7, lr}
 800dd76:	b084      	sub	sp, #16
 800dd78:	af00      	add	r7, sp, #0
 800dd7a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dd80:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800dd82:	68fb      	ldr	r3, [r7, #12]
 800dd84:	681b      	ldr	r3, [r3, #0]
 800dd86:	f240 523a 	movw	r2, #1338	; 0x53a
 800dd8a:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800dd8c:	68f8      	ldr	r0, [r7, #12]
 800dd8e:	f7ff ffd1 	bl	800dd34 <HAL_SD_GetCardState>
 800dd92:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800dd94:	68fb      	ldr	r3, [r7, #12]
 800dd96:	2201      	movs	r2, #1
 800dd98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800dd9c:	68fb      	ldr	r3, [r7, #12]
 800dd9e:	2200      	movs	r2, #0
 800dda0:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800dda2:	68bb      	ldr	r3, [r7, #8]
 800dda4:	2b06      	cmp	r3, #6
 800dda6:	d002      	beq.n	800ddae <SD_DMATxAbort+0x3a>
 800dda8:	68bb      	ldr	r3, [r7, #8]
 800ddaa:	2b05      	cmp	r3, #5
 800ddac:	d10a      	bne.n	800ddc4 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800ddae:	68fb      	ldr	r3, [r7, #12]
 800ddb0:	681b      	ldr	r3, [r3, #0]
 800ddb2:	4618      	mov	r0, r3
 800ddb4:	f001 f884 	bl	800eec0 <SDMMC_CmdStopTransfer>
 800ddb8:	4602      	mov	r2, r0
 800ddba:	68fb      	ldr	r3, [r7, #12]
 800ddbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ddbe:	431a      	orrs	r2, r3
 800ddc0:	68fb      	ldr	r3, [r7, #12]
 800ddc2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800ddc4:	68fb      	ldr	r3, [r7, #12]
 800ddc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ddc8:	2b00      	cmp	r3, #0
 800ddca:	d103      	bne.n	800ddd4 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800ddcc:	68f8      	ldr	r0, [r7, #12]
 800ddce:	f003 f973 	bl	80110b8 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800ddd2:	e002      	b.n	800ddda <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800ddd4:	68f8      	ldr	r0, [r7, #12]
 800ddd6:	f7ff fd39 	bl	800d84c <HAL_SD_ErrorCallback>
}
 800ddda:	bf00      	nop
 800dddc:	3710      	adds	r7, #16
 800ddde:	46bd      	mov	sp, r7
 800dde0:	bd80      	pop	{r7, pc}

0800dde2 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800dde2:	b580      	push	{r7, lr}
 800dde4:	b084      	sub	sp, #16
 800dde6:	af00      	add	r7, sp, #0
 800dde8:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ddee:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800ddf0:	68fb      	ldr	r3, [r7, #12]
 800ddf2:	681b      	ldr	r3, [r3, #0]
 800ddf4:	f240 523a 	movw	r2, #1338	; 0x53a
 800ddf8:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800ddfa:	68f8      	ldr	r0, [r7, #12]
 800ddfc:	f7ff ff9a 	bl	800dd34 <HAL_SD_GetCardState>
 800de00:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800de02:	68fb      	ldr	r3, [r7, #12]
 800de04:	2201      	movs	r2, #1
 800de06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800de0a:	68fb      	ldr	r3, [r7, #12]
 800de0c:	2200      	movs	r2, #0
 800de0e:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800de10:	68bb      	ldr	r3, [r7, #8]
 800de12:	2b06      	cmp	r3, #6
 800de14:	d002      	beq.n	800de1c <SD_DMARxAbort+0x3a>
 800de16:	68bb      	ldr	r3, [r7, #8]
 800de18:	2b05      	cmp	r3, #5
 800de1a:	d10a      	bne.n	800de32 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800de1c:	68fb      	ldr	r3, [r7, #12]
 800de1e:	681b      	ldr	r3, [r3, #0]
 800de20:	4618      	mov	r0, r3
 800de22:	f001 f84d 	bl	800eec0 <SDMMC_CmdStopTransfer>
 800de26:	4602      	mov	r2, r0
 800de28:	68fb      	ldr	r3, [r7, #12]
 800de2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800de2c:	431a      	orrs	r2, r3
 800de2e:	68fb      	ldr	r3, [r7, #12]
 800de30:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800de32:	68fb      	ldr	r3, [r7, #12]
 800de34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800de36:	2b00      	cmp	r3, #0
 800de38:	d103      	bne.n	800de42 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800de3a:	68f8      	ldr	r0, [r7, #12]
 800de3c:	f003 f93c 	bl	80110b8 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800de40:	e002      	b.n	800de48 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800de42:	68f8      	ldr	r0, [r7, #12]
 800de44:	f7ff fd02 	bl	800d84c <HAL_SD_ErrorCallback>
}
 800de48:	bf00      	nop
 800de4a:	3710      	adds	r7, #16
 800de4c:	46bd      	mov	sp, r7
 800de4e:	bd80      	pop	{r7, pc}

0800de50 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800de50:	b5b0      	push	{r4, r5, r7, lr}
 800de52:	b094      	sub	sp, #80	; 0x50
 800de54:	af04      	add	r7, sp, #16
 800de56:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800de58:	2301      	movs	r3, #1
 800de5a:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	681b      	ldr	r3, [r3, #0]
 800de60:	4618      	mov	r0, r3
 800de62:	f000 fefe 	bl	800ec62 <SDIO_GetPowerState>
 800de66:	4603      	mov	r3, r0
 800de68:	2b00      	cmp	r3, #0
 800de6a:	d102      	bne.n	800de72 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800de6c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800de70:	e0b8      	b.n	800dfe4 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800de76:	2b03      	cmp	r3, #3
 800de78:	d02f      	beq.n	800deda <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	681b      	ldr	r3, [r3, #0]
 800de7e:	4618      	mov	r0, r3
 800de80:	f001 f928 	bl	800f0d4 <SDMMC_CmdSendCID>
 800de84:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800de86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800de88:	2b00      	cmp	r3, #0
 800de8a:	d001      	beq.n	800de90 <SD_InitCard+0x40>
    {
      return errorstate;
 800de8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800de8e:	e0a9      	b.n	800dfe4 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800de90:	687b      	ldr	r3, [r7, #4]
 800de92:	681b      	ldr	r3, [r3, #0]
 800de94:	2100      	movs	r1, #0
 800de96:	4618      	mov	r0, r3
 800de98:	f000 ff28 	bl	800ecec <SDIO_GetResponse>
 800de9c:	4602      	mov	r2, r0
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800dea2:	687b      	ldr	r3, [r7, #4]
 800dea4:	681b      	ldr	r3, [r3, #0]
 800dea6:	2104      	movs	r1, #4
 800dea8:	4618      	mov	r0, r3
 800deaa:	f000 ff1f 	bl	800ecec <SDIO_GetResponse>
 800deae:	4602      	mov	r2, r0
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	681b      	ldr	r3, [r3, #0]
 800deb8:	2108      	movs	r1, #8
 800deba:	4618      	mov	r0, r3
 800debc:	f000 ff16 	bl	800ecec <SDIO_GetResponse>
 800dec0:	4602      	mov	r2, r0
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	681b      	ldr	r3, [r3, #0]
 800deca:	210c      	movs	r1, #12
 800decc:	4618      	mov	r0, r3
 800dece:	f000 ff0d 	bl	800ecec <SDIO_GetResponse>
 800ded2:	4602      	mov	r2, r0
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dede:	2b03      	cmp	r3, #3
 800dee0:	d00d      	beq.n	800defe <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	681b      	ldr	r3, [r3, #0]
 800dee6:	f107 020e 	add.w	r2, r7, #14
 800deea:	4611      	mov	r1, r2
 800deec:	4618      	mov	r0, r3
 800deee:	f001 f92e 	bl	800f14e <SDMMC_CmdSetRelAdd>
 800def2:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800def4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800def6:	2b00      	cmp	r3, #0
 800def8:	d001      	beq.n	800defe <SD_InitCard+0xae>
    {
      return errorstate;
 800defa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800defc:	e072      	b.n	800dfe4 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800df02:	2b03      	cmp	r3, #3
 800df04:	d036      	beq.n	800df74 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800df06:	89fb      	ldrh	r3, [r7, #14]
 800df08:	461a      	mov	r2, r3
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	681a      	ldr	r2, [r3, #0]
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800df16:	041b      	lsls	r3, r3, #16
 800df18:	4619      	mov	r1, r3
 800df1a:	4610      	mov	r0, r2
 800df1c:	f001 f8f8 	bl	800f110 <SDMMC_CmdSendCSD>
 800df20:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800df22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800df24:	2b00      	cmp	r3, #0
 800df26:	d001      	beq.n	800df2c <SD_InitCard+0xdc>
    {
      return errorstate;
 800df28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800df2a:	e05b      	b.n	800dfe4 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	681b      	ldr	r3, [r3, #0]
 800df30:	2100      	movs	r1, #0
 800df32:	4618      	mov	r0, r3
 800df34:	f000 feda 	bl	800ecec <SDIO_GetResponse>
 800df38:	4602      	mov	r2, r0
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	681b      	ldr	r3, [r3, #0]
 800df42:	2104      	movs	r1, #4
 800df44:	4618      	mov	r0, r3
 800df46:	f000 fed1 	bl	800ecec <SDIO_GetResponse>
 800df4a:	4602      	mov	r2, r0
 800df4c:	687b      	ldr	r3, [r7, #4]
 800df4e:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	681b      	ldr	r3, [r3, #0]
 800df54:	2108      	movs	r1, #8
 800df56:	4618      	mov	r0, r3
 800df58:	f000 fec8 	bl	800ecec <SDIO_GetResponse>
 800df5c:	4602      	mov	r2, r0
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	681b      	ldr	r3, [r3, #0]
 800df66:	210c      	movs	r1, #12
 800df68:	4618      	mov	r0, r3
 800df6a:	f000 febf 	bl	800ecec <SDIO_GetResponse>
 800df6e:	4602      	mov	r2, r0
 800df70:	687b      	ldr	r3, [r7, #4]
 800df72:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	681b      	ldr	r3, [r3, #0]
 800df78:	2104      	movs	r1, #4
 800df7a:	4618      	mov	r0, r3
 800df7c:	f000 feb6 	bl	800ecec <SDIO_GetResponse>
 800df80:	4603      	mov	r3, r0
 800df82:	0d1a      	lsrs	r2, r3, #20
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800df88:	f107 0310 	add.w	r3, r7, #16
 800df8c:	4619      	mov	r1, r3
 800df8e:	6878      	ldr	r0, [r7, #4]
 800df90:	f7ff fc66 	bl	800d860 <HAL_SD_GetCardCSD>
 800df94:	4603      	mov	r3, r0
 800df96:	2b00      	cmp	r3, #0
 800df98:	d002      	beq.n	800dfa0 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800df9a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800df9e:	e021      	b.n	800dfe4 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	6819      	ldr	r1, [r3, #0]
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dfa8:	041b      	lsls	r3, r3, #16
 800dfaa:	2200      	movs	r2, #0
 800dfac:	461c      	mov	r4, r3
 800dfae:	4615      	mov	r5, r2
 800dfb0:	4622      	mov	r2, r4
 800dfb2:	462b      	mov	r3, r5
 800dfb4:	4608      	mov	r0, r1
 800dfb6:	f000 ffa5 	bl	800ef04 <SDMMC_CmdSelDesel>
 800dfba:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800dfbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	d001      	beq.n	800dfc6 <SD_InitCard+0x176>
  {
    return errorstate;
 800dfc2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dfc4:	e00e      	b.n	800dfe4 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800dfc6:	687b      	ldr	r3, [r7, #4]
 800dfc8:	681d      	ldr	r5, [r3, #0]
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	466c      	mov	r4, sp
 800dfce:	f103 0210 	add.w	r2, r3, #16
 800dfd2:	ca07      	ldmia	r2, {r0, r1, r2}
 800dfd4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800dfd8:	3304      	adds	r3, #4
 800dfda:	cb0e      	ldmia	r3, {r1, r2, r3}
 800dfdc:	4628      	mov	r0, r5
 800dfde:	f000 fde9 	bl	800ebb4 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800dfe2:	2300      	movs	r3, #0
}
 800dfe4:	4618      	mov	r0, r3
 800dfe6:	3740      	adds	r7, #64	; 0x40
 800dfe8:	46bd      	mov	sp, r7
 800dfea:	bdb0      	pop	{r4, r5, r7, pc}

0800dfec <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800dfec:	b580      	push	{r7, lr}
 800dfee:	b086      	sub	sp, #24
 800dff0:	af00      	add	r7, sp, #0
 800dff2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800dff4:	2300      	movs	r3, #0
 800dff6:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800dff8:	2300      	movs	r3, #0
 800dffa:	617b      	str	r3, [r7, #20]
 800dffc:	2300      	movs	r3, #0
 800dffe:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	681b      	ldr	r3, [r3, #0]
 800e004:	4618      	mov	r0, r3
 800e006:	f000 ffa0 	bl	800ef4a <SDMMC_CmdGoIdleState>
 800e00a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e00c:	68fb      	ldr	r3, [r7, #12]
 800e00e:	2b00      	cmp	r3, #0
 800e010:	d001      	beq.n	800e016 <SD_PowerON+0x2a>
  {
    return errorstate;
 800e012:	68fb      	ldr	r3, [r7, #12]
 800e014:	e072      	b.n	800e0fc <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	681b      	ldr	r3, [r3, #0]
 800e01a:	4618      	mov	r0, r3
 800e01c:	f000 ffb3 	bl	800ef86 <SDMMC_CmdOperCond>
 800e020:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e022:	68fb      	ldr	r3, [r7, #12]
 800e024:	2b00      	cmp	r3, #0
 800e026:	d00d      	beq.n	800e044 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	2200      	movs	r2, #0
 800e02c:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	681b      	ldr	r3, [r3, #0]
 800e032:	4618      	mov	r0, r3
 800e034:	f000 ff89 	bl	800ef4a <SDMMC_CmdGoIdleState>
 800e038:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e03a:	68fb      	ldr	r3, [r7, #12]
 800e03c:	2b00      	cmp	r3, #0
 800e03e:	d004      	beq.n	800e04a <SD_PowerON+0x5e>
    {
      return errorstate;
 800e040:	68fb      	ldr	r3, [r7, #12]
 800e042:	e05b      	b.n	800e0fc <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	2201      	movs	r2, #1
 800e048:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e04e:	2b01      	cmp	r3, #1
 800e050:	d137      	bne.n	800e0c2 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	681b      	ldr	r3, [r3, #0]
 800e056:	2100      	movs	r1, #0
 800e058:	4618      	mov	r0, r3
 800e05a:	f000 ffb3 	bl	800efc4 <SDMMC_CmdAppCommand>
 800e05e:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e060:	68fb      	ldr	r3, [r7, #12]
 800e062:	2b00      	cmp	r3, #0
 800e064:	d02d      	beq.n	800e0c2 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e066:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800e06a:	e047      	b.n	800e0fc <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	681b      	ldr	r3, [r3, #0]
 800e070:	2100      	movs	r1, #0
 800e072:	4618      	mov	r0, r3
 800e074:	f000 ffa6 	bl	800efc4 <SDMMC_CmdAppCommand>
 800e078:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e07a:	68fb      	ldr	r3, [r7, #12]
 800e07c:	2b00      	cmp	r3, #0
 800e07e:	d001      	beq.n	800e084 <SD_PowerON+0x98>
    {
      return errorstate;
 800e080:	68fb      	ldr	r3, [r7, #12]
 800e082:	e03b      	b.n	800e0fc <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	681b      	ldr	r3, [r3, #0]
 800e088:	491e      	ldr	r1, [pc, #120]	; (800e104 <SD_PowerON+0x118>)
 800e08a:	4618      	mov	r0, r3
 800e08c:	f000 ffbc 	bl	800f008 <SDMMC_CmdAppOperCommand>
 800e090:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e092:	68fb      	ldr	r3, [r7, #12]
 800e094:	2b00      	cmp	r3, #0
 800e096:	d002      	beq.n	800e09e <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e098:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800e09c:	e02e      	b.n	800e0fc <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	681b      	ldr	r3, [r3, #0]
 800e0a2:	2100      	movs	r1, #0
 800e0a4:	4618      	mov	r0, r3
 800e0a6:	f000 fe21 	bl	800ecec <SDIO_GetResponse>
 800e0aa:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800e0ac:	697b      	ldr	r3, [r7, #20]
 800e0ae:	0fdb      	lsrs	r3, r3, #31
 800e0b0:	2b01      	cmp	r3, #1
 800e0b2:	d101      	bne.n	800e0b8 <SD_PowerON+0xcc>
 800e0b4:	2301      	movs	r3, #1
 800e0b6:	e000      	b.n	800e0ba <SD_PowerON+0xce>
 800e0b8:	2300      	movs	r3, #0
 800e0ba:	613b      	str	r3, [r7, #16]

    count++;
 800e0bc:	68bb      	ldr	r3, [r7, #8]
 800e0be:	3301      	adds	r3, #1
 800e0c0:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800e0c2:	68bb      	ldr	r3, [r7, #8]
 800e0c4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800e0c8:	4293      	cmp	r3, r2
 800e0ca:	d802      	bhi.n	800e0d2 <SD_PowerON+0xe6>
 800e0cc:	693b      	ldr	r3, [r7, #16]
 800e0ce:	2b00      	cmp	r3, #0
 800e0d0:	d0cc      	beq.n	800e06c <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800e0d2:	68bb      	ldr	r3, [r7, #8]
 800e0d4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800e0d8:	4293      	cmp	r3, r2
 800e0da:	d902      	bls.n	800e0e2 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800e0dc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800e0e0:	e00c      	b.n	800e0fc <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800e0e2:	697b      	ldr	r3, [r7, #20]
 800e0e4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	d003      	beq.n	800e0f4 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	2201      	movs	r2, #1
 800e0f0:	645a      	str	r2, [r3, #68]	; 0x44
 800e0f2:	e002      	b.n	800e0fa <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	2200      	movs	r2, #0
 800e0f8:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800e0fa:	2300      	movs	r3, #0
}
 800e0fc:	4618      	mov	r0, r3
 800e0fe:	3718      	adds	r7, #24
 800e100:	46bd      	mov	sp, r7
 800e102:	bd80      	pop	{r7, pc}
 800e104:	c1100000 	.word	0xc1100000

0800e108 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800e108:	b580      	push	{r7, lr}
 800e10a:	b084      	sub	sp, #16
 800e10c:	af00      	add	r7, sp, #0
 800e10e:	6078      	str	r0, [r7, #4]
 800e110:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800e112:	683b      	ldr	r3, [r7, #0]
 800e114:	2b00      	cmp	r3, #0
 800e116:	d102      	bne.n	800e11e <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800e118:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800e11c:	e018      	b.n	800e150 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	681a      	ldr	r2, [r3, #0]
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e126:	041b      	lsls	r3, r3, #16
 800e128:	4619      	mov	r1, r3
 800e12a:	4610      	mov	r0, r2
 800e12c:	f001 f830 	bl	800f190 <SDMMC_CmdSendStatus>
 800e130:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e132:	68fb      	ldr	r3, [r7, #12]
 800e134:	2b00      	cmp	r3, #0
 800e136:	d001      	beq.n	800e13c <SD_SendStatus+0x34>
  {
    return errorstate;
 800e138:	68fb      	ldr	r3, [r7, #12]
 800e13a:	e009      	b.n	800e150 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	681b      	ldr	r3, [r3, #0]
 800e140:	2100      	movs	r1, #0
 800e142:	4618      	mov	r0, r3
 800e144:	f000 fdd2 	bl	800ecec <SDIO_GetResponse>
 800e148:	4602      	mov	r2, r0
 800e14a:	683b      	ldr	r3, [r7, #0]
 800e14c:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800e14e:	2300      	movs	r3, #0
}
 800e150:	4618      	mov	r0, r3
 800e152:	3710      	adds	r7, #16
 800e154:	46bd      	mov	sp, r7
 800e156:	bd80      	pop	{r7, pc}

0800e158 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800e158:	b580      	push	{r7, lr}
 800e15a:	b086      	sub	sp, #24
 800e15c:	af00      	add	r7, sp, #0
 800e15e:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800e160:	2300      	movs	r3, #0
 800e162:	60fb      	str	r3, [r7, #12]
 800e164:	2300      	movs	r3, #0
 800e166:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	681b      	ldr	r3, [r3, #0]
 800e16c:	2100      	movs	r1, #0
 800e16e:	4618      	mov	r0, r3
 800e170:	f000 fdbc 	bl	800ecec <SDIO_GetResponse>
 800e174:	4603      	mov	r3, r0
 800e176:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e17a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800e17e:	d102      	bne.n	800e186 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e180:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800e184:	e02f      	b.n	800e1e6 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800e186:	f107 030c 	add.w	r3, r7, #12
 800e18a:	4619      	mov	r1, r3
 800e18c:	6878      	ldr	r0, [r7, #4]
 800e18e:	f000 f879 	bl	800e284 <SD_FindSCR>
 800e192:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e194:	697b      	ldr	r3, [r7, #20]
 800e196:	2b00      	cmp	r3, #0
 800e198:	d001      	beq.n	800e19e <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800e19a:	697b      	ldr	r3, [r7, #20]
 800e19c:	e023      	b.n	800e1e6 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800e19e:	693b      	ldr	r3, [r7, #16]
 800e1a0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800e1a4:	2b00      	cmp	r3, #0
 800e1a6:	d01c      	beq.n	800e1e2 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	681a      	ldr	r2, [r3, #0]
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e1b0:	041b      	lsls	r3, r3, #16
 800e1b2:	4619      	mov	r1, r3
 800e1b4:	4610      	mov	r0, r2
 800e1b6:	f000 ff05 	bl	800efc4 <SDMMC_CmdAppCommand>
 800e1ba:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e1bc:	697b      	ldr	r3, [r7, #20]
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	d001      	beq.n	800e1c6 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800e1c2:	697b      	ldr	r3, [r7, #20]
 800e1c4:	e00f      	b.n	800e1e6 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	681b      	ldr	r3, [r3, #0]
 800e1ca:	2102      	movs	r1, #2
 800e1cc:	4618      	mov	r0, r3
 800e1ce:	f000 ff3e 	bl	800f04e <SDMMC_CmdBusWidth>
 800e1d2:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e1d4:	697b      	ldr	r3, [r7, #20]
 800e1d6:	2b00      	cmp	r3, #0
 800e1d8:	d001      	beq.n	800e1de <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800e1da:	697b      	ldr	r3, [r7, #20]
 800e1dc:	e003      	b.n	800e1e6 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800e1de:	2300      	movs	r3, #0
 800e1e0:	e001      	b.n	800e1e6 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e1e2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800e1e6:	4618      	mov	r0, r3
 800e1e8:	3718      	adds	r7, #24
 800e1ea:	46bd      	mov	sp, r7
 800e1ec:	bd80      	pop	{r7, pc}

0800e1ee <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800e1ee:	b580      	push	{r7, lr}
 800e1f0:	b086      	sub	sp, #24
 800e1f2:	af00      	add	r7, sp, #0
 800e1f4:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800e1f6:	2300      	movs	r3, #0
 800e1f8:	60fb      	str	r3, [r7, #12]
 800e1fa:	2300      	movs	r3, #0
 800e1fc:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	681b      	ldr	r3, [r3, #0]
 800e202:	2100      	movs	r1, #0
 800e204:	4618      	mov	r0, r3
 800e206:	f000 fd71 	bl	800ecec <SDIO_GetResponse>
 800e20a:	4603      	mov	r3, r0
 800e20c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e210:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800e214:	d102      	bne.n	800e21c <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e216:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800e21a:	e02f      	b.n	800e27c <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800e21c:	f107 030c 	add.w	r3, r7, #12
 800e220:	4619      	mov	r1, r3
 800e222:	6878      	ldr	r0, [r7, #4]
 800e224:	f000 f82e 	bl	800e284 <SD_FindSCR>
 800e228:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e22a:	697b      	ldr	r3, [r7, #20]
 800e22c:	2b00      	cmp	r3, #0
 800e22e:	d001      	beq.n	800e234 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800e230:	697b      	ldr	r3, [r7, #20]
 800e232:	e023      	b.n	800e27c <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800e234:	693b      	ldr	r3, [r7, #16]
 800e236:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800e23a:	2b00      	cmp	r3, #0
 800e23c:	d01c      	beq.n	800e278 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e23e:	687b      	ldr	r3, [r7, #4]
 800e240:	681a      	ldr	r2, [r3, #0]
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e246:	041b      	lsls	r3, r3, #16
 800e248:	4619      	mov	r1, r3
 800e24a:	4610      	mov	r0, r2
 800e24c:	f000 feba 	bl	800efc4 <SDMMC_CmdAppCommand>
 800e250:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e252:	697b      	ldr	r3, [r7, #20]
 800e254:	2b00      	cmp	r3, #0
 800e256:	d001      	beq.n	800e25c <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800e258:	697b      	ldr	r3, [r7, #20]
 800e25a:	e00f      	b.n	800e27c <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	681b      	ldr	r3, [r3, #0]
 800e260:	2100      	movs	r1, #0
 800e262:	4618      	mov	r0, r3
 800e264:	f000 fef3 	bl	800f04e <SDMMC_CmdBusWidth>
 800e268:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e26a:	697b      	ldr	r3, [r7, #20]
 800e26c:	2b00      	cmp	r3, #0
 800e26e:	d001      	beq.n	800e274 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800e270:	697b      	ldr	r3, [r7, #20]
 800e272:	e003      	b.n	800e27c <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800e274:	2300      	movs	r3, #0
 800e276:	e001      	b.n	800e27c <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e278:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800e27c:	4618      	mov	r0, r3
 800e27e:	3718      	adds	r7, #24
 800e280:	46bd      	mov	sp, r7
 800e282:	bd80      	pop	{r7, pc}

0800e284 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800e284:	b590      	push	{r4, r7, lr}
 800e286:	b08f      	sub	sp, #60	; 0x3c
 800e288:	af00      	add	r7, sp, #0
 800e28a:	6078      	str	r0, [r7, #4]
 800e28c:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800e28e:	f7f8 fc91 	bl	8006bb4 <HAL_GetTick>
 800e292:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800e294:	2300      	movs	r3, #0
 800e296:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800e298:	2300      	movs	r3, #0
 800e29a:	60bb      	str	r3, [r7, #8]
 800e29c:	2300      	movs	r3, #0
 800e29e:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800e2a0:	683b      	ldr	r3, [r7, #0]
 800e2a2:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	681b      	ldr	r3, [r3, #0]
 800e2a8:	2108      	movs	r1, #8
 800e2aa:	4618      	mov	r0, r3
 800e2ac:	f000 fd5d 	bl	800ed6a <SDMMC_CmdBlockLength>
 800e2b0:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e2b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e2b4:	2b00      	cmp	r3, #0
 800e2b6:	d001      	beq.n	800e2bc <SD_FindSCR+0x38>
  {
    return errorstate;
 800e2b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e2ba:	e0b2      	b.n	800e422 <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	681a      	ldr	r2, [r3, #0]
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e2c4:	041b      	lsls	r3, r3, #16
 800e2c6:	4619      	mov	r1, r3
 800e2c8:	4610      	mov	r0, r2
 800e2ca:	f000 fe7b 	bl	800efc4 <SDMMC_CmdAppCommand>
 800e2ce:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e2d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e2d2:	2b00      	cmp	r3, #0
 800e2d4:	d001      	beq.n	800e2da <SD_FindSCR+0x56>
  {
    return errorstate;
 800e2d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e2d8:	e0a3      	b.n	800e422 <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e2da:	f04f 33ff 	mov.w	r3, #4294967295
 800e2de:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800e2e0:	2308      	movs	r3, #8
 800e2e2:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800e2e4:	2330      	movs	r3, #48	; 0x30
 800e2e6:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800e2e8:	2302      	movs	r3, #2
 800e2ea:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800e2ec:	2300      	movs	r3, #0
 800e2ee:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800e2f0:	2301      	movs	r3, #1
 800e2f2:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	681b      	ldr	r3, [r3, #0]
 800e2f8:	f107 0210 	add.w	r2, r7, #16
 800e2fc:	4611      	mov	r1, r2
 800e2fe:	4618      	mov	r0, r3
 800e300:	f000 fd07 	bl	800ed12 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800e304:	687b      	ldr	r3, [r7, #4]
 800e306:	681b      	ldr	r3, [r3, #0]
 800e308:	4618      	mov	r0, r3
 800e30a:	f000 fec2 	bl	800f092 <SDMMC_CmdSendSCR>
 800e30e:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e310:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e312:	2b00      	cmp	r3, #0
 800e314:	d02a      	beq.n	800e36c <SD_FindSCR+0xe8>
  {
    return errorstate;
 800e316:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e318:	e083      	b.n	800e422 <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	681b      	ldr	r3, [r3, #0]
 800e31e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e320:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800e324:	2b00      	cmp	r3, #0
 800e326:	d00f      	beq.n	800e348 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	6819      	ldr	r1, [r3, #0]
 800e32c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e32e:	009b      	lsls	r3, r3, #2
 800e330:	f107 0208 	add.w	r2, r7, #8
 800e334:	18d4      	adds	r4, r2, r3
 800e336:	4608      	mov	r0, r1
 800e338:	f000 fc67 	bl	800ec0a <SDIO_ReadFIFO>
 800e33c:	4603      	mov	r3, r0
 800e33e:	6023      	str	r3, [r4, #0]
      index++;
 800e340:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e342:	3301      	adds	r3, #1
 800e344:	637b      	str	r3, [r7, #52]	; 0x34
 800e346:	e006      	b.n	800e356 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	681b      	ldr	r3, [r3, #0]
 800e34c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e34e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800e352:	2b00      	cmp	r3, #0
 800e354:	d012      	beq.n	800e37c <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800e356:	f7f8 fc2d 	bl	8006bb4 <HAL_GetTick>
 800e35a:	4602      	mov	r2, r0
 800e35c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e35e:	1ad3      	subs	r3, r2, r3
 800e360:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e364:	d102      	bne.n	800e36c <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800e366:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e36a:	e05a      	b.n	800e422 <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	681b      	ldr	r3, [r3, #0]
 800e370:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e372:	f003 032a 	and.w	r3, r3, #42	; 0x2a
 800e376:	2b00      	cmp	r3, #0
 800e378:	d0cf      	beq.n	800e31a <SD_FindSCR+0x96>
 800e37a:	e000      	b.n	800e37e <SD_FindSCR+0xfa>
      break;
 800e37c:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	681b      	ldr	r3, [r3, #0]
 800e382:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e384:	f003 0308 	and.w	r3, r3, #8
 800e388:	2b00      	cmp	r3, #0
 800e38a:	d005      	beq.n	800e398 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	681b      	ldr	r3, [r3, #0]
 800e390:	2208      	movs	r2, #8
 800e392:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800e394:	2308      	movs	r3, #8
 800e396:	e044      	b.n	800e422 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	681b      	ldr	r3, [r3, #0]
 800e39c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e39e:	f003 0302 	and.w	r3, r3, #2
 800e3a2:	2b00      	cmp	r3, #0
 800e3a4:	d005      	beq.n	800e3b2 <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	681b      	ldr	r3, [r3, #0]
 800e3aa:	2202      	movs	r2, #2
 800e3ac:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800e3ae:	2302      	movs	r3, #2
 800e3b0:	e037      	b.n	800e422 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	681b      	ldr	r3, [r3, #0]
 800e3b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e3b8:	f003 0320 	and.w	r3, r3, #32
 800e3bc:	2b00      	cmp	r3, #0
 800e3be:	d005      	beq.n	800e3cc <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800e3c0:	687b      	ldr	r3, [r7, #4]
 800e3c2:	681b      	ldr	r3, [r3, #0]
 800e3c4:	2220      	movs	r2, #32
 800e3c6:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800e3c8:	2320      	movs	r3, #32
 800e3ca:	e02a      	b.n	800e422 <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	681b      	ldr	r3, [r3, #0]
 800e3d0:	f240 523a 	movw	r2, #1338	; 0x53a
 800e3d4:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e3d6:	68fb      	ldr	r3, [r7, #12]
 800e3d8:	061a      	lsls	r2, r3, #24
 800e3da:	68fb      	ldr	r3, [r7, #12]
 800e3dc:	021b      	lsls	r3, r3, #8
 800e3de:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800e3e2:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e3e4:	68fb      	ldr	r3, [r7, #12]
 800e3e6:	0a1b      	lsrs	r3, r3, #8
 800e3e8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e3ec:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e3ee:	68fb      	ldr	r3, [r7, #12]
 800e3f0:	0e1b      	lsrs	r3, r3, #24
 800e3f2:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e3f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e3f6:	601a      	str	r2, [r3, #0]
    scr++;
 800e3f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e3fa:	3304      	adds	r3, #4
 800e3fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e3fe:	68bb      	ldr	r3, [r7, #8]
 800e400:	061a      	lsls	r2, r3, #24
 800e402:	68bb      	ldr	r3, [r7, #8]
 800e404:	021b      	lsls	r3, r3, #8
 800e406:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800e40a:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800e40c:	68bb      	ldr	r3, [r7, #8]
 800e40e:	0a1b      	lsrs	r3, r3, #8
 800e410:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e414:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800e416:	68bb      	ldr	r3, [r7, #8]
 800e418:	0e1b      	lsrs	r3, r3, #24
 800e41a:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e41c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e41e:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800e420:	2300      	movs	r3, #0
}
 800e422:	4618      	mov	r0, r3
 800e424:	373c      	adds	r7, #60	; 0x3c
 800e426:	46bd      	mov	sp, r7
 800e428:	bd90      	pop	{r4, r7, pc}

0800e42a <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800e42a:	b580      	push	{r7, lr}
 800e42c:	b086      	sub	sp, #24
 800e42e:	af00      	add	r7, sp, #0
 800e430:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800e432:	687b      	ldr	r3, [r7, #4]
 800e434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e436:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800e438:	687b      	ldr	r3, [r7, #4]
 800e43a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e43c:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800e43e:	693b      	ldr	r3, [r7, #16]
 800e440:	2b00      	cmp	r3, #0
 800e442:	d03f      	beq.n	800e4c4 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800e444:	2300      	movs	r3, #0
 800e446:	617b      	str	r3, [r7, #20]
 800e448:	e033      	b.n	800e4b2 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	681b      	ldr	r3, [r3, #0]
 800e44e:	4618      	mov	r0, r3
 800e450:	f000 fbdb 	bl	800ec0a <SDIO_ReadFIFO>
 800e454:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800e456:	68bb      	ldr	r3, [r7, #8]
 800e458:	b2da      	uxtb	r2, r3
 800e45a:	68fb      	ldr	r3, [r7, #12]
 800e45c:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e45e:	68fb      	ldr	r3, [r7, #12]
 800e460:	3301      	adds	r3, #1
 800e462:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e464:	693b      	ldr	r3, [r7, #16]
 800e466:	3b01      	subs	r3, #1
 800e468:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800e46a:	68bb      	ldr	r3, [r7, #8]
 800e46c:	0a1b      	lsrs	r3, r3, #8
 800e46e:	b2da      	uxtb	r2, r3
 800e470:	68fb      	ldr	r3, [r7, #12]
 800e472:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e474:	68fb      	ldr	r3, [r7, #12]
 800e476:	3301      	adds	r3, #1
 800e478:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e47a:	693b      	ldr	r3, [r7, #16]
 800e47c:	3b01      	subs	r3, #1
 800e47e:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800e480:	68bb      	ldr	r3, [r7, #8]
 800e482:	0c1b      	lsrs	r3, r3, #16
 800e484:	b2da      	uxtb	r2, r3
 800e486:	68fb      	ldr	r3, [r7, #12]
 800e488:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e48a:	68fb      	ldr	r3, [r7, #12]
 800e48c:	3301      	adds	r3, #1
 800e48e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e490:	693b      	ldr	r3, [r7, #16]
 800e492:	3b01      	subs	r3, #1
 800e494:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800e496:	68bb      	ldr	r3, [r7, #8]
 800e498:	0e1b      	lsrs	r3, r3, #24
 800e49a:	b2da      	uxtb	r2, r3
 800e49c:	68fb      	ldr	r3, [r7, #12]
 800e49e:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e4a0:	68fb      	ldr	r3, [r7, #12]
 800e4a2:	3301      	adds	r3, #1
 800e4a4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e4a6:	693b      	ldr	r3, [r7, #16]
 800e4a8:	3b01      	subs	r3, #1
 800e4aa:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800e4ac:	697b      	ldr	r3, [r7, #20]
 800e4ae:	3301      	adds	r3, #1
 800e4b0:	617b      	str	r3, [r7, #20]
 800e4b2:	697b      	ldr	r3, [r7, #20]
 800e4b4:	2b07      	cmp	r3, #7
 800e4b6:	d9c8      	bls.n	800e44a <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800e4b8:	687b      	ldr	r3, [r7, #4]
 800e4ba:	68fa      	ldr	r2, [r7, #12]
 800e4bc:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	693a      	ldr	r2, [r7, #16]
 800e4c2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800e4c4:	bf00      	nop
 800e4c6:	3718      	adds	r7, #24
 800e4c8:	46bd      	mov	sp, r7
 800e4ca:	bd80      	pop	{r7, pc}

0800e4cc <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800e4cc:	b580      	push	{r7, lr}
 800e4ce:	b086      	sub	sp, #24
 800e4d0:	af00      	add	r7, sp, #0
 800e4d2:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800e4d4:	687b      	ldr	r3, [r7, #4]
 800e4d6:	6a1b      	ldr	r3, [r3, #32]
 800e4d8:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800e4da:	687b      	ldr	r3, [r7, #4]
 800e4dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e4de:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800e4e0:	693b      	ldr	r3, [r7, #16]
 800e4e2:	2b00      	cmp	r3, #0
 800e4e4:	d043      	beq.n	800e56e <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800e4e6:	2300      	movs	r3, #0
 800e4e8:	617b      	str	r3, [r7, #20]
 800e4ea:	e037      	b.n	800e55c <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800e4ec:	68fb      	ldr	r3, [r7, #12]
 800e4ee:	781b      	ldrb	r3, [r3, #0]
 800e4f0:	60bb      	str	r3, [r7, #8]
      tmp++;
 800e4f2:	68fb      	ldr	r3, [r7, #12]
 800e4f4:	3301      	adds	r3, #1
 800e4f6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e4f8:	693b      	ldr	r3, [r7, #16]
 800e4fa:	3b01      	subs	r3, #1
 800e4fc:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800e4fe:	68fb      	ldr	r3, [r7, #12]
 800e500:	781b      	ldrb	r3, [r3, #0]
 800e502:	021a      	lsls	r2, r3, #8
 800e504:	68bb      	ldr	r3, [r7, #8]
 800e506:	4313      	orrs	r3, r2
 800e508:	60bb      	str	r3, [r7, #8]
      tmp++;
 800e50a:	68fb      	ldr	r3, [r7, #12]
 800e50c:	3301      	adds	r3, #1
 800e50e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e510:	693b      	ldr	r3, [r7, #16]
 800e512:	3b01      	subs	r3, #1
 800e514:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800e516:	68fb      	ldr	r3, [r7, #12]
 800e518:	781b      	ldrb	r3, [r3, #0]
 800e51a:	041a      	lsls	r2, r3, #16
 800e51c:	68bb      	ldr	r3, [r7, #8]
 800e51e:	4313      	orrs	r3, r2
 800e520:	60bb      	str	r3, [r7, #8]
      tmp++;
 800e522:	68fb      	ldr	r3, [r7, #12]
 800e524:	3301      	adds	r3, #1
 800e526:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e528:	693b      	ldr	r3, [r7, #16]
 800e52a:	3b01      	subs	r3, #1
 800e52c:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800e52e:	68fb      	ldr	r3, [r7, #12]
 800e530:	781b      	ldrb	r3, [r3, #0]
 800e532:	061a      	lsls	r2, r3, #24
 800e534:	68bb      	ldr	r3, [r7, #8]
 800e536:	4313      	orrs	r3, r2
 800e538:	60bb      	str	r3, [r7, #8]
      tmp++;
 800e53a:	68fb      	ldr	r3, [r7, #12]
 800e53c:	3301      	adds	r3, #1
 800e53e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e540:	693b      	ldr	r3, [r7, #16]
 800e542:	3b01      	subs	r3, #1
 800e544:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	681b      	ldr	r3, [r3, #0]
 800e54a:	f107 0208 	add.w	r2, r7, #8
 800e54e:	4611      	mov	r1, r2
 800e550:	4618      	mov	r0, r3
 800e552:	f000 fb67 	bl	800ec24 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800e556:	697b      	ldr	r3, [r7, #20]
 800e558:	3301      	adds	r3, #1
 800e55a:	617b      	str	r3, [r7, #20]
 800e55c:	697b      	ldr	r3, [r7, #20]
 800e55e:	2b07      	cmp	r3, #7
 800e560:	d9c4      	bls.n	800e4ec <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	68fa      	ldr	r2, [r7, #12]
 800e566:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	693a      	ldr	r2, [r7, #16]
 800e56c:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800e56e:	bf00      	nop
 800e570:	3718      	adds	r7, #24
 800e572:	46bd      	mov	sp, r7
 800e574:	bd80      	pop	{r7, pc}

0800e576 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800e576:	b580      	push	{r7, lr}
 800e578:	b082      	sub	sp, #8
 800e57a:	af00      	add	r7, sp, #0
 800e57c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	2b00      	cmp	r3, #0
 800e582:	d101      	bne.n	800e588 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800e584:	2301      	movs	r3, #1
 800e586:	e041      	b.n	800e60c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e58e:	b2db      	uxtb	r3, r3
 800e590:	2b00      	cmp	r3, #0
 800e592:	d106      	bne.n	800e5a2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	2200      	movs	r2, #0
 800e598:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800e59c:	6878      	ldr	r0, [r7, #4]
 800e59e:	f7f8 f997 	bl	80068d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	2202      	movs	r2, #2
 800e5a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	681a      	ldr	r2, [r3, #0]
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	3304      	adds	r3, #4
 800e5b2:	4619      	mov	r1, r3
 800e5b4:	4610      	mov	r0, r2
 800e5b6:	f000 f9cd 	bl	800e954 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e5ba:	687b      	ldr	r3, [r7, #4]
 800e5bc:	2201      	movs	r2, #1
 800e5be:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e5c2:	687b      	ldr	r3, [r7, #4]
 800e5c4:	2201      	movs	r2, #1
 800e5c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800e5ca:	687b      	ldr	r3, [r7, #4]
 800e5cc:	2201      	movs	r2, #1
 800e5ce:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800e5d2:	687b      	ldr	r3, [r7, #4]
 800e5d4:	2201      	movs	r2, #1
 800e5d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	2201      	movs	r2, #1
 800e5de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e5e2:	687b      	ldr	r3, [r7, #4]
 800e5e4:	2201      	movs	r2, #1
 800e5e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800e5ea:	687b      	ldr	r3, [r7, #4]
 800e5ec:	2201      	movs	r2, #1
 800e5ee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800e5f2:	687b      	ldr	r3, [r7, #4]
 800e5f4:	2201      	movs	r2, #1
 800e5f6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e5fa:	687b      	ldr	r3, [r7, #4]
 800e5fc:	2201      	movs	r2, #1
 800e5fe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	2201      	movs	r2, #1
 800e606:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800e60a:	2300      	movs	r3, #0
}
 800e60c:	4618      	mov	r0, r3
 800e60e:	3708      	adds	r7, #8
 800e610:	46bd      	mov	sp, r7
 800e612:	bd80      	pop	{r7, pc}

0800e614 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800e614:	b480      	push	{r7}
 800e616:	b085      	sub	sp, #20
 800e618:	af00      	add	r7, sp, #0
 800e61a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e622:	b2db      	uxtb	r3, r3
 800e624:	2b01      	cmp	r3, #1
 800e626:	d001      	beq.n	800e62c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800e628:	2301      	movs	r3, #1
 800e62a:	e04e      	b.n	800e6ca <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	2202      	movs	r2, #2
 800e630:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	681b      	ldr	r3, [r3, #0]
 800e638:	68da      	ldr	r2, [r3, #12]
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	681b      	ldr	r3, [r3, #0]
 800e63e:	f042 0201 	orr.w	r2, r2, #1
 800e642:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	681b      	ldr	r3, [r3, #0]
 800e648:	4a23      	ldr	r2, [pc, #140]	; (800e6d8 <HAL_TIM_Base_Start_IT+0xc4>)
 800e64a:	4293      	cmp	r3, r2
 800e64c:	d022      	beq.n	800e694 <HAL_TIM_Base_Start_IT+0x80>
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	681b      	ldr	r3, [r3, #0]
 800e652:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e656:	d01d      	beq.n	800e694 <HAL_TIM_Base_Start_IT+0x80>
 800e658:	687b      	ldr	r3, [r7, #4]
 800e65a:	681b      	ldr	r3, [r3, #0]
 800e65c:	4a1f      	ldr	r2, [pc, #124]	; (800e6dc <HAL_TIM_Base_Start_IT+0xc8>)
 800e65e:	4293      	cmp	r3, r2
 800e660:	d018      	beq.n	800e694 <HAL_TIM_Base_Start_IT+0x80>
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	681b      	ldr	r3, [r3, #0]
 800e666:	4a1e      	ldr	r2, [pc, #120]	; (800e6e0 <HAL_TIM_Base_Start_IT+0xcc>)
 800e668:	4293      	cmp	r3, r2
 800e66a:	d013      	beq.n	800e694 <HAL_TIM_Base_Start_IT+0x80>
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	681b      	ldr	r3, [r3, #0]
 800e670:	4a1c      	ldr	r2, [pc, #112]	; (800e6e4 <HAL_TIM_Base_Start_IT+0xd0>)
 800e672:	4293      	cmp	r3, r2
 800e674:	d00e      	beq.n	800e694 <HAL_TIM_Base_Start_IT+0x80>
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	681b      	ldr	r3, [r3, #0]
 800e67a:	4a1b      	ldr	r2, [pc, #108]	; (800e6e8 <HAL_TIM_Base_Start_IT+0xd4>)
 800e67c:	4293      	cmp	r3, r2
 800e67e:	d009      	beq.n	800e694 <HAL_TIM_Base_Start_IT+0x80>
 800e680:	687b      	ldr	r3, [r7, #4]
 800e682:	681b      	ldr	r3, [r3, #0]
 800e684:	4a19      	ldr	r2, [pc, #100]	; (800e6ec <HAL_TIM_Base_Start_IT+0xd8>)
 800e686:	4293      	cmp	r3, r2
 800e688:	d004      	beq.n	800e694 <HAL_TIM_Base_Start_IT+0x80>
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	681b      	ldr	r3, [r3, #0]
 800e68e:	4a18      	ldr	r2, [pc, #96]	; (800e6f0 <HAL_TIM_Base_Start_IT+0xdc>)
 800e690:	4293      	cmp	r3, r2
 800e692:	d111      	bne.n	800e6b8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	681b      	ldr	r3, [r3, #0]
 800e698:	689b      	ldr	r3, [r3, #8]
 800e69a:	f003 0307 	and.w	r3, r3, #7
 800e69e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e6a0:	68fb      	ldr	r3, [r7, #12]
 800e6a2:	2b06      	cmp	r3, #6
 800e6a4:	d010      	beq.n	800e6c8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800e6a6:	687b      	ldr	r3, [r7, #4]
 800e6a8:	681b      	ldr	r3, [r3, #0]
 800e6aa:	681a      	ldr	r2, [r3, #0]
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	681b      	ldr	r3, [r3, #0]
 800e6b0:	f042 0201 	orr.w	r2, r2, #1
 800e6b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e6b6:	e007      	b.n	800e6c8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	681b      	ldr	r3, [r3, #0]
 800e6bc:	681a      	ldr	r2, [r3, #0]
 800e6be:	687b      	ldr	r3, [r7, #4]
 800e6c0:	681b      	ldr	r3, [r3, #0]
 800e6c2:	f042 0201 	orr.w	r2, r2, #1
 800e6c6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800e6c8:	2300      	movs	r3, #0
}
 800e6ca:	4618      	mov	r0, r3
 800e6cc:	3714      	adds	r7, #20
 800e6ce:	46bd      	mov	sp, r7
 800e6d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6d4:	4770      	bx	lr
 800e6d6:	bf00      	nop
 800e6d8:	40010000 	.word	0x40010000
 800e6dc:	40000400 	.word	0x40000400
 800e6e0:	40000800 	.word	0x40000800
 800e6e4:	40000c00 	.word	0x40000c00
 800e6e8:	40010400 	.word	0x40010400
 800e6ec:	40014000 	.word	0x40014000
 800e6f0:	40001800 	.word	0x40001800

0800e6f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800e6f4:	b580      	push	{r7, lr}
 800e6f6:	b082      	sub	sp, #8
 800e6f8:	af00      	add	r7, sp, #0
 800e6fa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	681b      	ldr	r3, [r3, #0]
 800e700:	691b      	ldr	r3, [r3, #16]
 800e702:	f003 0302 	and.w	r3, r3, #2
 800e706:	2b02      	cmp	r3, #2
 800e708:	d122      	bne.n	800e750 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800e70a:	687b      	ldr	r3, [r7, #4]
 800e70c:	681b      	ldr	r3, [r3, #0]
 800e70e:	68db      	ldr	r3, [r3, #12]
 800e710:	f003 0302 	and.w	r3, r3, #2
 800e714:	2b02      	cmp	r3, #2
 800e716:	d11b      	bne.n	800e750 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800e718:	687b      	ldr	r3, [r7, #4]
 800e71a:	681b      	ldr	r3, [r3, #0]
 800e71c:	f06f 0202 	mvn.w	r2, #2
 800e720:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e722:	687b      	ldr	r3, [r7, #4]
 800e724:	2201      	movs	r2, #1
 800e726:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800e728:	687b      	ldr	r3, [r7, #4]
 800e72a:	681b      	ldr	r3, [r3, #0]
 800e72c:	699b      	ldr	r3, [r3, #24]
 800e72e:	f003 0303 	and.w	r3, r3, #3
 800e732:	2b00      	cmp	r3, #0
 800e734:	d003      	beq.n	800e73e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800e736:	6878      	ldr	r0, [r7, #4]
 800e738:	f000 f8ee 	bl	800e918 <HAL_TIM_IC_CaptureCallback>
 800e73c:	e005      	b.n	800e74a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800e73e:	6878      	ldr	r0, [r7, #4]
 800e740:	f000 f8e0 	bl	800e904 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e744:	6878      	ldr	r0, [r7, #4]
 800e746:	f000 f8f1 	bl	800e92c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e74a:	687b      	ldr	r3, [r7, #4]
 800e74c:	2200      	movs	r2, #0
 800e74e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	681b      	ldr	r3, [r3, #0]
 800e754:	691b      	ldr	r3, [r3, #16]
 800e756:	f003 0304 	and.w	r3, r3, #4
 800e75a:	2b04      	cmp	r3, #4
 800e75c:	d122      	bne.n	800e7a4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	681b      	ldr	r3, [r3, #0]
 800e762:	68db      	ldr	r3, [r3, #12]
 800e764:	f003 0304 	and.w	r3, r3, #4
 800e768:	2b04      	cmp	r3, #4
 800e76a:	d11b      	bne.n	800e7a4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800e76c:	687b      	ldr	r3, [r7, #4]
 800e76e:	681b      	ldr	r3, [r3, #0]
 800e770:	f06f 0204 	mvn.w	r2, #4
 800e774:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	2202      	movs	r2, #2
 800e77a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	681b      	ldr	r3, [r3, #0]
 800e780:	699b      	ldr	r3, [r3, #24]
 800e782:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e786:	2b00      	cmp	r3, #0
 800e788:	d003      	beq.n	800e792 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e78a:	6878      	ldr	r0, [r7, #4]
 800e78c:	f000 f8c4 	bl	800e918 <HAL_TIM_IC_CaptureCallback>
 800e790:	e005      	b.n	800e79e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e792:	6878      	ldr	r0, [r7, #4]
 800e794:	f000 f8b6 	bl	800e904 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e798:	6878      	ldr	r0, [r7, #4]
 800e79a:	f000 f8c7 	bl	800e92c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	2200      	movs	r2, #0
 800e7a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800e7a4:	687b      	ldr	r3, [r7, #4]
 800e7a6:	681b      	ldr	r3, [r3, #0]
 800e7a8:	691b      	ldr	r3, [r3, #16]
 800e7aa:	f003 0308 	and.w	r3, r3, #8
 800e7ae:	2b08      	cmp	r3, #8
 800e7b0:	d122      	bne.n	800e7f8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	681b      	ldr	r3, [r3, #0]
 800e7b6:	68db      	ldr	r3, [r3, #12]
 800e7b8:	f003 0308 	and.w	r3, r3, #8
 800e7bc:	2b08      	cmp	r3, #8
 800e7be:	d11b      	bne.n	800e7f8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	681b      	ldr	r3, [r3, #0]
 800e7c4:	f06f 0208 	mvn.w	r2, #8
 800e7c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e7ca:	687b      	ldr	r3, [r7, #4]
 800e7cc:	2204      	movs	r2, #4
 800e7ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	681b      	ldr	r3, [r3, #0]
 800e7d4:	69db      	ldr	r3, [r3, #28]
 800e7d6:	f003 0303 	and.w	r3, r3, #3
 800e7da:	2b00      	cmp	r3, #0
 800e7dc:	d003      	beq.n	800e7e6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e7de:	6878      	ldr	r0, [r7, #4]
 800e7e0:	f000 f89a 	bl	800e918 <HAL_TIM_IC_CaptureCallback>
 800e7e4:	e005      	b.n	800e7f2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e7e6:	6878      	ldr	r0, [r7, #4]
 800e7e8:	f000 f88c 	bl	800e904 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e7ec:	6878      	ldr	r0, [r7, #4]
 800e7ee:	f000 f89d 	bl	800e92c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e7f2:	687b      	ldr	r3, [r7, #4]
 800e7f4:	2200      	movs	r2, #0
 800e7f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	681b      	ldr	r3, [r3, #0]
 800e7fc:	691b      	ldr	r3, [r3, #16]
 800e7fe:	f003 0310 	and.w	r3, r3, #16
 800e802:	2b10      	cmp	r3, #16
 800e804:	d122      	bne.n	800e84c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	681b      	ldr	r3, [r3, #0]
 800e80a:	68db      	ldr	r3, [r3, #12]
 800e80c:	f003 0310 	and.w	r3, r3, #16
 800e810:	2b10      	cmp	r3, #16
 800e812:	d11b      	bne.n	800e84c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	681b      	ldr	r3, [r3, #0]
 800e818:	f06f 0210 	mvn.w	r2, #16
 800e81c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e81e:	687b      	ldr	r3, [r7, #4]
 800e820:	2208      	movs	r2, #8
 800e822:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	681b      	ldr	r3, [r3, #0]
 800e828:	69db      	ldr	r3, [r3, #28]
 800e82a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e82e:	2b00      	cmp	r3, #0
 800e830:	d003      	beq.n	800e83a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e832:	6878      	ldr	r0, [r7, #4]
 800e834:	f000 f870 	bl	800e918 <HAL_TIM_IC_CaptureCallback>
 800e838:	e005      	b.n	800e846 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e83a:	6878      	ldr	r0, [r7, #4]
 800e83c:	f000 f862 	bl	800e904 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e840:	6878      	ldr	r0, [r7, #4]
 800e842:	f000 f873 	bl	800e92c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e846:	687b      	ldr	r3, [r7, #4]
 800e848:	2200      	movs	r2, #0
 800e84a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	681b      	ldr	r3, [r3, #0]
 800e850:	691b      	ldr	r3, [r3, #16]
 800e852:	f003 0301 	and.w	r3, r3, #1
 800e856:	2b01      	cmp	r3, #1
 800e858:	d10e      	bne.n	800e878 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	681b      	ldr	r3, [r3, #0]
 800e85e:	68db      	ldr	r3, [r3, #12]
 800e860:	f003 0301 	and.w	r3, r3, #1
 800e864:	2b01      	cmp	r3, #1
 800e866:	d107      	bne.n	800e878 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800e868:	687b      	ldr	r3, [r7, #4]
 800e86a:	681b      	ldr	r3, [r3, #0]
 800e86c:	f06f 0201 	mvn.w	r2, #1
 800e870:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800e872:	6878      	ldr	r0, [r7, #4]
 800e874:	f7f7 fd40 	bl	80062f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	681b      	ldr	r3, [r3, #0]
 800e87c:	691b      	ldr	r3, [r3, #16]
 800e87e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e882:	2b80      	cmp	r3, #128	; 0x80
 800e884:	d10e      	bne.n	800e8a4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	681b      	ldr	r3, [r3, #0]
 800e88a:	68db      	ldr	r3, [r3, #12]
 800e88c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e890:	2b80      	cmp	r3, #128	; 0x80
 800e892:	d107      	bne.n	800e8a4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	681b      	ldr	r3, [r3, #0]
 800e898:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800e89c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800e89e:	6878      	ldr	r0, [r7, #4]
 800e8a0:	f000 f97e 	bl	800eba0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	681b      	ldr	r3, [r3, #0]
 800e8a8:	691b      	ldr	r3, [r3, #16]
 800e8aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e8ae:	2b40      	cmp	r3, #64	; 0x40
 800e8b0:	d10e      	bne.n	800e8d0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	681b      	ldr	r3, [r3, #0]
 800e8b6:	68db      	ldr	r3, [r3, #12]
 800e8b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e8bc:	2b40      	cmp	r3, #64	; 0x40
 800e8be:	d107      	bne.n	800e8d0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800e8c0:	687b      	ldr	r3, [r7, #4]
 800e8c2:	681b      	ldr	r3, [r3, #0]
 800e8c4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800e8c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800e8ca:	6878      	ldr	r0, [r7, #4]
 800e8cc:	f000 f838 	bl	800e940 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	681b      	ldr	r3, [r3, #0]
 800e8d4:	691b      	ldr	r3, [r3, #16]
 800e8d6:	f003 0320 	and.w	r3, r3, #32
 800e8da:	2b20      	cmp	r3, #32
 800e8dc:	d10e      	bne.n	800e8fc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	681b      	ldr	r3, [r3, #0]
 800e8e2:	68db      	ldr	r3, [r3, #12]
 800e8e4:	f003 0320 	and.w	r3, r3, #32
 800e8e8:	2b20      	cmp	r3, #32
 800e8ea:	d107      	bne.n	800e8fc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	681b      	ldr	r3, [r3, #0]
 800e8f0:	f06f 0220 	mvn.w	r2, #32
 800e8f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800e8f6:	6878      	ldr	r0, [r7, #4]
 800e8f8:	f000 f948 	bl	800eb8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800e8fc:	bf00      	nop
 800e8fe:	3708      	adds	r7, #8
 800e900:	46bd      	mov	sp, r7
 800e902:	bd80      	pop	{r7, pc}

0800e904 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800e904:	b480      	push	{r7}
 800e906:	b083      	sub	sp, #12
 800e908:	af00      	add	r7, sp, #0
 800e90a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800e90c:	bf00      	nop
 800e90e:	370c      	adds	r7, #12
 800e910:	46bd      	mov	sp, r7
 800e912:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e916:	4770      	bx	lr

0800e918 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800e918:	b480      	push	{r7}
 800e91a:	b083      	sub	sp, #12
 800e91c:	af00      	add	r7, sp, #0
 800e91e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800e920:	bf00      	nop
 800e922:	370c      	adds	r7, #12
 800e924:	46bd      	mov	sp, r7
 800e926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e92a:	4770      	bx	lr

0800e92c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800e92c:	b480      	push	{r7}
 800e92e:	b083      	sub	sp, #12
 800e930:	af00      	add	r7, sp, #0
 800e932:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800e934:	bf00      	nop
 800e936:	370c      	adds	r7, #12
 800e938:	46bd      	mov	sp, r7
 800e93a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e93e:	4770      	bx	lr

0800e940 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800e940:	b480      	push	{r7}
 800e942:	b083      	sub	sp, #12
 800e944:	af00      	add	r7, sp, #0
 800e946:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800e948:	bf00      	nop
 800e94a:	370c      	adds	r7, #12
 800e94c:	46bd      	mov	sp, r7
 800e94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e952:	4770      	bx	lr

0800e954 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800e954:	b480      	push	{r7}
 800e956:	b085      	sub	sp, #20
 800e958:	af00      	add	r7, sp, #0
 800e95a:	6078      	str	r0, [r7, #4]
 800e95c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	681b      	ldr	r3, [r3, #0]
 800e962:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	4a40      	ldr	r2, [pc, #256]	; (800ea68 <TIM_Base_SetConfig+0x114>)
 800e968:	4293      	cmp	r3, r2
 800e96a:	d013      	beq.n	800e994 <TIM_Base_SetConfig+0x40>
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e972:	d00f      	beq.n	800e994 <TIM_Base_SetConfig+0x40>
 800e974:	687b      	ldr	r3, [r7, #4]
 800e976:	4a3d      	ldr	r2, [pc, #244]	; (800ea6c <TIM_Base_SetConfig+0x118>)
 800e978:	4293      	cmp	r3, r2
 800e97a:	d00b      	beq.n	800e994 <TIM_Base_SetConfig+0x40>
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	4a3c      	ldr	r2, [pc, #240]	; (800ea70 <TIM_Base_SetConfig+0x11c>)
 800e980:	4293      	cmp	r3, r2
 800e982:	d007      	beq.n	800e994 <TIM_Base_SetConfig+0x40>
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	4a3b      	ldr	r2, [pc, #236]	; (800ea74 <TIM_Base_SetConfig+0x120>)
 800e988:	4293      	cmp	r3, r2
 800e98a:	d003      	beq.n	800e994 <TIM_Base_SetConfig+0x40>
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	4a3a      	ldr	r2, [pc, #232]	; (800ea78 <TIM_Base_SetConfig+0x124>)
 800e990:	4293      	cmp	r3, r2
 800e992:	d108      	bne.n	800e9a6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e994:	68fb      	ldr	r3, [r7, #12]
 800e996:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e99a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e99c:	683b      	ldr	r3, [r7, #0]
 800e99e:	685b      	ldr	r3, [r3, #4]
 800e9a0:	68fa      	ldr	r2, [r7, #12]
 800e9a2:	4313      	orrs	r3, r2
 800e9a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	4a2f      	ldr	r2, [pc, #188]	; (800ea68 <TIM_Base_SetConfig+0x114>)
 800e9aa:	4293      	cmp	r3, r2
 800e9ac:	d02b      	beq.n	800ea06 <TIM_Base_SetConfig+0xb2>
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e9b4:	d027      	beq.n	800ea06 <TIM_Base_SetConfig+0xb2>
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	4a2c      	ldr	r2, [pc, #176]	; (800ea6c <TIM_Base_SetConfig+0x118>)
 800e9ba:	4293      	cmp	r3, r2
 800e9bc:	d023      	beq.n	800ea06 <TIM_Base_SetConfig+0xb2>
 800e9be:	687b      	ldr	r3, [r7, #4]
 800e9c0:	4a2b      	ldr	r2, [pc, #172]	; (800ea70 <TIM_Base_SetConfig+0x11c>)
 800e9c2:	4293      	cmp	r3, r2
 800e9c4:	d01f      	beq.n	800ea06 <TIM_Base_SetConfig+0xb2>
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	4a2a      	ldr	r2, [pc, #168]	; (800ea74 <TIM_Base_SetConfig+0x120>)
 800e9ca:	4293      	cmp	r3, r2
 800e9cc:	d01b      	beq.n	800ea06 <TIM_Base_SetConfig+0xb2>
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	4a29      	ldr	r2, [pc, #164]	; (800ea78 <TIM_Base_SetConfig+0x124>)
 800e9d2:	4293      	cmp	r3, r2
 800e9d4:	d017      	beq.n	800ea06 <TIM_Base_SetConfig+0xb2>
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	4a28      	ldr	r2, [pc, #160]	; (800ea7c <TIM_Base_SetConfig+0x128>)
 800e9da:	4293      	cmp	r3, r2
 800e9dc:	d013      	beq.n	800ea06 <TIM_Base_SetConfig+0xb2>
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	4a27      	ldr	r2, [pc, #156]	; (800ea80 <TIM_Base_SetConfig+0x12c>)
 800e9e2:	4293      	cmp	r3, r2
 800e9e4:	d00f      	beq.n	800ea06 <TIM_Base_SetConfig+0xb2>
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	4a26      	ldr	r2, [pc, #152]	; (800ea84 <TIM_Base_SetConfig+0x130>)
 800e9ea:	4293      	cmp	r3, r2
 800e9ec:	d00b      	beq.n	800ea06 <TIM_Base_SetConfig+0xb2>
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	4a25      	ldr	r2, [pc, #148]	; (800ea88 <TIM_Base_SetConfig+0x134>)
 800e9f2:	4293      	cmp	r3, r2
 800e9f4:	d007      	beq.n	800ea06 <TIM_Base_SetConfig+0xb2>
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	4a24      	ldr	r2, [pc, #144]	; (800ea8c <TIM_Base_SetConfig+0x138>)
 800e9fa:	4293      	cmp	r3, r2
 800e9fc:	d003      	beq.n	800ea06 <TIM_Base_SetConfig+0xb2>
 800e9fe:	687b      	ldr	r3, [r7, #4]
 800ea00:	4a23      	ldr	r2, [pc, #140]	; (800ea90 <TIM_Base_SetConfig+0x13c>)
 800ea02:	4293      	cmp	r3, r2
 800ea04:	d108      	bne.n	800ea18 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ea06:	68fb      	ldr	r3, [r7, #12]
 800ea08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ea0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ea0e:	683b      	ldr	r3, [r7, #0]
 800ea10:	68db      	ldr	r3, [r3, #12]
 800ea12:	68fa      	ldr	r2, [r7, #12]
 800ea14:	4313      	orrs	r3, r2
 800ea16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ea18:	68fb      	ldr	r3, [r7, #12]
 800ea1a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800ea1e:	683b      	ldr	r3, [r7, #0]
 800ea20:	695b      	ldr	r3, [r3, #20]
 800ea22:	4313      	orrs	r3, r2
 800ea24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	68fa      	ldr	r2, [r7, #12]
 800ea2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ea2c:	683b      	ldr	r3, [r7, #0]
 800ea2e:	689a      	ldr	r2, [r3, #8]
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ea34:	683b      	ldr	r3, [r7, #0]
 800ea36:	681a      	ldr	r2, [r3, #0]
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	4a0a      	ldr	r2, [pc, #40]	; (800ea68 <TIM_Base_SetConfig+0x114>)
 800ea40:	4293      	cmp	r3, r2
 800ea42:	d003      	beq.n	800ea4c <TIM_Base_SetConfig+0xf8>
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	4a0c      	ldr	r2, [pc, #48]	; (800ea78 <TIM_Base_SetConfig+0x124>)
 800ea48:	4293      	cmp	r3, r2
 800ea4a:	d103      	bne.n	800ea54 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ea4c:	683b      	ldr	r3, [r7, #0]
 800ea4e:	691a      	ldr	r2, [r3, #16]
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	2201      	movs	r2, #1
 800ea58:	615a      	str	r2, [r3, #20]
}
 800ea5a:	bf00      	nop
 800ea5c:	3714      	adds	r7, #20
 800ea5e:	46bd      	mov	sp, r7
 800ea60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea64:	4770      	bx	lr
 800ea66:	bf00      	nop
 800ea68:	40010000 	.word	0x40010000
 800ea6c:	40000400 	.word	0x40000400
 800ea70:	40000800 	.word	0x40000800
 800ea74:	40000c00 	.word	0x40000c00
 800ea78:	40010400 	.word	0x40010400
 800ea7c:	40014000 	.word	0x40014000
 800ea80:	40014400 	.word	0x40014400
 800ea84:	40014800 	.word	0x40014800
 800ea88:	40001800 	.word	0x40001800
 800ea8c:	40001c00 	.word	0x40001c00
 800ea90:	40002000 	.word	0x40002000

0800ea94 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ea94:	b480      	push	{r7}
 800ea96:	b085      	sub	sp, #20
 800ea98:	af00      	add	r7, sp, #0
 800ea9a:	6078      	str	r0, [r7, #4]
 800ea9c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800eaa4:	2b01      	cmp	r3, #1
 800eaa6:	d101      	bne.n	800eaac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800eaa8:	2302      	movs	r3, #2
 800eaaa:	e05a      	b.n	800eb62 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	2201      	movs	r2, #1
 800eab0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800eab4:	687b      	ldr	r3, [r7, #4]
 800eab6:	2202      	movs	r2, #2
 800eab8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800eabc:	687b      	ldr	r3, [r7, #4]
 800eabe:	681b      	ldr	r3, [r3, #0]
 800eac0:	685b      	ldr	r3, [r3, #4]
 800eac2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	681b      	ldr	r3, [r3, #0]
 800eac8:	689b      	ldr	r3, [r3, #8]
 800eaca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800eacc:	68fb      	ldr	r3, [r7, #12]
 800eace:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ead2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ead4:	683b      	ldr	r3, [r7, #0]
 800ead6:	681b      	ldr	r3, [r3, #0]
 800ead8:	68fa      	ldr	r2, [r7, #12]
 800eada:	4313      	orrs	r3, r2
 800eadc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	681b      	ldr	r3, [r3, #0]
 800eae2:	68fa      	ldr	r2, [r7, #12]
 800eae4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800eae6:	687b      	ldr	r3, [r7, #4]
 800eae8:	681b      	ldr	r3, [r3, #0]
 800eaea:	4a21      	ldr	r2, [pc, #132]	; (800eb70 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800eaec:	4293      	cmp	r3, r2
 800eaee:	d022      	beq.n	800eb36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800eaf0:	687b      	ldr	r3, [r7, #4]
 800eaf2:	681b      	ldr	r3, [r3, #0]
 800eaf4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800eaf8:	d01d      	beq.n	800eb36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	681b      	ldr	r3, [r3, #0]
 800eafe:	4a1d      	ldr	r2, [pc, #116]	; (800eb74 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800eb00:	4293      	cmp	r3, r2
 800eb02:	d018      	beq.n	800eb36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800eb04:	687b      	ldr	r3, [r7, #4]
 800eb06:	681b      	ldr	r3, [r3, #0]
 800eb08:	4a1b      	ldr	r2, [pc, #108]	; (800eb78 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800eb0a:	4293      	cmp	r3, r2
 800eb0c:	d013      	beq.n	800eb36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800eb0e:	687b      	ldr	r3, [r7, #4]
 800eb10:	681b      	ldr	r3, [r3, #0]
 800eb12:	4a1a      	ldr	r2, [pc, #104]	; (800eb7c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800eb14:	4293      	cmp	r3, r2
 800eb16:	d00e      	beq.n	800eb36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	681b      	ldr	r3, [r3, #0]
 800eb1c:	4a18      	ldr	r2, [pc, #96]	; (800eb80 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800eb1e:	4293      	cmp	r3, r2
 800eb20:	d009      	beq.n	800eb36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	681b      	ldr	r3, [r3, #0]
 800eb26:	4a17      	ldr	r2, [pc, #92]	; (800eb84 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800eb28:	4293      	cmp	r3, r2
 800eb2a:	d004      	beq.n	800eb36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	681b      	ldr	r3, [r3, #0]
 800eb30:	4a15      	ldr	r2, [pc, #84]	; (800eb88 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800eb32:	4293      	cmp	r3, r2
 800eb34:	d10c      	bne.n	800eb50 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800eb36:	68bb      	ldr	r3, [r7, #8]
 800eb38:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800eb3c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800eb3e:	683b      	ldr	r3, [r7, #0]
 800eb40:	685b      	ldr	r3, [r3, #4]
 800eb42:	68ba      	ldr	r2, [r7, #8]
 800eb44:	4313      	orrs	r3, r2
 800eb46:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	681b      	ldr	r3, [r3, #0]
 800eb4c:	68ba      	ldr	r2, [r7, #8]
 800eb4e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	2201      	movs	r2, #1
 800eb54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800eb58:	687b      	ldr	r3, [r7, #4]
 800eb5a:	2200      	movs	r2, #0
 800eb5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800eb60:	2300      	movs	r3, #0
}
 800eb62:	4618      	mov	r0, r3
 800eb64:	3714      	adds	r7, #20
 800eb66:	46bd      	mov	sp, r7
 800eb68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb6c:	4770      	bx	lr
 800eb6e:	bf00      	nop
 800eb70:	40010000 	.word	0x40010000
 800eb74:	40000400 	.word	0x40000400
 800eb78:	40000800 	.word	0x40000800
 800eb7c:	40000c00 	.word	0x40000c00
 800eb80:	40010400 	.word	0x40010400
 800eb84:	40014000 	.word	0x40014000
 800eb88:	40001800 	.word	0x40001800

0800eb8c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800eb8c:	b480      	push	{r7}
 800eb8e:	b083      	sub	sp, #12
 800eb90:	af00      	add	r7, sp, #0
 800eb92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800eb94:	bf00      	nop
 800eb96:	370c      	adds	r7, #12
 800eb98:	46bd      	mov	sp, r7
 800eb9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb9e:	4770      	bx	lr

0800eba0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800eba0:	b480      	push	{r7}
 800eba2:	b083      	sub	sp, #12
 800eba4:	af00      	add	r7, sp, #0
 800eba6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800eba8:	bf00      	nop
 800ebaa:	370c      	adds	r7, #12
 800ebac:	46bd      	mov	sp, r7
 800ebae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebb2:	4770      	bx	lr

0800ebb4 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800ebb4:	b084      	sub	sp, #16
 800ebb6:	b480      	push	{r7}
 800ebb8:	b085      	sub	sp, #20
 800ebba:	af00      	add	r7, sp, #0
 800ebbc:	6078      	str	r0, [r7, #4]
 800ebbe:	f107 001c 	add.w	r0, r7, #28
 800ebc2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800ebc6:	2300      	movs	r3, #0
 800ebc8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800ebca:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800ebcc:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800ebce:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800ebd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800ebd2:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800ebd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800ebd6:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800ebd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800ebda:	431a      	orrs	r2, r3
             Init.ClockDiv
 800ebdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800ebde:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800ebe0:	68fa      	ldr	r2, [r7, #12]
 800ebe2:	4313      	orrs	r3, r2
 800ebe4:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800ebe6:	687b      	ldr	r3, [r7, #4]
 800ebe8:	685b      	ldr	r3, [r3, #4]
 800ebea:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800ebee:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800ebf2:	68fa      	ldr	r2, [r7, #12]
 800ebf4:	431a      	orrs	r2, r3
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800ebfa:	2300      	movs	r3, #0
}
 800ebfc:	4618      	mov	r0, r3
 800ebfe:	3714      	adds	r7, #20
 800ec00:	46bd      	mov	sp, r7
 800ec02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec06:	b004      	add	sp, #16
 800ec08:	4770      	bx	lr

0800ec0a <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800ec0a:	b480      	push	{r7}
 800ec0c:	b083      	sub	sp, #12
 800ec0e:	af00      	add	r7, sp, #0
 800ec10:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800ec12:	687b      	ldr	r3, [r7, #4]
 800ec14:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800ec18:	4618      	mov	r0, r3
 800ec1a:	370c      	adds	r7, #12
 800ec1c:	46bd      	mov	sp, r7
 800ec1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec22:	4770      	bx	lr

0800ec24 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800ec24:	b480      	push	{r7}
 800ec26:	b083      	sub	sp, #12
 800ec28:	af00      	add	r7, sp, #0
 800ec2a:	6078      	str	r0, [r7, #4]
 800ec2c:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800ec2e:	683b      	ldr	r3, [r7, #0]
 800ec30:	681a      	ldr	r2, [r3, #0]
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800ec38:	2300      	movs	r3, #0
}
 800ec3a:	4618      	mov	r0, r3
 800ec3c:	370c      	adds	r7, #12
 800ec3e:	46bd      	mov	sp, r7
 800ec40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec44:	4770      	bx	lr

0800ec46 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800ec46:	b480      	push	{r7}
 800ec48:	b083      	sub	sp, #12
 800ec4a:	af00      	add	r7, sp, #0
 800ec4c:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800ec4e:	687b      	ldr	r3, [r7, #4]
 800ec50:	2203      	movs	r2, #3
 800ec52:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800ec54:	2300      	movs	r3, #0
}
 800ec56:	4618      	mov	r0, r3
 800ec58:	370c      	adds	r7, #12
 800ec5a:	46bd      	mov	sp, r7
 800ec5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec60:	4770      	bx	lr

0800ec62 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800ec62:	b480      	push	{r7}
 800ec64:	b083      	sub	sp, #12
 800ec66:	af00      	add	r7, sp, #0
 800ec68:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	681b      	ldr	r3, [r3, #0]
 800ec6e:	f003 0303 	and.w	r3, r3, #3
}
 800ec72:	4618      	mov	r0, r3
 800ec74:	370c      	adds	r7, #12
 800ec76:	46bd      	mov	sp, r7
 800ec78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec7c:	4770      	bx	lr

0800ec7e <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800ec7e:	b480      	push	{r7}
 800ec80:	b085      	sub	sp, #20
 800ec82:	af00      	add	r7, sp, #0
 800ec84:	6078      	str	r0, [r7, #4]
 800ec86:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800ec88:	2300      	movs	r3, #0
 800ec8a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800ec8c:	683b      	ldr	r3, [r7, #0]
 800ec8e:	681a      	ldr	r2, [r3, #0]
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800ec94:	683b      	ldr	r3, [r7, #0]
 800ec96:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800ec98:	683b      	ldr	r3, [r7, #0]
 800ec9a:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800ec9c:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800ec9e:	683b      	ldr	r3, [r7, #0]
 800eca0:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800eca2:	431a      	orrs	r2, r3
                       Command->CPSM);
 800eca4:	683b      	ldr	r3, [r7, #0]
 800eca6:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800eca8:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800ecaa:	68fa      	ldr	r2, [r7, #12]
 800ecac:	4313      	orrs	r3, r2
 800ecae:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800ecb0:	687b      	ldr	r3, [r7, #4]
 800ecb2:	68db      	ldr	r3, [r3, #12]
 800ecb4:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800ecb8:	f023 030f 	bic.w	r3, r3, #15
 800ecbc:	68fa      	ldr	r2, [r7, #12]
 800ecbe:	431a      	orrs	r2, r3
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800ecc4:	2300      	movs	r3, #0
}
 800ecc6:	4618      	mov	r0, r3
 800ecc8:	3714      	adds	r7, #20
 800ecca:	46bd      	mov	sp, r7
 800eccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecd0:	4770      	bx	lr

0800ecd2 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800ecd2:	b480      	push	{r7}
 800ecd4:	b083      	sub	sp, #12
 800ecd6:	af00      	add	r7, sp, #0
 800ecd8:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	691b      	ldr	r3, [r3, #16]
 800ecde:	b2db      	uxtb	r3, r3
}
 800ece0:	4618      	mov	r0, r3
 800ece2:	370c      	adds	r7, #12
 800ece4:	46bd      	mov	sp, r7
 800ece6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecea:	4770      	bx	lr

0800ecec <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800ecec:	b480      	push	{r7}
 800ecee:	b085      	sub	sp, #20
 800ecf0:	af00      	add	r7, sp, #0
 800ecf2:	6078      	str	r0, [r7, #4]
 800ecf4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	3314      	adds	r3, #20
 800ecfa:	461a      	mov	r2, r3
 800ecfc:	683b      	ldr	r3, [r7, #0]
 800ecfe:	4413      	add	r3, r2
 800ed00:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800ed02:	68fb      	ldr	r3, [r7, #12]
 800ed04:	681b      	ldr	r3, [r3, #0]
}  
 800ed06:	4618      	mov	r0, r3
 800ed08:	3714      	adds	r7, #20
 800ed0a:	46bd      	mov	sp, r7
 800ed0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed10:	4770      	bx	lr

0800ed12 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800ed12:	b480      	push	{r7}
 800ed14:	b085      	sub	sp, #20
 800ed16:	af00      	add	r7, sp, #0
 800ed18:	6078      	str	r0, [r7, #4]
 800ed1a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800ed1c:	2300      	movs	r3, #0
 800ed1e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800ed20:	683b      	ldr	r3, [r7, #0]
 800ed22:	681a      	ldr	r2, [r3, #0]
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800ed28:	683b      	ldr	r3, [r7, #0]
 800ed2a:	685a      	ldr	r2, [r3, #4]
 800ed2c:	687b      	ldr	r3, [r7, #4]
 800ed2e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800ed30:	683b      	ldr	r3, [r7, #0]
 800ed32:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800ed34:	683b      	ldr	r3, [r7, #0]
 800ed36:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800ed38:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800ed3a:	683b      	ldr	r3, [r7, #0]
 800ed3c:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800ed3e:	431a      	orrs	r2, r3
                       Data->DPSM);
 800ed40:	683b      	ldr	r3, [r7, #0]
 800ed42:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800ed44:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800ed46:	68fa      	ldr	r2, [r7, #12]
 800ed48:	4313      	orrs	r3, r2
 800ed4a:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ed50:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800ed54:	68fb      	ldr	r3, [r7, #12]
 800ed56:	431a      	orrs	r2, r3
 800ed58:	687b      	ldr	r3, [r7, #4]
 800ed5a:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800ed5c:	2300      	movs	r3, #0

}
 800ed5e:	4618      	mov	r0, r3
 800ed60:	3714      	adds	r7, #20
 800ed62:	46bd      	mov	sp, r7
 800ed64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed68:	4770      	bx	lr

0800ed6a <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800ed6a:	b580      	push	{r7, lr}
 800ed6c:	b088      	sub	sp, #32
 800ed6e:	af00      	add	r7, sp, #0
 800ed70:	6078      	str	r0, [r7, #4]
 800ed72:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800ed74:	683b      	ldr	r3, [r7, #0]
 800ed76:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800ed78:	2310      	movs	r3, #16
 800ed7a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ed7c:	2340      	movs	r3, #64	; 0x40
 800ed7e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ed80:	2300      	movs	r3, #0
 800ed82:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ed84:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ed88:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ed8a:	f107 0308 	add.w	r3, r7, #8
 800ed8e:	4619      	mov	r1, r3
 800ed90:	6878      	ldr	r0, [r7, #4]
 800ed92:	f7ff ff74 	bl	800ec7e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800ed96:	f241 3288 	movw	r2, #5000	; 0x1388
 800ed9a:	2110      	movs	r1, #16
 800ed9c:	6878      	ldr	r0, [r7, #4]
 800ed9e:	f000 fa19 	bl	800f1d4 <SDMMC_GetCmdResp1>
 800eda2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800eda4:	69fb      	ldr	r3, [r7, #28]
}
 800eda6:	4618      	mov	r0, r3
 800eda8:	3720      	adds	r7, #32
 800edaa:	46bd      	mov	sp, r7
 800edac:	bd80      	pop	{r7, pc}

0800edae <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800edae:	b580      	push	{r7, lr}
 800edb0:	b088      	sub	sp, #32
 800edb2:	af00      	add	r7, sp, #0
 800edb4:	6078      	str	r0, [r7, #4]
 800edb6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800edb8:	683b      	ldr	r3, [r7, #0]
 800edba:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800edbc:	2311      	movs	r3, #17
 800edbe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800edc0:	2340      	movs	r3, #64	; 0x40
 800edc2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800edc4:	2300      	movs	r3, #0
 800edc6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800edc8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800edcc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800edce:	f107 0308 	add.w	r3, r7, #8
 800edd2:	4619      	mov	r1, r3
 800edd4:	6878      	ldr	r0, [r7, #4]
 800edd6:	f7ff ff52 	bl	800ec7e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800edda:	f241 3288 	movw	r2, #5000	; 0x1388
 800edde:	2111      	movs	r1, #17
 800ede0:	6878      	ldr	r0, [r7, #4]
 800ede2:	f000 f9f7 	bl	800f1d4 <SDMMC_GetCmdResp1>
 800ede6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ede8:	69fb      	ldr	r3, [r7, #28]
}
 800edea:	4618      	mov	r0, r3
 800edec:	3720      	adds	r7, #32
 800edee:	46bd      	mov	sp, r7
 800edf0:	bd80      	pop	{r7, pc}

0800edf2 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800edf2:	b580      	push	{r7, lr}
 800edf4:	b088      	sub	sp, #32
 800edf6:	af00      	add	r7, sp, #0
 800edf8:	6078      	str	r0, [r7, #4]
 800edfa:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800edfc:	683b      	ldr	r3, [r7, #0]
 800edfe:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800ee00:	2312      	movs	r3, #18
 800ee02:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ee04:	2340      	movs	r3, #64	; 0x40
 800ee06:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ee08:	2300      	movs	r3, #0
 800ee0a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ee0c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ee10:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ee12:	f107 0308 	add.w	r3, r7, #8
 800ee16:	4619      	mov	r1, r3
 800ee18:	6878      	ldr	r0, [r7, #4]
 800ee1a:	f7ff ff30 	bl	800ec7e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800ee1e:	f241 3288 	movw	r2, #5000	; 0x1388
 800ee22:	2112      	movs	r1, #18
 800ee24:	6878      	ldr	r0, [r7, #4]
 800ee26:	f000 f9d5 	bl	800f1d4 <SDMMC_GetCmdResp1>
 800ee2a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ee2c:	69fb      	ldr	r3, [r7, #28]
}
 800ee2e:	4618      	mov	r0, r3
 800ee30:	3720      	adds	r7, #32
 800ee32:	46bd      	mov	sp, r7
 800ee34:	bd80      	pop	{r7, pc}

0800ee36 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800ee36:	b580      	push	{r7, lr}
 800ee38:	b088      	sub	sp, #32
 800ee3a:	af00      	add	r7, sp, #0
 800ee3c:	6078      	str	r0, [r7, #4]
 800ee3e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800ee40:	683b      	ldr	r3, [r7, #0]
 800ee42:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800ee44:	2318      	movs	r3, #24
 800ee46:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ee48:	2340      	movs	r3, #64	; 0x40
 800ee4a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ee4c:	2300      	movs	r3, #0
 800ee4e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ee50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ee54:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ee56:	f107 0308 	add.w	r3, r7, #8
 800ee5a:	4619      	mov	r1, r3
 800ee5c:	6878      	ldr	r0, [r7, #4]
 800ee5e:	f7ff ff0e 	bl	800ec7e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800ee62:	f241 3288 	movw	r2, #5000	; 0x1388
 800ee66:	2118      	movs	r1, #24
 800ee68:	6878      	ldr	r0, [r7, #4]
 800ee6a:	f000 f9b3 	bl	800f1d4 <SDMMC_GetCmdResp1>
 800ee6e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ee70:	69fb      	ldr	r3, [r7, #28]
}
 800ee72:	4618      	mov	r0, r3
 800ee74:	3720      	adds	r7, #32
 800ee76:	46bd      	mov	sp, r7
 800ee78:	bd80      	pop	{r7, pc}

0800ee7a <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800ee7a:	b580      	push	{r7, lr}
 800ee7c:	b088      	sub	sp, #32
 800ee7e:	af00      	add	r7, sp, #0
 800ee80:	6078      	str	r0, [r7, #4]
 800ee82:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800ee84:	683b      	ldr	r3, [r7, #0]
 800ee86:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800ee88:	2319      	movs	r3, #25
 800ee8a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ee8c:	2340      	movs	r3, #64	; 0x40
 800ee8e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ee90:	2300      	movs	r3, #0
 800ee92:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ee94:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ee98:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ee9a:	f107 0308 	add.w	r3, r7, #8
 800ee9e:	4619      	mov	r1, r3
 800eea0:	6878      	ldr	r0, [r7, #4]
 800eea2:	f7ff feec 	bl	800ec7e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800eea6:	f241 3288 	movw	r2, #5000	; 0x1388
 800eeaa:	2119      	movs	r1, #25
 800eeac:	6878      	ldr	r0, [r7, #4]
 800eeae:	f000 f991 	bl	800f1d4 <SDMMC_GetCmdResp1>
 800eeb2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800eeb4:	69fb      	ldr	r3, [r7, #28]
}
 800eeb6:	4618      	mov	r0, r3
 800eeb8:	3720      	adds	r7, #32
 800eeba:	46bd      	mov	sp, r7
 800eebc:	bd80      	pop	{r7, pc}
	...

0800eec0 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800eec0:	b580      	push	{r7, lr}
 800eec2:	b088      	sub	sp, #32
 800eec4:	af00      	add	r7, sp, #0
 800eec6:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800eec8:	2300      	movs	r3, #0
 800eeca:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800eecc:	230c      	movs	r3, #12
 800eece:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800eed0:	2340      	movs	r3, #64	; 0x40
 800eed2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800eed4:	2300      	movs	r3, #0
 800eed6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800eed8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800eedc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800eede:	f107 0308 	add.w	r3, r7, #8
 800eee2:	4619      	mov	r1, r3
 800eee4:	6878      	ldr	r0, [r7, #4]
 800eee6:	f7ff feca 	bl	800ec7e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800eeea:	4a05      	ldr	r2, [pc, #20]	; (800ef00 <SDMMC_CmdStopTransfer+0x40>)
 800eeec:	210c      	movs	r1, #12
 800eeee:	6878      	ldr	r0, [r7, #4]
 800eef0:	f000 f970 	bl	800f1d4 <SDMMC_GetCmdResp1>
 800eef4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800eef6:	69fb      	ldr	r3, [r7, #28]
}
 800eef8:	4618      	mov	r0, r3
 800eefa:	3720      	adds	r7, #32
 800eefc:	46bd      	mov	sp, r7
 800eefe:	bd80      	pop	{r7, pc}
 800ef00:	05f5e100 	.word	0x05f5e100

0800ef04 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800ef04:	b580      	push	{r7, lr}
 800ef06:	b08a      	sub	sp, #40	; 0x28
 800ef08:	af00      	add	r7, sp, #0
 800ef0a:	60f8      	str	r0, [r7, #12]
 800ef0c:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800ef10:	683b      	ldr	r3, [r7, #0]
 800ef12:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800ef14:	2307      	movs	r3, #7
 800ef16:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ef18:	2340      	movs	r3, #64	; 0x40
 800ef1a:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ef1c:	2300      	movs	r3, #0
 800ef1e:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ef20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ef24:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ef26:	f107 0310 	add.w	r3, r7, #16
 800ef2a:	4619      	mov	r1, r3
 800ef2c:	68f8      	ldr	r0, [r7, #12]
 800ef2e:	f7ff fea6 	bl	800ec7e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800ef32:	f241 3288 	movw	r2, #5000	; 0x1388
 800ef36:	2107      	movs	r1, #7
 800ef38:	68f8      	ldr	r0, [r7, #12]
 800ef3a:	f000 f94b 	bl	800f1d4 <SDMMC_GetCmdResp1>
 800ef3e:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800ef40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ef42:	4618      	mov	r0, r3
 800ef44:	3728      	adds	r7, #40	; 0x28
 800ef46:	46bd      	mov	sp, r7
 800ef48:	bd80      	pop	{r7, pc}

0800ef4a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800ef4a:	b580      	push	{r7, lr}
 800ef4c:	b088      	sub	sp, #32
 800ef4e:	af00      	add	r7, sp, #0
 800ef50:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800ef52:	2300      	movs	r3, #0
 800ef54:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800ef56:	2300      	movs	r3, #0
 800ef58:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800ef5a:	2300      	movs	r3, #0
 800ef5c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ef5e:	2300      	movs	r3, #0
 800ef60:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ef62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ef66:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ef68:	f107 0308 	add.w	r3, r7, #8
 800ef6c:	4619      	mov	r1, r3
 800ef6e:	6878      	ldr	r0, [r7, #4]
 800ef70:	f7ff fe85 	bl	800ec7e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800ef74:	6878      	ldr	r0, [r7, #4]
 800ef76:	f000 fb65 	bl	800f644 <SDMMC_GetCmdError>
 800ef7a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ef7c:	69fb      	ldr	r3, [r7, #28]
}
 800ef7e:	4618      	mov	r0, r3
 800ef80:	3720      	adds	r7, #32
 800ef82:	46bd      	mov	sp, r7
 800ef84:	bd80      	pop	{r7, pc}

0800ef86 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800ef86:	b580      	push	{r7, lr}
 800ef88:	b088      	sub	sp, #32
 800ef8a:	af00      	add	r7, sp, #0
 800ef8c:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800ef8e:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800ef92:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800ef94:	2308      	movs	r3, #8
 800ef96:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ef98:	2340      	movs	r3, #64	; 0x40
 800ef9a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ef9c:	2300      	movs	r3, #0
 800ef9e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800efa0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800efa4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800efa6:	f107 0308 	add.w	r3, r7, #8
 800efaa:	4619      	mov	r1, r3
 800efac:	6878      	ldr	r0, [r7, #4]
 800efae:	f7ff fe66 	bl	800ec7e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800efb2:	6878      	ldr	r0, [r7, #4]
 800efb4:	f000 faf8 	bl	800f5a8 <SDMMC_GetCmdResp7>
 800efb8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800efba:	69fb      	ldr	r3, [r7, #28]
}
 800efbc:	4618      	mov	r0, r3
 800efbe:	3720      	adds	r7, #32
 800efc0:	46bd      	mov	sp, r7
 800efc2:	bd80      	pop	{r7, pc}

0800efc4 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800efc4:	b580      	push	{r7, lr}
 800efc6:	b088      	sub	sp, #32
 800efc8:	af00      	add	r7, sp, #0
 800efca:	6078      	str	r0, [r7, #4]
 800efcc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800efce:	683b      	ldr	r3, [r7, #0]
 800efd0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800efd2:	2337      	movs	r3, #55	; 0x37
 800efd4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800efd6:	2340      	movs	r3, #64	; 0x40
 800efd8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800efda:	2300      	movs	r3, #0
 800efdc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800efde:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800efe2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800efe4:	f107 0308 	add.w	r3, r7, #8
 800efe8:	4619      	mov	r1, r3
 800efea:	6878      	ldr	r0, [r7, #4]
 800efec:	f7ff fe47 	bl	800ec7e <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800eff0:	f241 3288 	movw	r2, #5000	; 0x1388
 800eff4:	2137      	movs	r1, #55	; 0x37
 800eff6:	6878      	ldr	r0, [r7, #4]
 800eff8:	f000 f8ec 	bl	800f1d4 <SDMMC_GetCmdResp1>
 800effc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800effe:	69fb      	ldr	r3, [r7, #28]
}
 800f000:	4618      	mov	r0, r3
 800f002:	3720      	adds	r7, #32
 800f004:	46bd      	mov	sp, r7
 800f006:	bd80      	pop	{r7, pc}

0800f008 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800f008:	b580      	push	{r7, lr}
 800f00a:	b088      	sub	sp, #32
 800f00c:	af00      	add	r7, sp, #0
 800f00e:	6078      	str	r0, [r7, #4]
 800f010:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800f012:	683b      	ldr	r3, [r7, #0]
 800f014:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800f018:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f01c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800f01e:	2329      	movs	r3, #41	; 0x29
 800f020:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800f022:	2340      	movs	r3, #64	; 0x40
 800f024:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800f026:	2300      	movs	r3, #0
 800f028:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800f02a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f02e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800f030:	f107 0308 	add.w	r3, r7, #8
 800f034:	4619      	mov	r1, r3
 800f036:	6878      	ldr	r0, [r7, #4]
 800f038:	f7ff fe21 	bl	800ec7e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800f03c:	6878      	ldr	r0, [r7, #4]
 800f03e:	f000 f9ff 	bl	800f440 <SDMMC_GetCmdResp3>
 800f042:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800f044:	69fb      	ldr	r3, [r7, #28]
}
 800f046:	4618      	mov	r0, r3
 800f048:	3720      	adds	r7, #32
 800f04a:	46bd      	mov	sp, r7
 800f04c:	bd80      	pop	{r7, pc}

0800f04e <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800f04e:	b580      	push	{r7, lr}
 800f050:	b088      	sub	sp, #32
 800f052:	af00      	add	r7, sp, #0
 800f054:	6078      	str	r0, [r7, #4]
 800f056:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800f058:	683b      	ldr	r3, [r7, #0]
 800f05a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800f05c:	2306      	movs	r3, #6
 800f05e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800f060:	2340      	movs	r3, #64	; 0x40
 800f062:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800f064:	2300      	movs	r3, #0
 800f066:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800f068:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f06c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800f06e:	f107 0308 	add.w	r3, r7, #8
 800f072:	4619      	mov	r1, r3
 800f074:	6878      	ldr	r0, [r7, #4]
 800f076:	f7ff fe02 	bl	800ec7e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800f07a:	f241 3288 	movw	r2, #5000	; 0x1388
 800f07e:	2106      	movs	r1, #6
 800f080:	6878      	ldr	r0, [r7, #4]
 800f082:	f000 f8a7 	bl	800f1d4 <SDMMC_GetCmdResp1>
 800f086:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800f088:	69fb      	ldr	r3, [r7, #28]
}
 800f08a:	4618      	mov	r0, r3
 800f08c:	3720      	adds	r7, #32
 800f08e:	46bd      	mov	sp, r7
 800f090:	bd80      	pop	{r7, pc}

0800f092 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800f092:	b580      	push	{r7, lr}
 800f094:	b088      	sub	sp, #32
 800f096:	af00      	add	r7, sp, #0
 800f098:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800f09a:	2300      	movs	r3, #0
 800f09c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800f09e:	2333      	movs	r3, #51	; 0x33
 800f0a0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800f0a2:	2340      	movs	r3, #64	; 0x40
 800f0a4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800f0a6:	2300      	movs	r3, #0
 800f0a8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800f0aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f0ae:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800f0b0:	f107 0308 	add.w	r3, r7, #8
 800f0b4:	4619      	mov	r1, r3
 800f0b6:	6878      	ldr	r0, [r7, #4]
 800f0b8:	f7ff fde1 	bl	800ec7e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800f0bc:	f241 3288 	movw	r2, #5000	; 0x1388
 800f0c0:	2133      	movs	r1, #51	; 0x33
 800f0c2:	6878      	ldr	r0, [r7, #4]
 800f0c4:	f000 f886 	bl	800f1d4 <SDMMC_GetCmdResp1>
 800f0c8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800f0ca:	69fb      	ldr	r3, [r7, #28]
}
 800f0cc:	4618      	mov	r0, r3
 800f0ce:	3720      	adds	r7, #32
 800f0d0:	46bd      	mov	sp, r7
 800f0d2:	bd80      	pop	{r7, pc}

0800f0d4 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800f0d4:	b580      	push	{r7, lr}
 800f0d6:	b088      	sub	sp, #32
 800f0d8:	af00      	add	r7, sp, #0
 800f0da:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800f0dc:	2300      	movs	r3, #0
 800f0de:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800f0e0:	2302      	movs	r3, #2
 800f0e2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800f0e4:	23c0      	movs	r3, #192	; 0xc0
 800f0e6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800f0e8:	2300      	movs	r3, #0
 800f0ea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800f0ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f0f0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800f0f2:	f107 0308 	add.w	r3, r7, #8
 800f0f6:	4619      	mov	r1, r3
 800f0f8:	6878      	ldr	r0, [r7, #4]
 800f0fa:	f7ff fdc0 	bl	800ec7e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800f0fe:	6878      	ldr	r0, [r7, #4]
 800f100:	f000 f956 	bl	800f3b0 <SDMMC_GetCmdResp2>
 800f104:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800f106:	69fb      	ldr	r3, [r7, #28]
}
 800f108:	4618      	mov	r0, r3
 800f10a:	3720      	adds	r7, #32
 800f10c:	46bd      	mov	sp, r7
 800f10e:	bd80      	pop	{r7, pc}

0800f110 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800f110:	b580      	push	{r7, lr}
 800f112:	b088      	sub	sp, #32
 800f114:	af00      	add	r7, sp, #0
 800f116:	6078      	str	r0, [r7, #4]
 800f118:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800f11a:	683b      	ldr	r3, [r7, #0]
 800f11c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800f11e:	2309      	movs	r3, #9
 800f120:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800f122:	23c0      	movs	r3, #192	; 0xc0
 800f124:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800f126:	2300      	movs	r3, #0
 800f128:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800f12a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f12e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800f130:	f107 0308 	add.w	r3, r7, #8
 800f134:	4619      	mov	r1, r3
 800f136:	6878      	ldr	r0, [r7, #4]
 800f138:	f7ff fda1 	bl	800ec7e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800f13c:	6878      	ldr	r0, [r7, #4]
 800f13e:	f000 f937 	bl	800f3b0 <SDMMC_GetCmdResp2>
 800f142:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800f144:	69fb      	ldr	r3, [r7, #28]
}
 800f146:	4618      	mov	r0, r3
 800f148:	3720      	adds	r7, #32
 800f14a:	46bd      	mov	sp, r7
 800f14c:	bd80      	pop	{r7, pc}

0800f14e <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800f14e:	b580      	push	{r7, lr}
 800f150:	b088      	sub	sp, #32
 800f152:	af00      	add	r7, sp, #0
 800f154:	6078      	str	r0, [r7, #4]
 800f156:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800f158:	2300      	movs	r3, #0
 800f15a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800f15c:	2303      	movs	r3, #3
 800f15e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800f160:	2340      	movs	r3, #64	; 0x40
 800f162:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800f164:	2300      	movs	r3, #0
 800f166:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800f168:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f16c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800f16e:	f107 0308 	add.w	r3, r7, #8
 800f172:	4619      	mov	r1, r3
 800f174:	6878      	ldr	r0, [r7, #4]
 800f176:	f7ff fd82 	bl	800ec7e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800f17a:	683a      	ldr	r2, [r7, #0]
 800f17c:	2103      	movs	r1, #3
 800f17e:	6878      	ldr	r0, [r7, #4]
 800f180:	f000 f99c 	bl	800f4bc <SDMMC_GetCmdResp6>
 800f184:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800f186:	69fb      	ldr	r3, [r7, #28]
}
 800f188:	4618      	mov	r0, r3
 800f18a:	3720      	adds	r7, #32
 800f18c:	46bd      	mov	sp, r7
 800f18e:	bd80      	pop	{r7, pc}

0800f190 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800f190:	b580      	push	{r7, lr}
 800f192:	b088      	sub	sp, #32
 800f194:	af00      	add	r7, sp, #0
 800f196:	6078      	str	r0, [r7, #4]
 800f198:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800f19a:	683b      	ldr	r3, [r7, #0]
 800f19c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800f19e:	230d      	movs	r3, #13
 800f1a0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800f1a2:	2340      	movs	r3, #64	; 0x40
 800f1a4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800f1a6:	2300      	movs	r3, #0
 800f1a8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800f1aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f1ae:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800f1b0:	f107 0308 	add.w	r3, r7, #8
 800f1b4:	4619      	mov	r1, r3
 800f1b6:	6878      	ldr	r0, [r7, #4]
 800f1b8:	f7ff fd61 	bl	800ec7e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800f1bc:	f241 3288 	movw	r2, #5000	; 0x1388
 800f1c0:	210d      	movs	r1, #13
 800f1c2:	6878      	ldr	r0, [r7, #4]
 800f1c4:	f000 f806 	bl	800f1d4 <SDMMC_GetCmdResp1>
 800f1c8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800f1ca:	69fb      	ldr	r3, [r7, #28]
}
 800f1cc:	4618      	mov	r0, r3
 800f1ce:	3720      	adds	r7, #32
 800f1d0:	46bd      	mov	sp, r7
 800f1d2:	bd80      	pop	{r7, pc}

0800f1d4 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800f1d4:	b580      	push	{r7, lr}
 800f1d6:	b088      	sub	sp, #32
 800f1d8:	af00      	add	r7, sp, #0
 800f1da:	60f8      	str	r0, [r7, #12]
 800f1dc:	460b      	mov	r3, r1
 800f1de:	607a      	str	r2, [r7, #4]
 800f1e0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800f1e2:	4b70      	ldr	r3, [pc, #448]	; (800f3a4 <SDMMC_GetCmdResp1+0x1d0>)
 800f1e4:	681b      	ldr	r3, [r3, #0]
 800f1e6:	4a70      	ldr	r2, [pc, #448]	; (800f3a8 <SDMMC_GetCmdResp1+0x1d4>)
 800f1e8:	fba2 2303 	umull	r2, r3, r2, r3
 800f1ec:	0a5a      	lsrs	r2, r3, #9
 800f1ee:	687b      	ldr	r3, [r7, #4]
 800f1f0:	fb02 f303 	mul.w	r3, r2, r3
 800f1f4:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800f1f6:	69fb      	ldr	r3, [r7, #28]
 800f1f8:	1e5a      	subs	r2, r3, #1
 800f1fa:	61fa      	str	r2, [r7, #28]
 800f1fc:	2b00      	cmp	r3, #0
 800f1fe:	d102      	bne.n	800f206 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800f200:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f204:	e0c9      	b.n	800f39a <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 800f206:	68fb      	ldr	r3, [r7, #12]
 800f208:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f20a:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800f20c:	69bb      	ldr	r3, [r7, #24]
 800f20e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800f212:	2b00      	cmp	r3, #0
 800f214:	d0ef      	beq.n	800f1f6 <SDMMC_GetCmdResp1+0x22>
 800f216:	69bb      	ldr	r3, [r7, #24]
 800f218:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800f21c:	2b00      	cmp	r3, #0
 800f21e:	d1ea      	bne.n	800f1f6 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800f220:	68fb      	ldr	r3, [r7, #12]
 800f222:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f224:	f003 0304 	and.w	r3, r3, #4
 800f228:	2b00      	cmp	r3, #0
 800f22a:	d004      	beq.n	800f236 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800f22c:	68fb      	ldr	r3, [r7, #12]
 800f22e:	2204      	movs	r2, #4
 800f230:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800f232:	2304      	movs	r3, #4
 800f234:	e0b1      	b.n	800f39a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800f236:	68fb      	ldr	r3, [r7, #12]
 800f238:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f23a:	f003 0301 	and.w	r3, r3, #1
 800f23e:	2b00      	cmp	r3, #0
 800f240:	d004      	beq.n	800f24c <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800f242:	68fb      	ldr	r3, [r7, #12]
 800f244:	2201      	movs	r2, #1
 800f246:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800f248:	2301      	movs	r3, #1
 800f24a:	e0a6      	b.n	800f39a <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800f24c:	68fb      	ldr	r3, [r7, #12]
 800f24e:	22c5      	movs	r2, #197	; 0xc5
 800f250:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800f252:	68f8      	ldr	r0, [r7, #12]
 800f254:	f7ff fd3d 	bl	800ecd2 <SDIO_GetCommandResponse>
 800f258:	4603      	mov	r3, r0
 800f25a:	461a      	mov	r2, r3
 800f25c:	7afb      	ldrb	r3, [r7, #11]
 800f25e:	4293      	cmp	r3, r2
 800f260:	d001      	beq.n	800f266 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800f262:	2301      	movs	r3, #1
 800f264:	e099      	b.n	800f39a <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800f266:	2100      	movs	r1, #0
 800f268:	68f8      	ldr	r0, [r7, #12]
 800f26a:	f7ff fd3f 	bl	800ecec <SDIO_GetResponse>
 800f26e:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800f270:	697a      	ldr	r2, [r7, #20]
 800f272:	4b4e      	ldr	r3, [pc, #312]	; (800f3ac <SDMMC_GetCmdResp1+0x1d8>)
 800f274:	4013      	ands	r3, r2
 800f276:	2b00      	cmp	r3, #0
 800f278:	d101      	bne.n	800f27e <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800f27a:	2300      	movs	r3, #0
 800f27c:	e08d      	b.n	800f39a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800f27e:	697b      	ldr	r3, [r7, #20]
 800f280:	2b00      	cmp	r3, #0
 800f282:	da02      	bge.n	800f28a <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800f284:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800f288:	e087      	b.n	800f39a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800f28a:	697b      	ldr	r3, [r7, #20]
 800f28c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800f290:	2b00      	cmp	r3, #0
 800f292:	d001      	beq.n	800f298 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800f294:	2340      	movs	r3, #64	; 0x40
 800f296:	e080      	b.n	800f39a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800f298:	697b      	ldr	r3, [r7, #20]
 800f29a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800f29e:	2b00      	cmp	r3, #0
 800f2a0:	d001      	beq.n	800f2a6 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800f2a2:	2380      	movs	r3, #128	; 0x80
 800f2a4:	e079      	b.n	800f39a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800f2a6:	697b      	ldr	r3, [r7, #20]
 800f2a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800f2ac:	2b00      	cmp	r3, #0
 800f2ae:	d002      	beq.n	800f2b6 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800f2b0:	f44f 7380 	mov.w	r3, #256	; 0x100
 800f2b4:	e071      	b.n	800f39a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800f2b6:	697b      	ldr	r3, [r7, #20]
 800f2b8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800f2bc:	2b00      	cmp	r3, #0
 800f2be:	d002      	beq.n	800f2c6 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800f2c0:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f2c4:	e069      	b.n	800f39a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800f2c6:	697b      	ldr	r3, [r7, #20]
 800f2c8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800f2cc:	2b00      	cmp	r3, #0
 800f2ce:	d002      	beq.n	800f2d6 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800f2d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f2d4:	e061      	b.n	800f39a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800f2d6:	697b      	ldr	r3, [r7, #20]
 800f2d8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800f2dc:	2b00      	cmp	r3, #0
 800f2de:	d002      	beq.n	800f2e6 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800f2e0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800f2e4:	e059      	b.n	800f39a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800f2e6:	697b      	ldr	r3, [r7, #20]
 800f2e8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800f2ec:	2b00      	cmp	r3, #0
 800f2ee:	d002      	beq.n	800f2f6 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800f2f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f2f4:	e051      	b.n	800f39a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800f2f6:	697b      	ldr	r3, [r7, #20]
 800f2f8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800f2fc:	2b00      	cmp	r3, #0
 800f2fe:	d002      	beq.n	800f306 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800f300:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800f304:	e049      	b.n	800f39a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800f306:	697b      	ldr	r3, [r7, #20]
 800f308:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800f30c:	2b00      	cmp	r3, #0
 800f30e:	d002      	beq.n	800f316 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800f310:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800f314:	e041      	b.n	800f39a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800f316:	697b      	ldr	r3, [r7, #20]
 800f318:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800f31c:	2b00      	cmp	r3, #0
 800f31e:	d002      	beq.n	800f326 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800f320:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f324:	e039      	b.n	800f39a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800f326:	697b      	ldr	r3, [r7, #20]
 800f328:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800f32c:	2b00      	cmp	r3, #0
 800f32e:	d002      	beq.n	800f336 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800f330:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800f334:	e031      	b.n	800f39a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800f336:	697b      	ldr	r3, [r7, #20]
 800f338:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800f33c:	2b00      	cmp	r3, #0
 800f33e:	d002      	beq.n	800f346 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800f340:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800f344:	e029      	b.n	800f39a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800f346:	697b      	ldr	r3, [r7, #20]
 800f348:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800f34c:	2b00      	cmp	r3, #0
 800f34e:	d002      	beq.n	800f356 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800f350:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800f354:	e021      	b.n	800f39a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800f356:	697b      	ldr	r3, [r7, #20]
 800f358:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800f35c:	2b00      	cmp	r3, #0
 800f35e:	d002      	beq.n	800f366 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800f360:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800f364:	e019      	b.n	800f39a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800f366:	697b      	ldr	r3, [r7, #20]
 800f368:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f36c:	2b00      	cmp	r3, #0
 800f36e:	d002      	beq.n	800f376 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800f370:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800f374:	e011      	b.n	800f39a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800f376:	697b      	ldr	r3, [r7, #20]
 800f378:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800f37c:	2b00      	cmp	r3, #0
 800f37e:	d002      	beq.n	800f386 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800f380:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800f384:	e009      	b.n	800f39a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800f386:	697b      	ldr	r3, [r7, #20]
 800f388:	f003 0308 	and.w	r3, r3, #8
 800f38c:	2b00      	cmp	r3, #0
 800f38e:	d002      	beq.n	800f396 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800f390:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800f394:	e001      	b.n	800f39a <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800f396:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800f39a:	4618      	mov	r0, r3
 800f39c:	3720      	adds	r7, #32
 800f39e:	46bd      	mov	sp, r7
 800f3a0:	bd80      	pop	{r7, pc}
 800f3a2:	bf00      	nop
 800f3a4:	20000000 	.word	0x20000000
 800f3a8:	10624dd3 	.word	0x10624dd3
 800f3ac:	fdffe008 	.word	0xfdffe008

0800f3b0 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800f3b0:	b480      	push	{r7}
 800f3b2:	b085      	sub	sp, #20
 800f3b4:	af00      	add	r7, sp, #0
 800f3b6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800f3b8:	4b1f      	ldr	r3, [pc, #124]	; (800f438 <SDMMC_GetCmdResp2+0x88>)
 800f3ba:	681b      	ldr	r3, [r3, #0]
 800f3bc:	4a1f      	ldr	r2, [pc, #124]	; (800f43c <SDMMC_GetCmdResp2+0x8c>)
 800f3be:	fba2 2303 	umull	r2, r3, r2, r3
 800f3c2:	0a5b      	lsrs	r3, r3, #9
 800f3c4:	f241 3288 	movw	r2, #5000	; 0x1388
 800f3c8:	fb02 f303 	mul.w	r3, r2, r3
 800f3cc:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800f3ce:	68fb      	ldr	r3, [r7, #12]
 800f3d0:	1e5a      	subs	r2, r3, #1
 800f3d2:	60fa      	str	r2, [r7, #12]
 800f3d4:	2b00      	cmp	r3, #0
 800f3d6:	d102      	bne.n	800f3de <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800f3d8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f3dc:	e026      	b.n	800f42c <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f3e2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800f3e4:	68bb      	ldr	r3, [r7, #8]
 800f3e6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800f3ea:	2b00      	cmp	r3, #0
 800f3ec:	d0ef      	beq.n	800f3ce <SDMMC_GetCmdResp2+0x1e>
 800f3ee:	68bb      	ldr	r3, [r7, #8]
 800f3f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800f3f4:	2b00      	cmp	r3, #0
 800f3f6:	d1ea      	bne.n	800f3ce <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f3fc:	f003 0304 	and.w	r3, r3, #4
 800f400:	2b00      	cmp	r3, #0
 800f402:	d004      	beq.n	800f40e <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800f404:	687b      	ldr	r3, [r7, #4]
 800f406:	2204      	movs	r2, #4
 800f408:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800f40a:	2304      	movs	r3, #4
 800f40c:	e00e      	b.n	800f42c <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f412:	f003 0301 	and.w	r3, r3, #1
 800f416:	2b00      	cmp	r3, #0
 800f418:	d004      	beq.n	800f424 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800f41a:	687b      	ldr	r3, [r7, #4]
 800f41c:	2201      	movs	r2, #1
 800f41e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800f420:	2301      	movs	r3, #1
 800f422:	e003      	b.n	800f42c <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	22c5      	movs	r2, #197	; 0xc5
 800f428:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800f42a:	2300      	movs	r3, #0
}
 800f42c:	4618      	mov	r0, r3
 800f42e:	3714      	adds	r7, #20
 800f430:	46bd      	mov	sp, r7
 800f432:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f436:	4770      	bx	lr
 800f438:	20000000 	.word	0x20000000
 800f43c:	10624dd3 	.word	0x10624dd3

0800f440 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800f440:	b480      	push	{r7}
 800f442:	b085      	sub	sp, #20
 800f444:	af00      	add	r7, sp, #0
 800f446:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800f448:	4b1a      	ldr	r3, [pc, #104]	; (800f4b4 <SDMMC_GetCmdResp3+0x74>)
 800f44a:	681b      	ldr	r3, [r3, #0]
 800f44c:	4a1a      	ldr	r2, [pc, #104]	; (800f4b8 <SDMMC_GetCmdResp3+0x78>)
 800f44e:	fba2 2303 	umull	r2, r3, r2, r3
 800f452:	0a5b      	lsrs	r3, r3, #9
 800f454:	f241 3288 	movw	r2, #5000	; 0x1388
 800f458:	fb02 f303 	mul.w	r3, r2, r3
 800f45c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800f45e:	68fb      	ldr	r3, [r7, #12]
 800f460:	1e5a      	subs	r2, r3, #1
 800f462:	60fa      	str	r2, [r7, #12]
 800f464:	2b00      	cmp	r3, #0
 800f466:	d102      	bne.n	800f46e <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800f468:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f46c:	e01b      	b.n	800f4a6 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f472:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800f474:	68bb      	ldr	r3, [r7, #8]
 800f476:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800f47a:	2b00      	cmp	r3, #0
 800f47c:	d0ef      	beq.n	800f45e <SDMMC_GetCmdResp3+0x1e>
 800f47e:	68bb      	ldr	r3, [r7, #8]
 800f480:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800f484:	2b00      	cmp	r3, #0
 800f486:	d1ea      	bne.n	800f45e <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f48c:	f003 0304 	and.w	r3, r3, #4
 800f490:	2b00      	cmp	r3, #0
 800f492:	d004      	beq.n	800f49e <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	2204      	movs	r2, #4
 800f498:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800f49a:	2304      	movs	r3, #4
 800f49c:	e003      	b.n	800f4a6 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	22c5      	movs	r2, #197	; 0xc5
 800f4a2:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800f4a4:	2300      	movs	r3, #0
}
 800f4a6:	4618      	mov	r0, r3
 800f4a8:	3714      	adds	r7, #20
 800f4aa:	46bd      	mov	sp, r7
 800f4ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4b0:	4770      	bx	lr
 800f4b2:	bf00      	nop
 800f4b4:	20000000 	.word	0x20000000
 800f4b8:	10624dd3 	.word	0x10624dd3

0800f4bc <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800f4bc:	b580      	push	{r7, lr}
 800f4be:	b088      	sub	sp, #32
 800f4c0:	af00      	add	r7, sp, #0
 800f4c2:	60f8      	str	r0, [r7, #12]
 800f4c4:	460b      	mov	r3, r1
 800f4c6:	607a      	str	r2, [r7, #4]
 800f4c8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800f4ca:	4b35      	ldr	r3, [pc, #212]	; (800f5a0 <SDMMC_GetCmdResp6+0xe4>)
 800f4cc:	681b      	ldr	r3, [r3, #0]
 800f4ce:	4a35      	ldr	r2, [pc, #212]	; (800f5a4 <SDMMC_GetCmdResp6+0xe8>)
 800f4d0:	fba2 2303 	umull	r2, r3, r2, r3
 800f4d4:	0a5b      	lsrs	r3, r3, #9
 800f4d6:	f241 3288 	movw	r2, #5000	; 0x1388
 800f4da:	fb02 f303 	mul.w	r3, r2, r3
 800f4de:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800f4e0:	69fb      	ldr	r3, [r7, #28]
 800f4e2:	1e5a      	subs	r2, r3, #1
 800f4e4:	61fa      	str	r2, [r7, #28]
 800f4e6:	2b00      	cmp	r3, #0
 800f4e8:	d102      	bne.n	800f4f0 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800f4ea:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f4ee:	e052      	b.n	800f596 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 800f4f0:	68fb      	ldr	r3, [r7, #12]
 800f4f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f4f4:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800f4f6:	69bb      	ldr	r3, [r7, #24]
 800f4f8:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800f4fc:	2b00      	cmp	r3, #0
 800f4fe:	d0ef      	beq.n	800f4e0 <SDMMC_GetCmdResp6+0x24>
 800f500:	69bb      	ldr	r3, [r7, #24]
 800f502:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800f506:	2b00      	cmp	r3, #0
 800f508:	d1ea      	bne.n	800f4e0 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800f50a:	68fb      	ldr	r3, [r7, #12]
 800f50c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f50e:	f003 0304 	and.w	r3, r3, #4
 800f512:	2b00      	cmp	r3, #0
 800f514:	d004      	beq.n	800f520 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800f516:	68fb      	ldr	r3, [r7, #12]
 800f518:	2204      	movs	r2, #4
 800f51a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800f51c:	2304      	movs	r3, #4
 800f51e:	e03a      	b.n	800f596 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800f520:	68fb      	ldr	r3, [r7, #12]
 800f522:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f524:	f003 0301 	and.w	r3, r3, #1
 800f528:	2b00      	cmp	r3, #0
 800f52a:	d004      	beq.n	800f536 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800f52c:	68fb      	ldr	r3, [r7, #12]
 800f52e:	2201      	movs	r2, #1
 800f530:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800f532:	2301      	movs	r3, #1
 800f534:	e02f      	b.n	800f596 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800f536:	68f8      	ldr	r0, [r7, #12]
 800f538:	f7ff fbcb 	bl	800ecd2 <SDIO_GetCommandResponse>
 800f53c:	4603      	mov	r3, r0
 800f53e:	461a      	mov	r2, r3
 800f540:	7afb      	ldrb	r3, [r7, #11]
 800f542:	4293      	cmp	r3, r2
 800f544:	d001      	beq.n	800f54a <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800f546:	2301      	movs	r3, #1
 800f548:	e025      	b.n	800f596 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800f54a:	68fb      	ldr	r3, [r7, #12]
 800f54c:	22c5      	movs	r2, #197	; 0xc5
 800f54e:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800f550:	2100      	movs	r1, #0
 800f552:	68f8      	ldr	r0, [r7, #12]
 800f554:	f7ff fbca 	bl	800ecec <SDIO_GetResponse>
 800f558:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800f55a:	697b      	ldr	r3, [r7, #20]
 800f55c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800f560:	2b00      	cmp	r3, #0
 800f562:	d106      	bne.n	800f572 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800f564:	697b      	ldr	r3, [r7, #20]
 800f566:	0c1b      	lsrs	r3, r3, #16
 800f568:	b29a      	uxth	r2, r3
 800f56a:	687b      	ldr	r3, [r7, #4]
 800f56c:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800f56e:	2300      	movs	r3, #0
 800f570:	e011      	b.n	800f596 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800f572:	697b      	ldr	r3, [r7, #20]
 800f574:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f578:	2b00      	cmp	r3, #0
 800f57a:	d002      	beq.n	800f582 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800f57c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800f580:	e009      	b.n	800f596 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800f582:	697b      	ldr	r3, [r7, #20]
 800f584:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800f588:	2b00      	cmp	r3, #0
 800f58a:	d002      	beq.n	800f592 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800f58c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f590:	e001      	b.n	800f596 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800f592:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800f596:	4618      	mov	r0, r3
 800f598:	3720      	adds	r7, #32
 800f59a:	46bd      	mov	sp, r7
 800f59c:	bd80      	pop	{r7, pc}
 800f59e:	bf00      	nop
 800f5a0:	20000000 	.word	0x20000000
 800f5a4:	10624dd3 	.word	0x10624dd3

0800f5a8 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800f5a8:	b480      	push	{r7}
 800f5aa:	b085      	sub	sp, #20
 800f5ac:	af00      	add	r7, sp, #0
 800f5ae:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800f5b0:	4b22      	ldr	r3, [pc, #136]	; (800f63c <SDMMC_GetCmdResp7+0x94>)
 800f5b2:	681b      	ldr	r3, [r3, #0]
 800f5b4:	4a22      	ldr	r2, [pc, #136]	; (800f640 <SDMMC_GetCmdResp7+0x98>)
 800f5b6:	fba2 2303 	umull	r2, r3, r2, r3
 800f5ba:	0a5b      	lsrs	r3, r3, #9
 800f5bc:	f241 3288 	movw	r2, #5000	; 0x1388
 800f5c0:	fb02 f303 	mul.w	r3, r2, r3
 800f5c4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800f5c6:	68fb      	ldr	r3, [r7, #12]
 800f5c8:	1e5a      	subs	r2, r3, #1
 800f5ca:	60fa      	str	r2, [r7, #12]
 800f5cc:	2b00      	cmp	r3, #0
 800f5ce:	d102      	bne.n	800f5d6 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800f5d0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f5d4:	e02c      	b.n	800f630 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 800f5d6:	687b      	ldr	r3, [r7, #4]
 800f5d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f5da:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800f5dc:	68bb      	ldr	r3, [r7, #8]
 800f5de:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800f5e2:	2b00      	cmp	r3, #0
 800f5e4:	d0ef      	beq.n	800f5c6 <SDMMC_GetCmdResp7+0x1e>
 800f5e6:	68bb      	ldr	r3, [r7, #8]
 800f5e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800f5ec:	2b00      	cmp	r3, #0
 800f5ee:	d1ea      	bne.n	800f5c6 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f5f4:	f003 0304 	and.w	r3, r3, #4
 800f5f8:	2b00      	cmp	r3, #0
 800f5fa:	d004      	beq.n	800f606 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	2204      	movs	r2, #4
 800f600:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800f602:	2304      	movs	r3, #4
 800f604:	e014      	b.n	800f630 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800f606:	687b      	ldr	r3, [r7, #4]
 800f608:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f60a:	f003 0301 	and.w	r3, r3, #1
 800f60e:	2b00      	cmp	r3, #0
 800f610:	d004      	beq.n	800f61c <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800f612:	687b      	ldr	r3, [r7, #4]
 800f614:	2201      	movs	r2, #1
 800f616:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800f618:	2301      	movs	r3, #1
 800f61a:	e009      	b.n	800f630 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f620:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f624:	2b00      	cmp	r3, #0
 800f626:	d002      	beq.n	800f62e <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800f628:	687b      	ldr	r3, [r7, #4]
 800f62a:	2240      	movs	r2, #64	; 0x40
 800f62c:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800f62e:	2300      	movs	r3, #0
  
}
 800f630:	4618      	mov	r0, r3
 800f632:	3714      	adds	r7, #20
 800f634:	46bd      	mov	sp, r7
 800f636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f63a:	4770      	bx	lr
 800f63c:	20000000 	.word	0x20000000
 800f640:	10624dd3 	.word	0x10624dd3

0800f644 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800f644:	b480      	push	{r7}
 800f646:	b085      	sub	sp, #20
 800f648:	af00      	add	r7, sp, #0
 800f64a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800f64c:	4b11      	ldr	r3, [pc, #68]	; (800f694 <SDMMC_GetCmdError+0x50>)
 800f64e:	681b      	ldr	r3, [r3, #0]
 800f650:	4a11      	ldr	r2, [pc, #68]	; (800f698 <SDMMC_GetCmdError+0x54>)
 800f652:	fba2 2303 	umull	r2, r3, r2, r3
 800f656:	0a5b      	lsrs	r3, r3, #9
 800f658:	f241 3288 	movw	r2, #5000	; 0x1388
 800f65c:	fb02 f303 	mul.w	r3, r2, r3
 800f660:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800f662:	68fb      	ldr	r3, [r7, #12]
 800f664:	1e5a      	subs	r2, r3, #1
 800f666:	60fa      	str	r2, [r7, #12]
 800f668:	2b00      	cmp	r3, #0
 800f66a:	d102      	bne.n	800f672 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800f66c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f670:	e009      	b.n	800f686 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800f672:	687b      	ldr	r3, [r7, #4]
 800f674:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f676:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f67a:	2b00      	cmp	r3, #0
 800f67c:	d0f1      	beq.n	800f662 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	22c5      	movs	r2, #197	; 0xc5
 800f682:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800f684:	2300      	movs	r3, #0
}
 800f686:	4618      	mov	r0, r3
 800f688:	3714      	adds	r7, #20
 800f68a:	46bd      	mov	sp, r7
 800f68c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f690:	4770      	bx	lr
 800f692:	bf00      	nop
 800f694:	20000000 	.word	0x20000000
 800f698:	10624dd3 	.word	0x10624dd3

0800f69c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800f69c:	b084      	sub	sp, #16
 800f69e:	b580      	push	{r7, lr}
 800f6a0:	b084      	sub	sp, #16
 800f6a2:	af00      	add	r7, sp, #0
 800f6a4:	6078      	str	r0, [r7, #4]
 800f6a6:	f107 001c 	add.w	r0, r7, #28
 800f6aa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800f6ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f6b0:	2b01      	cmp	r3, #1
 800f6b2:	d122      	bne.n	800f6fa <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f6b8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800f6bc:	687b      	ldr	r3, [r7, #4]
 800f6be:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800f6c0:	687b      	ldr	r3, [r7, #4]
 800f6c2:	68db      	ldr	r3, [r3, #12]
 800f6c4:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800f6c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f6cc:	687a      	ldr	r2, [r7, #4]
 800f6ce:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	68db      	ldr	r3, [r3, #12]
 800f6d4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800f6d8:	687b      	ldr	r3, [r7, #4]
 800f6da:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800f6dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f6de:	2b01      	cmp	r3, #1
 800f6e0:	d105      	bne.n	800f6ee <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	68db      	ldr	r3, [r3, #12]
 800f6e6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800f6ee:	6878      	ldr	r0, [r7, #4]
 800f6f0:	f001 fbe8 	bl	8010ec4 <USB_CoreReset>
 800f6f4:	4603      	mov	r3, r0
 800f6f6:	73fb      	strb	r3, [r7, #15]
 800f6f8:	e01a      	b.n	800f730 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800f6fa:	687b      	ldr	r3, [r7, #4]
 800f6fc:	68db      	ldr	r3, [r3, #12]
 800f6fe:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800f706:	6878      	ldr	r0, [r7, #4]
 800f708:	f001 fbdc 	bl	8010ec4 <USB_CoreReset>
 800f70c:	4603      	mov	r3, r0
 800f70e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800f710:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f712:	2b00      	cmp	r3, #0
 800f714:	d106      	bne.n	800f724 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f71a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800f71e:	687b      	ldr	r3, [r7, #4]
 800f720:	639a      	str	r2, [r3, #56]	; 0x38
 800f722:	e005      	b.n	800f730 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800f724:	687b      	ldr	r3, [r7, #4]
 800f726:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f728:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800f72c:	687b      	ldr	r3, [r7, #4]
 800f72e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800f730:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f732:	2b01      	cmp	r3, #1
 800f734:	d10b      	bne.n	800f74e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	689b      	ldr	r3, [r3, #8]
 800f73a:	f043 0206 	orr.w	r2, r3, #6
 800f73e:	687b      	ldr	r3, [r7, #4]
 800f740:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	689b      	ldr	r3, [r3, #8]
 800f746:	f043 0220 	orr.w	r2, r3, #32
 800f74a:	687b      	ldr	r3, [r7, #4]
 800f74c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800f74e:	7bfb      	ldrb	r3, [r7, #15]
}
 800f750:	4618      	mov	r0, r3
 800f752:	3710      	adds	r7, #16
 800f754:	46bd      	mov	sp, r7
 800f756:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800f75a:	b004      	add	sp, #16
 800f75c:	4770      	bx	lr
	...

0800f760 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800f760:	b480      	push	{r7}
 800f762:	b087      	sub	sp, #28
 800f764:	af00      	add	r7, sp, #0
 800f766:	60f8      	str	r0, [r7, #12]
 800f768:	60b9      	str	r1, [r7, #8]
 800f76a:	4613      	mov	r3, r2
 800f76c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800f76e:	79fb      	ldrb	r3, [r7, #7]
 800f770:	2b02      	cmp	r3, #2
 800f772:	d165      	bne.n	800f840 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800f774:	68bb      	ldr	r3, [r7, #8]
 800f776:	4a41      	ldr	r2, [pc, #260]	; (800f87c <USB_SetTurnaroundTime+0x11c>)
 800f778:	4293      	cmp	r3, r2
 800f77a:	d906      	bls.n	800f78a <USB_SetTurnaroundTime+0x2a>
 800f77c:	68bb      	ldr	r3, [r7, #8]
 800f77e:	4a40      	ldr	r2, [pc, #256]	; (800f880 <USB_SetTurnaroundTime+0x120>)
 800f780:	4293      	cmp	r3, r2
 800f782:	d202      	bcs.n	800f78a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800f784:	230f      	movs	r3, #15
 800f786:	617b      	str	r3, [r7, #20]
 800f788:	e062      	b.n	800f850 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800f78a:	68bb      	ldr	r3, [r7, #8]
 800f78c:	4a3c      	ldr	r2, [pc, #240]	; (800f880 <USB_SetTurnaroundTime+0x120>)
 800f78e:	4293      	cmp	r3, r2
 800f790:	d306      	bcc.n	800f7a0 <USB_SetTurnaroundTime+0x40>
 800f792:	68bb      	ldr	r3, [r7, #8]
 800f794:	4a3b      	ldr	r2, [pc, #236]	; (800f884 <USB_SetTurnaroundTime+0x124>)
 800f796:	4293      	cmp	r3, r2
 800f798:	d202      	bcs.n	800f7a0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800f79a:	230e      	movs	r3, #14
 800f79c:	617b      	str	r3, [r7, #20]
 800f79e:	e057      	b.n	800f850 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800f7a0:	68bb      	ldr	r3, [r7, #8]
 800f7a2:	4a38      	ldr	r2, [pc, #224]	; (800f884 <USB_SetTurnaroundTime+0x124>)
 800f7a4:	4293      	cmp	r3, r2
 800f7a6:	d306      	bcc.n	800f7b6 <USB_SetTurnaroundTime+0x56>
 800f7a8:	68bb      	ldr	r3, [r7, #8]
 800f7aa:	4a37      	ldr	r2, [pc, #220]	; (800f888 <USB_SetTurnaroundTime+0x128>)
 800f7ac:	4293      	cmp	r3, r2
 800f7ae:	d202      	bcs.n	800f7b6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800f7b0:	230d      	movs	r3, #13
 800f7b2:	617b      	str	r3, [r7, #20]
 800f7b4:	e04c      	b.n	800f850 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800f7b6:	68bb      	ldr	r3, [r7, #8]
 800f7b8:	4a33      	ldr	r2, [pc, #204]	; (800f888 <USB_SetTurnaroundTime+0x128>)
 800f7ba:	4293      	cmp	r3, r2
 800f7bc:	d306      	bcc.n	800f7cc <USB_SetTurnaroundTime+0x6c>
 800f7be:	68bb      	ldr	r3, [r7, #8]
 800f7c0:	4a32      	ldr	r2, [pc, #200]	; (800f88c <USB_SetTurnaroundTime+0x12c>)
 800f7c2:	4293      	cmp	r3, r2
 800f7c4:	d802      	bhi.n	800f7cc <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800f7c6:	230c      	movs	r3, #12
 800f7c8:	617b      	str	r3, [r7, #20]
 800f7ca:	e041      	b.n	800f850 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800f7cc:	68bb      	ldr	r3, [r7, #8]
 800f7ce:	4a2f      	ldr	r2, [pc, #188]	; (800f88c <USB_SetTurnaroundTime+0x12c>)
 800f7d0:	4293      	cmp	r3, r2
 800f7d2:	d906      	bls.n	800f7e2 <USB_SetTurnaroundTime+0x82>
 800f7d4:	68bb      	ldr	r3, [r7, #8]
 800f7d6:	4a2e      	ldr	r2, [pc, #184]	; (800f890 <USB_SetTurnaroundTime+0x130>)
 800f7d8:	4293      	cmp	r3, r2
 800f7da:	d802      	bhi.n	800f7e2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800f7dc:	230b      	movs	r3, #11
 800f7de:	617b      	str	r3, [r7, #20]
 800f7e0:	e036      	b.n	800f850 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800f7e2:	68bb      	ldr	r3, [r7, #8]
 800f7e4:	4a2a      	ldr	r2, [pc, #168]	; (800f890 <USB_SetTurnaroundTime+0x130>)
 800f7e6:	4293      	cmp	r3, r2
 800f7e8:	d906      	bls.n	800f7f8 <USB_SetTurnaroundTime+0x98>
 800f7ea:	68bb      	ldr	r3, [r7, #8]
 800f7ec:	4a29      	ldr	r2, [pc, #164]	; (800f894 <USB_SetTurnaroundTime+0x134>)
 800f7ee:	4293      	cmp	r3, r2
 800f7f0:	d802      	bhi.n	800f7f8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800f7f2:	230a      	movs	r3, #10
 800f7f4:	617b      	str	r3, [r7, #20]
 800f7f6:	e02b      	b.n	800f850 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800f7f8:	68bb      	ldr	r3, [r7, #8]
 800f7fa:	4a26      	ldr	r2, [pc, #152]	; (800f894 <USB_SetTurnaroundTime+0x134>)
 800f7fc:	4293      	cmp	r3, r2
 800f7fe:	d906      	bls.n	800f80e <USB_SetTurnaroundTime+0xae>
 800f800:	68bb      	ldr	r3, [r7, #8]
 800f802:	4a25      	ldr	r2, [pc, #148]	; (800f898 <USB_SetTurnaroundTime+0x138>)
 800f804:	4293      	cmp	r3, r2
 800f806:	d202      	bcs.n	800f80e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800f808:	2309      	movs	r3, #9
 800f80a:	617b      	str	r3, [r7, #20]
 800f80c:	e020      	b.n	800f850 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800f80e:	68bb      	ldr	r3, [r7, #8]
 800f810:	4a21      	ldr	r2, [pc, #132]	; (800f898 <USB_SetTurnaroundTime+0x138>)
 800f812:	4293      	cmp	r3, r2
 800f814:	d306      	bcc.n	800f824 <USB_SetTurnaroundTime+0xc4>
 800f816:	68bb      	ldr	r3, [r7, #8]
 800f818:	4a20      	ldr	r2, [pc, #128]	; (800f89c <USB_SetTurnaroundTime+0x13c>)
 800f81a:	4293      	cmp	r3, r2
 800f81c:	d802      	bhi.n	800f824 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800f81e:	2308      	movs	r3, #8
 800f820:	617b      	str	r3, [r7, #20]
 800f822:	e015      	b.n	800f850 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800f824:	68bb      	ldr	r3, [r7, #8]
 800f826:	4a1d      	ldr	r2, [pc, #116]	; (800f89c <USB_SetTurnaroundTime+0x13c>)
 800f828:	4293      	cmp	r3, r2
 800f82a:	d906      	bls.n	800f83a <USB_SetTurnaroundTime+0xda>
 800f82c:	68bb      	ldr	r3, [r7, #8]
 800f82e:	4a1c      	ldr	r2, [pc, #112]	; (800f8a0 <USB_SetTurnaroundTime+0x140>)
 800f830:	4293      	cmp	r3, r2
 800f832:	d202      	bcs.n	800f83a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800f834:	2307      	movs	r3, #7
 800f836:	617b      	str	r3, [r7, #20]
 800f838:	e00a      	b.n	800f850 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800f83a:	2306      	movs	r3, #6
 800f83c:	617b      	str	r3, [r7, #20]
 800f83e:	e007      	b.n	800f850 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800f840:	79fb      	ldrb	r3, [r7, #7]
 800f842:	2b00      	cmp	r3, #0
 800f844:	d102      	bne.n	800f84c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800f846:	2309      	movs	r3, #9
 800f848:	617b      	str	r3, [r7, #20]
 800f84a:	e001      	b.n	800f850 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800f84c:	2309      	movs	r3, #9
 800f84e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800f850:	68fb      	ldr	r3, [r7, #12]
 800f852:	68db      	ldr	r3, [r3, #12]
 800f854:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800f858:	68fb      	ldr	r3, [r7, #12]
 800f85a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800f85c:	68fb      	ldr	r3, [r7, #12]
 800f85e:	68da      	ldr	r2, [r3, #12]
 800f860:	697b      	ldr	r3, [r7, #20]
 800f862:	029b      	lsls	r3, r3, #10
 800f864:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800f868:	431a      	orrs	r2, r3
 800f86a:	68fb      	ldr	r3, [r7, #12]
 800f86c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800f86e:	2300      	movs	r3, #0
}
 800f870:	4618      	mov	r0, r3
 800f872:	371c      	adds	r7, #28
 800f874:	46bd      	mov	sp, r7
 800f876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f87a:	4770      	bx	lr
 800f87c:	00d8acbf 	.word	0x00d8acbf
 800f880:	00e4e1c0 	.word	0x00e4e1c0
 800f884:	00f42400 	.word	0x00f42400
 800f888:	01067380 	.word	0x01067380
 800f88c:	011a499f 	.word	0x011a499f
 800f890:	01312cff 	.word	0x01312cff
 800f894:	014ca43f 	.word	0x014ca43f
 800f898:	016e3600 	.word	0x016e3600
 800f89c:	01a6ab1f 	.word	0x01a6ab1f
 800f8a0:	01e84800 	.word	0x01e84800

0800f8a4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800f8a4:	b480      	push	{r7}
 800f8a6:	b083      	sub	sp, #12
 800f8a8:	af00      	add	r7, sp, #0
 800f8aa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800f8ac:	687b      	ldr	r3, [r7, #4]
 800f8ae:	689b      	ldr	r3, [r3, #8]
 800f8b0:	f043 0201 	orr.w	r2, r3, #1
 800f8b4:	687b      	ldr	r3, [r7, #4]
 800f8b6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800f8b8:	2300      	movs	r3, #0
}
 800f8ba:	4618      	mov	r0, r3
 800f8bc:	370c      	adds	r7, #12
 800f8be:	46bd      	mov	sp, r7
 800f8c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8c4:	4770      	bx	lr

0800f8c6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800f8c6:	b480      	push	{r7}
 800f8c8:	b083      	sub	sp, #12
 800f8ca:	af00      	add	r7, sp, #0
 800f8cc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800f8ce:	687b      	ldr	r3, [r7, #4]
 800f8d0:	689b      	ldr	r3, [r3, #8]
 800f8d2:	f023 0201 	bic.w	r2, r3, #1
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800f8da:	2300      	movs	r3, #0
}
 800f8dc:	4618      	mov	r0, r3
 800f8de:	370c      	adds	r7, #12
 800f8e0:	46bd      	mov	sp, r7
 800f8e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8e6:	4770      	bx	lr

0800f8e8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800f8e8:	b580      	push	{r7, lr}
 800f8ea:	b084      	sub	sp, #16
 800f8ec:	af00      	add	r7, sp, #0
 800f8ee:	6078      	str	r0, [r7, #4]
 800f8f0:	460b      	mov	r3, r1
 800f8f2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800f8f4:	2300      	movs	r3, #0
 800f8f6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	68db      	ldr	r3, [r3, #12]
 800f8fc:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800f900:	687b      	ldr	r3, [r7, #4]
 800f902:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800f904:	78fb      	ldrb	r3, [r7, #3]
 800f906:	2b01      	cmp	r3, #1
 800f908:	d115      	bne.n	800f936 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800f90a:	687b      	ldr	r3, [r7, #4]
 800f90c:	68db      	ldr	r3, [r3, #12]
 800f90e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800f912:	687b      	ldr	r3, [r7, #4]
 800f914:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800f916:	2001      	movs	r0, #1
 800f918:	f7f7 f958 	bl	8006bcc <HAL_Delay>
      ms++;
 800f91c:	68fb      	ldr	r3, [r7, #12]
 800f91e:	3301      	adds	r3, #1
 800f920:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800f922:	6878      	ldr	r0, [r7, #4]
 800f924:	f001 fa3f 	bl	8010da6 <USB_GetMode>
 800f928:	4603      	mov	r3, r0
 800f92a:	2b01      	cmp	r3, #1
 800f92c:	d01e      	beq.n	800f96c <USB_SetCurrentMode+0x84>
 800f92e:	68fb      	ldr	r3, [r7, #12]
 800f930:	2b31      	cmp	r3, #49	; 0x31
 800f932:	d9f0      	bls.n	800f916 <USB_SetCurrentMode+0x2e>
 800f934:	e01a      	b.n	800f96c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800f936:	78fb      	ldrb	r3, [r7, #3]
 800f938:	2b00      	cmp	r3, #0
 800f93a:	d115      	bne.n	800f968 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800f93c:	687b      	ldr	r3, [r7, #4]
 800f93e:	68db      	ldr	r3, [r3, #12]
 800f940:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800f948:	2001      	movs	r0, #1
 800f94a:	f7f7 f93f 	bl	8006bcc <HAL_Delay>
      ms++;
 800f94e:	68fb      	ldr	r3, [r7, #12]
 800f950:	3301      	adds	r3, #1
 800f952:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800f954:	6878      	ldr	r0, [r7, #4]
 800f956:	f001 fa26 	bl	8010da6 <USB_GetMode>
 800f95a:	4603      	mov	r3, r0
 800f95c:	2b00      	cmp	r3, #0
 800f95e:	d005      	beq.n	800f96c <USB_SetCurrentMode+0x84>
 800f960:	68fb      	ldr	r3, [r7, #12]
 800f962:	2b31      	cmp	r3, #49	; 0x31
 800f964:	d9f0      	bls.n	800f948 <USB_SetCurrentMode+0x60>
 800f966:	e001      	b.n	800f96c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800f968:	2301      	movs	r3, #1
 800f96a:	e005      	b.n	800f978 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800f96c:	68fb      	ldr	r3, [r7, #12]
 800f96e:	2b32      	cmp	r3, #50	; 0x32
 800f970:	d101      	bne.n	800f976 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800f972:	2301      	movs	r3, #1
 800f974:	e000      	b.n	800f978 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800f976:	2300      	movs	r3, #0
}
 800f978:	4618      	mov	r0, r3
 800f97a:	3710      	adds	r7, #16
 800f97c:	46bd      	mov	sp, r7
 800f97e:	bd80      	pop	{r7, pc}

0800f980 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800f980:	b084      	sub	sp, #16
 800f982:	b580      	push	{r7, lr}
 800f984:	b086      	sub	sp, #24
 800f986:	af00      	add	r7, sp, #0
 800f988:	6078      	str	r0, [r7, #4]
 800f98a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800f98e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800f992:	2300      	movs	r3, #0
 800f994:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800f99a:	2300      	movs	r3, #0
 800f99c:	613b      	str	r3, [r7, #16]
 800f99e:	e009      	b.n	800f9b4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800f9a0:	687a      	ldr	r2, [r7, #4]
 800f9a2:	693b      	ldr	r3, [r7, #16]
 800f9a4:	3340      	adds	r3, #64	; 0x40
 800f9a6:	009b      	lsls	r3, r3, #2
 800f9a8:	4413      	add	r3, r2
 800f9aa:	2200      	movs	r2, #0
 800f9ac:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800f9ae:	693b      	ldr	r3, [r7, #16]
 800f9b0:	3301      	adds	r3, #1
 800f9b2:	613b      	str	r3, [r7, #16]
 800f9b4:	693b      	ldr	r3, [r7, #16]
 800f9b6:	2b0e      	cmp	r3, #14
 800f9b8:	d9f2      	bls.n	800f9a0 <USB_DevInit+0x20>
  }

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800f9ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f9bc:	2b00      	cmp	r3, #0
 800f9be:	d11c      	bne.n	800f9fa <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800f9c0:	68fb      	ldr	r3, [r7, #12]
 800f9c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f9c6:	685b      	ldr	r3, [r3, #4]
 800f9c8:	68fa      	ldr	r2, [r7, #12]
 800f9ca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f9ce:	f043 0302 	orr.w	r3, r3, #2
 800f9d2:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800f9d4:	687b      	ldr	r3, [r7, #4]
 800f9d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f9d8:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800f9dc:	687b      	ldr	r3, [r7, #4]
 800f9de:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800f9e0:	687b      	ldr	r3, [r7, #4]
 800f9e2:	681b      	ldr	r3, [r3, #0]
 800f9e4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800f9e8:	687b      	ldr	r3, [r7, #4]
 800f9ea:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800f9ec:	687b      	ldr	r3, [r7, #4]
 800f9ee:	681b      	ldr	r3, [r3, #0]
 800f9f0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800f9f4:	687b      	ldr	r3, [r7, #4]
 800f9f6:	601a      	str	r2, [r3, #0]
 800f9f8:	e005      	b.n	800fa06 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f9fe:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800fa02:	687b      	ldr	r3, [r7, #4]
 800fa04:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800fa06:	68fb      	ldr	r3, [r7, #12]
 800fa08:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800fa0c:	461a      	mov	r2, r3
 800fa0e:	2300      	movs	r3, #0
 800fa10:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800fa12:	68fb      	ldr	r3, [r7, #12]
 800fa14:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fa18:	4619      	mov	r1, r3
 800fa1a:	68fb      	ldr	r3, [r7, #12]
 800fa1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fa20:	461a      	mov	r2, r3
 800fa22:	680b      	ldr	r3, [r1, #0]
 800fa24:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800fa26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa28:	2b01      	cmp	r3, #1
 800fa2a:	d10c      	bne.n	800fa46 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800fa2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fa2e:	2b00      	cmp	r3, #0
 800fa30:	d104      	bne.n	800fa3c <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800fa32:	2100      	movs	r1, #0
 800fa34:	6878      	ldr	r0, [r7, #4]
 800fa36:	f000 f965 	bl	800fd04 <USB_SetDevSpeed>
 800fa3a:	e008      	b.n	800fa4e <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800fa3c:	2101      	movs	r1, #1
 800fa3e:	6878      	ldr	r0, [r7, #4]
 800fa40:	f000 f960 	bl	800fd04 <USB_SetDevSpeed>
 800fa44:	e003      	b.n	800fa4e <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800fa46:	2103      	movs	r1, #3
 800fa48:	6878      	ldr	r0, [r7, #4]
 800fa4a:	f000 f95b 	bl	800fd04 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800fa4e:	2110      	movs	r1, #16
 800fa50:	6878      	ldr	r0, [r7, #4]
 800fa52:	f000 f8f3 	bl	800fc3c <USB_FlushTxFifo>
 800fa56:	4603      	mov	r3, r0
 800fa58:	2b00      	cmp	r3, #0
 800fa5a:	d001      	beq.n	800fa60 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 800fa5c:	2301      	movs	r3, #1
 800fa5e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800fa60:	6878      	ldr	r0, [r7, #4]
 800fa62:	f000 f91f 	bl	800fca4 <USB_FlushRxFifo>
 800fa66:	4603      	mov	r3, r0
 800fa68:	2b00      	cmp	r3, #0
 800fa6a:	d001      	beq.n	800fa70 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 800fa6c:	2301      	movs	r3, #1
 800fa6e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800fa70:	68fb      	ldr	r3, [r7, #12]
 800fa72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fa76:	461a      	mov	r2, r3
 800fa78:	2300      	movs	r3, #0
 800fa7a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800fa7c:	68fb      	ldr	r3, [r7, #12]
 800fa7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fa82:	461a      	mov	r2, r3
 800fa84:	2300      	movs	r3, #0
 800fa86:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800fa88:	68fb      	ldr	r3, [r7, #12]
 800fa8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fa8e:	461a      	mov	r2, r3
 800fa90:	2300      	movs	r3, #0
 800fa92:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800fa94:	2300      	movs	r3, #0
 800fa96:	613b      	str	r3, [r7, #16]
 800fa98:	e043      	b.n	800fb22 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800fa9a:	693b      	ldr	r3, [r7, #16]
 800fa9c:	015a      	lsls	r2, r3, #5
 800fa9e:	68fb      	ldr	r3, [r7, #12]
 800faa0:	4413      	add	r3, r2
 800faa2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800faa6:	681b      	ldr	r3, [r3, #0]
 800faa8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800faac:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800fab0:	d118      	bne.n	800fae4 <USB_DevInit+0x164>
    {
      if (i == 0U)
 800fab2:	693b      	ldr	r3, [r7, #16]
 800fab4:	2b00      	cmp	r3, #0
 800fab6:	d10a      	bne.n	800face <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800fab8:	693b      	ldr	r3, [r7, #16]
 800faba:	015a      	lsls	r2, r3, #5
 800fabc:	68fb      	ldr	r3, [r7, #12]
 800fabe:	4413      	add	r3, r2
 800fac0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fac4:	461a      	mov	r2, r3
 800fac6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800faca:	6013      	str	r3, [r2, #0]
 800facc:	e013      	b.n	800faf6 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800face:	693b      	ldr	r3, [r7, #16]
 800fad0:	015a      	lsls	r2, r3, #5
 800fad2:	68fb      	ldr	r3, [r7, #12]
 800fad4:	4413      	add	r3, r2
 800fad6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fada:	461a      	mov	r2, r3
 800fadc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800fae0:	6013      	str	r3, [r2, #0]
 800fae2:	e008      	b.n	800faf6 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800fae4:	693b      	ldr	r3, [r7, #16]
 800fae6:	015a      	lsls	r2, r3, #5
 800fae8:	68fb      	ldr	r3, [r7, #12]
 800faea:	4413      	add	r3, r2
 800faec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800faf0:	461a      	mov	r2, r3
 800faf2:	2300      	movs	r3, #0
 800faf4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800faf6:	693b      	ldr	r3, [r7, #16]
 800faf8:	015a      	lsls	r2, r3, #5
 800fafa:	68fb      	ldr	r3, [r7, #12]
 800fafc:	4413      	add	r3, r2
 800fafe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fb02:	461a      	mov	r2, r3
 800fb04:	2300      	movs	r3, #0
 800fb06:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800fb08:	693b      	ldr	r3, [r7, #16]
 800fb0a:	015a      	lsls	r2, r3, #5
 800fb0c:	68fb      	ldr	r3, [r7, #12]
 800fb0e:	4413      	add	r3, r2
 800fb10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fb14:	461a      	mov	r2, r3
 800fb16:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800fb1a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800fb1c:	693b      	ldr	r3, [r7, #16]
 800fb1e:	3301      	adds	r3, #1
 800fb20:	613b      	str	r3, [r7, #16]
 800fb22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb24:	693a      	ldr	r2, [r7, #16]
 800fb26:	429a      	cmp	r2, r3
 800fb28:	d3b7      	bcc.n	800fa9a <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800fb2a:	2300      	movs	r3, #0
 800fb2c:	613b      	str	r3, [r7, #16]
 800fb2e:	e043      	b.n	800fbb8 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800fb30:	693b      	ldr	r3, [r7, #16]
 800fb32:	015a      	lsls	r2, r3, #5
 800fb34:	68fb      	ldr	r3, [r7, #12]
 800fb36:	4413      	add	r3, r2
 800fb38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fb3c:	681b      	ldr	r3, [r3, #0]
 800fb3e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800fb42:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800fb46:	d118      	bne.n	800fb7a <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 800fb48:	693b      	ldr	r3, [r7, #16]
 800fb4a:	2b00      	cmp	r3, #0
 800fb4c:	d10a      	bne.n	800fb64 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800fb4e:	693b      	ldr	r3, [r7, #16]
 800fb50:	015a      	lsls	r2, r3, #5
 800fb52:	68fb      	ldr	r3, [r7, #12]
 800fb54:	4413      	add	r3, r2
 800fb56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fb5a:	461a      	mov	r2, r3
 800fb5c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800fb60:	6013      	str	r3, [r2, #0]
 800fb62:	e013      	b.n	800fb8c <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800fb64:	693b      	ldr	r3, [r7, #16]
 800fb66:	015a      	lsls	r2, r3, #5
 800fb68:	68fb      	ldr	r3, [r7, #12]
 800fb6a:	4413      	add	r3, r2
 800fb6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fb70:	461a      	mov	r2, r3
 800fb72:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800fb76:	6013      	str	r3, [r2, #0]
 800fb78:	e008      	b.n	800fb8c <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800fb7a:	693b      	ldr	r3, [r7, #16]
 800fb7c:	015a      	lsls	r2, r3, #5
 800fb7e:	68fb      	ldr	r3, [r7, #12]
 800fb80:	4413      	add	r3, r2
 800fb82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fb86:	461a      	mov	r2, r3
 800fb88:	2300      	movs	r3, #0
 800fb8a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800fb8c:	693b      	ldr	r3, [r7, #16]
 800fb8e:	015a      	lsls	r2, r3, #5
 800fb90:	68fb      	ldr	r3, [r7, #12]
 800fb92:	4413      	add	r3, r2
 800fb94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fb98:	461a      	mov	r2, r3
 800fb9a:	2300      	movs	r3, #0
 800fb9c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800fb9e:	693b      	ldr	r3, [r7, #16]
 800fba0:	015a      	lsls	r2, r3, #5
 800fba2:	68fb      	ldr	r3, [r7, #12]
 800fba4:	4413      	add	r3, r2
 800fba6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fbaa:	461a      	mov	r2, r3
 800fbac:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800fbb0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800fbb2:	693b      	ldr	r3, [r7, #16]
 800fbb4:	3301      	adds	r3, #1
 800fbb6:	613b      	str	r3, [r7, #16]
 800fbb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fbba:	693a      	ldr	r2, [r7, #16]
 800fbbc:	429a      	cmp	r2, r3
 800fbbe:	d3b7      	bcc.n	800fb30 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800fbc0:	68fb      	ldr	r3, [r7, #12]
 800fbc2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fbc6:	691b      	ldr	r3, [r3, #16]
 800fbc8:	68fa      	ldr	r2, [r7, #12]
 800fbca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fbce:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800fbd2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800fbd4:	687b      	ldr	r3, [r7, #4]
 800fbd6:	2200      	movs	r2, #0
 800fbd8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800fbda:	687b      	ldr	r3, [r7, #4]
 800fbdc:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800fbe0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800fbe2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fbe4:	2b00      	cmp	r3, #0
 800fbe6:	d105      	bne.n	800fbf4 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800fbe8:	687b      	ldr	r3, [r7, #4]
 800fbea:	699b      	ldr	r3, [r3, #24]
 800fbec:	f043 0210 	orr.w	r2, r3, #16
 800fbf0:	687b      	ldr	r3, [r7, #4]
 800fbf2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800fbf4:	687b      	ldr	r3, [r7, #4]
 800fbf6:	699a      	ldr	r2, [r3, #24]
 800fbf8:	4b0f      	ldr	r3, [pc, #60]	; (800fc38 <USB_DevInit+0x2b8>)
 800fbfa:	4313      	orrs	r3, r2
 800fbfc:	687a      	ldr	r2, [r7, #4]
 800fbfe:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800fc00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fc02:	2b00      	cmp	r3, #0
 800fc04:	d005      	beq.n	800fc12 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800fc06:	687b      	ldr	r3, [r7, #4]
 800fc08:	699b      	ldr	r3, [r3, #24]
 800fc0a:	f043 0208 	orr.w	r2, r3, #8
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800fc12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fc14:	2b01      	cmp	r3, #1
 800fc16:	d107      	bne.n	800fc28 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	699b      	ldr	r3, [r3, #24]
 800fc1c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800fc20:	f043 0304 	orr.w	r3, r3, #4
 800fc24:	687a      	ldr	r2, [r7, #4]
 800fc26:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800fc28:	7dfb      	ldrb	r3, [r7, #23]
}
 800fc2a:	4618      	mov	r0, r3
 800fc2c:	3718      	adds	r7, #24
 800fc2e:	46bd      	mov	sp, r7
 800fc30:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800fc34:	b004      	add	sp, #16
 800fc36:	4770      	bx	lr
 800fc38:	803c3800 	.word	0x803c3800

0800fc3c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800fc3c:	b480      	push	{r7}
 800fc3e:	b085      	sub	sp, #20
 800fc40:	af00      	add	r7, sp, #0
 800fc42:	6078      	str	r0, [r7, #4]
 800fc44:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800fc46:	2300      	movs	r3, #0
 800fc48:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800fc4a:	68fb      	ldr	r3, [r7, #12]
 800fc4c:	3301      	adds	r3, #1
 800fc4e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800fc50:	68fb      	ldr	r3, [r7, #12]
 800fc52:	4a13      	ldr	r2, [pc, #76]	; (800fca0 <USB_FlushTxFifo+0x64>)
 800fc54:	4293      	cmp	r3, r2
 800fc56:	d901      	bls.n	800fc5c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800fc58:	2303      	movs	r3, #3
 800fc5a:	e01b      	b.n	800fc94 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800fc5c:	687b      	ldr	r3, [r7, #4]
 800fc5e:	691b      	ldr	r3, [r3, #16]
 800fc60:	2b00      	cmp	r3, #0
 800fc62:	daf2      	bge.n	800fc4a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800fc64:	2300      	movs	r3, #0
 800fc66:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800fc68:	683b      	ldr	r3, [r7, #0]
 800fc6a:	019b      	lsls	r3, r3, #6
 800fc6c:	f043 0220 	orr.w	r2, r3, #32
 800fc70:	687b      	ldr	r3, [r7, #4]
 800fc72:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800fc74:	68fb      	ldr	r3, [r7, #12]
 800fc76:	3301      	adds	r3, #1
 800fc78:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800fc7a:	68fb      	ldr	r3, [r7, #12]
 800fc7c:	4a08      	ldr	r2, [pc, #32]	; (800fca0 <USB_FlushTxFifo+0x64>)
 800fc7e:	4293      	cmp	r3, r2
 800fc80:	d901      	bls.n	800fc86 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800fc82:	2303      	movs	r3, #3
 800fc84:	e006      	b.n	800fc94 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800fc86:	687b      	ldr	r3, [r7, #4]
 800fc88:	691b      	ldr	r3, [r3, #16]
 800fc8a:	f003 0320 	and.w	r3, r3, #32
 800fc8e:	2b20      	cmp	r3, #32
 800fc90:	d0f0      	beq.n	800fc74 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800fc92:	2300      	movs	r3, #0
}
 800fc94:	4618      	mov	r0, r3
 800fc96:	3714      	adds	r7, #20
 800fc98:	46bd      	mov	sp, r7
 800fc9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc9e:	4770      	bx	lr
 800fca0:	00030d40 	.word	0x00030d40

0800fca4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800fca4:	b480      	push	{r7}
 800fca6:	b085      	sub	sp, #20
 800fca8:	af00      	add	r7, sp, #0
 800fcaa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800fcac:	2300      	movs	r3, #0
 800fcae:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800fcb0:	68fb      	ldr	r3, [r7, #12]
 800fcb2:	3301      	adds	r3, #1
 800fcb4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800fcb6:	68fb      	ldr	r3, [r7, #12]
 800fcb8:	4a11      	ldr	r2, [pc, #68]	; (800fd00 <USB_FlushRxFifo+0x5c>)
 800fcba:	4293      	cmp	r3, r2
 800fcbc:	d901      	bls.n	800fcc2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800fcbe:	2303      	movs	r3, #3
 800fcc0:	e018      	b.n	800fcf4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800fcc2:	687b      	ldr	r3, [r7, #4]
 800fcc4:	691b      	ldr	r3, [r3, #16]
 800fcc6:	2b00      	cmp	r3, #0
 800fcc8:	daf2      	bge.n	800fcb0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800fcca:	2300      	movs	r3, #0
 800fccc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800fcce:	687b      	ldr	r3, [r7, #4]
 800fcd0:	2210      	movs	r2, #16
 800fcd2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800fcd4:	68fb      	ldr	r3, [r7, #12]
 800fcd6:	3301      	adds	r3, #1
 800fcd8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800fcda:	68fb      	ldr	r3, [r7, #12]
 800fcdc:	4a08      	ldr	r2, [pc, #32]	; (800fd00 <USB_FlushRxFifo+0x5c>)
 800fcde:	4293      	cmp	r3, r2
 800fce0:	d901      	bls.n	800fce6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800fce2:	2303      	movs	r3, #3
 800fce4:	e006      	b.n	800fcf4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800fce6:	687b      	ldr	r3, [r7, #4]
 800fce8:	691b      	ldr	r3, [r3, #16]
 800fcea:	f003 0310 	and.w	r3, r3, #16
 800fcee:	2b10      	cmp	r3, #16
 800fcf0:	d0f0      	beq.n	800fcd4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800fcf2:	2300      	movs	r3, #0
}
 800fcf4:	4618      	mov	r0, r3
 800fcf6:	3714      	adds	r7, #20
 800fcf8:	46bd      	mov	sp, r7
 800fcfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcfe:	4770      	bx	lr
 800fd00:	00030d40 	.word	0x00030d40

0800fd04 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800fd04:	b480      	push	{r7}
 800fd06:	b085      	sub	sp, #20
 800fd08:	af00      	add	r7, sp, #0
 800fd0a:	6078      	str	r0, [r7, #4]
 800fd0c:	460b      	mov	r3, r1
 800fd0e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fd10:	687b      	ldr	r3, [r7, #4]
 800fd12:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800fd14:	68fb      	ldr	r3, [r7, #12]
 800fd16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fd1a:	681a      	ldr	r2, [r3, #0]
 800fd1c:	78fb      	ldrb	r3, [r7, #3]
 800fd1e:	68f9      	ldr	r1, [r7, #12]
 800fd20:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fd24:	4313      	orrs	r3, r2
 800fd26:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800fd28:	2300      	movs	r3, #0
}
 800fd2a:	4618      	mov	r0, r3
 800fd2c:	3714      	adds	r7, #20
 800fd2e:	46bd      	mov	sp, r7
 800fd30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd34:	4770      	bx	lr

0800fd36 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800fd36:	b480      	push	{r7}
 800fd38:	b087      	sub	sp, #28
 800fd3a:	af00      	add	r7, sp, #0
 800fd3c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fd3e:	687b      	ldr	r3, [r7, #4]
 800fd40:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800fd42:	693b      	ldr	r3, [r7, #16]
 800fd44:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fd48:	689b      	ldr	r3, [r3, #8]
 800fd4a:	f003 0306 	and.w	r3, r3, #6
 800fd4e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800fd50:	68fb      	ldr	r3, [r7, #12]
 800fd52:	2b00      	cmp	r3, #0
 800fd54:	d102      	bne.n	800fd5c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800fd56:	2300      	movs	r3, #0
 800fd58:	75fb      	strb	r3, [r7, #23]
 800fd5a:	e00a      	b.n	800fd72 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800fd5c:	68fb      	ldr	r3, [r7, #12]
 800fd5e:	2b02      	cmp	r3, #2
 800fd60:	d002      	beq.n	800fd68 <USB_GetDevSpeed+0x32>
 800fd62:	68fb      	ldr	r3, [r7, #12]
 800fd64:	2b06      	cmp	r3, #6
 800fd66:	d102      	bne.n	800fd6e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800fd68:	2302      	movs	r3, #2
 800fd6a:	75fb      	strb	r3, [r7, #23]
 800fd6c:	e001      	b.n	800fd72 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800fd6e:	230f      	movs	r3, #15
 800fd70:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800fd72:	7dfb      	ldrb	r3, [r7, #23]
}
 800fd74:	4618      	mov	r0, r3
 800fd76:	371c      	adds	r7, #28
 800fd78:	46bd      	mov	sp, r7
 800fd7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd7e:	4770      	bx	lr

0800fd80 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800fd80:	b480      	push	{r7}
 800fd82:	b085      	sub	sp, #20
 800fd84:	af00      	add	r7, sp, #0
 800fd86:	6078      	str	r0, [r7, #4]
 800fd88:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fd8a:	687b      	ldr	r3, [r7, #4]
 800fd8c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800fd8e:	683b      	ldr	r3, [r7, #0]
 800fd90:	781b      	ldrb	r3, [r3, #0]
 800fd92:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800fd94:	683b      	ldr	r3, [r7, #0]
 800fd96:	785b      	ldrb	r3, [r3, #1]
 800fd98:	2b01      	cmp	r3, #1
 800fd9a:	d13a      	bne.n	800fe12 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800fd9c:	68fb      	ldr	r3, [r7, #12]
 800fd9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fda2:	69da      	ldr	r2, [r3, #28]
 800fda4:	683b      	ldr	r3, [r7, #0]
 800fda6:	781b      	ldrb	r3, [r3, #0]
 800fda8:	f003 030f 	and.w	r3, r3, #15
 800fdac:	2101      	movs	r1, #1
 800fdae:	fa01 f303 	lsl.w	r3, r1, r3
 800fdb2:	b29b      	uxth	r3, r3
 800fdb4:	68f9      	ldr	r1, [r7, #12]
 800fdb6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fdba:	4313      	orrs	r3, r2
 800fdbc:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800fdbe:	68bb      	ldr	r3, [r7, #8]
 800fdc0:	015a      	lsls	r2, r3, #5
 800fdc2:	68fb      	ldr	r3, [r7, #12]
 800fdc4:	4413      	add	r3, r2
 800fdc6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fdca:	681b      	ldr	r3, [r3, #0]
 800fdcc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800fdd0:	2b00      	cmp	r3, #0
 800fdd2:	d155      	bne.n	800fe80 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800fdd4:	68bb      	ldr	r3, [r7, #8]
 800fdd6:	015a      	lsls	r2, r3, #5
 800fdd8:	68fb      	ldr	r3, [r7, #12]
 800fdda:	4413      	add	r3, r2
 800fddc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fde0:	681a      	ldr	r2, [r3, #0]
 800fde2:	683b      	ldr	r3, [r7, #0]
 800fde4:	68db      	ldr	r3, [r3, #12]
 800fde6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800fdea:	683b      	ldr	r3, [r7, #0]
 800fdec:	791b      	ldrb	r3, [r3, #4]
 800fdee:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800fdf0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800fdf2:	68bb      	ldr	r3, [r7, #8]
 800fdf4:	059b      	lsls	r3, r3, #22
 800fdf6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800fdf8:	4313      	orrs	r3, r2
 800fdfa:	68ba      	ldr	r2, [r7, #8]
 800fdfc:	0151      	lsls	r1, r2, #5
 800fdfe:	68fa      	ldr	r2, [r7, #12]
 800fe00:	440a      	add	r2, r1
 800fe02:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fe06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800fe0a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800fe0e:	6013      	str	r3, [r2, #0]
 800fe10:	e036      	b.n	800fe80 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800fe12:	68fb      	ldr	r3, [r7, #12]
 800fe14:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fe18:	69da      	ldr	r2, [r3, #28]
 800fe1a:	683b      	ldr	r3, [r7, #0]
 800fe1c:	781b      	ldrb	r3, [r3, #0]
 800fe1e:	f003 030f 	and.w	r3, r3, #15
 800fe22:	2101      	movs	r1, #1
 800fe24:	fa01 f303 	lsl.w	r3, r1, r3
 800fe28:	041b      	lsls	r3, r3, #16
 800fe2a:	68f9      	ldr	r1, [r7, #12]
 800fe2c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fe30:	4313      	orrs	r3, r2
 800fe32:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800fe34:	68bb      	ldr	r3, [r7, #8]
 800fe36:	015a      	lsls	r2, r3, #5
 800fe38:	68fb      	ldr	r3, [r7, #12]
 800fe3a:	4413      	add	r3, r2
 800fe3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fe40:	681b      	ldr	r3, [r3, #0]
 800fe42:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800fe46:	2b00      	cmp	r3, #0
 800fe48:	d11a      	bne.n	800fe80 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800fe4a:	68bb      	ldr	r3, [r7, #8]
 800fe4c:	015a      	lsls	r2, r3, #5
 800fe4e:	68fb      	ldr	r3, [r7, #12]
 800fe50:	4413      	add	r3, r2
 800fe52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fe56:	681a      	ldr	r2, [r3, #0]
 800fe58:	683b      	ldr	r3, [r7, #0]
 800fe5a:	68db      	ldr	r3, [r3, #12]
 800fe5c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800fe60:	683b      	ldr	r3, [r7, #0]
 800fe62:	791b      	ldrb	r3, [r3, #4]
 800fe64:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800fe66:	430b      	orrs	r3, r1
 800fe68:	4313      	orrs	r3, r2
 800fe6a:	68ba      	ldr	r2, [r7, #8]
 800fe6c:	0151      	lsls	r1, r2, #5
 800fe6e:	68fa      	ldr	r2, [r7, #12]
 800fe70:	440a      	add	r2, r1
 800fe72:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fe76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800fe7a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800fe7e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800fe80:	2300      	movs	r3, #0
}
 800fe82:	4618      	mov	r0, r3
 800fe84:	3714      	adds	r7, #20
 800fe86:	46bd      	mov	sp, r7
 800fe88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe8c:	4770      	bx	lr
	...

0800fe90 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800fe90:	b480      	push	{r7}
 800fe92:	b085      	sub	sp, #20
 800fe94:	af00      	add	r7, sp, #0
 800fe96:	6078      	str	r0, [r7, #4]
 800fe98:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fe9a:	687b      	ldr	r3, [r7, #4]
 800fe9c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800fe9e:	683b      	ldr	r3, [r7, #0]
 800fea0:	781b      	ldrb	r3, [r3, #0]
 800fea2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800fea4:	683b      	ldr	r3, [r7, #0]
 800fea6:	785b      	ldrb	r3, [r3, #1]
 800fea8:	2b01      	cmp	r3, #1
 800feaa:	d161      	bne.n	800ff70 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800feac:	68bb      	ldr	r3, [r7, #8]
 800feae:	015a      	lsls	r2, r3, #5
 800feb0:	68fb      	ldr	r3, [r7, #12]
 800feb2:	4413      	add	r3, r2
 800feb4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800feb8:	681b      	ldr	r3, [r3, #0]
 800feba:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800febe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800fec2:	d11f      	bne.n	800ff04 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800fec4:	68bb      	ldr	r3, [r7, #8]
 800fec6:	015a      	lsls	r2, r3, #5
 800fec8:	68fb      	ldr	r3, [r7, #12]
 800feca:	4413      	add	r3, r2
 800fecc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fed0:	681b      	ldr	r3, [r3, #0]
 800fed2:	68ba      	ldr	r2, [r7, #8]
 800fed4:	0151      	lsls	r1, r2, #5
 800fed6:	68fa      	ldr	r2, [r7, #12]
 800fed8:	440a      	add	r2, r1
 800feda:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fede:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800fee2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800fee4:	68bb      	ldr	r3, [r7, #8]
 800fee6:	015a      	lsls	r2, r3, #5
 800fee8:	68fb      	ldr	r3, [r7, #12]
 800feea:	4413      	add	r3, r2
 800feec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fef0:	681b      	ldr	r3, [r3, #0]
 800fef2:	68ba      	ldr	r2, [r7, #8]
 800fef4:	0151      	lsls	r1, r2, #5
 800fef6:	68fa      	ldr	r2, [r7, #12]
 800fef8:	440a      	add	r2, r1
 800fefa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fefe:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ff02:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800ff04:	68fb      	ldr	r3, [r7, #12]
 800ff06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ff0a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ff0c:	683b      	ldr	r3, [r7, #0]
 800ff0e:	781b      	ldrb	r3, [r3, #0]
 800ff10:	f003 030f 	and.w	r3, r3, #15
 800ff14:	2101      	movs	r1, #1
 800ff16:	fa01 f303 	lsl.w	r3, r1, r3
 800ff1a:	b29b      	uxth	r3, r3
 800ff1c:	43db      	mvns	r3, r3
 800ff1e:	68f9      	ldr	r1, [r7, #12]
 800ff20:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ff24:	4013      	ands	r3, r2
 800ff26:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800ff28:	68fb      	ldr	r3, [r7, #12]
 800ff2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ff2e:	69da      	ldr	r2, [r3, #28]
 800ff30:	683b      	ldr	r3, [r7, #0]
 800ff32:	781b      	ldrb	r3, [r3, #0]
 800ff34:	f003 030f 	and.w	r3, r3, #15
 800ff38:	2101      	movs	r1, #1
 800ff3a:	fa01 f303 	lsl.w	r3, r1, r3
 800ff3e:	b29b      	uxth	r3, r3
 800ff40:	43db      	mvns	r3, r3
 800ff42:	68f9      	ldr	r1, [r7, #12]
 800ff44:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ff48:	4013      	ands	r3, r2
 800ff4a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800ff4c:	68bb      	ldr	r3, [r7, #8]
 800ff4e:	015a      	lsls	r2, r3, #5
 800ff50:	68fb      	ldr	r3, [r7, #12]
 800ff52:	4413      	add	r3, r2
 800ff54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ff58:	681a      	ldr	r2, [r3, #0]
 800ff5a:	68bb      	ldr	r3, [r7, #8]
 800ff5c:	0159      	lsls	r1, r3, #5
 800ff5e:	68fb      	ldr	r3, [r7, #12]
 800ff60:	440b      	add	r3, r1
 800ff62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ff66:	4619      	mov	r1, r3
 800ff68:	4b35      	ldr	r3, [pc, #212]	; (8010040 <USB_DeactivateEndpoint+0x1b0>)
 800ff6a:	4013      	ands	r3, r2
 800ff6c:	600b      	str	r3, [r1, #0]
 800ff6e:	e060      	b.n	8010032 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ff70:	68bb      	ldr	r3, [r7, #8]
 800ff72:	015a      	lsls	r2, r3, #5
 800ff74:	68fb      	ldr	r3, [r7, #12]
 800ff76:	4413      	add	r3, r2
 800ff78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ff7c:	681b      	ldr	r3, [r3, #0]
 800ff7e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ff82:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ff86:	d11f      	bne.n	800ffc8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800ff88:	68bb      	ldr	r3, [r7, #8]
 800ff8a:	015a      	lsls	r2, r3, #5
 800ff8c:	68fb      	ldr	r3, [r7, #12]
 800ff8e:	4413      	add	r3, r2
 800ff90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ff94:	681b      	ldr	r3, [r3, #0]
 800ff96:	68ba      	ldr	r2, [r7, #8]
 800ff98:	0151      	lsls	r1, r2, #5
 800ff9a:	68fa      	ldr	r2, [r7, #12]
 800ff9c:	440a      	add	r2, r1
 800ff9e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ffa2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800ffa6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800ffa8:	68bb      	ldr	r3, [r7, #8]
 800ffaa:	015a      	lsls	r2, r3, #5
 800ffac:	68fb      	ldr	r3, [r7, #12]
 800ffae:	4413      	add	r3, r2
 800ffb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ffb4:	681b      	ldr	r3, [r3, #0]
 800ffb6:	68ba      	ldr	r2, [r7, #8]
 800ffb8:	0151      	lsls	r1, r2, #5
 800ffba:	68fa      	ldr	r2, [r7, #12]
 800ffbc:	440a      	add	r2, r1
 800ffbe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ffc2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ffc6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800ffc8:	68fb      	ldr	r3, [r7, #12]
 800ffca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ffce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ffd0:	683b      	ldr	r3, [r7, #0]
 800ffd2:	781b      	ldrb	r3, [r3, #0]
 800ffd4:	f003 030f 	and.w	r3, r3, #15
 800ffd8:	2101      	movs	r1, #1
 800ffda:	fa01 f303 	lsl.w	r3, r1, r3
 800ffde:	041b      	lsls	r3, r3, #16
 800ffe0:	43db      	mvns	r3, r3
 800ffe2:	68f9      	ldr	r1, [r7, #12]
 800ffe4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ffe8:	4013      	ands	r3, r2
 800ffea:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800ffec:	68fb      	ldr	r3, [r7, #12]
 800ffee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fff2:	69da      	ldr	r2, [r3, #28]
 800fff4:	683b      	ldr	r3, [r7, #0]
 800fff6:	781b      	ldrb	r3, [r3, #0]
 800fff8:	f003 030f 	and.w	r3, r3, #15
 800fffc:	2101      	movs	r1, #1
 800fffe:	fa01 f303 	lsl.w	r3, r1, r3
 8010002:	041b      	lsls	r3, r3, #16
 8010004:	43db      	mvns	r3, r3
 8010006:	68f9      	ldr	r1, [r7, #12]
 8010008:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801000c:	4013      	ands	r3, r2
 801000e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8010010:	68bb      	ldr	r3, [r7, #8]
 8010012:	015a      	lsls	r2, r3, #5
 8010014:	68fb      	ldr	r3, [r7, #12]
 8010016:	4413      	add	r3, r2
 8010018:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801001c:	681a      	ldr	r2, [r3, #0]
 801001e:	68bb      	ldr	r3, [r7, #8]
 8010020:	0159      	lsls	r1, r3, #5
 8010022:	68fb      	ldr	r3, [r7, #12]
 8010024:	440b      	add	r3, r1
 8010026:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801002a:	4619      	mov	r1, r3
 801002c:	4b05      	ldr	r3, [pc, #20]	; (8010044 <USB_DeactivateEndpoint+0x1b4>)
 801002e:	4013      	ands	r3, r2
 8010030:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8010032:	2300      	movs	r3, #0
}
 8010034:	4618      	mov	r0, r3
 8010036:	3714      	adds	r7, #20
 8010038:	46bd      	mov	sp, r7
 801003a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801003e:	4770      	bx	lr
 8010040:	ec337800 	.word	0xec337800
 8010044:	eff37800 	.word	0xeff37800

08010048 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8010048:	b580      	push	{r7, lr}
 801004a:	b08a      	sub	sp, #40	; 0x28
 801004c:	af02      	add	r7, sp, #8
 801004e:	60f8      	str	r0, [r7, #12]
 8010050:	60b9      	str	r1, [r7, #8]
 8010052:	4613      	mov	r3, r2
 8010054:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010056:	68fb      	ldr	r3, [r7, #12]
 8010058:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 801005a:	68bb      	ldr	r3, [r7, #8]
 801005c:	781b      	ldrb	r3, [r3, #0]
 801005e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8010060:	68bb      	ldr	r3, [r7, #8]
 8010062:	785b      	ldrb	r3, [r3, #1]
 8010064:	2b01      	cmp	r3, #1
 8010066:	f040 815c 	bne.w	8010322 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 801006a:	68bb      	ldr	r3, [r7, #8]
 801006c:	699b      	ldr	r3, [r3, #24]
 801006e:	2b00      	cmp	r3, #0
 8010070:	d132      	bne.n	80100d8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8010072:	69bb      	ldr	r3, [r7, #24]
 8010074:	015a      	lsls	r2, r3, #5
 8010076:	69fb      	ldr	r3, [r7, #28]
 8010078:	4413      	add	r3, r2
 801007a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801007e:	691b      	ldr	r3, [r3, #16]
 8010080:	69ba      	ldr	r2, [r7, #24]
 8010082:	0151      	lsls	r1, r2, #5
 8010084:	69fa      	ldr	r2, [r7, #28]
 8010086:	440a      	add	r2, r1
 8010088:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801008c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8010090:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8010094:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8010096:	69bb      	ldr	r3, [r7, #24]
 8010098:	015a      	lsls	r2, r3, #5
 801009a:	69fb      	ldr	r3, [r7, #28]
 801009c:	4413      	add	r3, r2
 801009e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80100a2:	691b      	ldr	r3, [r3, #16]
 80100a4:	69ba      	ldr	r2, [r7, #24]
 80100a6:	0151      	lsls	r1, r2, #5
 80100a8:	69fa      	ldr	r2, [r7, #28]
 80100aa:	440a      	add	r2, r1
 80100ac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80100b0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80100b4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80100b6:	69bb      	ldr	r3, [r7, #24]
 80100b8:	015a      	lsls	r2, r3, #5
 80100ba:	69fb      	ldr	r3, [r7, #28]
 80100bc:	4413      	add	r3, r2
 80100be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80100c2:	691b      	ldr	r3, [r3, #16]
 80100c4:	69ba      	ldr	r2, [r7, #24]
 80100c6:	0151      	lsls	r1, r2, #5
 80100c8:	69fa      	ldr	r2, [r7, #28]
 80100ca:	440a      	add	r2, r1
 80100cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80100d0:	0cdb      	lsrs	r3, r3, #19
 80100d2:	04db      	lsls	r3, r3, #19
 80100d4:	6113      	str	r3, [r2, #16]
 80100d6:	e074      	b.n	80101c2 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80100d8:	69bb      	ldr	r3, [r7, #24]
 80100da:	015a      	lsls	r2, r3, #5
 80100dc:	69fb      	ldr	r3, [r7, #28]
 80100de:	4413      	add	r3, r2
 80100e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80100e4:	691b      	ldr	r3, [r3, #16]
 80100e6:	69ba      	ldr	r2, [r7, #24]
 80100e8:	0151      	lsls	r1, r2, #5
 80100ea:	69fa      	ldr	r2, [r7, #28]
 80100ec:	440a      	add	r2, r1
 80100ee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80100f2:	0cdb      	lsrs	r3, r3, #19
 80100f4:	04db      	lsls	r3, r3, #19
 80100f6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80100f8:	69bb      	ldr	r3, [r7, #24]
 80100fa:	015a      	lsls	r2, r3, #5
 80100fc:	69fb      	ldr	r3, [r7, #28]
 80100fe:	4413      	add	r3, r2
 8010100:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010104:	691b      	ldr	r3, [r3, #16]
 8010106:	69ba      	ldr	r2, [r7, #24]
 8010108:	0151      	lsls	r1, r2, #5
 801010a:	69fa      	ldr	r2, [r7, #28]
 801010c:	440a      	add	r2, r1
 801010e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010112:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8010116:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 801011a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 801011c:	69bb      	ldr	r3, [r7, #24]
 801011e:	015a      	lsls	r2, r3, #5
 8010120:	69fb      	ldr	r3, [r7, #28]
 8010122:	4413      	add	r3, r2
 8010124:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010128:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 801012a:	68bb      	ldr	r3, [r7, #8]
 801012c:	6999      	ldr	r1, [r3, #24]
 801012e:	68bb      	ldr	r3, [r7, #8]
 8010130:	68db      	ldr	r3, [r3, #12]
 8010132:	440b      	add	r3, r1
 8010134:	1e59      	subs	r1, r3, #1
 8010136:	68bb      	ldr	r3, [r7, #8]
 8010138:	68db      	ldr	r3, [r3, #12]
 801013a:	fbb1 f3f3 	udiv	r3, r1, r3
 801013e:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8010140:	4b9d      	ldr	r3, [pc, #628]	; (80103b8 <USB_EPStartXfer+0x370>)
 8010142:	400b      	ands	r3, r1
 8010144:	69b9      	ldr	r1, [r7, #24]
 8010146:	0148      	lsls	r0, r1, #5
 8010148:	69f9      	ldr	r1, [r7, #28]
 801014a:	4401      	add	r1, r0
 801014c:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8010150:	4313      	orrs	r3, r2
 8010152:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8010154:	69bb      	ldr	r3, [r7, #24]
 8010156:	015a      	lsls	r2, r3, #5
 8010158:	69fb      	ldr	r3, [r7, #28]
 801015a:	4413      	add	r3, r2
 801015c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010160:	691a      	ldr	r2, [r3, #16]
 8010162:	68bb      	ldr	r3, [r7, #8]
 8010164:	699b      	ldr	r3, [r3, #24]
 8010166:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801016a:	69b9      	ldr	r1, [r7, #24]
 801016c:	0148      	lsls	r0, r1, #5
 801016e:	69f9      	ldr	r1, [r7, #28]
 8010170:	4401      	add	r1, r0
 8010172:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8010176:	4313      	orrs	r3, r2
 8010178:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 801017a:	68bb      	ldr	r3, [r7, #8]
 801017c:	791b      	ldrb	r3, [r3, #4]
 801017e:	2b01      	cmp	r3, #1
 8010180:	d11f      	bne.n	80101c2 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8010182:	69bb      	ldr	r3, [r7, #24]
 8010184:	015a      	lsls	r2, r3, #5
 8010186:	69fb      	ldr	r3, [r7, #28]
 8010188:	4413      	add	r3, r2
 801018a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801018e:	691b      	ldr	r3, [r3, #16]
 8010190:	69ba      	ldr	r2, [r7, #24]
 8010192:	0151      	lsls	r1, r2, #5
 8010194:	69fa      	ldr	r2, [r7, #28]
 8010196:	440a      	add	r2, r1
 8010198:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801019c:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80101a0:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80101a2:	69bb      	ldr	r3, [r7, #24]
 80101a4:	015a      	lsls	r2, r3, #5
 80101a6:	69fb      	ldr	r3, [r7, #28]
 80101a8:	4413      	add	r3, r2
 80101aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80101ae:	691b      	ldr	r3, [r3, #16]
 80101b0:	69ba      	ldr	r2, [r7, #24]
 80101b2:	0151      	lsls	r1, r2, #5
 80101b4:	69fa      	ldr	r2, [r7, #28]
 80101b6:	440a      	add	r2, r1
 80101b8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80101bc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80101c0:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80101c2:	79fb      	ldrb	r3, [r7, #7]
 80101c4:	2b01      	cmp	r3, #1
 80101c6:	d14b      	bne.n	8010260 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80101c8:	68bb      	ldr	r3, [r7, #8]
 80101ca:	695b      	ldr	r3, [r3, #20]
 80101cc:	2b00      	cmp	r3, #0
 80101ce:	d009      	beq.n	80101e4 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80101d0:	69bb      	ldr	r3, [r7, #24]
 80101d2:	015a      	lsls	r2, r3, #5
 80101d4:	69fb      	ldr	r3, [r7, #28]
 80101d6:	4413      	add	r3, r2
 80101d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80101dc:	461a      	mov	r2, r3
 80101de:	68bb      	ldr	r3, [r7, #8]
 80101e0:	695b      	ldr	r3, [r3, #20]
 80101e2:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80101e4:	68bb      	ldr	r3, [r7, #8]
 80101e6:	791b      	ldrb	r3, [r3, #4]
 80101e8:	2b01      	cmp	r3, #1
 80101ea:	d128      	bne.n	801023e <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80101ec:	69fb      	ldr	r3, [r7, #28]
 80101ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80101f2:	689b      	ldr	r3, [r3, #8]
 80101f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80101f8:	2b00      	cmp	r3, #0
 80101fa:	d110      	bne.n	801021e <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80101fc:	69bb      	ldr	r3, [r7, #24]
 80101fe:	015a      	lsls	r2, r3, #5
 8010200:	69fb      	ldr	r3, [r7, #28]
 8010202:	4413      	add	r3, r2
 8010204:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010208:	681b      	ldr	r3, [r3, #0]
 801020a:	69ba      	ldr	r2, [r7, #24]
 801020c:	0151      	lsls	r1, r2, #5
 801020e:	69fa      	ldr	r2, [r7, #28]
 8010210:	440a      	add	r2, r1
 8010212:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010216:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 801021a:	6013      	str	r3, [r2, #0]
 801021c:	e00f      	b.n	801023e <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 801021e:	69bb      	ldr	r3, [r7, #24]
 8010220:	015a      	lsls	r2, r3, #5
 8010222:	69fb      	ldr	r3, [r7, #28]
 8010224:	4413      	add	r3, r2
 8010226:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801022a:	681b      	ldr	r3, [r3, #0]
 801022c:	69ba      	ldr	r2, [r7, #24]
 801022e:	0151      	lsls	r1, r2, #5
 8010230:	69fa      	ldr	r2, [r7, #28]
 8010232:	440a      	add	r2, r1
 8010234:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010238:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801023c:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 801023e:	69bb      	ldr	r3, [r7, #24]
 8010240:	015a      	lsls	r2, r3, #5
 8010242:	69fb      	ldr	r3, [r7, #28]
 8010244:	4413      	add	r3, r2
 8010246:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801024a:	681b      	ldr	r3, [r3, #0]
 801024c:	69ba      	ldr	r2, [r7, #24]
 801024e:	0151      	lsls	r1, r2, #5
 8010250:	69fa      	ldr	r2, [r7, #28]
 8010252:	440a      	add	r2, r1
 8010254:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010258:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 801025c:	6013      	str	r3, [r2, #0]
 801025e:	e133      	b.n	80104c8 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8010260:	69bb      	ldr	r3, [r7, #24]
 8010262:	015a      	lsls	r2, r3, #5
 8010264:	69fb      	ldr	r3, [r7, #28]
 8010266:	4413      	add	r3, r2
 8010268:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801026c:	681b      	ldr	r3, [r3, #0]
 801026e:	69ba      	ldr	r2, [r7, #24]
 8010270:	0151      	lsls	r1, r2, #5
 8010272:	69fa      	ldr	r2, [r7, #28]
 8010274:	440a      	add	r2, r1
 8010276:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801027a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 801027e:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8010280:	68bb      	ldr	r3, [r7, #8]
 8010282:	791b      	ldrb	r3, [r3, #4]
 8010284:	2b01      	cmp	r3, #1
 8010286:	d015      	beq.n	80102b4 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8010288:	68bb      	ldr	r3, [r7, #8]
 801028a:	699b      	ldr	r3, [r3, #24]
 801028c:	2b00      	cmp	r3, #0
 801028e:	f000 811b 	beq.w	80104c8 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8010292:	69fb      	ldr	r3, [r7, #28]
 8010294:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010298:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801029a:	68bb      	ldr	r3, [r7, #8]
 801029c:	781b      	ldrb	r3, [r3, #0]
 801029e:	f003 030f 	and.w	r3, r3, #15
 80102a2:	2101      	movs	r1, #1
 80102a4:	fa01 f303 	lsl.w	r3, r1, r3
 80102a8:	69f9      	ldr	r1, [r7, #28]
 80102aa:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80102ae:	4313      	orrs	r3, r2
 80102b0:	634b      	str	r3, [r1, #52]	; 0x34
 80102b2:	e109      	b.n	80104c8 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80102b4:	69fb      	ldr	r3, [r7, #28]
 80102b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80102ba:	689b      	ldr	r3, [r3, #8]
 80102bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80102c0:	2b00      	cmp	r3, #0
 80102c2:	d110      	bne.n	80102e6 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80102c4:	69bb      	ldr	r3, [r7, #24]
 80102c6:	015a      	lsls	r2, r3, #5
 80102c8:	69fb      	ldr	r3, [r7, #28]
 80102ca:	4413      	add	r3, r2
 80102cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80102d0:	681b      	ldr	r3, [r3, #0]
 80102d2:	69ba      	ldr	r2, [r7, #24]
 80102d4:	0151      	lsls	r1, r2, #5
 80102d6:	69fa      	ldr	r2, [r7, #28]
 80102d8:	440a      	add	r2, r1
 80102da:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80102de:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80102e2:	6013      	str	r3, [r2, #0]
 80102e4:	e00f      	b.n	8010306 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80102e6:	69bb      	ldr	r3, [r7, #24]
 80102e8:	015a      	lsls	r2, r3, #5
 80102ea:	69fb      	ldr	r3, [r7, #28]
 80102ec:	4413      	add	r3, r2
 80102ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80102f2:	681b      	ldr	r3, [r3, #0]
 80102f4:	69ba      	ldr	r2, [r7, #24]
 80102f6:	0151      	lsls	r1, r2, #5
 80102f8:	69fa      	ldr	r2, [r7, #28]
 80102fa:	440a      	add	r2, r1
 80102fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010300:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010304:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8010306:	68bb      	ldr	r3, [r7, #8]
 8010308:	6919      	ldr	r1, [r3, #16]
 801030a:	68bb      	ldr	r3, [r7, #8]
 801030c:	781a      	ldrb	r2, [r3, #0]
 801030e:	68bb      	ldr	r3, [r7, #8]
 8010310:	699b      	ldr	r3, [r3, #24]
 8010312:	b298      	uxth	r0, r3
 8010314:	79fb      	ldrb	r3, [r7, #7]
 8010316:	9300      	str	r3, [sp, #0]
 8010318:	4603      	mov	r3, r0
 801031a:	68f8      	ldr	r0, [r7, #12]
 801031c:	f000 fade 	bl	80108dc <USB_WritePacket>
 8010320:	e0d2      	b.n	80104c8 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8010322:	69bb      	ldr	r3, [r7, #24]
 8010324:	015a      	lsls	r2, r3, #5
 8010326:	69fb      	ldr	r3, [r7, #28]
 8010328:	4413      	add	r3, r2
 801032a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801032e:	691b      	ldr	r3, [r3, #16]
 8010330:	69ba      	ldr	r2, [r7, #24]
 8010332:	0151      	lsls	r1, r2, #5
 8010334:	69fa      	ldr	r2, [r7, #28]
 8010336:	440a      	add	r2, r1
 8010338:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801033c:	0cdb      	lsrs	r3, r3, #19
 801033e:	04db      	lsls	r3, r3, #19
 8010340:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8010342:	69bb      	ldr	r3, [r7, #24]
 8010344:	015a      	lsls	r2, r3, #5
 8010346:	69fb      	ldr	r3, [r7, #28]
 8010348:	4413      	add	r3, r2
 801034a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801034e:	691b      	ldr	r3, [r3, #16]
 8010350:	69ba      	ldr	r2, [r7, #24]
 8010352:	0151      	lsls	r1, r2, #5
 8010354:	69fa      	ldr	r2, [r7, #28]
 8010356:	440a      	add	r2, r1
 8010358:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801035c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8010360:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8010364:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8010366:	68bb      	ldr	r3, [r7, #8]
 8010368:	699b      	ldr	r3, [r3, #24]
 801036a:	2b00      	cmp	r3, #0
 801036c:	d126      	bne.n	80103bc <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 801036e:	69bb      	ldr	r3, [r7, #24]
 8010370:	015a      	lsls	r2, r3, #5
 8010372:	69fb      	ldr	r3, [r7, #28]
 8010374:	4413      	add	r3, r2
 8010376:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801037a:	691a      	ldr	r2, [r3, #16]
 801037c:	68bb      	ldr	r3, [r7, #8]
 801037e:	68db      	ldr	r3, [r3, #12]
 8010380:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010384:	69b9      	ldr	r1, [r7, #24]
 8010386:	0148      	lsls	r0, r1, #5
 8010388:	69f9      	ldr	r1, [r7, #28]
 801038a:	4401      	add	r1, r0
 801038c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8010390:	4313      	orrs	r3, r2
 8010392:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8010394:	69bb      	ldr	r3, [r7, #24]
 8010396:	015a      	lsls	r2, r3, #5
 8010398:	69fb      	ldr	r3, [r7, #28]
 801039a:	4413      	add	r3, r2
 801039c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80103a0:	691b      	ldr	r3, [r3, #16]
 80103a2:	69ba      	ldr	r2, [r7, #24]
 80103a4:	0151      	lsls	r1, r2, #5
 80103a6:	69fa      	ldr	r2, [r7, #28]
 80103a8:	440a      	add	r2, r1
 80103aa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80103ae:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80103b2:	6113      	str	r3, [r2, #16]
 80103b4:	e03a      	b.n	801042c <USB_EPStartXfer+0x3e4>
 80103b6:	bf00      	nop
 80103b8:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80103bc:	68bb      	ldr	r3, [r7, #8]
 80103be:	699a      	ldr	r2, [r3, #24]
 80103c0:	68bb      	ldr	r3, [r7, #8]
 80103c2:	68db      	ldr	r3, [r3, #12]
 80103c4:	4413      	add	r3, r2
 80103c6:	1e5a      	subs	r2, r3, #1
 80103c8:	68bb      	ldr	r3, [r7, #8]
 80103ca:	68db      	ldr	r3, [r3, #12]
 80103cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80103d0:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 80103d2:	68bb      	ldr	r3, [r7, #8]
 80103d4:	68db      	ldr	r3, [r3, #12]
 80103d6:	8afa      	ldrh	r2, [r7, #22]
 80103d8:	fb03 f202 	mul.w	r2, r3, r2
 80103dc:	68bb      	ldr	r3, [r7, #8]
 80103de:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80103e0:	69bb      	ldr	r3, [r7, #24]
 80103e2:	015a      	lsls	r2, r3, #5
 80103e4:	69fb      	ldr	r3, [r7, #28]
 80103e6:	4413      	add	r3, r2
 80103e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80103ec:	691a      	ldr	r2, [r3, #16]
 80103ee:	8afb      	ldrh	r3, [r7, #22]
 80103f0:	04d9      	lsls	r1, r3, #19
 80103f2:	4b38      	ldr	r3, [pc, #224]	; (80104d4 <USB_EPStartXfer+0x48c>)
 80103f4:	400b      	ands	r3, r1
 80103f6:	69b9      	ldr	r1, [r7, #24]
 80103f8:	0148      	lsls	r0, r1, #5
 80103fa:	69f9      	ldr	r1, [r7, #28]
 80103fc:	4401      	add	r1, r0
 80103fe:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8010402:	4313      	orrs	r3, r2
 8010404:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8010406:	69bb      	ldr	r3, [r7, #24]
 8010408:	015a      	lsls	r2, r3, #5
 801040a:	69fb      	ldr	r3, [r7, #28]
 801040c:	4413      	add	r3, r2
 801040e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010412:	691a      	ldr	r2, [r3, #16]
 8010414:	68bb      	ldr	r3, [r7, #8]
 8010416:	69db      	ldr	r3, [r3, #28]
 8010418:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801041c:	69b9      	ldr	r1, [r7, #24]
 801041e:	0148      	lsls	r0, r1, #5
 8010420:	69f9      	ldr	r1, [r7, #28]
 8010422:	4401      	add	r1, r0
 8010424:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8010428:	4313      	orrs	r3, r2
 801042a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 801042c:	79fb      	ldrb	r3, [r7, #7]
 801042e:	2b01      	cmp	r3, #1
 8010430:	d10d      	bne.n	801044e <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8010432:	68bb      	ldr	r3, [r7, #8]
 8010434:	691b      	ldr	r3, [r3, #16]
 8010436:	2b00      	cmp	r3, #0
 8010438:	d009      	beq.n	801044e <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 801043a:	68bb      	ldr	r3, [r7, #8]
 801043c:	6919      	ldr	r1, [r3, #16]
 801043e:	69bb      	ldr	r3, [r7, #24]
 8010440:	015a      	lsls	r2, r3, #5
 8010442:	69fb      	ldr	r3, [r7, #28]
 8010444:	4413      	add	r3, r2
 8010446:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801044a:	460a      	mov	r2, r1
 801044c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 801044e:	68bb      	ldr	r3, [r7, #8]
 8010450:	791b      	ldrb	r3, [r3, #4]
 8010452:	2b01      	cmp	r3, #1
 8010454:	d128      	bne.n	80104a8 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8010456:	69fb      	ldr	r3, [r7, #28]
 8010458:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801045c:	689b      	ldr	r3, [r3, #8]
 801045e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010462:	2b00      	cmp	r3, #0
 8010464:	d110      	bne.n	8010488 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8010466:	69bb      	ldr	r3, [r7, #24]
 8010468:	015a      	lsls	r2, r3, #5
 801046a:	69fb      	ldr	r3, [r7, #28]
 801046c:	4413      	add	r3, r2
 801046e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010472:	681b      	ldr	r3, [r3, #0]
 8010474:	69ba      	ldr	r2, [r7, #24]
 8010476:	0151      	lsls	r1, r2, #5
 8010478:	69fa      	ldr	r2, [r7, #28]
 801047a:	440a      	add	r2, r1
 801047c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010480:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8010484:	6013      	str	r3, [r2, #0]
 8010486:	e00f      	b.n	80104a8 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8010488:	69bb      	ldr	r3, [r7, #24]
 801048a:	015a      	lsls	r2, r3, #5
 801048c:	69fb      	ldr	r3, [r7, #28]
 801048e:	4413      	add	r3, r2
 8010490:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010494:	681b      	ldr	r3, [r3, #0]
 8010496:	69ba      	ldr	r2, [r7, #24]
 8010498:	0151      	lsls	r1, r2, #5
 801049a:	69fa      	ldr	r2, [r7, #28]
 801049c:	440a      	add	r2, r1
 801049e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80104a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80104a6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80104a8:	69bb      	ldr	r3, [r7, #24]
 80104aa:	015a      	lsls	r2, r3, #5
 80104ac:	69fb      	ldr	r3, [r7, #28]
 80104ae:	4413      	add	r3, r2
 80104b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80104b4:	681b      	ldr	r3, [r3, #0]
 80104b6:	69ba      	ldr	r2, [r7, #24]
 80104b8:	0151      	lsls	r1, r2, #5
 80104ba:	69fa      	ldr	r2, [r7, #28]
 80104bc:	440a      	add	r2, r1
 80104be:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80104c2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80104c6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80104c8:	2300      	movs	r3, #0
}
 80104ca:	4618      	mov	r0, r3
 80104cc:	3720      	adds	r7, #32
 80104ce:	46bd      	mov	sp, r7
 80104d0:	bd80      	pop	{r7, pc}
 80104d2:	bf00      	nop
 80104d4:	1ff80000 	.word	0x1ff80000

080104d8 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80104d8:	b480      	push	{r7}
 80104da:	b087      	sub	sp, #28
 80104dc:	af00      	add	r7, sp, #0
 80104de:	60f8      	str	r0, [r7, #12]
 80104e0:	60b9      	str	r1, [r7, #8]
 80104e2:	4613      	mov	r3, r2
 80104e4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80104e6:	68fb      	ldr	r3, [r7, #12]
 80104e8:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 80104ea:	68bb      	ldr	r3, [r7, #8]
 80104ec:	781b      	ldrb	r3, [r3, #0]
 80104ee:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80104f0:	68bb      	ldr	r3, [r7, #8]
 80104f2:	785b      	ldrb	r3, [r3, #1]
 80104f4:	2b01      	cmp	r3, #1
 80104f6:	f040 80ce 	bne.w	8010696 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80104fa:	68bb      	ldr	r3, [r7, #8]
 80104fc:	699b      	ldr	r3, [r3, #24]
 80104fe:	2b00      	cmp	r3, #0
 8010500:	d132      	bne.n	8010568 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8010502:	693b      	ldr	r3, [r7, #16]
 8010504:	015a      	lsls	r2, r3, #5
 8010506:	697b      	ldr	r3, [r7, #20]
 8010508:	4413      	add	r3, r2
 801050a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801050e:	691b      	ldr	r3, [r3, #16]
 8010510:	693a      	ldr	r2, [r7, #16]
 8010512:	0151      	lsls	r1, r2, #5
 8010514:	697a      	ldr	r2, [r7, #20]
 8010516:	440a      	add	r2, r1
 8010518:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801051c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8010520:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8010524:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8010526:	693b      	ldr	r3, [r7, #16]
 8010528:	015a      	lsls	r2, r3, #5
 801052a:	697b      	ldr	r3, [r7, #20]
 801052c:	4413      	add	r3, r2
 801052e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010532:	691b      	ldr	r3, [r3, #16]
 8010534:	693a      	ldr	r2, [r7, #16]
 8010536:	0151      	lsls	r1, r2, #5
 8010538:	697a      	ldr	r2, [r7, #20]
 801053a:	440a      	add	r2, r1
 801053c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010540:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8010544:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8010546:	693b      	ldr	r3, [r7, #16]
 8010548:	015a      	lsls	r2, r3, #5
 801054a:	697b      	ldr	r3, [r7, #20]
 801054c:	4413      	add	r3, r2
 801054e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010552:	691b      	ldr	r3, [r3, #16]
 8010554:	693a      	ldr	r2, [r7, #16]
 8010556:	0151      	lsls	r1, r2, #5
 8010558:	697a      	ldr	r2, [r7, #20]
 801055a:	440a      	add	r2, r1
 801055c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010560:	0cdb      	lsrs	r3, r3, #19
 8010562:	04db      	lsls	r3, r3, #19
 8010564:	6113      	str	r3, [r2, #16]
 8010566:	e04e      	b.n	8010606 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8010568:	693b      	ldr	r3, [r7, #16]
 801056a:	015a      	lsls	r2, r3, #5
 801056c:	697b      	ldr	r3, [r7, #20]
 801056e:	4413      	add	r3, r2
 8010570:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010574:	691b      	ldr	r3, [r3, #16]
 8010576:	693a      	ldr	r2, [r7, #16]
 8010578:	0151      	lsls	r1, r2, #5
 801057a:	697a      	ldr	r2, [r7, #20]
 801057c:	440a      	add	r2, r1
 801057e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010582:	0cdb      	lsrs	r3, r3, #19
 8010584:	04db      	lsls	r3, r3, #19
 8010586:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8010588:	693b      	ldr	r3, [r7, #16]
 801058a:	015a      	lsls	r2, r3, #5
 801058c:	697b      	ldr	r3, [r7, #20]
 801058e:	4413      	add	r3, r2
 8010590:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010594:	691b      	ldr	r3, [r3, #16]
 8010596:	693a      	ldr	r2, [r7, #16]
 8010598:	0151      	lsls	r1, r2, #5
 801059a:	697a      	ldr	r2, [r7, #20]
 801059c:	440a      	add	r2, r1
 801059e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80105a2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80105a6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80105aa:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 80105ac:	68bb      	ldr	r3, [r7, #8]
 80105ae:	699a      	ldr	r2, [r3, #24]
 80105b0:	68bb      	ldr	r3, [r7, #8]
 80105b2:	68db      	ldr	r3, [r3, #12]
 80105b4:	429a      	cmp	r2, r3
 80105b6:	d903      	bls.n	80105c0 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 80105b8:	68bb      	ldr	r3, [r7, #8]
 80105ba:	68da      	ldr	r2, [r3, #12]
 80105bc:	68bb      	ldr	r3, [r7, #8]
 80105be:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80105c0:	693b      	ldr	r3, [r7, #16]
 80105c2:	015a      	lsls	r2, r3, #5
 80105c4:	697b      	ldr	r3, [r7, #20]
 80105c6:	4413      	add	r3, r2
 80105c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80105cc:	691b      	ldr	r3, [r3, #16]
 80105ce:	693a      	ldr	r2, [r7, #16]
 80105d0:	0151      	lsls	r1, r2, #5
 80105d2:	697a      	ldr	r2, [r7, #20]
 80105d4:	440a      	add	r2, r1
 80105d6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80105da:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80105de:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80105e0:	693b      	ldr	r3, [r7, #16]
 80105e2:	015a      	lsls	r2, r3, #5
 80105e4:	697b      	ldr	r3, [r7, #20]
 80105e6:	4413      	add	r3, r2
 80105e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80105ec:	691a      	ldr	r2, [r3, #16]
 80105ee:	68bb      	ldr	r3, [r7, #8]
 80105f0:	699b      	ldr	r3, [r3, #24]
 80105f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80105f6:	6939      	ldr	r1, [r7, #16]
 80105f8:	0148      	lsls	r0, r1, #5
 80105fa:	6979      	ldr	r1, [r7, #20]
 80105fc:	4401      	add	r1, r0
 80105fe:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8010602:	4313      	orrs	r3, r2
 8010604:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8010606:	79fb      	ldrb	r3, [r7, #7]
 8010608:	2b01      	cmp	r3, #1
 801060a:	d11e      	bne.n	801064a <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 801060c:	68bb      	ldr	r3, [r7, #8]
 801060e:	695b      	ldr	r3, [r3, #20]
 8010610:	2b00      	cmp	r3, #0
 8010612:	d009      	beq.n	8010628 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8010614:	693b      	ldr	r3, [r7, #16]
 8010616:	015a      	lsls	r2, r3, #5
 8010618:	697b      	ldr	r3, [r7, #20]
 801061a:	4413      	add	r3, r2
 801061c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010620:	461a      	mov	r2, r3
 8010622:	68bb      	ldr	r3, [r7, #8]
 8010624:	695b      	ldr	r3, [r3, #20]
 8010626:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8010628:	693b      	ldr	r3, [r7, #16]
 801062a:	015a      	lsls	r2, r3, #5
 801062c:	697b      	ldr	r3, [r7, #20]
 801062e:	4413      	add	r3, r2
 8010630:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010634:	681b      	ldr	r3, [r3, #0]
 8010636:	693a      	ldr	r2, [r7, #16]
 8010638:	0151      	lsls	r1, r2, #5
 801063a:	697a      	ldr	r2, [r7, #20]
 801063c:	440a      	add	r2, r1
 801063e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010642:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8010646:	6013      	str	r3, [r2, #0]
 8010648:	e097      	b.n	801077a <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 801064a:	693b      	ldr	r3, [r7, #16]
 801064c:	015a      	lsls	r2, r3, #5
 801064e:	697b      	ldr	r3, [r7, #20]
 8010650:	4413      	add	r3, r2
 8010652:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010656:	681b      	ldr	r3, [r3, #0]
 8010658:	693a      	ldr	r2, [r7, #16]
 801065a:	0151      	lsls	r1, r2, #5
 801065c:	697a      	ldr	r2, [r7, #20]
 801065e:	440a      	add	r2, r1
 8010660:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010664:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8010668:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 801066a:	68bb      	ldr	r3, [r7, #8]
 801066c:	699b      	ldr	r3, [r3, #24]
 801066e:	2b00      	cmp	r3, #0
 8010670:	f000 8083 	beq.w	801077a <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8010674:	697b      	ldr	r3, [r7, #20]
 8010676:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801067a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801067c:	68bb      	ldr	r3, [r7, #8]
 801067e:	781b      	ldrb	r3, [r3, #0]
 8010680:	f003 030f 	and.w	r3, r3, #15
 8010684:	2101      	movs	r1, #1
 8010686:	fa01 f303 	lsl.w	r3, r1, r3
 801068a:	6979      	ldr	r1, [r7, #20]
 801068c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8010690:	4313      	orrs	r3, r2
 8010692:	634b      	str	r3, [r1, #52]	; 0x34
 8010694:	e071      	b.n	801077a <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8010696:	693b      	ldr	r3, [r7, #16]
 8010698:	015a      	lsls	r2, r3, #5
 801069a:	697b      	ldr	r3, [r7, #20]
 801069c:	4413      	add	r3, r2
 801069e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80106a2:	691b      	ldr	r3, [r3, #16]
 80106a4:	693a      	ldr	r2, [r7, #16]
 80106a6:	0151      	lsls	r1, r2, #5
 80106a8:	697a      	ldr	r2, [r7, #20]
 80106aa:	440a      	add	r2, r1
 80106ac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80106b0:	0cdb      	lsrs	r3, r3, #19
 80106b2:	04db      	lsls	r3, r3, #19
 80106b4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80106b6:	693b      	ldr	r3, [r7, #16]
 80106b8:	015a      	lsls	r2, r3, #5
 80106ba:	697b      	ldr	r3, [r7, #20]
 80106bc:	4413      	add	r3, r2
 80106be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80106c2:	691b      	ldr	r3, [r3, #16]
 80106c4:	693a      	ldr	r2, [r7, #16]
 80106c6:	0151      	lsls	r1, r2, #5
 80106c8:	697a      	ldr	r2, [r7, #20]
 80106ca:	440a      	add	r2, r1
 80106cc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80106d0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80106d4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80106d8:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 80106da:	68bb      	ldr	r3, [r7, #8]
 80106dc:	699b      	ldr	r3, [r3, #24]
 80106de:	2b00      	cmp	r3, #0
 80106e0:	d003      	beq.n	80106ea <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 80106e2:	68bb      	ldr	r3, [r7, #8]
 80106e4:	68da      	ldr	r2, [r3, #12]
 80106e6:	68bb      	ldr	r3, [r7, #8]
 80106e8:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 80106ea:	68bb      	ldr	r3, [r7, #8]
 80106ec:	68da      	ldr	r2, [r3, #12]
 80106ee:	68bb      	ldr	r3, [r7, #8]
 80106f0:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80106f2:	693b      	ldr	r3, [r7, #16]
 80106f4:	015a      	lsls	r2, r3, #5
 80106f6:	697b      	ldr	r3, [r7, #20]
 80106f8:	4413      	add	r3, r2
 80106fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80106fe:	691b      	ldr	r3, [r3, #16]
 8010700:	693a      	ldr	r2, [r7, #16]
 8010702:	0151      	lsls	r1, r2, #5
 8010704:	697a      	ldr	r2, [r7, #20]
 8010706:	440a      	add	r2, r1
 8010708:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801070c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8010710:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8010712:	693b      	ldr	r3, [r7, #16]
 8010714:	015a      	lsls	r2, r3, #5
 8010716:	697b      	ldr	r3, [r7, #20]
 8010718:	4413      	add	r3, r2
 801071a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801071e:	691a      	ldr	r2, [r3, #16]
 8010720:	68bb      	ldr	r3, [r7, #8]
 8010722:	69db      	ldr	r3, [r3, #28]
 8010724:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010728:	6939      	ldr	r1, [r7, #16]
 801072a:	0148      	lsls	r0, r1, #5
 801072c:	6979      	ldr	r1, [r7, #20]
 801072e:	4401      	add	r1, r0
 8010730:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8010734:	4313      	orrs	r3, r2
 8010736:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8010738:	79fb      	ldrb	r3, [r7, #7]
 801073a:	2b01      	cmp	r3, #1
 801073c:	d10d      	bne.n	801075a <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 801073e:	68bb      	ldr	r3, [r7, #8]
 8010740:	691b      	ldr	r3, [r3, #16]
 8010742:	2b00      	cmp	r3, #0
 8010744:	d009      	beq.n	801075a <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8010746:	68bb      	ldr	r3, [r7, #8]
 8010748:	6919      	ldr	r1, [r3, #16]
 801074a:	693b      	ldr	r3, [r7, #16]
 801074c:	015a      	lsls	r2, r3, #5
 801074e:	697b      	ldr	r3, [r7, #20]
 8010750:	4413      	add	r3, r2
 8010752:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010756:	460a      	mov	r2, r1
 8010758:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 801075a:	693b      	ldr	r3, [r7, #16]
 801075c:	015a      	lsls	r2, r3, #5
 801075e:	697b      	ldr	r3, [r7, #20]
 8010760:	4413      	add	r3, r2
 8010762:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010766:	681b      	ldr	r3, [r3, #0]
 8010768:	693a      	ldr	r2, [r7, #16]
 801076a:	0151      	lsls	r1, r2, #5
 801076c:	697a      	ldr	r2, [r7, #20]
 801076e:	440a      	add	r2, r1
 8010770:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010774:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8010778:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 801077a:	2300      	movs	r3, #0
}
 801077c:	4618      	mov	r0, r3
 801077e:	371c      	adds	r7, #28
 8010780:	46bd      	mov	sp, r7
 8010782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010786:	4770      	bx	lr

08010788 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8010788:	b480      	push	{r7}
 801078a:	b087      	sub	sp, #28
 801078c:	af00      	add	r7, sp, #0
 801078e:	6078      	str	r0, [r7, #4]
 8010790:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8010792:	2300      	movs	r3, #0
 8010794:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8010796:	2300      	movs	r3, #0
 8010798:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801079a:	687b      	ldr	r3, [r7, #4]
 801079c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 801079e:	683b      	ldr	r3, [r7, #0]
 80107a0:	785b      	ldrb	r3, [r3, #1]
 80107a2:	2b01      	cmp	r3, #1
 80107a4:	d14a      	bne.n	801083c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80107a6:	683b      	ldr	r3, [r7, #0]
 80107a8:	781b      	ldrb	r3, [r3, #0]
 80107aa:	015a      	lsls	r2, r3, #5
 80107ac:	693b      	ldr	r3, [r7, #16]
 80107ae:	4413      	add	r3, r2
 80107b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80107b4:	681b      	ldr	r3, [r3, #0]
 80107b6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80107ba:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80107be:	f040 8086 	bne.w	80108ce <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80107c2:	683b      	ldr	r3, [r7, #0]
 80107c4:	781b      	ldrb	r3, [r3, #0]
 80107c6:	015a      	lsls	r2, r3, #5
 80107c8:	693b      	ldr	r3, [r7, #16]
 80107ca:	4413      	add	r3, r2
 80107cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80107d0:	681b      	ldr	r3, [r3, #0]
 80107d2:	683a      	ldr	r2, [r7, #0]
 80107d4:	7812      	ldrb	r2, [r2, #0]
 80107d6:	0151      	lsls	r1, r2, #5
 80107d8:	693a      	ldr	r2, [r7, #16]
 80107da:	440a      	add	r2, r1
 80107dc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80107e0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80107e4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80107e6:	683b      	ldr	r3, [r7, #0]
 80107e8:	781b      	ldrb	r3, [r3, #0]
 80107ea:	015a      	lsls	r2, r3, #5
 80107ec:	693b      	ldr	r3, [r7, #16]
 80107ee:	4413      	add	r3, r2
 80107f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80107f4:	681b      	ldr	r3, [r3, #0]
 80107f6:	683a      	ldr	r2, [r7, #0]
 80107f8:	7812      	ldrb	r2, [r2, #0]
 80107fa:	0151      	lsls	r1, r2, #5
 80107fc:	693a      	ldr	r2, [r7, #16]
 80107fe:	440a      	add	r2, r1
 8010800:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010804:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8010808:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 801080a:	68fb      	ldr	r3, [r7, #12]
 801080c:	3301      	adds	r3, #1
 801080e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8010810:	68fb      	ldr	r3, [r7, #12]
 8010812:	f242 7210 	movw	r2, #10000	; 0x2710
 8010816:	4293      	cmp	r3, r2
 8010818:	d902      	bls.n	8010820 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 801081a:	2301      	movs	r3, #1
 801081c:	75fb      	strb	r3, [r7, #23]
          break;
 801081e:	e056      	b.n	80108ce <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8010820:	683b      	ldr	r3, [r7, #0]
 8010822:	781b      	ldrb	r3, [r3, #0]
 8010824:	015a      	lsls	r2, r3, #5
 8010826:	693b      	ldr	r3, [r7, #16]
 8010828:	4413      	add	r3, r2
 801082a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801082e:	681b      	ldr	r3, [r3, #0]
 8010830:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8010834:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8010838:	d0e7      	beq.n	801080a <USB_EPStopXfer+0x82>
 801083a:	e048      	b.n	80108ce <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801083c:	683b      	ldr	r3, [r7, #0]
 801083e:	781b      	ldrb	r3, [r3, #0]
 8010840:	015a      	lsls	r2, r3, #5
 8010842:	693b      	ldr	r3, [r7, #16]
 8010844:	4413      	add	r3, r2
 8010846:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801084a:	681b      	ldr	r3, [r3, #0]
 801084c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8010850:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8010854:	d13b      	bne.n	80108ce <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8010856:	683b      	ldr	r3, [r7, #0]
 8010858:	781b      	ldrb	r3, [r3, #0]
 801085a:	015a      	lsls	r2, r3, #5
 801085c:	693b      	ldr	r3, [r7, #16]
 801085e:	4413      	add	r3, r2
 8010860:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010864:	681b      	ldr	r3, [r3, #0]
 8010866:	683a      	ldr	r2, [r7, #0]
 8010868:	7812      	ldrb	r2, [r2, #0]
 801086a:	0151      	lsls	r1, r2, #5
 801086c:	693a      	ldr	r2, [r7, #16]
 801086e:	440a      	add	r2, r1
 8010870:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010874:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8010878:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 801087a:	683b      	ldr	r3, [r7, #0]
 801087c:	781b      	ldrb	r3, [r3, #0]
 801087e:	015a      	lsls	r2, r3, #5
 8010880:	693b      	ldr	r3, [r7, #16]
 8010882:	4413      	add	r3, r2
 8010884:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010888:	681b      	ldr	r3, [r3, #0]
 801088a:	683a      	ldr	r2, [r7, #0]
 801088c:	7812      	ldrb	r2, [r2, #0]
 801088e:	0151      	lsls	r1, r2, #5
 8010890:	693a      	ldr	r2, [r7, #16]
 8010892:	440a      	add	r2, r1
 8010894:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010898:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 801089c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 801089e:	68fb      	ldr	r3, [r7, #12]
 80108a0:	3301      	adds	r3, #1
 80108a2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80108a4:	68fb      	ldr	r3, [r7, #12]
 80108a6:	f242 7210 	movw	r2, #10000	; 0x2710
 80108aa:	4293      	cmp	r3, r2
 80108ac:	d902      	bls.n	80108b4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80108ae:	2301      	movs	r3, #1
 80108b0:	75fb      	strb	r3, [r7, #23]
          break;
 80108b2:	e00c      	b.n	80108ce <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80108b4:	683b      	ldr	r3, [r7, #0]
 80108b6:	781b      	ldrb	r3, [r3, #0]
 80108b8:	015a      	lsls	r2, r3, #5
 80108ba:	693b      	ldr	r3, [r7, #16]
 80108bc:	4413      	add	r3, r2
 80108be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80108c2:	681b      	ldr	r3, [r3, #0]
 80108c4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80108c8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80108cc:	d0e7      	beq.n	801089e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80108ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80108d0:	4618      	mov	r0, r3
 80108d2:	371c      	adds	r7, #28
 80108d4:	46bd      	mov	sp, r7
 80108d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108da:	4770      	bx	lr

080108dc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80108dc:	b480      	push	{r7}
 80108de:	b089      	sub	sp, #36	; 0x24
 80108e0:	af00      	add	r7, sp, #0
 80108e2:	60f8      	str	r0, [r7, #12]
 80108e4:	60b9      	str	r1, [r7, #8]
 80108e6:	4611      	mov	r1, r2
 80108e8:	461a      	mov	r2, r3
 80108ea:	460b      	mov	r3, r1
 80108ec:	71fb      	strb	r3, [r7, #7]
 80108ee:	4613      	mov	r3, r2
 80108f0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80108f2:	68fb      	ldr	r3, [r7, #12]
 80108f4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80108f6:	68bb      	ldr	r3, [r7, #8]
 80108f8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80108fa:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80108fe:	2b00      	cmp	r3, #0
 8010900:	d123      	bne.n	801094a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8010902:	88bb      	ldrh	r3, [r7, #4]
 8010904:	3303      	adds	r3, #3
 8010906:	089b      	lsrs	r3, r3, #2
 8010908:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 801090a:	2300      	movs	r3, #0
 801090c:	61bb      	str	r3, [r7, #24]
 801090e:	e018      	b.n	8010942 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8010910:	79fb      	ldrb	r3, [r7, #7]
 8010912:	031a      	lsls	r2, r3, #12
 8010914:	697b      	ldr	r3, [r7, #20]
 8010916:	4413      	add	r3, r2
 8010918:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801091c:	461a      	mov	r2, r3
 801091e:	69fb      	ldr	r3, [r7, #28]
 8010920:	681b      	ldr	r3, [r3, #0]
 8010922:	6013      	str	r3, [r2, #0]
      pSrc++;
 8010924:	69fb      	ldr	r3, [r7, #28]
 8010926:	3301      	adds	r3, #1
 8010928:	61fb      	str	r3, [r7, #28]
      pSrc++;
 801092a:	69fb      	ldr	r3, [r7, #28]
 801092c:	3301      	adds	r3, #1
 801092e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8010930:	69fb      	ldr	r3, [r7, #28]
 8010932:	3301      	adds	r3, #1
 8010934:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8010936:	69fb      	ldr	r3, [r7, #28]
 8010938:	3301      	adds	r3, #1
 801093a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 801093c:	69bb      	ldr	r3, [r7, #24]
 801093e:	3301      	adds	r3, #1
 8010940:	61bb      	str	r3, [r7, #24]
 8010942:	69ba      	ldr	r2, [r7, #24]
 8010944:	693b      	ldr	r3, [r7, #16]
 8010946:	429a      	cmp	r2, r3
 8010948:	d3e2      	bcc.n	8010910 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 801094a:	2300      	movs	r3, #0
}
 801094c:	4618      	mov	r0, r3
 801094e:	3724      	adds	r7, #36	; 0x24
 8010950:	46bd      	mov	sp, r7
 8010952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010956:	4770      	bx	lr

08010958 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8010958:	b480      	push	{r7}
 801095a:	b08b      	sub	sp, #44	; 0x2c
 801095c:	af00      	add	r7, sp, #0
 801095e:	60f8      	str	r0, [r7, #12]
 8010960:	60b9      	str	r1, [r7, #8]
 8010962:	4613      	mov	r3, r2
 8010964:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010966:	68fb      	ldr	r3, [r7, #12]
 8010968:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 801096a:	68bb      	ldr	r3, [r7, #8]
 801096c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 801096e:	88fb      	ldrh	r3, [r7, #6]
 8010970:	089b      	lsrs	r3, r3, #2
 8010972:	b29b      	uxth	r3, r3
 8010974:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8010976:	88fb      	ldrh	r3, [r7, #6]
 8010978:	f003 0303 	and.w	r3, r3, #3
 801097c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 801097e:	2300      	movs	r3, #0
 8010980:	623b      	str	r3, [r7, #32]
 8010982:	e014      	b.n	80109ae <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8010984:	69bb      	ldr	r3, [r7, #24]
 8010986:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801098a:	681a      	ldr	r2, [r3, #0]
 801098c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801098e:	601a      	str	r2, [r3, #0]
    pDest++;
 8010990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010992:	3301      	adds	r3, #1
 8010994:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8010996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010998:	3301      	adds	r3, #1
 801099a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 801099c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801099e:	3301      	adds	r3, #1
 80109a0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80109a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80109a4:	3301      	adds	r3, #1
 80109a6:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80109a8:	6a3b      	ldr	r3, [r7, #32]
 80109aa:	3301      	adds	r3, #1
 80109ac:	623b      	str	r3, [r7, #32]
 80109ae:	6a3a      	ldr	r2, [r7, #32]
 80109b0:	697b      	ldr	r3, [r7, #20]
 80109b2:	429a      	cmp	r2, r3
 80109b4:	d3e6      	bcc.n	8010984 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80109b6:	8bfb      	ldrh	r3, [r7, #30]
 80109b8:	2b00      	cmp	r3, #0
 80109ba:	d01e      	beq.n	80109fa <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80109bc:	2300      	movs	r3, #0
 80109be:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80109c0:	69bb      	ldr	r3, [r7, #24]
 80109c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80109c6:	461a      	mov	r2, r3
 80109c8:	f107 0310 	add.w	r3, r7, #16
 80109cc:	6812      	ldr	r2, [r2, #0]
 80109ce:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80109d0:	693a      	ldr	r2, [r7, #16]
 80109d2:	6a3b      	ldr	r3, [r7, #32]
 80109d4:	b2db      	uxtb	r3, r3
 80109d6:	00db      	lsls	r3, r3, #3
 80109d8:	fa22 f303 	lsr.w	r3, r2, r3
 80109dc:	b2da      	uxtb	r2, r3
 80109de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80109e0:	701a      	strb	r2, [r3, #0]
      i++;
 80109e2:	6a3b      	ldr	r3, [r7, #32]
 80109e4:	3301      	adds	r3, #1
 80109e6:	623b      	str	r3, [r7, #32]
      pDest++;
 80109e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80109ea:	3301      	adds	r3, #1
 80109ec:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80109ee:	8bfb      	ldrh	r3, [r7, #30]
 80109f0:	3b01      	subs	r3, #1
 80109f2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80109f4:	8bfb      	ldrh	r3, [r7, #30]
 80109f6:	2b00      	cmp	r3, #0
 80109f8:	d1ea      	bne.n	80109d0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80109fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80109fc:	4618      	mov	r0, r3
 80109fe:	372c      	adds	r7, #44	; 0x2c
 8010a00:	46bd      	mov	sp, r7
 8010a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a06:	4770      	bx	lr

08010a08 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8010a08:	b480      	push	{r7}
 8010a0a:	b085      	sub	sp, #20
 8010a0c:	af00      	add	r7, sp, #0
 8010a0e:	6078      	str	r0, [r7, #4]
 8010a10:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010a12:	687b      	ldr	r3, [r7, #4]
 8010a14:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8010a16:	683b      	ldr	r3, [r7, #0]
 8010a18:	781b      	ldrb	r3, [r3, #0]
 8010a1a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8010a1c:	683b      	ldr	r3, [r7, #0]
 8010a1e:	785b      	ldrb	r3, [r3, #1]
 8010a20:	2b01      	cmp	r3, #1
 8010a22:	d12c      	bne.n	8010a7e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8010a24:	68bb      	ldr	r3, [r7, #8]
 8010a26:	015a      	lsls	r2, r3, #5
 8010a28:	68fb      	ldr	r3, [r7, #12]
 8010a2a:	4413      	add	r3, r2
 8010a2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010a30:	681b      	ldr	r3, [r3, #0]
 8010a32:	2b00      	cmp	r3, #0
 8010a34:	db12      	blt.n	8010a5c <USB_EPSetStall+0x54>
 8010a36:	68bb      	ldr	r3, [r7, #8]
 8010a38:	2b00      	cmp	r3, #0
 8010a3a:	d00f      	beq.n	8010a5c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8010a3c:	68bb      	ldr	r3, [r7, #8]
 8010a3e:	015a      	lsls	r2, r3, #5
 8010a40:	68fb      	ldr	r3, [r7, #12]
 8010a42:	4413      	add	r3, r2
 8010a44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010a48:	681b      	ldr	r3, [r3, #0]
 8010a4a:	68ba      	ldr	r2, [r7, #8]
 8010a4c:	0151      	lsls	r1, r2, #5
 8010a4e:	68fa      	ldr	r2, [r7, #12]
 8010a50:	440a      	add	r2, r1
 8010a52:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010a56:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8010a5a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8010a5c:	68bb      	ldr	r3, [r7, #8]
 8010a5e:	015a      	lsls	r2, r3, #5
 8010a60:	68fb      	ldr	r3, [r7, #12]
 8010a62:	4413      	add	r3, r2
 8010a64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010a68:	681b      	ldr	r3, [r3, #0]
 8010a6a:	68ba      	ldr	r2, [r7, #8]
 8010a6c:	0151      	lsls	r1, r2, #5
 8010a6e:	68fa      	ldr	r2, [r7, #12]
 8010a70:	440a      	add	r2, r1
 8010a72:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010a76:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8010a7a:	6013      	str	r3, [r2, #0]
 8010a7c:	e02b      	b.n	8010ad6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8010a7e:	68bb      	ldr	r3, [r7, #8]
 8010a80:	015a      	lsls	r2, r3, #5
 8010a82:	68fb      	ldr	r3, [r7, #12]
 8010a84:	4413      	add	r3, r2
 8010a86:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010a8a:	681b      	ldr	r3, [r3, #0]
 8010a8c:	2b00      	cmp	r3, #0
 8010a8e:	db12      	blt.n	8010ab6 <USB_EPSetStall+0xae>
 8010a90:	68bb      	ldr	r3, [r7, #8]
 8010a92:	2b00      	cmp	r3, #0
 8010a94:	d00f      	beq.n	8010ab6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8010a96:	68bb      	ldr	r3, [r7, #8]
 8010a98:	015a      	lsls	r2, r3, #5
 8010a9a:	68fb      	ldr	r3, [r7, #12]
 8010a9c:	4413      	add	r3, r2
 8010a9e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010aa2:	681b      	ldr	r3, [r3, #0]
 8010aa4:	68ba      	ldr	r2, [r7, #8]
 8010aa6:	0151      	lsls	r1, r2, #5
 8010aa8:	68fa      	ldr	r2, [r7, #12]
 8010aaa:	440a      	add	r2, r1
 8010aac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010ab0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8010ab4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8010ab6:	68bb      	ldr	r3, [r7, #8]
 8010ab8:	015a      	lsls	r2, r3, #5
 8010aba:	68fb      	ldr	r3, [r7, #12]
 8010abc:	4413      	add	r3, r2
 8010abe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010ac2:	681b      	ldr	r3, [r3, #0]
 8010ac4:	68ba      	ldr	r2, [r7, #8]
 8010ac6:	0151      	lsls	r1, r2, #5
 8010ac8:	68fa      	ldr	r2, [r7, #12]
 8010aca:	440a      	add	r2, r1
 8010acc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010ad0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8010ad4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8010ad6:	2300      	movs	r3, #0
}
 8010ad8:	4618      	mov	r0, r3
 8010ada:	3714      	adds	r7, #20
 8010adc:	46bd      	mov	sp, r7
 8010ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ae2:	4770      	bx	lr

08010ae4 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8010ae4:	b480      	push	{r7}
 8010ae6:	b085      	sub	sp, #20
 8010ae8:	af00      	add	r7, sp, #0
 8010aea:	6078      	str	r0, [r7, #4]
 8010aec:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010aee:	687b      	ldr	r3, [r7, #4]
 8010af0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8010af2:	683b      	ldr	r3, [r7, #0]
 8010af4:	781b      	ldrb	r3, [r3, #0]
 8010af6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8010af8:	683b      	ldr	r3, [r7, #0]
 8010afa:	785b      	ldrb	r3, [r3, #1]
 8010afc:	2b01      	cmp	r3, #1
 8010afe:	d128      	bne.n	8010b52 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8010b00:	68bb      	ldr	r3, [r7, #8]
 8010b02:	015a      	lsls	r2, r3, #5
 8010b04:	68fb      	ldr	r3, [r7, #12]
 8010b06:	4413      	add	r3, r2
 8010b08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010b0c:	681b      	ldr	r3, [r3, #0]
 8010b0e:	68ba      	ldr	r2, [r7, #8]
 8010b10:	0151      	lsls	r1, r2, #5
 8010b12:	68fa      	ldr	r2, [r7, #12]
 8010b14:	440a      	add	r2, r1
 8010b16:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010b1a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8010b1e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8010b20:	683b      	ldr	r3, [r7, #0]
 8010b22:	791b      	ldrb	r3, [r3, #4]
 8010b24:	2b03      	cmp	r3, #3
 8010b26:	d003      	beq.n	8010b30 <USB_EPClearStall+0x4c>
 8010b28:	683b      	ldr	r3, [r7, #0]
 8010b2a:	791b      	ldrb	r3, [r3, #4]
 8010b2c:	2b02      	cmp	r3, #2
 8010b2e:	d138      	bne.n	8010ba2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8010b30:	68bb      	ldr	r3, [r7, #8]
 8010b32:	015a      	lsls	r2, r3, #5
 8010b34:	68fb      	ldr	r3, [r7, #12]
 8010b36:	4413      	add	r3, r2
 8010b38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010b3c:	681b      	ldr	r3, [r3, #0]
 8010b3e:	68ba      	ldr	r2, [r7, #8]
 8010b40:	0151      	lsls	r1, r2, #5
 8010b42:	68fa      	ldr	r2, [r7, #12]
 8010b44:	440a      	add	r2, r1
 8010b46:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010b4a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010b4e:	6013      	str	r3, [r2, #0]
 8010b50:	e027      	b.n	8010ba2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8010b52:	68bb      	ldr	r3, [r7, #8]
 8010b54:	015a      	lsls	r2, r3, #5
 8010b56:	68fb      	ldr	r3, [r7, #12]
 8010b58:	4413      	add	r3, r2
 8010b5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010b5e:	681b      	ldr	r3, [r3, #0]
 8010b60:	68ba      	ldr	r2, [r7, #8]
 8010b62:	0151      	lsls	r1, r2, #5
 8010b64:	68fa      	ldr	r2, [r7, #12]
 8010b66:	440a      	add	r2, r1
 8010b68:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010b6c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8010b70:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8010b72:	683b      	ldr	r3, [r7, #0]
 8010b74:	791b      	ldrb	r3, [r3, #4]
 8010b76:	2b03      	cmp	r3, #3
 8010b78:	d003      	beq.n	8010b82 <USB_EPClearStall+0x9e>
 8010b7a:	683b      	ldr	r3, [r7, #0]
 8010b7c:	791b      	ldrb	r3, [r3, #4]
 8010b7e:	2b02      	cmp	r3, #2
 8010b80:	d10f      	bne.n	8010ba2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8010b82:	68bb      	ldr	r3, [r7, #8]
 8010b84:	015a      	lsls	r2, r3, #5
 8010b86:	68fb      	ldr	r3, [r7, #12]
 8010b88:	4413      	add	r3, r2
 8010b8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010b8e:	681b      	ldr	r3, [r3, #0]
 8010b90:	68ba      	ldr	r2, [r7, #8]
 8010b92:	0151      	lsls	r1, r2, #5
 8010b94:	68fa      	ldr	r2, [r7, #12]
 8010b96:	440a      	add	r2, r1
 8010b98:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010b9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010ba0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8010ba2:	2300      	movs	r3, #0
}
 8010ba4:	4618      	mov	r0, r3
 8010ba6:	3714      	adds	r7, #20
 8010ba8:	46bd      	mov	sp, r7
 8010baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bae:	4770      	bx	lr

08010bb0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8010bb0:	b480      	push	{r7}
 8010bb2:	b085      	sub	sp, #20
 8010bb4:	af00      	add	r7, sp, #0
 8010bb6:	6078      	str	r0, [r7, #4]
 8010bb8:	460b      	mov	r3, r1
 8010bba:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010bbc:	687b      	ldr	r3, [r7, #4]
 8010bbe:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8010bc0:	68fb      	ldr	r3, [r7, #12]
 8010bc2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010bc6:	681b      	ldr	r3, [r3, #0]
 8010bc8:	68fa      	ldr	r2, [r7, #12]
 8010bca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8010bce:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8010bd2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8010bd4:	68fb      	ldr	r3, [r7, #12]
 8010bd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010bda:	681a      	ldr	r2, [r3, #0]
 8010bdc:	78fb      	ldrb	r3, [r7, #3]
 8010bde:	011b      	lsls	r3, r3, #4
 8010be0:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8010be4:	68f9      	ldr	r1, [r7, #12]
 8010be6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8010bea:	4313      	orrs	r3, r2
 8010bec:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8010bee:	2300      	movs	r3, #0
}
 8010bf0:	4618      	mov	r0, r3
 8010bf2:	3714      	adds	r7, #20
 8010bf4:	46bd      	mov	sp, r7
 8010bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bfa:	4770      	bx	lr

08010bfc <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8010bfc:	b480      	push	{r7}
 8010bfe:	b085      	sub	sp, #20
 8010c00:	af00      	add	r7, sp, #0
 8010c02:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010c04:	687b      	ldr	r3, [r7, #4]
 8010c06:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8010c08:	68fb      	ldr	r3, [r7, #12]
 8010c0a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8010c0e:	681b      	ldr	r3, [r3, #0]
 8010c10:	68fa      	ldr	r2, [r7, #12]
 8010c12:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8010c16:	f023 0303 	bic.w	r3, r3, #3
 8010c1a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8010c1c:	68fb      	ldr	r3, [r7, #12]
 8010c1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010c22:	685b      	ldr	r3, [r3, #4]
 8010c24:	68fa      	ldr	r2, [r7, #12]
 8010c26:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8010c2a:	f023 0302 	bic.w	r3, r3, #2
 8010c2e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8010c30:	2300      	movs	r3, #0
}
 8010c32:	4618      	mov	r0, r3
 8010c34:	3714      	adds	r7, #20
 8010c36:	46bd      	mov	sp, r7
 8010c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c3c:	4770      	bx	lr

08010c3e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8010c3e:	b480      	push	{r7}
 8010c40:	b085      	sub	sp, #20
 8010c42:	af00      	add	r7, sp, #0
 8010c44:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010c46:	687b      	ldr	r3, [r7, #4]
 8010c48:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8010c4a:	68fb      	ldr	r3, [r7, #12]
 8010c4c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8010c50:	681b      	ldr	r3, [r3, #0]
 8010c52:	68fa      	ldr	r2, [r7, #12]
 8010c54:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8010c58:	f023 0303 	bic.w	r3, r3, #3
 8010c5c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8010c5e:	68fb      	ldr	r3, [r7, #12]
 8010c60:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010c64:	685b      	ldr	r3, [r3, #4]
 8010c66:	68fa      	ldr	r2, [r7, #12]
 8010c68:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8010c6c:	f043 0302 	orr.w	r3, r3, #2
 8010c70:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8010c72:	2300      	movs	r3, #0
}
 8010c74:	4618      	mov	r0, r3
 8010c76:	3714      	adds	r7, #20
 8010c78:	46bd      	mov	sp, r7
 8010c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c7e:	4770      	bx	lr

08010c80 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8010c80:	b480      	push	{r7}
 8010c82:	b085      	sub	sp, #20
 8010c84:	af00      	add	r7, sp, #0
 8010c86:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8010c88:	687b      	ldr	r3, [r7, #4]
 8010c8a:	695b      	ldr	r3, [r3, #20]
 8010c8c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8010c8e:	687b      	ldr	r3, [r7, #4]
 8010c90:	699b      	ldr	r3, [r3, #24]
 8010c92:	68fa      	ldr	r2, [r7, #12]
 8010c94:	4013      	ands	r3, r2
 8010c96:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8010c98:	68fb      	ldr	r3, [r7, #12]
}
 8010c9a:	4618      	mov	r0, r3
 8010c9c:	3714      	adds	r7, #20
 8010c9e:	46bd      	mov	sp, r7
 8010ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ca4:	4770      	bx	lr

08010ca6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8010ca6:	b480      	push	{r7}
 8010ca8:	b085      	sub	sp, #20
 8010caa:	af00      	add	r7, sp, #0
 8010cac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010cae:	687b      	ldr	r3, [r7, #4]
 8010cb0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8010cb2:	68fb      	ldr	r3, [r7, #12]
 8010cb4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010cb8:	699b      	ldr	r3, [r3, #24]
 8010cba:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8010cbc:	68fb      	ldr	r3, [r7, #12]
 8010cbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010cc2:	69db      	ldr	r3, [r3, #28]
 8010cc4:	68ba      	ldr	r2, [r7, #8]
 8010cc6:	4013      	ands	r3, r2
 8010cc8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8010cca:	68bb      	ldr	r3, [r7, #8]
 8010ccc:	0c1b      	lsrs	r3, r3, #16
}
 8010cce:	4618      	mov	r0, r3
 8010cd0:	3714      	adds	r7, #20
 8010cd2:	46bd      	mov	sp, r7
 8010cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cd8:	4770      	bx	lr

08010cda <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8010cda:	b480      	push	{r7}
 8010cdc:	b085      	sub	sp, #20
 8010cde:	af00      	add	r7, sp, #0
 8010ce0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010ce2:	687b      	ldr	r3, [r7, #4]
 8010ce4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8010ce6:	68fb      	ldr	r3, [r7, #12]
 8010ce8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010cec:	699b      	ldr	r3, [r3, #24]
 8010cee:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8010cf0:	68fb      	ldr	r3, [r7, #12]
 8010cf2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010cf6:	69db      	ldr	r3, [r3, #28]
 8010cf8:	68ba      	ldr	r2, [r7, #8]
 8010cfa:	4013      	ands	r3, r2
 8010cfc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8010cfe:	68bb      	ldr	r3, [r7, #8]
 8010d00:	b29b      	uxth	r3, r3
}
 8010d02:	4618      	mov	r0, r3
 8010d04:	3714      	adds	r7, #20
 8010d06:	46bd      	mov	sp, r7
 8010d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d0c:	4770      	bx	lr

08010d0e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8010d0e:	b480      	push	{r7}
 8010d10:	b085      	sub	sp, #20
 8010d12:	af00      	add	r7, sp, #0
 8010d14:	6078      	str	r0, [r7, #4]
 8010d16:	460b      	mov	r3, r1
 8010d18:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010d1a:	687b      	ldr	r3, [r7, #4]
 8010d1c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8010d1e:	78fb      	ldrb	r3, [r7, #3]
 8010d20:	015a      	lsls	r2, r3, #5
 8010d22:	68fb      	ldr	r3, [r7, #12]
 8010d24:	4413      	add	r3, r2
 8010d26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010d2a:	689b      	ldr	r3, [r3, #8]
 8010d2c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8010d2e:	68fb      	ldr	r3, [r7, #12]
 8010d30:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010d34:	695b      	ldr	r3, [r3, #20]
 8010d36:	68ba      	ldr	r2, [r7, #8]
 8010d38:	4013      	ands	r3, r2
 8010d3a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8010d3c:	68bb      	ldr	r3, [r7, #8]
}
 8010d3e:	4618      	mov	r0, r3
 8010d40:	3714      	adds	r7, #20
 8010d42:	46bd      	mov	sp, r7
 8010d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d48:	4770      	bx	lr

08010d4a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8010d4a:	b480      	push	{r7}
 8010d4c:	b087      	sub	sp, #28
 8010d4e:	af00      	add	r7, sp, #0
 8010d50:	6078      	str	r0, [r7, #4]
 8010d52:	460b      	mov	r3, r1
 8010d54:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010d56:	687b      	ldr	r3, [r7, #4]
 8010d58:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8010d5a:	697b      	ldr	r3, [r7, #20]
 8010d5c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010d60:	691b      	ldr	r3, [r3, #16]
 8010d62:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8010d64:	697b      	ldr	r3, [r7, #20]
 8010d66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010d6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010d6c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8010d6e:	78fb      	ldrb	r3, [r7, #3]
 8010d70:	f003 030f 	and.w	r3, r3, #15
 8010d74:	68fa      	ldr	r2, [r7, #12]
 8010d76:	fa22 f303 	lsr.w	r3, r2, r3
 8010d7a:	01db      	lsls	r3, r3, #7
 8010d7c:	b2db      	uxtb	r3, r3
 8010d7e:	693a      	ldr	r2, [r7, #16]
 8010d80:	4313      	orrs	r3, r2
 8010d82:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8010d84:	78fb      	ldrb	r3, [r7, #3]
 8010d86:	015a      	lsls	r2, r3, #5
 8010d88:	697b      	ldr	r3, [r7, #20]
 8010d8a:	4413      	add	r3, r2
 8010d8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010d90:	689b      	ldr	r3, [r3, #8]
 8010d92:	693a      	ldr	r2, [r7, #16]
 8010d94:	4013      	ands	r3, r2
 8010d96:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8010d98:	68bb      	ldr	r3, [r7, #8]
}
 8010d9a:	4618      	mov	r0, r3
 8010d9c:	371c      	adds	r7, #28
 8010d9e:	46bd      	mov	sp, r7
 8010da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010da4:	4770      	bx	lr

08010da6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8010da6:	b480      	push	{r7}
 8010da8:	b083      	sub	sp, #12
 8010daa:	af00      	add	r7, sp, #0
 8010dac:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8010dae:	687b      	ldr	r3, [r7, #4]
 8010db0:	695b      	ldr	r3, [r3, #20]
 8010db2:	f003 0301 	and.w	r3, r3, #1
}
 8010db6:	4618      	mov	r0, r3
 8010db8:	370c      	adds	r7, #12
 8010dba:	46bd      	mov	sp, r7
 8010dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dc0:	4770      	bx	lr

08010dc2 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8010dc2:	b480      	push	{r7}
 8010dc4:	b085      	sub	sp, #20
 8010dc6:	af00      	add	r7, sp, #0
 8010dc8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010dca:	687b      	ldr	r3, [r7, #4]
 8010dcc:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8010dce:	68fb      	ldr	r3, [r7, #12]
 8010dd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010dd4:	681b      	ldr	r3, [r3, #0]
 8010dd6:	68fa      	ldr	r2, [r7, #12]
 8010dd8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010ddc:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8010de0:	f023 0307 	bic.w	r3, r3, #7
 8010de4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8010de6:	68fb      	ldr	r3, [r7, #12]
 8010de8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010dec:	685b      	ldr	r3, [r3, #4]
 8010dee:	68fa      	ldr	r2, [r7, #12]
 8010df0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8010df4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8010df8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8010dfa:	2300      	movs	r3, #0
}
 8010dfc:	4618      	mov	r0, r3
 8010dfe:	3714      	adds	r7, #20
 8010e00:	46bd      	mov	sp, r7
 8010e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e06:	4770      	bx	lr

08010e08 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8010e08:	b480      	push	{r7}
 8010e0a:	b087      	sub	sp, #28
 8010e0c:	af00      	add	r7, sp, #0
 8010e0e:	60f8      	str	r0, [r7, #12]
 8010e10:	460b      	mov	r3, r1
 8010e12:	607a      	str	r2, [r7, #4]
 8010e14:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010e16:	68fb      	ldr	r3, [r7, #12]
 8010e18:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8010e1a:	68fb      	ldr	r3, [r7, #12]
 8010e1c:	333c      	adds	r3, #60	; 0x3c
 8010e1e:	3304      	adds	r3, #4
 8010e20:	681b      	ldr	r3, [r3, #0]
 8010e22:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8010e24:	693b      	ldr	r3, [r7, #16]
 8010e26:	4a26      	ldr	r2, [pc, #152]	; (8010ec0 <USB_EP0_OutStart+0xb8>)
 8010e28:	4293      	cmp	r3, r2
 8010e2a:	d90a      	bls.n	8010e42 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8010e2c:	697b      	ldr	r3, [r7, #20]
 8010e2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010e32:	681b      	ldr	r3, [r3, #0]
 8010e34:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8010e38:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8010e3c:	d101      	bne.n	8010e42 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8010e3e:	2300      	movs	r3, #0
 8010e40:	e037      	b.n	8010eb2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8010e42:	697b      	ldr	r3, [r7, #20]
 8010e44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010e48:	461a      	mov	r2, r3
 8010e4a:	2300      	movs	r3, #0
 8010e4c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8010e4e:	697b      	ldr	r3, [r7, #20]
 8010e50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010e54:	691b      	ldr	r3, [r3, #16]
 8010e56:	697a      	ldr	r2, [r7, #20]
 8010e58:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010e5c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8010e60:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8010e62:	697b      	ldr	r3, [r7, #20]
 8010e64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010e68:	691b      	ldr	r3, [r3, #16]
 8010e6a:	697a      	ldr	r2, [r7, #20]
 8010e6c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010e70:	f043 0318 	orr.w	r3, r3, #24
 8010e74:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8010e76:	697b      	ldr	r3, [r7, #20]
 8010e78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010e7c:	691b      	ldr	r3, [r3, #16]
 8010e7e:	697a      	ldr	r2, [r7, #20]
 8010e80:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010e84:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8010e88:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8010e8a:	7afb      	ldrb	r3, [r7, #11]
 8010e8c:	2b01      	cmp	r3, #1
 8010e8e:	d10f      	bne.n	8010eb0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8010e90:	697b      	ldr	r3, [r7, #20]
 8010e92:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010e96:	461a      	mov	r2, r3
 8010e98:	687b      	ldr	r3, [r7, #4]
 8010e9a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8010e9c:	697b      	ldr	r3, [r7, #20]
 8010e9e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010ea2:	681b      	ldr	r3, [r3, #0]
 8010ea4:	697a      	ldr	r2, [r7, #20]
 8010ea6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010eaa:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8010eae:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8010eb0:	2300      	movs	r3, #0
}
 8010eb2:	4618      	mov	r0, r3
 8010eb4:	371c      	adds	r7, #28
 8010eb6:	46bd      	mov	sp, r7
 8010eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ebc:	4770      	bx	lr
 8010ebe:	bf00      	nop
 8010ec0:	4f54300a 	.word	0x4f54300a

08010ec4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8010ec4:	b480      	push	{r7}
 8010ec6:	b085      	sub	sp, #20
 8010ec8:	af00      	add	r7, sp, #0
 8010eca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8010ecc:	2300      	movs	r3, #0
 8010ece:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8010ed0:	68fb      	ldr	r3, [r7, #12]
 8010ed2:	3301      	adds	r3, #1
 8010ed4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8010ed6:	68fb      	ldr	r3, [r7, #12]
 8010ed8:	4a13      	ldr	r2, [pc, #76]	; (8010f28 <USB_CoreReset+0x64>)
 8010eda:	4293      	cmp	r3, r2
 8010edc:	d901      	bls.n	8010ee2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8010ede:	2303      	movs	r3, #3
 8010ee0:	e01b      	b.n	8010f1a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8010ee2:	687b      	ldr	r3, [r7, #4]
 8010ee4:	691b      	ldr	r3, [r3, #16]
 8010ee6:	2b00      	cmp	r3, #0
 8010ee8:	daf2      	bge.n	8010ed0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8010eea:	2300      	movs	r3, #0
 8010eec:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8010eee:	687b      	ldr	r3, [r7, #4]
 8010ef0:	691b      	ldr	r3, [r3, #16]
 8010ef2:	f043 0201 	orr.w	r2, r3, #1
 8010ef6:	687b      	ldr	r3, [r7, #4]
 8010ef8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8010efa:	68fb      	ldr	r3, [r7, #12]
 8010efc:	3301      	adds	r3, #1
 8010efe:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8010f00:	68fb      	ldr	r3, [r7, #12]
 8010f02:	4a09      	ldr	r2, [pc, #36]	; (8010f28 <USB_CoreReset+0x64>)
 8010f04:	4293      	cmp	r3, r2
 8010f06:	d901      	bls.n	8010f0c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8010f08:	2303      	movs	r3, #3
 8010f0a:	e006      	b.n	8010f1a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8010f0c:	687b      	ldr	r3, [r7, #4]
 8010f0e:	691b      	ldr	r3, [r3, #16]
 8010f10:	f003 0301 	and.w	r3, r3, #1
 8010f14:	2b01      	cmp	r3, #1
 8010f16:	d0f0      	beq.n	8010efa <USB_CoreReset+0x36>

  return HAL_OK;
 8010f18:	2300      	movs	r3, #0
}
 8010f1a:	4618      	mov	r0, r3
 8010f1c:	3714      	adds	r7, #20
 8010f1e:	46bd      	mov	sp, r7
 8010f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f24:	4770      	bx	lr
 8010f26:	bf00      	nop
 8010f28:	00030d40 	.word	0x00030d40

08010f2c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */
extern RTC_HandleTypeDef hrtc;
/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8010f2c:	b580      	push	{r7, lr}
 8010f2e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8010f30:	4904      	ldr	r1, [pc, #16]	; (8010f44 <MX_FATFS_Init+0x18>)
 8010f32:	4805      	ldr	r0, [pc, #20]	; (8010f48 <MX_FATFS_Init+0x1c>)
 8010f34:	f006 fafc 	bl	8017530 <FATFS_LinkDriver>
 8010f38:	4603      	mov	r3, r0
 8010f3a:	461a      	mov	r2, r3
 8010f3c:	4b03      	ldr	r3, [pc, #12]	; (8010f4c <MX_FATFS_Init+0x20>)
 8010f3e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8010f40:	bf00      	nop
 8010f42:	bd80      	pop	{r7, pc}
 8010f44:	200026dc 	.word	0x200026dc
 8010f48:	08018be0 	.word	0x08018be0
 8010f4c:	200026d8 	.word	0x200026d8

08010f50 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8010f50:	b580      	push	{r7, lr}
 8010f52:	b088      	sub	sp, #32
 8010f54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  DWORD retVal = 0;
 8010f56:	2300      	movs	r3, #0
 8010f58:	61fb      	str	r3, [r7, #28]
  RTC_DateTypeDef sDate;
  RTC_TimeTypeDef sTime;

  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8010f5a:	f107 0318 	add.w	r3, r7, #24
 8010f5e:	2200      	movs	r2, #0
 8010f60:	4619      	mov	r1, r3
 8010f62:	4814      	ldr	r0, [pc, #80]	; (8010fb4 <get_fattime+0x64>)
 8010f64:	f7fb fdaa 	bl	800cabc <HAL_RTC_GetDate>
  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8010f68:	1d3b      	adds	r3, r7, #4
 8010f6a:	2200      	movs	r2, #0
 8010f6c:	4619      	mov	r1, r3
 8010f6e:	4811      	ldr	r0, [pc, #68]	; (8010fb4 <get_fattime+0x64>)
 8010f70:	f7fb fcc2 	bl	800c8f8 <HAL_RTC_GetTime>

  if(sDate.Month == 0)
 8010f74:	7e7b      	ldrb	r3, [r7, #25]
 8010f76:	2b00      	cmp	r3, #0
 8010f78:	d102      	bne.n	8010f80 <get_fattime+0x30>
	  retVal = 0;
 8010f7a:	2300      	movs	r3, #0
 8010f7c:	61fb      	str	r3, [r7, #28]
 8010f7e:	e013      	b.n	8010fa8 <get_fattime+0x58>

  else
	  retVal = ((DWORD) (sDate.Year + 20) << 25) | ((DWORD) sDate.Month << 21) | ((DWORD) sDate.Date << 16) |
 8010f80:	7efb      	ldrb	r3, [r7, #27]
 8010f82:	3314      	adds	r3, #20
 8010f84:	065a      	lsls	r2, r3, #25
 8010f86:	7e7b      	ldrb	r3, [r7, #25]
 8010f88:	055b      	lsls	r3, r3, #21
 8010f8a:	431a      	orrs	r2, r3
 8010f8c:	7ebb      	ldrb	r3, [r7, #26]
 8010f8e:	041b      	lsls	r3, r3, #16
 8010f90:	431a      	orrs	r2, r3
	  	  	   ((DWORD) sTime.Hours << 11) | ((DWORD) sTime.Minutes << 5) | ((DWORD) sTime.Seconds >> 1);
 8010f92:	793b      	ldrb	r3, [r7, #4]
 8010f94:	02db      	lsls	r3, r3, #11
	  retVal = ((DWORD) (sDate.Year + 20) << 25) | ((DWORD) sDate.Month << 21) | ((DWORD) sDate.Date << 16) |
 8010f96:	431a      	orrs	r2, r3
	  	  	   ((DWORD) sTime.Hours << 11) | ((DWORD) sTime.Minutes << 5) | ((DWORD) sTime.Seconds >> 1);
 8010f98:	797b      	ldrb	r3, [r7, #5]
 8010f9a:	015b      	lsls	r3, r3, #5
 8010f9c:	4313      	orrs	r3, r2
 8010f9e:	79ba      	ldrb	r2, [r7, #6]
 8010fa0:	0852      	lsrs	r2, r2, #1
 8010fa2:	b2d2      	uxtb	r2, r2
	  retVal = ((DWORD) (sDate.Year + 20) << 25) | ((DWORD) sDate.Month << 21) | ((DWORD) sDate.Date << 16) |
 8010fa4:	4313      	orrs	r3, r2
 8010fa6:	61fb      	str	r3, [r7, #28]

  return retVal;
 8010fa8:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE END get_fattime */
}
 8010faa:	4618      	mov	r0, r3
 8010fac:	3720      	adds	r7, #32
 8010fae:	46bd      	mov	sp, r7
 8010fb0:	bd80      	pop	{r7, pc}
 8010fb2:	bf00      	nop
 8010fb4:	20000380 	.word	0x20000380

08010fb8 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8010fb8:	b580      	push	{r7, lr}
 8010fba:	b082      	sub	sp, #8
 8010fbc:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8010fbe:	2300      	movs	r3, #0
 8010fc0:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8010fc2:	f000 f8ac 	bl	801111e <BSP_SD_IsDetected>
 8010fc6:	4603      	mov	r3, r0
 8010fc8:	2b01      	cmp	r3, #1
 8010fca:	d001      	beq.n	8010fd0 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8010fcc:	2301      	movs	r3, #1
 8010fce:	e012      	b.n	8010ff6 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8010fd0:	480b      	ldr	r0, [pc, #44]	; (8011000 <BSP_SD_Init+0x48>)
 8010fd2:	f7fb feb1 	bl	800cd38 <HAL_SD_Init>
 8010fd6:	4603      	mov	r3, r0
 8010fd8:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8010fda:	79fb      	ldrb	r3, [r7, #7]
 8010fdc:	2b00      	cmp	r3, #0
 8010fde:	d109      	bne.n	8010ff4 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8010fe0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8010fe4:	4806      	ldr	r0, [pc, #24]	; (8011000 <BSP_SD_Init+0x48>)
 8010fe6:	f7fc fe0b 	bl	800dc00 <HAL_SD_ConfigWideBusOperation>
 8010fea:	4603      	mov	r3, r0
 8010fec:	2b00      	cmp	r3, #0
 8010fee:	d001      	beq.n	8010ff4 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8010ff0:	2301      	movs	r3, #1
 8010ff2:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8010ff4:	79fb      	ldrb	r3, [r7, #7]
}
 8010ff6:	4618      	mov	r0, r3
 8010ff8:	3708      	adds	r7, #8
 8010ffa:	46bd      	mov	sp, r7
 8010ffc:	bd80      	pop	{r7, pc}
 8010ffe:	bf00      	nop
 8011000:	200003a0 	.word	0x200003a0

08011004 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8011004:	b580      	push	{r7, lr}
 8011006:	b088      	sub	sp, #32
 8011008:	af02      	add	r7, sp, #8
 801100a:	60f8      	str	r0, [r7, #12]
 801100c:	60b9      	str	r1, [r7, #8]
 801100e:	607a      	str	r2, [r7, #4]
 8011010:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8011012:	2300      	movs	r3, #0
 8011014:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 8011016:	683b      	ldr	r3, [r7, #0]
 8011018:	9300      	str	r3, [sp, #0]
 801101a:	687b      	ldr	r3, [r7, #4]
 801101c:	68ba      	ldr	r2, [r7, #8]
 801101e:	68f9      	ldr	r1, [r7, #12]
 8011020:	4806      	ldr	r0, [pc, #24]	; (801103c <BSP_SD_ReadBlocks+0x38>)
 8011022:	f7fb ff39 	bl	800ce98 <HAL_SD_ReadBlocks>
 8011026:	4603      	mov	r3, r0
 8011028:	2b00      	cmp	r3, #0
 801102a:	d001      	beq.n	8011030 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 801102c:	2301      	movs	r3, #1
 801102e:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8011030:	7dfb      	ldrb	r3, [r7, #23]
}
 8011032:	4618      	mov	r0, r3
 8011034:	3718      	adds	r7, #24
 8011036:	46bd      	mov	sp, r7
 8011038:	bd80      	pop	{r7, pc}
 801103a:	bf00      	nop
 801103c:	200003a0 	.word	0x200003a0

08011040 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8011040:	b580      	push	{r7, lr}
 8011042:	b088      	sub	sp, #32
 8011044:	af02      	add	r7, sp, #8
 8011046:	60f8      	str	r0, [r7, #12]
 8011048:	60b9      	str	r1, [r7, #8]
 801104a:	607a      	str	r2, [r7, #4]
 801104c:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 801104e:	2300      	movs	r3, #0
 8011050:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 8011052:	683b      	ldr	r3, [r7, #0]
 8011054:	9300      	str	r3, [sp, #0]
 8011056:	687b      	ldr	r3, [r7, #4]
 8011058:	68ba      	ldr	r2, [r7, #8]
 801105a:	68f9      	ldr	r1, [r7, #12]
 801105c:	4806      	ldr	r0, [pc, #24]	; (8011078 <BSP_SD_WriteBlocks+0x38>)
 801105e:	f7fc f8f9 	bl	800d254 <HAL_SD_WriteBlocks>
 8011062:	4603      	mov	r3, r0
 8011064:	2b00      	cmp	r3, #0
 8011066:	d001      	beq.n	801106c <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8011068:	2301      	movs	r3, #1
 801106a:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 801106c:	7dfb      	ldrb	r3, [r7, #23]
}
 801106e:	4618      	mov	r0, r3
 8011070:	3718      	adds	r7, #24
 8011072:	46bd      	mov	sp, r7
 8011074:	bd80      	pop	{r7, pc}
 8011076:	bf00      	nop
 8011078:	200003a0 	.word	0x200003a0

0801107c <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 801107c:	b580      	push	{r7, lr}
 801107e:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8011080:	4805      	ldr	r0, [pc, #20]	; (8011098 <BSP_SD_GetCardState+0x1c>)
 8011082:	f7fc fe57 	bl	800dd34 <HAL_SD_GetCardState>
 8011086:	4603      	mov	r3, r0
 8011088:	2b04      	cmp	r3, #4
 801108a:	bf14      	ite	ne
 801108c:	2301      	movne	r3, #1
 801108e:	2300      	moveq	r3, #0
 8011090:	b2db      	uxtb	r3, r3
}
 8011092:	4618      	mov	r0, r3
 8011094:	bd80      	pop	{r7, pc}
 8011096:	bf00      	nop
 8011098:	200003a0 	.word	0x200003a0

0801109c <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 801109c:	b580      	push	{r7, lr}
 801109e:	b082      	sub	sp, #8
 80110a0:	af00      	add	r7, sp, #0
 80110a2:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 80110a4:	6879      	ldr	r1, [r7, #4]
 80110a6:	4803      	ldr	r0, [pc, #12]	; (80110b4 <BSP_SD_GetCardInfo+0x18>)
 80110a8:	f7fc fd7e 	bl	800dba8 <HAL_SD_GetCardInfo>
}
 80110ac:	bf00      	nop
 80110ae:	3708      	adds	r7, #8
 80110b0:	46bd      	mov	sp, r7
 80110b2:	bd80      	pop	{r7, pc}
 80110b4:	200003a0 	.word	0x200003a0

080110b8 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 80110b8:	b580      	push	{r7, lr}
 80110ba:	b082      	sub	sp, #8
 80110bc:	af00      	add	r7, sp, #0
 80110be:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 80110c0:	f000 f818 	bl	80110f4 <BSP_SD_AbortCallback>
}
 80110c4:	bf00      	nop
 80110c6:	3708      	adds	r7, #8
 80110c8:	46bd      	mov	sp, r7
 80110ca:	bd80      	pop	{r7, pc}

080110cc <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 80110cc:	b580      	push	{r7, lr}
 80110ce:	b082      	sub	sp, #8
 80110d0:	af00      	add	r7, sp, #0
 80110d2:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 80110d4:	f000 f815 	bl	8011102 <BSP_SD_WriteCpltCallback>
}
 80110d8:	bf00      	nop
 80110da:	3708      	adds	r7, #8
 80110dc:	46bd      	mov	sp, r7
 80110de:	bd80      	pop	{r7, pc}

080110e0 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 80110e0:	b580      	push	{r7, lr}
 80110e2:	b082      	sub	sp, #8
 80110e4:	af00      	add	r7, sp, #0
 80110e6:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 80110e8:	f000 f812 	bl	8011110 <BSP_SD_ReadCpltCallback>
}
 80110ec:	bf00      	nop
 80110ee:	3708      	adds	r7, #8
 80110f0:	46bd      	mov	sp, r7
 80110f2:	bd80      	pop	{r7, pc}

080110f4 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 80110f4:	b480      	push	{r7}
 80110f6:	af00      	add	r7, sp, #0

}
 80110f8:	bf00      	nop
 80110fa:	46bd      	mov	sp, r7
 80110fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011100:	4770      	bx	lr

08011102 <BSP_SD_WriteCpltCallback>:
  * @brief BSP Tx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_WriteCpltCallback(void)
{
 8011102:	b480      	push	{r7}
 8011104:	af00      	add	r7, sp, #0

}
 8011106:	bf00      	nop
 8011108:	46bd      	mov	sp, r7
 801110a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801110e:	4770      	bx	lr

08011110 <BSP_SD_ReadCpltCallback>:
  * @brief BSP Rx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_ReadCpltCallback(void)
{
 8011110:	b480      	push	{r7}
 8011112:	af00      	add	r7, sp, #0

}
 8011114:	bf00      	nop
 8011116:	46bd      	mov	sp, r7
 8011118:	f85d 7b04 	ldr.w	r7, [sp], #4
 801111c:	4770      	bx	lr

0801111e <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 801111e:	b580      	push	{r7, lr}
 8011120:	b082      	sub	sp, #8
 8011122:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8011124:	2301      	movs	r3, #1
 8011126:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8011128:	f000 f80c 	bl	8011144 <BSP_PlatformIsDetected>
 801112c:	4603      	mov	r3, r0
 801112e:	2b00      	cmp	r3, #0
 8011130:	d101      	bne.n	8011136 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8011132:	2300      	movs	r3, #0
 8011134:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8011136:	79fb      	ldrb	r3, [r7, #7]
 8011138:	b2db      	uxtb	r3, r3
}
 801113a:	4618      	mov	r0, r3
 801113c:	3708      	adds	r7, #8
 801113e:	46bd      	mov	sp, r7
 8011140:	bd80      	pop	{r7, pc}
	...

08011144 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8011144:	b580      	push	{r7, lr}
 8011146:	b082      	sub	sp, #8
 8011148:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 801114a:	2301      	movs	r3, #1
 801114c:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 801114e:	2180      	movs	r1, #128	; 0x80
 8011150:	4806      	ldr	r0, [pc, #24]	; (801116c <BSP_PlatformIsDetected+0x28>)
 8011152:	f7f7 fe83 	bl	8008e5c <HAL_GPIO_ReadPin>
 8011156:	4603      	mov	r3, r0
 8011158:	2b00      	cmp	r3, #0
 801115a:	d001      	beq.n	8011160 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 801115c:	2300      	movs	r3, #0
 801115e:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8011160:	79fb      	ldrb	r3, [r7, #7]
}
 8011162:	4618      	mov	r0, r3
 8011164:	3708      	adds	r7, #8
 8011166:	46bd      	mov	sp, r7
 8011168:	bd80      	pop	{r7, pc}
 801116a:	bf00      	nop
 801116c:	40020800 	.word	0x40020800

08011170 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8011170:	b580      	push	{r7, lr}
 8011172:	b082      	sub	sp, #8
 8011174:	af00      	add	r7, sp, #0
 8011176:	4603      	mov	r3, r0
 8011178:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 801117a:	4b0b      	ldr	r3, [pc, #44]	; (80111a8 <SD_CheckStatus+0x38>)
 801117c:	2201      	movs	r2, #1
 801117e:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8011180:	f7ff ff7c 	bl	801107c <BSP_SD_GetCardState>
 8011184:	4603      	mov	r3, r0
 8011186:	2b00      	cmp	r3, #0
 8011188:	d107      	bne.n	801119a <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 801118a:	4b07      	ldr	r3, [pc, #28]	; (80111a8 <SD_CheckStatus+0x38>)
 801118c:	781b      	ldrb	r3, [r3, #0]
 801118e:	b2db      	uxtb	r3, r3
 8011190:	f023 0301 	bic.w	r3, r3, #1
 8011194:	b2da      	uxtb	r2, r3
 8011196:	4b04      	ldr	r3, [pc, #16]	; (80111a8 <SD_CheckStatus+0x38>)
 8011198:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 801119a:	4b03      	ldr	r3, [pc, #12]	; (80111a8 <SD_CheckStatus+0x38>)
 801119c:	781b      	ldrb	r3, [r3, #0]
 801119e:	b2db      	uxtb	r3, r3
}
 80111a0:	4618      	mov	r0, r3
 80111a2:	3708      	adds	r7, #8
 80111a4:	46bd      	mov	sp, r7
 80111a6:	bd80      	pop	{r7, pc}
 80111a8:	20000009 	.word	0x20000009

080111ac <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80111ac:	b580      	push	{r7, lr}
 80111ae:	b082      	sub	sp, #8
 80111b0:	af00      	add	r7, sp, #0
 80111b2:	4603      	mov	r3, r0
 80111b4:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 80111b6:	4b0b      	ldr	r3, [pc, #44]	; (80111e4 <SD_initialize+0x38>)
 80111b8:	2201      	movs	r2, #1
 80111ba:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 80111bc:	f7ff fefc 	bl	8010fb8 <BSP_SD_Init>
 80111c0:	4603      	mov	r3, r0
 80111c2:	2b00      	cmp	r3, #0
 80111c4:	d107      	bne.n	80111d6 <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 80111c6:	79fb      	ldrb	r3, [r7, #7]
 80111c8:	4618      	mov	r0, r3
 80111ca:	f7ff ffd1 	bl	8011170 <SD_CheckStatus>
 80111ce:	4603      	mov	r3, r0
 80111d0:	461a      	mov	r2, r3
 80111d2:	4b04      	ldr	r3, [pc, #16]	; (80111e4 <SD_initialize+0x38>)
 80111d4:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 80111d6:	4b03      	ldr	r3, [pc, #12]	; (80111e4 <SD_initialize+0x38>)
 80111d8:	781b      	ldrb	r3, [r3, #0]
 80111da:	b2db      	uxtb	r3, r3
}
 80111dc:	4618      	mov	r0, r3
 80111de:	3708      	adds	r7, #8
 80111e0:	46bd      	mov	sp, r7
 80111e2:	bd80      	pop	{r7, pc}
 80111e4:	20000009 	.word	0x20000009

080111e8 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 80111e8:	b580      	push	{r7, lr}
 80111ea:	b082      	sub	sp, #8
 80111ec:	af00      	add	r7, sp, #0
 80111ee:	4603      	mov	r3, r0
 80111f0:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 80111f2:	79fb      	ldrb	r3, [r7, #7]
 80111f4:	4618      	mov	r0, r3
 80111f6:	f7ff ffbb 	bl	8011170 <SD_CheckStatus>
 80111fa:	4603      	mov	r3, r0
}
 80111fc:	4618      	mov	r0, r3
 80111fe:	3708      	adds	r7, #8
 8011200:	46bd      	mov	sp, r7
 8011202:	bd80      	pop	{r7, pc}

08011204 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8011204:	b580      	push	{r7, lr}
 8011206:	b086      	sub	sp, #24
 8011208:	af00      	add	r7, sp, #0
 801120a:	60b9      	str	r1, [r7, #8]
 801120c:	607a      	str	r2, [r7, #4]
 801120e:	603b      	str	r3, [r7, #0]
 8011210:	4603      	mov	r3, r0
 8011212:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8011214:	2301      	movs	r3, #1
 8011216:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8011218:	f04f 33ff 	mov.w	r3, #4294967295
 801121c:	683a      	ldr	r2, [r7, #0]
 801121e:	6879      	ldr	r1, [r7, #4]
 8011220:	68b8      	ldr	r0, [r7, #8]
 8011222:	f7ff feef 	bl	8011004 <BSP_SD_ReadBlocks>
 8011226:	4603      	mov	r3, r0
 8011228:	2b00      	cmp	r3, #0
 801122a:	d107      	bne.n	801123c <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 801122c:	bf00      	nop
 801122e:	f7ff ff25 	bl	801107c <BSP_SD_GetCardState>
 8011232:	4603      	mov	r3, r0
 8011234:	2b00      	cmp	r3, #0
 8011236:	d1fa      	bne.n	801122e <SD_read+0x2a>
    {
    }
    res = RES_OK;
 8011238:	2300      	movs	r3, #0
 801123a:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 801123c:	7dfb      	ldrb	r3, [r7, #23]
}
 801123e:	4618      	mov	r0, r3
 8011240:	3718      	adds	r7, #24
 8011242:	46bd      	mov	sp, r7
 8011244:	bd80      	pop	{r7, pc}

08011246 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8011246:	b580      	push	{r7, lr}
 8011248:	b086      	sub	sp, #24
 801124a:	af00      	add	r7, sp, #0
 801124c:	60b9      	str	r1, [r7, #8]
 801124e:	607a      	str	r2, [r7, #4]
 8011250:	603b      	str	r3, [r7, #0]
 8011252:	4603      	mov	r3, r0
 8011254:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8011256:	2301      	movs	r3, #1
 8011258:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 801125a:	f04f 33ff 	mov.w	r3, #4294967295
 801125e:	683a      	ldr	r2, [r7, #0]
 8011260:	6879      	ldr	r1, [r7, #4]
 8011262:	68b8      	ldr	r0, [r7, #8]
 8011264:	f7ff feec 	bl	8011040 <BSP_SD_WriteBlocks>
 8011268:	4603      	mov	r3, r0
 801126a:	2b00      	cmp	r3, #0
 801126c:	d107      	bne.n	801127e <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 801126e:	bf00      	nop
 8011270:	f7ff ff04 	bl	801107c <BSP_SD_GetCardState>
 8011274:	4603      	mov	r3, r0
 8011276:	2b00      	cmp	r3, #0
 8011278:	d1fa      	bne.n	8011270 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 801127a:	2300      	movs	r3, #0
 801127c:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 801127e:	7dfb      	ldrb	r3, [r7, #23]
}
 8011280:	4618      	mov	r0, r3
 8011282:	3718      	adds	r7, #24
 8011284:	46bd      	mov	sp, r7
 8011286:	bd80      	pop	{r7, pc}

08011288 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8011288:	b580      	push	{r7, lr}
 801128a:	b08c      	sub	sp, #48	; 0x30
 801128c:	af00      	add	r7, sp, #0
 801128e:	4603      	mov	r3, r0
 8011290:	603a      	str	r2, [r7, #0]
 8011292:	71fb      	strb	r3, [r7, #7]
 8011294:	460b      	mov	r3, r1
 8011296:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8011298:	2301      	movs	r3, #1
 801129a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 801129e:	4b25      	ldr	r3, [pc, #148]	; (8011334 <SD_ioctl+0xac>)
 80112a0:	781b      	ldrb	r3, [r3, #0]
 80112a2:	b2db      	uxtb	r3, r3
 80112a4:	f003 0301 	and.w	r3, r3, #1
 80112a8:	2b00      	cmp	r3, #0
 80112aa:	d001      	beq.n	80112b0 <SD_ioctl+0x28>
 80112ac:	2303      	movs	r3, #3
 80112ae:	e03c      	b.n	801132a <SD_ioctl+0xa2>

  switch (cmd)
 80112b0:	79bb      	ldrb	r3, [r7, #6]
 80112b2:	2b03      	cmp	r3, #3
 80112b4:	d834      	bhi.n	8011320 <SD_ioctl+0x98>
 80112b6:	a201      	add	r2, pc, #4	; (adr r2, 80112bc <SD_ioctl+0x34>)
 80112b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80112bc:	080112cd 	.word	0x080112cd
 80112c0:	080112d5 	.word	0x080112d5
 80112c4:	080112ed 	.word	0x080112ed
 80112c8:	08011307 	.word	0x08011307
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 80112cc:	2300      	movs	r3, #0
 80112ce:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80112d2:	e028      	b.n	8011326 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 80112d4:	f107 030c 	add.w	r3, r7, #12
 80112d8:	4618      	mov	r0, r3
 80112da:	f7ff fedf 	bl	801109c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 80112de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80112e0:	683b      	ldr	r3, [r7, #0]
 80112e2:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80112e4:	2300      	movs	r3, #0
 80112e6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80112ea:	e01c      	b.n	8011326 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80112ec:	f107 030c 	add.w	r3, r7, #12
 80112f0:	4618      	mov	r0, r3
 80112f2:	f7ff fed3 	bl	801109c <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80112f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80112f8:	b29a      	uxth	r2, r3
 80112fa:	683b      	ldr	r3, [r7, #0]
 80112fc:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 80112fe:	2300      	movs	r3, #0
 8011300:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8011304:	e00f      	b.n	8011326 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8011306:	f107 030c 	add.w	r3, r7, #12
 801130a:	4618      	mov	r0, r3
 801130c:	f7ff fec6 	bl	801109c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8011310:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011312:	0a5a      	lsrs	r2, r3, #9
 8011314:	683b      	ldr	r3, [r7, #0]
 8011316:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8011318:	2300      	movs	r3, #0
 801131a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 801131e:	e002      	b.n	8011326 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8011320:	2304      	movs	r3, #4
 8011322:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 8011326:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 801132a:	4618      	mov	r0, r3
 801132c:	3730      	adds	r7, #48	; 0x30
 801132e:	46bd      	mov	sp, r7
 8011330:	bd80      	pop	{r7, pc}
 8011332:	bf00      	nop
 8011334:	20000009 	.word	0x20000009

08011338 <USBD_MSC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011338:	b580      	push	{r7, lr}
 801133a:	b084      	sub	sp, #16
 801133c:	af00      	add	r7, sp, #0
 801133e:	6078      	str	r0, [r7, #4]
 8011340:	460b      	mov	r3, r1
 8011342:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_MSC_BOT_HandleTypeDef *hmsc;

  hmsc = (USBD_MSC_BOT_HandleTypeDef *)USBD_malloc(sizeof(USBD_MSC_BOT_HandleTypeDef));
 8011344:	f44f 701d 	mov.w	r0, #628	; 0x274
 8011348:	f006 fef2 	bl	8018130 <USBD_static_malloc>
 801134c:	60f8      	str	r0, [r7, #12]

  if (hmsc == NULL)
 801134e:	68fb      	ldr	r3, [r7, #12]
 8011350:	2b00      	cmp	r3, #0
 8011352:	d109      	bne.n	8011368 <USBD_MSC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8011354:	687b      	ldr	r3, [r7, #4]
 8011356:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801135a:	687b      	ldr	r3, [r7, #4]
 801135c:	32b0      	adds	r2, #176	; 0xb0
 801135e:	2100      	movs	r1, #0
 8011360:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8011364:	2302      	movs	r3, #2
 8011366:	e06e      	b.n	8011446 <USBD_MSC_Init+0x10e>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hmsc;
 8011368:	687b      	ldr	r3, [r7, #4]
 801136a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801136e:	687b      	ldr	r3, [r7, #4]
 8011370:	32b0      	adds	r2, #176	; 0xb0
 8011372:	68f9      	ldr	r1, [r7, #12]
 8011374:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8011378:	687b      	ldr	r3, [r7, #4]
 801137a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801137e:	687b      	ldr	r3, [r7, #4]
 8011380:	32b0      	adds	r2, #176	; 0xb0
 8011382:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8011386:	687b      	ldr	r3, [r7, #4]
 8011388:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801138c:	687b      	ldr	r3, [r7, #4]
 801138e:	7c1b      	ldrb	r3, [r3, #16]
 8011390:	2b00      	cmp	r3, #0
 8011392:	d12b      	bne.n	80113ec <USBD_MSC_Init+0xb4>
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 8011394:	4b2e      	ldr	r3, [pc, #184]	; (8011450 <USBD_MSC_Init+0x118>)
 8011396:	7819      	ldrb	r1, [r3, #0]
 8011398:	f44f 7300 	mov.w	r3, #512	; 0x200
 801139c:	2202      	movs	r2, #2
 801139e:	6878      	ldr	r0, [r7, #4]
 80113a0:	f006 fd35 	bl	8017e0e <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 80113a4:	4b2a      	ldr	r3, [pc, #168]	; (8011450 <USBD_MSC_Init+0x118>)
 80113a6:	781b      	ldrb	r3, [r3, #0]
 80113a8:	f003 020f 	and.w	r2, r3, #15
 80113ac:	6879      	ldr	r1, [r7, #4]
 80113ae:	4613      	mov	r3, r2
 80113b0:	009b      	lsls	r3, r3, #2
 80113b2:	4413      	add	r3, r2
 80113b4:	009b      	lsls	r3, r3, #2
 80113b6:	440b      	add	r3, r1
 80113b8:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80113bc:	2201      	movs	r2, #1
 80113be:	801a      	strh	r2, [r3, #0]

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 80113c0:	4b24      	ldr	r3, [pc, #144]	; (8011454 <USBD_MSC_Init+0x11c>)
 80113c2:	7819      	ldrb	r1, [r3, #0]
 80113c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80113c8:	2202      	movs	r2, #2
 80113ca:	6878      	ldr	r0, [r7, #4]
 80113cc:	f006 fd1f 	bl	8017e0e <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 80113d0:	4b20      	ldr	r3, [pc, #128]	; (8011454 <USBD_MSC_Init+0x11c>)
 80113d2:	781b      	ldrb	r3, [r3, #0]
 80113d4:	f003 020f 	and.w	r2, r3, #15
 80113d8:	6879      	ldr	r1, [r7, #4]
 80113da:	4613      	mov	r3, r2
 80113dc:	009b      	lsls	r3, r3, #2
 80113de:	4413      	add	r3, r2
 80113e0:	009b      	lsls	r3, r3, #2
 80113e2:	440b      	add	r3, r1
 80113e4:	3324      	adds	r3, #36	; 0x24
 80113e6:	2201      	movs	r2, #1
 80113e8:	801a      	strh	r2, [r3, #0]
 80113ea:	e028      	b.n	801143e <USBD_MSC_Init+0x106>
  }
  else
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 80113ec:	4b18      	ldr	r3, [pc, #96]	; (8011450 <USBD_MSC_Init+0x118>)
 80113ee:	7819      	ldrb	r1, [r3, #0]
 80113f0:	2340      	movs	r3, #64	; 0x40
 80113f2:	2202      	movs	r2, #2
 80113f4:	6878      	ldr	r0, [r7, #4]
 80113f6:	f006 fd0a 	bl	8017e0e <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 80113fa:	4b15      	ldr	r3, [pc, #84]	; (8011450 <USBD_MSC_Init+0x118>)
 80113fc:	781b      	ldrb	r3, [r3, #0]
 80113fe:	f003 020f 	and.w	r2, r3, #15
 8011402:	6879      	ldr	r1, [r7, #4]
 8011404:	4613      	mov	r3, r2
 8011406:	009b      	lsls	r3, r3, #2
 8011408:	4413      	add	r3, r2
 801140a:	009b      	lsls	r3, r3, #2
 801140c:	440b      	add	r3, r1
 801140e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8011412:	2201      	movs	r2, #1
 8011414:	801a      	strh	r2, [r3, #0]

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 8011416:	4b0f      	ldr	r3, [pc, #60]	; (8011454 <USBD_MSC_Init+0x11c>)
 8011418:	7819      	ldrb	r1, [r3, #0]
 801141a:	2340      	movs	r3, #64	; 0x40
 801141c:	2202      	movs	r2, #2
 801141e:	6878      	ldr	r0, [r7, #4]
 8011420:	f006 fcf5 	bl	8017e0e <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 8011424:	4b0b      	ldr	r3, [pc, #44]	; (8011454 <USBD_MSC_Init+0x11c>)
 8011426:	781b      	ldrb	r3, [r3, #0]
 8011428:	f003 020f 	and.w	r2, r3, #15
 801142c:	6879      	ldr	r1, [r7, #4]
 801142e:	4613      	mov	r3, r2
 8011430:	009b      	lsls	r3, r3, #2
 8011432:	4413      	add	r3, r2
 8011434:	009b      	lsls	r3, r3, #2
 8011436:	440b      	add	r3, r1
 8011438:	3324      	adds	r3, #36	; 0x24
 801143a:	2201      	movs	r2, #1
 801143c:	801a      	strh	r2, [r3, #0]
  }

  /* Init the BOT  layer */
  MSC_BOT_Init(pdev);
 801143e:	6878      	ldr	r0, [r7, #4]
 8011440:	f000 fa2c 	bl	801189c <MSC_BOT_Init>

  return (uint8_t)USBD_OK;
 8011444:	2300      	movs	r3, #0
}
 8011446:	4618      	mov	r0, r3
 8011448:	3710      	adds	r7, #16
 801144a:	46bd      	mov	sp, r7
 801144c:	bd80      	pop	{r7, pc}
 801144e:	bf00      	nop
 8011450:	2000006f 	.word	0x2000006f
 8011454:	2000006e 	.word	0x2000006e

08011458 <USBD_MSC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011458:	b580      	push	{r7, lr}
 801145a:	b082      	sub	sp, #8
 801145c:	af00      	add	r7, sp, #0
 801145e:	6078      	str	r0, [r7, #4]
 8011460:	460b      	mov	r3, r1
 8011462:	70fb      	strb	r3, [r7, #3]
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  /* Close MSC EPs */
  (void)USBD_LL_CloseEP(pdev, MSCOutEpAdd);
 8011464:	4b26      	ldr	r3, [pc, #152]	; (8011500 <USBD_MSC_DeInit+0xa8>)
 8011466:	781b      	ldrb	r3, [r3, #0]
 8011468:	4619      	mov	r1, r3
 801146a:	6878      	ldr	r0, [r7, #4]
 801146c:	f006 fcf5 	bl	8017e5a <USBD_LL_CloseEP>
  pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 0U;
 8011470:	4b23      	ldr	r3, [pc, #140]	; (8011500 <USBD_MSC_DeInit+0xa8>)
 8011472:	781b      	ldrb	r3, [r3, #0]
 8011474:	f003 020f 	and.w	r2, r3, #15
 8011478:	6879      	ldr	r1, [r7, #4]
 801147a:	4613      	mov	r3, r2
 801147c:	009b      	lsls	r3, r3, #2
 801147e:	4413      	add	r3, r2
 8011480:	009b      	lsls	r3, r3, #2
 8011482:	440b      	add	r3, r1
 8011484:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8011488:	2200      	movs	r2, #0
 801148a:	801a      	strh	r2, [r3, #0]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, MSCInEpAdd);
 801148c:	4b1d      	ldr	r3, [pc, #116]	; (8011504 <USBD_MSC_DeInit+0xac>)
 801148e:	781b      	ldrb	r3, [r3, #0]
 8011490:	4619      	mov	r1, r3
 8011492:	6878      	ldr	r0, [r7, #4]
 8011494:	f006 fce1 	bl	8017e5a <USBD_LL_CloseEP>
  pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 0U;
 8011498:	4b1a      	ldr	r3, [pc, #104]	; (8011504 <USBD_MSC_DeInit+0xac>)
 801149a:	781b      	ldrb	r3, [r3, #0]
 801149c:	f003 020f 	and.w	r2, r3, #15
 80114a0:	6879      	ldr	r1, [r7, #4]
 80114a2:	4613      	mov	r3, r2
 80114a4:	009b      	lsls	r3, r3, #2
 80114a6:	4413      	add	r3, r2
 80114a8:	009b      	lsls	r3, r3, #2
 80114aa:	440b      	add	r3, r1
 80114ac:	3324      	adds	r3, #36	; 0x24
 80114ae:	2200      	movs	r2, #0
 80114b0:	801a      	strh	r2, [r3, #0]

  /* Free MSC Class Resources */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80114b2:	687b      	ldr	r3, [r7, #4]
 80114b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80114b8:	687b      	ldr	r3, [r7, #4]
 80114ba:	32b0      	adds	r2, #176	; 0xb0
 80114bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80114c0:	2b00      	cmp	r3, #0
 80114c2:	d018      	beq.n	80114f6 <USBD_MSC_DeInit+0x9e>
  {
    /* De-Init the BOT layer */
    MSC_BOT_DeInit(pdev);
 80114c4:	6878      	ldr	r0, [r7, #4]
 80114c6:	f000 fa67 	bl	8011998 <MSC_BOT_DeInit>

    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80114ca:	687b      	ldr	r3, [r7, #4]
 80114cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80114d0:	687b      	ldr	r3, [r7, #4]
 80114d2:	32b0      	adds	r2, #176	; 0xb0
 80114d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80114d8:	4618      	mov	r0, r3
 80114da:	f006 fe37 	bl	801814c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId]  = NULL;
 80114de:	687b      	ldr	r3, [r7, #4]
 80114e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80114e4:	687b      	ldr	r3, [r7, #4]
 80114e6:	32b0      	adds	r2, #176	; 0xb0
 80114e8:	2100      	movs	r1, #0
 80114ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80114ee:	687b      	ldr	r3, [r7, #4]
 80114f0:	2200      	movs	r2, #0
 80114f2:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 80114f6:	2300      	movs	r3, #0
}
 80114f8:	4618      	mov	r0, r3
 80114fa:	3708      	adds	r7, #8
 80114fc:	46bd      	mov	sp, r7
 80114fe:	bd80      	pop	{r7, pc}
 8011500:	2000006f 	.word	0x2000006f
 8011504:	2000006e 	.word	0x2000006e

08011508 <USBD_MSC_Setup>:
  * @param  pdev: device instance
  * @param  req: USB request
  * @retval status
  */
uint8_t USBD_MSC_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011508:	b580      	push	{r7, lr}
 801150a:	b086      	sub	sp, #24
 801150c:	af00      	add	r7, sp, #0
 801150e:	6078      	str	r0, [r7, #4]
 8011510:	6039      	str	r1, [r7, #0]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011512:	687b      	ldr	r3, [r7, #4]
 8011514:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8011518:	687b      	ldr	r3, [r7, #4]
 801151a:	32b0      	adds	r2, #176	; 0xb0
 801151c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011520:	613b      	str	r3, [r7, #16]
  USBD_StatusTypeDef ret = USBD_OK;
 8011522:	2300      	movs	r3, #0
 8011524:	75fb      	strb	r3, [r7, #23]
  uint16_t status_info = 0U;
 8011526:	2300      	movs	r3, #0
 8011528:	81fb      	strh	r3, [r7, #14]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 801152a:	693b      	ldr	r3, [r7, #16]
 801152c:	2b00      	cmp	r3, #0
 801152e:	d101      	bne.n	8011534 <USBD_MSC_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 8011530:	2303      	movs	r3, #3
 8011532:	e0e1      	b.n	80116f8 <USBD_MSC_Setup+0x1f0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011534:	683b      	ldr	r3, [r7, #0]
 8011536:	781b      	ldrb	r3, [r3, #0]
 8011538:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801153c:	2b00      	cmp	r3, #0
 801153e:	d053      	beq.n	80115e8 <USBD_MSC_Setup+0xe0>
 8011540:	2b20      	cmp	r3, #32
 8011542:	f040 80d1 	bne.w	80116e8 <USBD_MSC_Setup+0x1e0>
  {
    /* Class request */
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 8011546:	683b      	ldr	r3, [r7, #0]
 8011548:	785b      	ldrb	r3, [r3, #1]
 801154a:	2bfe      	cmp	r3, #254	; 0xfe
 801154c:	d002      	beq.n	8011554 <USBD_MSC_Setup+0x4c>
 801154e:	2bff      	cmp	r3, #255	; 0xff
 8011550:	d02a      	beq.n	80115a8 <USBD_MSC_Setup+0xa0>
 8011552:	e041      	b.n	80115d8 <USBD_MSC_Setup+0xd0>
      {
        case BOT_GET_MAX_LUN:
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 8011554:	683b      	ldr	r3, [r7, #0]
 8011556:	885b      	ldrh	r3, [r3, #2]
 8011558:	2b00      	cmp	r3, #0
 801155a:	d11e      	bne.n	801159a <USBD_MSC_Setup+0x92>
 801155c:	683b      	ldr	r3, [r7, #0]
 801155e:	88db      	ldrh	r3, [r3, #6]
 8011560:	2b01      	cmp	r3, #1
 8011562:	d11a      	bne.n	801159a <USBD_MSC_Setup+0x92>
              ((req->bmRequest & 0x80U) == 0x80U))
 8011564:	683b      	ldr	r3, [r7, #0]
 8011566:	781b      	ldrb	r3, [r3, #0]
 8011568:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 801156a:	2b00      	cmp	r3, #0
 801156c:	da15      	bge.n	801159a <USBD_MSC_Setup+0x92>
          {
            hmsc->max_lun = (uint32_t)((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetMaxLun();
 801156e:	687b      	ldr	r3, [r7, #4]
 8011570:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8011574:	687a      	ldr	r2, [r7, #4]
 8011576:	33b0      	adds	r3, #176	; 0xb0
 8011578:	009b      	lsls	r3, r3, #2
 801157a:	4413      	add	r3, r2
 801157c:	685b      	ldr	r3, [r3, #4]
 801157e:	699b      	ldr	r3, [r3, #24]
 8011580:	4798      	blx	r3
 8011582:	4603      	mov	r3, r0
 8011584:	461a      	mov	r2, r3
 8011586:	693b      	ldr	r3, [r7, #16]
 8011588:	601a      	str	r2, [r3, #0]
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->max_lun, 1U);
 801158a:	693b      	ldr	r3, [r7, #16]
 801158c:	2201      	movs	r2, #1
 801158e:	4619      	mov	r1, r3
 8011590:	6878      	ldr	r0, [r7, #4]
 8011592:	f003 f923 	bl	80147dc <USBD_CtlSendData>
 8011596:	bf00      	nop
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8011598:	e025      	b.n	80115e6 <USBD_MSC_Setup+0xde>
            USBD_CtlError(pdev, req);
 801159a:	6839      	ldr	r1, [r7, #0]
 801159c:	6878      	ldr	r0, [r7, #4]
 801159e:	f003 f8ac 	bl	80146fa <USBD_CtlError>
            ret = USBD_FAIL;
 80115a2:	2303      	movs	r3, #3
 80115a4:	75fb      	strb	r3, [r7, #23]
          break;
 80115a6:	e01e      	b.n	80115e6 <USBD_MSC_Setup+0xde>

        case BOT_RESET :
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 80115a8:	683b      	ldr	r3, [r7, #0]
 80115aa:	885b      	ldrh	r3, [r3, #2]
 80115ac:	2b00      	cmp	r3, #0
 80115ae:	d10c      	bne.n	80115ca <USBD_MSC_Setup+0xc2>
 80115b0:	683b      	ldr	r3, [r7, #0]
 80115b2:	88db      	ldrh	r3, [r3, #6]
 80115b4:	2b00      	cmp	r3, #0
 80115b6:	d108      	bne.n	80115ca <USBD_MSC_Setup+0xc2>
              ((req->bmRequest & 0x80U) != 0x80U))
 80115b8:	683b      	ldr	r3, [r7, #0]
 80115ba:	781b      	ldrb	r3, [r3, #0]
 80115bc:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 80115be:	2b00      	cmp	r3, #0
 80115c0:	db03      	blt.n	80115ca <USBD_MSC_Setup+0xc2>
          {
            MSC_BOT_Reset(pdev);
 80115c2:	6878      	ldr	r0, [r7, #4]
 80115c4:	f000 f9b4 	bl	8011930 <MSC_BOT_Reset>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80115c8:	e00d      	b.n	80115e6 <USBD_MSC_Setup+0xde>
            USBD_CtlError(pdev, req);
 80115ca:	6839      	ldr	r1, [r7, #0]
 80115cc:	6878      	ldr	r0, [r7, #4]
 80115ce:	f003 f894 	bl	80146fa <USBD_CtlError>
            ret = USBD_FAIL;
 80115d2:	2303      	movs	r3, #3
 80115d4:	75fb      	strb	r3, [r7, #23]
          break;
 80115d6:	e006      	b.n	80115e6 <USBD_MSC_Setup+0xde>

        default:
          USBD_CtlError(pdev, req);
 80115d8:	6839      	ldr	r1, [r7, #0]
 80115da:	6878      	ldr	r0, [r7, #4]
 80115dc:	f003 f88d 	bl	80146fa <USBD_CtlError>
          ret = USBD_FAIL;
 80115e0:	2303      	movs	r3, #3
 80115e2:	75fb      	strb	r3, [r7, #23]
          break;
 80115e4:	bf00      	nop
      }
      break;
 80115e6:	e086      	b.n	80116f6 <USBD_MSC_Setup+0x1ee>
    /* Interface & Endpoint request */
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80115e8:	683b      	ldr	r3, [r7, #0]
 80115ea:	785b      	ldrb	r3, [r3, #1]
 80115ec:	2b0b      	cmp	r3, #11
 80115ee:	d872      	bhi.n	80116d6 <USBD_MSC_Setup+0x1ce>
 80115f0:	a201      	add	r2, pc, #4	; (adr r2, 80115f8 <USBD_MSC_Setup+0xf0>)
 80115f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80115f6:	bf00      	nop
 80115f8:	08011629 	.word	0x08011629
 80115fc:	080116a5 	.word	0x080116a5
 8011600:	080116d7 	.word	0x080116d7
 8011604:	080116d7 	.word	0x080116d7
 8011608:	080116d7 	.word	0x080116d7
 801160c:	080116d7 	.word	0x080116d7
 8011610:	080116d7 	.word	0x080116d7
 8011614:	080116d7 	.word	0x080116d7
 8011618:	080116d7 	.word	0x080116d7
 801161c:	080116d7 	.word	0x080116d7
 8011620:	08011653 	.word	0x08011653
 8011624:	0801167d 	.word	0x0801167d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011628:	687b      	ldr	r3, [r7, #4]
 801162a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801162e:	b2db      	uxtb	r3, r3
 8011630:	2b03      	cmp	r3, #3
 8011632:	d107      	bne.n	8011644 <USBD_MSC_Setup+0x13c>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8011634:	f107 030e 	add.w	r3, r7, #14
 8011638:	2202      	movs	r2, #2
 801163a:	4619      	mov	r1, r3
 801163c:	6878      	ldr	r0, [r7, #4]
 801163e:	f003 f8cd 	bl	80147dc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8011642:	e050      	b.n	80116e6 <USBD_MSC_Setup+0x1de>
            USBD_CtlError(pdev, req);
 8011644:	6839      	ldr	r1, [r7, #0]
 8011646:	6878      	ldr	r0, [r7, #4]
 8011648:	f003 f857 	bl	80146fa <USBD_CtlError>
            ret = USBD_FAIL;
 801164c:	2303      	movs	r3, #3
 801164e:	75fb      	strb	r3, [r7, #23]
          break;
 8011650:	e049      	b.n	80116e6 <USBD_MSC_Setup+0x1de>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011652:	687b      	ldr	r3, [r7, #4]
 8011654:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011658:	b2db      	uxtb	r3, r3
 801165a:	2b03      	cmp	r3, #3
 801165c:	d107      	bne.n	801166e <USBD_MSC_Setup+0x166>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->interface, 1U);
 801165e:	693b      	ldr	r3, [r7, #16]
 8011660:	3304      	adds	r3, #4
 8011662:	2201      	movs	r2, #1
 8011664:	4619      	mov	r1, r3
 8011666:	6878      	ldr	r0, [r7, #4]
 8011668:	f003 f8b8 	bl	80147dc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801166c:	e03b      	b.n	80116e6 <USBD_MSC_Setup+0x1de>
            USBD_CtlError(pdev, req);
 801166e:	6839      	ldr	r1, [r7, #0]
 8011670:	6878      	ldr	r0, [r7, #4]
 8011672:	f003 f842 	bl	80146fa <USBD_CtlError>
            ret = USBD_FAIL;
 8011676:	2303      	movs	r3, #3
 8011678:	75fb      	strb	r3, [r7, #23]
          break;
 801167a:	e034      	b.n	80116e6 <USBD_MSC_Setup+0x1de>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801167c:	687b      	ldr	r3, [r7, #4]
 801167e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011682:	b2db      	uxtb	r3, r3
 8011684:	2b03      	cmp	r3, #3
 8011686:	d106      	bne.n	8011696 <USBD_MSC_Setup+0x18e>
          {
            hmsc->interface = (uint8_t)(req->wValue);
 8011688:	683b      	ldr	r3, [r7, #0]
 801168a:	885b      	ldrh	r3, [r3, #2]
 801168c:	b2db      	uxtb	r3, r3
 801168e:	461a      	mov	r2, r3
 8011690:	693b      	ldr	r3, [r7, #16]
 8011692:	605a      	str	r2, [r3, #4]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8011694:	e027      	b.n	80116e6 <USBD_MSC_Setup+0x1de>
            USBD_CtlError(pdev, req);
 8011696:	6839      	ldr	r1, [r7, #0]
 8011698:	6878      	ldr	r0, [r7, #4]
 801169a:	f003 f82e 	bl	80146fa <USBD_CtlError>
            ret = USBD_FAIL;
 801169e:	2303      	movs	r3, #3
 80116a0:	75fb      	strb	r3, [r7, #23]
          break;
 80116a2:	e020      	b.n	80116e6 <USBD_MSC_Setup+0x1de>

        case USB_REQ_CLEAR_FEATURE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80116a4:	687b      	ldr	r3, [r7, #4]
 80116a6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80116aa:	b2db      	uxtb	r3, r3
 80116ac:	2b03      	cmp	r3, #3
 80116ae:	d119      	bne.n	80116e4 <USBD_MSC_Setup+0x1dc>
          {
            if (req->wValue == USB_FEATURE_EP_HALT)
 80116b0:	683b      	ldr	r3, [r7, #0]
 80116b2:	885b      	ldrh	r3, [r3, #2]
 80116b4:	2b00      	cmp	r3, #0
 80116b6:	d115      	bne.n	80116e4 <USBD_MSC_Setup+0x1dc>
            {
              /* Flush the FIFO */
              (void)USBD_LL_FlushEP(pdev, (uint8_t)req->wIndex);
 80116b8:	683b      	ldr	r3, [r7, #0]
 80116ba:	889b      	ldrh	r3, [r3, #4]
 80116bc:	b2db      	uxtb	r3, r3
 80116be:	4619      	mov	r1, r3
 80116c0:	6878      	ldr	r0, [r7, #4]
 80116c2:	f006 fbe9 	bl	8017e98 <USBD_LL_FlushEP>

              /* Handle BOT error */
              MSC_BOT_CplClrFeature(pdev, (uint8_t)req->wIndex);
 80116c6:	683b      	ldr	r3, [r7, #0]
 80116c8:	889b      	ldrh	r3, [r3, #4]
 80116ca:	b2db      	uxtb	r3, r3
 80116cc:	4619      	mov	r1, r3
 80116ce:	6878      	ldr	r0, [r7, #4]
 80116d0:	f000 fb2e 	bl	8011d30 <MSC_BOT_CplClrFeature>
            }
          }
          break;
 80116d4:	e006      	b.n	80116e4 <USBD_MSC_Setup+0x1dc>

        default:
          USBD_CtlError(pdev, req);
 80116d6:	6839      	ldr	r1, [r7, #0]
 80116d8:	6878      	ldr	r0, [r7, #4]
 80116da:	f003 f80e 	bl	80146fa <USBD_CtlError>
          ret = USBD_FAIL;
 80116de:	2303      	movs	r3, #3
 80116e0:	75fb      	strb	r3, [r7, #23]
          break;
 80116e2:	e000      	b.n	80116e6 <USBD_MSC_Setup+0x1de>
          break;
 80116e4:	bf00      	nop
      }
      break;
 80116e6:	e006      	b.n	80116f6 <USBD_MSC_Setup+0x1ee>

    default:
      USBD_CtlError(pdev, req);
 80116e8:	6839      	ldr	r1, [r7, #0]
 80116ea:	6878      	ldr	r0, [r7, #4]
 80116ec:	f003 f805 	bl	80146fa <USBD_CtlError>
      ret = USBD_FAIL;
 80116f0:	2303      	movs	r3, #3
 80116f2:	75fb      	strb	r3, [r7, #23]
      break;
 80116f4:	bf00      	nop
  }

  return (uint8_t)ret;
 80116f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80116f8:	4618      	mov	r0, r3
 80116fa:	3718      	adds	r7, #24
 80116fc:	46bd      	mov	sp, r7
 80116fe:	bd80      	pop	{r7, pc}

08011700 <USBD_MSC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8011700:	b580      	push	{r7, lr}
 8011702:	b082      	sub	sp, #8
 8011704:	af00      	add	r7, sp, #0
 8011706:	6078      	str	r0, [r7, #4]
 8011708:	460b      	mov	r3, r1
 801170a:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataIn(pdev, epnum);
 801170c:	78fb      	ldrb	r3, [r7, #3]
 801170e:	4619      	mov	r1, r3
 8011710:	6878      	ldr	r0, [r7, #4]
 8011712:	f000 f959 	bl	80119c8 <MSC_BOT_DataIn>

  return (uint8_t)USBD_OK;
 8011716:	2300      	movs	r3, #0
}
 8011718:	4618      	mov	r0, r3
 801171a:	3708      	adds	r7, #8
 801171c:	46bd      	mov	sp, r7
 801171e:	bd80      	pop	{r7, pc}

08011720 <USBD_MSC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8011720:	b580      	push	{r7, lr}
 8011722:	b082      	sub	sp, #8
 8011724:	af00      	add	r7, sp, #0
 8011726:	6078      	str	r0, [r7, #4]
 8011728:	460b      	mov	r3, r1
 801172a:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataOut(pdev, epnum);
 801172c:	78fb      	ldrb	r3, [r7, #3]
 801172e:	4619      	mov	r1, r3
 8011730:	6878      	ldr	r0, [r7, #4]
 8011732:	f000 f983 	bl	8011a3c <MSC_BOT_DataOut>

  return (uint8_t)USBD_OK;
 8011736:	2300      	movs	r3, #0
}
 8011738:	4618      	mov	r0, r3
 801173a:	3708      	adds	r7, #8
 801173c:	46bd      	mov	sp, r7
 801173e:	bd80      	pop	{r7, pc}

08011740 <USBD_MSC_GetHSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetHSCfgDesc(uint16_t *length)
{
 8011740:	b580      	push	{r7, lr}
 8011742:	b084      	sub	sp, #16
 8011744:	af00      	add	r7, sp, #0
 8011746:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 8011748:	2181      	movs	r1, #129	; 0x81
 801174a:	4812      	ldr	r0, [pc, #72]	; (8011794 <USBD_MSC_GetHSCfgDesc+0x54>)
 801174c:	f002 f972 	bl	8013a34 <USBD_GetEpDesc>
 8011750:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 8011752:	2101      	movs	r1, #1
 8011754:	480f      	ldr	r0, [pc, #60]	; (8011794 <USBD_MSC_GetHSCfgDesc+0x54>)
 8011756:	f002 f96d 	bl	8013a34 <USBD_GetEpDesc>
 801175a:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 801175c:	68fb      	ldr	r3, [r7, #12]
 801175e:	2b00      	cmp	r3, #0
 8011760:	d006      	beq.n	8011770 <USBD_MSC_GetHSCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 8011762:	68fb      	ldr	r3, [r7, #12]
 8011764:	2200      	movs	r2, #0
 8011766:	711a      	strb	r2, [r3, #4]
 8011768:	2200      	movs	r2, #0
 801176a:	f042 0202 	orr.w	r2, r2, #2
 801176e:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 8011770:	68bb      	ldr	r3, [r7, #8]
 8011772:	2b00      	cmp	r3, #0
 8011774:	d006      	beq.n	8011784 <USBD_MSC_GetHSCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 8011776:	68bb      	ldr	r3, [r7, #8]
 8011778:	2200      	movs	r2, #0
 801177a:	711a      	strb	r2, [r3, #4]
 801177c:	2200      	movs	r2, #0
 801177e:	f042 0202 	orr.w	r2, r2, #2
 8011782:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 8011784:	687b      	ldr	r3, [r7, #4]
 8011786:	2220      	movs	r2, #32
 8011788:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 801178a:	4b02      	ldr	r3, [pc, #8]	; (8011794 <USBD_MSC_GetHSCfgDesc+0x54>)
}
 801178c:	4618      	mov	r0, r3
 801178e:	3710      	adds	r7, #16
 8011790:	46bd      	mov	sp, r7
 8011792:	bd80      	pop	{r7, pc}
 8011794:	20000044 	.word	0x20000044

08011798 <USBD_MSC_GetFSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetFSCfgDesc(uint16_t *length)
{
 8011798:	b580      	push	{r7, lr}
 801179a:	b084      	sub	sp, #16
 801179c:	af00      	add	r7, sp, #0
 801179e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 80117a0:	2181      	movs	r1, #129	; 0x81
 80117a2:	4812      	ldr	r0, [pc, #72]	; (80117ec <USBD_MSC_GetFSCfgDesc+0x54>)
 80117a4:	f002 f946 	bl	8013a34 <USBD_GetEpDesc>
 80117a8:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 80117aa:	2101      	movs	r1, #1
 80117ac:	480f      	ldr	r0, [pc, #60]	; (80117ec <USBD_MSC_GetFSCfgDesc+0x54>)
 80117ae:	f002 f941 	bl	8013a34 <USBD_GetEpDesc>
 80117b2:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 80117b4:	68fb      	ldr	r3, [r7, #12]
 80117b6:	2b00      	cmp	r3, #0
 80117b8:	d006      	beq.n	80117c8 <USBD_MSC_GetFSCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 80117ba:	68fb      	ldr	r3, [r7, #12]
 80117bc:	2200      	movs	r2, #0
 80117be:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80117c2:	711a      	strb	r2, [r3, #4]
 80117c4:	2200      	movs	r2, #0
 80117c6:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 80117c8:	68bb      	ldr	r3, [r7, #8]
 80117ca:	2b00      	cmp	r3, #0
 80117cc:	d006      	beq.n	80117dc <USBD_MSC_GetFSCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 80117ce:	68bb      	ldr	r3, [r7, #8]
 80117d0:	2200      	movs	r2, #0
 80117d2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80117d6:	711a      	strb	r2, [r3, #4]
 80117d8:	2200      	movs	r2, #0
 80117da:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 80117dc:	687b      	ldr	r3, [r7, #4]
 80117de:	2220      	movs	r2, #32
 80117e0:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 80117e2:	4b02      	ldr	r3, [pc, #8]	; (80117ec <USBD_MSC_GetFSCfgDesc+0x54>)
}
 80117e4:	4618      	mov	r0, r3
 80117e6:	3710      	adds	r7, #16
 80117e8:	46bd      	mov	sp, r7
 80117ea:	bd80      	pop	{r7, pc}
 80117ec:	20000044 	.word	0x20000044

080117f0 <USBD_MSC_GetOtherSpeedCfgDesc>:
  *         return other speed configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80117f0:	b580      	push	{r7, lr}
 80117f2:	b084      	sub	sp, #16
 80117f4:	af00      	add	r7, sp, #0
 80117f6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 80117f8:	2181      	movs	r1, #129	; 0x81
 80117fa:	4812      	ldr	r0, [pc, #72]	; (8011844 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
 80117fc:	f002 f91a 	bl	8013a34 <USBD_GetEpDesc>
 8011800:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 8011802:	2101      	movs	r1, #1
 8011804:	480f      	ldr	r0, [pc, #60]	; (8011844 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
 8011806:	f002 f915 	bl	8013a34 <USBD_GetEpDesc>
 801180a:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 801180c:	68fb      	ldr	r3, [r7, #12]
 801180e:	2b00      	cmp	r3, #0
 8011810:	d006      	beq.n	8011820 <USBD_MSC_GetOtherSpeedCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 8011812:	68fb      	ldr	r3, [r7, #12]
 8011814:	2200      	movs	r2, #0
 8011816:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 801181a:	711a      	strb	r2, [r3, #4]
 801181c:	2200      	movs	r2, #0
 801181e:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 8011820:	68bb      	ldr	r3, [r7, #8]
 8011822:	2b00      	cmp	r3, #0
 8011824:	d006      	beq.n	8011834 <USBD_MSC_GetOtherSpeedCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 8011826:	68bb      	ldr	r3, [r7, #8]
 8011828:	2200      	movs	r2, #0
 801182a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 801182e:	711a      	strb	r2, [r3, #4]
 8011830:	2200      	movs	r2, #0
 8011832:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 8011834:	687b      	ldr	r3, [r7, #4]
 8011836:	2220      	movs	r2, #32
 8011838:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 801183a:	4b02      	ldr	r3, [pc, #8]	; (8011844 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
}
 801183c:	4618      	mov	r0, r3
 801183e:	3710      	adds	r7, #16
 8011840:	46bd      	mov	sp, r7
 8011842:	bd80      	pop	{r7, pc}
 8011844:	20000044 	.word	0x20000044

08011848 <USBD_MSC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8011848:	b480      	push	{r7}
 801184a:	b083      	sub	sp, #12
 801184c:	af00      	add	r7, sp, #0
 801184e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_MSC_DeviceQualifierDesc);
 8011850:	687b      	ldr	r3, [r7, #4]
 8011852:	220a      	movs	r2, #10
 8011854:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_DeviceQualifierDesc;
 8011856:	4b03      	ldr	r3, [pc, #12]	; (8011864 <USBD_MSC_GetDeviceQualifierDescriptor+0x1c>)
}
 8011858:	4618      	mov	r0, r3
 801185a:	370c      	adds	r7, #12
 801185c:	46bd      	mov	sp, r7
 801185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011862:	4770      	bx	lr
 8011864:	20000064 	.word	0x20000064

08011868 <USBD_MSC_RegisterStorage>:
  * @brief  USBD_MSC_RegisterStorage
  * @param  fops: storage callback
  * @retval status
  */
uint8_t USBD_MSC_RegisterStorage(USBD_HandleTypeDef *pdev, USBD_StorageTypeDef *fops)
{
 8011868:	b480      	push	{r7}
 801186a:	b083      	sub	sp, #12
 801186c:	af00      	add	r7, sp, #0
 801186e:	6078      	str	r0, [r7, #4]
 8011870:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8011872:	683b      	ldr	r3, [r7, #0]
 8011874:	2b00      	cmp	r3, #0
 8011876:	d101      	bne.n	801187c <USBD_MSC_RegisterStorage+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8011878:	2303      	movs	r3, #3
 801187a:	e009      	b.n	8011890 <USBD_MSC_RegisterStorage+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 801187c:	687b      	ldr	r3, [r7, #4]
 801187e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8011882:	687a      	ldr	r2, [r7, #4]
 8011884:	33b0      	adds	r3, #176	; 0xb0
 8011886:	009b      	lsls	r3, r3, #2
 8011888:	4413      	add	r3, r2
 801188a:	683a      	ldr	r2, [r7, #0]
 801188c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 801188e:	2300      	movs	r3, #0
}
 8011890:	4618      	mov	r0, r3
 8011892:	370c      	adds	r7, #12
 8011894:	46bd      	mov	sp, r7
 8011896:	f85d 7b04 	ldr.w	r7, [sp], #4
 801189a:	4770      	bx	lr

0801189c <MSC_BOT_Init>:
  *         Initialize the BOT Process
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_Init(USBD_HandleTypeDef *pdev)
{
 801189c:	b580      	push	{r7, lr}
 801189e:	b084      	sub	sp, #16
 80118a0:	af00      	add	r7, sp, #0
 80118a2:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80118a4:	687b      	ldr	r3, [r7, #4]
 80118a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80118aa:	687b      	ldr	r3, [r7, #4]
 80118ac:	32b0      	adds	r2, #176	; 0xb0
 80118ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80118b2:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 80118b4:	68fb      	ldr	r3, [r7, #12]
 80118b6:	2b00      	cmp	r3, #0
 80118b8:	d032      	beq.n	8011920 <MSC_BOT_Init+0x84>
  {
    return;
  }

  hmsc->bot_state = USBD_BOT_IDLE;
 80118ba:	68fb      	ldr	r3, [r7, #12]
 80118bc:	2200      	movs	r2, #0
 80118be:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 80118c0:	68fb      	ldr	r3, [r7, #12]
 80118c2:	2200      	movs	r2, #0
 80118c4:	725a      	strb	r2, [r3, #9]

  hmsc->scsi_sense_tail = 0U;
 80118c6:	68fb      	ldr	r3, [r7, #12]
 80118c8:	2200      	movs	r2, #0
 80118ca:	f883 2261 	strb.w	r2, [r3, #609]	; 0x261
  hmsc->scsi_sense_head = 0U;
 80118ce:	68fb      	ldr	r3, [r7, #12]
 80118d0:	2200      	movs	r2, #0
 80118d2:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260
  hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 80118d6:	68fb      	ldr	r3, [r7, #12]
 80118d8:	2200      	movs	r2, #0
 80118da:	f883 2262 	strb.w	r2, [r3, #610]	; 0x262

  ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Init(0U);
 80118de:	687b      	ldr	r3, [r7, #4]
 80118e0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80118e4:	687a      	ldr	r2, [r7, #4]
 80118e6:	33b0      	adds	r3, #176	; 0xb0
 80118e8:	009b      	lsls	r3, r3, #2
 80118ea:	4413      	add	r3, r2
 80118ec:	685b      	ldr	r3, [r3, #4]
 80118ee:	681b      	ldr	r3, [r3, #0]
 80118f0:	2000      	movs	r0, #0
 80118f2:	4798      	blx	r3

  (void)USBD_LL_FlushEP(pdev, MSCOutEpAdd);
 80118f4:	4b0c      	ldr	r3, [pc, #48]	; (8011928 <MSC_BOT_Init+0x8c>)
 80118f6:	781b      	ldrb	r3, [r3, #0]
 80118f8:	4619      	mov	r1, r3
 80118fa:	6878      	ldr	r0, [r7, #4]
 80118fc:	f006 facc 	bl	8017e98 <USBD_LL_FlushEP>
  (void)USBD_LL_FlushEP(pdev, MSCInEpAdd);
 8011900:	4b0a      	ldr	r3, [pc, #40]	; (801192c <MSC_BOT_Init+0x90>)
 8011902:	781b      	ldrb	r3, [r3, #0]
 8011904:	4619      	mov	r1, r3
 8011906:	6878      	ldr	r0, [r7, #4]
 8011908:	f006 fac6 	bl	8017e98 <USBD_LL_FlushEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 801190c:	4b06      	ldr	r3, [pc, #24]	; (8011928 <MSC_BOT_Init+0x8c>)
 801190e:	7819      	ldrb	r1, [r3, #0]
 8011910:	68fb      	ldr	r3, [r7, #12]
 8011912:	f503 7204 	add.w	r2, r3, #528	; 0x210
 8011916:	231f      	movs	r3, #31
 8011918:	6878      	ldr	r0, [r7, #4]
 801191a:	f006 fb86 	bl	801802a <USBD_LL_PrepareReceive>
 801191e:	e000      	b.n	8011922 <MSC_BOT_Init+0x86>
    return;
 8011920:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 8011922:	3710      	adds	r7, #16
 8011924:	46bd      	mov	sp, r7
 8011926:	bd80      	pop	{r7, pc}
 8011928:	2000006f 	.word	0x2000006f
 801192c:	2000006e 	.word	0x2000006e

08011930 <MSC_BOT_Reset>:
  *         Reset the BOT Machine
  * @param  pdev: device instance
  * @retval  None
  */
void MSC_BOT_Reset(USBD_HandleTypeDef *pdev)
{
 8011930:	b580      	push	{r7, lr}
 8011932:	b084      	sub	sp, #16
 8011934:	af00      	add	r7, sp, #0
 8011936:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011938:	687b      	ldr	r3, [r7, #4]
 801193a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801193e:	687b      	ldr	r3, [r7, #4]
 8011940:	32b0      	adds	r2, #176	; 0xb0
 8011942:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011946:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8011948:	68fb      	ldr	r3, [r7, #12]
 801194a:	2b00      	cmp	r3, #0
 801194c:	d01b      	beq.n	8011986 <MSC_BOT_Reset+0x56>
  {
    return;
  }

  hmsc->bot_state  = USBD_BOT_IDLE;
 801194e:	68fb      	ldr	r3, [r7, #12]
 8011950:	2200      	movs	r2, #0
 8011952:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_RECOVERY;
 8011954:	68fb      	ldr	r3, [r7, #12]
 8011956:	2201      	movs	r2, #1
 8011958:	725a      	strb	r2, [r3, #9]

  (void)USBD_LL_ClearStallEP(pdev, MSCInEpAdd);
 801195a:	4b0d      	ldr	r3, [pc, #52]	; (8011990 <MSC_BOT_Reset+0x60>)
 801195c:	781b      	ldrb	r3, [r3, #0]
 801195e:	4619      	mov	r1, r3
 8011960:	6878      	ldr	r0, [r7, #4]
 8011962:	f006 fad7 	bl	8017f14 <USBD_LL_ClearStallEP>
  (void)USBD_LL_ClearStallEP(pdev, MSCOutEpAdd);
 8011966:	4b0b      	ldr	r3, [pc, #44]	; (8011994 <MSC_BOT_Reset+0x64>)
 8011968:	781b      	ldrb	r3, [r3, #0]
 801196a:	4619      	mov	r1, r3
 801196c:	6878      	ldr	r0, [r7, #4]
 801196e:	f006 fad1 	bl	8017f14 <USBD_LL_ClearStallEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 8011972:	4b08      	ldr	r3, [pc, #32]	; (8011994 <MSC_BOT_Reset+0x64>)
 8011974:	7819      	ldrb	r1, [r3, #0]
 8011976:	68fb      	ldr	r3, [r7, #12]
 8011978:	f503 7204 	add.w	r2, r3, #528	; 0x210
 801197c:	231f      	movs	r3, #31
 801197e:	6878      	ldr	r0, [r7, #4]
 8011980:	f006 fb53 	bl	801802a <USBD_LL_PrepareReceive>
 8011984:	e000      	b.n	8011988 <MSC_BOT_Reset+0x58>
    return;
 8011986:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 8011988:	3710      	adds	r7, #16
 801198a:	46bd      	mov	sp, r7
 801198c:	bd80      	pop	{r7, pc}
 801198e:	bf00      	nop
 8011990:	2000006e 	.word	0x2000006e
 8011994:	2000006f 	.word	0x2000006f

08011998 <MSC_BOT_DeInit>:
  *         DeInitialize the BOT Machine
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_DeInit(USBD_HandleTypeDef  *pdev)
{
 8011998:	b480      	push	{r7}
 801199a:	b085      	sub	sp, #20
 801199c:	af00      	add	r7, sp, #0
 801199e:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80119a0:	687b      	ldr	r3, [r7, #4]
 80119a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80119a6:	687b      	ldr	r3, [r7, #4]
 80119a8:	32b0      	adds	r2, #176	; 0xb0
 80119aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80119ae:	60fb      	str	r3, [r7, #12]

  if (hmsc != NULL)
 80119b0:	68fb      	ldr	r3, [r7, #12]
 80119b2:	2b00      	cmp	r3, #0
 80119b4:	d002      	beq.n	80119bc <MSC_BOT_DeInit+0x24>
  {
    hmsc->bot_state = USBD_BOT_IDLE;
 80119b6:	68fb      	ldr	r3, [r7, #12]
 80119b8:	2200      	movs	r2, #0
 80119ba:	721a      	strb	r2, [r3, #8]
  }
}
 80119bc:	bf00      	nop
 80119be:	3714      	adds	r7, #20
 80119c0:	46bd      	mov	sp, r7
 80119c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119c6:	4770      	bx	lr

080119c8 <MSC_BOT_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80119c8:	b580      	push	{r7, lr}
 80119ca:	b084      	sub	sp, #16
 80119cc:	af00      	add	r7, sp, #0
 80119ce:	6078      	str	r0, [r7, #4]
 80119d0:	460b      	mov	r3, r1
 80119d2:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80119d4:	687b      	ldr	r3, [r7, #4]
 80119d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80119da:	687b      	ldr	r3, [r7, #4]
 80119dc:	32b0      	adds	r2, #176	; 0xb0
 80119de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80119e2:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 80119e4:	68fb      	ldr	r3, [r7, #12]
 80119e6:	2b00      	cmp	r3, #0
 80119e8:	d020      	beq.n	8011a2c <MSC_BOT_DataIn+0x64>
  {
    return;
  }

  switch (hmsc->bot_state)
 80119ea:	68fb      	ldr	r3, [r7, #12]
 80119ec:	7a1b      	ldrb	r3, [r3, #8]
 80119ee:	2b02      	cmp	r3, #2
 80119f0:	d005      	beq.n	80119fe <MSC_BOT_DataIn+0x36>
 80119f2:	2b02      	cmp	r3, #2
 80119f4:	db1c      	blt.n	8011a30 <MSC_BOT_DataIn+0x68>
 80119f6:	3b03      	subs	r3, #3
 80119f8:	2b01      	cmp	r3, #1
 80119fa:	d819      	bhi.n	8011a30 <MSC_BOT_DataIn+0x68>
 80119fc:	e011      	b.n	8011a22 <MSC_BOT_DataIn+0x5a>
  {
    case USBD_BOT_DATA_IN:
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 80119fe:	68fb      	ldr	r3, [r7, #12]
 8011a00:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 8011a04:	68fb      	ldr	r3, [r7, #12]
 8011a06:	f203 231f 	addw	r3, r3, #543	; 0x21f
 8011a0a:	461a      	mov	r2, r3
 8011a0c:	6878      	ldr	r0, [r7, #4]
 8011a0e:	f000 f9c9 	bl	8011da4 <SCSI_ProcessCmd>
 8011a12:	4603      	mov	r3, r0
 8011a14:	2b00      	cmp	r3, #0
 8011a16:	da0d      	bge.n	8011a34 <MSC_BOT_DataIn+0x6c>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8011a18:	2101      	movs	r1, #1
 8011a1a:	6878      	ldr	r0, [r7, #4]
 8011a1c:	f000 f90c 	bl	8011c38 <MSC_BOT_SendCSW>
      }
      break;
 8011a20:	e008      	b.n	8011a34 <MSC_BOT_DataIn+0x6c>

    case USBD_BOT_SEND_DATA:
    case USBD_BOT_LAST_DATA_IN:
      MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 8011a22:	2100      	movs	r1, #0
 8011a24:	6878      	ldr	r0, [r7, #4]
 8011a26:	f000 f907 	bl	8011c38 <MSC_BOT_SendCSW>
      break;
 8011a2a:	e004      	b.n	8011a36 <MSC_BOT_DataIn+0x6e>
    return;
 8011a2c:	bf00      	nop
 8011a2e:	e002      	b.n	8011a36 <MSC_BOT_DataIn+0x6e>

    default:
      break;
 8011a30:	bf00      	nop
 8011a32:	e000      	b.n	8011a36 <MSC_BOT_DataIn+0x6e>
      break;
 8011a34:	bf00      	nop
  }
}
 8011a36:	3710      	adds	r7, #16
 8011a38:	46bd      	mov	sp, r7
 8011a3a:	bd80      	pop	{r7, pc}

08011a3c <MSC_BOT_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8011a3c:	b580      	push	{r7, lr}
 8011a3e:	b084      	sub	sp, #16
 8011a40:	af00      	add	r7, sp, #0
 8011a42:	6078      	str	r0, [r7, #4]
 8011a44:	460b      	mov	r3, r1
 8011a46:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011a48:	687b      	ldr	r3, [r7, #4]
 8011a4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8011a4e:	687b      	ldr	r3, [r7, #4]
 8011a50:	32b0      	adds	r2, #176	; 0xb0
 8011a52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011a56:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 8011a58:	68fb      	ldr	r3, [r7, #12]
 8011a5a:	2b00      	cmp	r3, #0
 8011a5c:	d01c      	beq.n	8011a98 <MSC_BOT_DataOut+0x5c>
  {
    return;
  }

  switch (hmsc->bot_state)
 8011a5e:	68fb      	ldr	r3, [r7, #12]
 8011a60:	7a1b      	ldrb	r3, [r3, #8]
 8011a62:	2b00      	cmp	r3, #0
 8011a64:	d002      	beq.n	8011a6c <MSC_BOT_DataOut+0x30>
 8011a66:	2b01      	cmp	r3, #1
 8011a68:	d004      	beq.n	8011a74 <MSC_BOT_DataOut+0x38>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
      }
      break;

    default:
      break;
 8011a6a:	e018      	b.n	8011a9e <MSC_BOT_DataOut+0x62>
      MSC_BOT_CBW_Decode(pdev);
 8011a6c:	6878      	ldr	r0, [r7, #4]
 8011a6e:	f000 f819 	bl	8011aa4 <MSC_BOT_CBW_Decode>
      break;
 8011a72:	e014      	b.n	8011a9e <MSC_BOT_DataOut+0x62>
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8011a74:	68fb      	ldr	r3, [r7, #12]
 8011a76:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 8011a7a:	68fb      	ldr	r3, [r7, #12]
 8011a7c:	f203 231f 	addw	r3, r3, #543	; 0x21f
 8011a80:	461a      	mov	r2, r3
 8011a82:	6878      	ldr	r0, [r7, #4]
 8011a84:	f000 f98e 	bl	8011da4 <SCSI_ProcessCmd>
 8011a88:	4603      	mov	r3, r0
 8011a8a:	2b00      	cmp	r3, #0
 8011a8c:	da06      	bge.n	8011a9c <MSC_BOT_DataOut+0x60>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8011a8e:	2101      	movs	r1, #1
 8011a90:	6878      	ldr	r0, [r7, #4]
 8011a92:	f000 f8d1 	bl	8011c38 <MSC_BOT_SendCSW>
      break;
 8011a96:	e001      	b.n	8011a9c <MSC_BOT_DataOut+0x60>
    return;
 8011a98:	bf00      	nop
 8011a9a:	e000      	b.n	8011a9e <MSC_BOT_DataOut+0x62>
      break;
 8011a9c:	bf00      	nop
  }
}
 8011a9e:	3710      	adds	r7, #16
 8011aa0:	46bd      	mov	sp, r7
 8011aa2:	bd80      	pop	{r7, pc}

08011aa4 <MSC_BOT_CBW_Decode>:
  *         Decode the CBW command and set the BOT state machine accordingly
  * @param  pdev: device instance
  * @retval None
  */
static void  MSC_BOT_CBW_Decode(USBD_HandleTypeDef *pdev)
{
 8011aa4:	b580      	push	{r7, lr}
 8011aa6:	b084      	sub	sp, #16
 8011aa8:	af00      	add	r7, sp, #0
 8011aaa:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011aac:	687b      	ldr	r3, [r7, #4]
 8011aae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8011ab2:	687b      	ldr	r3, [r7, #4]
 8011ab4:	32b0      	adds	r2, #176	; 0xb0
 8011ab6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011aba:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8011abc:	68fb      	ldr	r3, [r7, #12]
 8011abe:	2b00      	cmp	r3, #0
 8011ac0:	d079      	beq.n	8011bb6 <MSC_BOT_CBW_Decode+0x112>
  {
    return;
  }

  hmsc->csw.dTag = hmsc->cbw.dTag;
 8011ac2:	68fb      	ldr	r3, [r7, #12]
 8011ac4:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8011ac8:	68fb      	ldr	r3, [r7, #12]
 8011aca:	f8c3 2234 	str.w	r2, [r3, #564]	; 0x234
  hmsc->csw.dDataResidue = hmsc->cbw.dDataLength;
 8011ace:	68fb      	ldr	r3, [r7, #12]
 8011ad0:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8011ad4:	68fb      	ldr	r3, [r7, #12]
 8011ad6:	f8c3 2238 	str.w	r2, [r3, #568]	; 0x238

  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 8011ada:	4b3a      	ldr	r3, [pc, #232]	; (8011bc4 <MSC_BOT_CBW_Decode+0x120>)
 8011adc:	781b      	ldrb	r3, [r3, #0]
 8011ade:	4619      	mov	r1, r3
 8011ae0:	6878      	ldr	r0, [r7, #4]
 8011ae2:	f006 fac3 	bl	801806c <USBD_LL_GetRxDataSize>
 8011ae6:	4603      	mov	r3, r0
 8011ae8:	2b1f      	cmp	r3, #31
 8011aea:	d114      	bne.n	8011b16 <MSC_BOT_CBW_Decode+0x72>
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 8011aec:	68fb      	ldr	r3, [r7, #12]
 8011aee:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 8011af2:	4a35      	ldr	r2, [pc, #212]	; (8011bc8 <MSC_BOT_CBW_Decode+0x124>)
 8011af4:	4293      	cmp	r3, r2
 8011af6:	d10e      	bne.n	8011b16 <MSC_BOT_CBW_Decode+0x72>
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 8011af8:	68fb      	ldr	r3, [r7, #12]
 8011afa:	f893 321d 	ldrb.w	r3, [r3, #541]	; 0x21d
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 8011afe:	2b01      	cmp	r3, #1
 8011b00:	d809      	bhi.n	8011b16 <MSC_BOT_CBW_Decode+0x72>
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 8011b02:	68fb      	ldr	r3, [r7, #12]
 8011b04:	f893 321e 	ldrb.w	r3, [r3, #542]	; 0x21e
 8011b08:	2b00      	cmp	r3, #0
 8011b0a:	d004      	beq.n	8011b16 <MSC_BOT_CBW_Decode+0x72>
      (hmsc->cbw.bCBLength > 16U))
 8011b0c:	68fb      	ldr	r3, [r7, #12]
 8011b0e:	f893 321e 	ldrb.w	r3, [r3, #542]	; 0x21e
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 8011b12:	2b10      	cmp	r3, #16
 8011b14:	d90e      	bls.n	8011b34 <MSC_BOT_CBW_Decode+0x90>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8011b16:	68fb      	ldr	r3, [r7, #12]
 8011b18:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 8011b1c:	2320      	movs	r3, #32
 8011b1e:	2205      	movs	r2, #5
 8011b20:	6878      	ldr	r0, [r7, #4]
 8011b22:	f000 fe28 	bl	8012776 <SCSI_SenseCode>

    hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 8011b26:	68fb      	ldr	r3, [r7, #12]
 8011b28:	2202      	movs	r2, #2
 8011b2a:	725a      	strb	r2, [r3, #9]
    MSC_BOT_Abort(pdev);
 8011b2c:	6878      	ldr	r0, [r7, #4]
 8011b2e:	f000 f8bd 	bl	8011cac <MSC_BOT_Abort>
 8011b32:	e043      	b.n	8011bbc <MSC_BOT_CBW_Decode+0x118>
  }
  else
  {
    if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8011b34:	68fb      	ldr	r3, [r7, #12]
 8011b36:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 8011b3a:	68fb      	ldr	r3, [r7, #12]
 8011b3c:	f203 231f 	addw	r3, r3, #543	; 0x21f
 8011b40:	461a      	mov	r2, r3
 8011b42:	6878      	ldr	r0, [r7, #4]
 8011b44:	f000 f92e 	bl	8011da4 <SCSI_ProcessCmd>
 8011b48:	4603      	mov	r3, r0
 8011b4a:	2b00      	cmp	r3, #0
 8011b4c:	da0c      	bge.n	8011b68 <MSC_BOT_CBW_Decode+0xc4>
    {
      if (hmsc->bot_state == USBD_BOT_NO_DATA)
 8011b4e:	68fb      	ldr	r3, [r7, #12]
 8011b50:	7a1b      	ldrb	r3, [r3, #8]
 8011b52:	2b05      	cmp	r3, #5
 8011b54:	d104      	bne.n	8011b60 <MSC_BOT_CBW_Decode+0xbc>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8011b56:	2101      	movs	r1, #1
 8011b58:	6878      	ldr	r0, [r7, #4]
 8011b5a:	f000 f86d 	bl	8011c38 <MSC_BOT_SendCSW>
 8011b5e:	e02d      	b.n	8011bbc <MSC_BOT_CBW_Decode+0x118>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 8011b60:	6878      	ldr	r0, [r7, #4]
 8011b62:	f000 f8a3 	bl	8011cac <MSC_BOT_Abort>
 8011b66:	e029      	b.n	8011bbc <MSC_BOT_CBW_Decode+0x118>
      }
    }
    /* Burst xfer handled internally */
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 8011b68:	68fb      	ldr	r3, [r7, #12]
 8011b6a:	7a1b      	ldrb	r3, [r3, #8]
 8011b6c:	2b02      	cmp	r3, #2
 8011b6e:	d024      	beq.n	8011bba <MSC_BOT_CBW_Decode+0x116>
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 8011b70:	68fb      	ldr	r3, [r7, #12]
 8011b72:	7a1b      	ldrb	r3, [r3, #8]
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 8011b74:	2b01      	cmp	r3, #1
 8011b76:	d020      	beq.n	8011bba <MSC_BOT_CBW_Decode+0x116>
             (hmsc->bot_state != USBD_BOT_LAST_DATA_IN))
 8011b78:	68fb      	ldr	r3, [r7, #12]
 8011b7a:	7a1b      	ldrb	r3, [r3, #8]
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 8011b7c:	2b03      	cmp	r3, #3
 8011b7e:	d01c      	beq.n	8011bba <MSC_BOT_CBW_Decode+0x116>
    {
      if (hmsc->bot_data_length > 0U)
 8011b80:	68fb      	ldr	r3, [r7, #12]
 8011b82:	68db      	ldr	r3, [r3, #12]
 8011b84:	2b00      	cmp	r3, #0
 8011b86:	d009      	beq.n	8011b9c <MSC_BOT_CBW_Decode+0xf8>
      {
        MSC_BOT_SendData(pdev, hmsc->bot_data, hmsc->bot_data_length);
 8011b88:	68fb      	ldr	r3, [r7, #12]
 8011b8a:	f103 0110 	add.w	r1, r3, #16
 8011b8e:	68fb      	ldr	r3, [r7, #12]
 8011b90:	68db      	ldr	r3, [r3, #12]
 8011b92:	461a      	mov	r2, r3
 8011b94:	6878      	ldr	r0, [r7, #4]
 8011b96:	f000 f819 	bl	8011bcc <MSC_BOT_SendData>
      if (hmsc->bot_data_length > 0U)
 8011b9a:	e00f      	b.n	8011bbc <MSC_BOT_CBW_Decode+0x118>
      }
      else if (hmsc->bot_data_length == 0U)
 8011b9c:	68fb      	ldr	r3, [r7, #12]
 8011b9e:	68db      	ldr	r3, [r3, #12]
 8011ba0:	2b00      	cmp	r3, #0
 8011ba2:	d104      	bne.n	8011bae <MSC_BOT_CBW_Decode+0x10a>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 8011ba4:	2100      	movs	r1, #0
 8011ba6:	6878      	ldr	r0, [r7, #4]
 8011ba8:	f000 f846 	bl	8011c38 <MSC_BOT_SendCSW>
      if (hmsc->bot_data_length > 0U)
 8011bac:	e006      	b.n	8011bbc <MSC_BOT_CBW_Decode+0x118>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 8011bae:	6878      	ldr	r0, [r7, #4]
 8011bb0:	f000 f87c 	bl	8011cac <MSC_BOT_Abort>
      if (hmsc->bot_data_length > 0U)
 8011bb4:	e002      	b.n	8011bbc <MSC_BOT_CBW_Decode+0x118>
    return;
 8011bb6:	bf00      	nop
 8011bb8:	e000      	b.n	8011bbc <MSC_BOT_CBW_Decode+0x118>
      }
    }
    else
    {
      return;
 8011bba:	bf00      	nop
    }
  }
}
 8011bbc:	3710      	adds	r7, #16
 8011bbe:	46bd      	mov	sp, r7
 8011bc0:	bd80      	pop	{r7, pc}
 8011bc2:	bf00      	nop
 8011bc4:	2000006f 	.word	0x2000006f
 8011bc8:	43425355 	.word	0x43425355

08011bcc <MSC_BOT_SendData>:
  * @param  buf: pointer to data buffer
  * @param  len: Data Length
  * @retval None
  */
static void  MSC_BOT_SendData(USBD_HandleTypeDef *pdev, uint8_t *pbuf, uint32_t len)
{
 8011bcc:	b580      	push	{r7, lr}
 8011bce:	b086      	sub	sp, #24
 8011bd0:	af00      	add	r7, sp, #0
 8011bd2:	60f8      	str	r0, [r7, #12]
 8011bd4:	60b9      	str	r1, [r7, #8]
 8011bd6:	607a      	str	r2, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011bd8:	68fb      	ldr	r3, [r7, #12]
 8011bda:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8011bde:	68fb      	ldr	r3, [r7, #12]
 8011be0:	32b0      	adds	r2, #176	; 0xb0
 8011be2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011be6:	617b      	str	r3, [r7, #20]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8011be8:	697b      	ldr	r3, [r7, #20]
 8011bea:	2b00      	cmp	r3, #0
 8011bec:	d01e      	beq.n	8011c2c <MSC_BOT_SendData+0x60>
  {
    return;
  }

  length = MIN(hmsc->cbw.dDataLength, len);
 8011bee:	697b      	ldr	r3, [r7, #20]
 8011bf0:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8011bf4:	687a      	ldr	r2, [r7, #4]
 8011bf6:	4293      	cmp	r3, r2
 8011bf8:	bf28      	it	cs
 8011bfa:	4613      	movcs	r3, r2
 8011bfc:	613b      	str	r3, [r7, #16]

  hmsc->csw.dDataResidue -= len;
 8011bfe:	697b      	ldr	r3, [r7, #20]
 8011c00:	f8d3 2238 	ldr.w	r2, [r3, #568]	; 0x238
 8011c04:	687b      	ldr	r3, [r7, #4]
 8011c06:	1ad2      	subs	r2, r2, r3
 8011c08:	697b      	ldr	r3, [r7, #20]
 8011c0a:	f8c3 2238 	str.w	r2, [r3, #568]	; 0x238
  hmsc->csw.bStatus = USBD_CSW_CMD_PASSED;
 8011c0e:	697b      	ldr	r3, [r7, #20]
 8011c10:	2200      	movs	r2, #0
 8011c12:	f883 223c 	strb.w	r2, [r3, #572]	; 0x23c
  hmsc->bot_state = USBD_BOT_SEND_DATA;
 8011c16:	697b      	ldr	r3, [r7, #20]
 8011c18:	2204      	movs	r2, #4
 8011c1a:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, pbuf, length);
 8011c1c:	4b05      	ldr	r3, [pc, #20]	; (8011c34 <MSC_BOT_SendData+0x68>)
 8011c1e:	7819      	ldrb	r1, [r3, #0]
 8011c20:	693b      	ldr	r3, [r7, #16]
 8011c22:	68ba      	ldr	r2, [r7, #8]
 8011c24:	68f8      	ldr	r0, [r7, #12]
 8011c26:	f006 f9df 	bl	8017fe8 <USBD_LL_Transmit>
 8011c2a:	e000      	b.n	8011c2e <MSC_BOT_SendData+0x62>
    return;
 8011c2c:	bf00      	nop
}
 8011c2e:	3718      	adds	r7, #24
 8011c30:	46bd      	mov	sp, r7
 8011c32:	bd80      	pop	{r7, pc}
 8011c34:	2000006e 	.word	0x2000006e

08011c38 <MSC_BOT_SendCSW>:
  * @param  pdev: device instance
  * @param  status : CSW status
  * @retval None
  */
void  MSC_BOT_SendCSW(USBD_HandleTypeDef *pdev, uint8_t CSW_Status)
{
 8011c38:	b580      	push	{r7, lr}
 8011c3a:	b084      	sub	sp, #16
 8011c3c:	af00      	add	r7, sp, #0
 8011c3e:	6078      	str	r0, [r7, #4]
 8011c40:	460b      	mov	r3, r1
 8011c42:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011c44:	687b      	ldr	r3, [r7, #4]
 8011c46:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8011c4a:	687b      	ldr	r3, [r7, #4]
 8011c4c:	32b0      	adds	r2, #176	; 0xb0
 8011c4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011c52:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8011c54:	68fb      	ldr	r3, [r7, #12]
 8011c56:	2b00      	cmp	r3, #0
 8011c58:	d01d      	beq.n	8011c96 <MSC_BOT_SendCSW+0x5e>
  {
    return;
  }

  hmsc->csw.dSignature = USBD_BOT_CSW_SIGNATURE;
 8011c5a:	68fb      	ldr	r3, [r7, #12]
 8011c5c:	4a10      	ldr	r2, [pc, #64]	; (8011ca0 <MSC_BOT_SendCSW+0x68>)
 8011c5e:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
  hmsc->csw.bStatus = CSW_Status;
 8011c62:	68fb      	ldr	r3, [r7, #12]
 8011c64:	78fa      	ldrb	r2, [r7, #3]
 8011c66:	f883 223c 	strb.w	r2, [r3, #572]	; 0x23c
  hmsc->bot_state = USBD_BOT_IDLE;
 8011c6a:	68fb      	ldr	r3, [r7, #12]
 8011c6c:	2200      	movs	r2, #0
 8011c6e:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, (uint8_t *)&hmsc->csw,
 8011c70:	4b0c      	ldr	r3, [pc, #48]	; (8011ca4 <MSC_BOT_SendCSW+0x6c>)
 8011c72:	7819      	ldrb	r1, [r3, #0]
 8011c74:	68fb      	ldr	r3, [r7, #12]
 8011c76:	f503 720c 	add.w	r2, r3, #560	; 0x230
 8011c7a:	230d      	movs	r3, #13
 8011c7c:	6878      	ldr	r0, [r7, #4]
 8011c7e:	f006 f9b3 	bl	8017fe8 <USBD_LL_Transmit>
                         USBD_BOT_CSW_LENGTH);

  /* Prepare EP to Receive next Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 8011c82:	4b09      	ldr	r3, [pc, #36]	; (8011ca8 <MSC_BOT_SendCSW+0x70>)
 8011c84:	7819      	ldrb	r1, [r3, #0]
 8011c86:	68fb      	ldr	r3, [r7, #12]
 8011c88:	f503 7204 	add.w	r2, r3, #528	; 0x210
 8011c8c:	231f      	movs	r3, #31
 8011c8e:	6878      	ldr	r0, [r7, #4]
 8011c90:	f006 f9cb 	bl	801802a <USBD_LL_PrepareReceive>
 8011c94:	e000      	b.n	8011c98 <MSC_BOT_SendCSW+0x60>
    return;
 8011c96:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 8011c98:	3710      	adds	r7, #16
 8011c9a:	46bd      	mov	sp, r7
 8011c9c:	bd80      	pop	{r7, pc}
 8011c9e:	bf00      	nop
 8011ca0:	53425355 	.word	0x53425355
 8011ca4:	2000006e 	.word	0x2000006e
 8011ca8:	2000006f 	.word	0x2000006f

08011cac <MSC_BOT_Abort>:
  * @param  pdev: device instance
  * @retval status
  */

static void  MSC_BOT_Abort(USBD_HandleTypeDef *pdev)
{
 8011cac:	b580      	push	{r7, lr}
 8011cae:	b084      	sub	sp, #16
 8011cb0:	af00      	add	r7, sp, #0
 8011cb2:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011cb4:	687b      	ldr	r3, [r7, #4]
 8011cb6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8011cba:	687b      	ldr	r3, [r7, #4]
 8011cbc:	32b0      	adds	r2, #176	; 0xb0
 8011cbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011cc2:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8011cc4:	68fb      	ldr	r3, [r7, #12]
 8011cc6:	2b00      	cmp	r3, #0
 8011cc8:	d02a      	beq.n	8011d20 <MSC_BOT_Abort+0x74>
  {
    return;
  }

  if ((hmsc->cbw.bmFlags == 0U) &&
 8011cca:	68fb      	ldr	r3, [r7, #12]
 8011ccc:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
 8011cd0:	2b00      	cmp	r3, #0
 8011cd2:	d10e      	bne.n	8011cf2 <MSC_BOT_Abort+0x46>
      (hmsc->cbw.dDataLength != 0U) &&
 8011cd4:	68fb      	ldr	r3, [r7, #12]
 8011cd6:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
  if ((hmsc->cbw.bmFlags == 0U) &&
 8011cda:	2b00      	cmp	r3, #0
 8011cdc:	d009      	beq.n	8011cf2 <MSC_BOT_Abort+0x46>
      (hmsc->bot_status == USBD_BOT_STATUS_NORMAL))
 8011cde:	68fb      	ldr	r3, [r7, #12]
 8011ce0:	7a5b      	ldrb	r3, [r3, #9]
      (hmsc->cbw.dDataLength != 0U) &&
 8011ce2:	2b00      	cmp	r3, #0
 8011ce4:	d105      	bne.n	8011cf2 <MSC_BOT_Abort+0x46>
  {
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 8011ce6:	4b10      	ldr	r3, [pc, #64]	; (8011d28 <MSC_BOT_Abort+0x7c>)
 8011ce8:	781b      	ldrb	r3, [r3, #0]
 8011cea:	4619      	mov	r1, r3
 8011cec:	6878      	ldr	r0, [r7, #4]
 8011cee:	f006 f8f2 	bl	8017ed6 <USBD_LL_StallEP>
  }

  (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 8011cf2:	4b0e      	ldr	r3, [pc, #56]	; (8011d2c <MSC_BOT_Abort+0x80>)
 8011cf4:	781b      	ldrb	r3, [r3, #0]
 8011cf6:	4619      	mov	r1, r3
 8011cf8:	6878      	ldr	r0, [r7, #4]
 8011cfa:	f006 f8ec 	bl	8017ed6 <USBD_LL_StallEP>

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR)
 8011cfe:	68fb      	ldr	r3, [r7, #12]
 8011d00:	7a5b      	ldrb	r3, [r3, #9]
 8011d02:	2b02      	cmp	r3, #2
 8011d04:	d10d      	bne.n	8011d22 <MSC_BOT_Abort+0x76>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 8011d06:	4b09      	ldr	r3, [pc, #36]	; (8011d2c <MSC_BOT_Abort+0x80>)
 8011d08:	781b      	ldrb	r3, [r3, #0]
 8011d0a:	4619      	mov	r1, r3
 8011d0c:	6878      	ldr	r0, [r7, #4]
 8011d0e:	f006 f8e2 	bl	8017ed6 <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 8011d12:	4b05      	ldr	r3, [pc, #20]	; (8011d28 <MSC_BOT_Abort+0x7c>)
 8011d14:	781b      	ldrb	r3, [r3, #0]
 8011d16:	4619      	mov	r1, r3
 8011d18:	6878      	ldr	r0, [r7, #4]
 8011d1a:	f006 f8dc 	bl	8017ed6 <USBD_LL_StallEP>
 8011d1e:	e000      	b.n	8011d22 <MSC_BOT_Abort+0x76>
    return;
 8011d20:	bf00      	nop
  }
}
 8011d22:	3710      	adds	r7, #16
 8011d24:	46bd      	mov	sp, r7
 8011d26:	bd80      	pop	{r7, pc}
 8011d28:	2000006f 	.word	0x2000006f
 8011d2c:	2000006e 	.word	0x2000006e

08011d30 <MSC_BOT_CplClrFeature>:
  * @param  epnum: endpoint index
  * @retval None
  */

void  MSC_BOT_CplClrFeature(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8011d30:	b580      	push	{r7, lr}
 8011d32:	b084      	sub	sp, #16
 8011d34:	af00      	add	r7, sp, #0
 8011d36:	6078      	str	r0, [r7, #4]
 8011d38:	460b      	mov	r3, r1
 8011d3a:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011d3c:	687b      	ldr	r3, [r7, #4]
 8011d3e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8011d42:	687b      	ldr	r3, [r7, #4]
 8011d44:	32b0      	adds	r2, #176	; 0xb0
 8011d46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011d4a:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8011d4c:	68fb      	ldr	r3, [r7, #12]
 8011d4e:	2b00      	cmp	r3, #0
 8011d50:	d01d      	beq.n	8011d8e <MSC_BOT_CplClrFeature+0x5e>
  {
    return;
  }

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR) /* Bad CBW Signature */
 8011d52:	68fb      	ldr	r3, [r7, #12]
 8011d54:	7a5b      	ldrb	r3, [r3, #9]
 8011d56:	2b02      	cmp	r3, #2
 8011d58:	d10c      	bne.n	8011d74 <MSC_BOT_CplClrFeature+0x44>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 8011d5a:	4b10      	ldr	r3, [pc, #64]	; (8011d9c <MSC_BOT_CplClrFeature+0x6c>)
 8011d5c:	781b      	ldrb	r3, [r3, #0]
 8011d5e:	4619      	mov	r1, r3
 8011d60:	6878      	ldr	r0, [r7, #4]
 8011d62:	f006 f8b8 	bl	8017ed6 <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 8011d66:	4b0e      	ldr	r3, [pc, #56]	; (8011da0 <MSC_BOT_CplClrFeature+0x70>)
 8011d68:	781b      	ldrb	r3, [r3, #0]
 8011d6a:	4619      	mov	r1, r3
 8011d6c:	6878      	ldr	r0, [r7, #4]
 8011d6e:	f006 f8b2 	bl	8017ed6 <USBD_LL_StallEP>
 8011d72:	e00f      	b.n	8011d94 <MSC_BOT_CplClrFeature+0x64>
  }
  else if (((epnum & 0x80U) == 0x80U) && (hmsc->bot_status != USBD_BOT_STATUS_RECOVERY))
 8011d74:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011d78:	2b00      	cmp	r3, #0
 8011d7a:	da0a      	bge.n	8011d92 <MSC_BOT_CplClrFeature+0x62>
 8011d7c:	68fb      	ldr	r3, [r7, #12]
 8011d7e:	7a5b      	ldrb	r3, [r3, #9]
 8011d80:	2b01      	cmp	r3, #1
 8011d82:	d006      	beq.n	8011d92 <MSC_BOT_CplClrFeature+0x62>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8011d84:	2101      	movs	r1, #1
 8011d86:	6878      	ldr	r0, [r7, #4]
 8011d88:	f7ff ff56 	bl	8011c38 <MSC_BOT_SendCSW>
 8011d8c:	e002      	b.n	8011d94 <MSC_BOT_CplClrFeature+0x64>
    return;
 8011d8e:	bf00      	nop
 8011d90:	e000      	b.n	8011d94 <MSC_BOT_CplClrFeature+0x64>
  }
  else
  {
    return;
 8011d92:	bf00      	nop
  }
}
 8011d94:	3710      	adds	r7, #16
 8011d96:	46bd      	mov	sp, r7
 8011d98:	bd80      	pop	{r7, pc}
 8011d9a:	bf00      	nop
 8011d9c:	2000006e 	.word	0x2000006e
 8011da0:	2000006f 	.word	0x2000006f

08011da4 <SCSI_ProcessCmd>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
int8_t SCSI_ProcessCmd(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *cmd)
{
 8011da4:	b580      	push	{r7, lr}
 8011da6:	b086      	sub	sp, #24
 8011da8:	af00      	add	r7, sp, #0
 8011daa:	60f8      	str	r0, [r7, #12]
 8011dac:	460b      	mov	r3, r1
 8011dae:	607a      	str	r2, [r7, #4]
 8011db0:	72fb      	strb	r3, [r7, #11]
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011db2:	68fb      	ldr	r3, [r7, #12]
 8011db4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8011db8:	68fb      	ldr	r3, [r7, #12]
 8011dba:	32b0      	adds	r2, #176	; 0xb0
 8011dbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011dc0:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 8011dc2:	693b      	ldr	r3, [r7, #16]
 8011dc4:	2b00      	cmp	r3, #0
 8011dc6:	d102      	bne.n	8011dce <SCSI_ProcessCmd+0x2a>
  {
    return -1;
 8011dc8:	f04f 33ff 	mov.w	r3, #4294967295
 8011dcc:	e168      	b.n	80120a0 <SCSI_ProcessCmd+0x2fc>
  }

  switch (cmd[0])
 8011dce:	687b      	ldr	r3, [r7, #4]
 8011dd0:	781b      	ldrb	r3, [r3, #0]
 8011dd2:	2baa      	cmp	r3, #170	; 0xaa
 8011dd4:	f000 8144 	beq.w	8012060 <SCSI_ProcessCmd+0x2bc>
 8011dd8:	2baa      	cmp	r3, #170	; 0xaa
 8011dda:	f300 8153 	bgt.w	8012084 <SCSI_ProcessCmd+0x2e0>
 8011dde:	2ba8      	cmp	r3, #168	; 0xa8
 8011de0:	f000 812c 	beq.w	801203c <SCSI_ProcessCmd+0x298>
 8011de4:	2ba8      	cmp	r3, #168	; 0xa8
 8011de6:	f300 814d 	bgt.w	8012084 <SCSI_ProcessCmd+0x2e0>
 8011dea:	2b5a      	cmp	r3, #90	; 0x5a
 8011dec:	f300 80c0 	bgt.w	8011f70 <SCSI_ProcessCmd+0x1cc>
 8011df0:	2b00      	cmp	r3, #0
 8011df2:	f2c0 8147 	blt.w	8012084 <SCSI_ProcessCmd+0x2e0>
 8011df6:	2b5a      	cmp	r3, #90	; 0x5a
 8011df8:	f200 8144 	bhi.w	8012084 <SCSI_ProcessCmd+0x2e0>
 8011dfc:	a201      	add	r2, pc, #4	; (adr r2, 8011e04 <SCSI_ProcessCmd+0x60>)
 8011dfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011e02:	bf00      	nop
 8011e04:	08011f77 	.word	0x08011f77
 8011e08:	08012085 	.word	0x08012085
 8011e0c:	08012085 	.word	0x08012085
 8011e10:	08011f89 	.word	0x08011f89
 8011e14:	08012085 	.word	0x08012085
 8011e18:	08012085 	.word	0x08012085
 8011e1c:	08012085 	.word	0x08012085
 8011e20:	08012085 	.word	0x08012085
 8011e24:	08012085 	.word	0x08012085
 8011e28:	08012085 	.word	0x08012085
 8011e2c:	08012085 	.word	0x08012085
 8011e30:	08012085 	.word	0x08012085
 8011e34:	08012085 	.word	0x08012085
 8011e38:	08012085 	.word	0x08012085
 8011e3c:	08012085 	.word	0x08012085
 8011e40:	08012085 	.word	0x08012085
 8011e44:	08012085 	.word	0x08012085
 8011e48:	08012085 	.word	0x08012085
 8011e4c:	08011f9b 	.word	0x08011f9b
 8011e50:	08012085 	.word	0x08012085
 8011e54:	08012085 	.word	0x08012085
 8011e58:	08012085 	.word	0x08012085
 8011e5c:	08012085 	.word	0x08012085
 8011e60:	08012085 	.word	0x08012085
 8011e64:	08012085 	.word	0x08012085
 8011e68:	08012085 	.word	0x08012085
 8011e6c:	08011fd1 	.word	0x08011fd1
 8011e70:	08011fad 	.word	0x08011fad
 8011e74:	08012085 	.word	0x08012085
 8011e78:	08012085 	.word	0x08012085
 8011e7c:	08011fbf 	.word	0x08011fbf
 8011e80:	08012085 	.word	0x08012085
 8011e84:	08012085 	.word	0x08012085
 8011e88:	08012085 	.word	0x08012085
 8011e8c:	08012085 	.word	0x08012085
 8011e90:	08011ff5 	.word	0x08011ff5
 8011e94:	08012085 	.word	0x08012085
 8011e98:	08012007 	.word	0x08012007
 8011e9c:	08012085 	.word	0x08012085
 8011ea0:	08012085 	.word	0x08012085
 8011ea4:	0801202b 	.word	0x0801202b
 8011ea8:	08012085 	.word	0x08012085
 8011eac:	0801204f 	.word	0x0801204f
 8011eb0:	08012085 	.word	0x08012085
 8011eb4:	08012085 	.word	0x08012085
 8011eb8:	08012085 	.word	0x08012085
 8011ebc:	08012085 	.word	0x08012085
 8011ec0:	08012073 	.word	0x08012073
 8011ec4:	08012085 	.word	0x08012085
 8011ec8:	08012085 	.word	0x08012085
 8011ecc:	08012085 	.word	0x08012085
 8011ed0:	08012085 	.word	0x08012085
 8011ed4:	08012085 	.word	0x08012085
 8011ed8:	08012085 	.word	0x08012085
 8011edc:	08012085 	.word	0x08012085
 8011ee0:	08012085 	.word	0x08012085
 8011ee4:	08012085 	.word	0x08012085
 8011ee8:	08012085 	.word	0x08012085
 8011eec:	08012085 	.word	0x08012085
 8011ef0:	08012085 	.word	0x08012085
 8011ef4:	08012085 	.word	0x08012085
 8011ef8:	08012085 	.word	0x08012085
 8011efc:	08012085 	.word	0x08012085
 8011f00:	08012085 	.word	0x08012085
 8011f04:	08012085 	.word	0x08012085
 8011f08:	08012085 	.word	0x08012085
 8011f0c:	08012085 	.word	0x08012085
 8011f10:	08012085 	.word	0x08012085
 8011f14:	08012085 	.word	0x08012085
 8011f18:	08012085 	.word	0x08012085
 8011f1c:	08012085 	.word	0x08012085
 8011f20:	08012085 	.word	0x08012085
 8011f24:	08012085 	.word	0x08012085
 8011f28:	08012085 	.word	0x08012085
 8011f2c:	08012085 	.word	0x08012085
 8011f30:	08012085 	.word	0x08012085
 8011f34:	08012085 	.word	0x08012085
 8011f38:	08012085 	.word	0x08012085
 8011f3c:	08012085 	.word	0x08012085
 8011f40:	08012085 	.word	0x08012085
 8011f44:	08012085 	.word	0x08012085
 8011f48:	08012085 	.word	0x08012085
 8011f4c:	08012085 	.word	0x08012085
 8011f50:	08012085 	.word	0x08012085
 8011f54:	08012085 	.word	0x08012085
 8011f58:	08012085 	.word	0x08012085
 8011f5c:	08012085 	.word	0x08012085
 8011f60:	08012085 	.word	0x08012085
 8011f64:	08012085 	.word	0x08012085
 8011f68:	08012085 	.word	0x08012085
 8011f6c:	08011fe3 	.word	0x08011fe3
 8011f70:	2b9e      	cmp	r3, #158	; 0x9e
 8011f72:	d051      	beq.n	8012018 <SCSI_ProcessCmd+0x274>
 8011f74:	e086      	b.n	8012084 <SCSI_ProcessCmd+0x2e0>
  {
    case SCSI_TEST_UNIT_READY:
      ret = SCSI_TestUnitReady(pdev, lun, cmd);
 8011f76:	7afb      	ldrb	r3, [r7, #11]
 8011f78:	687a      	ldr	r2, [r7, #4]
 8011f7a:	4619      	mov	r1, r3
 8011f7c:	68f8      	ldr	r0, [r7, #12]
 8011f7e:	f000 f893 	bl	80120a8 <SCSI_TestUnitReady>
 8011f82:	4603      	mov	r3, r0
 8011f84:	75fb      	strb	r3, [r7, #23]
      break;
 8011f86:	e089      	b.n	801209c <SCSI_ProcessCmd+0x2f8>

    case SCSI_REQUEST_SENSE:
      ret = SCSI_RequestSense(pdev, lun, cmd);
 8011f88:	7afb      	ldrb	r3, [r7, #11]
 8011f8a:	687a      	ldr	r2, [r7, #4]
 8011f8c:	4619      	mov	r1, r3
 8011f8e:	68f8      	ldr	r0, [r7, #12]
 8011f90:	f000 fb6e 	bl	8012670 <SCSI_RequestSense>
 8011f94:	4603      	mov	r3, r0
 8011f96:	75fb      	strb	r3, [r7, #23]
      break;
 8011f98:	e080      	b.n	801209c <SCSI_ProcessCmd+0x2f8>

    case SCSI_INQUIRY:
      ret = SCSI_Inquiry(pdev, lun, cmd);
 8011f9a:	7afb      	ldrb	r3, [r7, #11]
 8011f9c:	687a      	ldr	r2, [r7, #4]
 8011f9e:	4619      	mov	r1, r3
 8011fa0:	68f8      	ldr	r0, [r7, #12]
 8011fa2:	f000 f8db 	bl	801215c <SCSI_Inquiry>
 8011fa6:	4603      	mov	r3, r0
 8011fa8:	75fb      	strb	r3, [r7, #23]
      break;
 8011faa:	e077      	b.n	801209c <SCSI_ProcessCmd+0x2f8>

    case SCSI_START_STOP_UNIT:
      ret = SCSI_StartStopUnit(pdev, lun, cmd);
 8011fac:	7afb      	ldrb	r3, [r7, #11]
 8011fae:	687a      	ldr	r2, [r7, #4]
 8011fb0:	4619      	mov	r1, r3
 8011fb2:	68f8      	ldr	r0, [r7, #12]
 8011fb4:	f000 fc2a 	bl	801280c <SCSI_StartStopUnit>
 8011fb8:	4603      	mov	r3, r0
 8011fba:	75fb      	strb	r3, [r7, #23]
      break;
 8011fbc:	e06e      	b.n	801209c <SCSI_ProcessCmd+0x2f8>

    case SCSI_ALLOW_MEDIUM_REMOVAL:
      ret = SCSI_AllowPreventRemovable(pdev, lun, cmd);
 8011fbe:	7afb      	ldrb	r3, [r7, #11]
 8011fc0:	687a      	ldr	r2, [r7, #4]
 8011fc2:	4619      	mov	r1, r3
 8011fc4:	68f8      	ldr	r0, [r7, #12]
 8011fc6:	f000 fc76 	bl	80128b6 <SCSI_AllowPreventRemovable>
 8011fca:	4603      	mov	r3, r0
 8011fcc:	75fb      	strb	r3, [r7, #23]
      break;
 8011fce:	e065      	b.n	801209c <SCSI_ProcessCmd+0x2f8>

    case SCSI_MODE_SENSE6:
      ret = SCSI_ModeSense6(pdev, lun, cmd);
 8011fd0:	7afb      	ldrb	r3, [r7, #11]
 8011fd2:	687a      	ldr	r2, [r7, #4]
 8011fd4:	4619      	mov	r1, r3
 8011fd6:	68f8      	ldr	r0, [r7, #12]
 8011fd8:	f000 faea 	bl	80125b0 <SCSI_ModeSense6>
 8011fdc:	4603      	mov	r3, r0
 8011fde:	75fb      	strb	r3, [r7, #23]
      break;
 8011fe0:	e05c      	b.n	801209c <SCSI_ProcessCmd+0x2f8>

    case SCSI_MODE_SENSE10:
      ret = SCSI_ModeSense10(pdev, lun, cmd);
 8011fe2:	7afb      	ldrb	r3, [r7, #11]
 8011fe4:	687a      	ldr	r2, [r7, #4]
 8011fe6:	4619      	mov	r1, r3
 8011fe8:	68f8      	ldr	r0, [r7, #12]
 8011fea:	f000 fb11 	bl	8012610 <SCSI_ModeSense10>
 8011fee:	4603      	mov	r3, r0
 8011ff0:	75fb      	strb	r3, [r7, #23]
      break;
 8011ff2:	e053      	b.n	801209c <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ_FORMAT_CAPACITIES:
      ret = SCSI_ReadFormatCapacity(pdev, lun, cmd);
 8011ff4:	7afb      	ldrb	r3, [r7, #11]
 8011ff6:	687a      	ldr	r2, [r7, #4]
 8011ff8:	4619      	mov	r1, r3
 8011ffa:	68f8      	ldr	r0, [r7, #12]
 8011ffc:	f000 fa5d 	bl	80124ba <SCSI_ReadFormatCapacity>
 8012000:	4603      	mov	r3, r0
 8012002:	75fb      	strb	r3, [r7, #23]
      break;
 8012004:	e04a      	b.n	801209c <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ_CAPACITY10:
      ret = SCSI_ReadCapacity10(pdev, lun, cmd);
 8012006:	7afb      	ldrb	r3, [r7, #11]
 8012008:	687a      	ldr	r2, [r7, #4]
 801200a:	4619      	mov	r1, r3
 801200c:	68f8      	ldr	r0, [r7, #12]
 801200e:	f000 f923 	bl	8012258 <SCSI_ReadCapacity10>
 8012012:	4603      	mov	r3, r0
 8012014:	75fb      	strb	r3, [r7, #23]
      break;
 8012016:	e041      	b.n	801209c <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ_CAPACITY16:
      ret = SCSI_ReadCapacity16(pdev, lun, cmd);
 8012018:	7afb      	ldrb	r3, [r7, #11]
 801201a:	687a      	ldr	r2, [r7, #4]
 801201c:	4619      	mov	r1, r3
 801201e:	68f8      	ldr	r0, [r7, #12]
 8012020:	f000 f998 	bl	8012354 <SCSI_ReadCapacity16>
 8012024:	4603      	mov	r3, r0
 8012026:	75fb      	strb	r3, [r7, #23]
      break;
 8012028:	e038      	b.n	801209c <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ10:
      ret = SCSI_Read10(pdev, lun, cmd);
 801202a:	7afb      	ldrb	r3, [r7, #11]
 801202c:	687a      	ldr	r2, [r7, #4]
 801202e:	4619      	mov	r1, r3
 8012030:	68f8      	ldr	r0, [r7, #12]
 8012032:	f000 fc6d 	bl	8012910 <SCSI_Read10>
 8012036:	4603      	mov	r3, r0
 8012038:	75fb      	strb	r3, [r7, #23]
      break;
 801203a:	e02f      	b.n	801209c <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ12:
      ret = SCSI_Read12(pdev, lun, cmd);
 801203c:	7afb      	ldrb	r3, [r7, #11]
 801203e:	687a      	ldr	r2, [r7, #4]
 8012040:	4619      	mov	r1, r3
 8012042:	68f8      	ldr	r0, [r7, #12]
 8012044:	f000 fd0e 	bl	8012a64 <SCSI_Read12>
 8012048:	4603      	mov	r3, r0
 801204a:	75fb      	strb	r3, [r7, #23]
      break;
 801204c:	e026      	b.n	801209c <SCSI_ProcessCmd+0x2f8>

    case SCSI_WRITE10:
      ret = SCSI_Write10(pdev, lun, cmd);
 801204e:	7afb      	ldrb	r3, [r7, #11]
 8012050:	687a      	ldr	r2, [r7, #4]
 8012052:	4619      	mov	r1, r3
 8012054:	68f8      	ldr	r0, [r7, #12]
 8012056:	f000 fdb9 	bl	8012bcc <SCSI_Write10>
 801205a:	4603      	mov	r3, r0
 801205c:	75fb      	strb	r3, [r7, #23]
      break;
 801205e:	e01d      	b.n	801209c <SCSI_ProcessCmd+0x2f8>

    case SCSI_WRITE12:
      ret = SCSI_Write12(pdev, lun, cmd);
 8012060:	7afb      	ldrb	r3, [r7, #11]
 8012062:	687a      	ldr	r2, [r7, #4]
 8012064:	4619      	mov	r1, r3
 8012066:	68f8      	ldr	r0, [r7, #12]
 8012068:	f000 fe86 	bl	8012d78 <SCSI_Write12>
 801206c:	4603      	mov	r3, r0
 801206e:	75fb      	strb	r3, [r7, #23]
      break;
 8012070:	e014      	b.n	801209c <SCSI_ProcessCmd+0x2f8>

    case SCSI_VERIFY10:
      ret = SCSI_Verify10(pdev, lun, cmd);
 8012072:	7afb      	ldrb	r3, [r7, #11]
 8012074:	687a      	ldr	r2, [r7, #4]
 8012076:	4619      	mov	r1, r3
 8012078:	68f8      	ldr	r0, [r7, #12]
 801207a:	f000 ff63 	bl	8012f44 <SCSI_Verify10>
 801207e:	4603      	mov	r3, r0
 8012080:	75fb      	strb	r3, [r7, #23]
      break;
 8012082:	e00b      	b.n	801209c <SCSI_ProcessCmd+0x2f8>

    default:
      SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_CDB);
 8012084:	7af9      	ldrb	r1, [r7, #11]
 8012086:	2320      	movs	r3, #32
 8012088:	2205      	movs	r2, #5
 801208a:	68f8      	ldr	r0, [r7, #12]
 801208c:	f000 fb73 	bl	8012776 <SCSI_SenseCode>
      hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 8012090:	693b      	ldr	r3, [r7, #16]
 8012092:	2202      	movs	r2, #2
 8012094:	725a      	strb	r2, [r3, #9]
      ret = -1;
 8012096:	23ff      	movs	r3, #255	; 0xff
 8012098:	75fb      	strb	r3, [r7, #23]
      break;
 801209a:	bf00      	nop
  }

  return ret;
 801209c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80120a0:	4618      	mov	r0, r3
 80120a2:	3718      	adds	r7, #24
 80120a4:	46bd      	mov	sp, r7
 80120a6:	bd80      	pop	{r7, pc}

080120a8 <SCSI_TestUnitReady>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_TestUnitReady(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80120a8:	b580      	push	{r7, lr}
 80120aa:	b086      	sub	sp, #24
 80120ac:	af00      	add	r7, sp, #0
 80120ae:	60f8      	str	r0, [r7, #12]
 80120b0:	460b      	mov	r3, r1
 80120b2:	607a      	str	r2, [r7, #4]
 80120b4:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80120b6:	68fb      	ldr	r3, [r7, #12]
 80120b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80120bc:	68fb      	ldr	r3, [r7, #12]
 80120be:	32b0      	adds	r2, #176	; 0xb0
 80120c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80120c4:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 80120c6:	697b      	ldr	r3, [r7, #20]
 80120c8:	2b00      	cmp	r3, #0
 80120ca:	d102      	bne.n	80120d2 <SCSI_TestUnitReady+0x2a>
  {
    return -1;
 80120cc:	f04f 33ff 	mov.w	r3, #4294967295
 80120d0:	e03f      	b.n	8012152 <SCSI_TestUnitReady+0xaa>
  }

  /* case 9 : Hi > D0 */
  if (hmsc->cbw.dDataLength != 0U)
 80120d2:	697b      	ldr	r3, [r7, #20]
 80120d4:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80120d8:	2b00      	cmp	r3, #0
 80120da:	d00a      	beq.n	80120f2 <SCSI_TestUnitReady+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80120dc:	697b      	ldr	r3, [r7, #20]
 80120de:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 80120e2:	2320      	movs	r3, #32
 80120e4:	2205      	movs	r2, #5
 80120e6:	68f8      	ldr	r0, [r7, #12]
 80120e8:	f000 fb45 	bl	8012776 <SCSI_SenseCode>

    return -1;
 80120ec:	f04f 33ff 	mov.w	r3, #4294967295
 80120f0:	e02f      	b.n	8012152 <SCSI_TestUnitReady+0xaa>
  }

  if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 80120f2:	697b      	ldr	r3, [r7, #20]
 80120f4:	f893 3262 	ldrb.w	r3, [r3, #610]	; 0x262
 80120f8:	2b02      	cmp	r3, #2
 80120fa:	d10b      	bne.n	8012114 <SCSI_TestUnitReady+0x6c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80120fc:	7af9      	ldrb	r1, [r7, #11]
 80120fe:	233a      	movs	r3, #58	; 0x3a
 8012100:	2202      	movs	r2, #2
 8012102:	68f8      	ldr	r0, [r7, #12]
 8012104:	f000 fb37 	bl	8012776 <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 8012108:	697b      	ldr	r3, [r7, #20]
 801210a:	2205      	movs	r2, #5
 801210c:	721a      	strb	r2, [r3, #8]
    return -1;
 801210e:	f04f 33ff 	mov.w	r3, #4294967295
 8012112:	e01e      	b.n	8012152 <SCSI_TestUnitReady+0xaa>
  }

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8012114:	68fb      	ldr	r3, [r7, #12]
 8012116:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 801211a:	68fa      	ldr	r2, [r7, #12]
 801211c:	33b0      	adds	r3, #176	; 0xb0
 801211e:	009b      	lsls	r3, r3, #2
 8012120:	4413      	add	r3, r2
 8012122:	685b      	ldr	r3, [r3, #4]
 8012124:	689b      	ldr	r3, [r3, #8]
 8012126:	7afa      	ldrb	r2, [r7, #11]
 8012128:	4610      	mov	r0, r2
 801212a:	4798      	blx	r3
 801212c:	4603      	mov	r3, r0
 801212e:	2b00      	cmp	r3, #0
 8012130:	d00b      	beq.n	801214a <SCSI_TestUnitReady+0xa2>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8012132:	7af9      	ldrb	r1, [r7, #11]
 8012134:	233a      	movs	r3, #58	; 0x3a
 8012136:	2202      	movs	r2, #2
 8012138:	68f8      	ldr	r0, [r7, #12]
 801213a:	f000 fb1c 	bl	8012776 <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 801213e:	697b      	ldr	r3, [r7, #20]
 8012140:	2205      	movs	r2, #5
 8012142:	721a      	strb	r2, [r3, #8]

    return -1;
 8012144:	f04f 33ff 	mov.w	r3, #4294967295
 8012148:	e003      	b.n	8012152 <SCSI_TestUnitReady+0xaa>
  }
  hmsc->bot_data_length = 0U;
 801214a:	697b      	ldr	r3, [r7, #20]
 801214c:	2200      	movs	r2, #0
 801214e:	60da      	str	r2, [r3, #12]

  return 0;
 8012150:	2300      	movs	r3, #0
}
 8012152:	4618      	mov	r0, r3
 8012154:	3718      	adds	r7, #24
 8012156:	46bd      	mov	sp, r7
 8012158:	bd80      	pop	{r7, pc}
	...

0801215c <SCSI_Inquiry>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Inquiry(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 801215c:	b580      	push	{r7, lr}
 801215e:	b088      	sub	sp, #32
 8012160:	af00      	add	r7, sp, #0
 8012162:	60f8      	str	r0, [r7, #12]
 8012164:	460b      	mov	r3, r1
 8012166:	607a      	str	r2, [r7, #4]
 8012168:	72fb      	strb	r3, [r7, #11]
  uint8_t *pPage;
  uint16_t len;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801216a:	68fb      	ldr	r3, [r7, #12]
 801216c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8012170:	68fb      	ldr	r3, [r7, #12]
 8012172:	32b0      	adds	r2, #176	; 0xb0
 8012174:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012178:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 801217a:	69bb      	ldr	r3, [r7, #24]
 801217c:	2b00      	cmp	r3, #0
 801217e:	d102      	bne.n	8012186 <SCSI_Inquiry+0x2a>
  {
    return -1;
 8012180:	f04f 33ff 	mov.w	r3, #4294967295
 8012184:	e05f      	b.n	8012246 <SCSI_Inquiry+0xea>
  }

  if (hmsc->cbw.dDataLength == 0U)
 8012186:	69bb      	ldr	r3, [r7, #24]
 8012188:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 801218c:	2b00      	cmp	r3, #0
 801218e:	d10a      	bne.n	80121a6 <SCSI_Inquiry+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8012190:	69bb      	ldr	r3, [r7, #24]
 8012192:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 8012196:	2320      	movs	r3, #32
 8012198:	2205      	movs	r2, #5
 801219a:	68f8      	ldr	r0, [r7, #12]
 801219c:	f000 faeb 	bl	8012776 <SCSI_SenseCode>
    return -1;
 80121a0:	f04f 33ff 	mov.w	r3, #4294967295
 80121a4:	e04f      	b.n	8012246 <SCSI_Inquiry+0xea>
  }

  if ((params[1] & 0x01U) != 0U) /* Evpd is set */
 80121a6:	687b      	ldr	r3, [r7, #4]
 80121a8:	3301      	adds	r3, #1
 80121aa:	781b      	ldrb	r3, [r3, #0]
 80121ac:	f003 0301 	and.w	r3, r3, #1
 80121b0:	2b00      	cmp	r3, #0
 80121b2:	d020      	beq.n	80121f6 <SCSI_Inquiry+0x9a>
  {
    if (params[2] == 0U) /* Request for Supported Vital Product Data Pages*/
 80121b4:	687b      	ldr	r3, [r7, #4]
 80121b6:	3302      	adds	r3, #2
 80121b8:	781b      	ldrb	r3, [r3, #0]
 80121ba:	2b00      	cmp	r3, #0
 80121bc:	d105      	bne.n	80121ca <SCSI_Inquiry+0x6e>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page00_Inquiry_Data, LENGTH_INQUIRY_PAGE00);
 80121be:	2206      	movs	r2, #6
 80121c0:	4923      	ldr	r1, [pc, #140]	; (8012250 <SCSI_Inquiry+0xf4>)
 80121c2:	69b8      	ldr	r0, [r7, #24]
 80121c4:	f001 f844 	bl	8013250 <SCSI_UpdateBotData>
 80121c8:	e03c      	b.n	8012244 <SCSI_Inquiry+0xe8>
    }
    else if (params[2] == 0x80U) /* Request for VPD page 0x80 Unit Serial Number */
 80121ca:	687b      	ldr	r3, [r7, #4]
 80121cc:	3302      	adds	r3, #2
 80121ce:	781b      	ldrb	r3, [r3, #0]
 80121d0:	2b80      	cmp	r3, #128	; 0x80
 80121d2:	d105      	bne.n	80121e0 <SCSI_Inquiry+0x84>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page80_Inquiry_Data, LENGTH_INQUIRY_PAGE80);
 80121d4:	2208      	movs	r2, #8
 80121d6:	491f      	ldr	r1, [pc, #124]	; (8012254 <SCSI_Inquiry+0xf8>)
 80121d8:	69b8      	ldr	r0, [r7, #24]
 80121da:	f001 f839 	bl	8013250 <SCSI_UpdateBotData>
 80121de:	e031      	b.n	8012244 <SCSI_Inquiry+0xe8>
    }
    else /* Request Not supported */
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST,
 80121e0:	69bb      	ldr	r3, [r7, #24]
 80121e2:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 80121e6:	2324      	movs	r3, #36	; 0x24
 80121e8:	2205      	movs	r2, #5
 80121ea:	68f8      	ldr	r0, [r7, #12]
 80121ec:	f000 fac3 	bl	8012776 <SCSI_SenseCode>
                     INVALID_FIELED_IN_COMMAND);

      return -1;
 80121f0:	f04f 33ff 	mov.w	r3, #4294967295
 80121f4:	e027      	b.n	8012246 <SCSI_Inquiry+0xea>
    }
  }
  else
  {

    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->pInquiry[lun * STANDARD_INQUIRY_DATA_LEN];
 80121f6:	68fb      	ldr	r3, [r7, #12]
 80121f8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80121fc:	68fa      	ldr	r2, [r7, #12]
 80121fe:	33b0      	adds	r3, #176	; 0xb0
 8012200:	009b      	lsls	r3, r3, #2
 8012202:	4413      	add	r3, r2
 8012204:	685b      	ldr	r3, [r3, #4]
 8012206:	69d9      	ldr	r1, [r3, #28]
 8012208:	7afa      	ldrb	r2, [r7, #11]
 801220a:	4613      	mov	r3, r2
 801220c:	00db      	lsls	r3, r3, #3
 801220e:	4413      	add	r3, r2
 8012210:	009b      	lsls	r3, r3, #2
 8012212:	440b      	add	r3, r1
 8012214:	617b      	str	r3, [r7, #20]
    len = (uint16_t)pPage[4] + 5U;
 8012216:	697b      	ldr	r3, [r7, #20]
 8012218:	3304      	adds	r3, #4
 801221a:	781b      	ldrb	r3, [r3, #0]
 801221c:	b29b      	uxth	r3, r3
 801221e:	3305      	adds	r3, #5
 8012220:	83fb      	strh	r3, [r7, #30]

    if (params[4] <= len)
 8012222:	687b      	ldr	r3, [r7, #4]
 8012224:	3304      	adds	r3, #4
 8012226:	781b      	ldrb	r3, [r3, #0]
 8012228:	b29b      	uxth	r3, r3
 801222a:	8bfa      	ldrh	r2, [r7, #30]
 801222c:	429a      	cmp	r2, r3
 801222e:	d303      	bcc.n	8012238 <SCSI_Inquiry+0xdc>
    {
      len = params[4];
 8012230:	687b      	ldr	r3, [r7, #4]
 8012232:	3304      	adds	r3, #4
 8012234:	781b      	ldrb	r3, [r3, #0]
 8012236:	83fb      	strh	r3, [r7, #30]
    }

    (void)SCSI_UpdateBotData(hmsc, pPage, len);
 8012238:	8bfb      	ldrh	r3, [r7, #30]
 801223a:	461a      	mov	r2, r3
 801223c:	6979      	ldr	r1, [r7, #20]
 801223e:	69b8      	ldr	r0, [r7, #24]
 8012240:	f001 f806 	bl	8013250 <SCSI_UpdateBotData>
  }

  return 0;
 8012244:	2300      	movs	r3, #0
}
 8012246:	4618      	mov	r0, r3
 8012248:	3720      	adds	r7, #32
 801224a:	46bd      	mov	sp, r7
 801224c:	bd80      	pop	{r7, pc}
 801224e:	bf00      	nop
 8012250:	20000070 	.word	0x20000070
 8012254:	20000078 	.word	0x20000078

08012258 <SCSI_ReadCapacity10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8012258:	b580      	push	{r7, lr}
 801225a:	b086      	sub	sp, #24
 801225c:	af00      	add	r7, sp, #0
 801225e:	60f8      	str	r0, [r7, #12]
 8012260:	460b      	mov	r3, r1
 8012262:	607a      	str	r2, [r7, #4]
 8012264:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8012266:	68fb      	ldr	r3, [r7, #12]
 8012268:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801226c:	68fb      	ldr	r3, [r7, #12]
 801226e:	32b0      	adds	r2, #176	; 0xb0
 8012270:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012274:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 8012276:	697b      	ldr	r3, [r7, #20]
 8012278:	2b00      	cmp	r3, #0
 801227a:	d102      	bne.n	8012282 <SCSI_ReadCapacity10+0x2a>
  {
    return -1;
 801227c:	f04f 33ff 	mov.w	r3, #4294967295
 8012280:	e064      	b.n	801234c <SCSI_ReadCapacity10+0xf4>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &hmsc->scsi_blk_nbr, &hmsc->scsi_blk_size);
 8012282:	68fb      	ldr	r3, [r7, #12]
 8012284:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8012288:	68fa      	ldr	r2, [r7, #12]
 801228a:	33b0      	adds	r3, #176	; 0xb0
 801228c:	009b      	lsls	r3, r3, #2
 801228e:	4413      	add	r3, r2
 8012290:	685b      	ldr	r3, [r3, #4]
 8012292:	685b      	ldr	r3, [r3, #4]
 8012294:	697a      	ldr	r2, [r7, #20]
 8012296:	f502 711a 	add.w	r1, r2, #616	; 0x268
 801229a:	697a      	ldr	r2, [r7, #20]
 801229c:	f502 7219 	add.w	r2, r2, #612	; 0x264
 80122a0:	7af8      	ldrb	r0, [r7, #11]
 80122a2:	4798      	blx	r3
 80122a4:	4603      	mov	r3, r0
 80122a6:	74fb      	strb	r3, [r7, #19]

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 80122a8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80122ac:	2b00      	cmp	r3, #0
 80122ae:	d104      	bne.n	80122ba <SCSI_ReadCapacity10+0x62>
 80122b0:	697b      	ldr	r3, [r7, #20]
 80122b2:	f893 3262 	ldrb.w	r3, [r3, #610]	; 0x262
 80122b6:	2b02      	cmp	r3, #2
 80122b8:	d108      	bne.n	80122cc <SCSI_ReadCapacity10+0x74>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80122ba:	7af9      	ldrb	r1, [r7, #11]
 80122bc:	233a      	movs	r3, #58	; 0x3a
 80122be:	2202      	movs	r2, #2
 80122c0:	68f8      	ldr	r0, [r7, #12]
 80122c2:	f000 fa58 	bl	8012776 <SCSI_SenseCode>
    return -1;
 80122c6:	f04f 33ff 	mov.w	r3, #4294967295
 80122ca:	e03f      	b.n	801234c <SCSI_ReadCapacity10+0xf4>
  }

  hmsc->bot_data[0] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 24);
 80122cc:	697b      	ldr	r3, [r7, #20]
 80122ce:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 80122d2:	3b01      	subs	r3, #1
 80122d4:	0e1b      	lsrs	r3, r3, #24
 80122d6:	b2da      	uxtb	r2, r3
 80122d8:	697b      	ldr	r3, [r7, #20]
 80122da:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[1] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 16);
 80122dc:	697b      	ldr	r3, [r7, #20]
 80122de:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 80122e2:	3b01      	subs	r3, #1
 80122e4:	0c1b      	lsrs	r3, r3, #16
 80122e6:	b2da      	uxtb	r2, r3
 80122e8:	697b      	ldr	r3, [r7, #20]
 80122ea:	745a      	strb	r2, [r3, #17]
  hmsc->bot_data[2] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >>  8);
 80122ec:	697b      	ldr	r3, [r7, #20]
 80122ee:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 80122f2:	3b01      	subs	r3, #1
 80122f4:	0a1b      	lsrs	r3, r3, #8
 80122f6:	b2da      	uxtb	r2, r3
 80122f8:	697b      	ldr	r3, [r7, #20]
 80122fa:	749a      	strb	r2, [r3, #18]
  hmsc->bot_data[3] = (uint8_t)(hmsc->scsi_blk_nbr - 1U);
 80122fc:	697b      	ldr	r3, [r7, #20]
 80122fe:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8012302:	b2db      	uxtb	r3, r3
 8012304:	3b01      	subs	r3, #1
 8012306:	b2da      	uxtb	r2, r3
 8012308:	697b      	ldr	r3, [r7, #20]
 801230a:	74da      	strb	r2, [r3, #19]

  hmsc->bot_data[4] = (uint8_t)(hmsc->scsi_blk_size >>  24);
 801230c:	697b      	ldr	r3, [r7, #20]
 801230e:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 8012312:	161b      	asrs	r3, r3, #24
 8012314:	b2da      	uxtb	r2, r3
 8012316:	697b      	ldr	r3, [r7, #20]
 8012318:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)(hmsc->scsi_blk_size >>  16);
 801231a:	697b      	ldr	r3, [r7, #20]
 801231c:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 8012320:	141b      	asrs	r3, r3, #16
 8012322:	b2da      	uxtb	r2, r3
 8012324:	697b      	ldr	r3, [r7, #20]
 8012326:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)(hmsc->scsi_blk_size >>  8);
 8012328:	697b      	ldr	r3, [r7, #20]
 801232a:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 801232e:	0a1b      	lsrs	r3, r3, #8
 8012330:	b29b      	uxth	r3, r3
 8012332:	b2da      	uxtb	r2, r3
 8012334:	697b      	ldr	r3, [r7, #20]
 8012336:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(hmsc->scsi_blk_size);
 8012338:	697b      	ldr	r3, [r7, #20]
 801233a:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 801233e:	b2da      	uxtb	r2, r3
 8012340:	697b      	ldr	r3, [r7, #20]
 8012342:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data_length = 8U;
 8012344:	697b      	ldr	r3, [r7, #20]
 8012346:	2208      	movs	r2, #8
 8012348:	60da      	str	r2, [r3, #12]

  return 0;
 801234a:	2300      	movs	r3, #0

}
 801234c:	4618      	mov	r0, r3
 801234e:	3718      	adds	r7, #24
 8012350:	46bd      	mov	sp, r7
 8012352:	bd80      	pop	{r7, pc}

08012354 <SCSI_ReadCapacity16>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity16(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8012354:	b580      	push	{r7, lr}
 8012356:	b088      	sub	sp, #32
 8012358:	af00      	add	r7, sp, #0
 801235a:	60f8      	str	r0, [r7, #12]
 801235c:	460b      	mov	r3, r1
 801235e:	607a      	str	r2, [r7, #4]
 8012360:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint8_t idx;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8012362:	68fb      	ldr	r3, [r7, #12]
 8012364:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8012368:	68fb      	ldr	r3, [r7, #12]
 801236a:	32b0      	adds	r2, #176	; 0xb0
 801236c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012370:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 8012372:	69bb      	ldr	r3, [r7, #24]
 8012374:	2b00      	cmp	r3, #0
 8012376:	d102      	bne.n	801237e <SCSI_ReadCapacity16+0x2a>
  {
    return -1;
 8012378:	f04f 33ff 	mov.w	r3, #4294967295
 801237c:	e099      	b.n	80124b2 <SCSI_ReadCapacity16+0x15e>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &hmsc->scsi_blk_nbr, &hmsc->scsi_blk_size);
 801237e:	68fb      	ldr	r3, [r7, #12]
 8012380:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8012384:	68fa      	ldr	r2, [r7, #12]
 8012386:	33b0      	adds	r3, #176	; 0xb0
 8012388:	009b      	lsls	r3, r3, #2
 801238a:	4413      	add	r3, r2
 801238c:	685b      	ldr	r3, [r3, #4]
 801238e:	685b      	ldr	r3, [r3, #4]
 8012390:	69ba      	ldr	r2, [r7, #24]
 8012392:	f502 711a 	add.w	r1, r2, #616	; 0x268
 8012396:	69ba      	ldr	r2, [r7, #24]
 8012398:	f502 7219 	add.w	r2, r2, #612	; 0x264
 801239c:	7af8      	ldrb	r0, [r7, #11]
 801239e:	4798      	blx	r3
 80123a0:	4603      	mov	r3, r0
 80123a2:	75fb      	strb	r3, [r7, #23]

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 80123a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80123a8:	2b00      	cmp	r3, #0
 80123aa:	d104      	bne.n	80123b6 <SCSI_ReadCapacity16+0x62>
 80123ac:	69bb      	ldr	r3, [r7, #24]
 80123ae:	f893 3262 	ldrb.w	r3, [r3, #610]	; 0x262
 80123b2:	2b02      	cmp	r3, #2
 80123b4:	d108      	bne.n	80123c8 <SCSI_ReadCapacity16+0x74>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80123b6:	7af9      	ldrb	r1, [r7, #11]
 80123b8:	233a      	movs	r3, #58	; 0x3a
 80123ba:	2202      	movs	r2, #2
 80123bc:	68f8      	ldr	r0, [r7, #12]
 80123be:	f000 f9da 	bl	8012776 <SCSI_SenseCode>
    return -1;
 80123c2:	f04f 33ff 	mov.w	r3, #4294967295
 80123c6:	e074      	b.n	80124b2 <SCSI_ReadCapacity16+0x15e>
  }

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 80123c8:	687b      	ldr	r3, [r7, #4]
 80123ca:	330a      	adds	r3, #10
 80123cc:	781b      	ldrb	r3, [r3, #0]
 80123ce:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 80123d0:	687b      	ldr	r3, [r7, #4]
 80123d2:	330b      	adds	r3, #11
 80123d4:	781b      	ldrb	r3, [r3, #0]
 80123d6:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 80123d8:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 80123da:	687b      	ldr	r3, [r7, #4]
 80123dc:	330c      	adds	r3, #12
 80123de:	781b      	ldrb	r3, [r3, #0]
 80123e0:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 80123e2:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 80123e4:	687a      	ldr	r2, [r7, #4]
 80123e6:	320d      	adds	r2, #13
 80123e8:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 80123ea:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 80123ec:	69bb      	ldr	r3, [r7, #24]
 80123ee:	60da      	str	r2, [r3, #12]

  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 80123f0:	2300      	movs	r3, #0
 80123f2:	77fb      	strb	r3, [r7, #31]
 80123f4:	e007      	b.n	8012406 <SCSI_ReadCapacity16+0xb2>
  {
    hmsc->bot_data[idx] = 0U;
 80123f6:	7ffb      	ldrb	r3, [r7, #31]
 80123f8:	69ba      	ldr	r2, [r7, #24]
 80123fa:	4413      	add	r3, r2
 80123fc:	2200      	movs	r2, #0
 80123fe:	741a      	strb	r2, [r3, #16]
  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 8012400:	7ffb      	ldrb	r3, [r7, #31]
 8012402:	3301      	adds	r3, #1
 8012404:	77fb      	strb	r3, [r7, #31]
 8012406:	7ffa      	ldrb	r2, [r7, #31]
 8012408:	69bb      	ldr	r3, [r7, #24]
 801240a:	68db      	ldr	r3, [r3, #12]
 801240c:	429a      	cmp	r2, r3
 801240e:	d3f2      	bcc.n	80123f6 <SCSI_ReadCapacity16+0xa2>
  }

  hmsc->bot_data[4] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 24);
 8012410:	69bb      	ldr	r3, [r7, #24]
 8012412:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8012416:	3b01      	subs	r3, #1
 8012418:	0e1b      	lsrs	r3, r3, #24
 801241a:	b2da      	uxtb	r2, r3
 801241c:	69bb      	ldr	r3, [r7, #24]
 801241e:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 16);
 8012420:	69bb      	ldr	r3, [r7, #24]
 8012422:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8012426:	3b01      	subs	r3, #1
 8012428:	0c1b      	lsrs	r3, r3, #16
 801242a:	b2da      	uxtb	r2, r3
 801242c:	69bb      	ldr	r3, [r7, #24]
 801242e:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >>  8);
 8012430:	69bb      	ldr	r3, [r7, #24]
 8012432:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8012436:	3b01      	subs	r3, #1
 8012438:	0a1b      	lsrs	r3, r3, #8
 801243a:	b2da      	uxtb	r2, r3
 801243c:	69bb      	ldr	r3, [r7, #24]
 801243e:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(hmsc->scsi_blk_nbr - 1U);
 8012440:	69bb      	ldr	r3, [r7, #24]
 8012442:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8012446:	b2db      	uxtb	r3, r3
 8012448:	3b01      	subs	r3, #1
 801244a:	b2da      	uxtb	r2, r3
 801244c:	69bb      	ldr	r3, [r7, #24]
 801244e:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = (uint8_t)(hmsc->scsi_blk_size >>  24);
 8012450:	69bb      	ldr	r3, [r7, #24]
 8012452:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 8012456:	161b      	asrs	r3, r3, #24
 8012458:	b2da      	uxtb	r2, r3
 801245a:	69bb      	ldr	r3, [r7, #24]
 801245c:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(hmsc->scsi_blk_size >>  16);
 801245e:	69bb      	ldr	r3, [r7, #24]
 8012460:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 8012464:	141b      	asrs	r3, r3, #16
 8012466:	b2da      	uxtb	r2, r3
 8012468:	69bb      	ldr	r3, [r7, #24]
 801246a:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(hmsc->scsi_blk_size >>  8);
 801246c:	69bb      	ldr	r3, [r7, #24]
 801246e:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 8012472:	0a1b      	lsrs	r3, r3, #8
 8012474:	b29b      	uxth	r3, r3
 8012476:	b2da      	uxtb	r2, r3
 8012478:	69bb      	ldr	r3, [r7, #24]
 801247a:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(hmsc->scsi_blk_size);
 801247c:	69bb      	ldr	r3, [r7, #24]
 801247e:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 8012482:	b2da      	uxtb	r2, r3
 8012484:	69bb      	ldr	r3, [r7, #24]
 8012486:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8012488:	687b      	ldr	r3, [r7, #4]
 801248a:	330a      	adds	r3, #10
 801248c:	781b      	ldrb	r3, [r3, #0]
 801248e:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 8012490:	687b      	ldr	r3, [r7, #4]
 8012492:	330b      	adds	r3, #11
 8012494:	781b      	ldrb	r3, [r3, #0]
 8012496:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8012498:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 801249a:	687b      	ldr	r3, [r7, #4]
 801249c:	330c      	adds	r3, #12
 801249e:	781b      	ldrb	r3, [r3, #0]
 80124a0:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 80124a2:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 80124a4:	687a      	ldr	r2, [r7, #4]
 80124a6:	320d      	adds	r2, #13
 80124a8:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 80124aa:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 80124ac:	69bb      	ldr	r3, [r7, #24]
 80124ae:	60da      	str	r2, [r3, #12]

  return 0;
 80124b0:	2300      	movs	r3, #0
}
 80124b2:	4618      	mov	r0, r3
 80124b4:	3720      	adds	r7, #32
 80124b6:	46bd      	mov	sp, r7
 80124b8:	bd80      	pop	{r7, pc}

080124ba <SCSI_ReadFormatCapacity>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadFormatCapacity(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80124ba:	b580      	push	{r7, lr}
 80124bc:	b088      	sub	sp, #32
 80124be:	af00      	add	r7, sp, #0
 80124c0:	60f8      	str	r0, [r7, #12]
 80124c2:	460b      	mov	r3, r1
 80124c4:	607a      	str	r2, [r7, #4]
 80124c6:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint16_t blk_size;
  uint32_t blk_nbr;
  uint16_t i;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80124c8:	68fb      	ldr	r3, [r7, #12]
 80124ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80124ce:	68fb      	ldr	r3, [r7, #12]
 80124d0:	32b0      	adds	r2, #176	; 0xb0
 80124d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80124d6:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 80124d8:	69bb      	ldr	r3, [r7, #24]
 80124da:	2b00      	cmp	r3, #0
 80124dc:	d102      	bne.n	80124e4 <SCSI_ReadFormatCapacity+0x2a>
  {
    return -1;
 80124de:	f04f 33ff 	mov.w	r3, #4294967295
 80124e2:	e061      	b.n	80125a8 <SCSI_ReadFormatCapacity+0xee>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &blk_nbr, &blk_size);
 80124e4:	68fb      	ldr	r3, [r7, #12]
 80124e6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80124ea:	68fa      	ldr	r2, [r7, #12]
 80124ec:	33b0      	adds	r3, #176	; 0xb0
 80124ee:	009b      	lsls	r3, r3, #2
 80124f0:	4413      	add	r3, r2
 80124f2:	685b      	ldr	r3, [r3, #4]
 80124f4:	685b      	ldr	r3, [r3, #4]
 80124f6:	f107 0214 	add.w	r2, r7, #20
 80124fa:	f107 0110 	add.w	r1, r7, #16
 80124fe:	7af8      	ldrb	r0, [r7, #11]
 8012500:	4798      	blx	r3
 8012502:	4603      	mov	r3, r0
 8012504:	75fb      	strb	r3, [r7, #23]

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 8012506:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801250a:	2b00      	cmp	r3, #0
 801250c:	d104      	bne.n	8012518 <SCSI_ReadFormatCapacity+0x5e>
 801250e:	69bb      	ldr	r3, [r7, #24]
 8012510:	f893 3262 	ldrb.w	r3, [r3, #610]	; 0x262
 8012514:	2b02      	cmp	r3, #2
 8012516:	d108      	bne.n	801252a <SCSI_ReadFormatCapacity+0x70>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8012518:	7af9      	ldrb	r1, [r7, #11]
 801251a:	233a      	movs	r3, #58	; 0x3a
 801251c:	2202      	movs	r2, #2
 801251e:	68f8      	ldr	r0, [r7, #12]
 8012520:	f000 f929 	bl	8012776 <SCSI_SenseCode>
    return -1;
 8012524:	f04f 33ff 	mov.w	r3, #4294967295
 8012528:	e03e      	b.n	80125a8 <SCSI_ReadFormatCapacity+0xee>
  }

  for (i = 0U; i < 12U ; i++)
 801252a:	2300      	movs	r3, #0
 801252c:	83fb      	strh	r3, [r7, #30]
 801252e:	e007      	b.n	8012540 <SCSI_ReadFormatCapacity+0x86>
  {
    hmsc->bot_data[i] = 0U;
 8012530:	8bfb      	ldrh	r3, [r7, #30]
 8012532:	69ba      	ldr	r2, [r7, #24]
 8012534:	4413      	add	r3, r2
 8012536:	2200      	movs	r2, #0
 8012538:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < 12U ; i++)
 801253a:	8bfb      	ldrh	r3, [r7, #30]
 801253c:	3301      	adds	r3, #1
 801253e:	83fb      	strh	r3, [r7, #30]
 8012540:	8bfb      	ldrh	r3, [r7, #30]
 8012542:	2b0b      	cmp	r3, #11
 8012544:	d9f4      	bls.n	8012530 <SCSI_ReadFormatCapacity+0x76>
  }

  hmsc->bot_data[3] = 0x08U;
 8012546:	69bb      	ldr	r3, [r7, #24]
 8012548:	2208      	movs	r2, #8
 801254a:	74da      	strb	r2, [r3, #19]
  hmsc->bot_data[4] = (uint8_t)((blk_nbr - 1U) >> 24);
 801254c:	693b      	ldr	r3, [r7, #16]
 801254e:	3b01      	subs	r3, #1
 8012550:	0e1b      	lsrs	r3, r3, #24
 8012552:	b2da      	uxtb	r2, r3
 8012554:	69bb      	ldr	r3, [r7, #24]
 8012556:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((blk_nbr - 1U) >> 16);
 8012558:	693b      	ldr	r3, [r7, #16]
 801255a:	3b01      	subs	r3, #1
 801255c:	0c1b      	lsrs	r3, r3, #16
 801255e:	b2da      	uxtb	r2, r3
 8012560:	69bb      	ldr	r3, [r7, #24]
 8012562:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((blk_nbr - 1U) >>  8);
 8012564:	693b      	ldr	r3, [r7, #16]
 8012566:	3b01      	subs	r3, #1
 8012568:	0a1b      	lsrs	r3, r3, #8
 801256a:	b2da      	uxtb	r2, r3
 801256c:	69bb      	ldr	r3, [r7, #24]
 801256e:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(blk_nbr - 1U);
 8012570:	693b      	ldr	r3, [r7, #16]
 8012572:	b2db      	uxtb	r3, r3
 8012574:	3b01      	subs	r3, #1
 8012576:	b2da      	uxtb	r2, r3
 8012578:	69bb      	ldr	r3, [r7, #24]
 801257a:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = 0x02U;
 801257c:	69bb      	ldr	r3, [r7, #24]
 801257e:	2202      	movs	r2, #2
 8012580:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(blk_size >>  16);
 8012582:	8abb      	ldrh	r3, [r7, #20]
 8012584:	141b      	asrs	r3, r3, #16
 8012586:	b2da      	uxtb	r2, r3
 8012588:	69bb      	ldr	r3, [r7, #24]
 801258a:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(blk_size >>  8);
 801258c:	8abb      	ldrh	r3, [r7, #20]
 801258e:	0a1b      	lsrs	r3, r3, #8
 8012590:	b29b      	uxth	r3, r3
 8012592:	b2da      	uxtb	r2, r3
 8012594:	69bb      	ldr	r3, [r7, #24]
 8012596:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(blk_size);
 8012598:	8abb      	ldrh	r3, [r7, #20]
 801259a:	b2da      	uxtb	r2, r3
 801259c:	69bb      	ldr	r3, [r7, #24]
 801259e:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = 12U;
 80125a0:	69bb      	ldr	r3, [r7, #24]
 80125a2:	220c      	movs	r2, #12
 80125a4:	60da      	str	r2, [r3, #12]

  return 0;
 80125a6:	2300      	movs	r3, #0
}
 80125a8:	4618      	mov	r0, r3
 80125aa:	3720      	adds	r7, #32
 80125ac:	46bd      	mov	sp, r7
 80125ae:	bd80      	pop	{r7, pc}

080125b0 <SCSI_ModeSense6>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense6(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80125b0:	b580      	push	{r7, lr}
 80125b2:	b086      	sub	sp, #24
 80125b4:	af00      	add	r7, sp, #0
 80125b6:	60f8      	str	r0, [r7, #12]
 80125b8:	460b      	mov	r3, r1
 80125ba:	607a      	str	r2, [r7, #4]
 80125bc:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80125be:	68fb      	ldr	r3, [r7, #12]
 80125c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80125c4:	68fb      	ldr	r3, [r7, #12]
 80125c6:	32b0      	adds	r2, #176	; 0xb0
 80125c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80125cc:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE6_LEN;
 80125ce:	2317      	movs	r3, #23
 80125d0:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 80125d2:	693b      	ldr	r3, [r7, #16]
 80125d4:	2b00      	cmp	r3, #0
 80125d6:	d102      	bne.n	80125de <SCSI_ModeSense6+0x2e>
  {
    return -1;
 80125d8:	f04f 33ff 	mov.w	r3, #4294967295
 80125dc:	e011      	b.n	8012602 <SCSI_ModeSense6+0x52>
  }

  if (params[4] <= len)
 80125de:	687b      	ldr	r3, [r7, #4]
 80125e0:	3304      	adds	r3, #4
 80125e2:	781b      	ldrb	r3, [r3, #0]
 80125e4:	b29b      	uxth	r3, r3
 80125e6:	8afa      	ldrh	r2, [r7, #22]
 80125e8:	429a      	cmp	r2, r3
 80125ea:	d303      	bcc.n	80125f4 <SCSI_ModeSense6+0x44>
  {
    len = params[4];
 80125ec:	687b      	ldr	r3, [r7, #4]
 80125ee:	3304      	adds	r3, #4
 80125f0:	781b      	ldrb	r3, [r3, #0]
 80125f2:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense6_data, len);
 80125f4:	8afb      	ldrh	r3, [r7, #22]
 80125f6:	461a      	mov	r2, r3
 80125f8:	4904      	ldr	r1, [pc, #16]	; (801260c <SCSI_ModeSense6+0x5c>)
 80125fa:	6938      	ldr	r0, [r7, #16]
 80125fc:	f000 fe28 	bl	8013250 <SCSI_UpdateBotData>

  return 0;
 8012600:	2300      	movs	r3, #0
}
 8012602:	4618      	mov	r0, r3
 8012604:	3718      	adds	r7, #24
 8012606:	46bd      	mov	sp, r7
 8012608:	bd80      	pop	{r7, pc}
 801260a:	bf00      	nop
 801260c:	20000080 	.word	0x20000080

08012610 <SCSI_ModeSense10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8012610:	b580      	push	{r7, lr}
 8012612:	b086      	sub	sp, #24
 8012614:	af00      	add	r7, sp, #0
 8012616:	60f8      	str	r0, [r7, #12]
 8012618:	460b      	mov	r3, r1
 801261a:	607a      	str	r2, [r7, #4]
 801261c:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801261e:	68fb      	ldr	r3, [r7, #12]
 8012620:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8012624:	68fb      	ldr	r3, [r7, #12]
 8012626:	32b0      	adds	r2, #176	; 0xb0
 8012628:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801262c:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE10_LEN;
 801262e:	231b      	movs	r3, #27
 8012630:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 8012632:	693b      	ldr	r3, [r7, #16]
 8012634:	2b00      	cmp	r3, #0
 8012636:	d102      	bne.n	801263e <SCSI_ModeSense10+0x2e>
  {
    return -1;
 8012638:	f04f 33ff 	mov.w	r3, #4294967295
 801263c:	e011      	b.n	8012662 <SCSI_ModeSense10+0x52>
  }

  if (params[8] <= len)
 801263e:	687b      	ldr	r3, [r7, #4]
 8012640:	3308      	adds	r3, #8
 8012642:	781b      	ldrb	r3, [r3, #0]
 8012644:	b29b      	uxth	r3, r3
 8012646:	8afa      	ldrh	r2, [r7, #22]
 8012648:	429a      	cmp	r2, r3
 801264a:	d303      	bcc.n	8012654 <SCSI_ModeSense10+0x44>
  {
    len = params[8];
 801264c:	687b      	ldr	r3, [r7, #4]
 801264e:	3308      	adds	r3, #8
 8012650:	781b      	ldrb	r3, [r3, #0]
 8012652:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense10_data, len);
 8012654:	8afb      	ldrh	r3, [r7, #22]
 8012656:	461a      	mov	r2, r3
 8012658:	4904      	ldr	r1, [pc, #16]	; (801266c <SCSI_ModeSense10+0x5c>)
 801265a:	6938      	ldr	r0, [r7, #16]
 801265c:	f000 fdf8 	bl	8013250 <SCSI_UpdateBotData>

  return 0;
 8012660:	2300      	movs	r3, #0
}
 8012662:	4618      	mov	r0, r3
 8012664:	3718      	adds	r7, #24
 8012666:	46bd      	mov	sp, r7
 8012668:	bd80      	pop	{r7, pc}
 801266a:	bf00      	nop
 801266c:	20000098 	.word	0x20000098

08012670 <SCSI_RequestSense>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_RequestSense(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8012670:	b580      	push	{r7, lr}
 8012672:	b086      	sub	sp, #24
 8012674:	af00      	add	r7, sp, #0
 8012676:	60f8      	str	r0, [r7, #12]
 8012678:	460b      	mov	r3, r1
 801267a:	607a      	str	r2, [r7, #4]
 801267c:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  uint8_t i;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801267e:	68fb      	ldr	r3, [r7, #12]
 8012680:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8012684:	68fb      	ldr	r3, [r7, #12]
 8012686:	32b0      	adds	r2, #176	; 0xb0
 8012688:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801268c:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 801268e:	693b      	ldr	r3, [r7, #16]
 8012690:	2b00      	cmp	r3, #0
 8012692:	d102      	bne.n	801269a <SCSI_RequestSense+0x2a>
  {
    return -1;
 8012694:	f04f 33ff 	mov.w	r3, #4294967295
 8012698:	e069      	b.n	801276e <SCSI_RequestSense+0xfe>
  }

  if (hmsc->cbw.dDataLength == 0U)
 801269a:	693b      	ldr	r3, [r7, #16]
 801269c:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80126a0:	2b00      	cmp	r3, #0
 80126a2:	d10a      	bne.n	80126ba <SCSI_RequestSense+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80126a4:	693b      	ldr	r3, [r7, #16]
 80126a6:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 80126aa:	2320      	movs	r3, #32
 80126ac:	2205      	movs	r2, #5
 80126ae:	68f8      	ldr	r0, [r7, #12]
 80126b0:	f000 f861 	bl	8012776 <SCSI_SenseCode>
    return -1;
 80126b4:	f04f 33ff 	mov.w	r3, #4294967295
 80126b8:	e059      	b.n	801276e <SCSI_RequestSense+0xfe>
  }

  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 80126ba:	2300      	movs	r3, #0
 80126bc:	75fb      	strb	r3, [r7, #23]
 80126be:	e007      	b.n	80126d0 <SCSI_RequestSense+0x60>
  {
    hmsc->bot_data[i] = 0U;
 80126c0:	7dfb      	ldrb	r3, [r7, #23]
 80126c2:	693a      	ldr	r2, [r7, #16]
 80126c4:	4413      	add	r3, r2
 80126c6:	2200      	movs	r2, #0
 80126c8:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 80126ca:	7dfb      	ldrb	r3, [r7, #23]
 80126cc:	3301      	adds	r3, #1
 80126ce:	75fb      	strb	r3, [r7, #23]
 80126d0:	7dfb      	ldrb	r3, [r7, #23]
 80126d2:	2b11      	cmp	r3, #17
 80126d4:	d9f4      	bls.n	80126c0 <SCSI_RequestSense+0x50>
  }

  hmsc->bot_data[0] = 0x70U;
 80126d6:	693b      	ldr	r3, [r7, #16]
 80126d8:	2270      	movs	r2, #112	; 0x70
 80126da:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[7] = REQUEST_SENSE_DATA_LEN - 6U;
 80126dc:	693b      	ldr	r3, [r7, #16]
 80126de:	220c      	movs	r2, #12
 80126e0:	75da      	strb	r2, [r3, #23]

  if ((hmsc->scsi_sense_head != hmsc->scsi_sense_tail))
 80126e2:	693b      	ldr	r3, [r7, #16]
 80126e4:	f893 2260 	ldrb.w	r2, [r3, #608]	; 0x260
 80126e8:	693b      	ldr	r3, [r7, #16]
 80126ea:	f893 3261 	ldrb.w	r3, [r3, #609]	; 0x261
 80126ee:	429a      	cmp	r2, r3
 80126f0:	d02e      	beq.n	8012750 <SCSI_RequestSense+0xe0>
  {
    hmsc->bot_data[2] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].Skey;
 80126f2:	693b      	ldr	r3, [r7, #16]
 80126f4:	f893 3260 	ldrb.w	r3, [r3, #608]	; 0x260
 80126f8:	461a      	mov	r2, r3
 80126fa:	693b      	ldr	r3, [r7, #16]
 80126fc:	3248      	adds	r2, #72	; 0x48
 80126fe:	f813 2032 	ldrb.w	r2, [r3, r2, lsl #3]
 8012702:	693b      	ldr	r3, [r7, #16]
 8012704:	749a      	strb	r2, [r3, #18]
    hmsc->bot_data[12] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASC;
 8012706:	693b      	ldr	r3, [r7, #16]
 8012708:	f893 3260 	ldrb.w	r3, [r3, #608]	; 0x260
 801270c:	693a      	ldr	r2, [r7, #16]
 801270e:	3348      	adds	r3, #72	; 0x48
 8012710:	00db      	lsls	r3, r3, #3
 8012712:	4413      	add	r3, r2
 8012714:	791a      	ldrb	r2, [r3, #4]
 8012716:	693b      	ldr	r3, [r7, #16]
 8012718:	771a      	strb	r2, [r3, #28]
    hmsc->bot_data[13] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASCQ;
 801271a:	693b      	ldr	r3, [r7, #16]
 801271c:	f893 3260 	ldrb.w	r3, [r3, #608]	; 0x260
 8012720:	693a      	ldr	r2, [r7, #16]
 8012722:	3348      	adds	r3, #72	; 0x48
 8012724:	00db      	lsls	r3, r3, #3
 8012726:	4413      	add	r3, r2
 8012728:	795a      	ldrb	r2, [r3, #5]
 801272a:	693b      	ldr	r3, [r7, #16]
 801272c:	775a      	strb	r2, [r3, #29]
    hmsc->scsi_sense_head++;
 801272e:	693b      	ldr	r3, [r7, #16]
 8012730:	f893 3260 	ldrb.w	r3, [r3, #608]	; 0x260
 8012734:	3301      	adds	r3, #1
 8012736:	b2da      	uxtb	r2, r3
 8012738:	693b      	ldr	r3, [r7, #16]
 801273a:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260

    if (hmsc->scsi_sense_head == SENSE_LIST_DEEPTH)
 801273e:	693b      	ldr	r3, [r7, #16]
 8012740:	f893 3260 	ldrb.w	r3, [r3, #608]	; 0x260
 8012744:	2b04      	cmp	r3, #4
 8012746:	d103      	bne.n	8012750 <SCSI_RequestSense+0xe0>
    {
      hmsc->scsi_sense_head = 0U;
 8012748:	693b      	ldr	r3, [r7, #16]
 801274a:	2200      	movs	r2, #0
 801274c:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260
    }
  }

  hmsc->bot_data_length = REQUEST_SENSE_DATA_LEN;
 8012750:	693b      	ldr	r3, [r7, #16]
 8012752:	2212      	movs	r2, #18
 8012754:	60da      	str	r2, [r3, #12]

  if (params[4] <= REQUEST_SENSE_DATA_LEN)
 8012756:	687b      	ldr	r3, [r7, #4]
 8012758:	3304      	adds	r3, #4
 801275a:	781b      	ldrb	r3, [r3, #0]
 801275c:	2b12      	cmp	r3, #18
 801275e:	d805      	bhi.n	801276c <SCSI_RequestSense+0xfc>
  {
    hmsc->bot_data_length = params[4];
 8012760:	687b      	ldr	r3, [r7, #4]
 8012762:	3304      	adds	r3, #4
 8012764:	781b      	ldrb	r3, [r3, #0]
 8012766:	461a      	mov	r2, r3
 8012768:	693b      	ldr	r3, [r7, #16]
 801276a:	60da      	str	r2, [r3, #12]
  }

  return 0;
 801276c:	2300      	movs	r3, #0
}
 801276e:	4618      	mov	r0, r3
 8012770:	3718      	adds	r7, #24
 8012772:	46bd      	mov	sp, r7
 8012774:	bd80      	pop	{r7, pc}

08012776 <SCSI_SenseCode>:
  * @param  ASC: Additional Sense Code
  * @retval none

  */
void SCSI_SenseCode(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t sKey, uint8_t ASC)
{
 8012776:	b480      	push	{r7}
 8012778:	b085      	sub	sp, #20
 801277a:	af00      	add	r7, sp, #0
 801277c:	6078      	str	r0, [r7, #4]
 801277e:	4608      	mov	r0, r1
 8012780:	4611      	mov	r1, r2
 8012782:	461a      	mov	r2, r3
 8012784:	4603      	mov	r3, r0
 8012786:	70fb      	strb	r3, [r7, #3]
 8012788:	460b      	mov	r3, r1
 801278a:	70bb      	strb	r3, [r7, #2]
 801278c:	4613      	mov	r3, r2
 801278e:	707b      	strb	r3, [r7, #1]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8012790:	687b      	ldr	r3, [r7, #4]
 8012792:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8012796:	687b      	ldr	r3, [r7, #4]
 8012798:	32b0      	adds	r2, #176	; 0xb0
 801279a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801279e:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 80127a0:	68fb      	ldr	r3, [r7, #12]
 80127a2:	2b00      	cmp	r3, #0
 80127a4:	d02c      	beq.n	8012800 <SCSI_SenseCode+0x8a>
  {
    return;
  }

  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey = sKey;
 80127a6:	68fb      	ldr	r3, [r7, #12]
 80127a8:	f893 3261 	ldrb.w	r3, [r3, #609]	; 0x261
 80127ac:	461a      	mov	r2, r3
 80127ae:	68fb      	ldr	r3, [r7, #12]
 80127b0:	3248      	adds	r2, #72	; 0x48
 80127b2:	78b9      	ldrb	r1, [r7, #2]
 80127b4:	f803 1032 	strb.w	r1, [r3, r2, lsl #3]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASC = ASC;
 80127b8:	68fb      	ldr	r3, [r7, #12]
 80127ba:	f893 3261 	ldrb.w	r3, [r3, #609]	; 0x261
 80127be:	68fa      	ldr	r2, [r7, #12]
 80127c0:	3348      	adds	r3, #72	; 0x48
 80127c2:	00db      	lsls	r3, r3, #3
 80127c4:	4413      	add	r3, r2
 80127c6:	787a      	ldrb	r2, [r7, #1]
 80127c8:	711a      	strb	r2, [r3, #4]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASCQ = 0U;
 80127ca:	68fb      	ldr	r3, [r7, #12]
 80127cc:	f893 3261 	ldrb.w	r3, [r3, #609]	; 0x261
 80127d0:	68fa      	ldr	r2, [r7, #12]
 80127d2:	3348      	adds	r3, #72	; 0x48
 80127d4:	00db      	lsls	r3, r3, #3
 80127d6:	4413      	add	r3, r2
 80127d8:	2200      	movs	r2, #0
 80127da:	715a      	strb	r2, [r3, #5]
  hmsc->scsi_sense_tail++;
 80127dc:	68fb      	ldr	r3, [r7, #12]
 80127de:	f893 3261 	ldrb.w	r3, [r3, #609]	; 0x261
 80127e2:	3301      	adds	r3, #1
 80127e4:	b2da      	uxtb	r2, r3
 80127e6:	68fb      	ldr	r3, [r7, #12]
 80127e8:	f883 2261 	strb.w	r2, [r3, #609]	; 0x261

  if (hmsc->scsi_sense_tail == SENSE_LIST_DEEPTH)
 80127ec:	68fb      	ldr	r3, [r7, #12]
 80127ee:	f893 3261 	ldrb.w	r3, [r3, #609]	; 0x261
 80127f2:	2b04      	cmp	r3, #4
 80127f4:	d105      	bne.n	8012802 <SCSI_SenseCode+0x8c>
  {
    hmsc->scsi_sense_tail = 0U;
 80127f6:	68fb      	ldr	r3, [r7, #12]
 80127f8:	2200      	movs	r2, #0
 80127fa:	f883 2261 	strb.w	r2, [r3, #609]	; 0x261
 80127fe:	e000      	b.n	8012802 <SCSI_SenseCode+0x8c>
    return;
 8012800:	bf00      	nop
  }
}
 8012802:	3714      	adds	r7, #20
 8012804:	46bd      	mov	sp, r7
 8012806:	f85d 7b04 	ldr.w	r7, [sp], #4
 801280a:	4770      	bx	lr

0801280c <SCSI_StartStopUnit>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_StartStopUnit(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 801280c:	b580      	push	{r7, lr}
 801280e:	b086      	sub	sp, #24
 8012810:	af00      	add	r7, sp, #0
 8012812:	60f8      	str	r0, [r7, #12]
 8012814:	460b      	mov	r3, r1
 8012816:	607a      	str	r2, [r7, #4]
 8012818:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801281a:	68fb      	ldr	r3, [r7, #12]
 801281c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8012820:	68fb      	ldr	r3, [r7, #12]
 8012822:	32b0      	adds	r2, #176	; 0xb0
 8012824:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012828:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 801282a:	697b      	ldr	r3, [r7, #20]
 801282c:	2b00      	cmp	r3, #0
 801282e:	d102      	bne.n	8012836 <SCSI_StartStopUnit+0x2a>
  {
    return -1;
 8012830:	f04f 33ff 	mov.w	r3, #4294967295
 8012834:	e03b      	b.n	80128ae <SCSI_StartStopUnit+0xa2>
  }

  if ((hmsc->scsi_medium_state == SCSI_MEDIUM_LOCKED) && ((params[4] & 0x3U) == 2U))
 8012836:	697b      	ldr	r3, [r7, #20]
 8012838:	f893 3262 	ldrb.w	r3, [r3, #610]	; 0x262
 801283c:	2b01      	cmp	r3, #1
 801283e:	d10f      	bne.n	8012860 <SCSI_StartStopUnit+0x54>
 8012840:	687b      	ldr	r3, [r7, #4]
 8012842:	3304      	adds	r3, #4
 8012844:	781b      	ldrb	r3, [r3, #0]
 8012846:	f003 0303 	and.w	r3, r3, #3
 801284a:	2b02      	cmp	r3, #2
 801284c:	d108      	bne.n	8012860 <SCSI_StartStopUnit+0x54>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 801284e:	7af9      	ldrb	r1, [r7, #11]
 8012850:	2324      	movs	r3, #36	; 0x24
 8012852:	2205      	movs	r2, #5
 8012854:	68f8      	ldr	r0, [r7, #12]
 8012856:	f7ff ff8e 	bl	8012776 <SCSI_SenseCode>

    return -1;
 801285a:	f04f 33ff 	mov.w	r3, #4294967295
 801285e:	e026      	b.n	80128ae <SCSI_StartStopUnit+0xa2>
  }

  if ((params[4] & 0x3U) == 0x1U) /* START=1 */
 8012860:	687b      	ldr	r3, [r7, #4]
 8012862:	3304      	adds	r3, #4
 8012864:	781b      	ldrb	r3, [r3, #0]
 8012866:	f003 0303 	and.w	r3, r3, #3
 801286a:	2b01      	cmp	r3, #1
 801286c:	d104      	bne.n	8012878 <SCSI_StartStopUnit+0x6c>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 801286e:	697b      	ldr	r3, [r7, #20]
 8012870:	2200      	movs	r2, #0
 8012872:	f883 2262 	strb.w	r2, [r3, #610]	; 0x262
 8012876:	e016      	b.n	80128a6 <SCSI_StartStopUnit+0x9a>
  }
  else if ((params[4] & 0x3U) == 0x2U) /* START=0 and LOEJ Load Eject=1 */
 8012878:	687b      	ldr	r3, [r7, #4]
 801287a:	3304      	adds	r3, #4
 801287c:	781b      	ldrb	r3, [r3, #0]
 801287e:	f003 0303 	and.w	r3, r3, #3
 8012882:	2b02      	cmp	r3, #2
 8012884:	d104      	bne.n	8012890 <SCSI_StartStopUnit+0x84>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_EJECTED;
 8012886:	697b      	ldr	r3, [r7, #20]
 8012888:	2202      	movs	r2, #2
 801288a:	f883 2262 	strb.w	r2, [r3, #610]	; 0x262
 801288e:	e00a      	b.n	80128a6 <SCSI_StartStopUnit+0x9a>
  }
  else if ((params[4] & 0x3U) == 0x3U) /* START=1 and LOEJ Load Eject=1 */
 8012890:	687b      	ldr	r3, [r7, #4]
 8012892:	3304      	adds	r3, #4
 8012894:	781b      	ldrb	r3, [r3, #0]
 8012896:	f003 0303 	and.w	r3, r3, #3
 801289a:	2b03      	cmp	r3, #3
 801289c:	d103      	bne.n	80128a6 <SCSI_StartStopUnit+0x9a>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 801289e:	697b      	ldr	r3, [r7, #20]
 80128a0:	2200      	movs	r2, #0
 80128a2:	f883 2262 	strb.w	r2, [r3, #610]	; 0x262
  }
  else
  {
    /* .. */
  }
  hmsc->bot_data_length = 0U;
 80128a6:	697b      	ldr	r3, [r7, #20]
 80128a8:	2200      	movs	r2, #0
 80128aa:	60da      	str	r2, [r3, #12]

  return 0;
 80128ac:	2300      	movs	r3, #0
}
 80128ae:	4618      	mov	r0, r3
 80128b0:	3718      	adds	r7, #24
 80128b2:	46bd      	mov	sp, r7
 80128b4:	bd80      	pop	{r7, pc}

080128b6 <SCSI_AllowPreventRemovable>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_AllowPreventRemovable(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80128b6:	b480      	push	{r7}
 80128b8:	b087      	sub	sp, #28
 80128ba:	af00      	add	r7, sp, #0
 80128bc:	60f8      	str	r0, [r7, #12]
 80128be:	460b      	mov	r3, r1
 80128c0:	607a      	str	r2, [r7, #4]
 80128c2:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80128c4:	68fb      	ldr	r3, [r7, #12]
 80128c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80128ca:	68fb      	ldr	r3, [r7, #12]
 80128cc:	32b0      	adds	r2, #176	; 0xb0
 80128ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80128d2:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 80128d4:	697b      	ldr	r3, [r7, #20]
 80128d6:	2b00      	cmp	r3, #0
 80128d8:	d102      	bne.n	80128e0 <SCSI_AllowPreventRemovable+0x2a>
  {
    return -1;
 80128da:	f04f 33ff 	mov.w	r3, #4294967295
 80128de:	e011      	b.n	8012904 <SCSI_AllowPreventRemovable+0x4e>
  }

  if (params[4] == 0U)
 80128e0:	687b      	ldr	r3, [r7, #4]
 80128e2:	3304      	adds	r3, #4
 80128e4:	781b      	ldrb	r3, [r3, #0]
 80128e6:	2b00      	cmp	r3, #0
 80128e8:	d104      	bne.n	80128f4 <SCSI_AllowPreventRemovable+0x3e>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 80128ea:	697b      	ldr	r3, [r7, #20]
 80128ec:	2200      	movs	r2, #0
 80128ee:	f883 2262 	strb.w	r2, [r3, #610]	; 0x262
 80128f2:	e003      	b.n	80128fc <SCSI_AllowPreventRemovable+0x46>
  }
  else
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_LOCKED;
 80128f4:	697b      	ldr	r3, [r7, #20]
 80128f6:	2201      	movs	r2, #1
 80128f8:	f883 2262 	strb.w	r2, [r3, #610]	; 0x262
  }

  hmsc->bot_data_length = 0U;
 80128fc:	697b      	ldr	r3, [r7, #20]
 80128fe:	2200      	movs	r2, #0
 8012900:	60da      	str	r2, [r3, #12]

  return 0;
 8012902:	2300      	movs	r3, #0
}
 8012904:	4618      	mov	r0, r3
 8012906:	371c      	adds	r7, #28
 8012908:	46bd      	mov	sp, r7
 801290a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801290e:	4770      	bx	lr

08012910 <SCSI_Read10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8012910:	b580      	push	{r7, lr}
 8012912:	b086      	sub	sp, #24
 8012914:	af00      	add	r7, sp, #0
 8012916:	60f8      	str	r0, [r7, #12]
 8012918:	460b      	mov	r3, r1
 801291a:	607a      	str	r2, [r7, #4]
 801291c:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801291e:	68fb      	ldr	r3, [r7, #12]
 8012920:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8012924:	68fb      	ldr	r3, [r7, #12]
 8012926:	32b0      	adds	r2, #176	; 0xb0
 8012928:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801292c:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 801292e:	697b      	ldr	r3, [r7, #20]
 8012930:	2b00      	cmp	r3, #0
 8012932:	d102      	bne.n	801293a <SCSI_Read10+0x2a>
  {
    return -1;
 8012934:	f04f 33ff 	mov.w	r3, #4294967295
 8012938:	e090      	b.n	8012a5c <SCSI_Read10+0x14c>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 801293a:	697b      	ldr	r3, [r7, #20]
 801293c:	7a1b      	ldrb	r3, [r3, #8]
 801293e:	2b00      	cmp	r3, #0
 8012940:	f040 8082 	bne.w	8012a48 <SCSI_Read10+0x138>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 8012944:	697b      	ldr	r3, [r7, #20]
 8012946:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
 801294a:	b25b      	sxtb	r3, r3
 801294c:	2b00      	cmp	r3, #0
 801294e:	db0a      	blt.n	8012966 <SCSI_Read10+0x56>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8012950:	697b      	ldr	r3, [r7, #20]
 8012952:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 8012956:	2320      	movs	r3, #32
 8012958:	2205      	movs	r2, #5
 801295a:	68f8      	ldr	r0, [r7, #12]
 801295c:	f7ff ff0b 	bl	8012776 <SCSI_SenseCode>
      return -1;
 8012960:	f04f 33ff 	mov.w	r3, #4294967295
 8012964:	e07a      	b.n	8012a5c <SCSI_Read10+0x14c>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 8012966:	697b      	ldr	r3, [r7, #20]
 8012968:	f893 3262 	ldrb.w	r3, [r3, #610]	; 0x262
 801296c:	2b02      	cmp	r3, #2
 801296e:	d108      	bne.n	8012982 <SCSI_Read10+0x72>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8012970:	7af9      	ldrb	r1, [r7, #11]
 8012972:	233a      	movs	r3, #58	; 0x3a
 8012974:	2202      	movs	r2, #2
 8012976:	68f8      	ldr	r0, [r7, #12]
 8012978:	f7ff fefd 	bl	8012776 <SCSI_SenseCode>

      return -1;
 801297c:	f04f 33ff 	mov.w	r3, #4294967295
 8012980:	e06c      	b.n	8012a5c <SCSI_Read10+0x14c>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8012982:	68fb      	ldr	r3, [r7, #12]
 8012984:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8012988:	68fa      	ldr	r2, [r7, #12]
 801298a:	33b0      	adds	r3, #176	; 0xb0
 801298c:	009b      	lsls	r3, r3, #2
 801298e:	4413      	add	r3, r2
 8012990:	685b      	ldr	r3, [r3, #4]
 8012992:	689b      	ldr	r3, [r3, #8]
 8012994:	7afa      	ldrb	r2, [r7, #11]
 8012996:	4610      	mov	r0, r2
 8012998:	4798      	blx	r3
 801299a:	4603      	mov	r3, r0
 801299c:	2b00      	cmp	r3, #0
 801299e:	d008      	beq.n	80129b2 <SCSI_Read10+0xa2>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80129a0:	7af9      	ldrb	r1, [r7, #11]
 80129a2:	233a      	movs	r3, #58	; 0x3a
 80129a4:	2202      	movs	r2, #2
 80129a6:	68f8      	ldr	r0, [r7, #12]
 80129a8:	f7ff fee5 	bl	8012776 <SCSI_SenseCode>
      return -1;
 80129ac:	f04f 33ff 	mov.w	r3, #4294967295
 80129b0:	e054      	b.n	8012a5c <SCSI_Read10+0x14c>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 80129b2:	687b      	ldr	r3, [r7, #4]
 80129b4:	3302      	adds	r3, #2
 80129b6:	781b      	ldrb	r3, [r3, #0]
 80129b8:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 80129ba:	687b      	ldr	r3, [r7, #4]
 80129bc:	3303      	adds	r3, #3
 80129be:	781b      	ldrb	r3, [r3, #0]
 80129c0:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 80129c2:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] <<  8) |
 80129c4:	687b      	ldr	r3, [r7, #4]
 80129c6:	3304      	adds	r3, #4
 80129c8:	781b      	ldrb	r3, [r3, #0]
 80129ca:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 80129cc:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 80129ce:	687a      	ldr	r2, [r7, #4]
 80129d0:	3205      	adds	r2, #5
 80129d2:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] <<  8) |
 80129d4:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 80129d6:	697b      	ldr	r3, [r7, #20]
 80129d8:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[7] <<  8) | (uint32_t)params[8];
 80129dc:	687b      	ldr	r3, [r7, #4]
 80129de:	3307      	adds	r3, #7
 80129e0:	781b      	ldrb	r3, [r3, #0]
 80129e2:	021b      	lsls	r3, r3, #8
 80129e4:	687a      	ldr	r2, [r7, #4]
 80129e6:	3208      	adds	r2, #8
 80129e8:	7812      	ldrb	r2, [r2, #0]
 80129ea:	431a      	orrs	r2, r3
 80129ec:	697b      	ldr	r3, [r7, #20]
 80129ee:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 80129f2:	697b      	ldr	r3, [r7, #20]
 80129f4:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
 80129f8:	697b      	ldr	r3, [r7, #20]
 80129fa:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 80129fe:	7af9      	ldrb	r1, [r7, #11]
 8012a00:	68f8      	ldr	r0, [r7, #12]
 8012a02:	f000 fadc 	bl	8012fbe <SCSI_CheckAddressRange>
 8012a06:	4603      	mov	r3, r0
 8012a08:	2b00      	cmp	r3, #0
 8012a0a:	da02      	bge.n	8012a12 <SCSI_Read10+0x102>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 8012a0c:	f04f 33ff 	mov.w	r3, #4294967295
 8012a10:	e024      	b.n	8012a5c <SCSI_Read10+0x14c>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (hmsc->scsi_blk_len * hmsc->scsi_blk_size))
 8012a12:	697b      	ldr	r3, [r7, #20]
 8012a14:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8012a18:	697b      	ldr	r3, [r7, #20]
 8012a1a:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 8012a1e:	6979      	ldr	r1, [r7, #20]
 8012a20:	f8b1 1264 	ldrh.w	r1, [r1, #612]	; 0x264
 8012a24:	fb01 f303 	mul.w	r3, r1, r3
 8012a28:	429a      	cmp	r2, r3
 8012a2a:	d00a      	beq.n	8012a42 <SCSI_Read10+0x132>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8012a2c:	697b      	ldr	r3, [r7, #20]
 8012a2e:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 8012a32:	2320      	movs	r3, #32
 8012a34:	2205      	movs	r2, #5
 8012a36:	68f8      	ldr	r0, [r7, #12]
 8012a38:	f7ff fe9d 	bl	8012776 <SCSI_SenseCode>
      return -1;
 8012a3c:	f04f 33ff 	mov.w	r3, #4294967295
 8012a40:	e00c      	b.n	8012a5c <SCSI_Read10+0x14c>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 8012a42:	697b      	ldr	r3, [r7, #20]
 8012a44:	2202      	movs	r2, #2
 8012a46:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 8012a48:	697b      	ldr	r3, [r7, #20]
 8012a4a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8012a4e:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 8012a50:	7afb      	ldrb	r3, [r7, #11]
 8012a52:	4619      	mov	r1, r3
 8012a54:	68f8      	ldr	r0, [r7, #12]
 8012a56:	f000 fadf 	bl	8013018 <SCSI_ProcessRead>
 8012a5a:	4603      	mov	r3, r0
}
 8012a5c:	4618      	mov	r0, r3
 8012a5e:	3718      	adds	r7, #24
 8012a60:	46bd      	mov	sp, r7
 8012a62:	bd80      	pop	{r7, pc}

08012a64 <SCSI_Read12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8012a64:	b580      	push	{r7, lr}
 8012a66:	b086      	sub	sp, #24
 8012a68:	af00      	add	r7, sp, #0
 8012a6a:	60f8      	str	r0, [r7, #12]
 8012a6c:	460b      	mov	r3, r1
 8012a6e:	607a      	str	r2, [r7, #4]
 8012a70:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8012a72:	68fb      	ldr	r3, [r7, #12]
 8012a74:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8012a78:	68fb      	ldr	r3, [r7, #12]
 8012a7a:	32b0      	adds	r2, #176	; 0xb0
 8012a7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012a80:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 8012a82:	697b      	ldr	r3, [r7, #20]
 8012a84:	2b00      	cmp	r3, #0
 8012a86:	d102      	bne.n	8012a8e <SCSI_Read12+0x2a>
  {
    return -1;
 8012a88:	f04f 33ff 	mov.w	r3, #4294967295
 8012a8c:	e09a      	b.n	8012bc4 <SCSI_Read12+0x160>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8012a8e:	697b      	ldr	r3, [r7, #20]
 8012a90:	7a1b      	ldrb	r3, [r3, #8]
 8012a92:	2b00      	cmp	r3, #0
 8012a94:	f040 808c 	bne.w	8012bb0 <SCSI_Read12+0x14c>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 8012a98:	697b      	ldr	r3, [r7, #20]
 8012a9a:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
 8012a9e:	b25b      	sxtb	r3, r3
 8012aa0:	2b00      	cmp	r3, #0
 8012aa2:	db0a      	blt.n	8012aba <SCSI_Read12+0x56>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8012aa4:	697b      	ldr	r3, [r7, #20]
 8012aa6:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 8012aaa:	2320      	movs	r3, #32
 8012aac:	2205      	movs	r2, #5
 8012aae:	68f8      	ldr	r0, [r7, #12]
 8012ab0:	f7ff fe61 	bl	8012776 <SCSI_SenseCode>
      return -1;
 8012ab4:	f04f 33ff 	mov.w	r3, #4294967295
 8012ab8:	e084      	b.n	8012bc4 <SCSI_Read12+0x160>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 8012aba:	697b      	ldr	r3, [r7, #20]
 8012abc:	f893 3262 	ldrb.w	r3, [r3, #610]	; 0x262
 8012ac0:	2b02      	cmp	r3, #2
 8012ac2:	d108      	bne.n	8012ad6 <SCSI_Read12+0x72>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8012ac4:	7af9      	ldrb	r1, [r7, #11]
 8012ac6:	233a      	movs	r3, #58	; 0x3a
 8012ac8:	2202      	movs	r2, #2
 8012aca:	68f8      	ldr	r0, [r7, #12]
 8012acc:	f7ff fe53 	bl	8012776 <SCSI_SenseCode>
      return -1;
 8012ad0:	f04f 33ff 	mov.w	r3, #4294967295
 8012ad4:	e076      	b.n	8012bc4 <SCSI_Read12+0x160>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8012ad6:	68fb      	ldr	r3, [r7, #12]
 8012ad8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8012adc:	68fa      	ldr	r2, [r7, #12]
 8012ade:	33b0      	adds	r3, #176	; 0xb0
 8012ae0:	009b      	lsls	r3, r3, #2
 8012ae2:	4413      	add	r3, r2
 8012ae4:	685b      	ldr	r3, [r3, #4]
 8012ae6:	689b      	ldr	r3, [r3, #8]
 8012ae8:	7afa      	ldrb	r2, [r7, #11]
 8012aea:	4610      	mov	r0, r2
 8012aec:	4798      	blx	r3
 8012aee:	4603      	mov	r3, r0
 8012af0:	2b00      	cmp	r3, #0
 8012af2:	d008      	beq.n	8012b06 <SCSI_Read12+0xa2>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8012af4:	7af9      	ldrb	r1, [r7, #11]
 8012af6:	233a      	movs	r3, #58	; 0x3a
 8012af8:	2202      	movs	r2, #2
 8012afa:	68f8      	ldr	r0, [r7, #12]
 8012afc:	f7ff fe3b 	bl	8012776 <SCSI_SenseCode>
      return -1;
 8012b00:	f04f 33ff 	mov.w	r3, #4294967295
 8012b04:	e05e      	b.n	8012bc4 <SCSI_Read12+0x160>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8012b06:	687b      	ldr	r3, [r7, #4]
 8012b08:	3302      	adds	r3, #2
 8012b0a:	781b      	ldrb	r3, [r3, #0]
 8012b0c:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 8012b0e:	687b      	ldr	r3, [r7, #4]
 8012b10:	3303      	adds	r3, #3
 8012b12:	781b      	ldrb	r3, [r3, #0]
 8012b14:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8012b16:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] <<  8) |
 8012b18:	687b      	ldr	r3, [r7, #4]
 8012b1a:	3304      	adds	r3, #4
 8012b1c:	781b      	ldrb	r3, [r3, #0]
 8012b1e:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 8012b20:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 8012b22:	687a      	ldr	r2, [r7, #4]
 8012b24:	3205      	adds	r2, #5
 8012b26:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] <<  8) |
 8012b28:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8012b2a:	697b      	ldr	r3, [r7, #20]
 8012b2c:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 8012b30:	687b      	ldr	r3, [r7, #4]
 8012b32:	3306      	adds	r3, #6
 8012b34:	781b      	ldrb	r3, [r3, #0]
 8012b36:	061a      	lsls	r2, r3, #24
                         ((uint32_t)params[7] << 16) |
 8012b38:	687b      	ldr	r3, [r7, #4]
 8012b3a:	3307      	adds	r3, #7
 8012b3c:	781b      	ldrb	r3, [r3, #0]
 8012b3e:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 8012b40:	431a      	orrs	r2, r3
                         ((uint32_t)params[8] << 8) |
 8012b42:	687b      	ldr	r3, [r7, #4]
 8012b44:	3308      	adds	r3, #8
 8012b46:	781b      	ldrb	r3, [r3, #0]
 8012b48:	021b      	lsls	r3, r3, #8
                         ((uint32_t)params[7] << 16) |
 8012b4a:	4313      	orrs	r3, r2
                         (uint32_t)params[9];
 8012b4c:	687a      	ldr	r2, [r7, #4]
 8012b4e:	3209      	adds	r2, #9
 8012b50:	7812      	ldrb	r2, [r2, #0]
                         ((uint32_t)params[8] << 8) |
 8012b52:	431a      	orrs	r2, r3
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 8012b54:	697b      	ldr	r3, [r7, #20]
 8012b56:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 8012b5a:	697b      	ldr	r3, [r7, #20]
 8012b5c:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
 8012b60:	697b      	ldr	r3, [r7, #20]
 8012b62:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 8012b66:	7af9      	ldrb	r1, [r7, #11]
 8012b68:	68f8      	ldr	r0, [r7, #12]
 8012b6a:	f000 fa28 	bl	8012fbe <SCSI_CheckAddressRange>
 8012b6e:	4603      	mov	r3, r0
 8012b70:	2b00      	cmp	r3, #0
 8012b72:	da02      	bge.n	8012b7a <SCSI_Read12+0x116>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 8012b74:	f04f 33ff 	mov.w	r3, #4294967295
 8012b78:	e024      	b.n	8012bc4 <SCSI_Read12+0x160>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (hmsc->scsi_blk_len * hmsc->scsi_blk_size))
 8012b7a:	697b      	ldr	r3, [r7, #20]
 8012b7c:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8012b80:	697b      	ldr	r3, [r7, #20]
 8012b82:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 8012b86:	6979      	ldr	r1, [r7, #20]
 8012b88:	f8b1 1264 	ldrh.w	r1, [r1, #612]	; 0x264
 8012b8c:	fb01 f303 	mul.w	r3, r1, r3
 8012b90:	429a      	cmp	r2, r3
 8012b92:	d00a      	beq.n	8012baa <SCSI_Read12+0x146>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8012b94:	697b      	ldr	r3, [r7, #20]
 8012b96:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 8012b9a:	2320      	movs	r3, #32
 8012b9c:	2205      	movs	r2, #5
 8012b9e:	68f8      	ldr	r0, [r7, #12]
 8012ba0:	f7ff fde9 	bl	8012776 <SCSI_SenseCode>
      return -1;
 8012ba4:	f04f 33ff 	mov.w	r3, #4294967295
 8012ba8:	e00c      	b.n	8012bc4 <SCSI_Read12+0x160>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 8012baa:	697b      	ldr	r3, [r7, #20]
 8012bac:	2202      	movs	r2, #2
 8012bae:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 8012bb0:	697b      	ldr	r3, [r7, #20]
 8012bb2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8012bb6:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 8012bb8:	7afb      	ldrb	r3, [r7, #11]
 8012bba:	4619      	mov	r1, r3
 8012bbc:	68f8      	ldr	r0, [r7, #12]
 8012bbe:	f000 fa2b 	bl	8013018 <SCSI_ProcessRead>
 8012bc2:	4603      	mov	r3, r0
}
 8012bc4:	4618      	mov	r0, r3
 8012bc6:	3718      	adds	r7, #24
 8012bc8:	46bd      	mov	sp, r7
 8012bca:	bd80      	pop	{r7, pc}

08012bcc <SCSI_Write10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8012bcc:	b580      	push	{r7, lr}
 8012bce:	b086      	sub	sp, #24
 8012bd0:	af00      	add	r7, sp, #0
 8012bd2:	60f8      	str	r0, [r7, #12]
 8012bd4:	460b      	mov	r3, r1
 8012bd6:	607a      	str	r2, [r7, #4]
 8012bd8:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8012bda:	68fb      	ldr	r3, [r7, #12]
 8012bdc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8012be0:	68fb      	ldr	r3, [r7, #12]
 8012be2:	32b0      	adds	r2, #176	; 0xb0
 8012be4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012be8:	617b      	str	r3, [r7, #20]
  uint32_t len;

  if (hmsc == NULL)
 8012bea:	697b      	ldr	r3, [r7, #20]
 8012bec:	2b00      	cmp	r3, #0
 8012bee:	d102      	bne.n	8012bf6 <SCSI_Write10+0x2a>
  {
    return -1;
 8012bf0:	f04f 33ff 	mov.w	r3, #4294967295
 8012bf4:	e0ba      	b.n	8012d6c <SCSI_Write10+0x1a0>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8012bf6:	697b      	ldr	r3, [r7, #20]
 8012bf8:	7a1b      	ldrb	r3, [r3, #8]
 8012bfa:	2b00      	cmp	r3, #0
 8012bfc:	f040 80b0 	bne.w	8012d60 <SCSI_Write10+0x194>
  {
    if (hmsc->cbw.dDataLength == 0U)
 8012c00:	697b      	ldr	r3, [r7, #20]
 8012c02:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8012c06:	2b00      	cmp	r3, #0
 8012c08:	d10a      	bne.n	8012c20 <SCSI_Write10+0x54>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8012c0a:	697b      	ldr	r3, [r7, #20]
 8012c0c:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 8012c10:	2320      	movs	r3, #32
 8012c12:	2205      	movs	r2, #5
 8012c14:	68f8      	ldr	r0, [r7, #12]
 8012c16:	f7ff fdae 	bl	8012776 <SCSI_SenseCode>
      return -1;
 8012c1a:	f04f 33ff 	mov.w	r3, #4294967295
 8012c1e:	e0a5      	b.n	8012d6c <SCSI_Write10+0x1a0>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 8012c20:	697b      	ldr	r3, [r7, #20]
 8012c22:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
 8012c26:	b25b      	sxtb	r3, r3
 8012c28:	2b00      	cmp	r3, #0
 8012c2a:	da0a      	bge.n	8012c42 <SCSI_Write10+0x76>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8012c2c:	697b      	ldr	r3, [r7, #20]
 8012c2e:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 8012c32:	2320      	movs	r3, #32
 8012c34:	2205      	movs	r2, #5
 8012c36:	68f8      	ldr	r0, [r7, #12]
 8012c38:	f7ff fd9d 	bl	8012776 <SCSI_SenseCode>
      return -1;
 8012c3c:	f04f 33ff 	mov.w	r3, #4294967295
 8012c40:	e094      	b.n	8012d6c <SCSI_Write10+0x1a0>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8012c42:	68fb      	ldr	r3, [r7, #12]
 8012c44:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8012c48:	68fa      	ldr	r2, [r7, #12]
 8012c4a:	33b0      	adds	r3, #176	; 0xb0
 8012c4c:	009b      	lsls	r3, r3, #2
 8012c4e:	4413      	add	r3, r2
 8012c50:	685b      	ldr	r3, [r3, #4]
 8012c52:	689b      	ldr	r3, [r3, #8]
 8012c54:	7afa      	ldrb	r2, [r7, #11]
 8012c56:	4610      	mov	r0, r2
 8012c58:	4798      	blx	r3
 8012c5a:	4603      	mov	r3, r0
 8012c5c:	2b00      	cmp	r3, #0
 8012c5e:	d008      	beq.n	8012c72 <SCSI_Write10+0xa6>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8012c60:	7af9      	ldrb	r1, [r7, #11]
 8012c62:	233a      	movs	r3, #58	; 0x3a
 8012c64:	2202      	movs	r2, #2
 8012c66:	68f8      	ldr	r0, [r7, #12]
 8012c68:	f7ff fd85 	bl	8012776 <SCSI_SenseCode>
      return -1;
 8012c6c:	f04f 33ff 	mov.w	r3, #4294967295
 8012c70:	e07c      	b.n	8012d6c <SCSI_Write10+0x1a0>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 8012c72:	68fb      	ldr	r3, [r7, #12]
 8012c74:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8012c78:	68fa      	ldr	r2, [r7, #12]
 8012c7a:	33b0      	adds	r3, #176	; 0xb0
 8012c7c:	009b      	lsls	r3, r3, #2
 8012c7e:	4413      	add	r3, r2
 8012c80:	685b      	ldr	r3, [r3, #4]
 8012c82:	68db      	ldr	r3, [r3, #12]
 8012c84:	7afa      	ldrb	r2, [r7, #11]
 8012c86:	4610      	mov	r0, r2
 8012c88:	4798      	blx	r3
 8012c8a:	4603      	mov	r3, r0
 8012c8c:	2b00      	cmp	r3, #0
 8012c8e:	d008      	beq.n	8012ca2 <SCSI_Write10+0xd6>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 8012c90:	7af9      	ldrb	r1, [r7, #11]
 8012c92:	2327      	movs	r3, #39	; 0x27
 8012c94:	2202      	movs	r2, #2
 8012c96:	68f8      	ldr	r0, [r7, #12]
 8012c98:	f7ff fd6d 	bl	8012776 <SCSI_SenseCode>
      return -1;
 8012c9c:	f04f 33ff 	mov.w	r3, #4294967295
 8012ca0:	e064      	b.n	8012d6c <SCSI_Write10+0x1a0>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8012ca2:	687b      	ldr	r3, [r7, #4]
 8012ca4:	3302      	adds	r3, #2
 8012ca6:	781b      	ldrb	r3, [r3, #0]
 8012ca8:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 8012caa:	687b      	ldr	r3, [r7, #4]
 8012cac:	3303      	adds	r3, #3
 8012cae:	781b      	ldrb	r3, [r3, #0]
 8012cb0:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8012cb2:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] << 8) |
 8012cb4:	687b      	ldr	r3, [r7, #4]
 8012cb6:	3304      	adds	r3, #4
 8012cb8:	781b      	ldrb	r3, [r3, #0]
 8012cba:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 8012cbc:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 8012cbe:	687a      	ldr	r2, [r7, #4]
 8012cc0:	3205      	adds	r2, #5
 8012cc2:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] << 8) |
 8012cc4:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8012cc6:	697b      	ldr	r3, [r7, #20]
 8012cc8:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[7] << 8) |
 8012ccc:	687b      	ldr	r3, [r7, #4]
 8012cce:	3307      	adds	r3, #7
 8012cd0:	781b      	ldrb	r3, [r3, #0]
 8012cd2:	021b      	lsls	r3, r3, #8
                         (uint32_t)params[8];
 8012cd4:	687a      	ldr	r2, [r7, #4]
 8012cd6:	3208      	adds	r2, #8
 8012cd8:	7812      	ldrb	r2, [r2, #0]
    hmsc->scsi_blk_len = ((uint32_t)params[7] << 8) |
 8012cda:	431a      	orrs	r2, r3
 8012cdc:	697b      	ldr	r3, [r7, #20]
 8012cde:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 8012ce2:	697b      	ldr	r3, [r7, #20]
 8012ce4:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
 8012ce8:	697b      	ldr	r3, [r7, #20]
 8012cea:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 8012cee:	7af9      	ldrb	r1, [r7, #11]
 8012cf0:	68f8      	ldr	r0, [r7, #12]
 8012cf2:	f000 f964 	bl	8012fbe <SCSI_CheckAddressRange>
 8012cf6:	4603      	mov	r3, r0
 8012cf8:	2b00      	cmp	r3, #0
 8012cfa:	da02      	bge.n	8012d02 <SCSI_Write10+0x136>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 8012cfc:	f04f 33ff 	mov.w	r3, #4294967295
 8012d00:	e034      	b.n	8012d6c <SCSI_Write10+0x1a0>
    }

    len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 8012d02:	697b      	ldr	r3, [r7, #20]
 8012d04:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 8012d08:	697a      	ldr	r2, [r7, #20]
 8012d0a:	f8b2 2264 	ldrh.w	r2, [r2, #612]	; 0x264
 8012d0e:	fb02 f303 	mul.w	r3, r2, r3
 8012d12:	613b      	str	r3, [r7, #16]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 8012d14:	697b      	ldr	r3, [r7, #20]
 8012d16:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8012d1a:	693a      	ldr	r2, [r7, #16]
 8012d1c:	429a      	cmp	r2, r3
 8012d1e:	d00a      	beq.n	8012d36 <SCSI_Write10+0x16a>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8012d20:	697b      	ldr	r3, [r7, #20]
 8012d22:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 8012d26:	2320      	movs	r3, #32
 8012d28:	2205      	movs	r2, #5
 8012d2a:	68f8      	ldr	r0, [r7, #12]
 8012d2c:	f7ff fd23 	bl	8012776 <SCSI_SenseCode>
      return -1;
 8012d30:	f04f 33ff 	mov.w	r3, #4294967295
 8012d34:	e01a      	b.n	8012d6c <SCSI_Write10+0x1a0>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 8012d36:	693b      	ldr	r3, [r7, #16]
 8012d38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012d3c:	bf28      	it	cs
 8012d3e:	f44f 7300 	movcs.w	r3, #512	; 0x200
 8012d42:	613b      	str	r3, [r7, #16]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 8012d44:	697b      	ldr	r3, [r7, #20]
 8012d46:	2201      	movs	r2, #1
 8012d48:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 8012d4a:	4b0a      	ldr	r3, [pc, #40]	; (8012d74 <SCSI_Write10+0x1a8>)
 8012d4c:	7819      	ldrb	r1, [r3, #0]
 8012d4e:	697b      	ldr	r3, [r7, #20]
 8012d50:	f103 0210 	add.w	r2, r3, #16
 8012d54:	693b      	ldr	r3, [r7, #16]
 8012d56:	68f8      	ldr	r0, [r7, #12]
 8012d58:	f005 f967 	bl	801802a <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 8012d5c:	2300      	movs	r3, #0
 8012d5e:	e005      	b.n	8012d6c <SCSI_Write10+0x1a0>
    return SCSI_ProcessWrite(pdev, lun);
 8012d60:	7afb      	ldrb	r3, [r7, #11]
 8012d62:	4619      	mov	r1, r3
 8012d64:	68f8      	ldr	r0, [r7, #12]
 8012d66:	f000 f9dd 	bl	8013124 <SCSI_ProcessWrite>
 8012d6a:	4603      	mov	r3, r0
}
 8012d6c:	4618      	mov	r0, r3
 8012d6e:	3718      	adds	r7, #24
 8012d70:	46bd      	mov	sp, r7
 8012d72:	bd80      	pop	{r7, pc}
 8012d74:	2000006f 	.word	0x2000006f

08012d78 <SCSI_Write12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8012d78:	b580      	push	{r7, lr}
 8012d7a:	b086      	sub	sp, #24
 8012d7c:	af00      	add	r7, sp, #0
 8012d7e:	60f8      	str	r0, [r7, #12]
 8012d80:	460b      	mov	r3, r1
 8012d82:	607a      	str	r2, [r7, #4]
 8012d84:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8012d86:	68fb      	ldr	r3, [r7, #12]
 8012d88:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8012d8c:	68fb      	ldr	r3, [r7, #12]
 8012d8e:	32b0      	adds	r2, #176	; 0xb0
 8012d90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012d94:	617b      	str	r3, [r7, #20]
  uint32_t len;

  if (hmsc == NULL)
 8012d96:	697b      	ldr	r3, [r7, #20]
 8012d98:	2b00      	cmp	r3, #0
 8012d9a:	d102      	bne.n	8012da2 <SCSI_Write12+0x2a>
  {
    return -1;
 8012d9c:	f04f 33ff 	mov.w	r3, #4294967295
 8012da0:	e0ca      	b.n	8012f38 <SCSI_Write12+0x1c0>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8012da2:	697b      	ldr	r3, [r7, #20]
 8012da4:	7a1b      	ldrb	r3, [r3, #8]
 8012da6:	2b00      	cmp	r3, #0
 8012da8:	f040 80c0 	bne.w	8012f2c <SCSI_Write12+0x1b4>
  {
    if (hmsc->cbw.dDataLength == 0U)
 8012dac:	697b      	ldr	r3, [r7, #20]
 8012dae:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8012db2:	2b00      	cmp	r3, #0
 8012db4:	d10a      	bne.n	8012dcc <SCSI_Write12+0x54>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8012db6:	697b      	ldr	r3, [r7, #20]
 8012db8:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 8012dbc:	2320      	movs	r3, #32
 8012dbe:	2205      	movs	r2, #5
 8012dc0:	68f8      	ldr	r0, [r7, #12]
 8012dc2:	f7ff fcd8 	bl	8012776 <SCSI_SenseCode>
      return -1;
 8012dc6:	f04f 33ff 	mov.w	r3, #4294967295
 8012dca:	e0b5      	b.n	8012f38 <SCSI_Write12+0x1c0>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 8012dcc:	697b      	ldr	r3, [r7, #20]
 8012dce:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
 8012dd2:	b25b      	sxtb	r3, r3
 8012dd4:	2b00      	cmp	r3, #0
 8012dd6:	da0a      	bge.n	8012dee <SCSI_Write12+0x76>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8012dd8:	697b      	ldr	r3, [r7, #20]
 8012dda:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 8012dde:	2320      	movs	r3, #32
 8012de0:	2205      	movs	r2, #5
 8012de2:	68f8      	ldr	r0, [r7, #12]
 8012de4:	f7ff fcc7 	bl	8012776 <SCSI_SenseCode>
      return -1;
 8012de8:	f04f 33ff 	mov.w	r3, #4294967295
 8012dec:	e0a4      	b.n	8012f38 <SCSI_Write12+0x1c0>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8012dee:	68fb      	ldr	r3, [r7, #12]
 8012df0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8012df4:	68fa      	ldr	r2, [r7, #12]
 8012df6:	33b0      	adds	r3, #176	; 0xb0
 8012df8:	009b      	lsls	r3, r3, #2
 8012dfa:	4413      	add	r3, r2
 8012dfc:	685b      	ldr	r3, [r3, #4]
 8012dfe:	689b      	ldr	r3, [r3, #8]
 8012e00:	7afa      	ldrb	r2, [r7, #11]
 8012e02:	4610      	mov	r0, r2
 8012e04:	4798      	blx	r3
 8012e06:	4603      	mov	r3, r0
 8012e08:	2b00      	cmp	r3, #0
 8012e0a:	d00b      	beq.n	8012e24 <SCSI_Write12+0xac>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8012e0c:	7af9      	ldrb	r1, [r7, #11]
 8012e0e:	233a      	movs	r3, #58	; 0x3a
 8012e10:	2202      	movs	r2, #2
 8012e12:	68f8      	ldr	r0, [r7, #12]
 8012e14:	f7ff fcaf 	bl	8012776 <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 8012e18:	697b      	ldr	r3, [r7, #20]
 8012e1a:	2205      	movs	r2, #5
 8012e1c:	721a      	strb	r2, [r3, #8]
      return -1;
 8012e1e:	f04f 33ff 	mov.w	r3, #4294967295
 8012e22:	e089      	b.n	8012f38 <SCSI_Write12+0x1c0>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 8012e24:	68fb      	ldr	r3, [r7, #12]
 8012e26:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8012e2a:	68fa      	ldr	r2, [r7, #12]
 8012e2c:	33b0      	adds	r3, #176	; 0xb0
 8012e2e:	009b      	lsls	r3, r3, #2
 8012e30:	4413      	add	r3, r2
 8012e32:	685b      	ldr	r3, [r3, #4]
 8012e34:	68db      	ldr	r3, [r3, #12]
 8012e36:	7afa      	ldrb	r2, [r7, #11]
 8012e38:	4610      	mov	r0, r2
 8012e3a:	4798      	blx	r3
 8012e3c:	4603      	mov	r3, r0
 8012e3e:	2b00      	cmp	r3, #0
 8012e40:	d00b      	beq.n	8012e5a <SCSI_Write12+0xe2>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 8012e42:	7af9      	ldrb	r1, [r7, #11]
 8012e44:	2327      	movs	r3, #39	; 0x27
 8012e46:	2202      	movs	r2, #2
 8012e48:	68f8      	ldr	r0, [r7, #12]
 8012e4a:	f7ff fc94 	bl	8012776 <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 8012e4e:	697b      	ldr	r3, [r7, #20]
 8012e50:	2205      	movs	r2, #5
 8012e52:	721a      	strb	r2, [r3, #8]
      return -1;
 8012e54:	f04f 33ff 	mov.w	r3, #4294967295
 8012e58:	e06e      	b.n	8012f38 <SCSI_Write12+0x1c0>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8012e5a:	687b      	ldr	r3, [r7, #4]
 8012e5c:	3302      	adds	r3, #2
 8012e5e:	781b      	ldrb	r3, [r3, #0]
 8012e60:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 8012e62:	687b      	ldr	r3, [r7, #4]
 8012e64:	3303      	adds	r3, #3
 8012e66:	781b      	ldrb	r3, [r3, #0]
 8012e68:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8012e6a:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] << 8) |
 8012e6c:	687b      	ldr	r3, [r7, #4]
 8012e6e:	3304      	adds	r3, #4
 8012e70:	781b      	ldrb	r3, [r3, #0]
 8012e72:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 8012e74:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 8012e76:	687a      	ldr	r2, [r7, #4]
 8012e78:	3205      	adds	r2, #5
 8012e7a:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] << 8) |
 8012e7c:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8012e7e:	697b      	ldr	r3, [r7, #20]
 8012e80:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 8012e84:	687b      	ldr	r3, [r7, #4]
 8012e86:	3306      	adds	r3, #6
 8012e88:	781b      	ldrb	r3, [r3, #0]
 8012e8a:	061a      	lsls	r2, r3, #24
                         ((uint32_t)params[7] << 16) |
 8012e8c:	687b      	ldr	r3, [r7, #4]
 8012e8e:	3307      	adds	r3, #7
 8012e90:	781b      	ldrb	r3, [r3, #0]
 8012e92:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 8012e94:	431a      	orrs	r2, r3
                         ((uint32_t)params[8] << 8) |
 8012e96:	687b      	ldr	r3, [r7, #4]
 8012e98:	3308      	adds	r3, #8
 8012e9a:	781b      	ldrb	r3, [r3, #0]
 8012e9c:	021b      	lsls	r3, r3, #8
                         ((uint32_t)params[7] << 16) |
 8012e9e:	4313      	orrs	r3, r2
                         (uint32_t)params[9];
 8012ea0:	687a      	ldr	r2, [r7, #4]
 8012ea2:	3209      	adds	r2, #9
 8012ea4:	7812      	ldrb	r2, [r2, #0]
                         ((uint32_t)params[8] << 8) |
 8012ea6:	431a      	orrs	r2, r3
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 8012ea8:	697b      	ldr	r3, [r7, #20]
 8012eaa:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 8012eae:	697b      	ldr	r3, [r7, #20]
 8012eb0:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
 8012eb4:	697b      	ldr	r3, [r7, #20]
 8012eb6:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 8012eba:	7af9      	ldrb	r1, [r7, #11]
 8012ebc:	68f8      	ldr	r0, [r7, #12]
 8012ebe:	f000 f87e 	bl	8012fbe <SCSI_CheckAddressRange>
 8012ec2:	4603      	mov	r3, r0
 8012ec4:	2b00      	cmp	r3, #0
 8012ec6:	da02      	bge.n	8012ece <SCSI_Write12+0x156>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 8012ec8:	f04f 33ff 	mov.w	r3, #4294967295
 8012ecc:	e034      	b.n	8012f38 <SCSI_Write12+0x1c0>
    }

    len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 8012ece:	697b      	ldr	r3, [r7, #20]
 8012ed0:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 8012ed4:	697a      	ldr	r2, [r7, #20]
 8012ed6:	f8b2 2264 	ldrh.w	r2, [r2, #612]	; 0x264
 8012eda:	fb02 f303 	mul.w	r3, r2, r3
 8012ede:	613b      	str	r3, [r7, #16]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 8012ee0:	697b      	ldr	r3, [r7, #20]
 8012ee2:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8012ee6:	693a      	ldr	r2, [r7, #16]
 8012ee8:	429a      	cmp	r2, r3
 8012eea:	d00a      	beq.n	8012f02 <SCSI_Write12+0x18a>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8012eec:	697b      	ldr	r3, [r7, #20]
 8012eee:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 8012ef2:	2320      	movs	r3, #32
 8012ef4:	2205      	movs	r2, #5
 8012ef6:	68f8      	ldr	r0, [r7, #12]
 8012ef8:	f7ff fc3d 	bl	8012776 <SCSI_SenseCode>
      return -1;
 8012efc:	f04f 33ff 	mov.w	r3, #4294967295
 8012f00:	e01a      	b.n	8012f38 <SCSI_Write12+0x1c0>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 8012f02:	693b      	ldr	r3, [r7, #16]
 8012f04:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012f08:	bf28      	it	cs
 8012f0a:	f44f 7300 	movcs.w	r3, #512	; 0x200
 8012f0e:	613b      	str	r3, [r7, #16]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 8012f10:	697b      	ldr	r3, [r7, #20]
 8012f12:	2201      	movs	r2, #1
 8012f14:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 8012f16:	4b0a      	ldr	r3, [pc, #40]	; (8012f40 <SCSI_Write12+0x1c8>)
 8012f18:	7819      	ldrb	r1, [r3, #0]
 8012f1a:	697b      	ldr	r3, [r7, #20]
 8012f1c:	f103 0210 	add.w	r2, r3, #16
 8012f20:	693b      	ldr	r3, [r7, #16]
 8012f22:	68f8      	ldr	r0, [r7, #12]
 8012f24:	f005 f881 	bl	801802a <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 8012f28:	2300      	movs	r3, #0
 8012f2a:	e005      	b.n	8012f38 <SCSI_Write12+0x1c0>
    return SCSI_ProcessWrite(pdev, lun);
 8012f2c:	7afb      	ldrb	r3, [r7, #11]
 8012f2e:	4619      	mov	r1, r3
 8012f30:	68f8      	ldr	r0, [r7, #12]
 8012f32:	f000 f8f7 	bl	8013124 <SCSI_ProcessWrite>
 8012f36:	4603      	mov	r3, r0
}
 8012f38:	4618      	mov	r0, r3
 8012f3a:	3718      	adds	r7, #24
 8012f3c:	46bd      	mov	sp, r7
 8012f3e:	bd80      	pop	{r7, pc}
 8012f40:	2000006f 	.word	0x2000006f

08012f44 <SCSI_Verify10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Verify10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8012f44:	b580      	push	{r7, lr}
 8012f46:	b086      	sub	sp, #24
 8012f48:	af00      	add	r7, sp, #0
 8012f4a:	60f8      	str	r0, [r7, #12]
 8012f4c:	460b      	mov	r3, r1
 8012f4e:	607a      	str	r2, [r7, #4]
 8012f50:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8012f52:	68fb      	ldr	r3, [r7, #12]
 8012f54:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8012f58:	68fb      	ldr	r3, [r7, #12]
 8012f5a:	32b0      	adds	r2, #176	; 0xb0
 8012f5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012f60:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 8012f62:	697b      	ldr	r3, [r7, #20]
 8012f64:	2b00      	cmp	r3, #0
 8012f66:	d102      	bne.n	8012f6e <SCSI_Verify10+0x2a>
  {
    return -1;
 8012f68:	f04f 33ff 	mov.w	r3, #4294967295
 8012f6c:	e023      	b.n	8012fb6 <SCSI_Verify10+0x72>
  }

  if ((params[1] & 0x02U) == 0x02U)
 8012f6e:	687b      	ldr	r3, [r7, #4]
 8012f70:	3301      	adds	r3, #1
 8012f72:	781b      	ldrb	r3, [r3, #0]
 8012f74:	f003 0302 	and.w	r3, r3, #2
 8012f78:	2b00      	cmp	r3, #0
 8012f7a:	d008      	beq.n	8012f8e <SCSI_Verify10+0x4a>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 8012f7c:	7af9      	ldrb	r1, [r7, #11]
 8012f7e:	2324      	movs	r3, #36	; 0x24
 8012f80:	2205      	movs	r2, #5
 8012f82:	68f8      	ldr	r0, [r7, #12]
 8012f84:	f7ff fbf7 	bl	8012776 <SCSI_SenseCode>
    return -1; /* Error, Verify Mode Not supported*/
 8012f88:	f04f 33ff 	mov.w	r3, #4294967295
 8012f8c:	e013      	b.n	8012fb6 <SCSI_Verify10+0x72>
  }

  if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr, hmsc->scsi_blk_len) < 0)
 8012f8e:	697b      	ldr	r3, [r7, #20]
 8012f90:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
 8012f94:	697b      	ldr	r3, [r7, #20]
 8012f96:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 8012f9a:	7af9      	ldrb	r1, [r7, #11]
 8012f9c:	68f8      	ldr	r0, [r7, #12]
 8012f9e:	f000 f80e 	bl	8012fbe <SCSI_CheckAddressRange>
 8012fa2:	4603      	mov	r3, r0
 8012fa4:	2b00      	cmp	r3, #0
 8012fa6:	da02      	bge.n	8012fae <SCSI_Verify10+0x6a>
  {
    return -1; /* error */
 8012fa8:	f04f 33ff 	mov.w	r3, #4294967295
 8012fac:	e003      	b.n	8012fb6 <SCSI_Verify10+0x72>
  }

  hmsc->bot_data_length = 0U;
 8012fae:	697b      	ldr	r3, [r7, #20]
 8012fb0:	2200      	movs	r2, #0
 8012fb2:	60da      	str	r2, [r3, #12]

  return 0;
 8012fb4:	2300      	movs	r3, #0
}
 8012fb6:	4618      	mov	r0, r3
 8012fb8:	3718      	adds	r7, #24
 8012fba:	46bd      	mov	sp, r7
 8012fbc:	bd80      	pop	{r7, pc}

08012fbe <SCSI_CheckAddressRange>:
  * @param  blk_nbr: number of block to be processed
  * @retval status
  */
static int8_t SCSI_CheckAddressRange(USBD_HandleTypeDef *pdev, uint8_t lun,
                                     uint32_t blk_offset, uint32_t blk_nbr)
{
 8012fbe:	b580      	push	{r7, lr}
 8012fc0:	b086      	sub	sp, #24
 8012fc2:	af00      	add	r7, sp, #0
 8012fc4:	60f8      	str	r0, [r7, #12]
 8012fc6:	607a      	str	r2, [r7, #4]
 8012fc8:	603b      	str	r3, [r7, #0]
 8012fca:	460b      	mov	r3, r1
 8012fcc:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8012fce:	68fb      	ldr	r3, [r7, #12]
 8012fd0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8012fd4:	68fb      	ldr	r3, [r7, #12]
 8012fd6:	32b0      	adds	r2, #176	; 0xb0
 8012fd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012fdc:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 8012fde:	697b      	ldr	r3, [r7, #20]
 8012fe0:	2b00      	cmp	r3, #0
 8012fe2:	d102      	bne.n	8012fea <SCSI_CheckAddressRange+0x2c>
  {
    return -1;
 8012fe4:	f04f 33ff 	mov.w	r3, #4294967295
 8012fe8:	e011      	b.n	801300e <SCSI_CheckAddressRange+0x50>
  }

  if ((blk_offset + blk_nbr) > hmsc->scsi_blk_nbr)
 8012fea:	687a      	ldr	r2, [r7, #4]
 8012fec:	683b      	ldr	r3, [r7, #0]
 8012fee:	441a      	add	r2, r3
 8012ff0:	697b      	ldr	r3, [r7, #20]
 8012ff2:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8012ff6:	429a      	cmp	r2, r3
 8012ff8:	d908      	bls.n	801300c <SCSI_CheckAddressRange+0x4e>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, ADDRESS_OUT_OF_RANGE);
 8012ffa:	7af9      	ldrb	r1, [r7, #11]
 8012ffc:	2321      	movs	r3, #33	; 0x21
 8012ffe:	2205      	movs	r2, #5
 8013000:	68f8      	ldr	r0, [r7, #12]
 8013002:	f7ff fbb8 	bl	8012776 <SCSI_SenseCode>
    return -1;
 8013006:	f04f 33ff 	mov.w	r3, #4294967295
 801300a:	e000      	b.n	801300e <SCSI_CheckAddressRange+0x50>
  }

  return 0;
 801300c:	2300      	movs	r3, #0
}
 801300e:	4618      	mov	r0, r3
 8013010:	3718      	adds	r7, #24
 8013012:	46bd      	mov	sp, r7
 8013014:	bd80      	pop	{r7, pc}
	...

08013018 <SCSI_ProcessRead>:
  *         Handle Read Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessRead(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 8013018:	b590      	push	{r4, r7, lr}
 801301a:	b085      	sub	sp, #20
 801301c:	af00      	add	r7, sp, #0
 801301e:	6078      	str	r0, [r7, #4]
 8013020:	460b      	mov	r3, r1
 8013022:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8013024:	687b      	ldr	r3, [r7, #4]
 8013026:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801302a:	687b      	ldr	r3, [r7, #4]
 801302c:	32b0      	adds	r2, #176	; 0xb0
 801302e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013032:	60fb      	str	r3, [r7, #12]
  uint32_t len;

  if (hmsc == NULL)
 8013034:	68fb      	ldr	r3, [r7, #12]
 8013036:	2b00      	cmp	r3, #0
 8013038:	d102      	bne.n	8013040 <SCSI_ProcessRead+0x28>
  {
    return -1;
 801303a:	f04f 33ff 	mov.w	r3, #4294967295
 801303e:	e06a      	b.n	8013116 <SCSI_ProcessRead+0xfe>
  }

  len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 8013040:	68fb      	ldr	r3, [r7, #12]
 8013042:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 8013046:	68fa      	ldr	r2, [r7, #12]
 8013048:	f8b2 2264 	ldrh.w	r2, [r2, #612]	; 0x264
 801304c:	fb02 f303 	mul.w	r3, r2, r3
 8013050:	60bb      	str	r3, [r7, #8]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  len = MIN(len, MSC_MEDIA_PACKET);
 8013052:	68bb      	ldr	r3, [r7, #8]
 8013054:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013058:	bf28      	it	cs
 801305a:	f44f 7300 	movcs.w	r3, #512	; 0x200
 801305e:	60bb      	str	r3, [r7, #8]

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 8013060:	687b      	ldr	r3, [r7, #4]
 8013062:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8013066:	687a      	ldr	r2, [r7, #4]
 8013068:	33b0      	adds	r3, #176	; 0xb0
 801306a:	009b      	lsls	r3, r3, #2
 801306c:	4413      	add	r3, r2
 801306e:	685b      	ldr	r3, [r3, #4]
 8013070:	691c      	ldr	r4, [r3, #16]
 8013072:	68fb      	ldr	r3, [r7, #12]
 8013074:	f103 0110 	add.w	r1, r3, #16
 8013078:	68fb      	ldr	r3, [r7, #12]
 801307a:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
                                                                    hmsc->scsi_blk_addr,
                                                                    (len / hmsc->scsi_blk_size)) < 0)
 801307e:	68fb      	ldr	r3, [r7, #12]
 8013080:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 8013084:	4618      	mov	r0, r3
 8013086:	68bb      	ldr	r3, [r7, #8]
 8013088:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 801308c:	b29b      	uxth	r3, r3
 801308e:	78f8      	ldrb	r0, [r7, #3]
 8013090:	47a0      	blx	r4
 8013092:	4603      	mov	r3, r0
 8013094:	2b00      	cmp	r3, #0
 8013096:	da08      	bge.n	80130aa <SCSI_ProcessRead+0x92>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, UNRECOVERED_READ_ERROR);
 8013098:	78f9      	ldrb	r1, [r7, #3]
 801309a:	2311      	movs	r3, #17
 801309c:	2204      	movs	r2, #4
 801309e:	6878      	ldr	r0, [r7, #4]
 80130a0:	f7ff fb69 	bl	8012776 <SCSI_SenseCode>
    return -1;
 80130a4:	f04f 33ff 	mov.w	r3, #4294967295
 80130a8:	e035      	b.n	8013116 <SCSI_ProcessRead+0xfe>
  }

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, hmsc->bot_data, len);
 80130aa:	4b1d      	ldr	r3, [pc, #116]	; (8013120 <SCSI_ProcessRead+0x108>)
 80130ac:	7819      	ldrb	r1, [r3, #0]
 80130ae:	68fb      	ldr	r3, [r7, #12]
 80130b0:	f103 0210 	add.w	r2, r3, #16
 80130b4:	68bb      	ldr	r3, [r7, #8]
 80130b6:	6878      	ldr	r0, [r7, #4]
 80130b8:	f004 ff96 	bl	8017fe8 <USBD_LL_Transmit>

  hmsc->scsi_blk_addr += (len / hmsc->scsi_blk_size);
 80130bc:	68fb      	ldr	r3, [r7, #12]
 80130be:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
 80130c2:	68fb      	ldr	r3, [r7, #12]
 80130c4:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 80130c8:	4619      	mov	r1, r3
 80130ca:	68bb      	ldr	r3, [r7, #8]
 80130cc:	fbb3 f3f1 	udiv	r3, r3, r1
 80130d0:	441a      	add	r2, r3
 80130d2:	68fb      	ldr	r3, [r7, #12]
 80130d4:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  hmsc->scsi_blk_len -= (len / hmsc->scsi_blk_size);
 80130d8:	68fb      	ldr	r3, [r7, #12]
 80130da:	f8d3 2270 	ldr.w	r2, [r3, #624]	; 0x270
 80130de:	68fb      	ldr	r3, [r7, #12]
 80130e0:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 80130e4:	4619      	mov	r1, r3
 80130e6:	68bb      	ldr	r3, [r7, #8]
 80130e8:	fbb3 f3f1 	udiv	r3, r3, r1
 80130ec:	1ad2      	subs	r2, r2, r3
 80130ee:	68fb      	ldr	r3, [r7, #12]
 80130f0:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

  /* case 6 : Hi = Di */
  hmsc->csw.dDataResidue -= len;
 80130f4:	68fb      	ldr	r3, [r7, #12]
 80130f6:	f8d3 2238 	ldr.w	r2, [r3, #568]	; 0x238
 80130fa:	68bb      	ldr	r3, [r7, #8]
 80130fc:	1ad2      	subs	r2, r2, r3
 80130fe:	68fb      	ldr	r3, [r7, #12]
 8013100:	f8c3 2238 	str.w	r2, [r3, #568]	; 0x238

  if (hmsc->scsi_blk_len == 0U)
 8013104:	68fb      	ldr	r3, [r7, #12]
 8013106:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 801310a:	2b00      	cmp	r3, #0
 801310c:	d102      	bne.n	8013114 <SCSI_ProcessRead+0xfc>
  {
    hmsc->bot_state = USBD_BOT_LAST_DATA_IN;
 801310e:	68fb      	ldr	r3, [r7, #12]
 8013110:	2203      	movs	r2, #3
 8013112:	721a      	strb	r2, [r3, #8]
  }

  return 0;
 8013114:	2300      	movs	r3, #0
}
 8013116:	4618      	mov	r0, r3
 8013118:	3714      	adds	r7, #20
 801311a:	46bd      	mov	sp, r7
 801311c:	bd90      	pop	{r4, r7, pc}
 801311e:	bf00      	nop
 8013120:	2000006e 	.word	0x2000006e

08013124 <SCSI_ProcessWrite>:
  *         Handle Write Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessWrite(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 8013124:	b590      	push	{r4, r7, lr}
 8013126:	b085      	sub	sp, #20
 8013128:	af00      	add	r7, sp, #0
 801312a:	6078      	str	r0, [r7, #4]
 801312c:	460b      	mov	r3, r1
 801312e:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8013130:	687b      	ldr	r3, [r7, #4]
 8013132:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8013136:	687b      	ldr	r3, [r7, #4]
 8013138:	32b0      	adds	r2, #176	; 0xb0
 801313a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801313e:	60fb      	str	r3, [r7, #12]
  uint32_t len;

  if (hmsc == NULL)
 8013140:	68fb      	ldr	r3, [r7, #12]
 8013142:	2b00      	cmp	r3, #0
 8013144:	d102      	bne.n	801314c <SCSI_ProcessWrite+0x28>
  {
    return -1;
 8013146:	f04f 33ff 	mov.w	r3, #4294967295
 801314a:	e07a      	b.n	8013242 <SCSI_ProcessWrite+0x11e>
  }

  len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 801314c:	68fb      	ldr	r3, [r7, #12]
 801314e:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 8013152:	68fa      	ldr	r2, [r7, #12]
 8013154:	f8b2 2264 	ldrh.w	r2, [r2, #612]	; 0x264
 8013158:	fb02 f303 	mul.w	r3, r2, r3
 801315c:	60bb      	str	r3, [r7, #8]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  len = MIN(len, MSC_MEDIA_PACKET);
 801315e:	68bb      	ldr	r3, [r7, #8]
 8013160:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013164:	bf28      	it	cs
 8013166:	f44f 7300 	movcs.w	r3, #512	; 0x200
 801316a:	60bb      	str	r3, [r7, #8]

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data,
 801316c:	687b      	ldr	r3, [r7, #4]
 801316e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8013172:	687a      	ldr	r2, [r7, #4]
 8013174:	33b0      	adds	r3, #176	; 0xb0
 8013176:	009b      	lsls	r3, r3, #2
 8013178:	4413      	add	r3, r2
 801317a:	685b      	ldr	r3, [r3, #4]
 801317c:	695c      	ldr	r4, [r3, #20]
 801317e:	68fb      	ldr	r3, [r7, #12]
 8013180:	f103 0110 	add.w	r1, r3, #16
 8013184:	68fb      	ldr	r3, [r7, #12]
 8013186:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
                                                                     hmsc->scsi_blk_addr,
                                                                     (len / hmsc->scsi_blk_size)) < 0)
 801318a:	68fb      	ldr	r3, [r7, #12]
 801318c:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 8013190:	4618      	mov	r0, r3
 8013192:	68bb      	ldr	r3, [r7, #8]
 8013194:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data,
 8013198:	b29b      	uxth	r3, r3
 801319a:	78f8      	ldrb	r0, [r7, #3]
 801319c:	47a0      	blx	r4
 801319e:	4603      	mov	r3, r0
 80131a0:	2b00      	cmp	r3, #0
 80131a2:	da08      	bge.n	80131b6 <SCSI_ProcessWrite+0x92>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, WRITE_FAULT);
 80131a4:	78f9      	ldrb	r1, [r7, #3]
 80131a6:	2303      	movs	r3, #3
 80131a8:	2204      	movs	r2, #4
 80131aa:	6878      	ldr	r0, [r7, #4]
 80131ac:	f7ff fae3 	bl	8012776 <SCSI_SenseCode>
    return -1;
 80131b0:	f04f 33ff 	mov.w	r3, #4294967295
 80131b4:	e045      	b.n	8013242 <SCSI_ProcessWrite+0x11e>
  }

  hmsc->scsi_blk_addr += (len / hmsc->scsi_blk_size);
 80131b6:	68fb      	ldr	r3, [r7, #12]
 80131b8:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
 80131bc:	68fb      	ldr	r3, [r7, #12]
 80131be:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 80131c2:	4619      	mov	r1, r3
 80131c4:	68bb      	ldr	r3, [r7, #8]
 80131c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80131ca:	441a      	add	r2, r3
 80131cc:	68fb      	ldr	r3, [r7, #12]
 80131ce:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  hmsc->scsi_blk_len -= (len / hmsc->scsi_blk_size);
 80131d2:	68fb      	ldr	r3, [r7, #12]
 80131d4:	f8d3 2270 	ldr.w	r2, [r3, #624]	; 0x270
 80131d8:	68fb      	ldr	r3, [r7, #12]
 80131da:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 80131de:	4619      	mov	r1, r3
 80131e0:	68bb      	ldr	r3, [r7, #8]
 80131e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80131e6:	1ad2      	subs	r2, r2, r3
 80131e8:	68fb      	ldr	r3, [r7, #12]
 80131ea:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

  /* case 12 : Ho = Do */
  hmsc->csw.dDataResidue -= len;
 80131ee:	68fb      	ldr	r3, [r7, #12]
 80131f0:	f8d3 2238 	ldr.w	r2, [r3, #568]	; 0x238
 80131f4:	68bb      	ldr	r3, [r7, #8]
 80131f6:	1ad2      	subs	r2, r2, r3
 80131f8:	68fb      	ldr	r3, [r7, #12]
 80131fa:	f8c3 2238 	str.w	r2, [r3, #568]	; 0x238

  if (hmsc->scsi_blk_len == 0U)
 80131fe:	68fb      	ldr	r3, [r7, #12]
 8013200:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 8013204:	2b00      	cmp	r3, #0
 8013206:	d104      	bne.n	8013212 <SCSI_ProcessWrite+0xee>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 8013208:	2100      	movs	r1, #0
 801320a:	6878      	ldr	r0, [r7, #4]
 801320c:	f7fe fd14 	bl	8011c38 <MSC_BOT_SendCSW>
 8013210:	e016      	b.n	8013240 <SCSI_ProcessWrite+0x11c>
  }
  else
  {
    len = MIN((hmsc->scsi_blk_len * hmsc->scsi_blk_size), MSC_MEDIA_PACKET);
 8013212:	68fb      	ldr	r3, [r7, #12]
 8013214:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 8013218:	68fa      	ldr	r2, [r7, #12]
 801321a:	f8b2 2264 	ldrh.w	r2, [r2, #612]	; 0x264
 801321e:	fb02 f303 	mul.w	r3, r2, r3
 8013222:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013226:	bf28      	it	cs
 8013228:	f44f 7300 	movcs.w	r3, #512	; 0x200
 801322c:	60bb      	str	r3, [r7, #8]

    /* Prepare EP to Receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 801322e:	4b07      	ldr	r3, [pc, #28]	; (801324c <SCSI_ProcessWrite+0x128>)
 8013230:	7819      	ldrb	r1, [r3, #0]
 8013232:	68fb      	ldr	r3, [r7, #12]
 8013234:	f103 0210 	add.w	r2, r3, #16
 8013238:	68bb      	ldr	r3, [r7, #8]
 801323a:	6878      	ldr	r0, [r7, #4]
 801323c:	f004 fef5 	bl	801802a <USBD_LL_PrepareReceive>
  }

  return 0;
 8013240:	2300      	movs	r3, #0
}
 8013242:	4618      	mov	r0, r3
 8013244:	3714      	adds	r7, #20
 8013246:	46bd      	mov	sp, r7
 8013248:	bd90      	pop	{r4, r7, pc}
 801324a:	bf00      	nop
 801324c:	2000006f 	.word	0x2000006f

08013250 <SCSI_UpdateBotData>:
  * @param  length: Data length
  * @retval status
  */
static int8_t SCSI_UpdateBotData(USBD_MSC_BOT_HandleTypeDef *hmsc,
                                 uint8_t *pBuff, uint16_t length)
{
 8013250:	b480      	push	{r7}
 8013252:	b087      	sub	sp, #28
 8013254:	af00      	add	r7, sp, #0
 8013256:	60f8      	str	r0, [r7, #12]
 8013258:	60b9      	str	r1, [r7, #8]
 801325a:	4613      	mov	r3, r2
 801325c:	80fb      	strh	r3, [r7, #6]
  uint16_t len = length;
 801325e:	88fb      	ldrh	r3, [r7, #6]
 8013260:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 8013262:	68fb      	ldr	r3, [r7, #12]
 8013264:	2b00      	cmp	r3, #0
 8013266:	d102      	bne.n	801326e <SCSI_UpdateBotData+0x1e>
  {
    return -1;
 8013268:	f04f 33ff 	mov.w	r3, #4294967295
 801326c:	e013      	b.n	8013296 <SCSI_UpdateBotData+0x46>
  }

  hmsc->bot_data_length = len;
 801326e:	8afa      	ldrh	r2, [r7, #22]
 8013270:	68fb      	ldr	r3, [r7, #12]
 8013272:	60da      	str	r2, [r3, #12]

  while (len != 0U)
 8013274:	e00b      	b.n	801328e <SCSI_UpdateBotData+0x3e>
  {
    len--;
 8013276:	8afb      	ldrh	r3, [r7, #22]
 8013278:	3b01      	subs	r3, #1
 801327a:	82fb      	strh	r3, [r7, #22]
    hmsc->bot_data[len] = pBuff[len];
 801327c:	8afb      	ldrh	r3, [r7, #22]
 801327e:	68ba      	ldr	r2, [r7, #8]
 8013280:	441a      	add	r2, r3
 8013282:	8afb      	ldrh	r3, [r7, #22]
 8013284:	7811      	ldrb	r1, [r2, #0]
 8013286:	68fa      	ldr	r2, [r7, #12]
 8013288:	4413      	add	r3, r2
 801328a:	460a      	mov	r2, r1
 801328c:	741a      	strb	r2, [r3, #16]
  while (len != 0U)
 801328e:	8afb      	ldrh	r3, [r7, #22]
 8013290:	2b00      	cmp	r3, #0
 8013292:	d1f0      	bne.n	8013276 <SCSI_UpdateBotData+0x26>
  }

  return 0;
 8013294:	2300      	movs	r3, #0
}
 8013296:	4618      	mov	r0, r3
 8013298:	371c      	adds	r7, #28
 801329a:	46bd      	mov	sp, r7
 801329c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132a0:	4770      	bx	lr

080132a2 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80132a2:	b580      	push	{r7, lr}
 80132a4:	b086      	sub	sp, #24
 80132a6:	af00      	add	r7, sp, #0
 80132a8:	60f8      	str	r0, [r7, #12]
 80132aa:	60b9      	str	r1, [r7, #8]
 80132ac:	4613      	mov	r3, r2
 80132ae:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80132b0:	68fb      	ldr	r3, [r7, #12]
 80132b2:	2b00      	cmp	r3, #0
 80132b4:	d101      	bne.n	80132ba <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80132b6:	2303      	movs	r3, #3
 80132b8:	e01f      	b.n	80132fa <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80132ba:	68fb      	ldr	r3, [r7, #12]
 80132bc:	2200      	movs	r2, #0
 80132be:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 80132c2:	68fb      	ldr	r3, [r7, #12]
 80132c4:	2200      	movs	r2, #0
 80132c6:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80132ca:	68fb      	ldr	r3, [r7, #12]
 80132cc:	2200      	movs	r2, #0
 80132ce:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80132d2:	68bb      	ldr	r3, [r7, #8]
 80132d4:	2b00      	cmp	r3, #0
 80132d6:	d003      	beq.n	80132e0 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80132d8:	68fb      	ldr	r3, [r7, #12]
 80132da:	68ba      	ldr	r2, [r7, #8]
 80132dc:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80132e0:	68fb      	ldr	r3, [r7, #12]
 80132e2:	2201      	movs	r2, #1
 80132e4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80132e8:	68fb      	ldr	r3, [r7, #12]
 80132ea:	79fa      	ldrb	r2, [r7, #7]
 80132ec:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80132ee:	68f8      	ldr	r0, [r7, #12]
 80132f0:	f004 fd26 	bl	8017d40 <USBD_LL_Init>
 80132f4:	4603      	mov	r3, r0
 80132f6:	75fb      	strb	r3, [r7, #23]

  return ret;
 80132f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80132fa:	4618      	mov	r0, r3
 80132fc:	3718      	adds	r7, #24
 80132fe:	46bd      	mov	sp, r7
 8013300:	bd80      	pop	{r7, pc}

08013302 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8013302:	b580      	push	{r7, lr}
 8013304:	b084      	sub	sp, #16
 8013306:	af00      	add	r7, sp, #0
 8013308:	6078      	str	r0, [r7, #4]
 801330a:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801330c:	2300      	movs	r3, #0
 801330e:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8013310:	683b      	ldr	r3, [r7, #0]
 8013312:	2b00      	cmp	r3, #0
 8013314:	d101      	bne.n	801331a <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8013316:	2303      	movs	r3, #3
 8013318:	e025      	b.n	8013366 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 801331a:	687b      	ldr	r3, [r7, #4]
 801331c:	683a      	ldr	r2, [r7, #0]
 801331e:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8013322:	687b      	ldr	r3, [r7, #4]
 8013324:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8013328:	687b      	ldr	r3, [r7, #4]
 801332a:	32ae      	adds	r2, #174	; 0xae
 801332c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013330:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013332:	2b00      	cmp	r3, #0
 8013334:	d00f      	beq.n	8013356 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8013336:	687b      	ldr	r3, [r7, #4]
 8013338:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801333c:	687b      	ldr	r3, [r7, #4]
 801333e:	32ae      	adds	r2, #174	; 0xae
 8013340:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013344:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013346:	f107 020e 	add.w	r2, r7, #14
 801334a:	4610      	mov	r0, r2
 801334c:	4798      	blx	r3
 801334e:	4602      	mov	r2, r0
 8013350:	687b      	ldr	r3, [r7, #4]
 8013352:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8013356:	687b      	ldr	r3, [r7, #4]
 8013358:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 801335c:	1c5a      	adds	r2, r3, #1
 801335e:	687b      	ldr	r3, [r7, #4]
 8013360:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 8013364:	2300      	movs	r3, #0
}
 8013366:	4618      	mov	r0, r3
 8013368:	3710      	adds	r7, #16
 801336a:	46bd      	mov	sp, r7
 801336c:	bd80      	pop	{r7, pc}

0801336e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 801336e:	b580      	push	{r7, lr}
 8013370:	b082      	sub	sp, #8
 8013372:	af00      	add	r7, sp, #0
 8013374:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8013376:	6878      	ldr	r0, [r7, #4]
 8013378:	f004 fd2e 	bl	8017dd8 <USBD_LL_Start>
 801337c:	4603      	mov	r3, r0
}
 801337e:	4618      	mov	r0, r3
 8013380:	3708      	adds	r7, #8
 8013382:	46bd      	mov	sp, r7
 8013384:	bd80      	pop	{r7, pc}

08013386 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8013386:	b480      	push	{r7}
 8013388:	b083      	sub	sp, #12
 801338a:	af00      	add	r7, sp, #0
 801338c:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 801338e:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8013390:	4618      	mov	r0, r3
 8013392:	370c      	adds	r7, #12
 8013394:	46bd      	mov	sp, r7
 8013396:	f85d 7b04 	ldr.w	r7, [sp], #4
 801339a:	4770      	bx	lr

0801339c <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801339c:	b580      	push	{r7, lr}
 801339e:	b084      	sub	sp, #16
 80133a0:	af00      	add	r7, sp, #0
 80133a2:	6078      	str	r0, [r7, #4]
 80133a4:	460b      	mov	r3, r1
 80133a6:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80133a8:	2300      	movs	r3, #0
 80133aa:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80133ac:	687b      	ldr	r3, [r7, #4]
 80133ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80133b2:	2b00      	cmp	r3, #0
 80133b4:	d009      	beq.n	80133ca <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80133b6:	687b      	ldr	r3, [r7, #4]
 80133b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80133bc:	681b      	ldr	r3, [r3, #0]
 80133be:	78fa      	ldrb	r2, [r7, #3]
 80133c0:	4611      	mov	r1, r2
 80133c2:	6878      	ldr	r0, [r7, #4]
 80133c4:	4798      	blx	r3
 80133c6:	4603      	mov	r3, r0
 80133c8:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80133ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80133cc:	4618      	mov	r0, r3
 80133ce:	3710      	adds	r7, #16
 80133d0:	46bd      	mov	sp, r7
 80133d2:	bd80      	pop	{r7, pc}

080133d4 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80133d4:	b580      	push	{r7, lr}
 80133d6:	b084      	sub	sp, #16
 80133d8:	af00      	add	r7, sp, #0
 80133da:	6078      	str	r0, [r7, #4]
 80133dc:	460b      	mov	r3, r1
 80133de:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80133e0:	2300      	movs	r3, #0
 80133e2:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80133e4:	687b      	ldr	r3, [r7, #4]
 80133e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80133ea:	685b      	ldr	r3, [r3, #4]
 80133ec:	78fa      	ldrb	r2, [r7, #3]
 80133ee:	4611      	mov	r1, r2
 80133f0:	6878      	ldr	r0, [r7, #4]
 80133f2:	4798      	blx	r3
 80133f4:	4603      	mov	r3, r0
 80133f6:	2b00      	cmp	r3, #0
 80133f8:	d001      	beq.n	80133fe <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80133fa:	2303      	movs	r3, #3
 80133fc:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80133fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8013400:	4618      	mov	r0, r3
 8013402:	3710      	adds	r7, #16
 8013404:	46bd      	mov	sp, r7
 8013406:	bd80      	pop	{r7, pc}

08013408 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8013408:	b580      	push	{r7, lr}
 801340a:	b084      	sub	sp, #16
 801340c:	af00      	add	r7, sp, #0
 801340e:	6078      	str	r0, [r7, #4]
 8013410:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8013412:	687b      	ldr	r3, [r7, #4]
 8013414:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8013418:	6839      	ldr	r1, [r7, #0]
 801341a:	4618      	mov	r0, r3
 801341c:	f001 f933 	bl	8014686 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8013420:	687b      	ldr	r3, [r7, #4]
 8013422:	2201      	movs	r2, #1
 8013424:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8013428:	687b      	ldr	r3, [r7, #4]
 801342a:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 801342e:	461a      	mov	r2, r3
 8013430:	687b      	ldr	r3, [r7, #4]
 8013432:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8013436:	687b      	ldr	r3, [r7, #4]
 8013438:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 801343c:	f003 031f 	and.w	r3, r3, #31
 8013440:	2b02      	cmp	r3, #2
 8013442:	d01a      	beq.n	801347a <USBD_LL_SetupStage+0x72>
 8013444:	2b02      	cmp	r3, #2
 8013446:	d822      	bhi.n	801348e <USBD_LL_SetupStage+0x86>
 8013448:	2b00      	cmp	r3, #0
 801344a:	d002      	beq.n	8013452 <USBD_LL_SetupStage+0x4a>
 801344c:	2b01      	cmp	r3, #1
 801344e:	d00a      	beq.n	8013466 <USBD_LL_SetupStage+0x5e>
 8013450:	e01d      	b.n	801348e <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8013452:	687b      	ldr	r3, [r7, #4]
 8013454:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8013458:	4619      	mov	r1, r3
 801345a:	6878      	ldr	r0, [r7, #4]
 801345c:	f000 fb60 	bl	8013b20 <USBD_StdDevReq>
 8013460:	4603      	mov	r3, r0
 8013462:	73fb      	strb	r3, [r7, #15]
      break;
 8013464:	e020      	b.n	80134a8 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8013466:	687b      	ldr	r3, [r7, #4]
 8013468:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 801346c:	4619      	mov	r1, r3
 801346e:	6878      	ldr	r0, [r7, #4]
 8013470:	f000 fbc8 	bl	8013c04 <USBD_StdItfReq>
 8013474:	4603      	mov	r3, r0
 8013476:	73fb      	strb	r3, [r7, #15]
      break;
 8013478:	e016      	b.n	80134a8 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 801347a:	687b      	ldr	r3, [r7, #4]
 801347c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8013480:	4619      	mov	r1, r3
 8013482:	6878      	ldr	r0, [r7, #4]
 8013484:	f000 fc2a 	bl	8013cdc <USBD_StdEPReq>
 8013488:	4603      	mov	r3, r0
 801348a:	73fb      	strb	r3, [r7, #15]
      break;
 801348c:	e00c      	b.n	80134a8 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 801348e:	687b      	ldr	r3, [r7, #4]
 8013490:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8013494:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8013498:	b2db      	uxtb	r3, r3
 801349a:	4619      	mov	r1, r3
 801349c:	6878      	ldr	r0, [r7, #4]
 801349e:	f004 fd1a 	bl	8017ed6 <USBD_LL_StallEP>
 80134a2:	4603      	mov	r3, r0
 80134a4:	73fb      	strb	r3, [r7, #15]
      break;
 80134a6:	bf00      	nop
  }

  return ret;
 80134a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80134aa:	4618      	mov	r0, r3
 80134ac:	3710      	adds	r7, #16
 80134ae:	46bd      	mov	sp, r7
 80134b0:	bd80      	pop	{r7, pc}

080134b2 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80134b2:	b580      	push	{r7, lr}
 80134b4:	b086      	sub	sp, #24
 80134b6:	af00      	add	r7, sp, #0
 80134b8:	60f8      	str	r0, [r7, #12]
 80134ba:	460b      	mov	r3, r1
 80134bc:	607a      	str	r2, [r7, #4]
 80134be:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80134c0:	2300      	movs	r3, #0
 80134c2:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80134c4:	7afb      	ldrb	r3, [r7, #11]
 80134c6:	2b00      	cmp	r3, #0
 80134c8:	d16e      	bne.n	80135a8 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80134ca:	68fb      	ldr	r3, [r7, #12]
 80134cc:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80134d0:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80134d2:	68fb      	ldr	r3, [r7, #12]
 80134d4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80134d8:	2b03      	cmp	r3, #3
 80134da:	f040 8098 	bne.w	801360e <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80134de:	693b      	ldr	r3, [r7, #16]
 80134e0:	689a      	ldr	r2, [r3, #8]
 80134e2:	693b      	ldr	r3, [r7, #16]
 80134e4:	68db      	ldr	r3, [r3, #12]
 80134e6:	429a      	cmp	r2, r3
 80134e8:	d913      	bls.n	8013512 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80134ea:	693b      	ldr	r3, [r7, #16]
 80134ec:	689a      	ldr	r2, [r3, #8]
 80134ee:	693b      	ldr	r3, [r7, #16]
 80134f0:	68db      	ldr	r3, [r3, #12]
 80134f2:	1ad2      	subs	r2, r2, r3
 80134f4:	693b      	ldr	r3, [r7, #16]
 80134f6:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80134f8:	693b      	ldr	r3, [r7, #16]
 80134fa:	68da      	ldr	r2, [r3, #12]
 80134fc:	693b      	ldr	r3, [r7, #16]
 80134fe:	689b      	ldr	r3, [r3, #8]
 8013500:	4293      	cmp	r3, r2
 8013502:	bf28      	it	cs
 8013504:	4613      	movcs	r3, r2
 8013506:	461a      	mov	r2, r3
 8013508:	6879      	ldr	r1, [r7, #4]
 801350a:	68f8      	ldr	r0, [r7, #12]
 801350c:	f001 f992 	bl	8014834 <USBD_CtlContinueRx>
 8013510:	e07d      	b.n	801360e <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8013512:	68fb      	ldr	r3, [r7, #12]
 8013514:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8013518:	f003 031f 	and.w	r3, r3, #31
 801351c:	2b02      	cmp	r3, #2
 801351e:	d014      	beq.n	801354a <USBD_LL_DataOutStage+0x98>
 8013520:	2b02      	cmp	r3, #2
 8013522:	d81d      	bhi.n	8013560 <USBD_LL_DataOutStage+0xae>
 8013524:	2b00      	cmp	r3, #0
 8013526:	d002      	beq.n	801352e <USBD_LL_DataOutStage+0x7c>
 8013528:	2b01      	cmp	r3, #1
 801352a:	d003      	beq.n	8013534 <USBD_LL_DataOutStage+0x82>
 801352c:	e018      	b.n	8013560 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 801352e:	2300      	movs	r3, #0
 8013530:	75bb      	strb	r3, [r7, #22]
            break;
 8013532:	e018      	b.n	8013566 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8013534:	68fb      	ldr	r3, [r7, #12]
 8013536:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 801353a:	b2db      	uxtb	r3, r3
 801353c:	4619      	mov	r1, r3
 801353e:	68f8      	ldr	r0, [r7, #12]
 8013540:	f000 fa5e 	bl	8013a00 <USBD_CoreFindIF>
 8013544:	4603      	mov	r3, r0
 8013546:	75bb      	strb	r3, [r7, #22]
            break;
 8013548:	e00d      	b.n	8013566 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 801354a:	68fb      	ldr	r3, [r7, #12]
 801354c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8013550:	b2db      	uxtb	r3, r3
 8013552:	4619      	mov	r1, r3
 8013554:	68f8      	ldr	r0, [r7, #12]
 8013556:	f000 fa60 	bl	8013a1a <USBD_CoreFindEP>
 801355a:	4603      	mov	r3, r0
 801355c:	75bb      	strb	r3, [r7, #22]
            break;
 801355e:	e002      	b.n	8013566 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8013560:	2300      	movs	r3, #0
 8013562:	75bb      	strb	r3, [r7, #22]
            break;
 8013564:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8013566:	7dbb      	ldrb	r3, [r7, #22]
 8013568:	2b00      	cmp	r3, #0
 801356a:	d119      	bne.n	80135a0 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801356c:	68fb      	ldr	r3, [r7, #12]
 801356e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8013572:	b2db      	uxtb	r3, r3
 8013574:	2b03      	cmp	r3, #3
 8013576:	d113      	bne.n	80135a0 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8013578:	7dba      	ldrb	r2, [r7, #22]
 801357a:	68fb      	ldr	r3, [r7, #12]
 801357c:	32ae      	adds	r2, #174	; 0xae
 801357e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013582:	691b      	ldr	r3, [r3, #16]
 8013584:	2b00      	cmp	r3, #0
 8013586:	d00b      	beq.n	80135a0 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8013588:	7dba      	ldrb	r2, [r7, #22]
 801358a:	68fb      	ldr	r3, [r7, #12]
 801358c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8013590:	7dba      	ldrb	r2, [r7, #22]
 8013592:	68fb      	ldr	r3, [r7, #12]
 8013594:	32ae      	adds	r2, #174	; 0xae
 8013596:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801359a:	691b      	ldr	r3, [r3, #16]
 801359c:	68f8      	ldr	r0, [r7, #12]
 801359e:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80135a0:	68f8      	ldr	r0, [r7, #12]
 80135a2:	f001 f958 	bl	8014856 <USBD_CtlSendStatus>
 80135a6:	e032      	b.n	801360e <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80135a8:	7afb      	ldrb	r3, [r7, #11]
 80135aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80135ae:	b2db      	uxtb	r3, r3
 80135b0:	4619      	mov	r1, r3
 80135b2:	68f8      	ldr	r0, [r7, #12]
 80135b4:	f000 fa31 	bl	8013a1a <USBD_CoreFindEP>
 80135b8:	4603      	mov	r3, r0
 80135ba:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80135bc:	7dbb      	ldrb	r3, [r7, #22]
 80135be:	2bff      	cmp	r3, #255	; 0xff
 80135c0:	d025      	beq.n	801360e <USBD_LL_DataOutStage+0x15c>
 80135c2:	7dbb      	ldrb	r3, [r7, #22]
 80135c4:	2b00      	cmp	r3, #0
 80135c6:	d122      	bne.n	801360e <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80135c8:	68fb      	ldr	r3, [r7, #12]
 80135ca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80135ce:	b2db      	uxtb	r3, r3
 80135d0:	2b03      	cmp	r3, #3
 80135d2:	d117      	bne.n	8013604 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80135d4:	7dba      	ldrb	r2, [r7, #22]
 80135d6:	68fb      	ldr	r3, [r7, #12]
 80135d8:	32ae      	adds	r2, #174	; 0xae
 80135da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80135de:	699b      	ldr	r3, [r3, #24]
 80135e0:	2b00      	cmp	r3, #0
 80135e2:	d00f      	beq.n	8013604 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80135e4:	7dba      	ldrb	r2, [r7, #22]
 80135e6:	68fb      	ldr	r3, [r7, #12]
 80135e8:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80135ec:	7dba      	ldrb	r2, [r7, #22]
 80135ee:	68fb      	ldr	r3, [r7, #12]
 80135f0:	32ae      	adds	r2, #174	; 0xae
 80135f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80135f6:	699b      	ldr	r3, [r3, #24]
 80135f8:	7afa      	ldrb	r2, [r7, #11]
 80135fa:	4611      	mov	r1, r2
 80135fc:	68f8      	ldr	r0, [r7, #12]
 80135fe:	4798      	blx	r3
 8013600:	4603      	mov	r3, r0
 8013602:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8013604:	7dfb      	ldrb	r3, [r7, #23]
 8013606:	2b00      	cmp	r3, #0
 8013608:	d001      	beq.n	801360e <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 801360a:	7dfb      	ldrb	r3, [r7, #23]
 801360c:	e000      	b.n	8013610 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 801360e:	2300      	movs	r3, #0
}
 8013610:	4618      	mov	r0, r3
 8013612:	3718      	adds	r7, #24
 8013614:	46bd      	mov	sp, r7
 8013616:	bd80      	pop	{r7, pc}

08013618 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8013618:	b580      	push	{r7, lr}
 801361a:	b086      	sub	sp, #24
 801361c:	af00      	add	r7, sp, #0
 801361e:	60f8      	str	r0, [r7, #12]
 8013620:	460b      	mov	r3, r1
 8013622:	607a      	str	r2, [r7, #4]
 8013624:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8013626:	7afb      	ldrb	r3, [r7, #11]
 8013628:	2b00      	cmp	r3, #0
 801362a:	d16f      	bne.n	801370c <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 801362c:	68fb      	ldr	r3, [r7, #12]
 801362e:	3314      	adds	r3, #20
 8013630:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8013632:	68fb      	ldr	r3, [r7, #12]
 8013634:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8013638:	2b02      	cmp	r3, #2
 801363a:	d15a      	bne.n	80136f2 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 801363c:	693b      	ldr	r3, [r7, #16]
 801363e:	689a      	ldr	r2, [r3, #8]
 8013640:	693b      	ldr	r3, [r7, #16]
 8013642:	68db      	ldr	r3, [r3, #12]
 8013644:	429a      	cmp	r2, r3
 8013646:	d914      	bls.n	8013672 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8013648:	693b      	ldr	r3, [r7, #16]
 801364a:	689a      	ldr	r2, [r3, #8]
 801364c:	693b      	ldr	r3, [r7, #16]
 801364e:	68db      	ldr	r3, [r3, #12]
 8013650:	1ad2      	subs	r2, r2, r3
 8013652:	693b      	ldr	r3, [r7, #16]
 8013654:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8013656:	693b      	ldr	r3, [r7, #16]
 8013658:	689b      	ldr	r3, [r3, #8]
 801365a:	461a      	mov	r2, r3
 801365c:	6879      	ldr	r1, [r7, #4]
 801365e:	68f8      	ldr	r0, [r7, #12]
 8013660:	f001 f8d7 	bl	8014812 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8013664:	2300      	movs	r3, #0
 8013666:	2200      	movs	r2, #0
 8013668:	2100      	movs	r1, #0
 801366a:	68f8      	ldr	r0, [r7, #12]
 801366c:	f004 fcdd 	bl	801802a <USBD_LL_PrepareReceive>
 8013670:	e03f      	b.n	80136f2 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8013672:	693b      	ldr	r3, [r7, #16]
 8013674:	68da      	ldr	r2, [r3, #12]
 8013676:	693b      	ldr	r3, [r7, #16]
 8013678:	689b      	ldr	r3, [r3, #8]
 801367a:	429a      	cmp	r2, r3
 801367c:	d11c      	bne.n	80136b8 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 801367e:	693b      	ldr	r3, [r7, #16]
 8013680:	685a      	ldr	r2, [r3, #4]
 8013682:	693b      	ldr	r3, [r7, #16]
 8013684:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8013686:	429a      	cmp	r2, r3
 8013688:	d316      	bcc.n	80136b8 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 801368a:	693b      	ldr	r3, [r7, #16]
 801368c:	685a      	ldr	r2, [r3, #4]
 801368e:	68fb      	ldr	r3, [r7, #12]
 8013690:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8013694:	429a      	cmp	r2, r3
 8013696:	d20f      	bcs.n	80136b8 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8013698:	2200      	movs	r2, #0
 801369a:	2100      	movs	r1, #0
 801369c:	68f8      	ldr	r0, [r7, #12]
 801369e:	f001 f8b8 	bl	8014812 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80136a2:	68fb      	ldr	r3, [r7, #12]
 80136a4:	2200      	movs	r2, #0
 80136a6:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80136aa:	2300      	movs	r3, #0
 80136ac:	2200      	movs	r2, #0
 80136ae:	2100      	movs	r1, #0
 80136b0:	68f8      	ldr	r0, [r7, #12]
 80136b2:	f004 fcba 	bl	801802a <USBD_LL_PrepareReceive>
 80136b6:	e01c      	b.n	80136f2 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80136b8:	68fb      	ldr	r3, [r7, #12]
 80136ba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80136be:	b2db      	uxtb	r3, r3
 80136c0:	2b03      	cmp	r3, #3
 80136c2:	d10f      	bne.n	80136e4 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80136c4:	68fb      	ldr	r3, [r7, #12]
 80136c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80136ca:	68db      	ldr	r3, [r3, #12]
 80136cc:	2b00      	cmp	r3, #0
 80136ce:	d009      	beq.n	80136e4 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80136d0:	68fb      	ldr	r3, [r7, #12]
 80136d2:	2200      	movs	r2, #0
 80136d4:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80136d8:	68fb      	ldr	r3, [r7, #12]
 80136da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80136de:	68db      	ldr	r3, [r3, #12]
 80136e0:	68f8      	ldr	r0, [r7, #12]
 80136e2:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80136e4:	2180      	movs	r1, #128	; 0x80
 80136e6:	68f8      	ldr	r0, [r7, #12]
 80136e8:	f004 fbf5 	bl	8017ed6 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80136ec:	68f8      	ldr	r0, [r7, #12]
 80136ee:	f001 f8c5 	bl	801487c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 80136f2:	68fb      	ldr	r3, [r7, #12]
 80136f4:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80136f8:	2b00      	cmp	r3, #0
 80136fa:	d03a      	beq.n	8013772 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 80136fc:	68f8      	ldr	r0, [r7, #12]
 80136fe:	f7ff fe42 	bl	8013386 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8013702:	68fb      	ldr	r3, [r7, #12]
 8013704:	2200      	movs	r2, #0
 8013706:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 801370a:	e032      	b.n	8013772 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 801370c:	7afb      	ldrb	r3, [r7, #11]
 801370e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8013712:	b2db      	uxtb	r3, r3
 8013714:	4619      	mov	r1, r3
 8013716:	68f8      	ldr	r0, [r7, #12]
 8013718:	f000 f97f 	bl	8013a1a <USBD_CoreFindEP>
 801371c:	4603      	mov	r3, r0
 801371e:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8013720:	7dfb      	ldrb	r3, [r7, #23]
 8013722:	2bff      	cmp	r3, #255	; 0xff
 8013724:	d025      	beq.n	8013772 <USBD_LL_DataInStage+0x15a>
 8013726:	7dfb      	ldrb	r3, [r7, #23]
 8013728:	2b00      	cmp	r3, #0
 801372a:	d122      	bne.n	8013772 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801372c:	68fb      	ldr	r3, [r7, #12]
 801372e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8013732:	b2db      	uxtb	r3, r3
 8013734:	2b03      	cmp	r3, #3
 8013736:	d11c      	bne.n	8013772 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8013738:	7dfa      	ldrb	r2, [r7, #23]
 801373a:	68fb      	ldr	r3, [r7, #12]
 801373c:	32ae      	adds	r2, #174	; 0xae
 801373e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013742:	695b      	ldr	r3, [r3, #20]
 8013744:	2b00      	cmp	r3, #0
 8013746:	d014      	beq.n	8013772 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8013748:	7dfa      	ldrb	r2, [r7, #23]
 801374a:	68fb      	ldr	r3, [r7, #12]
 801374c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8013750:	7dfa      	ldrb	r2, [r7, #23]
 8013752:	68fb      	ldr	r3, [r7, #12]
 8013754:	32ae      	adds	r2, #174	; 0xae
 8013756:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801375a:	695b      	ldr	r3, [r3, #20]
 801375c:	7afa      	ldrb	r2, [r7, #11]
 801375e:	4611      	mov	r1, r2
 8013760:	68f8      	ldr	r0, [r7, #12]
 8013762:	4798      	blx	r3
 8013764:	4603      	mov	r3, r0
 8013766:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8013768:	7dbb      	ldrb	r3, [r7, #22]
 801376a:	2b00      	cmp	r3, #0
 801376c:	d001      	beq.n	8013772 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 801376e:	7dbb      	ldrb	r3, [r7, #22]
 8013770:	e000      	b.n	8013774 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8013772:	2300      	movs	r3, #0
}
 8013774:	4618      	mov	r0, r3
 8013776:	3718      	adds	r7, #24
 8013778:	46bd      	mov	sp, r7
 801377a:	bd80      	pop	{r7, pc}

0801377c <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 801377c:	b580      	push	{r7, lr}
 801377e:	b084      	sub	sp, #16
 8013780:	af00      	add	r7, sp, #0
 8013782:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8013784:	2300      	movs	r3, #0
 8013786:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8013788:	687b      	ldr	r3, [r7, #4]
 801378a:	2201      	movs	r2, #1
 801378c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8013790:	687b      	ldr	r3, [r7, #4]
 8013792:	2200      	movs	r2, #0
 8013794:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8013798:	687b      	ldr	r3, [r7, #4]
 801379a:	2200      	movs	r2, #0
 801379c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 801379e:	687b      	ldr	r3, [r7, #4]
 80137a0:	2200      	movs	r2, #0
 80137a2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 80137a6:	687b      	ldr	r3, [r7, #4]
 80137a8:	2200      	movs	r2, #0
 80137aa:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80137ae:	687b      	ldr	r3, [r7, #4]
 80137b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80137b4:	2b00      	cmp	r3, #0
 80137b6:	d014      	beq.n	80137e2 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80137b8:	687b      	ldr	r3, [r7, #4]
 80137ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80137be:	685b      	ldr	r3, [r3, #4]
 80137c0:	2b00      	cmp	r3, #0
 80137c2:	d00e      	beq.n	80137e2 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80137c4:	687b      	ldr	r3, [r7, #4]
 80137c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80137ca:	685b      	ldr	r3, [r3, #4]
 80137cc:	687a      	ldr	r2, [r7, #4]
 80137ce:	6852      	ldr	r2, [r2, #4]
 80137d0:	b2d2      	uxtb	r2, r2
 80137d2:	4611      	mov	r1, r2
 80137d4:	6878      	ldr	r0, [r7, #4]
 80137d6:	4798      	blx	r3
 80137d8:	4603      	mov	r3, r0
 80137da:	2b00      	cmp	r3, #0
 80137dc:	d001      	beq.n	80137e2 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80137de:	2303      	movs	r3, #3
 80137e0:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80137e2:	2340      	movs	r3, #64	; 0x40
 80137e4:	2200      	movs	r2, #0
 80137e6:	2100      	movs	r1, #0
 80137e8:	6878      	ldr	r0, [r7, #4]
 80137ea:	f004 fb10 	bl	8017e0e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80137ee:	687b      	ldr	r3, [r7, #4]
 80137f0:	2201      	movs	r2, #1
 80137f2:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80137f6:	687b      	ldr	r3, [r7, #4]
 80137f8:	2240      	movs	r2, #64	; 0x40
 80137fa:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80137fe:	2340      	movs	r3, #64	; 0x40
 8013800:	2200      	movs	r2, #0
 8013802:	2180      	movs	r1, #128	; 0x80
 8013804:	6878      	ldr	r0, [r7, #4]
 8013806:	f004 fb02 	bl	8017e0e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 801380a:	687b      	ldr	r3, [r7, #4]
 801380c:	2201      	movs	r2, #1
 801380e:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8013810:	687b      	ldr	r3, [r7, #4]
 8013812:	2240      	movs	r2, #64	; 0x40
 8013814:	621a      	str	r2, [r3, #32]

  return ret;
 8013816:	7bfb      	ldrb	r3, [r7, #15]
}
 8013818:	4618      	mov	r0, r3
 801381a:	3710      	adds	r7, #16
 801381c:	46bd      	mov	sp, r7
 801381e:	bd80      	pop	{r7, pc}

08013820 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8013820:	b480      	push	{r7}
 8013822:	b083      	sub	sp, #12
 8013824:	af00      	add	r7, sp, #0
 8013826:	6078      	str	r0, [r7, #4]
 8013828:	460b      	mov	r3, r1
 801382a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 801382c:	687b      	ldr	r3, [r7, #4]
 801382e:	78fa      	ldrb	r2, [r7, #3]
 8013830:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8013832:	2300      	movs	r3, #0
}
 8013834:	4618      	mov	r0, r3
 8013836:	370c      	adds	r7, #12
 8013838:	46bd      	mov	sp, r7
 801383a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801383e:	4770      	bx	lr

08013840 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8013840:	b480      	push	{r7}
 8013842:	b083      	sub	sp, #12
 8013844:	af00      	add	r7, sp, #0
 8013846:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8013848:	687b      	ldr	r3, [r7, #4]
 801384a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801384e:	b2da      	uxtb	r2, r3
 8013850:	687b      	ldr	r3, [r7, #4]
 8013852:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8013856:	687b      	ldr	r3, [r7, #4]
 8013858:	2204      	movs	r2, #4
 801385a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 801385e:	2300      	movs	r3, #0
}
 8013860:	4618      	mov	r0, r3
 8013862:	370c      	adds	r7, #12
 8013864:	46bd      	mov	sp, r7
 8013866:	f85d 7b04 	ldr.w	r7, [sp], #4
 801386a:	4770      	bx	lr

0801386c <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 801386c:	b480      	push	{r7}
 801386e:	b083      	sub	sp, #12
 8013870:	af00      	add	r7, sp, #0
 8013872:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8013874:	687b      	ldr	r3, [r7, #4]
 8013876:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801387a:	b2db      	uxtb	r3, r3
 801387c:	2b04      	cmp	r3, #4
 801387e:	d106      	bne.n	801388e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8013880:	687b      	ldr	r3, [r7, #4]
 8013882:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8013886:	b2da      	uxtb	r2, r3
 8013888:	687b      	ldr	r3, [r7, #4]
 801388a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 801388e:	2300      	movs	r3, #0
}
 8013890:	4618      	mov	r0, r3
 8013892:	370c      	adds	r7, #12
 8013894:	46bd      	mov	sp, r7
 8013896:	f85d 7b04 	ldr.w	r7, [sp], #4
 801389a:	4770      	bx	lr

0801389c <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 801389c:	b580      	push	{r7, lr}
 801389e:	b082      	sub	sp, #8
 80138a0:	af00      	add	r7, sp, #0
 80138a2:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80138a4:	687b      	ldr	r3, [r7, #4]
 80138a6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80138aa:	b2db      	uxtb	r3, r3
 80138ac:	2b03      	cmp	r3, #3
 80138ae:	d110      	bne.n	80138d2 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80138b0:	687b      	ldr	r3, [r7, #4]
 80138b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80138b6:	2b00      	cmp	r3, #0
 80138b8:	d00b      	beq.n	80138d2 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80138ba:	687b      	ldr	r3, [r7, #4]
 80138bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80138c0:	69db      	ldr	r3, [r3, #28]
 80138c2:	2b00      	cmp	r3, #0
 80138c4:	d005      	beq.n	80138d2 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80138c6:	687b      	ldr	r3, [r7, #4]
 80138c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80138cc:	69db      	ldr	r3, [r3, #28]
 80138ce:	6878      	ldr	r0, [r7, #4]
 80138d0:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80138d2:	2300      	movs	r3, #0
}
 80138d4:	4618      	mov	r0, r3
 80138d6:	3708      	adds	r7, #8
 80138d8:	46bd      	mov	sp, r7
 80138da:	bd80      	pop	{r7, pc}

080138dc <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80138dc:	b580      	push	{r7, lr}
 80138de:	b082      	sub	sp, #8
 80138e0:	af00      	add	r7, sp, #0
 80138e2:	6078      	str	r0, [r7, #4]
 80138e4:	460b      	mov	r3, r1
 80138e6:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80138e8:	687b      	ldr	r3, [r7, #4]
 80138ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80138ee:	687b      	ldr	r3, [r7, #4]
 80138f0:	32ae      	adds	r2, #174	; 0xae
 80138f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80138f6:	2b00      	cmp	r3, #0
 80138f8:	d101      	bne.n	80138fe <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80138fa:	2303      	movs	r3, #3
 80138fc:	e01c      	b.n	8013938 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80138fe:	687b      	ldr	r3, [r7, #4]
 8013900:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8013904:	b2db      	uxtb	r3, r3
 8013906:	2b03      	cmp	r3, #3
 8013908:	d115      	bne.n	8013936 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 801390a:	687b      	ldr	r3, [r7, #4]
 801390c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8013910:	687b      	ldr	r3, [r7, #4]
 8013912:	32ae      	adds	r2, #174	; 0xae
 8013914:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013918:	6a1b      	ldr	r3, [r3, #32]
 801391a:	2b00      	cmp	r3, #0
 801391c:	d00b      	beq.n	8013936 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 801391e:	687b      	ldr	r3, [r7, #4]
 8013920:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8013924:	687b      	ldr	r3, [r7, #4]
 8013926:	32ae      	adds	r2, #174	; 0xae
 8013928:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801392c:	6a1b      	ldr	r3, [r3, #32]
 801392e:	78fa      	ldrb	r2, [r7, #3]
 8013930:	4611      	mov	r1, r2
 8013932:	6878      	ldr	r0, [r7, #4]
 8013934:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8013936:	2300      	movs	r3, #0
}
 8013938:	4618      	mov	r0, r3
 801393a:	3708      	adds	r7, #8
 801393c:	46bd      	mov	sp, r7
 801393e:	bd80      	pop	{r7, pc}

08013940 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8013940:	b580      	push	{r7, lr}
 8013942:	b082      	sub	sp, #8
 8013944:	af00      	add	r7, sp, #0
 8013946:	6078      	str	r0, [r7, #4]
 8013948:	460b      	mov	r3, r1
 801394a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 801394c:	687b      	ldr	r3, [r7, #4]
 801394e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8013952:	687b      	ldr	r3, [r7, #4]
 8013954:	32ae      	adds	r2, #174	; 0xae
 8013956:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801395a:	2b00      	cmp	r3, #0
 801395c:	d101      	bne.n	8013962 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 801395e:	2303      	movs	r3, #3
 8013960:	e01c      	b.n	801399c <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013962:	687b      	ldr	r3, [r7, #4]
 8013964:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8013968:	b2db      	uxtb	r3, r3
 801396a:	2b03      	cmp	r3, #3
 801396c:	d115      	bne.n	801399a <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 801396e:	687b      	ldr	r3, [r7, #4]
 8013970:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8013974:	687b      	ldr	r3, [r7, #4]
 8013976:	32ae      	adds	r2, #174	; 0xae
 8013978:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801397c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801397e:	2b00      	cmp	r3, #0
 8013980:	d00b      	beq.n	801399a <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8013982:	687b      	ldr	r3, [r7, #4]
 8013984:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8013988:	687b      	ldr	r3, [r7, #4]
 801398a:	32ae      	adds	r2, #174	; 0xae
 801398c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013990:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013992:	78fa      	ldrb	r2, [r7, #3]
 8013994:	4611      	mov	r1, r2
 8013996:	6878      	ldr	r0, [r7, #4]
 8013998:	4798      	blx	r3
    }
  }

  return USBD_OK;
 801399a:	2300      	movs	r3, #0
}
 801399c:	4618      	mov	r0, r3
 801399e:	3708      	adds	r7, #8
 80139a0:	46bd      	mov	sp, r7
 80139a2:	bd80      	pop	{r7, pc}

080139a4 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80139a4:	b480      	push	{r7}
 80139a6:	b083      	sub	sp, #12
 80139a8:	af00      	add	r7, sp, #0
 80139aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80139ac:	2300      	movs	r3, #0
}
 80139ae:	4618      	mov	r0, r3
 80139b0:	370c      	adds	r7, #12
 80139b2:	46bd      	mov	sp, r7
 80139b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139b8:	4770      	bx	lr

080139ba <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80139ba:	b580      	push	{r7, lr}
 80139bc:	b084      	sub	sp, #16
 80139be:	af00      	add	r7, sp, #0
 80139c0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80139c2:	2300      	movs	r3, #0
 80139c4:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80139c6:	687b      	ldr	r3, [r7, #4]
 80139c8:	2201      	movs	r2, #1
 80139ca:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80139ce:	687b      	ldr	r3, [r7, #4]
 80139d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80139d4:	2b00      	cmp	r3, #0
 80139d6:	d00e      	beq.n	80139f6 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80139d8:	687b      	ldr	r3, [r7, #4]
 80139da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80139de:	685b      	ldr	r3, [r3, #4]
 80139e0:	687a      	ldr	r2, [r7, #4]
 80139e2:	6852      	ldr	r2, [r2, #4]
 80139e4:	b2d2      	uxtb	r2, r2
 80139e6:	4611      	mov	r1, r2
 80139e8:	6878      	ldr	r0, [r7, #4]
 80139ea:	4798      	blx	r3
 80139ec:	4603      	mov	r3, r0
 80139ee:	2b00      	cmp	r3, #0
 80139f0:	d001      	beq.n	80139f6 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80139f2:	2303      	movs	r3, #3
 80139f4:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80139f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80139f8:	4618      	mov	r0, r3
 80139fa:	3710      	adds	r7, #16
 80139fc:	46bd      	mov	sp, r7
 80139fe:	bd80      	pop	{r7, pc}

08013a00 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8013a00:	b480      	push	{r7}
 8013a02:	b083      	sub	sp, #12
 8013a04:	af00      	add	r7, sp, #0
 8013a06:	6078      	str	r0, [r7, #4]
 8013a08:	460b      	mov	r3, r1
 8013a0a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8013a0c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8013a0e:	4618      	mov	r0, r3
 8013a10:	370c      	adds	r7, #12
 8013a12:	46bd      	mov	sp, r7
 8013a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a18:	4770      	bx	lr

08013a1a <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8013a1a:	b480      	push	{r7}
 8013a1c:	b083      	sub	sp, #12
 8013a1e:	af00      	add	r7, sp, #0
 8013a20:	6078      	str	r0, [r7, #4]
 8013a22:	460b      	mov	r3, r1
 8013a24:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8013a26:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8013a28:	4618      	mov	r0, r3
 8013a2a:	370c      	adds	r7, #12
 8013a2c:	46bd      	mov	sp, r7
 8013a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a32:	4770      	bx	lr

08013a34 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8013a34:	b580      	push	{r7, lr}
 8013a36:	b086      	sub	sp, #24
 8013a38:	af00      	add	r7, sp, #0
 8013a3a:	6078      	str	r0, [r7, #4]
 8013a3c:	460b      	mov	r3, r1
 8013a3e:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8013a40:	687b      	ldr	r3, [r7, #4]
 8013a42:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8013a44:	687b      	ldr	r3, [r7, #4]
 8013a46:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8013a48:	2300      	movs	r3, #0
 8013a4a:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8013a4c:	68fb      	ldr	r3, [r7, #12]
 8013a4e:	885b      	ldrh	r3, [r3, #2]
 8013a50:	b29a      	uxth	r2, r3
 8013a52:	68fb      	ldr	r3, [r7, #12]
 8013a54:	781b      	ldrb	r3, [r3, #0]
 8013a56:	b29b      	uxth	r3, r3
 8013a58:	429a      	cmp	r2, r3
 8013a5a:	d920      	bls.n	8013a9e <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 8013a5c:	68fb      	ldr	r3, [r7, #12]
 8013a5e:	781b      	ldrb	r3, [r3, #0]
 8013a60:	b29b      	uxth	r3, r3
 8013a62:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8013a64:	e013      	b.n	8013a8e <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8013a66:	f107 030a 	add.w	r3, r7, #10
 8013a6a:	4619      	mov	r1, r3
 8013a6c:	6978      	ldr	r0, [r7, #20]
 8013a6e:	f000 f81b 	bl	8013aa8 <USBD_GetNextDesc>
 8013a72:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8013a74:	697b      	ldr	r3, [r7, #20]
 8013a76:	785b      	ldrb	r3, [r3, #1]
 8013a78:	2b05      	cmp	r3, #5
 8013a7a:	d108      	bne.n	8013a8e <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8013a7c:	697b      	ldr	r3, [r7, #20]
 8013a7e:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8013a80:	693b      	ldr	r3, [r7, #16]
 8013a82:	789b      	ldrb	r3, [r3, #2]
 8013a84:	78fa      	ldrb	r2, [r7, #3]
 8013a86:	429a      	cmp	r2, r3
 8013a88:	d008      	beq.n	8013a9c <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8013a8a:	2300      	movs	r3, #0
 8013a8c:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8013a8e:	68fb      	ldr	r3, [r7, #12]
 8013a90:	885b      	ldrh	r3, [r3, #2]
 8013a92:	b29a      	uxth	r2, r3
 8013a94:	897b      	ldrh	r3, [r7, #10]
 8013a96:	429a      	cmp	r2, r3
 8013a98:	d8e5      	bhi.n	8013a66 <USBD_GetEpDesc+0x32>
 8013a9a:	e000      	b.n	8013a9e <USBD_GetEpDesc+0x6a>
          break;
 8013a9c:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8013a9e:	693b      	ldr	r3, [r7, #16]
}
 8013aa0:	4618      	mov	r0, r3
 8013aa2:	3718      	adds	r7, #24
 8013aa4:	46bd      	mov	sp, r7
 8013aa6:	bd80      	pop	{r7, pc}

08013aa8 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8013aa8:	b480      	push	{r7}
 8013aaa:	b085      	sub	sp, #20
 8013aac:	af00      	add	r7, sp, #0
 8013aae:	6078      	str	r0, [r7, #4]
 8013ab0:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8013ab2:	687b      	ldr	r3, [r7, #4]
 8013ab4:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8013ab6:	683b      	ldr	r3, [r7, #0]
 8013ab8:	881a      	ldrh	r2, [r3, #0]
 8013aba:	68fb      	ldr	r3, [r7, #12]
 8013abc:	781b      	ldrb	r3, [r3, #0]
 8013abe:	b29b      	uxth	r3, r3
 8013ac0:	4413      	add	r3, r2
 8013ac2:	b29a      	uxth	r2, r3
 8013ac4:	683b      	ldr	r3, [r7, #0]
 8013ac6:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8013ac8:	68fb      	ldr	r3, [r7, #12]
 8013aca:	781b      	ldrb	r3, [r3, #0]
 8013acc:	461a      	mov	r2, r3
 8013ace:	687b      	ldr	r3, [r7, #4]
 8013ad0:	4413      	add	r3, r2
 8013ad2:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8013ad4:	68fb      	ldr	r3, [r7, #12]
}
 8013ad6:	4618      	mov	r0, r3
 8013ad8:	3714      	adds	r7, #20
 8013ada:	46bd      	mov	sp, r7
 8013adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ae0:	4770      	bx	lr

08013ae2 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8013ae2:	b480      	push	{r7}
 8013ae4:	b087      	sub	sp, #28
 8013ae6:	af00      	add	r7, sp, #0
 8013ae8:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8013aea:	687b      	ldr	r3, [r7, #4]
 8013aec:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8013aee:	697b      	ldr	r3, [r7, #20]
 8013af0:	781b      	ldrb	r3, [r3, #0]
 8013af2:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8013af4:	697b      	ldr	r3, [r7, #20]
 8013af6:	3301      	adds	r3, #1
 8013af8:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8013afa:	697b      	ldr	r3, [r7, #20]
 8013afc:	781b      	ldrb	r3, [r3, #0]
 8013afe:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8013b00:	8a3b      	ldrh	r3, [r7, #16]
 8013b02:	021b      	lsls	r3, r3, #8
 8013b04:	b21a      	sxth	r2, r3
 8013b06:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8013b0a:	4313      	orrs	r3, r2
 8013b0c:	b21b      	sxth	r3, r3
 8013b0e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8013b10:	89fb      	ldrh	r3, [r7, #14]
}
 8013b12:	4618      	mov	r0, r3
 8013b14:	371c      	adds	r7, #28
 8013b16:	46bd      	mov	sp, r7
 8013b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b1c:	4770      	bx	lr
	...

08013b20 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013b20:	b580      	push	{r7, lr}
 8013b22:	b084      	sub	sp, #16
 8013b24:	af00      	add	r7, sp, #0
 8013b26:	6078      	str	r0, [r7, #4]
 8013b28:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8013b2a:	2300      	movs	r3, #0
 8013b2c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013b2e:	683b      	ldr	r3, [r7, #0]
 8013b30:	781b      	ldrb	r3, [r3, #0]
 8013b32:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8013b36:	2b40      	cmp	r3, #64	; 0x40
 8013b38:	d005      	beq.n	8013b46 <USBD_StdDevReq+0x26>
 8013b3a:	2b40      	cmp	r3, #64	; 0x40
 8013b3c:	d857      	bhi.n	8013bee <USBD_StdDevReq+0xce>
 8013b3e:	2b00      	cmp	r3, #0
 8013b40:	d00f      	beq.n	8013b62 <USBD_StdDevReq+0x42>
 8013b42:	2b20      	cmp	r3, #32
 8013b44:	d153      	bne.n	8013bee <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8013b46:	687b      	ldr	r3, [r7, #4]
 8013b48:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8013b4c:	687b      	ldr	r3, [r7, #4]
 8013b4e:	32ae      	adds	r2, #174	; 0xae
 8013b50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013b54:	689b      	ldr	r3, [r3, #8]
 8013b56:	6839      	ldr	r1, [r7, #0]
 8013b58:	6878      	ldr	r0, [r7, #4]
 8013b5a:	4798      	blx	r3
 8013b5c:	4603      	mov	r3, r0
 8013b5e:	73fb      	strb	r3, [r7, #15]
      break;
 8013b60:	e04a      	b.n	8013bf8 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8013b62:	683b      	ldr	r3, [r7, #0]
 8013b64:	785b      	ldrb	r3, [r3, #1]
 8013b66:	2b09      	cmp	r3, #9
 8013b68:	d83b      	bhi.n	8013be2 <USBD_StdDevReq+0xc2>
 8013b6a:	a201      	add	r2, pc, #4	; (adr r2, 8013b70 <USBD_StdDevReq+0x50>)
 8013b6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013b70:	08013bc5 	.word	0x08013bc5
 8013b74:	08013bd9 	.word	0x08013bd9
 8013b78:	08013be3 	.word	0x08013be3
 8013b7c:	08013bcf 	.word	0x08013bcf
 8013b80:	08013be3 	.word	0x08013be3
 8013b84:	08013ba3 	.word	0x08013ba3
 8013b88:	08013b99 	.word	0x08013b99
 8013b8c:	08013be3 	.word	0x08013be3
 8013b90:	08013bbb 	.word	0x08013bbb
 8013b94:	08013bad 	.word	0x08013bad
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8013b98:	6839      	ldr	r1, [r7, #0]
 8013b9a:	6878      	ldr	r0, [r7, #4]
 8013b9c:	f000 fa3c 	bl	8014018 <USBD_GetDescriptor>
          break;
 8013ba0:	e024      	b.n	8013bec <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8013ba2:	6839      	ldr	r1, [r7, #0]
 8013ba4:	6878      	ldr	r0, [r7, #4]
 8013ba6:	f000 fbcb 	bl	8014340 <USBD_SetAddress>
          break;
 8013baa:	e01f      	b.n	8013bec <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8013bac:	6839      	ldr	r1, [r7, #0]
 8013bae:	6878      	ldr	r0, [r7, #4]
 8013bb0:	f000 fc0a 	bl	80143c8 <USBD_SetConfig>
 8013bb4:	4603      	mov	r3, r0
 8013bb6:	73fb      	strb	r3, [r7, #15]
          break;
 8013bb8:	e018      	b.n	8013bec <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8013bba:	6839      	ldr	r1, [r7, #0]
 8013bbc:	6878      	ldr	r0, [r7, #4]
 8013bbe:	f000 fcad 	bl	801451c <USBD_GetConfig>
          break;
 8013bc2:	e013      	b.n	8013bec <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8013bc4:	6839      	ldr	r1, [r7, #0]
 8013bc6:	6878      	ldr	r0, [r7, #4]
 8013bc8:	f000 fcde 	bl	8014588 <USBD_GetStatus>
          break;
 8013bcc:	e00e      	b.n	8013bec <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8013bce:	6839      	ldr	r1, [r7, #0]
 8013bd0:	6878      	ldr	r0, [r7, #4]
 8013bd2:	f000 fd0d 	bl	80145f0 <USBD_SetFeature>
          break;
 8013bd6:	e009      	b.n	8013bec <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8013bd8:	6839      	ldr	r1, [r7, #0]
 8013bda:	6878      	ldr	r0, [r7, #4]
 8013bdc:	f000 fd31 	bl	8014642 <USBD_ClrFeature>
          break;
 8013be0:	e004      	b.n	8013bec <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8013be2:	6839      	ldr	r1, [r7, #0]
 8013be4:	6878      	ldr	r0, [r7, #4]
 8013be6:	f000 fd88 	bl	80146fa <USBD_CtlError>
          break;
 8013bea:	bf00      	nop
      }
      break;
 8013bec:	e004      	b.n	8013bf8 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8013bee:	6839      	ldr	r1, [r7, #0]
 8013bf0:	6878      	ldr	r0, [r7, #4]
 8013bf2:	f000 fd82 	bl	80146fa <USBD_CtlError>
      break;
 8013bf6:	bf00      	nop
  }

  return ret;
 8013bf8:	7bfb      	ldrb	r3, [r7, #15]
}
 8013bfa:	4618      	mov	r0, r3
 8013bfc:	3710      	adds	r7, #16
 8013bfe:	46bd      	mov	sp, r7
 8013c00:	bd80      	pop	{r7, pc}
 8013c02:	bf00      	nop

08013c04 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013c04:	b580      	push	{r7, lr}
 8013c06:	b084      	sub	sp, #16
 8013c08:	af00      	add	r7, sp, #0
 8013c0a:	6078      	str	r0, [r7, #4]
 8013c0c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8013c0e:	2300      	movs	r3, #0
 8013c10:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013c12:	683b      	ldr	r3, [r7, #0]
 8013c14:	781b      	ldrb	r3, [r3, #0]
 8013c16:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8013c1a:	2b40      	cmp	r3, #64	; 0x40
 8013c1c:	d005      	beq.n	8013c2a <USBD_StdItfReq+0x26>
 8013c1e:	2b40      	cmp	r3, #64	; 0x40
 8013c20:	d852      	bhi.n	8013cc8 <USBD_StdItfReq+0xc4>
 8013c22:	2b00      	cmp	r3, #0
 8013c24:	d001      	beq.n	8013c2a <USBD_StdItfReq+0x26>
 8013c26:	2b20      	cmp	r3, #32
 8013c28:	d14e      	bne.n	8013cc8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8013c2a:	687b      	ldr	r3, [r7, #4]
 8013c2c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8013c30:	b2db      	uxtb	r3, r3
 8013c32:	3b01      	subs	r3, #1
 8013c34:	2b02      	cmp	r3, #2
 8013c36:	d840      	bhi.n	8013cba <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8013c38:	683b      	ldr	r3, [r7, #0]
 8013c3a:	889b      	ldrh	r3, [r3, #4]
 8013c3c:	b2db      	uxtb	r3, r3
 8013c3e:	2b01      	cmp	r3, #1
 8013c40:	d836      	bhi.n	8013cb0 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8013c42:	683b      	ldr	r3, [r7, #0]
 8013c44:	889b      	ldrh	r3, [r3, #4]
 8013c46:	b2db      	uxtb	r3, r3
 8013c48:	4619      	mov	r1, r3
 8013c4a:	6878      	ldr	r0, [r7, #4]
 8013c4c:	f7ff fed8 	bl	8013a00 <USBD_CoreFindIF>
 8013c50:	4603      	mov	r3, r0
 8013c52:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8013c54:	7bbb      	ldrb	r3, [r7, #14]
 8013c56:	2bff      	cmp	r3, #255	; 0xff
 8013c58:	d01d      	beq.n	8013c96 <USBD_StdItfReq+0x92>
 8013c5a:	7bbb      	ldrb	r3, [r7, #14]
 8013c5c:	2b00      	cmp	r3, #0
 8013c5e:	d11a      	bne.n	8013c96 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8013c60:	7bba      	ldrb	r2, [r7, #14]
 8013c62:	687b      	ldr	r3, [r7, #4]
 8013c64:	32ae      	adds	r2, #174	; 0xae
 8013c66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013c6a:	689b      	ldr	r3, [r3, #8]
 8013c6c:	2b00      	cmp	r3, #0
 8013c6e:	d00f      	beq.n	8013c90 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8013c70:	7bba      	ldrb	r2, [r7, #14]
 8013c72:	687b      	ldr	r3, [r7, #4]
 8013c74:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8013c78:	7bba      	ldrb	r2, [r7, #14]
 8013c7a:	687b      	ldr	r3, [r7, #4]
 8013c7c:	32ae      	adds	r2, #174	; 0xae
 8013c7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013c82:	689b      	ldr	r3, [r3, #8]
 8013c84:	6839      	ldr	r1, [r7, #0]
 8013c86:	6878      	ldr	r0, [r7, #4]
 8013c88:	4798      	blx	r3
 8013c8a:	4603      	mov	r3, r0
 8013c8c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8013c8e:	e004      	b.n	8013c9a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8013c90:	2303      	movs	r3, #3
 8013c92:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8013c94:	e001      	b.n	8013c9a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8013c96:	2303      	movs	r3, #3
 8013c98:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8013c9a:	683b      	ldr	r3, [r7, #0]
 8013c9c:	88db      	ldrh	r3, [r3, #6]
 8013c9e:	2b00      	cmp	r3, #0
 8013ca0:	d110      	bne.n	8013cc4 <USBD_StdItfReq+0xc0>
 8013ca2:	7bfb      	ldrb	r3, [r7, #15]
 8013ca4:	2b00      	cmp	r3, #0
 8013ca6:	d10d      	bne.n	8013cc4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8013ca8:	6878      	ldr	r0, [r7, #4]
 8013caa:	f000 fdd4 	bl	8014856 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8013cae:	e009      	b.n	8013cc4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8013cb0:	6839      	ldr	r1, [r7, #0]
 8013cb2:	6878      	ldr	r0, [r7, #4]
 8013cb4:	f000 fd21 	bl	80146fa <USBD_CtlError>
          break;
 8013cb8:	e004      	b.n	8013cc4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8013cba:	6839      	ldr	r1, [r7, #0]
 8013cbc:	6878      	ldr	r0, [r7, #4]
 8013cbe:	f000 fd1c 	bl	80146fa <USBD_CtlError>
          break;
 8013cc2:	e000      	b.n	8013cc6 <USBD_StdItfReq+0xc2>
          break;
 8013cc4:	bf00      	nop
      }
      break;
 8013cc6:	e004      	b.n	8013cd2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8013cc8:	6839      	ldr	r1, [r7, #0]
 8013cca:	6878      	ldr	r0, [r7, #4]
 8013ccc:	f000 fd15 	bl	80146fa <USBD_CtlError>
      break;
 8013cd0:	bf00      	nop
  }

  return ret;
 8013cd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8013cd4:	4618      	mov	r0, r3
 8013cd6:	3710      	adds	r7, #16
 8013cd8:	46bd      	mov	sp, r7
 8013cda:	bd80      	pop	{r7, pc}

08013cdc <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013cdc:	b580      	push	{r7, lr}
 8013cde:	b084      	sub	sp, #16
 8013ce0:	af00      	add	r7, sp, #0
 8013ce2:	6078      	str	r0, [r7, #4]
 8013ce4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8013ce6:	2300      	movs	r3, #0
 8013ce8:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8013cea:	683b      	ldr	r3, [r7, #0]
 8013cec:	889b      	ldrh	r3, [r3, #4]
 8013cee:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013cf0:	683b      	ldr	r3, [r7, #0]
 8013cf2:	781b      	ldrb	r3, [r3, #0]
 8013cf4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8013cf8:	2b40      	cmp	r3, #64	; 0x40
 8013cfa:	d007      	beq.n	8013d0c <USBD_StdEPReq+0x30>
 8013cfc:	2b40      	cmp	r3, #64	; 0x40
 8013cfe:	f200 817f 	bhi.w	8014000 <USBD_StdEPReq+0x324>
 8013d02:	2b00      	cmp	r3, #0
 8013d04:	d02a      	beq.n	8013d5c <USBD_StdEPReq+0x80>
 8013d06:	2b20      	cmp	r3, #32
 8013d08:	f040 817a 	bne.w	8014000 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8013d0c:	7bbb      	ldrb	r3, [r7, #14]
 8013d0e:	4619      	mov	r1, r3
 8013d10:	6878      	ldr	r0, [r7, #4]
 8013d12:	f7ff fe82 	bl	8013a1a <USBD_CoreFindEP>
 8013d16:	4603      	mov	r3, r0
 8013d18:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8013d1a:	7b7b      	ldrb	r3, [r7, #13]
 8013d1c:	2bff      	cmp	r3, #255	; 0xff
 8013d1e:	f000 8174 	beq.w	801400a <USBD_StdEPReq+0x32e>
 8013d22:	7b7b      	ldrb	r3, [r7, #13]
 8013d24:	2b00      	cmp	r3, #0
 8013d26:	f040 8170 	bne.w	801400a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8013d2a:	7b7a      	ldrb	r2, [r7, #13]
 8013d2c:	687b      	ldr	r3, [r7, #4]
 8013d2e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8013d32:	7b7a      	ldrb	r2, [r7, #13]
 8013d34:	687b      	ldr	r3, [r7, #4]
 8013d36:	32ae      	adds	r2, #174	; 0xae
 8013d38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013d3c:	689b      	ldr	r3, [r3, #8]
 8013d3e:	2b00      	cmp	r3, #0
 8013d40:	f000 8163 	beq.w	801400a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8013d44:	7b7a      	ldrb	r2, [r7, #13]
 8013d46:	687b      	ldr	r3, [r7, #4]
 8013d48:	32ae      	adds	r2, #174	; 0xae
 8013d4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013d4e:	689b      	ldr	r3, [r3, #8]
 8013d50:	6839      	ldr	r1, [r7, #0]
 8013d52:	6878      	ldr	r0, [r7, #4]
 8013d54:	4798      	blx	r3
 8013d56:	4603      	mov	r3, r0
 8013d58:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8013d5a:	e156      	b.n	801400a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8013d5c:	683b      	ldr	r3, [r7, #0]
 8013d5e:	785b      	ldrb	r3, [r3, #1]
 8013d60:	2b03      	cmp	r3, #3
 8013d62:	d008      	beq.n	8013d76 <USBD_StdEPReq+0x9a>
 8013d64:	2b03      	cmp	r3, #3
 8013d66:	f300 8145 	bgt.w	8013ff4 <USBD_StdEPReq+0x318>
 8013d6a:	2b00      	cmp	r3, #0
 8013d6c:	f000 809b 	beq.w	8013ea6 <USBD_StdEPReq+0x1ca>
 8013d70:	2b01      	cmp	r3, #1
 8013d72:	d03c      	beq.n	8013dee <USBD_StdEPReq+0x112>
 8013d74:	e13e      	b.n	8013ff4 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8013d76:	687b      	ldr	r3, [r7, #4]
 8013d78:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8013d7c:	b2db      	uxtb	r3, r3
 8013d7e:	2b02      	cmp	r3, #2
 8013d80:	d002      	beq.n	8013d88 <USBD_StdEPReq+0xac>
 8013d82:	2b03      	cmp	r3, #3
 8013d84:	d016      	beq.n	8013db4 <USBD_StdEPReq+0xd8>
 8013d86:	e02c      	b.n	8013de2 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8013d88:	7bbb      	ldrb	r3, [r7, #14]
 8013d8a:	2b00      	cmp	r3, #0
 8013d8c:	d00d      	beq.n	8013daa <USBD_StdEPReq+0xce>
 8013d8e:	7bbb      	ldrb	r3, [r7, #14]
 8013d90:	2b80      	cmp	r3, #128	; 0x80
 8013d92:	d00a      	beq.n	8013daa <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8013d94:	7bbb      	ldrb	r3, [r7, #14]
 8013d96:	4619      	mov	r1, r3
 8013d98:	6878      	ldr	r0, [r7, #4]
 8013d9a:	f004 f89c 	bl	8017ed6 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8013d9e:	2180      	movs	r1, #128	; 0x80
 8013da0:	6878      	ldr	r0, [r7, #4]
 8013da2:	f004 f898 	bl	8017ed6 <USBD_LL_StallEP>
 8013da6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8013da8:	e020      	b.n	8013dec <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8013daa:	6839      	ldr	r1, [r7, #0]
 8013dac:	6878      	ldr	r0, [r7, #4]
 8013dae:	f000 fca4 	bl	80146fa <USBD_CtlError>
              break;
 8013db2:	e01b      	b.n	8013dec <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8013db4:	683b      	ldr	r3, [r7, #0]
 8013db6:	885b      	ldrh	r3, [r3, #2]
 8013db8:	2b00      	cmp	r3, #0
 8013dba:	d10e      	bne.n	8013dda <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8013dbc:	7bbb      	ldrb	r3, [r7, #14]
 8013dbe:	2b00      	cmp	r3, #0
 8013dc0:	d00b      	beq.n	8013dda <USBD_StdEPReq+0xfe>
 8013dc2:	7bbb      	ldrb	r3, [r7, #14]
 8013dc4:	2b80      	cmp	r3, #128	; 0x80
 8013dc6:	d008      	beq.n	8013dda <USBD_StdEPReq+0xfe>
 8013dc8:	683b      	ldr	r3, [r7, #0]
 8013dca:	88db      	ldrh	r3, [r3, #6]
 8013dcc:	2b00      	cmp	r3, #0
 8013dce:	d104      	bne.n	8013dda <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8013dd0:	7bbb      	ldrb	r3, [r7, #14]
 8013dd2:	4619      	mov	r1, r3
 8013dd4:	6878      	ldr	r0, [r7, #4]
 8013dd6:	f004 f87e 	bl	8017ed6 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8013dda:	6878      	ldr	r0, [r7, #4]
 8013ddc:	f000 fd3b 	bl	8014856 <USBD_CtlSendStatus>

              break;
 8013de0:	e004      	b.n	8013dec <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8013de2:	6839      	ldr	r1, [r7, #0]
 8013de4:	6878      	ldr	r0, [r7, #4]
 8013de6:	f000 fc88 	bl	80146fa <USBD_CtlError>
              break;
 8013dea:	bf00      	nop
          }
          break;
 8013dec:	e107      	b.n	8013ffe <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8013dee:	687b      	ldr	r3, [r7, #4]
 8013df0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8013df4:	b2db      	uxtb	r3, r3
 8013df6:	2b02      	cmp	r3, #2
 8013df8:	d002      	beq.n	8013e00 <USBD_StdEPReq+0x124>
 8013dfa:	2b03      	cmp	r3, #3
 8013dfc:	d016      	beq.n	8013e2c <USBD_StdEPReq+0x150>
 8013dfe:	e04b      	b.n	8013e98 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8013e00:	7bbb      	ldrb	r3, [r7, #14]
 8013e02:	2b00      	cmp	r3, #0
 8013e04:	d00d      	beq.n	8013e22 <USBD_StdEPReq+0x146>
 8013e06:	7bbb      	ldrb	r3, [r7, #14]
 8013e08:	2b80      	cmp	r3, #128	; 0x80
 8013e0a:	d00a      	beq.n	8013e22 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8013e0c:	7bbb      	ldrb	r3, [r7, #14]
 8013e0e:	4619      	mov	r1, r3
 8013e10:	6878      	ldr	r0, [r7, #4]
 8013e12:	f004 f860 	bl	8017ed6 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8013e16:	2180      	movs	r1, #128	; 0x80
 8013e18:	6878      	ldr	r0, [r7, #4]
 8013e1a:	f004 f85c 	bl	8017ed6 <USBD_LL_StallEP>
 8013e1e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8013e20:	e040      	b.n	8013ea4 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8013e22:	6839      	ldr	r1, [r7, #0]
 8013e24:	6878      	ldr	r0, [r7, #4]
 8013e26:	f000 fc68 	bl	80146fa <USBD_CtlError>
              break;
 8013e2a:	e03b      	b.n	8013ea4 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8013e2c:	683b      	ldr	r3, [r7, #0]
 8013e2e:	885b      	ldrh	r3, [r3, #2]
 8013e30:	2b00      	cmp	r3, #0
 8013e32:	d136      	bne.n	8013ea2 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8013e34:	7bbb      	ldrb	r3, [r7, #14]
 8013e36:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013e3a:	2b00      	cmp	r3, #0
 8013e3c:	d004      	beq.n	8013e48 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8013e3e:	7bbb      	ldrb	r3, [r7, #14]
 8013e40:	4619      	mov	r1, r3
 8013e42:	6878      	ldr	r0, [r7, #4]
 8013e44:	f004 f866 	bl	8017f14 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8013e48:	6878      	ldr	r0, [r7, #4]
 8013e4a:	f000 fd04 	bl	8014856 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8013e4e:	7bbb      	ldrb	r3, [r7, #14]
 8013e50:	4619      	mov	r1, r3
 8013e52:	6878      	ldr	r0, [r7, #4]
 8013e54:	f7ff fde1 	bl	8013a1a <USBD_CoreFindEP>
 8013e58:	4603      	mov	r3, r0
 8013e5a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8013e5c:	7b7b      	ldrb	r3, [r7, #13]
 8013e5e:	2bff      	cmp	r3, #255	; 0xff
 8013e60:	d01f      	beq.n	8013ea2 <USBD_StdEPReq+0x1c6>
 8013e62:	7b7b      	ldrb	r3, [r7, #13]
 8013e64:	2b00      	cmp	r3, #0
 8013e66:	d11c      	bne.n	8013ea2 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8013e68:	7b7a      	ldrb	r2, [r7, #13]
 8013e6a:	687b      	ldr	r3, [r7, #4]
 8013e6c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8013e70:	7b7a      	ldrb	r2, [r7, #13]
 8013e72:	687b      	ldr	r3, [r7, #4]
 8013e74:	32ae      	adds	r2, #174	; 0xae
 8013e76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013e7a:	689b      	ldr	r3, [r3, #8]
 8013e7c:	2b00      	cmp	r3, #0
 8013e7e:	d010      	beq.n	8013ea2 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8013e80:	7b7a      	ldrb	r2, [r7, #13]
 8013e82:	687b      	ldr	r3, [r7, #4]
 8013e84:	32ae      	adds	r2, #174	; 0xae
 8013e86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013e8a:	689b      	ldr	r3, [r3, #8]
 8013e8c:	6839      	ldr	r1, [r7, #0]
 8013e8e:	6878      	ldr	r0, [r7, #4]
 8013e90:	4798      	blx	r3
 8013e92:	4603      	mov	r3, r0
 8013e94:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8013e96:	e004      	b.n	8013ea2 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8013e98:	6839      	ldr	r1, [r7, #0]
 8013e9a:	6878      	ldr	r0, [r7, #4]
 8013e9c:	f000 fc2d 	bl	80146fa <USBD_CtlError>
              break;
 8013ea0:	e000      	b.n	8013ea4 <USBD_StdEPReq+0x1c8>
              break;
 8013ea2:	bf00      	nop
          }
          break;
 8013ea4:	e0ab      	b.n	8013ffe <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8013ea6:	687b      	ldr	r3, [r7, #4]
 8013ea8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8013eac:	b2db      	uxtb	r3, r3
 8013eae:	2b02      	cmp	r3, #2
 8013eb0:	d002      	beq.n	8013eb8 <USBD_StdEPReq+0x1dc>
 8013eb2:	2b03      	cmp	r3, #3
 8013eb4:	d032      	beq.n	8013f1c <USBD_StdEPReq+0x240>
 8013eb6:	e097      	b.n	8013fe8 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8013eb8:	7bbb      	ldrb	r3, [r7, #14]
 8013eba:	2b00      	cmp	r3, #0
 8013ebc:	d007      	beq.n	8013ece <USBD_StdEPReq+0x1f2>
 8013ebe:	7bbb      	ldrb	r3, [r7, #14]
 8013ec0:	2b80      	cmp	r3, #128	; 0x80
 8013ec2:	d004      	beq.n	8013ece <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8013ec4:	6839      	ldr	r1, [r7, #0]
 8013ec6:	6878      	ldr	r0, [r7, #4]
 8013ec8:	f000 fc17 	bl	80146fa <USBD_CtlError>
                break;
 8013ecc:	e091      	b.n	8013ff2 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013ece:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013ed2:	2b00      	cmp	r3, #0
 8013ed4:	da0b      	bge.n	8013eee <USBD_StdEPReq+0x212>
 8013ed6:	7bbb      	ldrb	r3, [r7, #14]
 8013ed8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8013edc:	4613      	mov	r3, r2
 8013ede:	009b      	lsls	r3, r3, #2
 8013ee0:	4413      	add	r3, r2
 8013ee2:	009b      	lsls	r3, r3, #2
 8013ee4:	3310      	adds	r3, #16
 8013ee6:	687a      	ldr	r2, [r7, #4]
 8013ee8:	4413      	add	r3, r2
 8013eea:	3304      	adds	r3, #4
 8013eec:	e00b      	b.n	8013f06 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8013eee:	7bbb      	ldrb	r3, [r7, #14]
 8013ef0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013ef4:	4613      	mov	r3, r2
 8013ef6:	009b      	lsls	r3, r3, #2
 8013ef8:	4413      	add	r3, r2
 8013efa:	009b      	lsls	r3, r3, #2
 8013efc:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8013f00:	687a      	ldr	r2, [r7, #4]
 8013f02:	4413      	add	r3, r2
 8013f04:	3304      	adds	r3, #4
 8013f06:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8013f08:	68bb      	ldr	r3, [r7, #8]
 8013f0a:	2200      	movs	r2, #0
 8013f0c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8013f0e:	68bb      	ldr	r3, [r7, #8]
 8013f10:	2202      	movs	r2, #2
 8013f12:	4619      	mov	r1, r3
 8013f14:	6878      	ldr	r0, [r7, #4]
 8013f16:	f000 fc61 	bl	80147dc <USBD_CtlSendData>
              break;
 8013f1a:	e06a      	b.n	8013ff2 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8013f1c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013f20:	2b00      	cmp	r3, #0
 8013f22:	da11      	bge.n	8013f48 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8013f24:	7bbb      	ldrb	r3, [r7, #14]
 8013f26:	f003 020f 	and.w	r2, r3, #15
 8013f2a:	6879      	ldr	r1, [r7, #4]
 8013f2c:	4613      	mov	r3, r2
 8013f2e:	009b      	lsls	r3, r3, #2
 8013f30:	4413      	add	r3, r2
 8013f32:	009b      	lsls	r3, r3, #2
 8013f34:	440b      	add	r3, r1
 8013f36:	3324      	adds	r3, #36	; 0x24
 8013f38:	881b      	ldrh	r3, [r3, #0]
 8013f3a:	2b00      	cmp	r3, #0
 8013f3c:	d117      	bne.n	8013f6e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8013f3e:	6839      	ldr	r1, [r7, #0]
 8013f40:	6878      	ldr	r0, [r7, #4]
 8013f42:	f000 fbda 	bl	80146fa <USBD_CtlError>
                  break;
 8013f46:	e054      	b.n	8013ff2 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8013f48:	7bbb      	ldrb	r3, [r7, #14]
 8013f4a:	f003 020f 	and.w	r2, r3, #15
 8013f4e:	6879      	ldr	r1, [r7, #4]
 8013f50:	4613      	mov	r3, r2
 8013f52:	009b      	lsls	r3, r3, #2
 8013f54:	4413      	add	r3, r2
 8013f56:	009b      	lsls	r3, r3, #2
 8013f58:	440b      	add	r3, r1
 8013f5a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8013f5e:	881b      	ldrh	r3, [r3, #0]
 8013f60:	2b00      	cmp	r3, #0
 8013f62:	d104      	bne.n	8013f6e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8013f64:	6839      	ldr	r1, [r7, #0]
 8013f66:	6878      	ldr	r0, [r7, #4]
 8013f68:	f000 fbc7 	bl	80146fa <USBD_CtlError>
                  break;
 8013f6c:	e041      	b.n	8013ff2 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013f6e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013f72:	2b00      	cmp	r3, #0
 8013f74:	da0b      	bge.n	8013f8e <USBD_StdEPReq+0x2b2>
 8013f76:	7bbb      	ldrb	r3, [r7, #14]
 8013f78:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8013f7c:	4613      	mov	r3, r2
 8013f7e:	009b      	lsls	r3, r3, #2
 8013f80:	4413      	add	r3, r2
 8013f82:	009b      	lsls	r3, r3, #2
 8013f84:	3310      	adds	r3, #16
 8013f86:	687a      	ldr	r2, [r7, #4]
 8013f88:	4413      	add	r3, r2
 8013f8a:	3304      	adds	r3, #4
 8013f8c:	e00b      	b.n	8013fa6 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8013f8e:	7bbb      	ldrb	r3, [r7, #14]
 8013f90:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013f94:	4613      	mov	r3, r2
 8013f96:	009b      	lsls	r3, r3, #2
 8013f98:	4413      	add	r3, r2
 8013f9a:	009b      	lsls	r3, r3, #2
 8013f9c:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8013fa0:	687a      	ldr	r2, [r7, #4]
 8013fa2:	4413      	add	r3, r2
 8013fa4:	3304      	adds	r3, #4
 8013fa6:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8013fa8:	7bbb      	ldrb	r3, [r7, #14]
 8013faa:	2b00      	cmp	r3, #0
 8013fac:	d002      	beq.n	8013fb4 <USBD_StdEPReq+0x2d8>
 8013fae:	7bbb      	ldrb	r3, [r7, #14]
 8013fb0:	2b80      	cmp	r3, #128	; 0x80
 8013fb2:	d103      	bne.n	8013fbc <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8013fb4:	68bb      	ldr	r3, [r7, #8]
 8013fb6:	2200      	movs	r2, #0
 8013fb8:	601a      	str	r2, [r3, #0]
 8013fba:	e00e      	b.n	8013fda <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8013fbc:	7bbb      	ldrb	r3, [r7, #14]
 8013fbe:	4619      	mov	r1, r3
 8013fc0:	6878      	ldr	r0, [r7, #4]
 8013fc2:	f003 ffc6 	bl	8017f52 <USBD_LL_IsStallEP>
 8013fc6:	4603      	mov	r3, r0
 8013fc8:	2b00      	cmp	r3, #0
 8013fca:	d003      	beq.n	8013fd4 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8013fcc:	68bb      	ldr	r3, [r7, #8]
 8013fce:	2201      	movs	r2, #1
 8013fd0:	601a      	str	r2, [r3, #0]
 8013fd2:	e002      	b.n	8013fda <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8013fd4:	68bb      	ldr	r3, [r7, #8]
 8013fd6:	2200      	movs	r2, #0
 8013fd8:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8013fda:	68bb      	ldr	r3, [r7, #8]
 8013fdc:	2202      	movs	r2, #2
 8013fde:	4619      	mov	r1, r3
 8013fe0:	6878      	ldr	r0, [r7, #4]
 8013fe2:	f000 fbfb 	bl	80147dc <USBD_CtlSendData>
              break;
 8013fe6:	e004      	b.n	8013ff2 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8013fe8:	6839      	ldr	r1, [r7, #0]
 8013fea:	6878      	ldr	r0, [r7, #4]
 8013fec:	f000 fb85 	bl	80146fa <USBD_CtlError>
              break;
 8013ff0:	bf00      	nop
          }
          break;
 8013ff2:	e004      	b.n	8013ffe <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8013ff4:	6839      	ldr	r1, [r7, #0]
 8013ff6:	6878      	ldr	r0, [r7, #4]
 8013ff8:	f000 fb7f 	bl	80146fa <USBD_CtlError>
          break;
 8013ffc:	bf00      	nop
      }
      break;
 8013ffe:	e005      	b.n	801400c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8014000:	6839      	ldr	r1, [r7, #0]
 8014002:	6878      	ldr	r0, [r7, #4]
 8014004:	f000 fb79 	bl	80146fa <USBD_CtlError>
      break;
 8014008:	e000      	b.n	801400c <USBD_StdEPReq+0x330>
      break;
 801400a:	bf00      	nop
  }

  return ret;
 801400c:	7bfb      	ldrb	r3, [r7, #15]
}
 801400e:	4618      	mov	r0, r3
 8014010:	3710      	adds	r7, #16
 8014012:	46bd      	mov	sp, r7
 8014014:	bd80      	pop	{r7, pc}
	...

08014018 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014018:	b580      	push	{r7, lr}
 801401a:	b084      	sub	sp, #16
 801401c:	af00      	add	r7, sp, #0
 801401e:	6078      	str	r0, [r7, #4]
 8014020:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8014022:	2300      	movs	r3, #0
 8014024:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8014026:	2300      	movs	r3, #0
 8014028:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 801402a:	2300      	movs	r3, #0
 801402c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 801402e:	683b      	ldr	r3, [r7, #0]
 8014030:	885b      	ldrh	r3, [r3, #2]
 8014032:	0a1b      	lsrs	r3, r3, #8
 8014034:	b29b      	uxth	r3, r3
 8014036:	3b01      	subs	r3, #1
 8014038:	2b0e      	cmp	r3, #14
 801403a:	f200 8152 	bhi.w	80142e2 <USBD_GetDescriptor+0x2ca>
 801403e:	a201      	add	r2, pc, #4	; (adr r2, 8014044 <USBD_GetDescriptor+0x2c>)
 8014040:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014044:	080140b5 	.word	0x080140b5
 8014048:	080140cd 	.word	0x080140cd
 801404c:	0801410d 	.word	0x0801410d
 8014050:	080142e3 	.word	0x080142e3
 8014054:	080142e3 	.word	0x080142e3
 8014058:	08014283 	.word	0x08014283
 801405c:	080142af 	.word	0x080142af
 8014060:	080142e3 	.word	0x080142e3
 8014064:	080142e3 	.word	0x080142e3
 8014068:	080142e3 	.word	0x080142e3
 801406c:	080142e3 	.word	0x080142e3
 8014070:	080142e3 	.word	0x080142e3
 8014074:	080142e3 	.word	0x080142e3
 8014078:	080142e3 	.word	0x080142e3
 801407c:	08014081 	.word	0x08014081
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8014080:	687b      	ldr	r3, [r7, #4]
 8014082:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014086:	69db      	ldr	r3, [r3, #28]
 8014088:	2b00      	cmp	r3, #0
 801408a:	d00b      	beq.n	80140a4 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 801408c:	687b      	ldr	r3, [r7, #4]
 801408e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014092:	69db      	ldr	r3, [r3, #28]
 8014094:	687a      	ldr	r2, [r7, #4]
 8014096:	7c12      	ldrb	r2, [r2, #16]
 8014098:	f107 0108 	add.w	r1, r7, #8
 801409c:	4610      	mov	r0, r2
 801409e:	4798      	blx	r3
 80140a0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80140a2:	e126      	b.n	80142f2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80140a4:	6839      	ldr	r1, [r7, #0]
 80140a6:	6878      	ldr	r0, [r7, #4]
 80140a8:	f000 fb27 	bl	80146fa <USBD_CtlError>
        err++;
 80140ac:	7afb      	ldrb	r3, [r7, #11]
 80140ae:	3301      	adds	r3, #1
 80140b0:	72fb      	strb	r3, [r7, #11]
      break;
 80140b2:	e11e      	b.n	80142f2 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80140b4:	687b      	ldr	r3, [r7, #4]
 80140b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80140ba:	681b      	ldr	r3, [r3, #0]
 80140bc:	687a      	ldr	r2, [r7, #4]
 80140be:	7c12      	ldrb	r2, [r2, #16]
 80140c0:	f107 0108 	add.w	r1, r7, #8
 80140c4:	4610      	mov	r0, r2
 80140c6:	4798      	blx	r3
 80140c8:	60f8      	str	r0, [r7, #12]
      break;
 80140ca:	e112      	b.n	80142f2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80140cc:	687b      	ldr	r3, [r7, #4]
 80140ce:	7c1b      	ldrb	r3, [r3, #16]
 80140d0:	2b00      	cmp	r3, #0
 80140d2:	d10d      	bne.n	80140f0 <USBD_GetDescriptor+0xd8>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80140d4:	687b      	ldr	r3, [r7, #4]
 80140d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80140da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80140dc:	f107 0208 	add.w	r2, r7, #8
 80140e0:	4610      	mov	r0, r2
 80140e2:	4798      	blx	r3
 80140e4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80140e6:	68fb      	ldr	r3, [r7, #12]
 80140e8:	3301      	adds	r3, #1
 80140ea:	2202      	movs	r2, #2
 80140ec:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80140ee:	e100      	b.n	80142f2 <USBD_GetDescriptor+0x2da>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80140f0:	687b      	ldr	r3, [r7, #4]
 80140f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80140f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80140f8:	f107 0208 	add.w	r2, r7, #8
 80140fc:	4610      	mov	r0, r2
 80140fe:	4798      	blx	r3
 8014100:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8014102:	68fb      	ldr	r3, [r7, #12]
 8014104:	3301      	adds	r3, #1
 8014106:	2202      	movs	r2, #2
 8014108:	701a      	strb	r2, [r3, #0]
      break;
 801410a:	e0f2      	b.n	80142f2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 801410c:	683b      	ldr	r3, [r7, #0]
 801410e:	885b      	ldrh	r3, [r3, #2]
 8014110:	b2db      	uxtb	r3, r3
 8014112:	2b05      	cmp	r3, #5
 8014114:	f200 80ac 	bhi.w	8014270 <USBD_GetDescriptor+0x258>
 8014118:	a201      	add	r2, pc, #4	; (adr r2, 8014120 <USBD_GetDescriptor+0x108>)
 801411a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801411e:	bf00      	nop
 8014120:	08014139 	.word	0x08014139
 8014124:	0801416d 	.word	0x0801416d
 8014128:	080141a1 	.word	0x080141a1
 801412c:	080141d5 	.word	0x080141d5
 8014130:	08014209 	.word	0x08014209
 8014134:	0801423d 	.word	0x0801423d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8014138:	687b      	ldr	r3, [r7, #4]
 801413a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801413e:	685b      	ldr	r3, [r3, #4]
 8014140:	2b00      	cmp	r3, #0
 8014142:	d00b      	beq.n	801415c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8014144:	687b      	ldr	r3, [r7, #4]
 8014146:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801414a:	685b      	ldr	r3, [r3, #4]
 801414c:	687a      	ldr	r2, [r7, #4]
 801414e:	7c12      	ldrb	r2, [r2, #16]
 8014150:	f107 0108 	add.w	r1, r7, #8
 8014154:	4610      	mov	r0, r2
 8014156:	4798      	blx	r3
 8014158:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801415a:	e091      	b.n	8014280 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801415c:	6839      	ldr	r1, [r7, #0]
 801415e:	6878      	ldr	r0, [r7, #4]
 8014160:	f000 facb 	bl	80146fa <USBD_CtlError>
            err++;
 8014164:	7afb      	ldrb	r3, [r7, #11]
 8014166:	3301      	adds	r3, #1
 8014168:	72fb      	strb	r3, [r7, #11]
          break;
 801416a:	e089      	b.n	8014280 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 801416c:	687b      	ldr	r3, [r7, #4]
 801416e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014172:	689b      	ldr	r3, [r3, #8]
 8014174:	2b00      	cmp	r3, #0
 8014176:	d00b      	beq.n	8014190 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8014178:	687b      	ldr	r3, [r7, #4]
 801417a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801417e:	689b      	ldr	r3, [r3, #8]
 8014180:	687a      	ldr	r2, [r7, #4]
 8014182:	7c12      	ldrb	r2, [r2, #16]
 8014184:	f107 0108 	add.w	r1, r7, #8
 8014188:	4610      	mov	r0, r2
 801418a:	4798      	blx	r3
 801418c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801418e:	e077      	b.n	8014280 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8014190:	6839      	ldr	r1, [r7, #0]
 8014192:	6878      	ldr	r0, [r7, #4]
 8014194:	f000 fab1 	bl	80146fa <USBD_CtlError>
            err++;
 8014198:	7afb      	ldrb	r3, [r7, #11]
 801419a:	3301      	adds	r3, #1
 801419c:	72fb      	strb	r3, [r7, #11]
          break;
 801419e:	e06f      	b.n	8014280 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80141a0:	687b      	ldr	r3, [r7, #4]
 80141a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80141a6:	68db      	ldr	r3, [r3, #12]
 80141a8:	2b00      	cmp	r3, #0
 80141aa:	d00b      	beq.n	80141c4 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80141ac:	687b      	ldr	r3, [r7, #4]
 80141ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80141b2:	68db      	ldr	r3, [r3, #12]
 80141b4:	687a      	ldr	r2, [r7, #4]
 80141b6:	7c12      	ldrb	r2, [r2, #16]
 80141b8:	f107 0108 	add.w	r1, r7, #8
 80141bc:	4610      	mov	r0, r2
 80141be:	4798      	blx	r3
 80141c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80141c2:	e05d      	b.n	8014280 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80141c4:	6839      	ldr	r1, [r7, #0]
 80141c6:	6878      	ldr	r0, [r7, #4]
 80141c8:	f000 fa97 	bl	80146fa <USBD_CtlError>
            err++;
 80141cc:	7afb      	ldrb	r3, [r7, #11]
 80141ce:	3301      	adds	r3, #1
 80141d0:	72fb      	strb	r3, [r7, #11]
          break;
 80141d2:	e055      	b.n	8014280 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80141d4:	687b      	ldr	r3, [r7, #4]
 80141d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80141da:	691b      	ldr	r3, [r3, #16]
 80141dc:	2b00      	cmp	r3, #0
 80141de:	d00b      	beq.n	80141f8 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80141e0:	687b      	ldr	r3, [r7, #4]
 80141e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80141e6:	691b      	ldr	r3, [r3, #16]
 80141e8:	687a      	ldr	r2, [r7, #4]
 80141ea:	7c12      	ldrb	r2, [r2, #16]
 80141ec:	f107 0108 	add.w	r1, r7, #8
 80141f0:	4610      	mov	r0, r2
 80141f2:	4798      	blx	r3
 80141f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80141f6:	e043      	b.n	8014280 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80141f8:	6839      	ldr	r1, [r7, #0]
 80141fa:	6878      	ldr	r0, [r7, #4]
 80141fc:	f000 fa7d 	bl	80146fa <USBD_CtlError>
            err++;
 8014200:	7afb      	ldrb	r3, [r7, #11]
 8014202:	3301      	adds	r3, #1
 8014204:	72fb      	strb	r3, [r7, #11]
          break;
 8014206:	e03b      	b.n	8014280 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8014208:	687b      	ldr	r3, [r7, #4]
 801420a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801420e:	695b      	ldr	r3, [r3, #20]
 8014210:	2b00      	cmp	r3, #0
 8014212:	d00b      	beq.n	801422c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8014214:	687b      	ldr	r3, [r7, #4]
 8014216:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801421a:	695b      	ldr	r3, [r3, #20]
 801421c:	687a      	ldr	r2, [r7, #4]
 801421e:	7c12      	ldrb	r2, [r2, #16]
 8014220:	f107 0108 	add.w	r1, r7, #8
 8014224:	4610      	mov	r0, r2
 8014226:	4798      	blx	r3
 8014228:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801422a:	e029      	b.n	8014280 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801422c:	6839      	ldr	r1, [r7, #0]
 801422e:	6878      	ldr	r0, [r7, #4]
 8014230:	f000 fa63 	bl	80146fa <USBD_CtlError>
            err++;
 8014234:	7afb      	ldrb	r3, [r7, #11]
 8014236:	3301      	adds	r3, #1
 8014238:	72fb      	strb	r3, [r7, #11]
          break;
 801423a:	e021      	b.n	8014280 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 801423c:	687b      	ldr	r3, [r7, #4]
 801423e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014242:	699b      	ldr	r3, [r3, #24]
 8014244:	2b00      	cmp	r3, #0
 8014246:	d00b      	beq.n	8014260 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8014248:	687b      	ldr	r3, [r7, #4]
 801424a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801424e:	699b      	ldr	r3, [r3, #24]
 8014250:	687a      	ldr	r2, [r7, #4]
 8014252:	7c12      	ldrb	r2, [r2, #16]
 8014254:	f107 0108 	add.w	r1, r7, #8
 8014258:	4610      	mov	r0, r2
 801425a:	4798      	blx	r3
 801425c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801425e:	e00f      	b.n	8014280 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8014260:	6839      	ldr	r1, [r7, #0]
 8014262:	6878      	ldr	r0, [r7, #4]
 8014264:	f000 fa49 	bl	80146fa <USBD_CtlError>
            err++;
 8014268:	7afb      	ldrb	r3, [r7, #11]
 801426a:	3301      	adds	r3, #1
 801426c:	72fb      	strb	r3, [r7, #11]
          break;
 801426e:	e007      	b.n	8014280 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8014270:	6839      	ldr	r1, [r7, #0]
 8014272:	6878      	ldr	r0, [r7, #4]
 8014274:	f000 fa41 	bl	80146fa <USBD_CtlError>
          err++;
 8014278:	7afb      	ldrb	r3, [r7, #11]
 801427a:	3301      	adds	r3, #1
 801427c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 801427e:	bf00      	nop
      }
      break;
 8014280:	e037      	b.n	80142f2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014282:	687b      	ldr	r3, [r7, #4]
 8014284:	7c1b      	ldrb	r3, [r3, #16]
 8014286:	2b00      	cmp	r3, #0
 8014288:	d109      	bne.n	801429e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 801428a:	687b      	ldr	r3, [r7, #4]
 801428c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014290:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014292:	f107 0208 	add.w	r2, r7, #8
 8014296:	4610      	mov	r0, r2
 8014298:	4798      	blx	r3
 801429a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801429c:	e029      	b.n	80142f2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801429e:	6839      	ldr	r1, [r7, #0]
 80142a0:	6878      	ldr	r0, [r7, #4]
 80142a2:	f000 fa2a 	bl	80146fa <USBD_CtlError>
        err++;
 80142a6:	7afb      	ldrb	r3, [r7, #11]
 80142a8:	3301      	adds	r3, #1
 80142aa:	72fb      	strb	r3, [r7, #11]
      break;
 80142ac:	e021      	b.n	80142f2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80142ae:	687b      	ldr	r3, [r7, #4]
 80142b0:	7c1b      	ldrb	r3, [r3, #16]
 80142b2:	2b00      	cmp	r3, #0
 80142b4:	d10d      	bne.n	80142d2 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80142b6:	687b      	ldr	r3, [r7, #4]
 80142b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80142bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80142be:	f107 0208 	add.w	r2, r7, #8
 80142c2:	4610      	mov	r0, r2
 80142c4:	4798      	blx	r3
 80142c6:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80142c8:	68fb      	ldr	r3, [r7, #12]
 80142ca:	3301      	adds	r3, #1
 80142cc:	2207      	movs	r2, #7
 80142ce:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80142d0:	e00f      	b.n	80142f2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80142d2:	6839      	ldr	r1, [r7, #0]
 80142d4:	6878      	ldr	r0, [r7, #4]
 80142d6:	f000 fa10 	bl	80146fa <USBD_CtlError>
        err++;
 80142da:	7afb      	ldrb	r3, [r7, #11]
 80142dc:	3301      	adds	r3, #1
 80142de:	72fb      	strb	r3, [r7, #11]
      break;
 80142e0:	e007      	b.n	80142f2 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80142e2:	6839      	ldr	r1, [r7, #0]
 80142e4:	6878      	ldr	r0, [r7, #4]
 80142e6:	f000 fa08 	bl	80146fa <USBD_CtlError>
      err++;
 80142ea:	7afb      	ldrb	r3, [r7, #11]
 80142ec:	3301      	adds	r3, #1
 80142ee:	72fb      	strb	r3, [r7, #11]
      break;
 80142f0:	bf00      	nop
  }

  if (err != 0U)
 80142f2:	7afb      	ldrb	r3, [r7, #11]
 80142f4:	2b00      	cmp	r3, #0
 80142f6:	d11e      	bne.n	8014336 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80142f8:	683b      	ldr	r3, [r7, #0]
 80142fa:	88db      	ldrh	r3, [r3, #6]
 80142fc:	2b00      	cmp	r3, #0
 80142fe:	d016      	beq.n	801432e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8014300:	893b      	ldrh	r3, [r7, #8]
 8014302:	2b00      	cmp	r3, #0
 8014304:	d00e      	beq.n	8014324 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8014306:	683b      	ldr	r3, [r7, #0]
 8014308:	88da      	ldrh	r2, [r3, #6]
 801430a:	893b      	ldrh	r3, [r7, #8]
 801430c:	4293      	cmp	r3, r2
 801430e:	bf28      	it	cs
 8014310:	4613      	movcs	r3, r2
 8014312:	b29b      	uxth	r3, r3
 8014314:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8014316:	893b      	ldrh	r3, [r7, #8]
 8014318:	461a      	mov	r2, r3
 801431a:	68f9      	ldr	r1, [r7, #12]
 801431c:	6878      	ldr	r0, [r7, #4]
 801431e:	f000 fa5d 	bl	80147dc <USBD_CtlSendData>
 8014322:	e009      	b.n	8014338 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8014324:	6839      	ldr	r1, [r7, #0]
 8014326:	6878      	ldr	r0, [r7, #4]
 8014328:	f000 f9e7 	bl	80146fa <USBD_CtlError>
 801432c:	e004      	b.n	8014338 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 801432e:	6878      	ldr	r0, [r7, #4]
 8014330:	f000 fa91 	bl	8014856 <USBD_CtlSendStatus>
 8014334:	e000      	b.n	8014338 <USBD_GetDescriptor+0x320>
    return;
 8014336:	bf00      	nop
  }
}
 8014338:	3710      	adds	r7, #16
 801433a:	46bd      	mov	sp, r7
 801433c:	bd80      	pop	{r7, pc}
 801433e:	bf00      	nop

08014340 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014340:	b580      	push	{r7, lr}
 8014342:	b084      	sub	sp, #16
 8014344:	af00      	add	r7, sp, #0
 8014346:	6078      	str	r0, [r7, #4]
 8014348:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 801434a:	683b      	ldr	r3, [r7, #0]
 801434c:	889b      	ldrh	r3, [r3, #4]
 801434e:	2b00      	cmp	r3, #0
 8014350:	d131      	bne.n	80143b6 <USBD_SetAddress+0x76>
 8014352:	683b      	ldr	r3, [r7, #0]
 8014354:	88db      	ldrh	r3, [r3, #6]
 8014356:	2b00      	cmp	r3, #0
 8014358:	d12d      	bne.n	80143b6 <USBD_SetAddress+0x76>
 801435a:	683b      	ldr	r3, [r7, #0]
 801435c:	885b      	ldrh	r3, [r3, #2]
 801435e:	2b7f      	cmp	r3, #127	; 0x7f
 8014360:	d829      	bhi.n	80143b6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8014362:	683b      	ldr	r3, [r7, #0]
 8014364:	885b      	ldrh	r3, [r3, #2]
 8014366:	b2db      	uxtb	r3, r3
 8014368:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801436c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801436e:	687b      	ldr	r3, [r7, #4]
 8014370:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014374:	b2db      	uxtb	r3, r3
 8014376:	2b03      	cmp	r3, #3
 8014378:	d104      	bne.n	8014384 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 801437a:	6839      	ldr	r1, [r7, #0]
 801437c:	6878      	ldr	r0, [r7, #4]
 801437e:	f000 f9bc 	bl	80146fa <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014382:	e01d      	b.n	80143c0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8014384:	687b      	ldr	r3, [r7, #4]
 8014386:	7bfa      	ldrb	r2, [r7, #15]
 8014388:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 801438c:	7bfb      	ldrb	r3, [r7, #15]
 801438e:	4619      	mov	r1, r3
 8014390:	6878      	ldr	r0, [r7, #4]
 8014392:	f003 fe0a 	bl	8017faa <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8014396:	6878      	ldr	r0, [r7, #4]
 8014398:	f000 fa5d 	bl	8014856 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 801439c:	7bfb      	ldrb	r3, [r7, #15]
 801439e:	2b00      	cmp	r3, #0
 80143a0:	d004      	beq.n	80143ac <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80143a2:	687b      	ldr	r3, [r7, #4]
 80143a4:	2202      	movs	r2, #2
 80143a6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80143aa:	e009      	b.n	80143c0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80143ac:	687b      	ldr	r3, [r7, #4]
 80143ae:	2201      	movs	r2, #1
 80143b0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80143b4:	e004      	b.n	80143c0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80143b6:	6839      	ldr	r1, [r7, #0]
 80143b8:	6878      	ldr	r0, [r7, #4]
 80143ba:	f000 f99e 	bl	80146fa <USBD_CtlError>
  }
}
 80143be:	bf00      	nop
 80143c0:	bf00      	nop
 80143c2:	3710      	adds	r7, #16
 80143c4:	46bd      	mov	sp, r7
 80143c6:	bd80      	pop	{r7, pc}

080143c8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80143c8:	b580      	push	{r7, lr}
 80143ca:	b084      	sub	sp, #16
 80143cc:	af00      	add	r7, sp, #0
 80143ce:	6078      	str	r0, [r7, #4]
 80143d0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80143d2:	2300      	movs	r3, #0
 80143d4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80143d6:	683b      	ldr	r3, [r7, #0]
 80143d8:	885b      	ldrh	r3, [r3, #2]
 80143da:	b2da      	uxtb	r2, r3
 80143dc:	4b4e      	ldr	r3, [pc, #312]	; (8014518 <USBD_SetConfig+0x150>)
 80143de:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80143e0:	4b4d      	ldr	r3, [pc, #308]	; (8014518 <USBD_SetConfig+0x150>)
 80143e2:	781b      	ldrb	r3, [r3, #0]
 80143e4:	2b01      	cmp	r3, #1
 80143e6:	d905      	bls.n	80143f4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80143e8:	6839      	ldr	r1, [r7, #0]
 80143ea:	6878      	ldr	r0, [r7, #4]
 80143ec:	f000 f985 	bl	80146fa <USBD_CtlError>
    return USBD_FAIL;
 80143f0:	2303      	movs	r3, #3
 80143f2:	e08c      	b.n	801450e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80143f4:	687b      	ldr	r3, [r7, #4]
 80143f6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80143fa:	b2db      	uxtb	r3, r3
 80143fc:	2b02      	cmp	r3, #2
 80143fe:	d002      	beq.n	8014406 <USBD_SetConfig+0x3e>
 8014400:	2b03      	cmp	r3, #3
 8014402:	d029      	beq.n	8014458 <USBD_SetConfig+0x90>
 8014404:	e075      	b.n	80144f2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8014406:	4b44      	ldr	r3, [pc, #272]	; (8014518 <USBD_SetConfig+0x150>)
 8014408:	781b      	ldrb	r3, [r3, #0]
 801440a:	2b00      	cmp	r3, #0
 801440c:	d020      	beq.n	8014450 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 801440e:	4b42      	ldr	r3, [pc, #264]	; (8014518 <USBD_SetConfig+0x150>)
 8014410:	781b      	ldrb	r3, [r3, #0]
 8014412:	461a      	mov	r2, r3
 8014414:	687b      	ldr	r3, [r7, #4]
 8014416:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8014418:	4b3f      	ldr	r3, [pc, #252]	; (8014518 <USBD_SetConfig+0x150>)
 801441a:	781b      	ldrb	r3, [r3, #0]
 801441c:	4619      	mov	r1, r3
 801441e:	6878      	ldr	r0, [r7, #4]
 8014420:	f7fe ffbc 	bl	801339c <USBD_SetClassConfig>
 8014424:	4603      	mov	r3, r0
 8014426:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8014428:	7bfb      	ldrb	r3, [r7, #15]
 801442a:	2b00      	cmp	r3, #0
 801442c:	d008      	beq.n	8014440 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 801442e:	6839      	ldr	r1, [r7, #0]
 8014430:	6878      	ldr	r0, [r7, #4]
 8014432:	f000 f962 	bl	80146fa <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8014436:	687b      	ldr	r3, [r7, #4]
 8014438:	2202      	movs	r2, #2
 801443a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801443e:	e065      	b.n	801450c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8014440:	6878      	ldr	r0, [r7, #4]
 8014442:	f000 fa08 	bl	8014856 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8014446:	687b      	ldr	r3, [r7, #4]
 8014448:	2203      	movs	r2, #3
 801444a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 801444e:	e05d      	b.n	801450c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8014450:	6878      	ldr	r0, [r7, #4]
 8014452:	f000 fa00 	bl	8014856 <USBD_CtlSendStatus>
      break;
 8014456:	e059      	b.n	801450c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8014458:	4b2f      	ldr	r3, [pc, #188]	; (8014518 <USBD_SetConfig+0x150>)
 801445a:	781b      	ldrb	r3, [r3, #0]
 801445c:	2b00      	cmp	r3, #0
 801445e:	d112      	bne.n	8014486 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8014460:	687b      	ldr	r3, [r7, #4]
 8014462:	2202      	movs	r2, #2
 8014464:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8014468:	4b2b      	ldr	r3, [pc, #172]	; (8014518 <USBD_SetConfig+0x150>)
 801446a:	781b      	ldrb	r3, [r3, #0]
 801446c:	461a      	mov	r2, r3
 801446e:	687b      	ldr	r3, [r7, #4]
 8014470:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8014472:	4b29      	ldr	r3, [pc, #164]	; (8014518 <USBD_SetConfig+0x150>)
 8014474:	781b      	ldrb	r3, [r3, #0]
 8014476:	4619      	mov	r1, r3
 8014478:	6878      	ldr	r0, [r7, #4]
 801447a:	f7fe ffab 	bl	80133d4 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 801447e:	6878      	ldr	r0, [r7, #4]
 8014480:	f000 f9e9 	bl	8014856 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8014484:	e042      	b.n	801450c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8014486:	4b24      	ldr	r3, [pc, #144]	; (8014518 <USBD_SetConfig+0x150>)
 8014488:	781b      	ldrb	r3, [r3, #0]
 801448a:	461a      	mov	r2, r3
 801448c:	687b      	ldr	r3, [r7, #4]
 801448e:	685b      	ldr	r3, [r3, #4]
 8014490:	429a      	cmp	r2, r3
 8014492:	d02a      	beq.n	80144ea <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8014494:	687b      	ldr	r3, [r7, #4]
 8014496:	685b      	ldr	r3, [r3, #4]
 8014498:	b2db      	uxtb	r3, r3
 801449a:	4619      	mov	r1, r3
 801449c:	6878      	ldr	r0, [r7, #4]
 801449e:	f7fe ff99 	bl	80133d4 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80144a2:	4b1d      	ldr	r3, [pc, #116]	; (8014518 <USBD_SetConfig+0x150>)
 80144a4:	781b      	ldrb	r3, [r3, #0]
 80144a6:	461a      	mov	r2, r3
 80144a8:	687b      	ldr	r3, [r7, #4]
 80144aa:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80144ac:	4b1a      	ldr	r3, [pc, #104]	; (8014518 <USBD_SetConfig+0x150>)
 80144ae:	781b      	ldrb	r3, [r3, #0]
 80144b0:	4619      	mov	r1, r3
 80144b2:	6878      	ldr	r0, [r7, #4]
 80144b4:	f7fe ff72 	bl	801339c <USBD_SetClassConfig>
 80144b8:	4603      	mov	r3, r0
 80144ba:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80144bc:	7bfb      	ldrb	r3, [r7, #15]
 80144be:	2b00      	cmp	r3, #0
 80144c0:	d00f      	beq.n	80144e2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80144c2:	6839      	ldr	r1, [r7, #0]
 80144c4:	6878      	ldr	r0, [r7, #4]
 80144c6:	f000 f918 	bl	80146fa <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80144ca:	687b      	ldr	r3, [r7, #4]
 80144cc:	685b      	ldr	r3, [r3, #4]
 80144ce:	b2db      	uxtb	r3, r3
 80144d0:	4619      	mov	r1, r3
 80144d2:	6878      	ldr	r0, [r7, #4]
 80144d4:	f7fe ff7e 	bl	80133d4 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80144d8:	687b      	ldr	r3, [r7, #4]
 80144da:	2202      	movs	r2, #2
 80144dc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80144e0:	e014      	b.n	801450c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80144e2:	6878      	ldr	r0, [r7, #4]
 80144e4:	f000 f9b7 	bl	8014856 <USBD_CtlSendStatus>
      break;
 80144e8:	e010      	b.n	801450c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80144ea:	6878      	ldr	r0, [r7, #4]
 80144ec:	f000 f9b3 	bl	8014856 <USBD_CtlSendStatus>
      break;
 80144f0:	e00c      	b.n	801450c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80144f2:	6839      	ldr	r1, [r7, #0]
 80144f4:	6878      	ldr	r0, [r7, #4]
 80144f6:	f000 f900 	bl	80146fa <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80144fa:	4b07      	ldr	r3, [pc, #28]	; (8014518 <USBD_SetConfig+0x150>)
 80144fc:	781b      	ldrb	r3, [r3, #0]
 80144fe:	4619      	mov	r1, r3
 8014500:	6878      	ldr	r0, [r7, #4]
 8014502:	f7fe ff67 	bl	80133d4 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8014506:	2303      	movs	r3, #3
 8014508:	73fb      	strb	r3, [r7, #15]
      break;
 801450a:	bf00      	nop
  }

  return ret;
 801450c:	7bfb      	ldrb	r3, [r7, #15]
}
 801450e:	4618      	mov	r0, r3
 8014510:	3710      	adds	r7, #16
 8014512:	46bd      	mov	sp, r7
 8014514:	bd80      	pop	{r7, pc}
 8014516:	bf00      	nop
 8014518:	200026e0 	.word	0x200026e0

0801451c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801451c:	b580      	push	{r7, lr}
 801451e:	b082      	sub	sp, #8
 8014520:	af00      	add	r7, sp, #0
 8014522:	6078      	str	r0, [r7, #4]
 8014524:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8014526:	683b      	ldr	r3, [r7, #0]
 8014528:	88db      	ldrh	r3, [r3, #6]
 801452a:	2b01      	cmp	r3, #1
 801452c:	d004      	beq.n	8014538 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 801452e:	6839      	ldr	r1, [r7, #0]
 8014530:	6878      	ldr	r0, [r7, #4]
 8014532:	f000 f8e2 	bl	80146fa <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8014536:	e023      	b.n	8014580 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8014538:	687b      	ldr	r3, [r7, #4]
 801453a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801453e:	b2db      	uxtb	r3, r3
 8014540:	2b02      	cmp	r3, #2
 8014542:	dc02      	bgt.n	801454a <USBD_GetConfig+0x2e>
 8014544:	2b00      	cmp	r3, #0
 8014546:	dc03      	bgt.n	8014550 <USBD_GetConfig+0x34>
 8014548:	e015      	b.n	8014576 <USBD_GetConfig+0x5a>
 801454a:	2b03      	cmp	r3, #3
 801454c:	d00b      	beq.n	8014566 <USBD_GetConfig+0x4a>
 801454e:	e012      	b.n	8014576 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8014550:	687b      	ldr	r3, [r7, #4]
 8014552:	2200      	movs	r2, #0
 8014554:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8014556:	687b      	ldr	r3, [r7, #4]
 8014558:	3308      	adds	r3, #8
 801455a:	2201      	movs	r2, #1
 801455c:	4619      	mov	r1, r3
 801455e:	6878      	ldr	r0, [r7, #4]
 8014560:	f000 f93c 	bl	80147dc <USBD_CtlSendData>
        break;
 8014564:	e00c      	b.n	8014580 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8014566:	687b      	ldr	r3, [r7, #4]
 8014568:	3304      	adds	r3, #4
 801456a:	2201      	movs	r2, #1
 801456c:	4619      	mov	r1, r3
 801456e:	6878      	ldr	r0, [r7, #4]
 8014570:	f000 f934 	bl	80147dc <USBD_CtlSendData>
        break;
 8014574:	e004      	b.n	8014580 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8014576:	6839      	ldr	r1, [r7, #0]
 8014578:	6878      	ldr	r0, [r7, #4]
 801457a:	f000 f8be 	bl	80146fa <USBD_CtlError>
        break;
 801457e:	bf00      	nop
}
 8014580:	bf00      	nop
 8014582:	3708      	adds	r7, #8
 8014584:	46bd      	mov	sp, r7
 8014586:	bd80      	pop	{r7, pc}

08014588 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014588:	b580      	push	{r7, lr}
 801458a:	b082      	sub	sp, #8
 801458c:	af00      	add	r7, sp, #0
 801458e:	6078      	str	r0, [r7, #4]
 8014590:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8014592:	687b      	ldr	r3, [r7, #4]
 8014594:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014598:	b2db      	uxtb	r3, r3
 801459a:	3b01      	subs	r3, #1
 801459c:	2b02      	cmp	r3, #2
 801459e:	d81e      	bhi.n	80145de <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80145a0:	683b      	ldr	r3, [r7, #0]
 80145a2:	88db      	ldrh	r3, [r3, #6]
 80145a4:	2b02      	cmp	r3, #2
 80145a6:	d004      	beq.n	80145b2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80145a8:	6839      	ldr	r1, [r7, #0]
 80145aa:	6878      	ldr	r0, [r7, #4]
 80145ac:	f000 f8a5 	bl	80146fa <USBD_CtlError>
        break;
 80145b0:	e01a      	b.n	80145e8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80145b2:	687b      	ldr	r3, [r7, #4]
 80145b4:	2201      	movs	r2, #1
 80145b6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80145b8:	687b      	ldr	r3, [r7, #4]
 80145ba:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80145be:	2b00      	cmp	r3, #0
 80145c0:	d005      	beq.n	80145ce <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80145c2:	687b      	ldr	r3, [r7, #4]
 80145c4:	68db      	ldr	r3, [r3, #12]
 80145c6:	f043 0202 	orr.w	r2, r3, #2
 80145ca:	687b      	ldr	r3, [r7, #4]
 80145cc:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80145ce:	687b      	ldr	r3, [r7, #4]
 80145d0:	330c      	adds	r3, #12
 80145d2:	2202      	movs	r2, #2
 80145d4:	4619      	mov	r1, r3
 80145d6:	6878      	ldr	r0, [r7, #4]
 80145d8:	f000 f900 	bl	80147dc <USBD_CtlSendData>
      break;
 80145dc:	e004      	b.n	80145e8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80145de:	6839      	ldr	r1, [r7, #0]
 80145e0:	6878      	ldr	r0, [r7, #4]
 80145e2:	f000 f88a 	bl	80146fa <USBD_CtlError>
      break;
 80145e6:	bf00      	nop
  }
}
 80145e8:	bf00      	nop
 80145ea:	3708      	adds	r7, #8
 80145ec:	46bd      	mov	sp, r7
 80145ee:	bd80      	pop	{r7, pc}

080145f0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80145f0:	b580      	push	{r7, lr}
 80145f2:	b082      	sub	sp, #8
 80145f4:	af00      	add	r7, sp, #0
 80145f6:	6078      	str	r0, [r7, #4]
 80145f8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80145fa:	683b      	ldr	r3, [r7, #0]
 80145fc:	885b      	ldrh	r3, [r3, #2]
 80145fe:	2b01      	cmp	r3, #1
 8014600:	d107      	bne.n	8014612 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8014602:	687b      	ldr	r3, [r7, #4]
 8014604:	2201      	movs	r2, #1
 8014606:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 801460a:	6878      	ldr	r0, [r7, #4]
 801460c:	f000 f923 	bl	8014856 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8014610:	e013      	b.n	801463a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8014612:	683b      	ldr	r3, [r7, #0]
 8014614:	885b      	ldrh	r3, [r3, #2]
 8014616:	2b02      	cmp	r3, #2
 8014618:	d10b      	bne.n	8014632 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 801461a:	683b      	ldr	r3, [r7, #0]
 801461c:	889b      	ldrh	r3, [r3, #4]
 801461e:	0a1b      	lsrs	r3, r3, #8
 8014620:	b29b      	uxth	r3, r3
 8014622:	b2da      	uxtb	r2, r3
 8014624:	687b      	ldr	r3, [r7, #4]
 8014626:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 801462a:	6878      	ldr	r0, [r7, #4]
 801462c:	f000 f913 	bl	8014856 <USBD_CtlSendStatus>
}
 8014630:	e003      	b.n	801463a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8014632:	6839      	ldr	r1, [r7, #0]
 8014634:	6878      	ldr	r0, [r7, #4]
 8014636:	f000 f860 	bl	80146fa <USBD_CtlError>
}
 801463a:	bf00      	nop
 801463c:	3708      	adds	r7, #8
 801463e:	46bd      	mov	sp, r7
 8014640:	bd80      	pop	{r7, pc}

08014642 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014642:	b580      	push	{r7, lr}
 8014644:	b082      	sub	sp, #8
 8014646:	af00      	add	r7, sp, #0
 8014648:	6078      	str	r0, [r7, #4]
 801464a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801464c:	687b      	ldr	r3, [r7, #4]
 801464e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014652:	b2db      	uxtb	r3, r3
 8014654:	3b01      	subs	r3, #1
 8014656:	2b02      	cmp	r3, #2
 8014658:	d80b      	bhi.n	8014672 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801465a:	683b      	ldr	r3, [r7, #0]
 801465c:	885b      	ldrh	r3, [r3, #2]
 801465e:	2b01      	cmp	r3, #1
 8014660:	d10c      	bne.n	801467c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8014662:	687b      	ldr	r3, [r7, #4]
 8014664:	2200      	movs	r2, #0
 8014666:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 801466a:	6878      	ldr	r0, [r7, #4]
 801466c:	f000 f8f3 	bl	8014856 <USBD_CtlSendStatus>
      }
      break;
 8014670:	e004      	b.n	801467c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8014672:	6839      	ldr	r1, [r7, #0]
 8014674:	6878      	ldr	r0, [r7, #4]
 8014676:	f000 f840 	bl	80146fa <USBD_CtlError>
      break;
 801467a:	e000      	b.n	801467e <USBD_ClrFeature+0x3c>
      break;
 801467c:	bf00      	nop
  }
}
 801467e:	bf00      	nop
 8014680:	3708      	adds	r7, #8
 8014682:	46bd      	mov	sp, r7
 8014684:	bd80      	pop	{r7, pc}

08014686 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8014686:	b580      	push	{r7, lr}
 8014688:	b084      	sub	sp, #16
 801468a:	af00      	add	r7, sp, #0
 801468c:	6078      	str	r0, [r7, #4]
 801468e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8014690:	683b      	ldr	r3, [r7, #0]
 8014692:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8014694:	68fb      	ldr	r3, [r7, #12]
 8014696:	781a      	ldrb	r2, [r3, #0]
 8014698:	687b      	ldr	r3, [r7, #4]
 801469a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 801469c:	68fb      	ldr	r3, [r7, #12]
 801469e:	3301      	adds	r3, #1
 80146a0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80146a2:	68fb      	ldr	r3, [r7, #12]
 80146a4:	781a      	ldrb	r2, [r3, #0]
 80146a6:	687b      	ldr	r3, [r7, #4]
 80146a8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80146aa:	68fb      	ldr	r3, [r7, #12]
 80146ac:	3301      	adds	r3, #1
 80146ae:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80146b0:	68f8      	ldr	r0, [r7, #12]
 80146b2:	f7ff fa16 	bl	8013ae2 <SWAPBYTE>
 80146b6:	4603      	mov	r3, r0
 80146b8:	461a      	mov	r2, r3
 80146ba:	687b      	ldr	r3, [r7, #4]
 80146bc:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80146be:	68fb      	ldr	r3, [r7, #12]
 80146c0:	3301      	adds	r3, #1
 80146c2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80146c4:	68fb      	ldr	r3, [r7, #12]
 80146c6:	3301      	adds	r3, #1
 80146c8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80146ca:	68f8      	ldr	r0, [r7, #12]
 80146cc:	f7ff fa09 	bl	8013ae2 <SWAPBYTE>
 80146d0:	4603      	mov	r3, r0
 80146d2:	461a      	mov	r2, r3
 80146d4:	687b      	ldr	r3, [r7, #4]
 80146d6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80146d8:	68fb      	ldr	r3, [r7, #12]
 80146da:	3301      	adds	r3, #1
 80146dc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80146de:	68fb      	ldr	r3, [r7, #12]
 80146e0:	3301      	adds	r3, #1
 80146e2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80146e4:	68f8      	ldr	r0, [r7, #12]
 80146e6:	f7ff f9fc 	bl	8013ae2 <SWAPBYTE>
 80146ea:	4603      	mov	r3, r0
 80146ec:	461a      	mov	r2, r3
 80146ee:	687b      	ldr	r3, [r7, #4]
 80146f0:	80da      	strh	r2, [r3, #6]
}
 80146f2:	bf00      	nop
 80146f4:	3710      	adds	r7, #16
 80146f6:	46bd      	mov	sp, r7
 80146f8:	bd80      	pop	{r7, pc}

080146fa <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80146fa:	b580      	push	{r7, lr}
 80146fc:	b082      	sub	sp, #8
 80146fe:	af00      	add	r7, sp, #0
 8014700:	6078      	str	r0, [r7, #4]
 8014702:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8014704:	2180      	movs	r1, #128	; 0x80
 8014706:	6878      	ldr	r0, [r7, #4]
 8014708:	f003 fbe5 	bl	8017ed6 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801470c:	2100      	movs	r1, #0
 801470e:	6878      	ldr	r0, [r7, #4]
 8014710:	f003 fbe1 	bl	8017ed6 <USBD_LL_StallEP>
}
 8014714:	bf00      	nop
 8014716:	3708      	adds	r7, #8
 8014718:	46bd      	mov	sp, r7
 801471a:	bd80      	pop	{r7, pc}

0801471c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 801471c:	b580      	push	{r7, lr}
 801471e:	b086      	sub	sp, #24
 8014720:	af00      	add	r7, sp, #0
 8014722:	60f8      	str	r0, [r7, #12]
 8014724:	60b9      	str	r1, [r7, #8]
 8014726:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8014728:	2300      	movs	r3, #0
 801472a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 801472c:	68fb      	ldr	r3, [r7, #12]
 801472e:	2b00      	cmp	r3, #0
 8014730:	d036      	beq.n	80147a0 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8014732:	68fb      	ldr	r3, [r7, #12]
 8014734:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8014736:	6938      	ldr	r0, [r7, #16]
 8014738:	f000 f836 	bl	80147a8 <USBD_GetLen>
 801473c:	4603      	mov	r3, r0
 801473e:	3301      	adds	r3, #1
 8014740:	b29b      	uxth	r3, r3
 8014742:	005b      	lsls	r3, r3, #1
 8014744:	b29a      	uxth	r2, r3
 8014746:	687b      	ldr	r3, [r7, #4]
 8014748:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 801474a:	7dfb      	ldrb	r3, [r7, #23]
 801474c:	68ba      	ldr	r2, [r7, #8]
 801474e:	4413      	add	r3, r2
 8014750:	687a      	ldr	r2, [r7, #4]
 8014752:	7812      	ldrb	r2, [r2, #0]
 8014754:	701a      	strb	r2, [r3, #0]
  idx++;
 8014756:	7dfb      	ldrb	r3, [r7, #23]
 8014758:	3301      	adds	r3, #1
 801475a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 801475c:	7dfb      	ldrb	r3, [r7, #23]
 801475e:	68ba      	ldr	r2, [r7, #8]
 8014760:	4413      	add	r3, r2
 8014762:	2203      	movs	r2, #3
 8014764:	701a      	strb	r2, [r3, #0]
  idx++;
 8014766:	7dfb      	ldrb	r3, [r7, #23]
 8014768:	3301      	adds	r3, #1
 801476a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 801476c:	e013      	b.n	8014796 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 801476e:	7dfb      	ldrb	r3, [r7, #23]
 8014770:	68ba      	ldr	r2, [r7, #8]
 8014772:	4413      	add	r3, r2
 8014774:	693a      	ldr	r2, [r7, #16]
 8014776:	7812      	ldrb	r2, [r2, #0]
 8014778:	701a      	strb	r2, [r3, #0]
    pdesc++;
 801477a:	693b      	ldr	r3, [r7, #16]
 801477c:	3301      	adds	r3, #1
 801477e:	613b      	str	r3, [r7, #16]
    idx++;
 8014780:	7dfb      	ldrb	r3, [r7, #23]
 8014782:	3301      	adds	r3, #1
 8014784:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8014786:	7dfb      	ldrb	r3, [r7, #23]
 8014788:	68ba      	ldr	r2, [r7, #8]
 801478a:	4413      	add	r3, r2
 801478c:	2200      	movs	r2, #0
 801478e:	701a      	strb	r2, [r3, #0]
    idx++;
 8014790:	7dfb      	ldrb	r3, [r7, #23]
 8014792:	3301      	adds	r3, #1
 8014794:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8014796:	693b      	ldr	r3, [r7, #16]
 8014798:	781b      	ldrb	r3, [r3, #0]
 801479a:	2b00      	cmp	r3, #0
 801479c:	d1e7      	bne.n	801476e <USBD_GetString+0x52>
 801479e:	e000      	b.n	80147a2 <USBD_GetString+0x86>
    return;
 80147a0:	bf00      	nop
  }
}
 80147a2:	3718      	adds	r7, #24
 80147a4:	46bd      	mov	sp, r7
 80147a6:	bd80      	pop	{r7, pc}

080147a8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80147a8:	b480      	push	{r7}
 80147aa:	b085      	sub	sp, #20
 80147ac:	af00      	add	r7, sp, #0
 80147ae:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80147b0:	2300      	movs	r3, #0
 80147b2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80147b4:	687b      	ldr	r3, [r7, #4]
 80147b6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80147b8:	e005      	b.n	80147c6 <USBD_GetLen+0x1e>
  {
    len++;
 80147ba:	7bfb      	ldrb	r3, [r7, #15]
 80147bc:	3301      	adds	r3, #1
 80147be:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80147c0:	68bb      	ldr	r3, [r7, #8]
 80147c2:	3301      	adds	r3, #1
 80147c4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80147c6:	68bb      	ldr	r3, [r7, #8]
 80147c8:	781b      	ldrb	r3, [r3, #0]
 80147ca:	2b00      	cmp	r3, #0
 80147cc:	d1f5      	bne.n	80147ba <USBD_GetLen+0x12>
  }

  return len;
 80147ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80147d0:	4618      	mov	r0, r3
 80147d2:	3714      	adds	r7, #20
 80147d4:	46bd      	mov	sp, r7
 80147d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147da:	4770      	bx	lr

080147dc <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80147dc:	b580      	push	{r7, lr}
 80147de:	b084      	sub	sp, #16
 80147e0:	af00      	add	r7, sp, #0
 80147e2:	60f8      	str	r0, [r7, #12]
 80147e4:	60b9      	str	r1, [r7, #8]
 80147e6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80147e8:	68fb      	ldr	r3, [r7, #12]
 80147ea:	2202      	movs	r2, #2
 80147ec:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80147f0:	68fb      	ldr	r3, [r7, #12]
 80147f2:	687a      	ldr	r2, [r7, #4]
 80147f4:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80147f6:	68fb      	ldr	r3, [r7, #12]
 80147f8:	687a      	ldr	r2, [r7, #4]
 80147fa:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80147fc:	687b      	ldr	r3, [r7, #4]
 80147fe:	68ba      	ldr	r2, [r7, #8]
 8014800:	2100      	movs	r1, #0
 8014802:	68f8      	ldr	r0, [r7, #12]
 8014804:	f003 fbf0 	bl	8017fe8 <USBD_LL_Transmit>

  return USBD_OK;
 8014808:	2300      	movs	r3, #0
}
 801480a:	4618      	mov	r0, r3
 801480c:	3710      	adds	r7, #16
 801480e:	46bd      	mov	sp, r7
 8014810:	bd80      	pop	{r7, pc}

08014812 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8014812:	b580      	push	{r7, lr}
 8014814:	b084      	sub	sp, #16
 8014816:	af00      	add	r7, sp, #0
 8014818:	60f8      	str	r0, [r7, #12]
 801481a:	60b9      	str	r1, [r7, #8]
 801481c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801481e:	687b      	ldr	r3, [r7, #4]
 8014820:	68ba      	ldr	r2, [r7, #8]
 8014822:	2100      	movs	r1, #0
 8014824:	68f8      	ldr	r0, [r7, #12]
 8014826:	f003 fbdf 	bl	8017fe8 <USBD_LL_Transmit>

  return USBD_OK;
 801482a:	2300      	movs	r3, #0
}
 801482c:	4618      	mov	r0, r3
 801482e:	3710      	adds	r7, #16
 8014830:	46bd      	mov	sp, r7
 8014832:	bd80      	pop	{r7, pc}

08014834 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8014834:	b580      	push	{r7, lr}
 8014836:	b084      	sub	sp, #16
 8014838:	af00      	add	r7, sp, #0
 801483a:	60f8      	str	r0, [r7, #12]
 801483c:	60b9      	str	r1, [r7, #8]
 801483e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8014840:	687b      	ldr	r3, [r7, #4]
 8014842:	68ba      	ldr	r2, [r7, #8]
 8014844:	2100      	movs	r1, #0
 8014846:	68f8      	ldr	r0, [r7, #12]
 8014848:	f003 fbef 	bl	801802a <USBD_LL_PrepareReceive>

  return USBD_OK;
 801484c:	2300      	movs	r3, #0
}
 801484e:	4618      	mov	r0, r3
 8014850:	3710      	adds	r7, #16
 8014852:	46bd      	mov	sp, r7
 8014854:	bd80      	pop	{r7, pc}

08014856 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8014856:	b580      	push	{r7, lr}
 8014858:	b082      	sub	sp, #8
 801485a:	af00      	add	r7, sp, #0
 801485c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 801485e:	687b      	ldr	r3, [r7, #4]
 8014860:	2204      	movs	r2, #4
 8014862:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8014866:	2300      	movs	r3, #0
 8014868:	2200      	movs	r2, #0
 801486a:	2100      	movs	r1, #0
 801486c:	6878      	ldr	r0, [r7, #4]
 801486e:	f003 fbbb 	bl	8017fe8 <USBD_LL_Transmit>

  return USBD_OK;
 8014872:	2300      	movs	r3, #0
}
 8014874:	4618      	mov	r0, r3
 8014876:	3708      	adds	r7, #8
 8014878:	46bd      	mov	sp, r7
 801487a:	bd80      	pop	{r7, pc}

0801487c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 801487c:	b580      	push	{r7, lr}
 801487e:	b082      	sub	sp, #8
 8014880:	af00      	add	r7, sp, #0
 8014882:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8014884:	687b      	ldr	r3, [r7, #4]
 8014886:	2205      	movs	r2, #5
 8014888:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801488c:	2300      	movs	r3, #0
 801488e:	2200      	movs	r2, #0
 8014890:	2100      	movs	r1, #0
 8014892:	6878      	ldr	r0, [r7, #4]
 8014894:	f003 fbc9 	bl	801802a <USBD_LL_PrepareReceive>

  return USBD_OK;
 8014898:	2300      	movs	r3, #0
}
 801489a:	4618      	mov	r0, r3
 801489c:	3708      	adds	r7, #8
 801489e:	46bd      	mov	sp, r7
 80148a0:	bd80      	pop	{r7, pc}
	...

080148a4 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80148a4:	b580      	push	{r7, lr}
 80148a6:	b084      	sub	sp, #16
 80148a8:	af00      	add	r7, sp, #0
 80148aa:	4603      	mov	r3, r0
 80148ac:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80148ae:	79fb      	ldrb	r3, [r7, #7]
 80148b0:	4a08      	ldr	r2, [pc, #32]	; (80148d4 <disk_status+0x30>)
 80148b2:	009b      	lsls	r3, r3, #2
 80148b4:	4413      	add	r3, r2
 80148b6:	685b      	ldr	r3, [r3, #4]
 80148b8:	685b      	ldr	r3, [r3, #4]
 80148ba:	79fa      	ldrb	r2, [r7, #7]
 80148bc:	4905      	ldr	r1, [pc, #20]	; (80148d4 <disk_status+0x30>)
 80148be:	440a      	add	r2, r1
 80148c0:	7a12      	ldrb	r2, [r2, #8]
 80148c2:	4610      	mov	r0, r2
 80148c4:	4798      	blx	r3
 80148c6:	4603      	mov	r3, r0
 80148c8:	73fb      	strb	r3, [r7, #15]
  return stat;
 80148ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80148cc:	4618      	mov	r0, r3
 80148ce:	3710      	adds	r7, #16
 80148d0:	46bd      	mov	sp, r7
 80148d2:	bd80      	pop	{r7, pc}
 80148d4:	200028ec 	.word	0x200028ec

080148d8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80148d8:	b580      	push	{r7, lr}
 80148da:	b084      	sub	sp, #16
 80148dc:	af00      	add	r7, sp, #0
 80148de:	4603      	mov	r3, r0
 80148e0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80148e2:	2300      	movs	r3, #0
 80148e4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80148e6:	79fb      	ldrb	r3, [r7, #7]
 80148e8:	4a0d      	ldr	r2, [pc, #52]	; (8014920 <disk_initialize+0x48>)
 80148ea:	5cd3      	ldrb	r3, [r2, r3]
 80148ec:	2b00      	cmp	r3, #0
 80148ee:	d111      	bne.n	8014914 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80148f0:	79fb      	ldrb	r3, [r7, #7]
 80148f2:	4a0b      	ldr	r2, [pc, #44]	; (8014920 <disk_initialize+0x48>)
 80148f4:	2101      	movs	r1, #1
 80148f6:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80148f8:	79fb      	ldrb	r3, [r7, #7]
 80148fa:	4a09      	ldr	r2, [pc, #36]	; (8014920 <disk_initialize+0x48>)
 80148fc:	009b      	lsls	r3, r3, #2
 80148fe:	4413      	add	r3, r2
 8014900:	685b      	ldr	r3, [r3, #4]
 8014902:	681b      	ldr	r3, [r3, #0]
 8014904:	79fa      	ldrb	r2, [r7, #7]
 8014906:	4906      	ldr	r1, [pc, #24]	; (8014920 <disk_initialize+0x48>)
 8014908:	440a      	add	r2, r1
 801490a:	7a12      	ldrb	r2, [r2, #8]
 801490c:	4610      	mov	r0, r2
 801490e:	4798      	blx	r3
 8014910:	4603      	mov	r3, r0
 8014912:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8014914:	7bfb      	ldrb	r3, [r7, #15]
}
 8014916:	4618      	mov	r0, r3
 8014918:	3710      	adds	r7, #16
 801491a:	46bd      	mov	sp, r7
 801491c:	bd80      	pop	{r7, pc}
 801491e:	bf00      	nop
 8014920:	200028ec 	.word	0x200028ec

08014924 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8014924:	b590      	push	{r4, r7, lr}
 8014926:	b087      	sub	sp, #28
 8014928:	af00      	add	r7, sp, #0
 801492a:	60b9      	str	r1, [r7, #8]
 801492c:	607a      	str	r2, [r7, #4]
 801492e:	603b      	str	r3, [r7, #0]
 8014930:	4603      	mov	r3, r0
 8014932:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8014934:	7bfb      	ldrb	r3, [r7, #15]
 8014936:	4a0a      	ldr	r2, [pc, #40]	; (8014960 <disk_read+0x3c>)
 8014938:	009b      	lsls	r3, r3, #2
 801493a:	4413      	add	r3, r2
 801493c:	685b      	ldr	r3, [r3, #4]
 801493e:	689c      	ldr	r4, [r3, #8]
 8014940:	7bfb      	ldrb	r3, [r7, #15]
 8014942:	4a07      	ldr	r2, [pc, #28]	; (8014960 <disk_read+0x3c>)
 8014944:	4413      	add	r3, r2
 8014946:	7a18      	ldrb	r0, [r3, #8]
 8014948:	683b      	ldr	r3, [r7, #0]
 801494a:	687a      	ldr	r2, [r7, #4]
 801494c:	68b9      	ldr	r1, [r7, #8]
 801494e:	47a0      	blx	r4
 8014950:	4603      	mov	r3, r0
 8014952:	75fb      	strb	r3, [r7, #23]
  return res;
 8014954:	7dfb      	ldrb	r3, [r7, #23]
}
 8014956:	4618      	mov	r0, r3
 8014958:	371c      	adds	r7, #28
 801495a:	46bd      	mov	sp, r7
 801495c:	bd90      	pop	{r4, r7, pc}
 801495e:	bf00      	nop
 8014960:	200028ec 	.word	0x200028ec

08014964 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8014964:	b590      	push	{r4, r7, lr}
 8014966:	b087      	sub	sp, #28
 8014968:	af00      	add	r7, sp, #0
 801496a:	60b9      	str	r1, [r7, #8]
 801496c:	607a      	str	r2, [r7, #4]
 801496e:	603b      	str	r3, [r7, #0]
 8014970:	4603      	mov	r3, r0
 8014972:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8014974:	7bfb      	ldrb	r3, [r7, #15]
 8014976:	4a0a      	ldr	r2, [pc, #40]	; (80149a0 <disk_write+0x3c>)
 8014978:	009b      	lsls	r3, r3, #2
 801497a:	4413      	add	r3, r2
 801497c:	685b      	ldr	r3, [r3, #4]
 801497e:	68dc      	ldr	r4, [r3, #12]
 8014980:	7bfb      	ldrb	r3, [r7, #15]
 8014982:	4a07      	ldr	r2, [pc, #28]	; (80149a0 <disk_write+0x3c>)
 8014984:	4413      	add	r3, r2
 8014986:	7a18      	ldrb	r0, [r3, #8]
 8014988:	683b      	ldr	r3, [r7, #0]
 801498a:	687a      	ldr	r2, [r7, #4]
 801498c:	68b9      	ldr	r1, [r7, #8]
 801498e:	47a0      	blx	r4
 8014990:	4603      	mov	r3, r0
 8014992:	75fb      	strb	r3, [r7, #23]
  return res;
 8014994:	7dfb      	ldrb	r3, [r7, #23]
}
 8014996:	4618      	mov	r0, r3
 8014998:	371c      	adds	r7, #28
 801499a:	46bd      	mov	sp, r7
 801499c:	bd90      	pop	{r4, r7, pc}
 801499e:	bf00      	nop
 80149a0:	200028ec 	.word	0x200028ec

080149a4 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80149a4:	b580      	push	{r7, lr}
 80149a6:	b084      	sub	sp, #16
 80149a8:	af00      	add	r7, sp, #0
 80149aa:	4603      	mov	r3, r0
 80149ac:	603a      	str	r2, [r7, #0]
 80149ae:	71fb      	strb	r3, [r7, #7]
 80149b0:	460b      	mov	r3, r1
 80149b2:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80149b4:	79fb      	ldrb	r3, [r7, #7]
 80149b6:	4a09      	ldr	r2, [pc, #36]	; (80149dc <disk_ioctl+0x38>)
 80149b8:	009b      	lsls	r3, r3, #2
 80149ba:	4413      	add	r3, r2
 80149bc:	685b      	ldr	r3, [r3, #4]
 80149be:	691b      	ldr	r3, [r3, #16]
 80149c0:	79fa      	ldrb	r2, [r7, #7]
 80149c2:	4906      	ldr	r1, [pc, #24]	; (80149dc <disk_ioctl+0x38>)
 80149c4:	440a      	add	r2, r1
 80149c6:	7a10      	ldrb	r0, [r2, #8]
 80149c8:	79b9      	ldrb	r1, [r7, #6]
 80149ca:	683a      	ldr	r2, [r7, #0]
 80149cc:	4798      	blx	r3
 80149ce:	4603      	mov	r3, r0
 80149d0:	73fb      	strb	r3, [r7, #15]
  return res;
 80149d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80149d4:	4618      	mov	r0, r3
 80149d6:	3710      	adds	r7, #16
 80149d8:	46bd      	mov	sp, r7
 80149da:	bd80      	pop	{r7, pc}
 80149dc:	200028ec 	.word	0x200028ec

080149e0 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80149e0:	b480      	push	{r7}
 80149e2:	b085      	sub	sp, #20
 80149e4:	af00      	add	r7, sp, #0
 80149e6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80149e8:	687b      	ldr	r3, [r7, #4]
 80149ea:	3301      	adds	r3, #1
 80149ec:	781b      	ldrb	r3, [r3, #0]
 80149ee:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80149f0:	89fb      	ldrh	r3, [r7, #14]
 80149f2:	021b      	lsls	r3, r3, #8
 80149f4:	b21a      	sxth	r2, r3
 80149f6:	687b      	ldr	r3, [r7, #4]
 80149f8:	781b      	ldrb	r3, [r3, #0]
 80149fa:	b21b      	sxth	r3, r3
 80149fc:	4313      	orrs	r3, r2
 80149fe:	b21b      	sxth	r3, r3
 8014a00:	81fb      	strh	r3, [r7, #14]
	return rv;
 8014a02:	89fb      	ldrh	r3, [r7, #14]
}
 8014a04:	4618      	mov	r0, r3
 8014a06:	3714      	adds	r7, #20
 8014a08:	46bd      	mov	sp, r7
 8014a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a0e:	4770      	bx	lr

08014a10 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8014a10:	b480      	push	{r7}
 8014a12:	b085      	sub	sp, #20
 8014a14:	af00      	add	r7, sp, #0
 8014a16:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8014a18:	687b      	ldr	r3, [r7, #4]
 8014a1a:	3303      	adds	r3, #3
 8014a1c:	781b      	ldrb	r3, [r3, #0]
 8014a1e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8014a20:	68fb      	ldr	r3, [r7, #12]
 8014a22:	021b      	lsls	r3, r3, #8
 8014a24:	687a      	ldr	r2, [r7, #4]
 8014a26:	3202      	adds	r2, #2
 8014a28:	7812      	ldrb	r2, [r2, #0]
 8014a2a:	4313      	orrs	r3, r2
 8014a2c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8014a2e:	68fb      	ldr	r3, [r7, #12]
 8014a30:	021b      	lsls	r3, r3, #8
 8014a32:	687a      	ldr	r2, [r7, #4]
 8014a34:	3201      	adds	r2, #1
 8014a36:	7812      	ldrb	r2, [r2, #0]
 8014a38:	4313      	orrs	r3, r2
 8014a3a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8014a3c:	68fb      	ldr	r3, [r7, #12]
 8014a3e:	021b      	lsls	r3, r3, #8
 8014a40:	687a      	ldr	r2, [r7, #4]
 8014a42:	7812      	ldrb	r2, [r2, #0]
 8014a44:	4313      	orrs	r3, r2
 8014a46:	60fb      	str	r3, [r7, #12]
	return rv;
 8014a48:	68fb      	ldr	r3, [r7, #12]
}
 8014a4a:	4618      	mov	r0, r3
 8014a4c:	3714      	adds	r7, #20
 8014a4e:	46bd      	mov	sp, r7
 8014a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a54:	4770      	bx	lr

08014a56 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8014a56:	b480      	push	{r7}
 8014a58:	b083      	sub	sp, #12
 8014a5a:	af00      	add	r7, sp, #0
 8014a5c:	6078      	str	r0, [r7, #4]
 8014a5e:	460b      	mov	r3, r1
 8014a60:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8014a62:	687b      	ldr	r3, [r7, #4]
 8014a64:	1c5a      	adds	r2, r3, #1
 8014a66:	607a      	str	r2, [r7, #4]
 8014a68:	887a      	ldrh	r2, [r7, #2]
 8014a6a:	b2d2      	uxtb	r2, r2
 8014a6c:	701a      	strb	r2, [r3, #0]
 8014a6e:	887b      	ldrh	r3, [r7, #2]
 8014a70:	0a1b      	lsrs	r3, r3, #8
 8014a72:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8014a74:	687b      	ldr	r3, [r7, #4]
 8014a76:	1c5a      	adds	r2, r3, #1
 8014a78:	607a      	str	r2, [r7, #4]
 8014a7a:	887a      	ldrh	r2, [r7, #2]
 8014a7c:	b2d2      	uxtb	r2, r2
 8014a7e:	701a      	strb	r2, [r3, #0]
}
 8014a80:	bf00      	nop
 8014a82:	370c      	adds	r7, #12
 8014a84:	46bd      	mov	sp, r7
 8014a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a8a:	4770      	bx	lr

08014a8c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8014a8c:	b480      	push	{r7}
 8014a8e:	b083      	sub	sp, #12
 8014a90:	af00      	add	r7, sp, #0
 8014a92:	6078      	str	r0, [r7, #4]
 8014a94:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8014a96:	687b      	ldr	r3, [r7, #4]
 8014a98:	1c5a      	adds	r2, r3, #1
 8014a9a:	607a      	str	r2, [r7, #4]
 8014a9c:	683a      	ldr	r2, [r7, #0]
 8014a9e:	b2d2      	uxtb	r2, r2
 8014aa0:	701a      	strb	r2, [r3, #0]
 8014aa2:	683b      	ldr	r3, [r7, #0]
 8014aa4:	0a1b      	lsrs	r3, r3, #8
 8014aa6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8014aa8:	687b      	ldr	r3, [r7, #4]
 8014aaa:	1c5a      	adds	r2, r3, #1
 8014aac:	607a      	str	r2, [r7, #4]
 8014aae:	683a      	ldr	r2, [r7, #0]
 8014ab0:	b2d2      	uxtb	r2, r2
 8014ab2:	701a      	strb	r2, [r3, #0]
 8014ab4:	683b      	ldr	r3, [r7, #0]
 8014ab6:	0a1b      	lsrs	r3, r3, #8
 8014ab8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8014aba:	687b      	ldr	r3, [r7, #4]
 8014abc:	1c5a      	adds	r2, r3, #1
 8014abe:	607a      	str	r2, [r7, #4]
 8014ac0:	683a      	ldr	r2, [r7, #0]
 8014ac2:	b2d2      	uxtb	r2, r2
 8014ac4:	701a      	strb	r2, [r3, #0]
 8014ac6:	683b      	ldr	r3, [r7, #0]
 8014ac8:	0a1b      	lsrs	r3, r3, #8
 8014aca:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8014acc:	687b      	ldr	r3, [r7, #4]
 8014ace:	1c5a      	adds	r2, r3, #1
 8014ad0:	607a      	str	r2, [r7, #4]
 8014ad2:	683a      	ldr	r2, [r7, #0]
 8014ad4:	b2d2      	uxtb	r2, r2
 8014ad6:	701a      	strb	r2, [r3, #0]
}
 8014ad8:	bf00      	nop
 8014ada:	370c      	adds	r7, #12
 8014adc:	46bd      	mov	sp, r7
 8014ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ae2:	4770      	bx	lr

08014ae4 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8014ae4:	b480      	push	{r7}
 8014ae6:	b087      	sub	sp, #28
 8014ae8:	af00      	add	r7, sp, #0
 8014aea:	60f8      	str	r0, [r7, #12]
 8014aec:	60b9      	str	r1, [r7, #8]
 8014aee:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8014af0:	68fb      	ldr	r3, [r7, #12]
 8014af2:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8014af4:	68bb      	ldr	r3, [r7, #8]
 8014af6:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8014af8:	687b      	ldr	r3, [r7, #4]
 8014afa:	2b00      	cmp	r3, #0
 8014afc:	d00d      	beq.n	8014b1a <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8014afe:	693a      	ldr	r2, [r7, #16]
 8014b00:	1c53      	adds	r3, r2, #1
 8014b02:	613b      	str	r3, [r7, #16]
 8014b04:	697b      	ldr	r3, [r7, #20]
 8014b06:	1c59      	adds	r1, r3, #1
 8014b08:	6179      	str	r1, [r7, #20]
 8014b0a:	7812      	ldrb	r2, [r2, #0]
 8014b0c:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8014b0e:	687b      	ldr	r3, [r7, #4]
 8014b10:	3b01      	subs	r3, #1
 8014b12:	607b      	str	r3, [r7, #4]
 8014b14:	687b      	ldr	r3, [r7, #4]
 8014b16:	2b00      	cmp	r3, #0
 8014b18:	d1f1      	bne.n	8014afe <mem_cpy+0x1a>
	}
}
 8014b1a:	bf00      	nop
 8014b1c:	371c      	adds	r7, #28
 8014b1e:	46bd      	mov	sp, r7
 8014b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b24:	4770      	bx	lr

08014b26 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8014b26:	b480      	push	{r7}
 8014b28:	b087      	sub	sp, #28
 8014b2a:	af00      	add	r7, sp, #0
 8014b2c:	60f8      	str	r0, [r7, #12]
 8014b2e:	60b9      	str	r1, [r7, #8]
 8014b30:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8014b32:	68fb      	ldr	r3, [r7, #12]
 8014b34:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8014b36:	697b      	ldr	r3, [r7, #20]
 8014b38:	1c5a      	adds	r2, r3, #1
 8014b3a:	617a      	str	r2, [r7, #20]
 8014b3c:	68ba      	ldr	r2, [r7, #8]
 8014b3e:	b2d2      	uxtb	r2, r2
 8014b40:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8014b42:	687b      	ldr	r3, [r7, #4]
 8014b44:	3b01      	subs	r3, #1
 8014b46:	607b      	str	r3, [r7, #4]
 8014b48:	687b      	ldr	r3, [r7, #4]
 8014b4a:	2b00      	cmp	r3, #0
 8014b4c:	d1f3      	bne.n	8014b36 <mem_set+0x10>
}
 8014b4e:	bf00      	nop
 8014b50:	bf00      	nop
 8014b52:	371c      	adds	r7, #28
 8014b54:	46bd      	mov	sp, r7
 8014b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b5a:	4770      	bx	lr

08014b5c <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8014b5c:	b480      	push	{r7}
 8014b5e:	b089      	sub	sp, #36	; 0x24
 8014b60:	af00      	add	r7, sp, #0
 8014b62:	60f8      	str	r0, [r7, #12]
 8014b64:	60b9      	str	r1, [r7, #8]
 8014b66:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8014b68:	68fb      	ldr	r3, [r7, #12]
 8014b6a:	61fb      	str	r3, [r7, #28]
 8014b6c:	68bb      	ldr	r3, [r7, #8]
 8014b6e:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8014b70:	2300      	movs	r3, #0
 8014b72:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8014b74:	69fb      	ldr	r3, [r7, #28]
 8014b76:	1c5a      	adds	r2, r3, #1
 8014b78:	61fa      	str	r2, [r7, #28]
 8014b7a:	781b      	ldrb	r3, [r3, #0]
 8014b7c:	4619      	mov	r1, r3
 8014b7e:	69bb      	ldr	r3, [r7, #24]
 8014b80:	1c5a      	adds	r2, r3, #1
 8014b82:	61ba      	str	r2, [r7, #24]
 8014b84:	781b      	ldrb	r3, [r3, #0]
 8014b86:	1acb      	subs	r3, r1, r3
 8014b88:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8014b8a:	687b      	ldr	r3, [r7, #4]
 8014b8c:	3b01      	subs	r3, #1
 8014b8e:	607b      	str	r3, [r7, #4]
 8014b90:	687b      	ldr	r3, [r7, #4]
 8014b92:	2b00      	cmp	r3, #0
 8014b94:	d002      	beq.n	8014b9c <mem_cmp+0x40>
 8014b96:	697b      	ldr	r3, [r7, #20]
 8014b98:	2b00      	cmp	r3, #0
 8014b9a:	d0eb      	beq.n	8014b74 <mem_cmp+0x18>

	return r;
 8014b9c:	697b      	ldr	r3, [r7, #20]
}
 8014b9e:	4618      	mov	r0, r3
 8014ba0:	3724      	adds	r7, #36	; 0x24
 8014ba2:	46bd      	mov	sp, r7
 8014ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ba8:	4770      	bx	lr

08014baa <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8014baa:	b480      	push	{r7}
 8014bac:	b083      	sub	sp, #12
 8014bae:	af00      	add	r7, sp, #0
 8014bb0:	6078      	str	r0, [r7, #4]
 8014bb2:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8014bb4:	e002      	b.n	8014bbc <chk_chr+0x12>
 8014bb6:	687b      	ldr	r3, [r7, #4]
 8014bb8:	3301      	adds	r3, #1
 8014bba:	607b      	str	r3, [r7, #4]
 8014bbc:	687b      	ldr	r3, [r7, #4]
 8014bbe:	781b      	ldrb	r3, [r3, #0]
 8014bc0:	2b00      	cmp	r3, #0
 8014bc2:	d005      	beq.n	8014bd0 <chk_chr+0x26>
 8014bc4:	687b      	ldr	r3, [r7, #4]
 8014bc6:	781b      	ldrb	r3, [r3, #0]
 8014bc8:	461a      	mov	r2, r3
 8014bca:	683b      	ldr	r3, [r7, #0]
 8014bcc:	4293      	cmp	r3, r2
 8014bce:	d1f2      	bne.n	8014bb6 <chk_chr+0xc>
	return *str;
 8014bd0:	687b      	ldr	r3, [r7, #4]
 8014bd2:	781b      	ldrb	r3, [r3, #0]
}
 8014bd4:	4618      	mov	r0, r3
 8014bd6:	370c      	adds	r7, #12
 8014bd8:	46bd      	mov	sp, r7
 8014bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014bde:	4770      	bx	lr

08014be0 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8014be0:	b580      	push	{r7, lr}
 8014be2:	b086      	sub	sp, #24
 8014be4:	af00      	add	r7, sp, #0
 8014be6:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8014be8:	2300      	movs	r3, #0
 8014bea:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8014bec:	687b      	ldr	r3, [r7, #4]
 8014bee:	78db      	ldrb	r3, [r3, #3]
 8014bf0:	2b00      	cmp	r3, #0
 8014bf2:	d034      	beq.n	8014c5e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8014bf4:	687b      	ldr	r3, [r7, #4]
 8014bf6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014bf8:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8014bfa:	687b      	ldr	r3, [r7, #4]
 8014bfc:	7858      	ldrb	r0, [r3, #1]
 8014bfe:	687b      	ldr	r3, [r7, #4]
 8014c00:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8014c04:	2301      	movs	r3, #1
 8014c06:	697a      	ldr	r2, [r7, #20]
 8014c08:	f7ff feac 	bl	8014964 <disk_write>
 8014c0c:	4603      	mov	r3, r0
 8014c0e:	2b00      	cmp	r3, #0
 8014c10:	d002      	beq.n	8014c18 <sync_window+0x38>
			res = FR_DISK_ERR;
 8014c12:	2301      	movs	r3, #1
 8014c14:	73fb      	strb	r3, [r7, #15]
 8014c16:	e022      	b.n	8014c5e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8014c18:	687b      	ldr	r3, [r7, #4]
 8014c1a:	2200      	movs	r2, #0
 8014c1c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8014c1e:	687b      	ldr	r3, [r7, #4]
 8014c20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014c22:	697a      	ldr	r2, [r7, #20]
 8014c24:	1ad2      	subs	r2, r2, r3
 8014c26:	687b      	ldr	r3, [r7, #4]
 8014c28:	6a1b      	ldr	r3, [r3, #32]
 8014c2a:	429a      	cmp	r2, r3
 8014c2c:	d217      	bcs.n	8014c5e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8014c2e:	687b      	ldr	r3, [r7, #4]
 8014c30:	789b      	ldrb	r3, [r3, #2]
 8014c32:	613b      	str	r3, [r7, #16]
 8014c34:	e010      	b.n	8014c58 <sync_window+0x78>
					wsect += fs->fsize;
 8014c36:	687b      	ldr	r3, [r7, #4]
 8014c38:	6a1b      	ldr	r3, [r3, #32]
 8014c3a:	697a      	ldr	r2, [r7, #20]
 8014c3c:	4413      	add	r3, r2
 8014c3e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8014c40:	687b      	ldr	r3, [r7, #4]
 8014c42:	7858      	ldrb	r0, [r3, #1]
 8014c44:	687b      	ldr	r3, [r7, #4]
 8014c46:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8014c4a:	2301      	movs	r3, #1
 8014c4c:	697a      	ldr	r2, [r7, #20]
 8014c4e:	f7ff fe89 	bl	8014964 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8014c52:	693b      	ldr	r3, [r7, #16]
 8014c54:	3b01      	subs	r3, #1
 8014c56:	613b      	str	r3, [r7, #16]
 8014c58:	693b      	ldr	r3, [r7, #16]
 8014c5a:	2b01      	cmp	r3, #1
 8014c5c:	d8eb      	bhi.n	8014c36 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8014c5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8014c60:	4618      	mov	r0, r3
 8014c62:	3718      	adds	r7, #24
 8014c64:	46bd      	mov	sp, r7
 8014c66:	bd80      	pop	{r7, pc}

08014c68 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8014c68:	b580      	push	{r7, lr}
 8014c6a:	b084      	sub	sp, #16
 8014c6c:	af00      	add	r7, sp, #0
 8014c6e:	6078      	str	r0, [r7, #4]
 8014c70:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8014c72:	2300      	movs	r3, #0
 8014c74:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8014c76:	687b      	ldr	r3, [r7, #4]
 8014c78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014c7a:	683a      	ldr	r2, [r7, #0]
 8014c7c:	429a      	cmp	r2, r3
 8014c7e:	d01b      	beq.n	8014cb8 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8014c80:	6878      	ldr	r0, [r7, #4]
 8014c82:	f7ff ffad 	bl	8014be0 <sync_window>
 8014c86:	4603      	mov	r3, r0
 8014c88:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8014c8a:	7bfb      	ldrb	r3, [r7, #15]
 8014c8c:	2b00      	cmp	r3, #0
 8014c8e:	d113      	bne.n	8014cb8 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8014c90:	687b      	ldr	r3, [r7, #4]
 8014c92:	7858      	ldrb	r0, [r3, #1]
 8014c94:	687b      	ldr	r3, [r7, #4]
 8014c96:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8014c9a:	2301      	movs	r3, #1
 8014c9c:	683a      	ldr	r2, [r7, #0]
 8014c9e:	f7ff fe41 	bl	8014924 <disk_read>
 8014ca2:	4603      	mov	r3, r0
 8014ca4:	2b00      	cmp	r3, #0
 8014ca6:	d004      	beq.n	8014cb2 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8014ca8:	f04f 33ff 	mov.w	r3, #4294967295
 8014cac:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8014cae:	2301      	movs	r3, #1
 8014cb0:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8014cb2:	687b      	ldr	r3, [r7, #4]
 8014cb4:	683a      	ldr	r2, [r7, #0]
 8014cb6:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 8014cb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8014cba:	4618      	mov	r0, r3
 8014cbc:	3710      	adds	r7, #16
 8014cbe:	46bd      	mov	sp, r7
 8014cc0:	bd80      	pop	{r7, pc}
	...

08014cc4 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8014cc4:	b580      	push	{r7, lr}
 8014cc6:	b084      	sub	sp, #16
 8014cc8:	af00      	add	r7, sp, #0
 8014cca:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8014ccc:	6878      	ldr	r0, [r7, #4]
 8014cce:	f7ff ff87 	bl	8014be0 <sync_window>
 8014cd2:	4603      	mov	r3, r0
 8014cd4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8014cd6:	7bfb      	ldrb	r3, [r7, #15]
 8014cd8:	2b00      	cmp	r3, #0
 8014cda:	d159      	bne.n	8014d90 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8014cdc:	687b      	ldr	r3, [r7, #4]
 8014cde:	781b      	ldrb	r3, [r3, #0]
 8014ce0:	2b03      	cmp	r3, #3
 8014ce2:	d149      	bne.n	8014d78 <sync_fs+0xb4>
 8014ce4:	687b      	ldr	r3, [r7, #4]
 8014ce6:	791b      	ldrb	r3, [r3, #4]
 8014ce8:	2b01      	cmp	r3, #1
 8014cea:	d145      	bne.n	8014d78 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8014cec:	687b      	ldr	r3, [r7, #4]
 8014cee:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8014cf2:	687b      	ldr	r3, [r7, #4]
 8014cf4:	899b      	ldrh	r3, [r3, #12]
 8014cf6:	461a      	mov	r2, r3
 8014cf8:	2100      	movs	r1, #0
 8014cfa:	f7ff ff14 	bl	8014b26 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8014cfe:	687b      	ldr	r3, [r7, #4]
 8014d00:	3338      	adds	r3, #56	; 0x38
 8014d02:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8014d06:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8014d0a:	4618      	mov	r0, r3
 8014d0c:	f7ff fea3 	bl	8014a56 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8014d10:	687b      	ldr	r3, [r7, #4]
 8014d12:	3338      	adds	r3, #56	; 0x38
 8014d14:	4921      	ldr	r1, [pc, #132]	; (8014d9c <sync_fs+0xd8>)
 8014d16:	4618      	mov	r0, r3
 8014d18:	f7ff feb8 	bl	8014a8c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8014d1c:	687b      	ldr	r3, [r7, #4]
 8014d1e:	3338      	adds	r3, #56	; 0x38
 8014d20:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8014d24:	491e      	ldr	r1, [pc, #120]	; (8014da0 <sync_fs+0xdc>)
 8014d26:	4618      	mov	r0, r3
 8014d28:	f7ff feb0 	bl	8014a8c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8014d2c:	687b      	ldr	r3, [r7, #4]
 8014d2e:	3338      	adds	r3, #56	; 0x38
 8014d30:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8014d34:	687b      	ldr	r3, [r7, #4]
 8014d36:	699b      	ldr	r3, [r3, #24]
 8014d38:	4619      	mov	r1, r3
 8014d3a:	4610      	mov	r0, r2
 8014d3c:	f7ff fea6 	bl	8014a8c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8014d40:	687b      	ldr	r3, [r7, #4]
 8014d42:	3338      	adds	r3, #56	; 0x38
 8014d44:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8014d48:	687b      	ldr	r3, [r7, #4]
 8014d4a:	695b      	ldr	r3, [r3, #20]
 8014d4c:	4619      	mov	r1, r3
 8014d4e:	4610      	mov	r0, r2
 8014d50:	f7ff fe9c 	bl	8014a8c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8014d54:	687b      	ldr	r3, [r7, #4]
 8014d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014d58:	1c5a      	adds	r2, r3, #1
 8014d5a:	687b      	ldr	r3, [r7, #4]
 8014d5c:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8014d5e:	687b      	ldr	r3, [r7, #4]
 8014d60:	7858      	ldrb	r0, [r3, #1]
 8014d62:	687b      	ldr	r3, [r7, #4]
 8014d64:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8014d68:	687b      	ldr	r3, [r7, #4]
 8014d6a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8014d6c:	2301      	movs	r3, #1
 8014d6e:	f7ff fdf9 	bl	8014964 <disk_write>
			fs->fsi_flag = 0;
 8014d72:	687b      	ldr	r3, [r7, #4]
 8014d74:	2200      	movs	r2, #0
 8014d76:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8014d78:	687b      	ldr	r3, [r7, #4]
 8014d7a:	785b      	ldrb	r3, [r3, #1]
 8014d7c:	2200      	movs	r2, #0
 8014d7e:	2100      	movs	r1, #0
 8014d80:	4618      	mov	r0, r3
 8014d82:	f7ff fe0f 	bl	80149a4 <disk_ioctl>
 8014d86:	4603      	mov	r3, r0
 8014d88:	2b00      	cmp	r3, #0
 8014d8a:	d001      	beq.n	8014d90 <sync_fs+0xcc>
 8014d8c:	2301      	movs	r3, #1
 8014d8e:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8014d90:	7bfb      	ldrb	r3, [r7, #15]
}
 8014d92:	4618      	mov	r0, r3
 8014d94:	3710      	adds	r7, #16
 8014d96:	46bd      	mov	sp, r7
 8014d98:	bd80      	pop	{r7, pc}
 8014d9a:	bf00      	nop
 8014d9c:	41615252 	.word	0x41615252
 8014da0:	61417272 	.word	0x61417272

08014da4 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8014da4:	b480      	push	{r7}
 8014da6:	b083      	sub	sp, #12
 8014da8:	af00      	add	r7, sp, #0
 8014daa:	6078      	str	r0, [r7, #4]
 8014dac:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8014dae:	683b      	ldr	r3, [r7, #0]
 8014db0:	3b02      	subs	r3, #2
 8014db2:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8014db4:	687b      	ldr	r3, [r7, #4]
 8014db6:	69db      	ldr	r3, [r3, #28]
 8014db8:	3b02      	subs	r3, #2
 8014dba:	683a      	ldr	r2, [r7, #0]
 8014dbc:	429a      	cmp	r2, r3
 8014dbe:	d301      	bcc.n	8014dc4 <clust2sect+0x20>
 8014dc0:	2300      	movs	r3, #0
 8014dc2:	e008      	b.n	8014dd6 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8014dc4:	687b      	ldr	r3, [r7, #4]
 8014dc6:	895b      	ldrh	r3, [r3, #10]
 8014dc8:	461a      	mov	r2, r3
 8014dca:	683b      	ldr	r3, [r7, #0]
 8014dcc:	fb03 f202 	mul.w	r2, r3, r2
 8014dd0:	687b      	ldr	r3, [r7, #4]
 8014dd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014dd4:	4413      	add	r3, r2
}
 8014dd6:	4618      	mov	r0, r3
 8014dd8:	370c      	adds	r7, #12
 8014dda:	46bd      	mov	sp, r7
 8014ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014de0:	4770      	bx	lr

08014de2 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8014de2:	b580      	push	{r7, lr}
 8014de4:	b086      	sub	sp, #24
 8014de6:	af00      	add	r7, sp, #0
 8014de8:	6078      	str	r0, [r7, #4]
 8014dea:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8014dec:	687b      	ldr	r3, [r7, #4]
 8014dee:	681b      	ldr	r3, [r3, #0]
 8014df0:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8014df2:	683b      	ldr	r3, [r7, #0]
 8014df4:	2b01      	cmp	r3, #1
 8014df6:	d904      	bls.n	8014e02 <get_fat+0x20>
 8014df8:	693b      	ldr	r3, [r7, #16]
 8014dfa:	69db      	ldr	r3, [r3, #28]
 8014dfc:	683a      	ldr	r2, [r7, #0]
 8014dfe:	429a      	cmp	r2, r3
 8014e00:	d302      	bcc.n	8014e08 <get_fat+0x26>
		val = 1;	/* Internal error */
 8014e02:	2301      	movs	r3, #1
 8014e04:	617b      	str	r3, [r7, #20]
 8014e06:	e0bb      	b.n	8014f80 <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8014e08:	f04f 33ff 	mov.w	r3, #4294967295
 8014e0c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8014e0e:	693b      	ldr	r3, [r7, #16]
 8014e10:	781b      	ldrb	r3, [r3, #0]
 8014e12:	2b03      	cmp	r3, #3
 8014e14:	f000 8083 	beq.w	8014f1e <get_fat+0x13c>
 8014e18:	2b03      	cmp	r3, #3
 8014e1a:	f300 80a7 	bgt.w	8014f6c <get_fat+0x18a>
 8014e1e:	2b01      	cmp	r3, #1
 8014e20:	d002      	beq.n	8014e28 <get_fat+0x46>
 8014e22:	2b02      	cmp	r3, #2
 8014e24:	d056      	beq.n	8014ed4 <get_fat+0xf2>
 8014e26:	e0a1      	b.n	8014f6c <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8014e28:	683b      	ldr	r3, [r7, #0]
 8014e2a:	60fb      	str	r3, [r7, #12]
 8014e2c:	68fb      	ldr	r3, [r7, #12]
 8014e2e:	085b      	lsrs	r3, r3, #1
 8014e30:	68fa      	ldr	r2, [r7, #12]
 8014e32:	4413      	add	r3, r2
 8014e34:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8014e36:	693b      	ldr	r3, [r7, #16]
 8014e38:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8014e3a:	693b      	ldr	r3, [r7, #16]
 8014e3c:	899b      	ldrh	r3, [r3, #12]
 8014e3e:	4619      	mov	r1, r3
 8014e40:	68fb      	ldr	r3, [r7, #12]
 8014e42:	fbb3 f3f1 	udiv	r3, r3, r1
 8014e46:	4413      	add	r3, r2
 8014e48:	4619      	mov	r1, r3
 8014e4a:	6938      	ldr	r0, [r7, #16]
 8014e4c:	f7ff ff0c 	bl	8014c68 <move_window>
 8014e50:	4603      	mov	r3, r0
 8014e52:	2b00      	cmp	r3, #0
 8014e54:	f040 808d 	bne.w	8014f72 <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 8014e58:	68fb      	ldr	r3, [r7, #12]
 8014e5a:	1c5a      	adds	r2, r3, #1
 8014e5c:	60fa      	str	r2, [r7, #12]
 8014e5e:	693a      	ldr	r2, [r7, #16]
 8014e60:	8992      	ldrh	r2, [r2, #12]
 8014e62:	fbb3 f1f2 	udiv	r1, r3, r2
 8014e66:	fb01 f202 	mul.w	r2, r1, r2
 8014e6a:	1a9b      	subs	r3, r3, r2
 8014e6c:	693a      	ldr	r2, [r7, #16]
 8014e6e:	4413      	add	r3, r2
 8014e70:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8014e74:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8014e76:	693b      	ldr	r3, [r7, #16]
 8014e78:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8014e7a:	693b      	ldr	r3, [r7, #16]
 8014e7c:	899b      	ldrh	r3, [r3, #12]
 8014e7e:	4619      	mov	r1, r3
 8014e80:	68fb      	ldr	r3, [r7, #12]
 8014e82:	fbb3 f3f1 	udiv	r3, r3, r1
 8014e86:	4413      	add	r3, r2
 8014e88:	4619      	mov	r1, r3
 8014e8a:	6938      	ldr	r0, [r7, #16]
 8014e8c:	f7ff feec 	bl	8014c68 <move_window>
 8014e90:	4603      	mov	r3, r0
 8014e92:	2b00      	cmp	r3, #0
 8014e94:	d16f      	bne.n	8014f76 <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 8014e96:	693b      	ldr	r3, [r7, #16]
 8014e98:	899b      	ldrh	r3, [r3, #12]
 8014e9a:	461a      	mov	r2, r3
 8014e9c:	68fb      	ldr	r3, [r7, #12]
 8014e9e:	fbb3 f1f2 	udiv	r1, r3, r2
 8014ea2:	fb01 f202 	mul.w	r2, r1, r2
 8014ea6:	1a9b      	subs	r3, r3, r2
 8014ea8:	693a      	ldr	r2, [r7, #16]
 8014eaa:	4413      	add	r3, r2
 8014eac:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8014eb0:	021b      	lsls	r3, r3, #8
 8014eb2:	461a      	mov	r2, r3
 8014eb4:	68bb      	ldr	r3, [r7, #8]
 8014eb6:	4313      	orrs	r3, r2
 8014eb8:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8014eba:	683b      	ldr	r3, [r7, #0]
 8014ebc:	f003 0301 	and.w	r3, r3, #1
 8014ec0:	2b00      	cmp	r3, #0
 8014ec2:	d002      	beq.n	8014eca <get_fat+0xe8>
 8014ec4:	68bb      	ldr	r3, [r7, #8]
 8014ec6:	091b      	lsrs	r3, r3, #4
 8014ec8:	e002      	b.n	8014ed0 <get_fat+0xee>
 8014eca:	68bb      	ldr	r3, [r7, #8]
 8014ecc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8014ed0:	617b      	str	r3, [r7, #20]
			break;
 8014ed2:	e055      	b.n	8014f80 <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8014ed4:	693b      	ldr	r3, [r7, #16]
 8014ed6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8014ed8:	693b      	ldr	r3, [r7, #16]
 8014eda:	899b      	ldrh	r3, [r3, #12]
 8014edc:	085b      	lsrs	r3, r3, #1
 8014ede:	b29b      	uxth	r3, r3
 8014ee0:	4619      	mov	r1, r3
 8014ee2:	683b      	ldr	r3, [r7, #0]
 8014ee4:	fbb3 f3f1 	udiv	r3, r3, r1
 8014ee8:	4413      	add	r3, r2
 8014eea:	4619      	mov	r1, r3
 8014eec:	6938      	ldr	r0, [r7, #16]
 8014eee:	f7ff febb 	bl	8014c68 <move_window>
 8014ef2:	4603      	mov	r3, r0
 8014ef4:	2b00      	cmp	r3, #0
 8014ef6:	d140      	bne.n	8014f7a <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8014ef8:	693b      	ldr	r3, [r7, #16]
 8014efa:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8014efe:	683b      	ldr	r3, [r7, #0]
 8014f00:	005b      	lsls	r3, r3, #1
 8014f02:	693a      	ldr	r2, [r7, #16]
 8014f04:	8992      	ldrh	r2, [r2, #12]
 8014f06:	fbb3 f0f2 	udiv	r0, r3, r2
 8014f0a:	fb00 f202 	mul.w	r2, r0, r2
 8014f0e:	1a9b      	subs	r3, r3, r2
 8014f10:	440b      	add	r3, r1
 8014f12:	4618      	mov	r0, r3
 8014f14:	f7ff fd64 	bl	80149e0 <ld_word>
 8014f18:	4603      	mov	r3, r0
 8014f1a:	617b      	str	r3, [r7, #20]
			break;
 8014f1c:	e030      	b.n	8014f80 <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8014f1e:	693b      	ldr	r3, [r7, #16]
 8014f20:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8014f22:	693b      	ldr	r3, [r7, #16]
 8014f24:	899b      	ldrh	r3, [r3, #12]
 8014f26:	089b      	lsrs	r3, r3, #2
 8014f28:	b29b      	uxth	r3, r3
 8014f2a:	4619      	mov	r1, r3
 8014f2c:	683b      	ldr	r3, [r7, #0]
 8014f2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8014f32:	4413      	add	r3, r2
 8014f34:	4619      	mov	r1, r3
 8014f36:	6938      	ldr	r0, [r7, #16]
 8014f38:	f7ff fe96 	bl	8014c68 <move_window>
 8014f3c:	4603      	mov	r3, r0
 8014f3e:	2b00      	cmp	r3, #0
 8014f40:	d11d      	bne.n	8014f7e <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8014f42:	693b      	ldr	r3, [r7, #16]
 8014f44:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8014f48:	683b      	ldr	r3, [r7, #0]
 8014f4a:	009b      	lsls	r3, r3, #2
 8014f4c:	693a      	ldr	r2, [r7, #16]
 8014f4e:	8992      	ldrh	r2, [r2, #12]
 8014f50:	fbb3 f0f2 	udiv	r0, r3, r2
 8014f54:	fb00 f202 	mul.w	r2, r0, r2
 8014f58:	1a9b      	subs	r3, r3, r2
 8014f5a:	440b      	add	r3, r1
 8014f5c:	4618      	mov	r0, r3
 8014f5e:	f7ff fd57 	bl	8014a10 <ld_dword>
 8014f62:	4603      	mov	r3, r0
 8014f64:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8014f68:	617b      	str	r3, [r7, #20]
			break;
 8014f6a:	e009      	b.n	8014f80 <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8014f6c:	2301      	movs	r3, #1
 8014f6e:	617b      	str	r3, [r7, #20]
 8014f70:	e006      	b.n	8014f80 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8014f72:	bf00      	nop
 8014f74:	e004      	b.n	8014f80 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8014f76:	bf00      	nop
 8014f78:	e002      	b.n	8014f80 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8014f7a:	bf00      	nop
 8014f7c:	e000      	b.n	8014f80 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8014f7e:	bf00      	nop
		}
	}

	return val;
 8014f80:	697b      	ldr	r3, [r7, #20]
}
 8014f82:	4618      	mov	r0, r3
 8014f84:	3718      	adds	r7, #24
 8014f86:	46bd      	mov	sp, r7
 8014f88:	bd80      	pop	{r7, pc}

08014f8a <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8014f8a:	b590      	push	{r4, r7, lr}
 8014f8c:	b089      	sub	sp, #36	; 0x24
 8014f8e:	af00      	add	r7, sp, #0
 8014f90:	60f8      	str	r0, [r7, #12]
 8014f92:	60b9      	str	r1, [r7, #8]
 8014f94:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8014f96:	2302      	movs	r3, #2
 8014f98:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8014f9a:	68bb      	ldr	r3, [r7, #8]
 8014f9c:	2b01      	cmp	r3, #1
 8014f9e:	f240 8102 	bls.w	80151a6 <put_fat+0x21c>
 8014fa2:	68fb      	ldr	r3, [r7, #12]
 8014fa4:	69db      	ldr	r3, [r3, #28]
 8014fa6:	68ba      	ldr	r2, [r7, #8]
 8014fa8:	429a      	cmp	r2, r3
 8014faa:	f080 80fc 	bcs.w	80151a6 <put_fat+0x21c>
		switch (fs->fs_type) {
 8014fae:	68fb      	ldr	r3, [r7, #12]
 8014fb0:	781b      	ldrb	r3, [r3, #0]
 8014fb2:	2b03      	cmp	r3, #3
 8014fb4:	f000 80b6 	beq.w	8015124 <put_fat+0x19a>
 8014fb8:	2b03      	cmp	r3, #3
 8014fba:	f300 80fd 	bgt.w	80151b8 <put_fat+0x22e>
 8014fbe:	2b01      	cmp	r3, #1
 8014fc0:	d003      	beq.n	8014fca <put_fat+0x40>
 8014fc2:	2b02      	cmp	r3, #2
 8014fc4:	f000 8083 	beq.w	80150ce <put_fat+0x144>
 8014fc8:	e0f6      	b.n	80151b8 <put_fat+0x22e>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8014fca:	68bb      	ldr	r3, [r7, #8]
 8014fcc:	61bb      	str	r3, [r7, #24]
 8014fce:	69bb      	ldr	r3, [r7, #24]
 8014fd0:	085b      	lsrs	r3, r3, #1
 8014fd2:	69ba      	ldr	r2, [r7, #24]
 8014fd4:	4413      	add	r3, r2
 8014fd6:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8014fd8:	68fb      	ldr	r3, [r7, #12]
 8014fda:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8014fdc:	68fb      	ldr	r3, [r7, #12]
 8014fde:	899b      	ldrh	r3, [r3, #12]
 8014fe0:	4619      	mov	r1, r3
 8014fe2:	69bb      	ldr	r3, [r7, #24]
 8014fe4:	fbb3 f3f1 	udiv	r3, r3, r1
 8014fe8:	4413      	add	r3, r2
 8014fea:	4619      	mov	r1, r3
 8014fec:	68f8      	ldr	r0, [r7, #12]
 8014fee:	f7ff fe3b 	bl	8014c68 <move_window>
 8014ff2:	4603      	mov	r3, r0
 8014ff4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8014ff6:	7ffb      	ldrb	r3, [r7, #31]
 8014ff8:	2b00      	cmp	r3, #0
 8014ffa:	f040 80d6 	bne.w	80151aa <put_fat+0x220>
			p = fs->win + bc++ % SS(fs);
 8014ffe:	68fb      	ldr	r3, [r7, #12]
 8015000:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8015004:	69bb      	ldr	r3, [r7, #24]
 8015006:	1c5a      	adds	r2, r3, #1
 8015008:	61ba      	str	r2, [r7, #24]
 801500a:	68fa      	ldr	r2, [r7, #12]
 801500c:	8992      	ldrh	r2, [r2, #12]
 801500e:	fbb3 f0f2 	udiv	r0, r3, r2
 8015012:	fb00 f202 	mul.w	r2, r0, r2
 8015016:	1a9b      	subs	r3, r3, r2
 8015018:	440b      	add	r3, r1
 801501a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 801501c:	68bb      	ldr	r3, [r7, #8]
 801501e:	f003 0301 	and.w	r3, r3, #1
 8015022:	2b00      	cmp	r3, #0
 8015024:	d00d      	beq.n	8015042 <put_fat+0xb8>
 8015026:	697b      	ldr	r3, [r7, #20]
 8015028:	781b      	ldrb	r3, [r3, #0]
 801502a:	b25b      	sxtb	r3, r3
 801502c:	f003 030f 	and.w	r3, r3, #15
 8015030:	b25a      	sxtb	r2, r3
 8015032:	687b      	ldr	r3, [r7, #4]
 8015034:	b2db      	uxtb	r3, r3
 8015036:	011b      	lsls	r3, r3, #4
 8015038:	b25b      	sxtb	r3, r3
 801503a:	4313      	orrs	r3, r2
 801503c:	b25b      	sxtb	r3, r3
 801503e:	b2db      	uxtb	r3, r3
 8015040:	e001      	b.n	8015046 <put_fat+0xbc>
 8015042:	687b      	ldr	r3, [r7, #4]
 8015044:	b2db      	uxtb	r3, r3
 8015046:	697a      	ldr	r2, [r7, #20]
 8015048:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 801504a:	68fb      	ldr	r3, [r7, #12]
 801504c:	2201      	movs	r2, #1
 801504e:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8015050:	68fb      	ldr	r3, [r7, #12]
 8015052:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8015054:	68fb      	ldr	r3, [r7, #12]
 8015056:	899b      	ldrh	r3, [r3, #12]
 8015058:	4619      	mov	r1, r3
 801505a:	69bb      	ldr	r3, [r7, #24]
 801505c:	fbb3 f3f1 	udiv	r3, r3, r1
 8015060:	4413      	add	r3, r2
 8015062:	4619      	mov	r1, r3
 8015064:	68f8      	ldr	r0, [r7, #12]
 8015066:	f7ff fdff 	bl	8014c68 <move_window>
 801506a:	4603      	mov	r3, r0
 801506c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801506e:	7ffb      	ldrb	r3, [r7, #31]
 8015070:	2b00      	cmp	r3, #0
 8015072:	f040 809c 	bne.w	80151ae <put_fat+0x224>
			p = fs->win + bc % SS(fs);
 8015076:	68fb      	ldr	r3, [r7, #12]
 8015078:	f103 0138 	add.w	r1, r3, #56	; 0x38
 801507c:	68fb      	ldr	r3, [r7, #12]
 801507e:	899b      	ldrh	r3, [r3, #12]
 8015080:	461a      	mov	r2, r3
 8015082:	69bb      	ldr	r3, [r7, #24]
 8015084:	fbb3 f0f2 	udiv	r0, r3, r2
 8015088:	fb00 f202 	mul.w	r2, r0, r2
 801508c:	1a9b      	subs	r3, r3, r2
 801508e:	440b      	add	r3, r1
 8015090:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8015092:	68bb      	ldr	r3, [r7, #8]
 8015094:	f003 0301 	and.w	r3, r3, #1
 8015098:	2b00      	cmp	r3, #0
 801509a:	d003      	beq.n	80150a4 <put_fat+0x11a>
 801509c:	687b      	ldr	r3, [r7, #4]
 801509e:	091b      	lsrs	r3, r3, #4
 80150a0:	b2db      	uxtb	r3, r3
 80150a2:	e00e      	b.n	80150c2 <put_fat+0x138>
 80150a4:	697b      	ldr	r3, [r7, #20]
 80150a6:	781b      	ldrb	r3, [r3, #0]
 80150a8:	b25b      	sxtb	r3, r3
 80150aa:	f023 030f 	bic.w	r3, r3, #15
 80150ae:	b25a      	sxtb	r2, r3
 80150b0:	687b      	ldr	r3, [r7, #4]
 80150b2:	0a1b      	lsrs	r3, r3, #8
 80150b4:	b25b      	sxtb	r3, r3
 80150b6:	f003 030f 	and.w	r3, r3, #15
 80150ba:	b25b      	sxtb	r3, r3
 80150bc:	4313      	orrs	r3, r2
 80150be:	b25b      	sxtb	r3, r3
 80150c0:	b2db      	uxtb	r3, r3
 80150c2:	697a      	ldr	r2, [r7, #20]
 80150c4:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80150c6:	68fb      	ldr	r3, [r7, #12]
 80150c8:	2201      	movs	r2, #1
 80150ca:	70da      	strb	r2, [r3, #3]
			break;
 80150cc:	e074      	b.n	80151b8 <put_fat+0x22e>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80150ce:	68fb      	ldr	r3, [r7, #12]
 80150d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80150d2:	68fb      	ldr	r3, [r7, #12]
 80150d4:	899b      	ldrh	r3, [r3, #12]
 80150d6:	085b      	lsrs	r3, r3, #1
 80150d8:	b29b      	uxth	r3, r3
 80150da:	4619      	mov	r1, r3
 80150dc:	68bb      	ldr	r3, [r7, #8]
 80150de:	fbb3 f3f1 	udiv	r3, r3, r1
 80150e2:	4413      	add	r3, r2
 80150e4:	4619      	mov	r1, r3
 80150e6:	68f8      	ldr	r0, [r7, #12]
 80150e8:	f7ff fdbe 	bl	8014c68 <move_window>
 80150ec:	4603      	mov	r3, r0
 80150ee:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80150f0:	7ffb      	ldrb	r3, [r7, #31]
 80150f2:	2b00      	cmp	r3, #0
 80150f4:	d15d      	bne.n	80151b2 <put_fat+0x228>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80150f6:	68fb      	ldr	r3, [r7, #12]
 80150f8:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80150fc:	68bb      	ldr	r3, [r7, #8]
 80150fe:	005b      	lsls	r3, r3, #1
 8015100:	68fa      	ldr	r2, [r7, #12]
 8015102:	8992      	ldrh	r2, [r2, #12]
 8015104:	fbb3 f0f2 	udiv	r0, r3, r2
 8015108:	fb00 f202 	mul.w	r2, r0, r2
 801510c:	1a9b      	subs	r3, r3, r2
 801510e:	440b      	add	r3, r1
 8015110:	687a      	ldr	r2, [r7, #4]
 8015112:	b292      	uxth	r2, r2
 8015114:	4611      	mov	r1, r2
 8015116:	4618      	mov	r0, r3
 8015118:	f7ff fc9d 	bl	8014a56 <st_word>
			fs->wflag = 1;
 801511c:	68fb      	ldr	r3, [r7, #12]
 801511e:	2201      	movs	r2, #1
 8015120:	70da      	strb	r2, [r3, #3]
			break;
 8015122:	e049      	b.n	80151b8 <put_fat+0x22e>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8015124:	68fb      	ldr	r3, [r7, #12]
 8015126:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8015128:	68fb      	ldr	r3, [r7, #12]
 801512a:	899b      	ldrh	r3, [r3, #12]
 801512c:	089b      	lsrs	r3, r3, #2
 801512e:	b29b      	uxth	r3, r3
 8015130:	4619      	mov	r1, r3
 8015132:	68bb      	ldr	r3, [r7, #8]
 8015134:	fbb3 f3f1 	udiv	r3, r3, r1
 8015138:	4413      	add	r3, r2
 801513a:	4619      	mov	r1, r3
 801513c:	68f8      	ldr	r0, [r7, #12]
 801513e:	f7ff fd93 	bl	8014c68 <move_window>
 8015142:	4603      	mov	r3, r0
 8015144:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8015146:	7ffb      	ldrb	r3, [r7, #31]
 8015148:	2b00      	cmp	r3, #0
 801514a:	d134      	bne.n	80151b6 <put_fat+0x22c>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 801514c:	687b      	ldr	r3, [r7, #4]
 801514e:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8015152:	68fb      	ldr	r3, [r7, #12]
 8015154:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8015158:	68bb      	ldr	r3, [r7, #8]
 801515a:	009b      	lsls	r3, r3, #2
 801515c:	68fa      	ldr	r2, [r7, #12]
 801515e:	8992      	ldrh	r2, [r2, #12]
 8015160:	fbb3 f0f2 	udiv	r0, r3, r2
 8015164:	fb00 f202 	mul.w	r2, r0, r2
 8015168:	1a9b      	subs	r3, r3, r2
 801516a:	440b      	add	r3, r1
 801516c:	4618      	mov	r0, r3
 801516e:	f7ff fc4f 	bl	8014a10 <ld_dword>
 8015172:	4603      	mov	r3, r0
 8015174:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8015178:	4323      	orrs	r3, r4
 801517a:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 801517c:	68fb      	ldr	r3, [r7, #12]
 801517e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8015182:	68bb      	ldr	r3, [r7, #8]
 8015184:	009b      	lsls	r3, r3, #2
 8015186:	68fa      	ldr	r2, [r7, #12]
 8015188:	8992      	ldrh	r2, [r2, #12]
 801518a:	fbb3 f0f2 	udiv	r0, r3, r2
 801518e:	fb00 f202 	mul.w	r2, r0, r2
 8015192:	1a9b      	subs	r3, r3, r2
 8015194:	440b      	add	r3, r1
 8015196:	6879      	ldr	r1, [r7, #4]
 8015198:	4618      	mov	r0, r3
 801519a:	f7ff fc77 	bl	8014a8c <st_dword>
			fs->wflag = 1;
 801519e:	68fb      	ldr	r3, [r7, #12]
 80151a0:	2201      	movs	r2, #1
 80151a2:	70da      	strb	r2, [r3, #3]
			break;
 80151a4:	e008      	b.n	80151b8 <put_fat+0x22e>
		}
	}
 80151a6:	bf00      	nop
 80151a8:	e006      	b.n	80151b8 <put_fat+0x22e>
			if (res != FR_OK) break;
 80151aa:	bf00      	nop
 80151ac:	e004      	b.n	80151b8 <put_fat+0x22e>
			if (res != FR_OK) break;
 80151ae:	bf00      	nop
 80151b0:	e002      	b.n	80151b8 <put_fat+0x22e>
			if (res != FR_OK) break;
 80151b2:	bf00      	nop
 80151b4:	e000      	b.n	80151b8 <put_fat+0x22e>
			if (res != FR_OK) break;
 80151b6:	bf00      	nop
	return res;
 80151b8:	7ffb      	ldrb	r3, [r7, #31]
}
 80151ba:	4618      	mov	r0, r3
 80151bc:	3724      	adds	r7, #36	; 0x24
 80151be:	46bd      	mov	sp, r7
 80151c0:	bd90      	pop	{r4, r7, pc}

080151c2 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80151c2:	b580      	push	{r7, lr}
 80151c4:	b088      	sub	sp, #32
 80151c6:	af00      	add	r7, sp, #0
 80151c8:	60f8      	str	r0, [r7, #12]
 80151ca:	60b9      	str	r1, [r7, #8]
 80151cc:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80151ce:	2300      	movs	r3, #0
 80151d0:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80151d2:	68fb      	ldr	r3, [r7, #12]
 80151d4:	681b      	ldr	r3, [r3, #0]
 80151d6:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80151d8:	68bb      	ldr	r3, [r7, #8]
 80151da:	2b01      	cmp	r3, #1
 80151dc:	d904      	bls.n	80151e8 <remove_chain+0x26>
 80151de:	69bb      	ldr	r3, [r7, #24]
 80151e0:	69db      	ldr	r3, [r3, #28]
 80151e2:	68ba      	ldr	r2, [r7, #8]
 80151e4:	429a      	cmp	r2, r3
 80151e6:	d301      	bcc.n	80151ec <remove_chain+0x2a>
 80151e8:	2302      	movs	r3, #2
 80151ea:	e04b      	b.n	8015284 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80151ec:	687b      	ldr	r3, [r7, #4]
 80151ee:	2b00      	cmp	r3, #0
 80151f0:	d00c      	beq.n	801520c <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80151f2:	f04f 32ff 	mov.w	r2, #4294967295
 80151f6:	6879      	ldr	r1, [r7, #4]
 80151f8:	69b8      	ldr	r0, [r7, #24]
 80151fa:	f7ff fec6 	bl	8014f8a <put_fat>
 80151fe:	4603      	mov	r3, r0
 8015200:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8015202:	7ffb      	ldrb	r3, [r7, #31]
 8015204:	2b00      	cmp	r3, #0
 8015206:	d001      	beq.n	801520c <remove_chain+0x4a>
 8015208:	7ffb      	ldrb	r3, [r7, #31]
 801520a:	e03b      	b.n	8015284 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 801520c:	68b9      	ldr	r1, [r7, #8]
 801520e:	68f8      	ldr	r0, [r7, #12]
 8015210:	f7ff fde7 	bl	8014de2 <get_fat>
 8015214:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8015216:	697b      	ldr	r3, [r7, #20]
 8015218:	2b00      	cmp	r3, #0
 801521a:	d031      	beq.n	8015280 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 801521c:	697b      	ldr	r3, [r7, #20]
 801521e:	2b01      	cmp	r3, #1
 8015220:	d101      	bne.n	8015226 <remove_chain+0x64>
 8015222:	2302      	movs	r3, #2
 8015224:	e02e      	b.n	8015284 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8015226:	697b      	ldr	r3, [r7, #20]
 8015228:	f1b3 3fff 	cmp.w	r3, #4294967295
 801522c:	d101      	bne.n	8015232 <remove_chain+0x70>
 801522e:	2301      	movs	r3, #1
 8015230:	e028      	b.n	8015284 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8015232:	2200      	movs	r2, #0
 8015234:	68b9      	ldr	r1, [r7, #8]
 8015236:	69b8      	ldr	r0, [r7, #24]
 8015238:	f7ff fea7 	bl	8014f8a <put_fat>
 801523c:	4603      	mov	r3, r0
 801523e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8015240:	7ffb      	ldrb	r3, [r7, #31]
 8015242:	2b00      	cmp	r3, #0
 8015244:	d001      	beq.n	801524a <remove_chain+0x88>
 8015246:	7ffb      	ldrb	r3, [r7, #31]
 8015248:	e01c      	b.n	8015284 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 801524a:	69bb      	ldr	r3, [r7, #24]
 801524c:	699a      	ldr	r2, [r3, #24]
 801524e:	69bb      	ldr	r3, [r7, #24]
 8015250:	69db      	ldr	r3, [r3, #28]
 8015252:	3b02      	subs	r3, #2
 8015254:	429a      	cmp	r2, r3
 8015256:	d20b      	bcs.n	8015270 <remove_chain+0xae>
			fs->free_clst++;
 8015258:	69bb      	ldr	r3, [r7, #24]
 801525a:	699b      	ldr	r3, [r3, #24]
 801525c:	1c5a      	adds	r2, r3, #1
 801525e:	69bb      	ldr	r3, [r7, #24]
 8015260:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8015262:	69bb      	ldr	r3, [r7, #24]
 8015264:	791b      	ldrb	r3, [r3, #4]
 8015266:	f043 0301 	orr.w	r3, r3, #1
 801526a:	b2da      	uxtb	r2, r3
 801526c:	69bb      	ldr	r3, [r7, #24]
 801526e:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8015270:	697b      	ldr	r3, [r7, #20]
 8015272:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8015274:	69bb      	ldr	r3, [r7, #24]
 8015276:	69db      	ldr	r3, [r3, #28]
 8015278:	68ba      	ldr	r2, [r7, #8]
 801527a:	429a      	cmp	r2, r3
 801527c:	d3c6      	bcc.n	801520c <remove_chain+0x4a>
 801527e:	e000      	b.n	8015282 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8015280:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8015282:	2300      	movs	r3, #0
}
 8015284:	4618      	mov	r0, r3
 8015286:	3720      	adds	r7, #32
 8015288:	46bd      	mov	sp, r7
 801528a:	bd80      	pop	{r7, pc}

0801528c <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 801528c:	b580      	push	{r7, lr}
 801528e:	b088      	sub	sp, #32
 8015290:	af00      	add	r7, sp, #0
 8015292:	6078      	str	r0, [r7, #4]
 8015294:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8015296:	687b      	ldr	r3, [r7, #4]
 8015298:	681b      	ldr	r3, [r3, #0]
 801529a:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 801529c:	683b      	ldr	r3, [r7, #0]
 801529e:	2b00      	cmp	r3, #0
 80152a0:	d10d      	bne.n	80152be <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80152a2:	693b      	ldr	r3, [r7, #16]
 80152a4:	695b      	ldr	r3, [r3, #20]
 80152a6:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80152a8:	69bb      	ldr	r3, [r7, #24]
 80152aa:	2b00      	cmp	r3, #0
 80152ac:	d004      	beq.n	80152b8 <create_chain+0x2c>
 80152ae:	693b      	ldr	r3, [r7, #16]
 80152b0:	69db      	ldr	r3, [r3, #28]
 80152b2:	69ba      	ldr	r2, [r7, #24]
 80152b4:	429a      	cmp	r2, r3
 80152b6:	d31b      	bcc.n	80152f0 <create_chain+0x64>
 80152b8:	2301      	movs	r3, #1
 80152ba:	61bb      	str	r3, [r7, #24]
 80152bc:	e018      	b.n	80152f0 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80152be:	6839      	ldr	r1, [r7, #0]
 80152c0:	6878      	ldr	r0, [r7, #4]
 80152c2:	f7ff fd8e 	bl	8014de2 <get_fat>
 80152c6:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80152c8:	68fb      	ldr	r3, [r7, #12]
 80152ca:	2b01      	cmp	r3, #1
 80152cc:	d801      	bhi.n	80152d2 <create_chain+0x46>
 80152ce:	2301      	movs	r3, #1
 80152d0:	e070      	b.n	80153b4 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80152d2:	68fb      	ldr	r3, [r7, #12]
 80152d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80152d8:	d101      	bne.n	80152de <create_chain+0x52>
 80152da:	68fb      	ldr	r3, [r7, #12]
 80152dc:	e06a      	b.n	80153b4 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80152de:	693b      	ldr	r3, [r7, #16]
 80152e0:	69db      	ldr	r3, [r3, #28]
 80152e2:	68fa      	ldr	r2, [r7, #12]
 80152e4:	429a      	cmp	r2, r3
 80152e6:	d201      	bcs.n	80152ec <create_chain+0x60>
 80152e8:	68fb      	ldr	r3, [r7, #12]
 80152ea:	e063      	b.n	80153b4 <create_chain+0x128>
		scl = clst;
 80152ec:	683b      	ldr	r3, [r7, #0]
 80152ee:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80152f0:	69bb      	ldr	r3, [r7, #24]
 80152f2:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80152f4:	69fb      	ldr	r3, [r7, #28]
 80152f6:	3301      	adds	r3, #1
 80152f8:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80152fa:	693b      	ldr	r3, [r7, #16]
 80152fc:	69db      	ldr	r3, [r3, #28]
 80152fe:	69fa      	ldr	r2, [r7, #28]
 8015300:	429a      	cmp	r2, r3
 8015302:	d307      	bcc.n	8015314 <create_chain+0x88>
				ncl = 2;
 8015304:	2302      	movs	r3, #2
 8015306:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8015308:	69fa      	ldr	r2, [r7, #28]
 801530a:	69bb      	ldr	r3, [r7, #24]
 801530c:	429a      	cmp	r2, r3
 801530e:	d901      	bls.n	8015314 <create_chain+0x88>
 8015310:	2300      	movs	r3, #0
 8015312:	e04f      	b.n	80153b4 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8015314:	69f9      	ldr	r1, [r7, #28]
 8015316:	6878      	ldr	r0, [r7, #4]
 8015318:	f7ff fd63 	bl	8014de2 <get_fat>
 801531c:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 801531e:	68fb      	ldr	r3, [r7, #12]
 8015320:	2b00      	cmp	r3, #0
 8015322:	d00e      	beq.n	8015342 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8015324:	68fb      	ldr	r3, [r7, #12]
 8015326:	2b01      	cmp	r3, #1
 8015328:	d003      	beq.n	8015332 <create_chain+0xa6>
 801532a:	68fb      	ldr	r3, [r7, #12]
 801532c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015330:	d101      	bne.n	8015336 <create_chain+0xaa>
 8015332:	68fb      	ldr	r3, [r7, #12]
 8015334:	e03e      	b.n	80153b4 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8015336:	69fa      	ldr	r2, [r7, #28]
 8015338:	69bb      	ldr	r3, [r7, #24]
 801533a:	429a      	cmp	r2, r3
 801533c:	d1da      	bne.n	80152f4 <create_chain+0x68>
 801533e:	2300      	movs	r3, #0
 8015340:	e038      	b.n	80153b4 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8015342:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8015344:	f04f 32ff 	mov.w	r2, #4294967295
 8015348:	69f9      	ldr	r1, [r7, #28]
 801534a:	6938      	ldr	r0, [r7, #16]
 801534c:	f7ff fe1d 	bl	8014f8a <put_fat>
 8015350:	4603      	mov	r3, r0
 8015352:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8015354:	7dfb      	ldrb	r3, [r7, #23]
 8015356:	2b00      	cmp	r3, #0
 8015358:	d109      	bne.n	801536e <create_chain+0xe2>
 801535a:	683b      	ldr	r3, [r7, #0]
 801535c:	2b00      	cmp	r3, #0
 801535e:	d006      	beq.n	801536e <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8015360:	69fa      	ldr	r2, [r7, #28]
 8015362:	6839      	ldr	r1, [r7, #0]
 8015364:	6938      	ldr	r0, [r7, #16]
 8015366:	f7ff fe10 	bl	8014f8a <put_fat>
 801536a:	4603      	mov	r3, r0
 801536c:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 801536e:	7dfb      	ldrb	r3, [r7, #23]
 8015370:	2b00      	cmp	r3, #0
 8015372:	d116      	bne.n	80153a2 <create_chain+0x116>
		fs->last_clst = ncl;
 8015374:	693b      	ldr	r3, [r7, #16]
 8015376:	69fa      	ldr	r2, [r7, #28]
 8015378:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 801537a:	693b      	ldr	r3, [r7, #16]
 801537c:	699a      	ldr	r2, [r3, #24]
 801537e:	693b      	ldr	r3, [r7, #16]
 8015380:	69db      	ldr	r3, [r3, #28]
 8015382:	3b02      	subs	r3, #2
 8015384:	429a      	cmp	r2, r3
 8015386:	d804      	bhi.n	8015392 <create_chain+0x106>
 8015388:	693b      	ldr	r3, [r7, #16]
 801538a:	699b      	ldr	r3, [r3, #24]
 801538c:	1e5a      	subs	r2, r3, #1
 801538e:	693b      	ldr	r3, [r7, #16]
 8015390:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8015392:	693b      	ldr	r3, [r7, #16]
 8015394:	791b      	ldrb	r3, [r3, #4]
 8015396:	f043 0301 	orr.w	r3, r3, #1
 801539a:	b2da      	uxtb	r2, r3
 801539c:	693b      	ldr	r3, [r7, #16]
 801539e:	711a      	strb	r2, [r3, #4]
 80153a0:	e007      	b.n	80153b2 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80153a2:	7dfb      	ldrb	r3, [r7, #23]
 80153a4:	2b01      	cmp	r3, #1
 80153a6:	d102      	bne.n	80153ae <create_chain+0x122>
 80153a8:	f04f 33ff 	mov.w	r3, #4294967295
 80153ac:	e000      	b.n	80153b0 <create_chain+0x124>
 80153ae:	2301      	movs	r3, #1
 80153b0:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80153b2:	69fb      	ldr	r3, [r7, #28]
}
 80153b4:	4618      	mov	r0, r3
 80153b6:	3720      	adds	r7, #32
 80153b8:	46bd      	mov	sp, r7
 80153ba:	bd80      	pop	{r7, pc}

080153bc <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80153bc:	b480      	push	{r7}
 80153be:	b087      	sub	sp, #28
 80153c0:	af00      	add	r7, sp, #0
 80153c2:	6078      	str	r0, [r7, #4]
 80153c4:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80153c6:	687b      	ldr	r3, [r7, #4]
 80153c8:	681b      	ldr	r3, [r3, #0]
 80153ca:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80153cc:	687b      	ldr	r3, [r7, #4]
 80153ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80153d0:	3304      	adds	r3, #4
 80153d2:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80153d4:	68fb      	ldr	r3, [r7, #12]
 80153d6:	899b      	ldrh	r3, [r3, #12]
 80153d8:	461a      	mov	r2, r3
 80153da:	683b      	ldr	r3, [r7, #0]
 80153dc:	fbb3 f3f2 	udiv	r3, r3, r2
 80153e0:	68fa      	ldr	r2, [r7, #12]
 80153e2:	8952      	ldrh	r2, [r2, #10]
 80153e4:	fbb3 f3f2 	udiv	r3, r3, r2
 80153e8:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80153ea:	693b      	ldr	r3, [r7, #16]
 80153ec:	1d1a      	adds	r2, r3, #4
 80153ee:	613a      	str	r2, [r7, #16]
 80153f0:	681b      	ldr	r3, [r3, #0]
 80153f2:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80153f4:	68bb      	ldr	r3, [r7, #8]
 80153f6:	2b00      	cmp	r3, #0
 80153f8:	d101      	bne.n	80153fe <clmt_clust+0x42>
 80153fa:	2300      	movs	r3, #0
 80153fc:	e010      	b.n	8015420 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 80153fe:	697a      	ldr	r2, [r7, #20]
 8015400:	68bb      	ldr	r3, [r7, #8]
 8015402:	429a      	cmp	r2, r3
 8015404:	d307      	bcc.n	8015416 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8015406:	697a      	ldr	r2, [r7, #20]
 8015408:	68bb      	ldr	r3, [r7, #8]
 801540a:	1ad3      	subs	r3, r2, r3
 801540c:	617b      	str	r3, [r7, #20]
 801540e:	693b      	ldr	r3, [r7, #16]
 8015410:	3304      	adds	r3, #4
 8015412:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8015414:	e7e9      	b.n	80153ea <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8015416:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8015418:	693b      	ldr	r3, [r7, #16]
 801541a:	681a      	ldr	r2, [r3, #0]
 801541c:	697b      	ldr	r3, [r7, #20]
 801541e:	4413      	add	r3, r2
}
 8015420:	4618      	mov	r0, r3
 8015422:	371c      	adds	r7, #28
 8015424:	46bd      	mov	sp, r7
 8015426:	f85d 7b04 	ldr.w	r7, [sp], #4
 801542a:	4770      	bx	lr

0801542c <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 801542c:	b580      	push	{r7, lr}
 801542e:	b086      	sub	sp, #24
 8015430:	af00      	add	r7, sp, #0
 8015432:	6078      	str	r0, [r7, #4]
 8015434:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8015436:	687b      	ldr	r3, [r7, #4]
 8015438:	681b      	ldr	r3, [r3, #0]
 801543a:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 801543c:	683b      	ldr	r3, [r7, #0]
 801543e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8015442:	d204      	bcs.n	801544e <dir_sdi+0x22>
 8015444:	683b      	ldr	r3, [r7, #0]
 8015446:	f003 031f 	and.w	r3, r3, #31
 801544a:	2b00      	cmp	r3, #0
 801544c:	d001      	beq.n	8015452 <dir_sdi+0x26>
		return FR_INT_ERR;
 801544e:	2302      	movs	r3, #2
 8015450:	e071      	b.n	8015536 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8015452:	687b      	ldr	r3, [r7, #4]
 8015454:	683a      	ldr	r2, [r7, #0]
 8015456:	611a      	str	r2, [r3, #16]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8015458:	687b      	ldr	r3, [r7, #4]
 801545a:	689b      	ldr	r3, [r3, #8]
 801545c:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 801545e:	697b      	ldr	r3, [r7, #20]
 8015460:	2b00      	cmp	r3, #0
 8015462:	d106      	bne.n	8015472 <dir_sdi+0x46>
 8015464:	693b      	ldr	r3, [r7, #16]
 8015466:	781b      	ldrb	r3, [r3, #0]
 8015468:	2b02      	cmp	r3, #2
 801546a:	d902      	bls.n	8015472 <dir_sdi+0x46>
		clst = fs->dirbase;
 801546c:	693b      	ldr	r3, [r7, #16]
 801546e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015470:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8015472:	697b      	ldr	r3, [r7, #20]
 8015474:	2b00      	cmp	r3, #0
 8015476:	d10c      	bne.n	8015492 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8015478:	683b      	ldr	r3, [r7, #0]
 801547a:	095b      	lsrs	r3, r3, #5
 801547c:	693a      	ldr	r2, [r7, #16]
 801547e:	8912      	ldrh	r2, [r2, #8]
 8015480:	4293      	cmp	r3, r2
 8015482:	d301      	bcc.n	8015488 <dir_sdi+0x5c>
 8015484:	2302      	movs	r3, #2
 8015486:	e056      	b.n	8015536 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8015488:	693b      	ldr	r3, [r7, #16]
 801548a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801548c:	687b      	ldr	r3, [r7, #4]
 801548e:	619a      	str	r2, [r3, #24]
 8015490:	e02d      	b.n	80154ee <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8015492:	693b      	ldr	r3, [r7, #16]
 8015494:	895b      	ldrh	r3, [r3, #10]
 8015496:	461a      	mov	r2, r3
 8015498:	693b      	ldr	r3, [r7, #16]
 801549a:	899b      	ldrh	r3, [r3, #12]
 801549c:	fb02 f303 	mul.w	r3, r2, r3
 80154a0:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80154a2:	e019      	b.n	80154d8 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80154a4:	687b      	ldr	r3, [r7, #4]
 80154a6:	6979      	ldr	r1, [r7, #20]
 80154a8:	4618      	mov	r0, r3
 80154aa:	f7ff fc9a 	bl	8014de2 <get_fat>
 80154ae:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80154b0:	697b      	ldr	r3, [r7, #20]
 80154b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80154b6:	d101      	bne.n	80154bc <dir_sdi+0x90>
 80154b8:	2301      	movs	r3, #1
 80154ba:	e03c      	b.n	8015536 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80154bc:	697b      	ldr	r3, [r7, #20]
 80154be:	2b01      	cmp	r3, #1
 80154c0:	d904      	bls.n	80154cc <dir_sdi+0xa0>
 80154c2:	693b      	ldr	r3, [r7, #16]
 80154c4:	69db      	ldr	r3, [r3, #28]
 80154c6:	697a      	ldr	r2, [r7, #20]
 80154c8:	429a      	cmp	r2, r3
 80154ca:	d301      	bcc.n	80154d0 <dir_sdi+0xa4>
 80154cc:	2302      	movs	r3, #2
 80154ce:	e032      	b.n	8015536 <dir_sdi+0x10a>
			ofs -= csz;
 80154d0:	683a      	ldr	r2, [r7, #0]
 80154d2:	68fb      	ldr	r3, [r7, #12]
 80154d4:	1ad3      	subs	r3, r2, r3
 80154d6:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80154d8:	683a      	ldr	r2, [r7, #0]
 80154da:	68fb      	ldr	r3, [r7, #12]
 80154dc:	429a      	cmp	r2, r3
 80154de:	d2e1      	bcs.n	80154a4 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 80154e0:	6979      	ldr	r1, [r7, #20]
 80154e2:	6938      	ldr	r0, [r7, #16]
 80154e4:	f7ff fc5e 	bl	8014da4 <clust2sect>
 80154e8:	4602      	mov	r2, r0
 80154ea:	687b      	ldr	r3, [r7, #4]
 80154ec:	619a      	str	r2, [r3, #24]
	}
	dp->clust = clst;					/* Current cluster# */
 80154ee:	687b      	ldr	r3, [r7, #4]
 80154f0:	697a      	ldr	r2, [r7, #20]
 80154f2:	615a      	str	r2, [r3, #20]
	if (!dp->sect) return FR_INT_ERR;
 80154f4:	687b      	ldr	r3, [r7, #4]
 80154f6:	699b      	ldr	r3, [r3, #24]
 80154f8:	2b00      	cmp	r3, #0
 80154fa:	d101      	bne.n	8015500 <dir_sdi+0xd4>
 80154fc:	2302      	movs	r3, #2
 80154fe:	e01a      	b.n	8015536 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8015500:	687b      	ldr	r3, [r7, #4]
 8015502:	699a      	ldr	r2, [r3, #24]
 8015504:	693b      	ldr	r3, [r7, #16]
 8015506:	899b      	ldrh	r3, [r3, #12]
 8015508:	4619      	mov	r1, r3
 801550a:	683b      	ldr	r3, [r7, #0]
 801550c:	fbb3 f3f1 	udiv	r3, r3, r1
 8015510:	441a      	add	r2, r3
 8015512:	687b      	ldr	r3, [r7, #4]
 8015514:	619a      	str	r2, [r3, #24]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8015516:	693b      	ldr	r3, [r7, #16]
 8015518:	f103 0138 	add.w	r1, r3, #56	; 0x38
 801551c:	693b      	ldr	r3, [r7, #16]
 801551e:	899b      	ldrh	r3, [r3, #12]
 8015520:	461a      	mov	r2, r3
 8015522:	683b      	ldr	r3, [r7, #0]
 8015524:	fbb3 f0f2 	udiv	r0, r3, r2
 8015528:	fb00 f202 	mul.w	r2, r0, r2
 801552c:	1a9b      	subs	r3, r3, r2
 801552e:	18ca      	adds	r2, r1, r3
 8015530:	687b      	ldr	r3, [r7, #4]
 8015532:	61da      	str	r2, [r3, #28]

	return FR_OK;
 8015534:	2300      	movs	r3, #0
}
 8015536:	4618      	mov	r0, r3
 8015538:	3718      	adds	r7, #24
 801553a:	46bd      	mov	sp, r7
 801553c:	bd80      	pop	{r7, pc}

0801553e <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 801553e:	b580      	push	{r7, lr}
 8015540:	b086      	sub	sp, #24
 8015542:	af00      	add	r7, sp, #0
 8015544:	6078      	str	r0, [r7, #4]
 8015546:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8015548:	687b      	ldr	r3, [r7, #4]
 801554a:	681b      	ldr	r3, [r3, #0]
 801554c:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 801554e:	687b      	ldr	r3, [r7, #4]
 8015550:	691b      	ldr	r3, [r3, #16]
 8015552:	3320      	adds	r3, #32
 8015554:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8015556:	687b      	ldr	r3, [r7, #4]
 8015558:	699b      	ldr	r3, [r3, #24]
 801555a:	2b00      	cmp	r3, #0
 801555c:	d003      	beq.n	8015566 <dir_next+0x28>
 801555e:	68bb      	ldr	r3, [r7, #8]
 8015560:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8015564:	d301      	bcc.n	801556a <dir_next+0x2c>
 8015566:	2304      	movs	r3, #4
 8015568:	e0bb      	b.n	80156e2 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 801556a:	68fb      	ldr	r3, [r7, #12]
 801556c:	899b      	ldrh	r3, [r3, #12]
 801556e:	461a      	mov	r2, r3
 8015570:	68bb      	ldr	r3, [r7, #8]
 8015572:	fbb3 f1f2 	udiv	r1, r3, r2
 8015576:	fb01 f202 	mul.w	r2, r1, r2
 801557a:	1a9b      	subs	r3, r3, r2
 801557c:	2b00      	cmp	r3, #0
 801557e:	f040 809d 	bne.w	80156bc <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8015582:	687b      	ldr	r3, [r7, #4]
 8015584:	699b      	ldr	r3, [r3, #24]
 8015586:	1c5a      	adds	r2, r3, #1
 8015588:	687b      	ldr	r3, [r7, #4]
 801558a:	619a      	str	r2, [r3, #24]

		if (!dp->clust) {		/* Static table */
 801558c:	687b      	ldr	r3, [r7, #4]
 801558e:	695b      	ldr	r3, [r3, #20]
 8015590:	2b00      	cmp	r3, #0
 8015592:	d10b      	bne.n	80155ac <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8015594:	68bb      	ldr	r3, [r7, #8]
 8015596:	095b      	lsrs	r3, r3, #5
 8015598:	68fa      	ldr	r2, [r7, #12]
 801559a:	8912      	ldrh	r2, [r2, #8]
 801559c:	4293      	cmp	r3, r2
 801559e:	f0c0 808d 	bcc.w	80156bc <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 80155a2:	687b      	ldr	r3, [r7, #4]
 80155a4:	2200      	movs	r2, #0
 80155a6:	619a      	str	r2, [r3, #24]
 80155a8:	2304      	movs	r3, #4
 80155aa:	e09a      	b.n	80156e2 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80155ac:	68fb      	ldr	r3, [r7, #12]
 80155ae:	899b      	ldrh	r3, [r3, #12]
 80155b0:	461a      	mov	r2, r3
 80155b2:	68bb      	ldr	r3, [r7, #8]
 80155b4:	fbb3 f3f2 	udiv	r3, r3, r2
 80155b8:	68fa      	ldr	r2, [r7, #12]
 80155ba:	8952      	ldrh	r2, [r2, #10]
 80155bc:	3a01      	subs	r2, #1
 80155be:	4013      	ands	r3, r2
 80155c0:	2b00      	cmp	r3, #0
 80155c2:	d17b      	bne.n	80156bc <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80155c4:	687a      	ldr	r2, [r7, #4]
 80155c6:	687b      	ldr	r3, [r7, #4]
 80155c8:	695b      	ldr	r3, [r3, #20]
 80155ca:	4619      	mov	r1, r3
 80155cc:	4610      	mov	r0, r2
 80155ce:	f7ff fc08 	bl	8014de2 <get_fat>
 80155d2:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80155d4:	697b      	ldr	r3, [r7, #20]
 80155d6:	2b01      	cmp	r3, #1
 80155d8:	d801      	bhi.n	80155de <dir_next+0xa0>
 80155da:	2302      	movs	r3, #2
 80155dc:	e081      	b.n	80156e2 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80155de:	697b      	ldr	r3, [r7, #20]
 80155e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80155e4:	d101      	bne.n	80155ea <dir_next+0xac>
 80155e6:	2301      	movs	r3, #1
 80155e8:	e07b      	b.n	80156e2 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80155ea:	68fb      	ldr	r3, [r7, #12]
 80155ec:	69db      	ldr	r3, [r3, #28]
 80155ee:	697a      	ldr	r2, [r7, #20]
 80155f0:	429a      	cmp	r2, r3
 80155f2:	d359      	bcc.n	80156a8 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80155f4:	683b      	ldr	r3, [r7, #0]
 80155f6:	2b00      	cmp	r3, #0
 80155f8:	d104      	bne.n	8015604 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 80155fa:	687b      	ldr	r3, [r7, #4]
 80155fc:	2200      	movs	r2, #0
 80155fe:	619a      	str	r2, [r3, #24]
 8015600:	2304      	movs	r3, #4
 8015602:	e06e      	b.n	80156e2 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8015604:	687a      	ldr	r2, [r7, #4]
 8015606:	687b      	ldr	r3, [r7, #4]
 8015608:	695b      	ldr	r3, [r3, #20]
 801560a:	4619      	mov	r1, r3
 801560c:	4610      	mov	r0, r2
 801560e:	f7ff fe3d 	bl	801528c <create_chain>
 8015612:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8015614:	697b      	ldr	r3, [r7, #20]
 8015616:	2b00      	cmp	r3, #0
 8015618:	d101      	bne.n	801561e <dir_next+0xe0>
 801561a:	2307      	movs	r3, #7
 801561c:	e061      	b.n	80156e2 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 801561e:	697b      	ldr	r3, [r7, #20]
 8015620:	2b01      	cmp	r3, #1
 8015622:	d101      	bne.n	8015628 <dir_next+0xea>
 8015624:	2302      	movs	r3, #2
 8015626:	e05c      	b.n	80156e2 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8015628:	697b      	ldr	r3, [r7, #20]
 801562a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801562e:	d101      	bne.n	8015634 <dir_next+0xf6>
 8015630:	2301      	movs	r3, #1
 8015632:	e056      	b.n	80156e2 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8015634:	68f8      	ldr	r0, [r7, #12]
 8015636:	f7ff fad3 	bl	8014be0 <sync_window>
 801563a:	4603      	mov	r3, r0
 801563c:	2b00      	cmp	r3, #0
 801563e:	d001      	beq.n	8015644 <dir_next+0x106>
 8015640:	2301      	movs	r3, #1
 8015642:	e04e      	b.n	80156e2 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8015644:	68fb      	ldr	r3, [r7, #12]
 8015646:	f103 0038 	add.w	r0, r3, #56	; 0x38
 801564a:	68fb      	ldr	r3, [r7, #12]
 801564c:	899b      	ldrh	r3, [r3, #12]
 801564e:	461a      	mov	r2, r3
 8015650:	2100      	movs	r1, #0
 8015652:	f7ff fa68 	bl	8014b26 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8015656:	2300      	movs	r3, #0
 8015658:	613b      	str	r3, [r7, #16]
 801565a:	6979      	ldr	r1, [r7, #20]
 801565c:	68f8      	ldr	r0, [r7, #12]
 801565e:	f7ff fba1 	bl	8014da4 <clust2sect>
 8015662:	4602      	mov	r2, r0
 8015664:	68fb      	ldr	r3, [r7, #12]
 8015666:	635a      	str	r2, [r3, #52]	; 0x34
 8015668:	e012      	b.n	8015690 <dir_next+0x152>
						fs->wflag = 1;
 801566a:	68fb      	ldr	r3, [r7, #12]
 801566c:	2201      	movs	r2, #1
 801566e:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8015670:	68f8      	ldr	r0, [r7, #12]
 8015672:	f7ff fab5 	bl	8014be0 <sync_window>
 8015676:	4603      	mov	r3, r0
 8015678:	2b00      	cmp	r3, #0
 801567a:	d001      	beq.n	8015680 <dir_next+0x142>
 801567c:	2301      	movs	r3, #1
 801567e:	e030      	b.n	80156e2 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8015680:	693b      	ldr	r3, [r7, #16]
 8015682:	3301      	adds	r3, #1
 8015684:	613b      	str	r3, [r7, #16]
 8015686:	68fb      	ldr	r3, [r7, #12]
 8015688:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801568a:	1c5a      	adds	r2, r3, #1
 801568c:	68fb      	ldr	r3, [r7, #12]
 801568e:	635a      	str	r2, [r3, #52]	; 0x34
 8015690:	68fb      	ldr	r3, [r7, #12]
 8015692:	895b      	ldrh	r3, [r3, #10]
 8015694:	461a      	mov	r2, r3
 8015696:	693b      	ldr	r3, [r7, #16]
 8015698:	4293      	cmp	r3, r2
 801569a:	d3e6      	bcc.n	801566a <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 801569c:	68fb      	ldr	r3, [r7, #12]
 801569e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80156a0:	693b      	ldr	r3, [r7, #16]
 80156a2:	1ad2      	subs	r2, r2, r3
 80156a4:	68fb      	ldr	r3, [r7, #12]
 80156a6:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80156a8:	687b      	ldr	r3, [r7, #4]
 80156aa:	697a      	ldr	r2, [r7, #20]
 80156ac:	615a      	str	r2, [r3, #20]
				dp->sect = clust2sect(fs, clst);
 80156ae:	6979      	ldr	r1, [r7, #20]
 80156b0:	68f8      	ldr	r0, [r7, #12]
 80156b2:	f7ff fb77 	bl	8014da4 <clust2sect>
 80156b6:	4602      	mov	r2, r0
 80156b8:	687b      	ldr	r3, [r7, #4]
 80156ba:	619a      	str	r2, [r3, #24]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80156bc:	687b      	ldr	r3, [r7, #4]
 80156be:	68ba      	ldr	r2, [r7, #8]
 80156c0:	611a      	str	r2, [r3, #16]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80156c2:	68fb      	ldr	r3, [r7, #12]
 80156c4:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80156c8:	68fb      	ldr	r3, [r7, #12]
 80156ca:	899b      	ldrh	r3, [r3, #12]
 80156cc:	461a      	mov	r2, r3
 80156ce:	68bb      	ldr	r3, [r7, #8]
 80156d0:	fbb3 f0f2 	udiv	r0, r3, r2
 80156d4:	fb00 f202 	mul.w	r2, r0, r2
 80156d8:	1a9b      	subs	r3, r3, r2
 80156da:	18ca      	adds	r2, r1, r3
 80156dc:	687b      	ldr	r3, [r7, #4]
 80156de:	61da      	str	r2, [r3, #28]

	return FR_OK;
 80156e0:	2300      	movs	r3, #0
}
 80156e2:	4618      	mov	r0, r3
 80156e4:	3718      	adds	r7, #24
 80156e6:	46bd      	mov	sp, r7
 80156e8:	bd80      	pop	{r7, pc}

080156ea <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80156ea:	b580      	push	{r7, lr}
 80156ec:	b086      	sub	sp, #24
 80156ee:	af00      	add	r7, sp, #0
 80156f0:	6078      	str	r0, [r7, #4]
 80156f2:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80156f4:	687b      	ldr	r3, [r7, #4]
 80156f6:	681b      	ldr	r3, [r3, #0]
 80156f8:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80156fa:	2100      	movs	r1, #0
 80156fc:	6878      	ldr	r0, [r7, #4]
 80156fe:	f7ff fe95 	bl	801542c <dir_sdi>
 8015702:	4603      	mov	r3, r0
 8015704:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8015706:	7dfb      	ldrb	r3, [r7, #23]
 8015708:	2b00      	cmp	r3, #0
 801570a:	d12b      	bne.n	8015764 <dir_alloc+0x7a>
		n = 0;
 801570c:	2300      	movs	r3, #0
 801570e:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8015710:	687b      	ldr	r3, [r7, #4]
 8015712:	699b      	ldr	r3, [r3, #24]
 8015714:	4619      	mov	r1, r3
 8015716:	68f8      	ldr	r0, [r7, #12]
 8015718:	f7ff faa6 	bl	8014c68 <move_window>
 801571c:	4603      	mov	r3, r0
 801571e:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8015720:	7dfb      	ldrb	r3, [r7, #23]
 8015722:	2b00      	cmp	r3, #0
 8015724:	d11d      	bne.n	8015762 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8015726:	687b      	ldr	r3, [r7, #4]
 8015728:	69db      	ldr	r3, [r3, #28]
 801572a:	781b      	ldrb	r3, [r3, #0]
 801572c:	2be5      	cmp	r3, #229	; 0xe5
 801572e:	d004      	beq.n	801573a <dir_alloc+0x50>
 8015730:	687b      	ldr	r3, [r7, #4]
 8015732:	69db      	ldr	r3, [r3, #28]
 8015734:	781b      	ldrb	r3, [r3, #0]
 8015736:	2b00      	cmp	r3, #0
 8015738:	d107      	bne.n	801574a <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 801573a:	693b      	ldr	r3, [r7, #16]
 801573c:	3301      	adds	r3, #1
 801573e:	613b      	str	r3, [r7, #16]
 8015740:	693a      	ldr	r2, [r7, #16]
 8015742:	683b      	ldr	r3, [r7, #0]
 8015744:	429a      	cmp	r2, r3
 8015746:	d102      	bne.n	801574e <dir_alloc+0x64>
 8015748:	e00c      	b.n	8015764 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 801574a:	2300      	movs	r3, #0
 801574c:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 801574e:	2101      	movs	r1, #1
 8015750:	6878      	ldr	r0, [r7, #4]
 8015752:	f7ff fef4 	bl	801553e <dir_next>
 8015756:	4603      	mov	r3, r0
 8015758:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 801575a:	7dfb      	ldrb	r3, [r7, #23]
 801575c:	2b00      	cmp	r3, #0
 801575e:	d0d7      	beq.n	8015710 <dir_alloc+0x26>
 8015760:	e000      	b.n	8015764 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8015762:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8015764:	7dfb      	ldrb	r3, [r7, #23]
 8015766:	2b04      	cmp	r3, #4
 8015768:	d101      	bne.n	801576e <dir_alloc+0x84>
 801576a:	2307      	movs	r3, #7
 801576c:	75fb      	strb	r3, [r7, #23]
	return res;
 801576e:	7dfb      	ldrb	r3, [r7, #23]
}
 8015770:	4618      	mov	r0, r3
 8015772:	3718      	adds	r7, #24
 8015774:	46bd      	mov	sp, r7
 8015776:	bd80      	pop	{r7, pc}

08015778 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8015778:	b580      	push	{r7, lr}
 801577a:	b084      	sub	sp, #16
 801577c:	af00      	add	r7, sp, #0
 801577e:	6078      	str	r0, [r7, #4]
 8015780:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8015782:	683b      	ldr	r3, [r7, #0]
 8015784:	331a      	adds	r3, #26
 8015786:	4618      	mov	r0, r3
 8015788:	f7ff f92a 	bl	80149e0 <ld_word>
 801578c:	4603      	mov	r3, r0
 801578e:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8015790:	687b      	ldr	r3, [r7, #4]
 8015792:	781b      	ldrb	r3, [r3, #0]
 8015794:	2b03      	cmp	r3, #3
 8015796:	d109      	bne.n	80157ac <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8015798:	683b      	ldr	r3, [r7, #0]
 801579a:	3314      	adds	r3, #20
 801579c:	4618      	mov	r0, r3
 801579e:	f7ff f91f 	bl	80149e0 <ld_word>
 80157a2:	4603      	mov	r3, r0
 80157a4:	041b      	lsls	r3, r3, #16
 80157a6:	68fa      	ldr	r2, [r7, #12]
 80157a8:	4313      	orrs	r3, r2
 80157aa:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80157ac:	68fb      	ldr	r3, [r7, #12]
}
 80157ae:	4618      	mov	r0, r3
 80157b0:	3710      	adds	r7, #16
 80157b2:	46bd      	mov	sp, r7
 80157b4:	bd80      	pop	{r7, pc}

080157b6 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80157b6:	b580      	push	{r7, lr}
 80157b8:	b084      	sub	sp, #16
 80157ba:	af00      	add	r7, sp, #0
 80157bc:	60f8      	str	r0, [r7, #12]
 80157be:	60b9      	str	r1, [r7, #8]
 80157c0:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80157c2:	68bb      	ldr	r3, [r7, #8]
 80157c4:	331a      	adds	r3, #26
 80157c6:	687a      	ldr	r2, [r7, #4]
 80157c8:	b292      	uxth	r2, r2
 80157ca:	4611      	mov	r1, r2
 80157cc:	4618      	mov	r0, r3
 80157ce:	f7ff f942 	bl	8014a56 <st_word>
	if (fs->fs_type == FS_FAT32) {
 80157d2:	68fb      	ldr	r3, [r7, #12]
 80157d4:	781b      	ldrb	r3, [r3, #0]
 80157d6:	2b03      	cmp	r3, #3
 80157d8:	d109      	bne.n	80157ee <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80157da:	68bb      	ldr	r3, [r7, #8]
 80157dc:	f103 0214 	add.w	r2, r3, #20
 80157e0:	687b      	ldr	r3, [r7, #4]
 80157e2:	0c1b      	lsrs	r3, r3, #16
 80157e4:	b29b      	uxth	r3, r3
 80157e6:	4619      	mov	r1, r3
 80157e8:	4610      	mov	r0, r2
 80157ea:	f7ff f934 	bl	8014a56 <st_word>
	}
}
 80157ee:	bf00      	nop
 80157f0:	3710      	adds	r7, #16
 80157f2:	46bd      	mov	sp, r7
 80157f4:	bd80      	pop	{r7, pc}
	...

080157f8 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 80157f8:	b590      	push	{r4, r7, lr}
 80157fa:	b087      	sub	sp, #28
 80157fc:	af00      	add	r7, sp, #0
 80157fe:	6078      	str	r0, [r7, #4]
 8015800:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8015802:	683b      	ldr	r3, [r7, #0]
 8015804:	331a      	adds	r3, #26
 8015806:	4618      	mov	r0, r3
 8015808:	f7ff f8ea 	bl	80149e0 <ld_word>
 801580c:	4603      	mov	r3, r0
 801580e:	2b00      	cmp	r3, #0
 8015810:	d001      	beq.n	8015816 <cmp_lfn+0x1e>
 8015812:	2300      	movs	r3, #0
 8015814:	e059      	b.n	80158ca <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8015816:	683b      	ldr	r3, [r7, #0]
 8015818:	781b      	ldrb	r3, [r3, #0]
 801581a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801581e:	1e5a      	subs	r2, r3, #1
 8015820:	4613      	mov	r3, r2
 8015822:	005b      	lsls	r3, r3, #1
 8015824:	4413      	add	r3, r2
 8015826:	009b      	lsls	r3, r3, #2
 8015828:	4413      	add	r3, r2
 801582a:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 801582c:	2301      	movs	r3, #1
 801582e:	81fb      	strh	r3, [r7, #14]
 8015830:	2300      	movs	r3, #0
 8015832:	613b      	str	r3, [r7, #16]
 8015834:	e033      	b.n	801589e <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8015836:	4a27      	ldr	r2, [pc, #156]	; (80158d4 <cmp_lfn+0xdc>)
 8015838:	693b      	ldr	r3, [r7, #16]
 801583a:	4413      	add	r3, r2
 801583c:	781b      	ldrb	r3, [r3, #0]
 801583e:	461a      	mov	r2, r3
 8015840:	683b      	ldr	r3, [r7, #0]
 8015842:	4413      	add	r3, r2
 8015844:	4618      	mov	r0, r3
 8015846:	f7ff f8cb 	bl	80149e0 <ld_word>
 801584a:	4603      	mov	r3, r0
 801584c:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 801584e:	89fb      	ldrh	r3, [r7, #14]
 8015850:	2b00      	cmp	r3, #0
 8015852:	d01a      	beq.n	801588a <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8015854:	697b      	ldr	r3, [r7, #20]
 8015856:	2bfe      	cmp	r3, #254	; 0xfe
 8015858:	d812      	bhi.n	8015880 <cmp_lfn+0x88>
 801585a:	89bb      	ldrh	r3, [r7, #12]
 801585c:	4618      	mov	r0, r3
 801585e:	f001 feb3 	bl	80175c8 <ff_wtoupper>
 8015862:	4603      	mov	r3, r0
 8015864:	461c      	mov	r4, r3
 8015866:	697b      	ldr	r3, [r7, #20]
 8015868:	1c5a      	adds	r2, r3, #1
 801586a:	617a      	str	r2, [r7, #20]
 801586c:	005b      	lsls	r3, r3, #1
 801586e:	687a      	ldr	r2, [r7, #4]
 8015870:	4413      	add	r3, r2
 8015872:	881b      	ldrh	r3, [r3, #0]
 8015874:	4618      	mov	r0, r3
 8015876:	f001 fea7 	bl	80175c8 <ff_wtoupper>
 801587a:	4603      	mov	r3, r0
 801587c:	429c      	cmp	r4, r3
 801587e:	d001      	beq.n	8015884 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8015880:	2300      	movs	r3, #0
 8015882:	e022      	b.n	80158ca <cmp_lfn+0xd2>
			}
			wc = uc;
 8015884:	89bb      	ldrh	r3, [r7, #12]
 8015886:	81fb      	strh	r3, [r7, #14]
 8015888:	e006      	b.n	8015898 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 801588a:	89bb      	ldrh	r3, [r7, #12]
 801588c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8015890:	4293      	cmp	r3, r2
 8015892:	d001      	beq.n	8015898 <cmp_lfn+0xa0>
 8015894:	2300      	movs	r3, #0
 8015896:	e018      	b.n	80158ca <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8015898:	693b      	ldr	r3, [r7, #16]
 801589a:	3301      	adds	r3, #1
 801589c:	613b      	str	r3, [r7, #16]
 801589e:	693b      	ldr	r3, [r7, #16]
 80158a0:	2b0c      	cmp	r3, #12
 80158a2:	d9c8      	bls.n	8015836 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 80158a4:	683b      	ldr	r3, [r7, #0]
 80158a6:	781b      	ldrb	r3, [r3, #0]
 80158a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80158ac:	2b00      	cmp	r3, #0
 80158ae:	d00b      	beq.n	80158c8 <cmp_lfn+0xd0>
 80158b0:	89fb      	ldrh	r3, [r7, #14]
 80158b2:	2b00      	cmp	r3, #0
 80158b4:	d008      	beq.n	80158c8 <cmp_lfn+0xd0>
 80158b6:	697b      	ldr	r3, [r7, #20]
 80158b8:	005b      	lsls	r3, r3, #1
 80158ba:	687a      	ldr	r2, [r7, #4]
 80158bc:	4413      	add	r3, r2
 80158be:	881b      	ldrh	r3, [r3, #0]
 80158c0:	2b00      	cmp	r3, #0
 80158c2:	d001      	beq.n	80158c8 <cmp_lfn+0xd0>
 80158c4:	2300      	movs	r3, #0
 80158c6:	e000      	b.n	80158ca <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 80158c8:	2301      	movs	r3, #1
}
 80158ca:	4618      	mov	r0, r3
 80158cc:	371c      	adds	r7, #28
 80158ce:	46bd      	mov	sp, r7
 80158d0:	bd90      	pop	{r4, r7, pc}
 80158d2:	bf00      	nop
 80158d4:	08018c74 	.word	0x08018c74

080158d8 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 80158d8:	b580      	push	{r7, lr}
 80158da:	b088      	sub	sp, #32
 80158dc:	af00      	add	r7, sp, #0
 80158de:	60f8      	str	r0, [r7, #12]
 80158e0:	60b9      	str	r1, [r7, #8]
 80158e2:	4611      	mov	r1, r2
 80158e4:	461a      	mov	r2, r3
 80158e6:	460b      	mov	r3, r1
 80158e8:	71fb      	strb	r3, [r7, #7]
 80158ea:	4613      	mov	r3, r2
 80158ec:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 80158ee:	68bb      	ldr	r3, [r7, #8]
 80158f0:	330d      	adds	r3, #13
 80158f2:	79ba      	ldrb	r2, [r7, #6]
 80158f4:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 80158f6:	68bb      	ldr	r3, [r7, #8]
 80158f8:	330b      	adds	r3, #11
 80158fa:	220f      	movs	r2, #15
 80158fc:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 80158fe:	68bb      	ldr	r3, [r7, #8]
 8015900:	330c      	adds	r3, #12
 8015902:	2200      	movs	r2, #0
 8015904:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8015906:	68bb      	ldr	r3, [r7, #8]
 8015908:	331a      	adds	r3, #26
 801590a:	2100      	movs	r1, #0
 801590c:	4618      	mov	r0, r3
 801590e:	f7ff f8a2 	bl	8014a56 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8015912:	79fb      	ldrb	r3, [r7, #7]
 8015914:	1e5a      	subs	r2, r3, #1
 8015916:	4613      	mov	r3, r2
 8015918:	005b      	lsls	r3, r3, #1
 801591a:	4413      	add	r3, r2
 801591c:	009b      	lsls	r3, r3, #2
 801591e:	4413      	add	r3, r2
 8015920:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8015922:	2300      	movs	r3, #0
 8015924:	82fb      	strh	r3, [r7, #22]
 8015926:	2300      	movs	r3, #0
 8015928:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 801592a:	8afb      	ldrh	r3, [r7, #22]
 801592c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8015930:	4293      	cmp	r3, r2
 8015932:	d007      	beq.n	8015944 <put_lfn+0x6c>
 8015934:	69fb      	ldr	r3, [r7, #28]
 8015936:	1c5a      	adds	r2, r3, #1
 8015938:	61fa      	str	r2, [r7, #28]
 801593a:	005b      	lsls	r3, r3, #1
 801593c:	68fa      	ldr	r2, [r7, #12]
 801593e:	4413      	add	r3, r2
 8015940:	881b      	ldrh	r3, [r3, #0]
 8015942:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8015944:	4a17      	ldr	r2, [pc, #92]	; (80159a4 <put_lfn+0xcc>)
 8015946:	69bb      	ldr	r3, [r7, #24]
 8015948:	4413      	add	r3, r2
 801594a:	781b      	ldrb	r3, [r3, #0]
 801594c:	461a      	mov	r2, r3
 801594e:	68bb      	ldr	r3, [r7, #8]
 8015950:	4413      	add	r3, r2
 8015952:	8afa      	ldrh	r2, [r7, #22]
 8015954:	4611      	mov	r1, r2
 8015956:	4618      	mov	r0, r3
 8015958:	f7ff f87d 	bl	8014a56 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 801595c:	8afb      	ldrh	r3, [r7, #22]
 801595e:	2b00      	cmp	r3, #0
 8015960:	d102      	bne.n	8015968 <put_lfn+0x90>
 8015962:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8015966:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8015968:	69bb      	ldr	r3, [r7, #24]
 801596a:	3301      	adds	r3, #1
 801596c:	61bb      	str	r3, [r7, #24]
 801596e:	69bb      	ldr	r3, [r7, #24]
 8015970:	2b0c      	cmp	r3, #12
 8015972:	d9da      	bls.n	801592a <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8015974:	8afb      	ldrh	r3, [r7, #22]
 8015976:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801597a:	4293      	cmp	r3, r2
 801597c:	d006      	beq.n	801598c <put_lfn+0xb4>
 801597e:	69fb      	ldr	r3, [r7, #28]
 8015980:	005b      	lsls	r3, r3, #1
 8015982:	68fa      	ldr	r2, [r7, #12]
 8015984:	4413      	add	r3, r2
 8015986:	881b      	ldrh	r3, [r3, #0]
 8015988:	2b00      	cmp	r3, #0
 801598a:	d103      	bne.n	8015994 <put_lfn+0xbc>
 801598c:	79fb      	ldrb	r3, [r7, #7]
 801598e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015992:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8015994:	68bb      	ldr	r3, [r7, #8]
 8015996:	79fa      	ldrb	r2, [r7, #7]
 8015998:	701a      	strb	r2, [r3, #0]
}
 801599a:	bf00      	nop
 801599c:	3720      	adds	r7, #32
 801599e:	46bd      	mov	sp, r7
 80159a0:	bd80      	pop	{r7, pc}
 80159a2:	bf00      	nop
 80159a4:	08018c74 	.word	0x08018c74

080159a8 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 80159a8:	b580      	push	{r7, lr}
 80159aa:	b08c      	sub	sp, #48	; 0x30
 80159ac:	af00      	add	r7, sp, #0
 80159ae:	60f8      	str	r0, [r7, #12]
 80159b0:	60b9      	str	r1, [r7, #8]
 80159b2:	607a      	str	r2, [r7, #4]
 80159b4:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 80159b6:	220b      	movs	r2, #11
 80159b8:	68b9      	ldr	r1, [r7, #8]
 80159ba:	68f8      	ldr	r0, [r7, #12]
 80159bc:	f7ff f892 	bl	8014ae4 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 80159c0:	683b      	ldr	r3, [r7, #0]
 80159c2:	2b05      	cmp	r3, #5
 80159c4:	d92b      	bls.n	8015a1e <gen_numname+0x76>
		sr = seq;
 80159c6:	683b      	ldr	r3, [r7, #0]
 80159c8:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 80159ca:	e022      	b.n	8015a12 <gen_numname+0x6a>
			wc = *lfn++;
 80159cc:	687b      	ldr	r3, [r7, #4]
 80159ce:	1c9a      	adds	r2, r3, #2
 80159d0:	607a      	str	r2, [r7, #4]
 80159d2:	881b      	ldrh	r3, [r3, #0]
 80159d4:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 80159d6:	2300      	movs	r3, #0
 80159d8:	62bb      	str	r3, [r7, #40]	; 0x28
 80159da:	e017      	b.n	8015a0c <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 80159dc:	69fb      	ldr	r3, [r7, #28]
 80159de:	005a      	lsls	r2, r3, #1
 80159e0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80159e2:	f003 0301 	and.w	r3, r3, #1
 80159e6:	4413      	add	r3, r2
 80159e8:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 80159ea:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80159ec:	085b      	lsrs	r3, r3, #1
 80159ee:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 80159f0:	69fb      	ldr	r3, [r7, #28]
 80159f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80159f6:	2b00      	cmp	r3, #0
 80159f8:	d005      	beq.n	8015a06 <gen_numname+0x5e>
 80159fa:	69fb      	ldr	r3, [r7, #28]
 80159fc:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 8015a00:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 8015a04:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8015a06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015a08:	3301      	adds	r3, #1
 8015a0a:	62bb      	str	r3, [r7, #40]	; 0x28
 8015a0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015a0e:	2b0f      	cmp	r3, #15
 8015a10:	d9e4      	bls.n	80159dc <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8015a12:	687b      	ldr	r3, [r7, #4]
 8015a14:	881b      	ldrh	r3, [r3, #0]
 8015a16:	2b00      	cmp	r3, #0
 8015a18:	d1d8      	bne.n	80159cc <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8015a1a:	69fb      	ldr	r3, [r7, #28]
 8015a1c:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8015a1e:	2307      	movs	r3, #7
 8015a20:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8015a22:	683b      	ldr	r3, [r7, #0]
 8015a24:	b2db      	uxtb	r3, r3
 8015a26:	f003 030f 	and.w	r3, r3, #15
 8015a2a:	b2db      	uxtb	r3, r3
 8015a2c:	3330      	adds	r3, #48	; 0x30
 8015a2e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 8015a32:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8015a36:	2b39      	cmp	r3, #57	; 0x39
 8015a38:	d904      	bls.n	8015a44 <gen_numname+0x9c>
 8015a3a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8015a3e:	3307      	adds	r3, #7
 8015a40:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 8015a44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015a46:	1e5a      	subs	r2, r3, #1
 8015a48:	62ba      	str	r2, [r7, #40]	; 0x28
 8015a4a:	3330      	adds	r3, #48	; 0x30
 8015a4c:	443b      	add	r3, r7
 8015a4e:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8015a52:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8015a56:	683b      	ldr	r3, [r7, #0]
 8015a58:	091b      	lsrs	r3, r3, #4
 8015a5a:	603b      	str	r3, [r7, #0]
	} while (seq);
 8015a5c:	683b      	ldr	r3, [r7, #0]
 8015a5e:	2b00      	cmp	r3, #0
 8015a60:	d1df      	bne.n	8015a22 <gen_numname+0x7a>
	ns[i] = '~';
 8015a62:	f107 0214 	add.w	r2, r7, #20
 8015a66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015a68:	4413      	add	r3, r2
 8015a6a:	227e      	movs	r2, #126	; 0x7e
 8015a6c:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8015a6e:	2300      	movs	r3, #0
 8015a70:	627b      	str	r3, [r7, #36]	; 0x24
 8015a72:	e002      	b.n	8015a7a <gen_numname+0xd2>
 8015a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a76:	3301      	adds	r3, #1
 8015a78:	627b      	str	r3, [r7, #36]	; 0x24
 8015a7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015a7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015a7e:	429a      	cmp	r2, r3
 8015a80:	d205      	bcs.n	8015a8e <gen_numname+0xe6>
 8015a82:	68fa      	ldr	r2, [r7, #12]
 8015a84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a86:	4413      	add	r3, r2
 8015a88:	781b      	ldrb	r3, [r3, #0]
 8015a8a:	2b20      	cmp	r3, #32
 8015a8c:	d1f2      	bne.n	8015a74 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8015a8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015a90:	2b07      	cmp	r3, #7
 8015a92:	d807      	bhi.n	8015aa4 <gen_numname+0xfc>
 8015a94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015a96:	1c5a      	adds	r2, r3, #1
 8015a98:	62ba      	str	r2, [r7, #40]	; 0x28
 8015a9a:	3330      	adds	r3, #48	; 0x30
 8015a9c:	443b      	add	r3, r7
 8015a9e:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8015aa2:	e000      	b.n	8015aa6 <gen_numname+0xfe>
 8015aa4:	2120      	movs	r1, #32
 8015aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015aa8:	1c5a      	adds	r2, r3, #1
 8015aaa:	627a      	str	r2, [r7, #36]	; 0x24
 8015aac:	68fa      	ldr	r2, [r7, #12]
 8015aae:	4413      	add	r3, r2
 8015ab0:	460a      	mov	r2, r1
 8015ab2:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8015ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015ab6:	2b07      	cmp	r3, #7
 8015ab8:	d9e9      	bls.n	8015a8e <gen_numname+0xe6>
}
 8015aba:	bf00      	nop
 8015abc:	bf00      	nop
 8015abe:	3730      	adds	r7, #48	; 0x30
 8015ac0:	46bd      	mov	sp, r7
 8015ac2:	bd80      	pop	{r7, pc}

08015ac4 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8015ac4:	b480      	push	{r7}
 8015ac6:	b085      	sub	sp, #20
 8015ac8:	af00      	add	r7, sp, #0
 8015aca:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8015acc:	2300      	movs	r3, #0
 8015ace:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8015ad0:	230b      	movs	r3, #11
 8015ad2:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8015ad4:	7bfb      	ldrb	r3, [r7, #15]
 8015ad6:	b2da      	uxtb	r2, r3
 8015ad8:	0852      	lsrs	r2, r2, #1
 8015ada:	01db      	lsls	r3, r3, #7
 8015adc:	4313      	orrs	r3, r2
 8015ade:	b2da      	uxtb	r2, r3
 8015ae0:	687b      	ldr	r3, [r7, #4]
 8015ae2:	1c59      	adds	r1, r3, #1
 8015ae4:	6079      	str	r1, [r7, #4]
 8015ae6:	781b      	ldrb	r3, [r3, #0]
 8015ae8:	4413      	add	r3, r2
 8015aea:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8015aec:	68bb      	ldr	r3, [r7, #8]
 8015aee:	3b01      	subs	r3, #1
 8015af0:	60bb      	str	r3, [r7, #8]
 8015af2:	68bb      	ldr	r3, [r7, #8]
 8015af4:	2b00      	cmp	r3, #0
 8015af6:	d1ed      	bne.n	8015ad4 <sum_sfn+0x10>
	return sum;
 8015af8:	7bfb      	ldrb	r3, [r7, #15]
}
 8015afa:	4618      	mov	r0, r3
 8015afc:	3714      	adds	r7, #20
 8015afe:	46bd      	mov	sp, r7
 8015b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b04:	4770      	bx	lr

08015b06 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8015b06:	b580      	push	{r7, lr}
 8015b08:	b086      	sub	sp, #24
 8015b0a:	af00      	add	r7, sp, #0
 8015b0c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8015b0e:	687b      	ldr	r3, [r7, #4]
 8015b10:	681b      	ldr	r3, [r3, #0]
 8015b12:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8015b14:	2100      	movs	r1, #0
 8015b16:	6878      	ldr	r0, [r7, #4]
 8015b18:	f7ff fc88 	bl	801542c <dir_sdi>
 8015b1c:	4603      	mov	r3, r0
 8015b1e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8015b20:	7dfb      	ldrb	r3, [r7, #23]
 8015b22:	2b00      	cmp	r3, #0
 8015b24:	d001      	beq.n	8015b2a <dir_find+0x24>
 8015b26:	7dfb      	ldrb	r3, [r7, #23]
 8015b28:	e0a9      	b.n	8015c7e <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8015b2a:	23ff      	movs	r3, #255	; 0xff
 8015b2c:	753b      	strb	r3, [r7, #20]
 8015b2e:	7d3b      	ldrb	r3, [r7, #20]
 8015b30:	757b      	strb	r3, [r7, #21]
 8015b32:	687b      	ldr	r3, [r7, #4]
 8015b34:	f04f 32ff 	mov.w	r2, #4294967295
 8015b38:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
	do {
		res = move_window(fs, dp->sect);
 8015b3a:	687b      	ldr	r3, [r7, #4]
 8015b3c:	699b      	ldr	r3, [r3, #24]
 8015b3e:	4619      	mov	r1, r3
 8015b40:	6938      	ldr	r0, [r7, #16]
 8015b42:	f7ff f891 	bl	8014c68 <move_window>
 8015b46:	4603      	mov	r3, r0
 8015b48:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8015b4a:	7dfb      	ldrb	r3, [r7, #23]
 8015b4c:	2b00      	cmp	r3, #0
 8015b4e:	f040 8090 	bne.w	8015c72 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8015b52:	687b      	ldr	r3, [r7, #4]
 8015b54:	69db      	ldr	r3, [r3, #28]
 8015b56:	781b      	ldrb	r3, [r3, #0]
 8015b58:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8015b5a:	7dbb      	ldrb	r3, [r7, #22]
 8015b5c:	2b00      	cmp	r3, #0
 8015b5e:	d102      	bne.n	8015b66 <dir_find+0x60>
 8015b60:	2304      	movs	r3, #4
 8015b62:	75fb      	strb	r3, [r7, #23]
 8015b64:	e08a      	b.n	8015c7c <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8015b66:	687b      	ldr	r3, [r7, #4]
 8015b68:	69db      	ldr	r3, [r3, #28]
 8015b6a:	330b      	adds	r3, #11
 8015b6c:	781b      	ldrb	r3, [r3, #0]
 8015b6e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8015b72:	73fb      	strb	r3, [r7, #15]
 8015b74:	687b      	ldr	r3, [r7, #4]
 8015b76:	7bfa      	ldrb	r2, [r7, #15]
 8015b78:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8015b7a:	7dbb      	ldrb	r3, [r7, #22]
 8015b7c:	2be5      	cmp	r3, #229	; 0xe5
 8015b7e:	d007      	beq.n	8015b90 <dir_find+0x8a>
 8015b80:	7bfb      	ldrb	r3, [r7, #15]
 8015b82:	f003 0308 	and.w	r3, r3, #8
 8015b86:	2b00      	cmp	r3, #0
 8015b88:	d009      	beq.n	8015b9e <dir_find+0x98>
 8015b8a:	7bfb      	ldrb	r3, [r7, #15]
 8015b8c:	2b0f      	cmp	r3, #15
 8015b8e:	d006      	beq.n	8015b9e <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8015b90:	23ff      	movs	r3, #255	; 0xff
 8015b92:	757b      	strb	r3, [r7, #21]
 8015b94:	687b      	ldr	r3, [r7, #4]
 8015b96:	f04f 32ff 	mov.w	r2, #4294967295
 8015b9a:	62da      	str	r2, [r3, #44]	; 0x2c
 8015b9c:	e05e      	b.n	8015c5c <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8015b9e:	7bfb      	ldrb	r3, [r7, #15]
 8015ba0:	2b0f      	cmp	r3, #15
 8015ba2:	d136      	bne.n	8015c12 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8015ba4:	687b      	ldr	r3, [r7, #4]
 8015ba6:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8015baa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8015bae:	2b00      	cmp	r3, #0
 8015bb0:	d154      	bne.n	8015c5c <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8015bb2:	7dbb      	ldrb	r3, [r7, #22]
 8015bb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8015bb8:	2b00      	cmp	r3, #0
 8015bba:	d00d      	beq.n	8015bd8 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8015bbc:	687b      	ldr	r3, [r7, #4]
 8015bbe:	69db      	ldr	r3, [r3, #28]
 8015bc0:	7b5b      	ldrb	r3, [r3, #13]
 8015bc2:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8015bc4:	7dbb      	ldrb	r3, [r7, #22]
 8015bc6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8015bca:	75bb      	strb	r3, [r7, #22]
 8015bcc:	7dbb      	ldrb	r3, [r7, #22]
 8015bce:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8015bd0:	687b      	ldr	r3, [r7, #4]
 8015bd2:	691a      	ldr	r2, [r3, #16]
 8015bd4:	687b      	ldr	r3, [r7, #4]
 8015bd6:	62da      	str	r2, [r3, #44]	; 0x2c
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8015bd8:	7dba      	ldrb	r2, [r7, #22]
 8015bda:	7d7b      	ldrb	r3, [r7, #21]
 8015bdc:	429a      	cmp	r2, r3
 8015bde:	d115      	bne.n	8015c0c <dir_find+0x106>
 8015be0:	687b      	ldr	r3, [r7, #4]
 8015be2:	69db      	ldr	r3, [r3, #28]
 8015be4:	330d      	adds	r3, #13
 8015be6:	781b      	ldrb	r3, [r3, #0]
 8015be8:	7d3a      	ldrb	r2, [r7, #20]
 8015bea:	429a      	cmp	r2, r3
 8015bec:	d10e      	bne.n	8015c0c <dir_find+0x106>
 8015bee:	693b      	ldr	r3, [r7, #16]
 8015bf0:	691a      	ldr	r2, [r3, #16]
 8015bf2:	687b      	ldr	r3, [r7, #4]
 8015bf4:	69db      	ldr	r3, [r3, #28]
 8015bf6:	4619      	mov	r1, r3
 8015bf8:	4610      	mov	r0, r2
 8015bfa:	f7ff fdfd 	bl	80157f8 <cmp_lfn>
 8015bfe:	4603      	mov	r3, r0
 8015c00:	2b00      	cmp	r3, #0
 8015c02:	d003      	beq.n	8015c0c <dir_find+0x106>
 8015c04:	7d7b      	ldrb	r3, [r7, #21]
 8015c06:	3b01      	subs	r3, #1
 8015c08:	b2db      	uxtb	r3, r3
 8015c0a:	e000      	b.n	8015c0e <dir_find+0x108>
 8015c0c:	23ff      	movs	r3, #255	; 0xff
 8015c0e:	757b      	strb	r3, [r7, #21]
 8015c10:	e024      	b.n	8015c5c <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8015c12:	7d7b      	ldrb	r3, [r7, #21]
 8015c14:	2b00      	cmp	r3, #0
 8015c16:	d109      	bne.n	8015c2c <dir_find+0x126>
 8015c18:	687b      	ldr	r3, [r7, #4]
 8015c1a:	69db      	ldr	r3, [r3, #28]
 8015c1c:	4618      	mov	r0, r3
 8015c1e:	f7ff ff51 	bl	8015ac4 <sum_sfn>
 8015c22:	4603      	mov	r3, r0
 8015c24:	461a      	mov	r2, r3
 8015c26:	7d3b      	ldrb	r3, [r7, #20]
 8015c28:	4293      	cmp	r3, r2
 8015c2a:	d024      	beq.n	8015c76 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8015c2c:	687b      	ldr	r3, [r7, #4]
 8015c2e:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8015c32:	f003 0301 	and.w	r3, r3, #1
 8015c36:	2b00      	cmp	r3, #0
 8015c38:	d10a      	bne.n	8015c50 <dir_find+0x14a>
 8015c3a:	687b      	ldr	r3, [r7, #4]
 8015c3c:	69d8      	ldr	r0, [r3, #28]
 8015c3e:	687b      	ldr	r3, [r7, #4]
 8015c40:	3320      	adds	r3, #32
 8015c42:	220b      	movs	r2, #11
 8015c44:	4619      	mov	r1, r3
 8015c46:	f7fe ff89 	bl	8014b5c <mem_cmp>
 8015c4a:	4603      	mov	r3, r0
 8015c4c:	2b00      	cmp	r3, #0
 8015c4e:	d014      	beq.n	8015c7a <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8015c50:	23ff      	movs	r3, #255	; 0xff
 8015c52:	757b      	strb	r3, [r7, #21]
 8015c54:	687b      	ldr	r3, [r7, #4]
 8015c56:	f04f 32ff 	mov.w	r2, #4294967295
 8015c5a:	62da      	str	r2, [r3, #44]	; 0x2c
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8015c5c:	2100      	movs	r1, #0
 8015c5e:	6878      	ldr	r0, [r7, #4]
 8015c60:	f7ff fc6d 	bl	801553e <dir_next>
 8015c64:	4603      	mov	r3, r0
 8015c66:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8015c68:	7dfb      	ldrb	r3, [r7, #23]
 8015c6a:	2b00      	cmp	r3, #0
 8015c6c:	f43f af65 	beq.w	8015b3a <dir_find+0x34>
 8015c70:	e004      	b.n	8015c7c <dir_find+0x176>
		if (res != FR_OK) break;
 8015c72:	bf00      	nop
 8015c74:	e002      	b.n	8015c7c <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8015c76:	bf00      	nop
 8015c78:	e000      	b.n	8015c7c <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8015c7a:	bf00      	nop

	return res;
 8015c7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8015c7e:	4618      	mov	r0, r3
 8015c80:	3718      	adds	r7, #24
 8015c82:	46bd      	mov	sp, r7
 8015c84:	bd80      	pop	{r7, pc}
	...

08015c88 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8015c88:	b580      	push	{r7, lr}
 8015c8a:	b08c      	sub	sp, #48	; 0x30
 8015c8c:	af00      	add	r7, sp, #0
 8015c8e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8015c90:	687b      	ldr	r3, [r7, #4]
 8015c92:	681b      	ldr	r3, [r3, #0]
 8015c94:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8015c96:	687b      	ldr	r3, [r7, #4]
 8015c98:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8015c9c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8015ca0:	2b00      	cmp	r3, #0
 8015ca2:	d001      	beq.n	8015ca8 <dir_register+0x20>
 8015ca4:	2306      	movs	r3, #6
 8015ca6:	e0e0      	b.n	8015e6a <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8015ca8:	2300      	movs	r3, #0
 8015caa:	627b      	str	r3, [r7, #36]	; 0x24
 8015cac:	e002      	b.n	8015cb4 <dir_register+0x2c>
 8015cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015cb0:	3301      	adds	r3, #1
 8015cb2:	627b      	str	r3, [r7, #36]	; 0x24
 8015cb4:	69fb      	ldr	r3, [r7, #28]
 8015cb6:	691a      	ldr	r2, [r3, #16]
 8015cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015cba:	005b      	lsls	r3, r3, #1
 8015cbc:	4413      	add	r3, r2
 8015cbe:	881b      	ldrh	r3, [r3, #0]
 8015cc0:	2b00      	cmp	r3, #0
 8015cc2:	d1f4      	bne.n	8015cae <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8015cc4:	687b      	ldr	r3, [r7, #4]
 8015cc6:	f103 0120 	add.w	r1, r3, #32
 8015cca:	f107 030c 	add.w	r3, r7, #12
 8015cce:	220c      	movs	r2, #12
 8015cd0:	4618      	mov	r0, r3
 8015cd2:	f7fe ff07 	bl	8014ae4 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8015cd6:	7dfb      	ldrb	r3, [r7, #23]
 8015cd8:	f003 0301 	and.w	r3, r3, #1
 8015cdc:	2b00      	cmp	r3, #0
 8015cde:	d032      	beq.n	8015d46 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8015ce0:	687b      	ldr	r3, [r7, #4]
 8015ce2:	2240      	movs	r2, #64	; 0x40
 8015ce4:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
		for (n = 1; n < 100; n++) {
 8015ce8:	2301      	movs	r3, #1
 8015cea:	62bb      	str	r3, [r7, #40]	; 0x28
 8015cec:	e016      	b.n	8015d1c <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8015cee:	687b      	ldr	r3, [r7, #4]
 8015cf0:	f103 0020 	add.w	r0, r3, #32
 8015cf4:	69fb      	ldr	r3, [r7, #28]
 8015cf6:	691a      	ldr	r2, [r3, #16]
 8015cf8:	f107 010c 	add.w	r1, r7, #12
 8015cfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015cfe:	f7ff fe53 	bl	80159a8 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8015d02:	6878      	ldr	r0, [r7, #4]
 8015d04:	f7ff feff 	bl	8015b06 <dir_find>
 8015d08:	4603      	mov	r3, r0
 8015d0a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 8015d0e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8015d12:	2b00      	cmp	r3, #0
 8015d14:	d106      	bne.n	8015d24 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8015d16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015d18:	3301      	adds	r3, #1
 8015d1a:	62bb      	str	r3, [r7, #40]	; 0x28
 8015d1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015d1e:	2b63      	cmp	r3, #99	; 0x63
 8015d20:	d9e5      	bls.n	8015cee <dir_register+0x66>
 8015d22:	e000      	b.n	8015d26 <dir_register+0x9e>
			if (res != FR_OK) break;
 8015d24:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8015d26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015d28:	2b64      	cmp	r3, #100	; 0x64
 8015d2a:	d101      	bne.n	8015d30 <dir_register+0xa8>
 8015d2c:	2307      	movs	r3, #7
 8015d2e:	e09c      	b.n	8015e6a <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8015d30:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8015d34:	2b04      	cmp	r3, #4
 8015d36:	d002      	beq.n	8015d3e <dir_register+0xb6>
 8015d38:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8015d3c:	e095      	b.n	8015e6a <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8015d3e:	7dfa      	ldrb	r2, [r7, #23]
 8015d40:	687b      	ldr	r3, [r7, #4]
 8015d42:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8015d46:	7dfb      	ldrb	r3, [r7, #23]
 8015d48:	f003 0302 	and.w	r3, r3, #2
 8015d4c:	2b00      	cmp	r3, #0
 8015d4e:	d007      	beq.n	8015d60 <dir_register+0xd8>
 8015d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d52:	330c      	adds	r3, #12
 8015d54:	4a47      	ldr	r2, [pc, #284]	; (8015e74 <dir_register+0x1ec>)
 8015d56:	fba2 2303 	umull	r2, r3, r2, r3
 8015d5a:	089b      	lsrs	r3, r3, #2
 8015d5c:	3301      	adds	r3, #1
 8015d5e:	e000      	b.n	8015d62 <dir_register+0xda>
 8015d60:	2301      	movs	r3, #1
 8015d62:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8015d64:	6a39      	ldr	r1, [r7, #32]
 8015d66:	6878      	ldr	r0, [r7, #4]
 8015d68:	f7ff fcbf 	bl	80156ea <dir_alloc>
 8015d6c:	4603      	mov	r3, r0
 8015d6e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8015d72:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8015d76:	2b00      	cmp	r3, #0
 8015d78:	d148      	bne.n	8015e0c <dir_register+0x184>
 8015d7a:	6a3b      	ldr	r3, [r7, #32]
 8015d7c:	3b01      	subs	r3, #1
 8015d7e:	623b      	str	r3, [r7, #32]
 8015d80:	6a3b      	ldr	r3, [r7, #32]
 8015d82:	2b00      	cmp	r3, #0
 8015d84:	d042      	beq.n	8015e0c <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8015d86:	687b      	ldr	r3, [r7, #4]
 8015d88:	691a      	ldr	r2, [r3, #16]
 8015d8a:	6a3b      	ldr	r3, [r7, #32]
 8015d8c:	015b      	lsls	r3, r3, #5
 8015d8e:	1ad3      	subs	r3, r2, r3
 8015d90:	4619      	mov	r1, r3
 8015d92:	6878      	ldr	r0, [r7, #4]
 8015d94:	f7ff fb4a 	bl	801542c <dir_sdi>
 8015d98:	4603      	mov	r3, r0
 8015d9a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8015d9e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8015da2:	2b00      	cmp	r3, #0
 8015da4:	d132      	bne.n	8015e0c <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8015da6:	687b      	ldr	r3, [r7, #4]
 8015da8:	3320      	adds	r3, #32
 8015daa:	4618      	mov	r0, r3
 8015dac:	f7ff fe8a 	bl	8015ac4 <sum_sfn>
 8015db0:	4603      	mov	r3, r0
 8015db2:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8015db4:	687b      	ldr	r3, [r7, #4]
 8015db6:	699b      	ldr	r3, [r3, #24]
 8015db8:	4619      	mov	r1, r3
 8015dba:	69f8      	ldr	r0, [r7, #28]
 8015dbc:	f7fe ff54 	bl	8014c68 <move_window>
 8015dc0:	4603      	mov	r3, r0
 8015dc2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 8015dc6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8015dca:	2b00      	cmp	r3, #0
 8015dcc:	d11d      	bne.n	8015e0a <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8015dce:	69fb      	ldr	r3, [r7, #28]
 8015dd0:	6918      	ldr	r0, [r3, #16]
 8015dd2:	687b      	ldr	r3, [r7, #4]
 8015dd4:	69d9      	ldr	r1, [r3, #28]
 8015dd6:	6a3b      	ldr	r3, [r7, #32]
 8015dd8:	b2da      	uxtb	r2, r3
 8015dda:	7efb      	ldrb	r3, [r7, #27]
 8015ddc:	f7ff fd7c 	bl	80158d8 <put_lfn>
				fs->wflag = 1;
 8015de0:	69fb      	ldr	r3, [r7, #28]
 8015de2:	2201      	movs	r2, #1
 8015de4:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8015de6:	2100      	movs	r1, #0
 8015de8:	6878      	ldr	r0, [r7, #4]
 8015dea:	f7ff fba8 	bl	801553e <dir_next>
 8015dee:	4603      	mov	r3, r0
 8015df0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 8015df4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8015df8:	2b00      	cmp	r3, #0
 8015dfa:	d107      	bne.n	8015e0c <dir_register+0x184>
 8015dfc:	6a3b      	ldr	r3, [r7, #32]
 8015dfe:	3b01      	subs	r3, #1
 8015e00:	623b      	str	r3, [r7, #32]
 8015e02:	6a3b      	ldr	r3, [r7, #32]
 8015e04:	2b00      	cmp	r3, #0
 8015e06:	d1d5      	bne.n	8015db4 <dir_register+0x12c>
 8015e08:	e000      	b.n	8015e0c <dir_register+0x184>
				if (res != FR_OK) break;
 8015e0a:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8015e0c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8015e10:	2b00      	cmp	r3, #0
 8015e12:	d128      	bne.n	8015e66 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8015e14:	687b      	ldr	r3, [r7, #4]
 8015e16:	699b      	ldr	r3, [r3, #24]
 8015e18:	4619      	mov	r1, r3
 8015e1a:	69f8      	ldr	r0, [r7, #28]
 8015e1c:	f7fe ff24 	bl	8014c68 <move_window>
 8015e20:	4603      	mov	r3, r0
 8015e22:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8015e26:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8015e2a:	2b00      	cmp	r3, #0
 8015e2c:	d11b      	bne.n	8015e66 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8015e2e:	687b      	ldr	r3, [r7, #4]
 8015e30:	69db      	ldr	r3, [r3, #28]
 8015e32:	2220      	movs	r2, #32
 8015e34:	2100      	movs	r1, #0
 8015e36:	4618      	mov	r0, r3
 8015e38:	f7fe fe75 	bl	8014b26 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8015e3c:	687b      	ldr	r3, [r7, #4]
 8015e3e:	69d8      	ldr	r0, [r3, #28]
 8015e40:	687b      	ldr	r3, [r7, #4]
 8015e42:	3320      	adds	r3, #32
 8015e44:	220b      	movs	r2, #11
 8015e46:	4619      	mov	r1, r3
 8015e48:	f7fe fe4c 	bl	8014ae4 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8015e4c:	687b      	ldr	r3, [r7, #4]
 8015e4e:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 8015e52:	687b      	ldr	r3, [r7, #4]
 8015e54:	69db      	ldr	r3, [r3, #28]
 8015e56:	330c      	adds	r3, #12
 8015e58:	f002 0218 	and.w	r2, r2, #24
 8015e5c:	b2d2      	uxtb	r2, r2
 8015e5e:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8015e60:	69fb      	ldr	r3, [r7, #28]
 8015e62:	2201      	movs	r2, #1
 8015e64:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8015e66:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8015e6a:	4618      	mov	r0, r3
 8015e6c:	3730      	adds	r7, #48	; 0x30
 8015e6e:	46bd      	mov	sp, r7
 8015e70:	bd80      	pop	{r7, pc}
 8015e72:	bf00      	nop
 8015e74:	4ec4ec4f 	.word	0x4ec4ec4f

08015e78 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8015e78:	b580      	push	{r7, lr}
 8015e7a:	b08a      	sub	sp, #40	; 0x28
 8015e7c:	af00      	add	r7, sp, #0
 8015e7e:	6078      	str	r0, [r7, #4]
 8015e80:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8015e82:	683b      	ldr	r3, [r7, #0]
 8015e84:	681b      	ldr	r3, [r3, #0]
 8015e86:	613b      	str	r3, [r7, #16]
 8015e88:	687b      	ldr	r3, [r7, #4]
 8015e8a:	681b      	ldr	r3, [r3, #0]
 8015e8c:	691b      	ldr	r3, [r3, #16]
 8015e8e:	60fb      	str	r3, [r7, #12]
 8015e90:	2300      	movs	r3, #0
 8015e92:	617b      	str	r3, [r7, #20]
 8015e94:	697b      	ldr	r3, [r7, #20]
 8015e96:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8015e98:	69bb      	ldr	r3, [r7, #24]
 8015e9a:	1c5a      	adds	r2, r3, #1
 8015e9c:	61ba      	str	r2, [r7, #24]
 8015e9e:	693a      	ldr	r2, [r7, #16]
 8015ea0:	4413      	add	r3, r2
 8015ea2:	781b      	ldrb	r3, [r3, #0]
 8015ea4:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8015ea6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8015ea8:	2b1f      	cmp	r3, #31
 8015eaa:	d940      	bls.n	8015f2e <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8015eac:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8015eae:	2b2f      	cmp	r3, #47	; 0x2f
 8015eb0:	d006      	beq.n	8015ec0 <create_name+0x48>
 8015eb2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8015eb4:	2b5c      	cmp	r3, #92	; 0x5c
 8015eb6:	d110      	bne.n	8015eda <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8015eb8:	e002      	b.n	8015ec0 <create_name+0x48>
 8015eba:	69bb      	ldr	r3, [r7, #24]
 8015ebc:	3301      	adds	r3, #1
 8015ebe:	61bb      	str	r3, [r7, #24]
 8015ec0:	693a      	ldr	r2, [r7, #16]
 8015ec2:	69bb      	ldr	r3, [r7, #24]
 8015ec4:	4413      	add	r3, r2
 8015ec6:	781b      	ldrb	r3, [r3, #0]
 8015ec8:	2b2f      	cmp	r3, #47	; 0x2f
 8015eca:	d0f6      	beq.n	8015eba <create_name+0x42>
 8015ecc:	693a      	ldr	r2, [r7, #16]
 8015ece:	69bb      	ldr	r3, [r7, #24]
 8015ed0:	4413      	add	r3, r2
 8015ed2:	781b      	ldrb	r3, [r3, #0]
 8015ed4:	2b5c      	cmp	r3, #92	; 0x5c
 8015ed6:	d0f0      	beq.n	8015eba <create_name+0x42>
			break;
 8015ed8:	e02a      	b.n	8015f30 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8015eda:	697b      	ldr	r3, [r7, #20]
 8015edc:	2bfe      	cmp	r3, #254	; 0xfe
 8015ede:	d901      	bls.n	8015ee4 <create_name+0x6c>
 8015ee0:	2306      	movs	r3, #6
 8015ee2:	e17d      	b.n	80161e0 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 8015ee4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8015ee6:	b2db      	uxtb	r3, r3
 8015ee8:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8015eea:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8015eec:	2101      	movs	r1, #1
 8015eee:	4618      	mov	r0, r3
 8015ef0:	f001 fb2e 	bl	8017550 <ff_convert>
 8015ef4:	4603      	mov	r3, r0
 8015ef6:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8015ef8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8015efa:	2b00      	cmp	r3, #0
 8015efc:	d101      	bne.n	8015f02 <create_name+0x8a>
 8015efe:	2306      	movs	r3, #6
 8015f00:	e16e      	b.n	80161e0 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8015f02:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8015f04:	2b7f      	cmp	r3, #127	; 0x7f
 8015f06:	d809      	bhi.n	8015f1c <create_name+0xa4>
 8015f08:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8015f0a:	4619      	mov	r1, r3
 8015f0c:	488d      	ldr	r0, [pc, #564]	; (8016144 <create_name+0x2cc>)
 8015f0e:	f7fe fe4c 	bl	8014baa <chk_chr>
 8015f12:	4603      	mov	r3, r0
 8015f14:	2b00      	cmp	r3, #0
 8015f16:	d001      	beq.n	8015f1c <create_name+0xa4>
 8015f18:	2306      	movs	r3, #6
 8015f1a:	e161      	b.n	80161e0 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 8015f1c:	697b      	ldr	r3, [r7, #20]
 8015f1e:	1c5a      	adds	r2, r3, #1
 8015f20:	617a      	str	r2, [r7, #20]
 8015f22:	005b      	lsls	r3, r3, #1
 8015f24:	68fa      	ldr	r2, [r7, #12]
 8015f26:	4413      	add	r3, r2
 8015f28:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8015f2a:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8015f2c:	e7b4      	b.n	8015e98 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8015f2e:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8015f30:	693a      	ldr	r2, [r7, #16]
 8015f32:	69bb      	ldr	r3, [r7, #24]
 8015f34:	441a      	add	r2, r3
 8015f36:	683b      	ldr	r3, [r7, #0]
 8015f38:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8015f3a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8015f3c:	2b1f      	cmp	r3, #31
 8015f3e:	d801      	bhi.n	8015f44 <create_name+0xcc>
 8015f40:	2304      	movs	r3, #4
 8015f42:	e000      	b.n	8015f46 <create_name+0xce>
 8015f44:	2300      	movs	r3, #0
 8015f46:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8015f4a:	e011      	b.n	8015f70 <create_name+0xf8>
		w = lfn[di - 1];
 8015f4c:	697b      	ldr	r3, [r7, #20]
 8015f4e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8015f52:	3b01      	subs	r3, #1
 8015f54:	005b      	lsls	r3, r3, #1
 8015f56:	68fa      	ldr	r2, [r7, #12]
 8015f58:	4413      	add	r3, r2
 8015f5a:	881b      	ldrh	r3, [r3, #0]
 8015f5c:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 8015f5e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8015f60:	2b20      	cmp	r3, #32
 8015f62:	d002      	beq.n	8015f6a <create_name+0xf2>
 8015f64:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8015f66:	2b2e      	cmp	r3, #46	; 0x2e
 8015f68:	d106      	bne.n	8015f78 <create_name+0x100>
		di--;
 8015f6a:	697b      	ldr	r3, [r7, #20]
 8015f6c:	3b01      	subs	r3, #1
 8015f6e:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8015f70:	697b      	ldr	r3, [r7, #20]
 8015f72:	2b00      	cmp	r3, #0
 8015f74:	d1ea      	bne.n	8015f4c <create_name+0xd4>
 8015f76:	e000      	b.n	8015f7a <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8015f78:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8015f7a:	697b      	ldr	r3, [r7, #20]
 8015f7c:	005b      	lsls	r3, r3, #1
 8015f7e:	68fa      	ldr	r2, [r7, #12]
 8015f80:	4413      	add	r3, r2
 8015f82:	2200      	movs	r2, #0
 8015f84:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8015f86:	697b      	ldr	r3, [r7, #20]
 8015f88:	2b00      	cmp	r3, #0
 8015f8a:	d101      	bne.n	8015f90 <create_name+0x118>
 8015f8c:	2306      	movs	r3, #6
 8015f8e:	e127      	b.n	80161e0 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8015f90:	687b      	ldr	r3, [r7, #4]
 8015f92:	3320      	adds	r3, #32
 8015f94:	220b      	movs	r2, #11
 8015f96:	2120      	movs	r1, #32
 8015f98:	4618      	mov	r0, r3
 8015f9a:	f7fe fdc4 	bl	8014b26 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8015f9e:	2300      	movs	r3, #0
 8015fa0:	61bb      	str	r3, [r7, #24]
 8015fa2:	e002      	b.n	8015faa <create_name+0x132>
 8015fa4:	69bb      	ldr	r3, [r7, #24]
 8015fa6:	3301      	adds	r3, #1
 8015fa8:	61bb      	str	r3, [r7, #24]
 8015faa:	69bb      	ldr	r3, [r7, #24]
 8015fac:	005b      	lsls	r3, r3, #1
 8015fae:	68fa      	ldr	r2, [r7, #12]
 8015fb0:	4413      	add	r3, r2
 8015fb2:	881b      	ldrh	r3, [r3, #0]
 8015fb4:	2b20      	cmp	r3, #32
 8015fb6:	d0f5      	beq.n	8015fa4 <create_name+0x12c>
 8015fb8:	69bb      	ldr	r3, [r7, #24]
 8015fba:	005b      	lsls	r3, r3, #1
 8015fbc:	68fa      	ldr	r2, [r7, #12]
 8015fbe:	4413      	add	r3, r2
 8015fc0:	881b      	ldrh	r3, [r3, #0]
 8015fc2:	2b2e      	cmp	r3, #46	; 0x2e
 8015fc4:	d0ee      	beq.n	8015fa4 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8015fc6:	69bb      	ldr	r3, [r7, #24]
 8015fc8:	2b00      	cmp	r3, #0
 8015fca:	d009      	beq.n	8015fe0 <create_name+0x168>
 8015fcc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015fd0:	f043 0303 	orr.w	r3, r3, #3
 8015fd4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8015fd8:	e002      	b.n	8015fe0 <create_name+0x168>
 8015fda:	697b      	ldr	r3, [r7, #20]
 8015fdc:	3b01      	subs	r3, #1
 8015fde:	617b      	str	r3, [r7, #20]
 8015fe0:	697b      	ldr	r3, [r7, #20]
 8015fe2:	2b00      	cmp	r3, #0
 8015fe4:	d009      	beq.n	8015ffa <create_name+0x182>
 8015fe6:	697b      	ldr	r3, [r7, #20]
 8015fe8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8015fec:	3b01      	subs	r3, #1
 8015fee:	005b      	lsls	r3, r3, #1
 8015ff0:	68fa      	ldr	r2, [r7, #12]
 8015ff2:	4413      	add	r3, r2
 8015ff4:	881b      	ldrh	r3, [r3, #0]
 8015ff6:	2b2e      	cmp	r3, #46	; 0x2e
 8015ff8:	d1ef      	bne.n	8015fda <create_name+0x162>

	i = b = 0; ni = 8;
 8015ffa:	2300      	movs	r3, #0
 8015ffc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8016000:	2300      	movs	r3, #0
 8016002:	623b      	str	r3, [r7, #32]
 8016004:	2308      	movs	r3, #8
 8016006:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8016008:	69bb      	ldr	r3, [r7, #24]
 801600a:	1c5a      	adds	r2, r3, #1
 801600c:	61ba      	str	r2, [r7, #24]
 801600e:	005b      	lsls	r3, r3, #1
 8016010:	68fa      	ldr	r2, [r7, #12]
 8016012:	4413      	add	r3, r2
 8016014:	881b      	ldrh	r3, [r3, #0]
 8016016:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 8016018:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801601a:	2b00      	cmp	r3, #0
 801601c:	f000 8090 	beq.w	8016140 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8016020:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8016022:	2b20      	cmp	r3, #32
 8016024:	d006      	beq.n	8016034 <create_name+0x1bc>
 8016026:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8016028:	2b2e      	cmp	r3, #46	; 0x2e
 801602a:	d10a      	bne.n	8016042 <create_name+0x1ca>
 801602c:	69ba      	ldr	r2, [r7, #24]
 801602e:	697b      	ldr	r3, [r7, #20]
 8016030:	429a      	cmp	r2, r3
 8016032:	d006      	beq.n	8016042 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8016034:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016038:	f043 0303 	orr.w	r3, r3, #3
 801603c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8016040:	e07d      	b.n	801613e <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8016042:	6a3a      	ldr	r2, [r7, #32]
 8016044:	69fb      	ldr	r3, [r7, #28]
 8016046:	429a      	cmp	r2, r3
 8016048:	d203      	bcs.n	8016052 <create_name+0x1da>
 801604a:	69ba      	ldr	r2, [r7, #24]
 801604c:	697b      	ldr	r3, [r7, #20]
 801604e:	429a      	cmp	r2, r3
 8016050:	d123      	bne.n	801609a <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8016052:	69fb      	ldr	r3, [r7, #28]
 8016054:	2b0b      	cmp	r3, #11
 8016056:	d106      	bne.n	8016066 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8016058:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801605c:	f043 0303 	orr.w	r3, r3, #3
 8016060:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8016064:	e075      	b.n	8016152 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8016066:	69ba      	ldr	r2, [r7, #24]
 8016068:	697b      	ldr	r3, [r7, #20]
 801606a:	429a      	cmp	r2, r3
 801606c:	d005      	beq.n	801607a <create_name+0x202>
 801606e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016072:	f043 0303 	orr.w	r3, r3, #3
 8016076:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 801607a:	69ba      	ldr	r2, [r7, #24]
 801607c:	697b      	ldr	r3, [r7, #20]
 801607e:	429a      	cmp	r2, r3
 8016080:	d866      	bhi.n	8016150 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8016082:	697b      	ldr	r3, [r7, #20]
 8016084:	61bb      	str	r3, [r7, #24]
 8016086:	2308      	movs	r3, #8
 8016088:	623b      	str	r3, [r7, #32]
 801608a:	230b      	movs	r3, #11
 801608c:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 801608e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8016092:	009b      	lsls	r3, r3, #2
 8016094:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8016098:	e051      	b.n	801613e <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 801609a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801609c:	2b7f      	cmp	r3, #127	; 0x7f
 801609e:	d914      	bls.n	80160ca <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 80160a0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80160a2:	2100      	movs	r1, #0
 80160a4:	4618      	mov	r0, r3
 80160a6:	f001 fa53 	bl	8017550 <ff_convert>
 80160aa:	4603      	mov	r3, r0
 80160ac:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 80160ae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80160b0:	2b00      	cmp	r3, #0
 80160b2:	d004      	beq.n	80160be <create_name+0x246>
 80160b4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80160b6:	3b80      	subs	r3, #128	; 0x80
 80160b8:	4a23      	ldr	r2, [pc, #140]	; (8016148 <create_name+0x2d0>)
 80160ba:	5cd3      	ldrb	r3, [r2, r3]
 80160bc:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 80160be:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80160c2:	f043 0302 	orr.w	r3, r3, #2
 80160c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 80160ca:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80160cc:	2b00      	cmp	r3, #0
 80160ce:	d007      	beq.n	80160e0 <create_name+0x268>
 80160d0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80160d2:	4619      	mov	r1, r3
 80160d4:	481d      	ldr	r0, [pc, #116]	; (801614c <create_name+0x2d4>)
 80160d6:	f7fe fd68 	bl	8014baa <chk_chr>
 80160da:	4603      	mov	r3, r0
 80160dc:	2b00      	cmp	r3, #0
 80160de:	d008      	beq.n	80160f2 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 80160e0:	235f      	movs	r3, #95	; 0x5f
 80160e2:	84bb      	strh	r3, [r7, #36]	; 0x24
 80160e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80160e8:	f043 0303 	orr.w	r3, r3, #3
 80160ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80160f0:	e01b      	b.n	801612a <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 80160f2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80160f4:	2b40      	cmp	r3, #64	; 0x40
 80160f6:	d909      	bls.n	801610c <create_name+0x294>
 80160f8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80160fa:	2b5a      	cmp	r3, #90	; 0x5a
 80160fc:	d806      	bhi.n	801610c <create_name+0x294>
					b |= 2;
 80160fe:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8016102:	f043 0302 	orr.w	r3, r3, #2
 8016106:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 801610a:	e00e      	b.n	801612a <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 801610c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801610e:	2b60      	cmp	r3, #96	; 0x60
 8016110:	d90b      	bls.n	801612a <create_name+0x2b2>
 8016112:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8016114:	2b7a      	cmp	r3, #122	; 0x7a
 8016116:	d808      	bhi.n	801612a <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8016118:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801611c:	f043 0301 	orr.w	r3, r3, #1
 8016120:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8016124:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8016126:	3b20      	subs	r3, #32
 8016128:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 801612a:	6a3b      	ldr	r3, [r7, #32]
 801612c:	1c5a      	adds	r2, r3, #1
 801612e:	623a      	str	r2, [r7, #32]
 8016130:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8016132:	b2d1      	uxtb	r1, r2
 8016134:	687a      	ldr	r2, [r7, #4]
 8016136:	4413      	add	r3, r2
 8016138:	460a      	mov	r2, r1
 801613a:	f883 2020 	strb.w	r2, [r3, #32]
		w = lfn[si++];					/* Get an LFN character */
 801613e:	e763      	b.n	8016008 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8016140:	bf00      	nop
 8016142:	e006      	b.n	8016152 <create_name+0x2da>
 8016144:	08018b38 	.word	0x08018b38
 8016148:	08018bf4 	.word	0x08018bf4
 801614c:	08018b44 	.word	0x08018b44
			if (si > di) break;			/* No extension */
 8016150:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8016152:	687b      	ldr	r3, [r7, #4]
 8016154:	f893 3020 	ldrb.w	r3, [r3, #32]
 8016158:	2be5      	cmp	r3, #229	; 0xe5
 801615a:	d103      	bne.n	8016164 <create_name+0x2ec>
 801615c:	687b      	ldr	r3, [r7, #4]
 801615e:	2205      	movs	r2, #5
 8016160:	f883 2020 	strb.w	r2, [r3, #32]

	if (ni == 8) b <<= 2;
 8016164:	69fb      	ldr	r3, [r7, #28]
 8016166:	2b08      	cmp	r3, #8
 8016168:	d104      	bne.n	8016174 <create_name+0x2fc>
 801616a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801616e:	009b      	lsls	r3, r3, #2
 8016170:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8016174:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8016178:	f003 030c 	and.w	r3, r3, #12
 801617c:	2b0c      	cmp	r3, #12
 801617e:	d005      	beq.n	801618c <create_name+0x314>
 8016180:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8016184:	f003 0303 	and.w	r3, r3, #3
 8016188:	2b03      	cmp	r3, #3
 801618a:	d105      	bne.n	8016198 <create_name+0x320>
 801618c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016190:	f043 0302 	orr.w	r3, r3, #2
 8016194:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8016198:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801619c:	f003 0302 	and.w	r3, r3, #2
 80161a0:	2b00      	cmp	r3, #0
 80161a2:	d117      	bne.n	80161d4 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 80161a4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80161a8:	f003 0303 	and.w	r3, r3, #3
 80161ac:	2b01      	cmp	r3, #1
 80161ae:	d105      	bne.n	80161bc <create_name+0x344>
 80161b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80161b4:	f043 0310 	orr.w	r3, r3, #16
 80161b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 80161bc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80161c0:	f003 030c 	and.w	r3, r3, #12
 80161c4:	2b04      	cmp	r3, #4
 80161c6:	d105      	bne.n	80161d4 <create_name+0x35c>
 80161c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80161cc:	f043 0308 	orr.w	r3, r3, #8
 80161d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 80161d4:	687b      	ldr	r3, [r7, #4]
 80161d6:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80161da:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

	return FR_OK;
 80161de:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 80161e0:	4618      	mov	r0, r3
 80161e2:	3728      	adds	r7, #40	; 0x28
 80161e4:	46bd      	mov	sp, r7
 80161e6:	bd80      	pop	{r7, pc}

080161e8 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80161e8:	b580      	push	{r7, lr}
 80161ea:	b086      	sub	sp, #24
 80161ec:	af00      	add	r7, sp, #0
 80161ee:	6078      	str	r0, [r7, #4]
 80161f0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80161f2:	687b      	ldr	r3, [r7, #4]
 80161f4:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80161f6:	693b      	ldr	r3, [r7, #16]
 80161f8:	681b      	ldr	r3, [r3, #0]
 80161fa:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80161fc:	e002      	b.n	8016204 <follow_path+0x1c>
 80161fe:	683b      	ldr	r3, [r7, #0]
 8016200:	3301      	adds	r3, #1
 8016202:	603b      	str	r3, [r7, #0]
 8016204:	683b      	ldr	r3, [r7, #0]
 8016206:	781b      	ldrb	r3, [r3, #0]
 8016208:	2b2f      	cmp	r3, #47	; 0x2f
 801620a:	d0f8      	beq.n	80161fe <follow_path+0x16>
 801620c:	683b      	ldr	r3, [r7, #0]
 801620e:	781b      	ldrb	r3, [r3, #0]
 8016210:	2b5c      	cmp	r3, #92	; 0x5c
 8016212:	d0f4      	beq.n	80161fe <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8016214:	693b      	ldr	r3, [r7, #16]
 8016216:	2200      	movs	r2, #0
 8016218:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 801621a:	683b      	ldr	r3, [r7, #0]
 801621c:	781b      	ldrb	r3, [r3, #0]
 801621e:	2b1f      	cmp	r3, #31
 8016220:	d80a      	bhi.n	8016238 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8016222:	687b      	ldr	r3, [r7, #4]
 8016224:	2280      	movs	r2, #128	; 0x80
 8016226:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
		res = dir_sdi(dp, 0);
 801622a:	2100      	movs	r1, #0
 801622c:	6878      	ldr	r0, [r7, #4]
 801622e:	f7ff f8fd 	bl	801542c <dir_sdi>
 8016232:	4603      	mov	r3, r0
 8016234:	75fb      	strb	r3, [r7, #23]
 8016236:	e048      	b.n	80162ca <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8016238:	463b      	mov	r3, r7
 801623a:	4619      	mov	r1, r3
 801623c:	6878      	ldr	r0, [r7, #4]
 801623e:	f7ff fe1b 	bl	8015e78 <create_name>
 8016242:	4603      	mov	r3, r0
 8016244:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8016246:	7dfb      	ldrb	r3, [r7, #23]
 8016248:	2b00      	cmp	r3, #0
 801624a:	d139      	bne.n	80162c0 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 801624c:	6878      	ldr	r0, [r7, #4]
 801624e:	f7ff fc5a 	bl	8015b06 <dir_find>
 8016252:	4603      	mov	r3, r0
 8016254:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8016256:	687b      	ldr	r3, [r7, #4]
 8016258:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801625c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 801625e:	7dfb      	ldrb	r3, [r7, #23]
 8016260:	2b00      	cmp	r3, #0
 8016262:	d00a      	beq.n	801627a <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8016264:	7dfb      	ldrb	r3, [r7, #23]
 8016266:	2b04      	cmp	r3, #4
 8016268:	d12c      	bne.n	80162c4 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 801626a:	7afb      	ldrb	r3, [r7, #11]
 801626c:	f003 0304 	and.w	r3, r3, #4
 8016270:	2b00      	cmp	r3, #0
 8016272:	d127      	bne.n	80162c4 <follow_path+0xdc>
 8016274:	2305      	movs	r3, #5
 8016276:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8016278:	e024      	b.n	80162c4 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 801627a:	7afb      	ldrb	r3, [r7, #11]
 801627c:	f003 0304 	and.w	r3, r3, #4
 8016280:	2b00      	cmp	r3, #0
 8016282:	d121      	bne.n	80162c8 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8016284:	693b      	ldr	r3, [r7, #16]
 8016286:	799b      	ldrb	r3, [r3, #6]
 8016288:	f003 0310 	and.w	r3, r3, #16
 801628c:	2b00      	cmp	r3, #0
 801628e:	d102      	bne.n	8016296 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8016290:	2305      	movs	r3, #5
 8016292:	75fb      	strb	r3, [r7, #23]
 8016294:	e019      	b.n	80162ca <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8016296:	68fb      	ldr	r3, [r7, #12]
 8016298:	f103 0138 	add.w	r1, r3, #56	; 0x38
 801629c:	687b      	ldr	r3, [r7, #4]
 801629e:	691b      	ldr	r3, [r3, #16]
 80162a0:	68fa      	ldr	r2, [r7, #12]
 80162a2:	8992      	ldrh	r2, [r2, #12]
 80162a4:	fbb3 f0f2 	udiv	r0, r3, r2
 80162a8:	fb00 f202 	mul.w	r2, r0, r2
 80162ac:	1a9b      	subs	r3, r3, r2
 80162ae:	440b      	add	r3, r1
 80162b0:	4619      	mov	r1, r3
 80162b2:	68f8      	ldr	r0, [r7, #12]
 80162b4:	f7ff fa60 	bl	8015778 <ld_clust>
 80162b8:	4602      	mov	r2, r0
 80162ba:	693b      	ldr	r3, [r7, #16]
 80162bc:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80162be:	e7bb      	b.n	8016238 <follow_path+0x50>
			if (res != FR_OK) break;
 80162c0:	bf00      	nop
 80162c2:	e002      	b.n	80162ca <follow_path+0xe2>
				break;
 80162c4:	bf00      	nop
 80162c6:	e000      	b.n	80162ca <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80162c8:	bf00      	nop
			}
		}
	}

	return res;
 80162ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80162cc:	4618      	mov	r0, r3
 80162ce:	3718      	adds	r7, #24
 80162d0:	46bd      	mov	sp, r7
 80162d2:	bd80      	pop	{r7, pc}

080162d4 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80162d4:	b480      	push	{r7}
 80162d6:	b087      	sub	sp, #28
 80162d8:	af00      	add	r7, sp, #0
 80162da:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80162dc:	f04f 33ff 	mov.w	r3, #4294967295
 80162e0:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80162e2:	687b      	ldr	r3, [r7, #4]
 80162e4:	681b      	ldr	r3, [r3, #0]
 80162e6:	2b00      	cmp	r3, #0
 80162e8:	d031      	beq.n	801634e <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80162ea:	687b      	ldr	r3, [r7, #4]
 80162ec:	681b      	ldr	r3, [r3, #0]
 80162ee:	617b      	str	r3, [r7, #20]
 80162f0:	e002      	b.n	80162f8 <get_ldnumber+0x24>
 80162f2:	697b      	ldr	r3, [r7, #20]
 80162f4:	3301      	adds	r3, #1
 80162f6:	617b      	str	r3, [r7, #20]
 80162f8:	697b      	ldr	r3, [r7, #20]
 80162fa:	781b      	ldrb	r3, [r3, #0]
 80162fc:	2b1f      	cmp	r3, #31
 80162fe:	d903      	bls.n	8016308 <get_ldnumber+0x34>
 8016300:	697b      	ldr	r3, [r7, #20]
 8016302:	781b      	ldrb	r3, [r3, #0]
 8016304:	2b3a      	cmp	r3, #58	; 0x3a
 8016306:	d1f4      	bne.n	80162f2 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8016308:	697b      	ldr	r3, [r7, #20]
 801630a:	781b      	ldrb	r3, [r3, #0]
 801630c:	2b3a      	cmp	r3, #58	; 0x3a
 801630e:	d11c      	bne.n	801634a <get_ldnumber+0x76>
			tp = *path;
 8016310:	687b      	ldr	r3, [r7, #4]
 8016312:	681b      	ldr	r3, [r3, #0]
 8016314:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8016316:	68fb      	ldr	r3, [r7, #12]
 8016318:	1c5a      	adds	r2, r3, #1
 801631a:	60fa      	str	r2, [r7, #12]
 801631c:	781b      	ldrb	r3, [r3, #0]
 801631e:	3b30      	subs	r3, #48	; 0x30
 8016320:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8016322:	68bb      	ldr	r3, [r7, #8]
 8016324:	2b09      	cmp	r3, #9
 8016326:	d80e      	bhi.n	8016346 <get_ldnumber+0x72>
 8016328:	68fa      	ldr	r2, [r7, #12]
 801632a:	697b      	ldr	r3, [r7, #20]
 801632c:	429a      	cmp	r2, r3
 801632e:	d10a      	bne.n	8016346 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8016330:	68bb      	ldr	r3, [r7, #8]
 8016332:	2b00      	cmp	r3, #0
 8016334:	d107      	bne.n	8016346 <get_ldnumber+0x72>
					vol = (int)i;
 8016336:	68bb      	ldr	r3, [r7, #8]
 8016338:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 801633a:	697b      	ldr	r3, [r7, #20]
 801633c:	3301      	adds	r3, #1
 801633e:	617b      	str	r3, [r7, #20]
 8016340:	687b      	ldr	r3, [r7, #4]
 8016342:	697a      	ldr	r2, [r7, #20]
 8016344:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8016346:	693b      	ldr	r3, [r7, #16]
 8016348:	e002      	b.n	8016350 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 801634a:	2300      	movs	r3, #0
 801634c:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 801634e:	693b      	ldr	r3, [r7, #16]
}
 8016350:	4618      	mov	r0, r3
 8016352:	371c      	adds	r7, #28
 8016354:	46bd      	mov	sp, r7
 8016356:	f85d 7b04 	ldr.w	r7, [sp], #4
 801635a:	4770      	bx	lr

0801635c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 801635c:	b580      	push	{r7, lr}
 801635e:	b082      	sub	sp, #8
 8016360:	af00      	add	r7, sp, #0
 8016362:	6078      	str	r0, [r7, #4]
 8016364:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8016366:	687b      	ldr	r3, [r7, #4]
 8016368:	2200      	movs	r2, #0
 801636a:	70da      	strb	r2, [r3, #3]
 801636c:	687b      	ldr	r3, [r7, #4]
 801636e:	f04f 32ff 	mov.w	r2, #4294967295
 8016372:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8016374:	6839      	ldr	r1, [r7, #0]
 8016376:	6878      	ldr	r0, [r7, #4]
 8016378:	f7fe fc76 	bl	8014c68 <move_window>
 801637c:	4603      	mov	r3, r0
 801637e:	2b00      	cmp	r3, #0
 8016380:	d001      	beq.n	8016386 <check_fs+0x2a>
 8016382:	2304      	movs	r3, #4
 8016384:	e038      	b.n	80163f8 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8016386:	687b      	ldr	r3, [r7, #4]
 8016388:	3338      	adds	r3, #56	; 0x38
 801638a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801638e:	4618      	mov	r0, r3
 8016390:	f7fe fb26 	bl	80149e0 <ld_word>
 8016394:	4603      	mov	r3, r0
 8016396:	461a      	mov	r2, r3
 8016398:	f64a 2355 	movw	r3, #43605	; 0xaa55
 801639c:	429a      	cmp	r2, r3
 801639e:	d001      	beq.n	80163a4 <check_fs+0x48>
 80163a0:	2303      	movs	r3, #3
 80163a2:	e029      	b.n	80163f8 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80163a4:	687b      	ldr	r3, [r7, #4]
 80163a6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80163aa:	2be9      	cmp	r3, #233	; 0xe9
 80163ac:	d009      	beq.n	80163c2 <check_fs+0x66>
 80163ae:	687b      	ldr	r3, [r7, #4]
 80163b0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80163b4:	2beb      	cmp	r3, #235	; 0xeb
 80163b6:	d11e      	bne.n	80163f6 <check_fs+0x9a>
 80163b8:	687b      	ldr	r3, [r7, #4]
 80163ba:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80163be:	2b90      	cmp	r3, #144	; 0x90
 80163c0:	d119      	bne.n	80163f6 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80163c2:	687b      	ldr	r3, [r7, #4]
 80163c4:	3338      	adds	r3, #56	; 0x38
 80163c6:	3336      	adds	r3, #54	; 0x36
 80163c8:	4618      	mov	r0, r3
 80163ca:	f7fe fb21 	bl	8014a10 <ld_dword>
 80163ce:	4603      	mov	r3, r0
 80163d0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80163d4:	4a0a      	ldr	r2, [pc, #40]	; (8016400 <check_fs+0xa4>)
 80163d6:	4293      	cmp	r3, r2
 80163d8:	d101      	bne.n	80163de <check_fs+0x82>
 80163da:	2300      	movs	r3, #0
 80163dc:	e00c      	b.n	80163f8 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80163de:	687b      	ldr	r3, [r7, #4]
 80163e0:	3338      	adds	r3, #56	; 0x38
 80163e2:	3352      	adds	r3, #82	; 0x52
 80163e4:	4618      	mov	r0, r3
 80163e6:	f7fe fb13 	bl	8014a10 <ld_dword>
 80163ea:	4603      	mov	r3, r0
 80163ec:	4a05      	ldr	r2, [pc, #20]	; (8016404 <check_fs+0xa8>)
 80163ee:	4293      	cmp	r3, r2
 80163f0:	d101      	bne.n	80163f6 <check_fs+0x9a>
 80163f2:	2300      	movs	r3, #0
 80163f4:	e000      	b.n	80163f8 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80163f6:	2302      	movs	r3, #2
}
 80163f8:	4618      	mov	r0, r3
 80163fa:	3708      	adds	r7, #8
 80163fc:	46bd      	mov	sp, r7
 80163fe:	bd80      	pop	{r7, pc}
 8016400:	00544146 	.word	0x00544146
 8016404:	33544146 	.word	0x33544146

08016408 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8016408:	b580      	push	{r7, lr}
 801640a:	b096      	sub	sp, #88	; 0x58
 801640c:	af00      	add	r7, sp, #0
 801640e:	60f8      	str	r0, [r7, #12]
 8016410:	60b9      	str	r1, [r7, #8]
 8016412:	4613      	mov	r3, r2
 8016414:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8016416:	68bb      	ldr	r3, [r7, #8]
 8016418:	2200      	movs	r2, #0
 801641a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 801641c:	68f8      	ldr	r0, [r7, #12]
 801641e:	f7ff ff59 	bl	80162d4 <get_ldnumber>
 8016422:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8016424:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016426:	2b00      	cmp	r3, #0
 8016428:	da01      	bge.n	801642e <find_volume+0x26>
 801642a:	230b      	movs	r3, #11
 801642c:	e262      	b.n	80168f4 <find_volume+0x4ec>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 801642e:	4a9f      	ldr	r2, [pc, #636]	; (80166ac <find_volume+0x2a4>)
 8016430:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016432:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016436:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8016438:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801643a:	2b00      	cmp	r3, #0
 801643c:	d101      	bne.n	8016442 <find_volume+0x3a>
 801643e:	230c      	movs	r3, #12
 8016440:	e258      	b.n	80168f4 <find_volume+0x4ec>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8016442:	68bb      	ldr	r3, [r7, #8]
 8016444:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8016446:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8016448:	79fb      	ldrb	r3, [r7, #7]
 801644a:	f023 0301 	bic.w	r3, r3, #1
 801644e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8016450:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016452:	781b      	ldrb	r3, [r3, #0]
 8016454:	2b00      	cmp	r3, #0
 8016456:	d01a      	beq.n	801648e <find_volume+0x86>
		stat = disk_status(fs->drv);
 8016458:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801645a:	785b      	ldrb	r3, [r3, #1]
 801645c:	4618      	mov	r0, r3
 801645e:	f7fe fa21 	bl	80148a4 <disk_status>
 8016462:	4603      	mov	r3, r0
 8016464:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8016468:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801646c:	f003 0301 	and.w	r3, r3, #1
 8016470:	2b00      	cmp	r3, #0
 8016472:	d10c      	bne.n	801648e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8016474:	79fb      	ldrb	r3, [r7, #7]
 8016476:	2b00      	cmp	r3, #0
 8016478:	d007      	beq.n	801648a <find_volume+0x82>
 801647a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801647e:	f003 0304 	and.w	r3, r3, #4
 8016482:	2b00      	cmp	r3, #0
 8016484:	d001      	beq.n	801648a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8016486:	230a      	movs	r3, #10
 8016488:	e234      	b.n	80168f4 <find_volume+0x4ec>
			}
			return FR_OK;				/* The file system object is valid */
 801648a:	2300      	movs	r3, #0
 801648c:	e232      	b.n	80168f4 <find_volume+0x4ec>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 801648e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016490:	2200      	movs	r2, #0
 8016492:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8016494:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016496:	b2da      	uxtb	r2, r3
 8016498:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801649a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 801649c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801649e:	785b      	ldrb	r3, [r3, #1]
 80164a0:	4618      	mov	r0, r3
 80164a2:	f7fe fa19 	bl	80148d8 <disk_initialize>
 80164a6:	4603      	mov	r3, r0
 80164a8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80164ac:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80164b0:	f003 0301 	and.w	r3, r3, #1
 80164b4:	2b00      	cmp	r3, #0
 80164b6:	d001      	beq.n	80164bc <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80164b8:	2303      	movs	r3, #3
 80164ba:	e21b      	b.n	80168f4 <find_volume+0x4ec>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80164bc:	79fb      	ldrb	r3, [r7, #7]
 80164be:	2b00      	cmp	r3, #0
 80164c0:	d007      	beq.n	80164d2 <find_volume+0xca>
 80164c2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80164c6:	f003 0304 	and.w	r3, r3, #4
 80164ca:	2b00      	cmp	r3, #0
 80164cc:	d001      	beq.n	80164d2 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 80164ce:	230a      	movs	r3, #10
 80164d0:	e210      	b.n	80168f4 <find_volume+0x4ec>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 80164d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80164d4:	7858      	ldrb	r0, [r3, #1]
 80164d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80164d8:	330c      	adds	r3, #12
 80164da:	461a      	mov	r2, r3
 80164dc:	2102      	movs	r1, #2
 80164de:	f7fe fa61 	bl	80149a4 <disk_ioctl>
 80164e2:	4603      	mov	r3, r0
 80164e4:	2b00      	cmp	r3, #0
 80164e6:	d001      	beq.n	80164ec <find_volume+0xe4>
 80164e8:	2301      	movs	r3, #1
 80164ea:	e203      	b.n	80168f4 <find_volume+0x4ec>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 80164ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80164ee:	899b      	ldrh	r3, [r3, #12]
 80164f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80164f4:	d80d      	bhi.n	8016512 <find_volume+0x10a>
 80164f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80164f8:	899b      	ldrh	r3, [r3, #12]
 80164fa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80164fe:	d308      	bcc.n	8016512 <find_volume+0x10a>
 8016500:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016502:	899b      	ldrh	r3, [r3, #12]
 8016504:	461a      	mov	r2, r3
 8016506:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016508:	899b      	ldrh	r3, [r3, #12]
 801650a:	3b01      	subs	r3, #1
 801650c:	4013      	ands	r3, r2
 801650e:	2b00      	cmp	r3, #0
 8016510:	d001      	beq.n	8016516 <find_volume+0x10e>
 8016512:	2301      	movs	r3, #1
 8016514:	e1ee      	b.n	80168f4 <find_volume+0x4ec>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8016516:	2300      	movs	r3, #0
 8016518:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 801651a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801651c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801651e:	f7ff ff1d 	bl	801635c <check_fs>
 8016522:	4603      	mov	r3, r0
 8016524:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8016528:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801652c:	2b02      	cmp	r3, #2
 801652e:	d149      	bne.n	80165c4 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8016530:	2300      	movs	r3, #0
 8016532:	643b      	str	r3, [r7, #64]	; 0x40
 8016534:	e01e      	b.n	8016574 <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8016536:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016538:	f103 0238 	add.w	r2, r3, #56	; 0x38
 801653c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801653e:	011b      	lsls	r3, r3, #4
 8016540:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8016544:	4413      	add	r3, r2
 8016546:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8016548:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801654a:	3304      	adds	r3, #4
 801654c:	781b      	ldrb	r3, [r3, #0]
 801654e:	2b00      	cmp	r3, #0
 8016550:	d006      	beq.n	8016560 <find_volume+0x158>
 8016552:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016554:	3308      	adds	r3, #8
 8016556:	4618      	mov	r0, r3
 8016558:	f7fe fa5a 	bl	8014a10 <ld_dword>
 801655c:	4602      	mov	r2, r0
 801655e:	e000      	b.n	8016562 <find_volume+0x15a>
 8016560:	2200      	movs	r2, #0
 8016562:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016564:	009b      	lsls	r3, r3, #2
 8016566:	3358      	adds	r3, #88	; 0x58
 8016568:	443b      	add	r3, r7
 801656a:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 801656e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016570:	3301      	adds	r3, #1
 8016572:	643b      	str	r3, [r7, #64]	; 0x40
 8016574:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016576:	2b03      	cmp	r3, #3
 8016578:	d9dd      	bls.n	8016536 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 801657a:	2300      	movs	r3, #0
 801657c:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 801657e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016580:	2b00      	cmp	r3, #0
 8016582:	d002      	beq.n	801658a <find_volume+0x182>
 8016584:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016586:	3b01      	subs	r3, #1
 8016588:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 801658a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801658c:	009b      	lsls	r3, r3, #2
 801658e:	3358      	adds	r3, #88	; 0x58
 8016590:	443b      	add	r3, r7
 8016592:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8016596:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8016598:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801659a:	2b00      	cmp	r3, #0
 801659c:	d005      	beq.n	80165aa <find_volume+0x1a2>
 801659e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80165a0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80165a2:	f7ff fedb 	bl	801635c <check_fs>
 80165a6:	4603      	mov	r3, r0
 80165a8:	e000      	b.n	80165ac <find_volume+0x1a4>
 80165aa:	2303      	movs	r3, #3
 80165ac:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80165b0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80165b4:	2b01      	cmp	r3, #1
 80165b6:	d905      	bls.n	80165c4 <find_volume+0x1bc>
 80165b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80165ba:	3301      	adds	r3, #1
 80165bc:	643b      	str	r3, [r7, #64]	; 0x40
 80165be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80165c0:	2b03      	cmp	r3, #3
 80165c2:	d9e2      	bls.n	801658a <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80165c4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80165c8:	2b04      	cmp	r3, #4
 80165ca:	d101      	bne.n	80165d0 <find_volume+0x1c8>
 80165cc:	2301      	movs	r3, #1
 80165ce:	e191      	b.n	80168f4 <find_volume+0x4ec>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80165d0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80165d4:	2b01      	cmp	r3, #1
 80165d6:	d901      	bls.n	80165dc <find_volume+0x1d4>
 80165d8:	230d      	movs	r3, #13
 80165da:	e18b      	b.n	80168f4 <find_volume+0x4ec>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80165dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80165de:	3338      	adds	r3, #56	; 0x38
 80165e0:	330b      	adds	r3, #11
 80165e2:	4618      	mov	r0, r3
 80165e4:	f7fe f9fc 	bl	80149e0 <ld_word>
 80165e8:	4603      	mov	r3, r0
 80165ea:	461a      	mov	r2, r3
 80165ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80165ee:	899b      	ldrh	r3, [r3, #12]
 80165f0:	429a      	cmp	r2, r3
 80165f2:	d001      	beq.n	80165f8 <find_volume+0x1f0>
 80165f4:	230d      	movs	r3, #13
 80165f6:	e17d      	b.n	80168f4 <find_volume+0x4ec>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80165f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80165fa:	3338      	adds	r3, #56	; 0x38
 80165fc:	3316      	adds	r3, #22
 80165fe:	4618      	mov	r0, r3
 8016600:	f7fe f9ee 	bl	80149e0 <ld_word>
 8016604:	4603      	mov	r3, r0
 8016606:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8016608:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801660a:	2b00      	cmp	r3, #0
 801660c:	d106      	bne.n	801661c <find_volume+0x214>
 801660e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016610:	3338      	adds	r3, #56	; 0x38
 8016612:	3324      	adds	r3, #36	; 0x24
 8016614:	4618      	mov	r0, r3
 8016616:	f7fe f9fb 	bl	8014a10 <ld_dword>
 801661a:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 801661c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801661e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8016620:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8016622:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016624:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8016628:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801662a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 801662c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801662e:	789b      	ldrb	r3, [r3, #2]
 8016630:	2b01      	cmp	r3, #1
 8016632:	d005      	beq.n	8016640 <find_volume+0x238>
 8016634:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016636:	789b      	ldrb	r3, [r3, #2]
 8016638:	2b02      	cmp	r3, #2
 801663a:	d001      	beq.n	8016640 <find_volume+0x238>
 801663c:	230d      	movs	r3, #13
 801663e:	e159      	b.n	80168f4 <find_volume+0x4ec>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8016640:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016642:	789b      	ldrb	r3, [r3, #2]
 8016644:	461a      	mov	r2, r3
 8016646:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016648:	fb02 f303 	mul.w	r3, r2, r3
 801664c:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 801664e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016650:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8016654:	b29a      	uxth	r2, r3
 8016656:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016658:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 801665a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801665c:	895b      	ldrh	r3, [r3, #10]
 801665e:	2b00      	cmp	r3, #0
 8016660:	d008      	beq.n	8016674 <find_volume+0x26c>
 8016662:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016664:	895b      	ldrh	r3, [r3, #10]
 8016666:	461a      	mov	r2, r3
 8016668:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801666a:	895b      	ldrh	r3, [r3, #10]
 801666c:	3b01      	subs	r3, #1
 801666e:	4013      	ands	r3, r2
 8016670:	2b00      	cmp	r3, #0
 8016672:	d001      	beq.n	8016678 <find_volume+0x270>
 8016674:	230d      	movs	r3, #13
 8016676:	e13d      	b.n	80168f4 <find_volume+0x4ec>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8016678:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801667a:	3338      	adds	r3, #56	; 0x38
 801667c:	3311      	adds	r3, #17
 801667e:	4618      	mov	r0, r3
 8016680:	f7fe f9ae 	bl	80149e0 <ld_word>
 8016684:	4603      	mov	r3, r0
 8016686:	461a      	mov	r2, r3
 8016688:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801668a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 801668c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801668e:	891b      	ldrh	r3, [r3, #8]
 8016690:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8016692:	8992      	ldrh	r2, [r2, #12]
 8016694:	0952      	lsrs	r2, r2, #5
 8016696:	b292      	uxth	r2, r2
 8016698:	fbb3 f1f2 	udiv	r1, r3, r2
 801669c:	fb01 f202 	mul.w	r2, r1, r2
 80166a0:	1a9b      	subs	r3, r3, r2
 80166a2:	b29b      	uxth	r3, r3
 80166a4:	2b00      	cmp	r3, #0
 80166a6:	d003      	beq.n	80166b0 <find_volume+0x2a8>
 80166a8:	230d      	movs	r3, #13
 80166aa:	e123      	b.n	80168f4 <find_volume+0x4ec>
 80166ac:	200026e4 	.word	0x200026e4

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80166b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80166b2:	3338      	adds	r3, #56	; 0x38
 80166b4:	3313      	adds	r3, #19
 80166b6:	4618      	mov	r0, r3
 80166b8:	f7fe f992 	bl	80149e0 <ld_word>
 80166bc:	4603      	mov	r3, r0
 80166be:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80166c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80166c2:	2b00      	cmp	r3, #0
 80166c4:	d106      	bne.n	80166d4 <find_volume+0x2cc>
 80166c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80166c8:	3338      	adds	r3, #56	; 0x38
 80166ca:	3320      	adds	r3, #32
 80166cc:	4618      	mov	r0, r3
 80166ce:	f7fe f99f 	bl	8014a10 <ld_dword>
 80166d2:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80166d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80166d6:	3338      	adds	r3, #56	; 0x38
 80166d8:	330e      	adds	r3, #14
 80166da:	4618      	mov	r0, r3
 80166dc:	f7fe f980 	bl	80149e0 <ld_word>
 80166e0:	4603      	mov	r3, r0
 80166e2:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80166e4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80166e6:	2b00      	cmp	r3, #0
 80166e8:	d101      	bne.n	80166ee <find_volume+0x2e6>
 80166ea:	230d      	movs	r3, #13
 80166ec:	e102      	b.n	80168f4 <find_volume+0x4ec>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80166ee:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80166f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80166f2:	4413      	add	r3, r2
 80166f4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80166f6:	8911      	ldrh	r1, [r2, #8]
 80166f8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80166fa:	8992      	ldrh	r2, [r2, #12]
 80166fc:	0952      	lsrs	r2, r2, #5
 80166fe:	b292      	uxth	r2, r2
 8016700:	fbb1 f2f2 	udiv	r2, r1, r2
 8016704:	b292      	uxth	r2, r2
 8016706:	4413      	add	r3, r2
 8016708:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 801670a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801670c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801670e:	429a      	cmp	r2, r3
 8016710:	d201      	bcs.n	8016716 <find_volume+0x30e>
 8016712:	230d      	movs	r3, #13
 8016714:	e0ee      	b.n	80168f4 <find_volume+0x4ec>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8016716:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8016718:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801671a:	1ad3      	subs	r3, r2, r3
 801671c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801671e:	8952      	ldrh	r2, [r2, #10]
 8016720:	fbb3 f3f2 	udiv	r3, r3, r2
 8016724:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8016726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016728:	2b00      	cmp	r3, #0
 801672a:	d101      	bne.n	8016730 <find_volume+0x328>
 801672c:	230d      	movs	r3, #13
 801672e:	e0e1      	b.n	80168f4 <find_volume+0x4ec>
		fmt = FS_FAT32;
 8016730:	2303      	movs	r3, #3
 8016732:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8016736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016738:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 801673c:	4293      	cmp	r3, r2
 801673e:	d802      	bhi.n	8016746 <find_volume+0x33e>
 8016740:	2302      	movs	r3, #2
 8016742:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8016746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016748:	f640 72f5 	movw	r2, #4085	; 0xff5
 801674c:	4293      	cmp	r3, r2
 801674e:	d802      	bhi.n	8016756 <find_volume+0x34e>
 8016750:	2301      	movs	r3, #1
 8016752:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8016756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016758:	1c9a      	adds	r2, r3, #2
 801675a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801675c:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 801675e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016760:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8016762:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8016764:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8016766:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016768:	441a      	add	r2, r3
 801676a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801676c:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 801676e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8016770:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016772:	441a      	add	r2, r3
 8016774:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016776:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 8016778:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801677c:	2b03      	cmp	r3, #3
 801677e:	d11e      	bne.n	80167be <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8016780:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016782:	3338      	adds	r3, #56	; 0x38
 8016784:	332a      	adds	r3, #42	; 0x2a
 8016786:	4618      	mov	r0, r3
 8016788:	f7fe f92a 	bl	80149e0 <ld_word>
 801678c:	4603      	mov	r3, r0
 801678e:	2b00      	cmp	r3, #0
 8016790:	d001      	beq.n	8016796 <find_volume+0x38e>
 8016792:	230d      	movs	r3, #13
 8016794:	e0ae      	b.n	80168f4 <find_volume+0x4ec>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8016796:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016798:	891b      	ldrh	r3, [r3, #8]
 801679a:	2b00      	cmp	r3, #0
 801679c:	d001      	beq.n	80167a2 <find_volume+0x39a>
 801679e:	230d      	movs	r3, #13
 80167a0:	e0a8      	b.n	80168f4 <find_volume+0x4ec>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80167a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80167a4:	3338      	adds	r3, #56	; 0x38
 80167a6:	332c      	adds	r3, #44	; 0x2c
 80167a8:	4618      	mov	r0, r3
 80167aa:	f7fe f931 	bl	8014a10 <ld_dword>
 80167ae:	4602      	mov	r2, r0
 80167b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80167b2:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80167b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80167b6:	69db      	ldr	r3, [r3, #28]
 80167b8:	009b      	lsls	r3, r3, #2
 80167ba:	647b      	str	r3, [r7, #68]	; 0x44
 80167bc:	e01f      	b.n	80167fe <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80167be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80167c0:	891b      	ldrh	r3, [r3, #8]
 80167c2:	2b00      	cmp	r3, #0
 80167c4:	d101      	bne.n	80167ca <find_volume+0x3c2>
 80167c6:	230d      	movs	r3, #13
 80167c8:	e094      	b.n	80168f4 <find_volume+0x4ec>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80167ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80167cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80167ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80167d0:	441a      	add	r2, r3
 80167d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80167d4:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80167d6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80167da:	2b02      	cmp	r3, #2
 80167dc:	d103      	bne.n	80167e6 <find_volume+0x3de>
 80167de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80167e0:	69db      	ldr	r3, [r3, #28]
 80167e2:	005b      	lsls	r3, r3, #1
 80167e4:	e00a      	b.n	80167fc <find_volume+0x3f4>
 80167e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80167e8:	69da      	ldr	r2, [r3, #28]
 80167ea:	4613      	mov	r3, r2
 80167ec:	005b      	lsls	r3, r3, #1
 80167ee:	4413      	add	r3, r2
 80167f0:	085a      	lsrs	r2, r3, #1
 80167f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80167f4:	69db      	ldr	r3, [r3, #28]
 80167f6:	f003 0301 	and.w	r3, r3, #1
 80167fa:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80167fc:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80167fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016800:	6a1a      	ldr	r2, [r3, #32]
 8016802:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016804:	899b      	ldrh	r3, [r3, #12]
 8016806:	4619      	mov	r1, r3
 8016808:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801680a:	440b      	add	r3, r1
 801680c:	3b01      	subs	r3, #1
 801680e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8016810:	8989      	ldrh	r1, [r1, #12]
 8016812:	fbb3 f3f1 	udiv	r3, r3, r1
 8016816:	429a      	cmp	r2, r3
 8016818:	d201      	bcs.n	801681e <find_volume+0x416>
 801681a:	230d      	movs	r3, #13
 801681c:	e06a      	b.n	80168f4 <find_volume+0x4ec>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 801681e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016820:	f04f 32ff 	mov.w	r2, #4294967295
 8016824:	619a      	str	r2, [r3, #24]
 8016826:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016828:	699a      	ldr	r2, [r3, #24]
 801682a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801682c:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 801682e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016830:	2280      	movs	r2, #128	; 0x80
 8016832:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8016834:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8016838:	2b03      	cmp	r3, #3
 801683a:	d149      	bne.n	80168d0 <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 801683c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801683e:	3338      	adds	r3, #56	; 0x38
 8016840:	3330      	adds	r3, #48	; 0x30
 8016842:	4618      	mov	r0, r3
 8016844:	f7fe f8cc 	bl	80149e0 <ld_word>
 8016848:	4603      	mov	r3, r0
 801684a:	2b01      	cmp	r3, #1
 801684c:	d140      	bne.n	80168d0 <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 801684e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016850:	3301      	adds	r3, #1
 8016852:	4619      	mov	r1, r3
 8016854:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8016856:	f7fe fa07 	bl	8014c68 <move_window>
 801685a:	4603      	mov	r3, r0
 801685c:	2b00      	cmp	r3, #0
 801685e:	d137      	bne.n	80168d0 <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 8016860:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016862:	2200      	movs	r2, #0
 8016864:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8016866:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016868:	3338      	adds	r3, #56	; 0x38
 801686a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801686e:	4618      	mov	r0, r3
 8016870:	f7fe f8b6 	bl	80149e0 <ld_word>
 8016874:	4603      	mov	r3, r0
 8016876:	461a      	mov	r2, r3
 8016878:	f64a 2355 	movw	r3, #43605	; 0xaa55
 801687c:	429a      	cmp	r2, r3
 801687e:	d127      	bne.n	80168d0 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8016880:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016882:	3338      	adds	r3, #56	; 0x38
 8016884:	4618      	mov	r0, r3
 8016886:	f7fe f8c3 	bl	8014a10 <ld_dword>
 801688a:	4603      	mov	r3, r0
 801688c:	4a1b      	ldr	r2, [pc, #108]	; (80168fc <find_volume+0x4f4>)
 801688e:	4293      	cmp	r3, r2
 8016890:	d11e      	bne.n	80168d0 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8016892:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016894:	3338      	adds	r3, #56	; 0x38
 8016896:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 801689a:	4618      	mov	r0, r3
 801689c:	f7fe f8b8 	bl	8014a10 <ld_dword>
 80168a0:	4603      	mov	r3, r0
 80168a2:	4a17      	ldr	r2, [pc, #92]	; (8016900 <find_volume+0x4f8>)
 80168a4:	4293      	cmp	r3, r2
 80168a6:	d113      	bne.n	80168d0 <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80168a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80168aa:	3338      	adds	r3, #56	; 0x38
 80168ac:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 80168b0:	4618      	mov	r0, r3
 80168b2:	f7fe f8ad 	bl	8014a10 <ld_dword>
 80168b6:	4602      	mov	r2, r0
 80168b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80168ba:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80168bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80168be:	3338      	adds	r3, #56	; 0x38
 80168c0:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 80168c4:	4618      	mov	r0, r3
 80168c6:	f7fe f8a3 	bl	8014a10 <ld_dword>
 80168ca:	4602      	mov	r2, r0
 80168cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80168ce:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80168d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80168d2:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80168d6:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80168d8:	4b0a      	ldr	r3, [pc, #40]	; (8016904 <find_volume+0x4fc>)
 80168da:	881b      	ldrh	r3, [r3, #0]
 80168dc:	3301      	adds	r3, #1
 80168de:	b29a      	uxth	r2, r3
 80168e0:	4b08      	ldr	r3, [pc, #32]	; (8016904 <find_volume+0x4fc>)
 80168e2:	801a      	strh	r2, [r3, #0]
 80168e4:	4b07      	ldr	r3, [pc, #28]	; (8016904 <find_volume+0x4fc>)
 80168e6:	881a      	ldrh	r2, [r3, #0]
 80168e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80168ea:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 80168ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80168ee:	4a06      	ldr	r2, [pc, #24]	; (8016908 <find_volume+0x500>)
 80168f0:	611a      	str	r2, [r3, #16]
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
#endif
	return FR_OK;
 80168f2:	2300      	movs	r3, #0
}
 80168f4:	4618      	mov	r0, r3
 80168f6:	3758      	adds	r7, #88	; 0x58
 80168f8:	46bd      	mov	sp, r7
 80168fa:	bd80      	pop	{r7, pc}
 80168fc:	41615252 	.word	0x41615252
 8016900:	61417272 	.word	0x61417272
 8016904:	200026e8 	.word	0x200026e8
 8016908:	200026ec 	.word	0x200026ec

0801690c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 801690c:	b580      	push	{r7, lr}
 801690e:	b084      	sub	sp, #16
 8016910:	af00      	add	r7, sp, #0
 8016912:	6078      	str	r0, [r7, #4]
 8016914:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8016916:	2309      	movs	r3, #9
 8016918:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 801691a:	687b      	ldr	r3, [r7, #4]
 801691c:	2b00      	cmp	r3, #0
 801691e:	d01c      	beq.n	801695a <validate+0x4e>
 8016920:	687b      	ldr	r3, [r7, #4]
 8016922:	681b      	ldr	r3, [r3, #0]
 8016924:	2b00      	cmp	r3, #0
 8016926:	d018      	beq.n	801695a <validate+0x4e>
 8016928:	687b      	ldr	r3, [r7, #4]
 801692a:	681b      	ldr	r3, [r3, #0]
 801692c:	781b      	ldrb	r3, [r3, #0]
 801692e:	2b00      	cmp	r3, #0
 8016930:	d013      	beq.n	801695a <validate+0x4e>
 8016932:	687b      	ldr	r3, [r7, #4]
 8016934:	889a      	ldrh	r2, [r3, #4]
 8016936:	687b      	ldr	r3, [r7, #4]
 8016938:	681b      	ldr	r3, [r3, #0]
 801693a:	88db      	ldrh	r3, [r3, #6]
 801693c:	429a      	cmp	r2, r3
 801693e:	d10c      	bne.n	801695a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8016940:	687b      	ldr	r3, [r7, #4]
 8016942:	681b      	ldr	r3, [r3, #0]
 8016944:	785b      	ldrb	r3, [r3, #1]
 8016946:	4618      	mov	r0, r3
 8016948:	f7fd ffac 	bl	80148a4 <disk_status>
 801694c:	4603      	mov	r3, r0
 801694e:	f003 0301 	and.w	r3, r3, #1
 8016952:	2b00      	cmp	r3, #0
 8016954:	d101      	bne.n	801695a <validate+0x4e>
			res = FR_OK;
 8016956:	2300      	movs	r3, #0
 8016958:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 801695a:	7bfb      	ldrb	r3, [r7, #15]
 801695c:	2b00      	cmp	r3, #0
 801695e:	d102      	bne.n	8016966 <validate+0x5a>
 8016960:	687b      	ldr	r3, [r7, #4]
 8016962:	681b      	ldr	r3, [r3, #0]
 8016964:	e000      	b.n	8016968 <validate+0x5c>
 8016966:	2300      	movs	r3, #0
 8016968:	683a      	ldr	r2, [r7, #0]
 801696a:	6013      	str	r3, [r2, #0]
	return res;
 801696c:	7bfb      	ldrb	r3, [r7, #15]
}
 801696e:	4618      	mov	r0, r3
 8016970:	3710      	adds	r7, #16
 8016972:	46bd      	mov	sp, r7
 8016974:	bd80      	pop	{r7, pc}
	...

08016978 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8016978:	b580      	push	{r7, lr}
 801697a:	b088      	sub	sp, #32
 801697c:	af00      	add	r7, sp, #0
 801697e:	60f8      	str	r0, [r7, #12]
 8016980:	60b9      	str	r1, [r7, #8]
 8016982:	4613      	mov	r3, r2
 8016984:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8016986:	68bb      	ldr	r3, [r7, #8]
 8016988:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 801698a:	f107 0310 	add.w	r3, r7, #16
 801698e:	4618      	mov	r0, r3
 8016990:	f7ff fca0 	bl	80162d4 <get_ldnumber>
 8016994:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8016996:	69fb      	ldr	r3, [r7, #28]
 8016998:	2b00      	cmp	r3, #0
 801699a:	da01      	bge.n	80169a0 <f_mount+0x28>
 801699c:	230b      	movs	r3, #11
 801699e:	e028      	b.n	80169f2 <f_mount+0x7a>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80169a0:	4a16      	ldr	r2, [pc, #88]	; (80169fc <f_mount+0x84>)
 80169a2:	69fb      	ldr	r3, [r7, #28]
 80169a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80169a8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80169aa:	69bb      	ldr	r3, [r7, #24]
 80169ac:	2b00      	cmp	r3, #0
 80169ae:	d002      	beq.n	80169b6 <f_mount+0x3e>
		clear_lock(cfs);
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80169b0:	69bb      	ldr	r3, [r7, #24]
 80169b2:	2200      	movs	r2, #0
 80169b4:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80169b6:	68fb      	ldr	r3, [r7, #12]
 80169b8:	2b00      	cmp	r3, #0
 80169ba:	d002      	beq.n	80169c2 <f_mount+0x4a>
		fs->fs_type = 0;				/* Clear new fs object */
 80169bc:	68fb      	ldr	r3, [r7, #12]
 80169be:	2200      	movs	r2, #0
 80169c0:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80169c2:	68fa      	ldr	r2, [r7, #12]
 80169c4:	490d      	ldr	r1, [pc, #52]	; (80169fc <f_mount+0x84>)
 80169c6:	69fb      	ldr	r3, [r7, #28]
 80169c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80169cc:	68fb      	ldr	r3, [r7, #12]
 80169ce:	2b00      	cmp	r3, #0
 80169d0:	d002      	beq.n	80169d8 <f_mount+0x60>
 80169d2:	79fb      	ldrb	r3, [r7, #7]
 80169d4:	2b01      	cmp	r3, #1
 80169d6:	d001      	beq.n	80169dc <f_mount+0x64>
 80169d8:	2300      	movs	r3, #0
 80169da:	e00a      	b.n	80169f2 <f_mount+0x7a>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80169dc:	f107 010c 	add.w	r1, r7, #12
 80169e0:	f107 0308 	add.w	r3, r7, #8
 80169e4:	2200      	movs	r2, #0
 80169e6:	4618      	mov	r0, r3
 80169e8:	f7ff fd0e 	bl	8016408 <find_volume>
 80169ec:	4603      	mov	r3, r0
 80169ee:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80169f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80169f2:	4618      	mov	r0, r3
 80169f4:	3720      	adds	r7, #32
 80169f6:	46bd      	mov	sp, r7
 80169f8:	bd80      	pop	{r7, pc}
 80169fa:	bf00      	nop
 80169fc:	200026e4 	.word	0x200026e4

08016a00 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8016a00:	b580      	push	{r7, lr}
 8016a02:	b098      	sub	sp, #96	; 0x60
 8016a04:	af00      	add	r7, sp, #0
 8016a06:	60f8      	str	r0, [r7, #12]
 8016a08:	60b9      	str	r1, [r7, #8]
 8016a0a:	4613      	mov	r3, r2
 8016a0c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8016a0e:	68fb      	ldr	r3, [r7, #12]
 8016a10:	2b00      	cmp	r3, #0
 8016a12:	d101      	bne.n	8016a18 <f_open+0x18>
 8016a14:	2309      	movs	r3, #9
 8016a16:	e188      	b.n	8016d2a <f_open+0x32a>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8016a18:	79fb      	ldrb	r3, [r7, #7]
 8016a1a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8016a1e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8016a20:	79fa      	ldrb	r2, [r7, #7]
 8016a22:	f107 0110 	add.w	r1, r7, #16
 8016a26:	f107 0308 	add.w	r3, r7, #8
 8016a2a:	4618      	mov	r0, r3
 8016a2c:	f7ff fcec 	bl	8016408 <find_volume>
 8016a30:	4603      	mov	r3, r0
 8016a32:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8016a36:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8016a3a:	2b00      	cmp	r3, #0
 8016a3c:	f040 816c 	bne.w	8016d18 <f_open+0x318>
		dj.obj.fs = fs;
 8016a40:	693b      	ldr	r3, [r7, #16]
 8016a42:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8016a44:	68ba      	ldr	r2, [r7, #8]
 8016a46:	f107 0314 	add.w	r3, r7, #20
 8016a4a:	4611      	mov	r1, r2
 8016a4c:	4618      	mov	r0, r3
 8016a4e:	f7ff fbcb 	bl	80161e8 <follow_path>
 8016a52:	4603      	mov	r3, r0
 8016a54:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8016a58:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8016a5c:	2b00      	cmp	r3, #0
 8016a5e:	d107      	bne.n	8016a70 <f_open+0x70>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8016a60:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8016a64:	b25b      	sxtb	r3, r3
 8016a66:	2b00      	cmp	r3, #0
 8016a68:	da02      	bge.n	8016a70 <f_open+0x70>
				res = FR_INVALID_NAME;
 8016a6a:	2306      	movs	r3, #6
 8016a6c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8016a70:	79fb      	ldrb	r3, [r7, #7]
 8016a72:	f003 031c 	and.w	r3, r3, #28
 8016a76:	2b00      	cmp	r3, #0
 8016a78:	d078      	beq.n	8016b6c <f_open+0x16c>
			if (res != FR_OK) {					/* No file, create new */
 8016a7a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8016a7e:	2b00      	cmp	r3, #0
 8016a80:	d010      	beq.n	8016aa4 <f_open+0xa4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8016a82:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8016a86:	2b04      	cmp	r3, #4
 8016a88:	d107      	bne.n	8016a9a <f_open+0x9a>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
#else
					res = dir_register(&dj);
 8016a8a:	f107 0314 	add.w	r3, r7, #20
 8016a8e:	4618      	mov	r0, r3
 8016a90:	f7ff f8fa 	bl	8015c88 <dir_register>
 8016a94:	4603      	mov	r3, r0
 8016a96:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8016a9a:	79fb      	ldrb	r3, [r7, #7]
 8016a9c:	f043 0308 	orr.w	r3, r3, #8
 8016aa0:	71fb      	strb	r3, [r7, #7]
 8016aa2:	e010      	b.n	8016ac6 <f_open+0xc6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8016aa4:	7ebb      	ldrb	r3, [r7, #26]
 8016aa6:	f003 0311 	and.w	r3, r3, #17
 8016aaa:	2b00      	cmp	r3, #0
 8016aac:	d003      	beq.n	8016ab6 <f_open+0xb6>
					res = FR_DENIED;
 8016aae:	2307      	movs	r3, #7
 8016ab0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8016ab4:	e007      	b.n	8016ac6 <f_open+0xc6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8016ab6:	79fb      	ldrb	r3, [r7, #7]
 8016ab8:	f003 0304 	and.w	r3, r3, #4
 8016abc:	2b00      	cmp	r3, #0
 8016abe:	d002      	beq.n	8016ac6 <f_open+0xc6>
 8016ac0:	2308      	movs	r3, #8
 8016ac2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8016ac6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8016aca:	2b00      	cmp	r3, #0
 8016acc:	d168      	bne.n	8016ba0 <f_open+0x1a0>
 8016ace:	79fb      	ldrb	r3, [r7, #7]
 8016ad0:	f003 0308 	and.w	r3, r3, #8
 8016ad4:	2b00      	cmp	r3, #0
 8016ad6:	d063      	beq.n	8016ba0 <f_open+0x1a0>
				dw = GET_FATTIME();
 8016ad8:	f7fa fa3a 	bl	8010f50 <get_fattime>
 8016adc:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8016ade:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016ae0:	330e      	adds	r3, #14
 8016ae2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8016ae4:	4618      	mov	r0, r3
 8016ae6:	f7fd ffd1 	bl	8014a8c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8016aea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016aec:	3316      	adds	r3, #22
 8016aee:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8016af0:	4618      	mov	r0, r3
 8016af2:	f7fd ffcb 	bl	8014a8c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8016af6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016af8:	330b      	adds	r3, #11
 8016afa:	2220      	movs	r2, #32
 8016afc:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8016afe:	693b      	ldr	r3, [r7, #16]
 8016b00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8016b02:	4611      	mov	r1, r2
 8016b04:	4618      	mov	r0, r3
 8016b06:	f7fe fe37 	bl	8015778 <ld_clust>
 8016b0a:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8016b0c:	693b      	ldr	r3, [r7, #16]
 8016b0e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8016b10:	2200      	movs	r2, #0
 8016b12:	4618      	mov	r0, r3
 8016b14:	f7fe fe4f 	bl	80157b6 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8016b18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016b1a:	331c      	adds	r3, #28
 8016b1c:	2100      	movs	r1, #0
 8016b1e:	4618      	mov	r0, r3
 8016b20:	f7fd ffb4 	bl	8014a8c <st_dword>
					fs->wflag = 1;
 8016b24:	693b      	ldr	r3, [r7, #16]
 8016b26:	2201      	movs	r2, #1
 8016b28:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8016b2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016b2c:	2b00      	cmp	r3, #0
 8016b2e:	d037      	beq.n	8016ba0 <f_open+0x1a0>
						dw = fs->winsect;
 8016b30:	693b      	ldr	r3, [r7, #16]
 8016b32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016b34:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8016b36:	f107 0314 	add.w	r3, r7, #20
 8016b3a:	2200      	movs	r2, #0
 8016b3c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8016b3e:	4618      	mov	r0, r3
 8016b40:	f7fe fb3f 	bl	80151c2 <remove_chain>
 8016b44:	4603      	mov	r3, r0
 8016b46:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8016b4a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8016b4e:	2b00      	cmp	r3, #0
 8016b50:	d126      	bne.n	8016ba0 <f_open+0x1a0>
							res = move_window(fs, dw);
 8016b52:	693b      	ldr	r3, [r7, #16]
 8016b54:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8016b56:	4618      	mov	r0, r3
 8016b58:	f7fe f886 	bl	8014c68 <move_window>
 8016b5c:	4603      	mov	r3, r0
 8016b5e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8016b62:	693b      	ldr	r3, [r7, #16]
 8016b64:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8016b66:	3a01      	subs	r2, #1
 8016b68:	615a      	str	r2, [r3, #20]
 8016b6a:	e019      	b.n	8016ba0 <f_open+0x1a0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8016b6c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8016b70:	2b00      	cmp	r3, #0
 8016b72:	d115      	bne.n	8016ba0 <f_open+0x1a0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8016b74:	7ebb      	ldrb	r3, [r7, #26]
 8016b76:	f003 0310 	and.w	r3, r3, #16
 8016b7a:	2b00      	cmp	r3, #0
 8016b7c:	d003      	beq.n	8016b86 <f_open+0x186>
					res = FR_NO_FILE;
 8016b7e:	2304      	movs	r3, #4
 8016b80:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8016b84:	e00c      	b.n	8016ba0 <f_open+0x1a0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8016b86:	79fb      	ldrb	r3, [r7, #7]
 8016b88:	f003 0302 	and.w	r3, r3, #2
 8016b8c:	2b00      	cmp	r3, #0
 8016b8e:	d007      	beq.n	8016ba0 <f_open+0x1a0>
 8016b90:	7ebb      	ldrb	r3, [r7, #26]
 8016b92:	f003 0301 	and.w	r3, r3, #1
 8016b96:	2b00      	cmp	r3, #0
 8016b98:	d002      	beq.n	8016ba0 <f_open+0x1a0>
						res = FR_DENIED;
 8016b9a:	2307      	movs	r3, #7
 8016b9c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8016ba0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8016ba4:	2b00      	cmp	r3, #0
 8016ba6:	d10f      	bne.n	8016bc8 <f_open+0x1c8>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8016ba8:	79fb      	ldrb	r3, [r7, #7]
 8016baa:	f003 0308 	and.w	r3, r3, #8
 8016bae:	2b00      	cmp	r3, #0
 8016bb0:	d003      	beq.n	8016bba <f_open+0x1ba>
				mode |= FA_MODIFIED;
 8016bb2:	79fb      	ldrb	r3, [r7, #7]
 8016bb4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016bb8:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8016bba:	693b      	ldr	r3, [r7, #16]
 8016bbc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8016bbe:	68fb      	ldr	r3, [r7, #12]
 8016bc0:	621a      	str	r2, [r3, #32]
			fp->dir_ptr = dj.dir;
 8016bc2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8016bc4:	68fb      	ldr	r3, [r7, #12]
 8016bc6:	625a      	str	r2, [r3, #36]	; 0x24
				}
			}
		}
#endif

		if (res == FR_OK) {
 8016bc8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8016bcc:	2b00      	cmp	r3, #0
 8016bce:	f040 80a3 	bne.w	8016d18 <f_open+0x318>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8016bd2:	693b      	ldr	r3, [r7, #16]
 8016bd4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8016bd6:	4611      	mov	r1, r2
 8016bd8:	4618      	mov	r0, r3
 8016bda:	f7fe fdcd 	bl	8015778 <ld_clust>
 8016bde:	4602      	mov	r2, r0
 8016be0:	68fb      	ldr	r3, [r7, #12]
 8016be2:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8016be4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016be6:	331c      	adds	r3, #28
 8016be8:	4618      	mov	r0, r3
 8016bea:	f7fd ff11 	bl	8014a10 <ld_dword>
 8016bee:	4602      	mov	r2, r0
 8016bf0:	68fb      	ldr	r3, [r7, #12]
 8016bf2:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8016bf4:	68fb      	ldr	r3, [r7, #12]
 8016bf6:	2200      	movs	r2, #0
 8016bf8:	629a      	str	r2, [r3, #40]	; 0x28
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8016bfa:	693a      	ldr	r2, [r7, #16]
 8016bfc:	68fb      	ldr	r3, [r7, #12]
 8016bfe:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8016c00:	693b      	ldr	r3, [r7, #16]
 8016c02:	88da      	ldrh	r2, [r3, #6]
 8016c04:	68fb      	ldr	r3, [r7, #12]
 8016c06:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8016c08:	68fb      	ldr	r3, [r7, #12]
 8016c0a:	79fa      	ldrb	r2, [r7, #7]
 8016c0c:	741a      	strb	r2, [r3, #16]
			fp->err = 0;			/* Clear error flag */
 8016c0e:	68fb      	ldr	r3, [r7, #12]
 8016c10:	2200      	movs	r2, #0
 8016c12:	745a      	strb	r2, [r3, #17]
			fp->sect = 0;			/* Invalidate current data sector */
 8016c14:	68fb      	ldr	r3, [r7, #12]
 8016c16:	2200      	movs	r2, #0
 8016c18:	61da      	str	r2, [r3, #28]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8016c1a:	68fb      	ldr	r3, [r7, #12]
 8016c1c:	2200      	movs	r2, #0
 8016c1e:	615a      	str	r2, [r3, #20]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8016c20:	68fb      	ldr	r3, [r7, #12]
 8016c22:	332c      	adds	r3, #44	; 0x2c
 8016c24:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8016c28:	2100      	movs	r1, #0
 8016c2a:	4618      	mov	r0, r3
 8016c2c:	f7fd ff7b 	bl	8014b26 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8016c30:	79fb      	ldrb	r3, [r7, #7]
 8016c32:	f003 0320 	and.w	r3, r3, #32
 8016c36:	2b00      	cmp	r3, #0
 8016c38:	d06e      	beq.n	8016d18 <f_open+0x318>
 8016c3a:	68fb      	ldr	r3, [r7, #12]
 8016c3c:	68db      	ldr	r3, [r3, #12]
 8016c3e:	2b00      	cmp	r3, #0
 8016c40:	d06a      	beq.n	8016d18 <f_open+0x318>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8016c42:	68fb      	ldr	r3, [r7, #12]
 8016c44:	68da      	ldr	r2, [r3, #12]
 8016c46:	68fb      	ldr	r3, [r7, #12]
 8016c48:	615a      	str	r2, [r3, #20]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8016c4a:	693b      	ldr	r3, [r7, #16]
 8016c4c:	895b      	ldrh	r3, [r3, #10]
 8016c4e:	461a      	mov	r2, r3
 8016c50:	693b      	ldr	r3, [r7, #16]
 8016c52:	899b      	ldrh	r3, [r3, #12]
 8016c54:	fb02 f303 	mul.w	r3, r2, r3
 8016c58:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8016c5a:	68fb      	ldr	r3, [r7, #12]
 8016c5c:	689b      	ldr	r3, [r3, #8]
 8016c5e:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8016c60:	68fb      	ldr	r3, [r7, #12]
 8016c62:	68db      	ldr	r3, [r3, #12]
 8016c64:	657b      	str	r3, [r7, #84]	; 0x54
 8016c66:	e016      	b.n	8016c96 <f_open+0x296>
					clst = get_fat(&fp->obj, clst);
 8016c68:	68fb      	ldr	r3, [r7, #12]
 8016c6a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8016c6c:	4618      	mov	r0, r3
 8016c6e:	f7fe f8b8 	bl	8014de2 <get_fat>
 8016c72:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8016c74:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8016c76:	2b01      	cmp	r3, #1
 8016c78:	d802      	bhi.n	8016c80 <f_open+0x280>
 8016c7a:	2302      	movs	r3, #2
 8016c7c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8016c80:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8016c82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016c86:	d102      	bne.n	8016c8e <f_open+0x28e>
 8016c88:	2301      	movs	r3, #1
 8016c8a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8016c8e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8016c90:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8016c92:	1ad3      	subs	r3, r2, r3
 8016c94:	657b      	str	r3, [r7, #84]	; 0x54
 8016c96:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8016c9a:	2b00      	cmp	r3, #0
 8016c9c:	d103      	bne.n	8016ca6 <f_open+0x2a6>
 8016c9e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8016ca0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8016ca2:	429a      	cmp	r2, r3
 8016ca4:	d8e0      	bhi.n	8016c68 <f_open+0x268>
				}
				fp->clust = clst;
 8016ca6:	68fb      	ldr	r3, [r7, #12]
 8016ca8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8016caa:	619a      	str	r2, [r3, #24]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8016cac:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8016cb0:	2b00      	cmp	r3, #0
 8016cb2:	d131      	bne.n	8016d18 <f_open+0x318>
 8016cb4:	693b      	ldr	r3, [r7, #16]
 8016cb6:	899b      	ldrh	r3, [r3, #12]
 8016cb8:	461a      	mov	r2, r3
 8016cba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016cbc:	fbb3 f1f2 	udiv	r1, r3, r2
 8016cc0:	fb01 f202 	mul.w	r2, r1, r2
 8016cc4:	1a9b      	subs	r3, r3, r2
 8016cc6:	2b00      	cmp	r3, #0
 8016cc8:	d026      	beq.n	8016d18 <f_open+0x318>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8016cca:	693b      	ldr	r3, [r7, #16]
 8016ccc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8016cce:	4618      	mov	r0, r3
 8016cd0:	f7fe f868 	bl	8014da4 <clust2sect>
 8016cd4:	6478      	str	r0, [r7, #68]	; 0x44
 8016cd6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016cd8:	2b00      	cmp	r3, #0
 8016cda:	d103      	bne.n	8016ce4 <f_open+0x2e4>
						res = FR_INT_ERR;
 8016cdc:	2302      	movs	r3, #2
 8016cde:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8016ce2:	e019      	b.n	8016d18 <f_open+0x318>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8016ce4:	693b      	ldr	r3, [r7, #16]
 8016ce6:	899b      	ldrh	r3, [r3, #12]
 8016ce8:	461a      	mov	r2, r3
 8016cea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016cec:	fbb3 f2f2 	udiv	r2, r3, r2
 8016cf0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016cf2:	441a      	add	r2, r3
 8016cf4:	68fb      	ldr	r3, [r7, #12]
 8016cf6:	61da      	str	r2, [r3, #28]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8016cf8:	693b      	ldr	r3, [r7, #16]
 8016cfa:	7858      	ldrb	r0, [r3, #1]
 8016cfc:	68fb      	ldr	r3, [r7, #12]
 8016cfe:	f103 012c 	add.w	r1, r3, #44	; 0x2c
 8016d02:	68fb      	ldr	r3, [r7, #12]
 8016d04:	69da      	ldr	r2, [r3, #28]
 8016d06:	2301      	movs	r3, #1
 8016d08:	f7fd fe0c 	bl	8014924 <disk_read>
 8016d0c:	4603      	mov	r3, r0
 8016d0e:	2b00      	cmp	r3, #0
 8016d10:	d002      	beq.n	8016d18 <f_open+0x318>
 8016d12:	2301      	movs	r3, #1
 8016d14:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8016d18:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8016d1c:	2b00      	cmp	r3, #0
 8016d1e:	d002      	beq.n	8016d26 <f_open+0x326>
 8016d20:	68fb      	ldr	r3, [r7, #12]
 8016d22:	2200      	movs	r2, #0
 8016d24:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8016d26:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8016d2a:	4618      	mov	r0, r3
 8016d2c:	3760      	adds	r7, #96	; 0x60
 8016d2e:	46bd      	mov	sp, r7
 8016d30:	bd80      	pop	{r7, pc}

08016d32 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8016d32:	b580      	push	{r7, lr}
 8016d34:	b08c      	sub	sp, #48	; 0x30
 8016d36:	af00      	add	r7, sp, #0
 8016d38:	60f8      	str	r0, [r7, #12]
 8016d3a:	60b9      	str	r1, [r7, #8]
 8016d3c:	607a      	str	r2, [r7, #4]
 8016d3e:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8016d40:	68bb      	ldr	r3, [r7, #8]
 8016d42:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8016d44:	683b      	ldr	r3, [r7, #0]
 8016d46:	2200      	movs	r2, #0
 8016d48:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8016d4a:	68fb      	ldr	r3, [r7, #12]
 8016d4c:	f107 0210 	add.w	r2, r7, #16
 8016d50:	4611      	mov	r1, r2
 8016d52:	4618      	mov	r0, r3
 8016d54:	f7ff fdda 	bl	801690c <validate>
 8016d58:	4603      	mov	r3, r0
 8016d5a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8016d5e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8016d62:	2b00      	cmp	r3, #0
 8016d64:	d107      	bne.n	8016d76 <f_write+0x44>
 8016d66:	68fb      	ldr	r3, [r7, #12]
 8016d68:	7c5b      	ldrb	r3, [r3, #17]
 8016d6a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8016d6e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8016d72:	2b00      	cmp	r3, #0
 8016d74:	d002      	beq.n	8016d7c <f_write+0x4a>
 8016d76:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8016d7a:	e16a      	b.n	8017052 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8016d7c:	68fb      	ldr	r3, [r7, #12]
 8016d7e:	7c1b      	ldrb	r3, [r3, #16]
 8016d80:	f003 0302 	and.w	r3, r3, #2
 8016d84:	2b00      	cmp	r3, #0
 8016d86:	d101      	bne.n	8016d8c <f_write+0x5a>
 8016d88:	2307      	movs	r3, #7
 8016d8a:	e162      	b.n	8017052 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8016d8c:	68fb      	ldr	r3, [r7, #12]
 8016d8e:	695a      	ldr	r2, [r3, #20]
 8016d90:	687b      	ldr	r3, [r7, #4]
 8016d92:	441a      	add	r2, r3
 8016d94:	68fb      	ldr	r3, [r7, #12]
 8016d96:	695b      	ldr	r3, [r3, #20]
 8016d98:	429a      	cmp	r2, r3
 8016d9a:	f080 814c 	bcs.w	8017036 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8016d9e:	68fb      	ldr	r3, [r7, #12]
 8016da0:	695b      	ldr	r3, [r3, #20]
 8016da2:	43db      	mvns	r3, r3
 8016da4:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8016da6:	e146      	b.n	8017036 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8016da8:	68fb      	ldr	r3, [r7, #12]
 8016daa:	695b      	ldr	r3, [r3, #20]
 8016dac:	693a      	ldr	r2, [r7, #16]
 8016dae:	8992      	ldrh	r2, [r2, #12]
 8016db0:	fbb3 f1f2 	udiv	r1, r3, r2
 8016db4:	fb01 f202 	mul.w	r2, r1, r2
 8016db8:	1a9b      	subs	r3, r3, r2
 8016dba:	2b00      	cmp	r3, #0
 8016dbc:	f040 80f1 	bne.w	8016fa2 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8016dc0:	68fb      	ldr	r3, [r7, #12]
 8016dc2:	695b      	ldr	r3, [r3, #20]
 8016dc4:	693a      	ldr	r2, [r7, #16]
 8016dc6:	8992      	ldrh	r2, [r2, #12]
 8016dc8:	fbb3 f3f2 	udiv	r3, r3, r2
 8016dcc:	693a      	ldr	r2, [r7, #16]
 8016dce:	8952      	ldrh	r2, [r2, #10]
 8016dd0:	3a01      	subs	r2, #1
 8016dd2:	4013      	ands	r3, r2
 8016dd4:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8016dd6:	69bb      	ldr	r3, [r7, #24]
 8016dd8:	2b00      	cmp	r3, #0
 8016dda:	d143      	bne.n	8016e64 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8016ddc:	68fb      	ldr	r3, [r7, #12]
 8016dde:	695b      	ldr	r3, [r3, #20]
 8016de0:	2b00      	cmp	r3, #0
 8016de2:	d10c      	bne.n	8016dfe <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8016de4:	68fb      	ldr	r3, [r7, #12]
 8016de6:	689b      	ldr	r3, [r3, #8]
 8016de8:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8016dea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016dec:	2b00      	cmp	r3, #0
 8016dee:	d11a      	bne.n	8016e26 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8016df0:	68fb      	ldr	r3, [r7, #12]
 8016df2:	2100      	movs	r1, #0
 8016df4:	4618      	mov	r0, r3
 8016df6:	f7fe fa49 	bl	801528c <create_chain>
 8016dfa:	62b8      	str	r0, [r7, #40]	; 0x28
 8016dfc:	e013      	b.n	8016e26 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8016dfe:	68fb      	ldr	r3, [r7, #12]
 8016e00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016e02:	2b00      	cmp	r3, #0
 8016e04:	d007      	beq.n	8016e16 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8016e06:	68fb      	ldr	r3, [r7, #12]
 8016e08:	695b      	ldr	r3, [r3, #20]
 8016e0a:	4619      	mov	r1, r3
 8016e0c:	68f8      	ldr	r0, [r7, #12]
 8016e0e:	f7fe fad5 	bl	80153bc <clmt_clust>
 8016e12:	62b8      	str	r0, [r7, #40]	; 0x28
 8016e14:	e007      	b.n	8016e26 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8016e16:	68fa      	ldr	r2, [r7, #12]
 8016e18:	68fb      	ldr	r3, [r7, #12]
 8016e1a:	699b      	ldr	r3, [r3, #24]
 8016e1c:	4619      	mov	r1, r3
 8016e1e:	4610      	mov	r0, r2
 8016e20:	f7fe fa34 	bl	801528c <create_chain>
 8016e24:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8016e26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016e28:	2b00      	cmp	r3, #0
 8016e2a:	f000 8109 	beq.w	8017040 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8016e2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016e30:	2b01      	cmp	r3, #1
 8016e32:	d104      	bne.n	8016e3e <f_write+0x10c>
 8016e34:	68fb      	ldr	r3, [r7, #12]
 8016e36:	2202      	movs	r2, #2
 8016e38:	745a      	strb	r2, [r3, #17]
 8016e3a:	2302      	movs	r3, #2
 8016e3c:	e109      	b.n	8017052 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8016e3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016e40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016e44:	d104      	bne.n	8016e50 <f_write+0x11e>
 8016e46:	68fb      	ldr	r3, [r7, #12]
 8016e48:	2201      	movs	r2, #1
 8016e4a:	745a      	strb	r2, [r3, #17]
 8016e4c:	2301      	movs	r3, #1
 8016e4e:	e100      	b.n	8017052 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8016e50:	68fb      	ldr	r3, [r7, #12]
 8016e52:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8016e54:	619a      	str	r2, [r3, #24]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8016e56:	68fb      	ldr	r3, [r7, #12]
 8016e58:	689b      	ldr	r3, [r3, #8]
 8016e5a:	2b00      	cmp	r3, #0
 8016e5c:	d102      	bne.n	8016e64 <f_write+0x132>
 8016e5e:	68fb      	ldr	r3, [r7, #12]
 8016e60:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8016e62:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8016e64:	68fb      	ldr	r3, [r7, #12]
 8016e66:	7c1b      	ldrb	r3, [r3, #16]
 8016e68:	b25b      	sxtb	r3, r3
 8016e6a:	2b00      	cmp	r3, #0
 8016e6c:	da18      	bge.n	8016ea0 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8016e6e:	693b      	ldr	r3, [r7, #16]
 8016e70:	7858      	ldrb	r0, [r3, #1]
 8016e72:	68fb      	ldr	r3, [r7, #12]
 8016e74:	f103 012c 	add.w	r1, r3, #44	; 0x2c
 8016e78:	68fb      	ldr	r3, [r7, #12]
 8016e7a:	69da      	ldr	r2, [r3, #28]
 8016e7c:	2301      	movs	r3, #1
 8016e7e:	f7fd fd71 	bl	8014964 <disk_write>
 8016e82:	4603      	mov	r3, r0
 8016e84:	2b00      	cmp	r3, #0
 8016e86:	d004      	beq.n	8016e92 <f_write+0x160>
 8016e88:	68fb      	ldr	r3, [r7, #12]
 8016e8a:	2201      	movs	r2, #1
 8016e8c:	745a      	strb	r2, [r3, #17]
 8016e8e:	2301      	movs	r3, #1
 8016e90:	e0df      	b.n	8017052 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8016e92:	68fb      	ldr	r3, [r7, #12]
 8016e94:	7c1b      	ldrb	r3, [r3, #16]
 8016e96:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8016e9a:	b2da      	uxtb	r2, r3
 8016e9c:	68fb      	ldr	r3, [r7, #12]
 8016e9e:	741a      	strb	r2, [r3, #16]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8016ea0:	693a      	ldr	r2, [r7, #16]
 8016ea2:	68fb      	ldr	r3, [r7, #12]
 8016ea4:	699b      	ldr	r3, [r3, #24]
 8016ea6:	4619      	mov	r1, r3
 8016ea8:	4610      	mov	r0, r2
 8016eaa:	f7fd ff7b 	bl	8014da4 <clust2sect>
 8016eae:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8016eb0:	697b      	ldr	r3, [r7, #20]
 8016eb2:	2b00      	cmp	r3, #0
 8016eb4:	d104      	bne.n	8016ec0 <f_write+0x18e>
 8016eb6:	68fb      	ldr	r3, [r7, #12]
 8016eb8:	2202      	movs	r2, #2
 8016eba:	745a      	strb	r2, [r3, #17]
 8016ebc:	2302      	movs	r3, #2
 8016ebe:	e0c8      	b.n	8017052 <f_write+0x320>
			sect += csect;
 8016ec0:	697a      	ldr	r2, [r7, #20]
 8016ec2:	69bb      	ldr	r3, [r7, #24]
 8016ec4:	4413      	add	r3, r2
 8016ec6:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8016ec8:	693b      	ldr	r3, [r7, #16]
 8016eca:	899b      	ldrh	r3, [r3, #12]
 8016ecc:	461a      	mov	r2, r3
 8016ece:	687b      	ldr	r3, [r7, #4]
 8016ed0:	fbb3 f3f2 	udiv	r3, r3, r2
 8016ed4:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8016ed6:	6a3b      	ldr	r3, [r7, #32]
 8016ed8:	2b00      	cmp	r3, #0
 8016eda:	d043      	beq.n	8016f64 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8016edc:	69ba      	ldr	r2, [r7, #24]
 8016ede:	6a3b      	ldr	r3, [r7, #32]
 8016ee0:	4413      	add	r3, r2
 8016ee2:	693a      	ldr	r2, [r7, #16]
 8016ee4:	8952      	ldrh	r2, [r2, #10]
 8016ee6:	4293      	cmp	r3, r2
 8016ee8:	d905      	bls.n	8016ef6 <f_write+0x1c4>
					cc = fs->csize - csect;
 8016eea:	693b      	ldr	r3, [r7, #16]
 8016eec:	895b      	ldrh	r3, [r3, #10]
 8016eee:	461a      	mov	r2, r3
 8016ef0:	69bb      	ldr	r3, [r7, #24]
 8016ef2:	1ad3      	subs	r3, r2, r3
 8016ef4:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8016ef6:	693b      	ldr	r3, [r7, #16]
 8016ef8:	7858      	ldrb	r0, [r3, #1]
 8016efa:	6a3b      	ldr	r3, [r7, #32]
 8016efc:	697a      	ldr	r2, [r7, #20]
 8016efe:	69f9      	ldr	r1, [r7, #28]
 8016f00:	f7fd fd30 	bl	8014964 <disk_write>
 8016f04:	4603      	mov	r3, r0
 8016f06:	2b00      	cmp	r3, #0
 8016f08:	d004      	beq.n	8016f14 <f_write+0x1e2>
 8016f0a:	68fb      	ldr	r3, [r7, #12]
 8016f0c:	2201      	movs	r2, #1
 8016f0e:	745a      	strb	r2, [r3, #17]
 8016f10:	2301      	movs	r3, #1
 8016f12:	e09e      	b.n	8017052 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8016f14:	68fb      	ldr	r3, [r7, #12]
 8016f16:	69da      	ldr	r2, [r3, #28]
 8016f18:	697b      	ldr	r3, [r7, #20]
 8016f1a:	1ad3      	subs	r3, r2, r3
 8016f1c:	6a3a      	ldr	r2, [r7, #32]
 8016f1e:	429a      	cmp	r2, r3
 8016f20:	d918      	bls.n	8016f54 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8016f22:	68fb      	ldr	r3, [r7, #12]
 8016f24:	f103 002c 	add.w	r0, r3, #44	; 0x2c
 8016f28:	68fb      	ldr	r3, [r7, #12]
 8016f2a:	69da      	ldr	r2, [r3, #28]
 8016f2c:	697b      	ldr	r3, [r7, #20]
 8016f2e:	1ad3      	subs	r3, r2, r3
 8016f30:	693a      	ldr	r2, [r7, #16]
 8016f32:	8992      	ldrh	r2, [r2, #12]
 8016f34:	fb02 f303 	mul.w	r3, r2, r3
 8016f38:	69fa      	ldr	r2, [r7, #28]
 8016f3a:	18d1      	adds	r1, r2, r3
 8016f3c:	693b      	ldr	r3, [r7, #16]
 8016f3e:	899b      	ldrh	r3, [r3, #12]
 8016f40:	461a      	mov	r2, r3
 8016f42:	f7fd fdcf 	bl	8014ae4 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8016f46:	68fb      	ldr	r3, [r7, #12]
 8016f48:	7c1b      	ldrb	r3, [r3, #16]
 8016f4a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8016f4e:	b2da      	uxtb	r2, r3
 8016f50:	68fb      	ldr	r3, [r7, #12]
 8016f52:	741a      	strb	r2, [r3, #16]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8016f54:	693b      	ldr	r3, [r7, #16]
 8016f56:	899b      	ldrh	r3, [r3, #12]
 8016f58:	461a      	mov	r2, r3
 8016f5a:	6a3b      	ldr	r3, [r7, #32]
 8016f5c:	fb02 f303 	mul.w	r3, r2, r3
 8016f60:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8016f62:	e04b      	b.n	8016ffc <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8016f64:	68fb      	ldr	r3, [r7, #12]
 8016f66:	69db      	ldr	r3, [r3, #28]
 8016f68:	697a      	ldr	r2, [r7, #20]
 8016f6a:	429a      	cmp	r2, r3
 8016f6c:	d016      	beq.n	8016f9c <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 8016f6e:	68fb      	ldr	r3, [r7, #12]
 8016f70:	695a      	ldr	r2, [r3, #20]
 8016f72:	68fb      	ldr	r3, [r7, #12]
 8016f74:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8016f76:	429a      	cmp	r2, r3
 8016f78:	d210      	bcs.n	8016f9c <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8016f7a:	693b      	ldr	r3, [r7, #16]
 8016f7c:	7858      	ldrb	r0, [r3, #1]
 8016f7e:	68fb      	ldr	r3, [r7, #12]
 8016f80:	f103 012c 	add.w	r1, r3, #44	; 0x2c
 8016f84:	2301      	movs	r3, #1
 8016f86:	697a      	ldr	r2, [r7, #20]
 8016f88:	f7fd fccc 	bl	8014924 <disk_read>
 8016f8c:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8016f8e:	2b00      	cmp	r3, #0
 8016f90:	d004      	beq.n	8016f9c <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 8016f92:	68fb      	ldr	r3, [r7, #12]
 8016f94:	2201      	movs	r2, #1
 8016f96:	745a      	strb	r2, [r3, #17]
 8016f98:	2301      	movs	r3, #1
 8016f9a:	e05a      	b.n	8017052 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 8016f9c:	68fb      	ldr	r3, [r7, #12]
 8016f9e:	697a      	ldr	r2, [r7, #20]
 8016fa0:	61da      	str	r2, [r3, #28]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8016fa2:	693b      	ldr	r3, [r7, #16]
 8016fa4:	899b      	ldrh	r3, [r3, #12]
 8016fa6:	4618      	mov	r0, r3
 8016fa8:	68fb      	ldr	r3, [r7, #12]
 8016faa:	695b      	ldr	r3, [r3, #20]
 8016fac:	693a      	ldr	r2, [r7, #16]
 8016fae:	8992      	ldrh	r2, [r2, #12]
 8016fb0:	fbb3 f1f2 	udiv	r1, r3, r2
 8016fb4:	fb01 f202 	mul.w	r2, r1, r2
 8016fb8:	1a9b      	subs	r3, r3, r2
 8016fba:	1ac3      	subs	r3, r0, r3
 8016fbc:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8016fbe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8016fc0:	687b      	ldr	r3, [r7, #4]
 8016fc2:	429a      	cmp	r2, r3
 8016fc4:	d901      	bls.n	8016fca <f_write+0x298>
 8016fc6:	687b      	ldr	r3, [r7, #4]
 8016fc8:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8016fca:	68fb      	ldr	r3, [r7, #12]
 8016fcc:	f103 012c 	add.w	r1, r3, #44	; 0x2c
 8016fd0:	68fb      	ldr	r3, [r7, #12]
 8016fd2:	695b      	ldr	r3, [r3, #20]
 8016fd4:	693a      	ldr	r2, [r7, #16]
 8016fd6:	8992      	ldrh	r2, [r2, #12]
 8016fd8:	fbb3 f0f2 	udiv	r0, r3, r2
 8016fdc:	fb00 f202 	mul.w	r2, r0, r2
 8016fe0:	1a9b      	subs	r3, r3, r2
 8016fe2:	440b      	add	r3, r1
 8016fe4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8016fe6:	69f9      	ldr	r1, [r7, #28]
 8016fe8:	4618      	mov	r0, r3
 8016fea:	f7fd fd7b 	bl	8014ae4 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8016fee:	68fb      	ldr	r3, [r7, #12]
 8016ff0:	7c1b      	ldrb	r3, [r3, #16]
 8016ff2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8016ff6:	b2da      	uxtb	r2, r3
 8016ff8:	68fb      	ldr	r3, [r7, #12]
 8016ffa:	741a      	strb	r2, [r3, #16]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8016ffc:	69fa      	ldr	r2, [r7, #28]
 8016ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017000:	4413      	add	r3, r2
 8017002:	61fb      	str	r3, [r7, #28]
 8017004:	68fb      	ldr	r3, [r7, #12]
 8017006:	695a      	ldr	r2, [r3, #20]
 8017008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801700a:	441a      	add	r2, r3
 801700c:	68fb      	ldr	r3, [r7, #12]
 801700e:	615a      	str	r2, [r3, #20]
 8017010:	68fb      	ldr	r3, [r7, #12]
 8017012:	68da      	ldr	r2, [r3, #12]
 8017014:	68fb      	ldr	r3, [r7, #12]
 8017016:	695b      	ldr	r3, [r3, #20]
 8017018:	429a      	cmp	r2, r3
 801701a:	bf38      	it	cc
 801701c:	461a      	movcc	r2, r3
 801701e:	68fb      	ldr	r3, [r7, #12]
 8017020:	60da      	str	r2, [r3, #12]
 8017022:	683b      	ldr	r3, [r7, #0]
 8017024:	681a      	ldr	r2, [r3, #0]
 8017026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017028:	441a      	add	r2, r3
 801702a:	683b      	ldr	r3, [r7, #0]
 801702c:	601a      	str	r2, [r3, #0]
 801702e:	687a      	ldr	r2, [r7, #4]
 8017030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017032:	1ad3      	subs	r3, r2, r3
 8017034:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8017036:	687b      	ldr	r3, [r7, #4]
 8017038:	2b00      	cmp	r3, #0
 801703a:	f47f aeb5 	bne.w	8016da8 <f_write+0x76>
 801703e:	e000      	b.n	8017042 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8017040:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8017042:	68fb      	ldr	r3, [r7, #12]
 8017044:	7c1b      	ldrb	r3, [r3, #16]
 8017046:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801704a:	b2da      	uxtb	r2, r3
 801704c:	68fb      	ldr	r3, [r7, #12]
 801704e:	741a      	strb	r2, [r3, #16]

	LEAVE_FF(fs, FR_OK);
 8017050:	2300      	movs	r3, #0
}
 8017052:	4618      	mov	r0, r3
 8017054:	3730      	adds	r7, #48	; 0x30
 8017056:	46bd      	mov	sp, r7
 8017058:	bd80      	pop	{r7, pc}

0801705a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 801705a:	b580      	push	{r7, lr}
 801705c:	b086      	sub	sp, #24
 801705e:	af00      	add	r7, sp, #0
 8017060:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8017062:	687b      	ldr	r3, [r7, #4]
 8017064:	f107 0208 	add.w	r2, r7, #8
 8017068:	4611      	mov	r1, r2
 801706a:	4618      	mov	r0, r3
 801706c:	f7ff fc4e 	bl	801690c <validate>
 8017070:	4603      	mov	r3, r0
 8017072:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8017074:	7dfb      	ldrb	r3, [r7, #23]
 8017076:	2b00      	cmp	r3, #0
 8017078:	d168      	bne.n	801714c <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 801707a:	687b      	ldr	r3, [r7, #4]
 801707c:	7c1b      	ldrb	r3, [r3, #16]
 801707e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8017082:	2b00      	cmp	r3, #0
 8017084:	d062      	beq.n	801714c <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8017086:	687b      	ldr	r3, [r7, #4]
 8017088:	7c1b      	ldrb	r3, [r3, #16]
 801708a:	b25b      	sxtb	r3, r3
 801708c:	2b00      	cmp	r3, #0
 801708e:	da15      	bge.n	80170bc <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8017090:	68bb      	ldr	r3, [r7, #8]
 8017092:	7858      	ldrb	r0, [r3, #1]
 8017094:	687b      	ldr	r3, [r7, #4]
 8017096:	f103 012c 	add.w	r1, r3, #44	; 0x2c
 801709a:	687b      	ldr	r3, [r7, #4]
 801709c:	69da      	ldr	r2, [r3, #28]
 801709e:	2301      	movs	r3, #1
 80170a0:	f7fd fc60 	bl	8014964 <disk_write>
 80170a4:	4603      	mov	r3, r0
 80170a6:	2b00      	cmp	r3, #0
 80170a8:	d001      	beq.n	80170ae <f_sync+0x54>
 80170aa:	2301      	movs	r3, #1
 80170ac:	e04f      	b.n	801714e <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 80170ae:	687b      	ldr	r3, [r7, #4]
 80170b0:	7c1b      	ldrb	r3, [r3, #16]
 80170b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80170b6:	b2da      	uxtb	r2, r3
 80170b8:	687b      	ldr	r3, [r7, #4]
 80170ba:	741a      	strb	r2, [r3, #16]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80170bc:	f7f9 ff48 	bl	8010f50 <get_fattime>
 80170c0:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80170c2:	68ba      	ldr	r2, [r7, #8]
 80170c4:	687b      	ldr	r3, [r7, #4]
 80170c6:	6a1b      	ldr	r3, [r3, #32]
 80170c8:	4619      	mov	r1, r3
 80170ca:	4610      	mov	r0, r2
 80170cc:	f7fd fdcc 	bl	8014c68 <move_window>
 80170d0:	4603      	mov	r3, r0
 80170d2:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80170d4:	7dfb      	ldrb	r3, [r7, #23]
 80170d6:	2b00      	cmp	r3, #0
 80170d8:	d138      	bne.n	801714c <f_sync+0xf2>
					dir = fp->dir_ptr;
 80170da:	687b      	ldr	r3, [r7, #4]
 80170dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80170de:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80170e0:	68fb      	ldr	r3, [r7, #12]
 80170e2:	330b      	adds	r3, #11
 80170e4:	781a      	ldrb	r2, [r3, #0]
 80170e6:	68fb      	ldr	r3, [r7, #12]
 80170e8:	330b      	adds	r3, #11
 80170ea:	f042 0220 	orr.w	r2, r2, #32
 80170ee:	b2d2      	uxtb	r2, r2
 80170f0:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80170f2:	687b      	ldr	r3, [r7, #4]
 80170f4:	6818      	ldr	r0, [r3, #0]
 80170f6:	687b      	ldr	r3, [r7, #4]
 80170f8:	689b      	ldr	r3, [r3, #8]
 80170fa:	461a      	mov	r2, r3
 80170fc:	68f9      	ldr	r1, [r7, #12]
 80170fe:	f7fe fb5a 	bl	80157b6 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8017102:	68fb      	ldr	r3, [r7, #12]
 8017104:	f103 021c 	add.w	r2, r3, #28
 8017108:	687b      	ldr	r3, [r7, #4]
 801710a:	68db      	ldr	r3, [r3, #12]
 801710c:	4619      	mov	r1, r3
 801710e:	4610      	mov	r0, r2
 8017110:	f7fd fcbc 	bl	8014a8c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8017114:	68fb      	ldr	r3, [r7, #12]
 8017116:	3316      	adds	r3, #22
 8017118:	6939      	ldr	r1, [r7, #16]
 801711a:	4618      	mov	r0, r3
 801711c:	f7fd fcb6 	bl	8014a8c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8017120:	68fb      	ldr	r3, [r7, #12]
 8017122:	3312      	adds	r3, #18
 8017124:	2100      	movs	r1, #0
 8017126:	4618      	mov	r0, r3
 8017128:	f7fd fc95 	bl	8014a56 <st_word>
					fs->wflag = 1;
 801712c:	68bb      	ldr	r3, [r7, #8]
 801712e:	2201      	movs	r2, #1
 8017130:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8017132:	68bb      	ldr	r3, [r7, #8]
 8017134:	4618      	mov	r0, r3
 8017136:	f7fd fdc5 	bl	8014cc4 <sync_fs>
 801713a:	4603      	mov	r3, r0
 801713c:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 801713e:	687b      	ldr	r3, [r7, #4]
 8017140:	7c1b      	ldrb	r3, [r3, #16]
 8017142:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8017146:	b2da      	uxtb	r2, r3
 8017148:	687b      	ldr	r3, [r7, #4]
 801714a:	741a      	strb	r2, [r3, #16]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 801714c:	7dfb      	ldrb	r3, [r7, #23]
}
 801714e:	4618      	mov	r0, r3
 8017150:	3718      	adds	r7, #24
 8017152:	46bd      	mov	sp, r7
 8017154:	bd80      	pop	{r7, pc}

08017156 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8017156:	b580      	push	{r7, lr}
 8017158:	b084      	sub	sp, #16
 801715a:	af00      	add	r7, sp, #0
 801715c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 801715e:	6878      	ldr	r0, [r7, #4]
 8017160:	f7ff ff7b 	bl	801705a <f_sync>
 8017164:	4603      	mov	r3, r0
 8017166:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8017168:	7bfb      	ldrb	r3, [r7, #15]
 801716a:	2b00      	cmp	r3, #0
 801716c:	d10e      	bne.n	801718c <f_close+0x36>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 801716e:	687b      	ldr	r3, [r7, #4]
 8017170:	f107 0208 	add.w	r2, r7, #8
 8017174:	4611      	mov	r1, r2
 8017176:	4618      	mov	r0, r3
 8017178:	f7ff fbc8 	bl	801690c <validate>
 801717c:	4603      	mov	r3, r0
 801717e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8017180:	7bfb      	ldrb	r3, [r7, #15]
 8017182:	2b00      	cmp	r3, #0
 8017184:	d102      	bne.n	801718c <f_close+0x36>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
			if (res == FR_OK)
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8017186:	687b      	ldr	r3, [r7, #4]
 8017188:	2200      	movs	r2, #0
 801718a:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 801718c:	7bfb      	ldrb	r3, [r7, #15]
}
 801718e:	4618      	mov	r0, r3
 8017190:	3710      	adds	r7, #16
 8017192:	46bd      	mov	sp, r7
 8017194:	bd80      	pop	{r7, pc}

08017196 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8017196:	b580      	push	{r7, lr}
 8017198:	b086      	sub	sp, #24
 801719a:	af00      	add	r7, sp, #0
 801719c:	6078      	str	r0, [r7, #4]
 801719e:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 80171a0:	687b      	ldr	r3, [r7, #4]
 80171a2:	2b00      	cmp	r3, #0
 80171a4:	d101      	bne.n	80171aa <f_opendir+0x14>
 80171a6:	2309      	movs	r3, #9
 80171a8:	e04c      	b.n	8017244 <f_opendir+0xae>

	/* Get logical drive */
	obj = &dp->obj;
 80171aa:	687b      	ldr	r3, [r7, #4]
 80171ac:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 80171ae:	f107 010c 	add.w	r1, r7, #12
 80171b2:	463b      	mov	r3, r7
 80171b4:	2200      	movs	r2, #0
 80171b6:	4618      	mov	r0, r3
 80171b8:	f7ff f926 	bl	8016408 <find_volume>
 80171bc:	4603      	mov	r3, r0
 80171be:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80171c0:	7dfb      	ldrb	r3, [r7, #23]
 80171c2:	2b00      	cmp	r3, #0
 80171c4:	d137      	bne.n	8017236 <f_opendir+0xa0>
		obj->fs = fs;
 80171c6:	68fa      	ldr	r2, [r7, #12]
 80171c8:	693b      	ldr	r3, [r7, #16]
 80171ca:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 80171cc:	683b      	ldr	r3, [r7, #0]
 80171ce:	4619      	mov	r1, r3
 80171d0:	6878      	ldr	r0, [r7, #4]
 80171d2:	f7ff f809 	bl	80161e8 <follow_path>
 80171d6:	4603      	mov	r3, r0
 80171d8:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 80171da:	7dfb      	ldrb	r3, [r7, #23]
 80171dc:	2b00      	cmp	r3, #0
 80171de:	d125      	bne.n	801722c <f_opendir+0x96>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 80171e0:	687b      	ldr	r3, [r7, #4]
 80171e2:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80171e6:	b25b      	sxtb	r3, r3
 80171e8:	2b00      	cmp	r3, #0
 80171ea:	db12      	blt.n	8017212 <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 80171ec:	693b      	ldr	r3, [r7, #16]
 80171ee:	799b      	ldrb	r3, [r3, #6]
 80171f0:	f003 0310 	and.w	r3, r3, #16
 80171f4:	2b00      	cmp	r3, #0
 80171f6:	d00a      	beq.n	801720e <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 80171f8:	68fa      	ldr	r2, [r7, #12]
 80171fa:	687b      	ldr	r3, [r7, #4]
 80171fc:	69db      	ldr	r3, [r3, #28]
 80171fe:	4619      	mov	r1, r3
 8017200:	4610      	mov	r0, r2
 8017202:	f7fe fab9 	bl	8015778 <ld_clust>
 8017206:	4602      	mov	r2, r0
 8017208:	693b      	ldr	r3, [r7, #16]
 801720a:	609a      	str	r2, [r3, #8]
 801720c:	e001      	b.n	8017212 <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 801720e:	2305      	movs	r3, #5
 8017210:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 8017212:	7dfb      	ldrb	r3, [r7, #23]
 8017214:	2b00      	cmp	r3, #0
 8017216:	d109      	bne.n	801722c <f_opendir+0x96>
				obj->id = fs->id;
 8017218:	68fb      	ldr	r3, [r7, #12]
 801721a:	88da      	ldrh	r2, [r3, #6]
 801721c:	693b      	ldr	r3, [r7, #16]
 801721e:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 8017220:	2100      	movs	r1, #0
 8017222:	6878      	ldr	r0, [r7, #4]
 8017224:	f7fe f902 	bl	801542c <dir_sdi>
 8017228:	4603      	mov	r3, r0
 801722a:	75fb      	strb	r3, [r7, #23]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 801722c:	7dfb      	ldrb	r3, [r7, #23]
 801722e:	2b04      	cmp	r3, #4
 8017230:	d101      	bne.n	8017236 <f_opendir+0xa0>
 8017232:	2305      	movs	r3, #5
 8017234:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 8017236:	7dfb      	ldrb	r3, [r7, #23]
 8017238:	2b00      	cmp	r3, #0
 801723a:	d002      	beq.n	8017242 <f_opendir+0xac>
 801723c:	693b      	ldr	r3, [r7, #16]
 801723e:	2200      	movs	r2, #0
 8017240:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8017242:	7dfb      	ldrb	r3, [r7, #23]
}
 8017244:	4618      	mov	r0, r3
 8017246:	3718      	adds	r7, #24
 8017248:	46bd      	mov	sp, r7
 801724a:	bd80      	pop	{r7, pc}

0801724c <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 801724c:	b580      	push	{r7, lr}
 801724e:	b084      	sub	sp, #16
 8017250:	af00      	add	r7, sp, #0
 8017252:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 8017254:	687b      	ldr	r3, [r7, #4]
 8017256:	f107 0208 	add.w	r2, r7, #8
 801725a:	4611      	mov	r1, r2
 801725c:	4618      	mov	r0, r3
 801725e:	f7ff fb55 	bl	801690c <validate>
 8017262:	4603      	mov	r3, r0
 8017264:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8017266:	7bfb      	ldrb	r3, [r7, #15]
 8017268:	2b00      	cmp	r3, #0
 801726a:	d102      	bne.n	8017272 <f_closedir+0x26>
			res = dec_lock(dp->obj.lockid);
		}
		if (res == FR_OK)
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 801726c:	687b      	ldr	r3, [r7, #4]
 801726e:	2200      	movs	r2, #0
 8017270:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 8017272:	7bfb      	ldrb	r3, [r7, #15]
}
 8017274:	4618      	mov	r0, r3
 8017276:	3710      	adds	r7, #16
 8017278:	46bd      	mov	sp, r7
 801727a:	bd80      	pop	{r7, pc}

0801727c <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 801727c:	b580      	push	{r7, lr}
 801727e:	b096      	sub	sp, #88	; 0x58
 8017280:	af00      	add	r7, sp, #0
 8017282:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8017284:	f107 0108 	add.w	r1, r7, #8
 8017288:	1d3b      	adds	r3, r7, #4
 801728a:	2202      	movs	r2, #2
 801728c:	4618      	mov	r0, r3
 801728e:	f7ff f8bb 	bl	8016408 <find_volume>
 8017292:	4603      	mov	r3, r0
 8017294:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	dj.obj.fs = fs;
 8017298:	68bb      	ldr	r3, [r7, #8]
 801729a:	60fb      	str	r3, [r7, #12]
	if (res == FR_OK) {
 801729c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80172a0:	2b00      	cmp	r3, #0
 80172a2:	f040 80f2 	bne.w	801748a <f_mkdir+0x20e>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 80172a6:	687a      	ldr	r2, [r7, #4]
 80172a8:	f107 030c 	add.w	r3, r7, #12
 80172ac:	4611      	mov	r1, r2
 80172ae:	4618      	mov	r0, r3
 80172b0:	f7fe ff9a 	bl	80161e8 <follow_path>
 80172b4:	4603      	mov	r3, r0
 80172b6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 80172ba:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80172be:	2b00      	cmp	r3, #0
 80172c0:	d102      	bne.n	80172c8 <f_mkdir+0x4c>
 80172c2:	2308      	movs	r3, #8
 80172c4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 80172c8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80172cc:	2b04      	cmp	r3, #4
 80172ce:	f040 80dc 	bne.w	801748a <f_mkdir+0x20e>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 80172d2:	f107 030c 	add.w	r3, r7, #12
 80172d6:	2100      	movs	r1, #0
 80172d8:	4618      	mov	r0, r3
 80172da:	f7fd ffd7 	bl	801528c <create_chain>
 80172de:	6478      	str	r0, [r7, #68]	; 0x44
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 80172e0:	68bb      	ldr	r3, [r7, #8]
 80172e2:	895b      	ldrh	r3, [r3, #10]
 80172e4:	461a      	mov	r2, r3
 80172e6:	68bb      	ldr	r3, [r7, #8]
 80172e8:	899b      	ldrh	r3, [r3, #12]
 80172ea:	fb02 f303 	mul.w	r3, r2, r3
 80172ee:	61bb      	str	r3, [r7, #24]
			res = FR_OK;
 80172f0:	2300      	movs	r3, #0
 80172f2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 80172f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80172f8:	2b00      	cmp	r3, #0
 80172fa:	d102      	bne.n	8017302 <f_mkdir+0x86>
 80172fc:	2307      	movs	r3, #7
 80172fe:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 1) res = FR_INT_ERR;
 8017302:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8017304:	2b01      	cmp	r3, #1
 8017306:	d102      	bne.n	801730e <f_mkdir+0x92>
 8017308:	2302      	movs	r3, #2
 801730a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 801730e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8017310:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017314:	d102      	bne.n	801731c <f_mkdir+0xa0>
 8017316:	2301      	movs	r3, #1
 8017318:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 801731c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8017320:	2b00      	cmp	r3, #0
 8017322:	d106      	bne.n	8017332 <f_mkdir+0xb6>
 8017324:	68bb      	ldr	r3, [r7, #8]
 8017326:	4618      	mov	r0, r3
 8017328:	f7fd fc5a 	bl	8014be0 <sync_window>
 801732c:	4603      	mov	r3, r0
 801732e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			tm = GET_FATTIME();
 8017332:	f7f9 fe0d 	bl	8010f50 <get_fattime>
 8017336:	6438      	str	r0, [r7, #64]	; 0x40
			if (res == FR_OK) {					/* Initialize the new directory table */
 8017338:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801733c:	2b00      	cmp	r3, #0
 801733e:	d16c      	bne.n	801741a <f_mkdir+0x19e>
				dsc = clust2sect(fs, dcl);
 8017340:	68bb      	ldr	r3, [r7, #8]
 8017342:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8017344:	4618      	mov	r0, r3
 8017346:	f7fd fd2d 	bl	8014da4 <clust2sect>
 801734a:	64f8      	str	r0, [r7, #76]	; 0x4c
				dir = fs->win;
 801734c:	68bb      	ldr	r3, [r7, #8]
 801734e:	3338      	adds	r3, #56	; 0x38
 8017350:	63fb      	str	r3, [r7, #60]	; 0x3c
				mem_set(dir, 0, SS(fs));
 8017352:	68bb      	ldr	r3, [r7, #8]
 8017354:	899b      	ldrh	r3, [r3, #12]
 8017356:	461a      	mov	r2, r3
 8017358:	2100      	movs	r1, #0
 801735a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 801735c:	f7fd fbe3 	bl	8014b26 <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 8017360:	220b      	movs	r2, #11
 8017362:	2120      	movs	r1, #32
 8017364:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8017366:	f7fd fbde 	bl	8014b26 <mem_set>
					dir[DIR_Name] = '.';
 801736a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801736c:	222e      	movs	r2, #46	; 0x2e
 801736e:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 8017370:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017372:	330b      	adds	r3, #11
 8017374:	2210      	movs	r2, #16
 8017376:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 8017378:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801737a:	3316      	adds	r3, #22
 801737c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 801737e:	4618      	mov	r0, r3
 8017380:	f7fd fb84 	bl	8014a8c <st_dword>
					st_clust(fs, dir, dcl);
 8017384:	68bb      	ldr	r3, [r7, #8]
 8017386:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8017388:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 801738a:	4618      	mov	r0, r3
 801738c:	f7fe fa13 	bl	80157b6 <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 8017390:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017392:	3320      	adds	r3, #32
 8017394:	2220      	movs	r2, #32
 8017396:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8017398:	4618      	mov	r0, r3
 801739a:	f7fd fba3 	bl	8014ae4 <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 801739e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80173a0:	3321      	adds	r3, #33	; 0x21
 80173a2:	222e      	movs	r2, #46	; 0x2e
 80173a4:	701a      	strb	r2, [r3, #0]
 80173a6:	697b      	ldr	r3, [r7, #20]
 80173a8:	64bb      	str	r3, [r7, #72]	; 0x48
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 80173aa:	68bb      	ldr	r3, [r7, #8]
 80173ac:	781b      	ldrb	r3, [r3, #0]
 80173ae:	2b03      	cmp	r3, #3
 80173b0:	d106      	bne.n	80173c0 <f_mkdir+0x144>
 80173b2:	68bb      	ldr	r3, [r7, #8]
 80173b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80173b6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80173b8:	429a      	cmp	r2, r3
 80173ba:	d101      	bne.n	80173c0 <f_mkdir+0x144>
 80173bc:	2300      	movs	r3, #0
 80173be:	64bb      	str	r3, [r7, #72]	; 0x48
					st_clust(fs, dir + SZDIRE, pcl);
 80173c0:	68b8      	ldr	r0, [r7, #8]
 80173c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80173c4:	3320      	adds	r3, #32
 80173c6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80173c8:	4619      	mov	r1, r3
 80173ca:	f7fe f9f4 	bl	80157b6 <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 80173ce:	68bb      	ldr	r3, [r7, #8]
 80173d0:	895b      	ldrh	r3, [r3, #10]
 80173d2:	653b      	str	r3, [r7, #80]	; 0x50
 80173d4:	e01c      	b.n	8017410 <f_mkdir+0x194>
					fs->winsect = dsc++;
 80173d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80173d8:	1c5a      	adds	r2, r3, #1
 80173da:	64fa      	str	r2, [r7, #76]	; 0x4c
 80173dc:	68ba      	ldr	r2, [r7, #8]
 80173de:	6353      	str	r3, [r2, #52]	; 0x34
					fs->wflag = 1;
 80173e0:	68bb      	ldr	r3, [r7, #8]
 80173e2:	2201      	movs	r2, #1
 80173e4:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 80173e6:	68bb      	ldr	r3, [r7, #8]
 80173e8:	4618      	mov	r0, r3
 80173ea:	f7fd fbf9 	bl	8014be0 <sync_window>
 80173ee:	4603      	mov	r3, r0
 80173f0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					if (res != FR_OK) break;
 80173f4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80173f8:	2b00      	cmp	r3, #0
 80173fa:	d10d      	bne.n	8017418 <f_mkdir+0x19c>
					mem_set(dir, 0, SS(fs));
 80173fc:	68bb      	ldr	r3, [r7, #8]
 80173fe:	899b      	ldrh	r3, [r3, #12]
 8017400:	461a      	mov	r2, r3
 8017402:	2100      	movs	r1, #0
 8017404:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8017406:	f7fd fb8e 	bl	8014b26 <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 801740a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801740c:	3b01      	subs	r3, #1
 801740e:	653b      	str	r3, [r7, #80]	; 0x50
 8017410:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017412:	2b00      	cmp	r3, #0
 8017414:	d1df      	bne.n	80173d6 <f_mkdir+0x15a>
 8017416:	e000      	b.n	801741a <f_mkdir+0x19e>
					if (res != FR_OK) break;
 8017418:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 801741a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801741e:	2b00      	cmp	r3, #0
 8017420:	d107      	bne.n	8017432 <f_mkdir+0x1b6>
				res = dir_register(&dj);	/* Register the object to the directoy */
 8017422:	f107 030c 	add.w	r3, r7, #12
 8017426:	4618      	mov	r0, r3
 8017428:	f7fe fc2e 	bl	8015c88 <dir_register>
 801742c:	4603      	mov	r3, r0
 801742e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}
			if (res == FR_OK) {
 8017432:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8017436:	2b00      	cmp	r3, #0
 8017438:	d120      	bne.n	801747c <f_mkdir+0x200>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 801743a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801743c:	63fb      	str	r3, [r7, #60]	; 0x3c
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 801743e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017440:	3316      	adds	r3, #22
 8017442:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8017444:	4618      	mov	r0, r3
 8017446:	f7fd fb21 	bl	8014a8c <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 801744a:	68bb      	ldr	r3, [r7, #8]
 801744c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801744e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8017450:	4618      	mov	r0, r3
 8017452:	f7fe f9b0 	bl	80157b6 <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 8017456:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017458:	330b      	adds	r3, #11
 801745a:	2210      	movs	r2, #16
 801745c:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 801745e:	68bb      	ldr	r3, [r7, #8]
 8017460:	2201      	movs	r2, #1
 8017462:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 8017464:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8017468:	2b00      	cmp	r3, #0
 801746a:	d10e      	bne.n	801748a <f_mkdir+0x20e>
					res = sync_fs(fs);
 801746c:	68bb      	ldr	r3, [r7, #8]
 801746e:	4618      	mov	r0, r3
 8017470:	f7fd fc28 	bl	8014cc4 <sync_fs>
 8017474:	4603      	mov	r3, r0
 8017476:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 801747a:	e006      	b.n	801748a <f_mkdir+0x20e>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 801747c:	f107 030c 	add.w	r3, r7, #12
 8017480:	2200      	movs	r2, #0
 8017482:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8017484:	4618      	mov	r0, r3
 8017486:	f7fd fe9c 	bl	80151c2 <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 801748a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 801748e:	4618      	mov	r0, r3
 8017490:	3758      	adds	r7, #88	; 0x58
 8017492:	46bd      	mov	sp, r7
 8017494:	bd80      	pop	{r7, pc}
	...

08017498 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8017498:	b480      	push	{r7}
 801749a:	b087      	sub	sp, #28
 801749c:	af00      	add	r7, sp, #0
 801749e:	60f8      	str	r0, [r7, #12]
 80174a0:	60b9      	str	r1, [r7, #8]
 80174a2:	4613      	mov	r3, r2
 80174a4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80174a6:	2301      	movs	r3, #1
 80174a8:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80174aa:	2300      	movs	r3, #0
 80174ac:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80174ae:	4b1f      	ldr	r3, [pc, #124]	; (801752c <FATFS_LinkDriverEx+0x94>)
 80174b0:	7a5b      	ldrb	r3, [r3, #9]
 80174b2:	b2db      	uxtb	r3, r3
 80174b4:	2b00      	cmp	r3, #0
 80174b6:	d131      	bne.n	801751c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80174b8:	4b1c      	ldr	r3, [pc, #112]	; (801752c <FATFS_LinkDriverEx+0x94>)
 80174ba:	7a5b      	ldrb	r3, [r3, #9]
 80174bc:	b2db      	uxtb	r3, r3
 80174be:	461a      	mov	r2, r3
 80174c0:	4b1a      	ldr	r3, [pc, #104]	; (801752c <FATFS_LinkDriverEx+0x94>)
 80174c2:	2100      	movs	r1, #0
 80174c4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80174c6:	4b19      	ldr	r3, [pc, #100]	; (801752c <FATFS_LinkDriverEx+0x94>)
 80174c8:	7a5b      	ldrb	r3, [r3, #9]
 80174ca:	b2db      	uxtb	r3, r3
 80174cc:	4a17      	ldr	r2, [pc, #92]	; (801752c <FATFS_LinkDriverEx+0x94>)
 80174ce:	009b      	lsls	r3, r3, #2
 80174d0:	4413      	add	r3, r2
 80174d2:	68fa      	ldr	r2, [r7, #12]
 80174d4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80174d6:	4b15      	ldr	r3, [pc, #84]	; (801752c <FATFS_LinkDriverEx+0x94>)
 80174d8:	7a5b      	ldrb	r3, [r3, #9]
 80174da:	b2db      	uxtb	r3, r3
 80174dc:	461a      	mov	r2, r3
 80174de:	4b13      	ldr	r3, [pc, #76]	; (801752c <FATFS_LinkDriverEx+0x94>)
 80174e0:	4413      	add	r3, r2
 80174e2:	79fa      	ldrb	r2, [r7, #7]
 80174e4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80174e6:	4b11      	ldr	r3, [pc, #68]	; (801752c <FATFS_LinkDriverEx+0x94>)
 80174e8:	7a5b      	ldrb	r3, [r3, #9]
 80174ea:	b2db      	uxtb	r3, r3
 80174ec:	1c5a      	adds	r2, r3, #1
 80174ee:	b2d1      	uxtb	r1, r2
 80174f0:	4a0e      	ldr	r2, [pc, #56]	; (801752c <FATFS_LinkDriverEx+0x94>)
 80174f2:	7251      	strb	r1, [r2, #9]
 80174f4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80174f6:	7dbb      	ldrb	r3, [r7, #22]
 80174f8:	3330      	adds	r3, #48	; 0x30
 80174fa:	b2da      	uxtb	r2, r3
 80174fc:	68bb      	ldr	r3, [r7, #8]
 80174fe:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8017500:	68bb      	ldr	r3, [r7, #8]
 8017502:	3301      	adds	r3, #1
 8017504:	223a      	movs	r2, #58	; 0x3a
 8017506:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8017508:	68bb      	ldr	r3, [r7, #8]
 801750a:	3302      	adds	r3, #2
 801750c:	222f      	movs	r2, #47	; 0x2f
 801750e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8017510:	68bb      	ldr	r3, [r7, #8]
 8017512:	3303      	adds	r3, #3
 8017514:	2200      	movs	r2, #0
 8017516:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8017518:	2300      	movs	r3, #0
 801751a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 801751c:	7dfb      	ldrb	r3, [r7, #23]
}
 801751e:	4618      	mov	r0, r3
 8017520:	371c      	adds	r7, #28
 8017522:	46bd      	mov	sp, r7
 8017524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017528:	4770      	bx	lr
 801752a:	bf00      	nop
 801752c:	200028ec 	.word	0x200028ec

08017530 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8017530:	b580      	push	{r7, lr}
 8017532:	b082      	sub	sp, #8
 8017534:	af00      	add	r7, sp, #0
 8017536:	6078      	str	r0, [r7, #4]
 8017538:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801753a:	2200      	movs	r2, #0
 801753c:	6839      	ldr	r1, [r7, #0]
 801753e:	6878      	ldr	r0, [r7, #4]
 8017540:	f7ff ffaa 	bl	8017498 <FATFS_LinkDriverEx>
 8017544:	4603      	mov	r3, r0
}
 8017546:	4618      	mov	r0, r3
 8017548:	3708      	adds	r7, #8
 801754a:	46bd      	mov	sp, r7
 801754c:	bd80      	pop	{r7, pc}
	...

08017550 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8017550:	b480      	push	{r7}
 8017552:	b085      	sub	sp, #20
 8017554:	af00      	add	r7, sp, #0
 8017556:	4603      	mov	r3, r0
 8017558:	6039      	str	r1, [r7, #0]
 801755a:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 801755c:	88fb      	ldrh	r3, [r7, #6]
 801755e:	2b7f      	cmp	r3, #127	; 0x7f
 8017560:	d802      	bhi.n	8017568 <ff_convert+0x18>
		c = chr;
 8017562:	88fb      	ldrh	r3, [r7, #6]
 8017564:	81fb      	strh	r3, [r7, #14]
 8017566:	e025      	b.n	80175b4 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8017568:	683b      	ldr	r3, [r7, #0]
 801756a:	2b00      	cmp	r3, #0
 801756c:	d00b      	beq.n	8017586 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 801756e:	88fb      	ldrh	r3, [r7, #6]
 8017570:	2bff      	cmp	r3, #255	; 0xff
 8017572:	d805      	bhi.n	8017580 <ff_convert+0x30>
 8017574:	88fb      	ldrh	r3, [r7, #6]
 8017576:	3b80      	subs	r3, #128	; 0x80
 8017578:	4a12      	ldr	r2, [pc, #72]	; (80175c4 <ff_convert+0x74>)
 801757a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801757e:	e000      	b.n	8017582 <ff_convert+0x32>
 8017580:	2300      	movs	r3, #0
 8017582:	81fb      	strh	r3, [r7, #14]
 8017584:	e016      	b.n	80175b4 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 8017586:	2300      	movs	r3, #0
 8017588:	81fb      	strh	r3, [r7, #14]
 801758a:	e009      	b.n	80175a0 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 801758c:	89fb      	ldrh	r3, [r7, #14]
 801758e:	4a0d      	ldr	r2, [pc, #52]	; (80175c4 <ff_convert+0x74>)
 8017590:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8017594:	88fa      	ldrh	r2, [r7, #6]
 8017596:	429a      	cmp	r2, r3
 8017598:	d006      	beq.n	80175a8 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 801759a:	89fb      	ldrh	r3, [r7, #14]
 801759c:	3301      	adds	r3, #1
 801759e:	81fb      	strh	r3, [r7, #14]
 80175a0:	89fb      	ldrh	r3, [r7, #14]
 80175a2:	2b7f      	cmp	r3, #127	; 0x7f
 80175a4:	d9f2      	bls.n	801758c <ff_convert+0x3c>
 80175a6:	e000      	b.n	80175aa <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 80175a8:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 80175aa:	89fb      	ldrh	r3, [r7, #14]
 80175ac:	3380      	adds	r3, #128	; 0x80
 80175ae:	b29b      	uxth	r3, r3
 80175b0:	b2db      	uxtb	r3, r3
 80175b2:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 80175b4:	89fb      	ldrh	r3, [r7, #14]
}
 80175b6:	4618      	mov	r0, r3
 80175b8:	3714      	adds	r7, #20
 80175ba:	46bd      	mov	sp, r7
 80175bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80175c0:	4770      	bx	lr
 80175c2:	bf00      	nop
 80175c4:	08018c84 	.word	0x08018c84

080175c8 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 80175c8:	b480      	push	{r7}
 80175ca:	b087      	sub	sp, #28
 80175cc:	af00      	add	r7, sp, #0
 80175ce:	4603      	mov	r3, r0
 80175d0:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 80175d2:	88fb      	ldrh	r3, [r7, #6]
 80175d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80175d8:	d201      	bcs.n	80175de <ff_wtoupper+0x16>
 80175da:	4b3e      	ldr	r3, [pc, #248]	; (80176d4 <ff_wtoupper+0x10c>)
 80175dc:	e000      	b.n	80175e0 <ff_wtoupper+0x18>
 80175de:	4b3e      	ldr	r3, [pc, #248]	; (80176d8 <ff_wtoupper+0x110>)
 80175e0:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 80175e2:	697b      	ldr	r3, [r7, #20]
 80175e4:	1c9a      	adds	r2, r3, #2
 80175e6:	617a      	str	r2, [r7, #20]
 80175e8:	881b      	ldrh	r3, [r3, #0]
 80175ea:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 80175ec:	8a7b      	ldrh	r3, [r7, #18]
 80175ee:	2b00      	cmp	r3, #0
 80175f0:	d068      	beq.n	80176c4 <ff_wtoupper+0xfc>
 80175f2:	88fa      	ldrh	r2, [r7, #6]
 80175f4:	8a7b      	ldrh	r3, [r7, #18]
 80175f6:	429a      	cmp	r2, r3
 80175f8:	d364      	bcc.n	80176c4 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 80175fa:	697b      	ldr	r3, [r7, #20]
 80175fc:	1c9a      	adds	r2, r3, #2
 80175fe:	617a      	str	r2, [r7, #20]
 8017600:	881b      	ldrh	r3, [r3, #0]
 8017602:	823b      	strh	r3, [r7, #16]
 8017604:	8a3b      	ldrh	r3, [r7, #16]
 8017606:	0a1b      	lsrs	r3, r3, #8
 8017608:	81fb      	strh	r3, [r7, #14]
 801760a:	8a3b      	ldrh	r3, [r7, #16]
 801760c:	b2db      	uxtb	r3, r3
 801760e:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8017610:	88fa      	ldrh	r2, [r7, #6]
 8017612:	8a79      	ldrh	r1, [r7, #18]
 8017614:	8a3b      	ldrh	r3, [r7, #16]
 8017616:	440b      	add	r3, r1
 8017618:	429a      	cmp	r2, r3
 801761a:	da49      	bge.n	80176b0 <ff_wtoupper+0xe8>
			switch (cmd) {
 801761c:	89fb      	ldrh	r3, [r7, #14]
 801761e:	2b08      	cmp	r3, #8
 8017620:	d84f      	bhi.n	80176c2 <ff_wtoupper+0xfa>
 8017622:	a201      	add	r2, pc, #4	; (adr r2, 8017628 <ff_wtoupper+0x60>)
 8017624:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017628:	0801764d 	.word	0x0801764d
 801762c:	0801765f 	.word	0x0801765f
 8017630:	08017675 	.word	0x08017675
 8017634:	0801767d 	.word	0x0801767d
 8017638:	08017685 	.word	0x08017685
 801763c:	0801768d 	.word	0x0801768d
 8017640:	08017695 	.word	0x08017695
 8017644:	0801769d 	.word	0x0801769d
 8017648:	080176a5 	.word	0x080176a5
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 801764c:	88fa      	ldrh	r2, [r7, #6]
 801764e:	8a7b      	ldrh	r3, [r7, #18]
 8017650:	1ad3      	subs	r3, r2, r3
 8017652:	005b      	lsls	r3, r3, #1
 8017654:	697a      	ldr	r2, [r7, #20]
 8017656:	4413      	add	r3, r2
 8017658:	881b      	ldrh	r3, [r3, #0]
 801765a:	80fb      	strh	r3, [r7, #6]
 801765c:	e027      	b.n	80176ae <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 801765e:	88fa      	ldrh	r2, [r7, #6]
 8017660:	8a7b      	ldrh	r3, [r7, #18]
 8017662:	1ad3      	subs	r3, r2, r3
 8017664:	b29b      	uxth	r3, r3
 8017666:	f003 0301 	and.w	r3, r3, #1
 801766a:	b29b      	uxth	r3, r3
 801766c:	88fa      	ldrh	r2, [r7, #6]
 801766e:	1ad3      	subs	r3, r2, r3
 8017670:	80fb      	strh	r3, [r7, #6]
 8017672:	e01c      	b.n	80176ae <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8017674:	88fb      	ldrh	r3, [r7, #6]
 8017676:	3b10      	subs	r3, #16
 8017678:	80fb      	strh	r3, [r7, #6]
 801767a:	e018      	b.n	80176ae <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 801767c:	88fb      	ldrh	r3, [r7, #6]
 801767e:	3b20      	subs	r3, #32
 8017680:	80fb      	strh	r3, [r7, #6]
 8017682:	e014      	b.n	80176ae <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8017684:	88fb      	ldrh	r3, [r7, #6]
 8017686:	3b30      	subs	r3, #48	; 0x30
 8017688:	80fb      	strh	r3, [r7, #6]
 801768a:	e010      	b.n	80176ae <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 801768c:	88fb      	ldrh	r3, [r7, #6]
 801768e:	3b1a      	subs	r3, #26
 8017690:	80fb      	strh	r3, [r7, #6]
 8017692:	e00c      	b.n	80176ae <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8017694:	88fb      	ldrh	r3, [r7, #6]
 8017696:	3308      	adds	r3, #8
 8017698:	80fb      	strh	r3, [r7, #6]
 801769a:	e008      	b.n	80176ae <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 801769c:	88fb      	ldrh	r3, [r7, #6]
 801769e:	3b50      	subs	r3, #80	; 0x50
 80176a0:	80fb      	strh	r3, [r7, #6]
 80176a2:	e004      	b.n	80176ae <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 80176a4:	88fb      	ldrh	r3, [r7, #6]
 80176a6:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 80176aa:	80fb      	strh	r3, [r7, #6]
 80176ac:	bf00      	nop
			}
			break;
 80176ae:	e008      	b.n	80176c2 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 80176b0:	89fb      	ldrh	r3, [r7, #14]
 80176b2:	2b00      	cmp	r3, #0
 80176b4:	d195      	bne.n	80175e2 <ff_wtoupper+0x1a>
 80176b6:	8a3b      	ldrh	r3, [r7, #16]
 80176b8:	005b      	lsls	r3, r3, #1
 80176ba:	697a      	ldr	r2, [r7, #20]
 80176bc:	4413      	add	r3, r2
 80176be:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 80176c0:	e78f      	b.n	80175e2 <ff_wtoupper+0x1a>
			break;
 80176c2:	bf00      	nop
	}

	return chr;
 80176c4:	88fb      	ldrh	r3, [r7, #6]
}
 80176c6:	4618      	mov	r0, r3
 80176c8:	371c      	adds	r7, #28
 80176ca:	46bd      	mov	sp, r7
 80176cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80176d0:	4770      	bx	lr
 80176d2:	bf00      	nop
 80176d4:	08018d84 	.word	0x08018d84
 80176d8:	08018f78 	.word	0x08018f78

080176dc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80176dc:	b580      	push	{r7, lr}
 80176de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80176e0:	2200      	movs	r2, #0
 80176e2:	4912      	ldr	r1, [pc, #72]	; (801772c <MX_USB_DEVICE_Init+0x50>)
 80176e4:	4812      	ldr	r0, [pc, #72]	; (8017730 <MX_USB_DEVICE_Init+0x54>)
 80176e6:	f7fb fddc 	bl	80132a2 <USBD_Init>
 80176ea:	4603      	mov	r3, r0
 80176ec:	2b00      	cmp	r3, #0
 80176ee:	d001      	beq.n	80176f4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80176f0:	f7ea fa62 	bl	8001bb8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_MSC) != USBD_OK)
 80176f4:	490f      	ldr	r1, [pc, #60]	; (8017734 <MX_USB_DEVICE_Init+0x58>)
 80176f6:	480e      	ldr	r0, [pc, #56]	; (8017730 <MX_USB_DEVICE_Init+0x54>)
 80176f8:	f7fb fe03 	bl	8013302 <USBD_RegisterClass>
 80176fc:	4603      	mov	r3, r0
 80176fe:	2b00      	cmp	r3, #0
 8017700:	d001      	beq.n	8017706 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8017702:	f7ea fa59 	bl	8001bb8 <Error_Handler>
  }
  if (USBD_MSC_RegisterStorage(&hUsbDeviceFS, &USBD_Storage_Interface_fops_FS) != USBD_OK)
 8017706:	490c      	ldr	r1, [pc, #48]	; (8017738 <MX_USB_DEVICE_Init+0x5c>)
 8017708:	4809      	ldr	r0, [pc, #36]	; (8017730 <MX_USB_DEVICE_Init+0x54>)
 801770a:	f7fa f8ad 	bl	8011868 <USBD_MSC_RegisterStorage>
 801770e:	4603      	mov	r3, r0
 8017710:	2b00      	cmp	r3, #0
 8017712:	d001      	beq.n	8017718 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8017714:	f7ea fa50 	bl	8001bb8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8017718:	4805      	ldr	r0, [pc, #20]	; (8017730 <MX_USB_DEVICE_Init+0x54>)
 801771a:	f7fb fe28 	bl	801336e <USBD_Start>
 801771e:	4603      	mov	r3, r0
 8017720:	2b00      	cmp	r3, #0
 8017722:	d001      	beq.n	8017728 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8017724:	f7ea fa48 	bl	8001bb8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8017728:	bf00      	nop
 801772a:	bd80      	pop	{r7, pc}
 801772c:	200000b4 	.word	0x200000b4
 8017730:	200028f8 	.word	0x200028f8
 8017734:	2000000c 	.word	0x2000000c
 8017738:	20000114 	.word	0x20000114

0801773c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801773c:	b480      	push	{r7}
 801773e:	b083      	sub	sp, #12
 8017740:	af00      	add	r7, sp, #0
 8017742:	4603      	mov	r3, r0
 8017744:	6039      	str	r1, [r7, #0]
 8017746:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8017748:	683b      	ldr	r3, [r7, #0]
 801774a:	2212      	movs	r2, #18
 801774c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 801774e:	4b03      	ldr	r3, [pc, #12]	; (801775c <USBD_FS_DeviceDescriptor+0x20>)
}
 8017750:	4618      	mov	r0, r3
 8017752:	370c      	adds	r7, #12
 8017754:	46bd      	mov	sp, r7
 8017756:	f85d 7b04 	ldr.w	r7, [sp], #4
 801775a:	4770      	bx	lr
 801775c:	200000d4 	.word	0x200000d4

08017760 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017760:	b480      	push	{r7}
 8017762:	b083      	sub	sp, #12
 8017764:	af00      	add	r7, sp, #0
 8017766:	4603      	mov	r3, r0
 8017768:	6039      	str	r1, [r7, #0]
 801776a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 801776c:	683b      	ldr	r3, [r7, #0]
 801776e:	2204      	movs	r2, #4
 8017770:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8017772:	4b03      	ldr	r3, [pc, #12]	; (8017780 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8017774:	4618      	mov	r0, r3
 8017776:	370c      	adds	r7, #12
 8017778:	46bd      	mov	sp, r7
 801777a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801777e:	4770      	bx	lr
 8017780:	200000f4 	.word	0x200000f4

08017784 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017784:	b580      	push	{r7, lr}
 8017786:	b082      	sub	sp, #8
 8017788:	af00      	add	r7, sp, #0
 801778a:	4603      	mov	r3, r0
 801778c:	6039      	str	r1, [r7, #0]
 801778e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8017790:	79fb      	ldrb	r3, [r7, #7]
 8017792:	2b00      	cmp	r3, #0
 8017794:	d105      	bne.n	80177a2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8017796:	683a      	ldr	r2, [r7, #0]
 8017798:	4907      	ldr	r1, [pc, #28]	; (80177b8 <USBD_FS_ProductStrDescriptor+0x34>)
 801779a:	4808      	ldr	r0, [pc, #32]	; (80177bc <USBD_FS_ProductStrDescriptor+0x38>)
 801779c:	f7fc ffbe 	bl	801471c <USBD_GetString>
 80177a0:	e004      	b.n	80177ac <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80177a2:	683a      	ldr	r2, [r7, #0]
 80177a4:	4904      	ldr	r1, [pc, #16]	; (80177b8 <USBD_FS_ProductStrDescriptor+0x34>)
 80177a6:	4805      	ldr	r0, [pc, #20]	; (80177bc <USBD_FS_ProductStrDescriptor+0x38>)
 80177a8:	f7fc ffb8 	bl	801471c <USBD_GetString>
  }
  return USBD_StrDesc;
 80177ac:	4b02      	ldr	r3, [pc, #8]	; (80177b8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80177ae:	4618      	mov	r0, r3
 80177b0:	3708      	adds	r7, #8
 80177b2:	46bd      	mov	sp, r7
 80177b4:	bd80      	pop	{r7, pc}
 80177b6:	bf00      	nop
 80177b8:	20002bd4 	.word	0x20002bd4
 80177bc:	08018b80 	.word	0x08018b80

080177c0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80177c0:	b580      	push	{r7, lr}
 80177c2:	b082      	sub	sp, #8
 80177c4:	af00      	add	r7, sp, #0
 80177c6:	4603      	mov	r3, r0
 80177c8:	6039      	str	r1, [r7, #0]
 80177ca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80177cc:	683a      	ldr	r2, [r7, #0]
 80177ce:	4904      	ldr	r1, [pc, #16]	; (80177e0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80177d0:	4804      	ldr	r0, [pc, #16]	; (80177e4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80177d2:	f7fc ffa3 	bl	801471c <USBD_GetString>
  return USBD_StrDesc;
 80177d6:	4b02      	ldr	r3, [pc, #8]	; (80177e0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80177d8:	4618      	mov	r0, r3
 80177da:	3708      	adds	r7, #8
 80177dc:	46bd      	mov	sp, r7
 80177de:	bd80      	pop	{r7, pc}
 80177e0:	20002bd4 	.word	0x20002bd4
 80177e4:	08018b90 	.word	0x08018b90

080177e8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80177e8:	b580      	push	{r7, lr}
 80177ea:	b082      	sub	sp, #8
 80177ec:	af00      	add	r7, sp, #0
 80177ee:	4603      	mov	r3, r0
 80177f0:	6039      	str	r1, [r7, #0]
 80177f2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80177f4:	683b      	ldr	r3, [r7, #0]
 80177f6:	221a      	movs	r2, #26
 80177f8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80177fa:	f000 f855 	bl	80178a8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80177fe:	4b02      	ldr	r3, [pc, #8]	; (8017808 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8017800:	4618      	mov	r0, r3
 8017802:	3708      	adds	r7, #8
 8017804:	46bd      	mov	sp, r7
 8017806:	bd80      	pop	{r7, pc}
 8017808:	200000f8 	.word	0x200000f8

0801780c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801780c:	b580      	push	{r7, lr}
 801780e:	b082      	sub	sp, #8
 8017810:	af00      	add	r7, sp, #0
 8017812:	4603      	mov	r3, r0
 8017814:	6039      	str	r1, [r7, #0]
 8017816:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8017818:	79fb      	ldrb	r3, [r7, #7]
 801781a:	2b00      	cmp	r3, #0
 801781c:	d105      	bne.n	801782a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801781e:	683a      	ldr	r2, [r7, #0]
 8017820:	4907      	ldr	r1, [pc, #28]	; (8017840 <USBD_FS_ConfigStrDescriptor+0x34>)
 8017822:	4808      	ldr	r0, [pc, #32]	; (8017844 <USBD_FS_ConfigStrDescriptor+0x38>)
 8017824:	f7fc ff7a 	bl	801471c <USBD_GetString>
 8017828:	e004      	b.n	8017834 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801782a:	683a      	ldr	r2, [r7, #0]
 801782c:	4904      	ldr	r1, [pc, #16]	; (8017840 <USBD_FS_ConfigStrDescriptor+0x34>)
 801782e:	4805      	ldr	r0, [pc, #20]	; (8017844 <USBD_FS_ConfigStrDescriptor+0x38>)
 8017830:	f7fc ff74 	bl	801471c <USBD_GetString>
  }
  return USBD_StrDesc;
 8017834:	4b02      	ldr	r3, [pc, #8]	; (8017840 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8017836:	4618      	mov	r0, r3
 8017838:	3708      	adds	r7, #8
 801783a:	46bd      	mov	sp, r7
 801783c:	bd80      	pop	{r7, pc}
 801783e:	bf00      	nop
 8017840:	20002bd4 	.word	0x20002bd4
 8017844:	08018ba4 	.word	0x08018ba4

08017848 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017848:	b580      	push	{r7, lr}
 801784a:	b082      	sub	sp, #8
 801784c:	af00      	add	r7, sp, #0
 801784e:	4603      	mov	r3, r0
 8017850:	6039      	str	r1, [r7, #0]
 8017852:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8017854:	79fb      	ldrb	r3, [r7, #7]
 8017856:	2b00      	cmp	r3, #0
 8017858:	d105      	bne.n	8017866 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801785a:	683a      	ldr	r2, [r7, #0]
 801785c:	4907      	ldr	r1, [pc, #28]	; (801787c <USBD_FS_InterfaceStrDescriptor+0x34>)
 801785e:	4808      	ldr	r0, [pc, #32]	; (8017880 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8017860:	f7fc ff5c 	bl	801471c <USBD_GetString>
 8017864:	e004      	b.n	8017870 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8017866:	683a      	ldr	r2, [r7, #0]
 8017868:	4904      	ldr	r1, [pc, #16]	; (801787c <USBD_FS_InterfaceStrDescriptor+0x34>)
 801786a:	4805      	ldr	r0, [pc, #20]	; (8017880 <USBD_FS_InterfaceStrDescriptor+0x38>)
 801786c:	f7fc ff56 	bl	801471c <USBD_GetString>
  }
  return USBD_StrDesc;
 8017870:	4b02      	ldr	r3, [pc, #8]	; (801787c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8017872:	4618      	mov	r0, r3
 8017874:	3708      	adds	r7, #8
 8017876:	46bd      	mov	sp, r7
 8017878:	bd80      	pop	{r7, pc}
 801787a:	bf00      	nop
 801787c:	20002bd4 	.word	0x20002bd4
 8017880:	08018bb0 	.word	0x08018bb0

08017884 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017884:	b480      	push	{r7}
 8017886:	b083      	sub	sp, #12
 8017888:	af00      	add	r7, sp, #0
 801788a:	4603      	mov	r3, r0
 801788c:	6039      	str	r1, [r7, #0]
 801788e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8017890:	683b      	ldr	r3, [r7, #0]
 8017892:	220c      	movs	r2, #12
 8017894:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 8017896:	4b03      	ldr	r3, [pc, #12]	; (80178a4 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 8017898:	4618      	mov	r0, r3
 801789a:	370c      	adds	r7, #12
 801789c:	46bd      	mov	sp, r7
 801789e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80178a2:	4770      	bx	lr
 80178a4:	200000e8 	.word	0x200000e8

080178a8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80178a8:	b580      	push	{r7, lr}
 80178aa:	b084      	sub	sp, #16
 80178ac:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80178ae:	4b0f      	ldr	r3, [pc, #60]	; (80178ec <Get_SerialNum+0x44>)
 80178b0:	681b      	ldr	r3, [r3, #0]
 80178b2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80178b4:	4b0e      	ldr	r3, [pc, #56]	; (80178f0 <Get_SerialNum+0x48>)
 80178b6:	681b      	ldr	r3, [r3, #0]
 80178b8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80178ba:	4b0e      	ldr	r3, [pc, #56]	; (80178f4 <Get_SerialNum+0x4c>)
 80178bc:	681b      	ldr	r3, [r3, #0]
 80178be:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80178c0:	68fa      	ldr	r2, [r7, #12]
 80178c2:	687b      	ldr	r3, [r7, #4]
 80178c4:	4413      	add	r3, r2
 80178c6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80178c8:	68fb      	ldr	r3, [r7, #12]
 80178ca:	2b00      	cmp	r3, #0
 80178cc:	d009      	beq.n	80178e2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80178ce:	2208      	movs	r2, #8
 80178d0:	4909      	ldr	r1, [pc, #36]	; (80178f8 <Get_SerialNum+0x50>)
 80178d2:	68f8      	ldr	r0, [r7, #12]
 80178d4:	f000 f814 	bl	8017900 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80178d8:	2204      	movs	r2, #4
 80178da:	4908      	ldr	r1, [pc, #32]	; (80178fc <Get_SerialNum+0x54>)
 80178dc:	68b8      	ldr	r0, [r7, #8]
 80178de:	f000 f80f 	bl	8017900 <IntToUnicode>
  }
}
 80178e2:	bf00      	nop
 80178e4:	3710      	adds	r7, #16
 80178e6:	46bd      	mov	sp, r7
 80178e8:	bd80      	pop	{r7, pc}
 80178ea:	bf00      	nop
 80178ec:	1fff7a10 	.word	0x1fff7a10
 80178f0:	1fff7a14 	.word	0x1fff7a14
 80178f4:	1fff7a18 	.word	0x1fff7a18
 80178f8:	200000fa 	.word	0x200000fa
 80178fc:	2000010a 	.word	0x2000010a

08017900 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8017900:	b480      	push	{r7}
 8017902:	b087      	sub	sp, #28
 8017904:	af00      	add	r7, sp, #0
 8017906:	60f8      	str	r0, [r7, #12]
 8017908:	60b9      	str	r1, [r7, #8]
 801790a:	4613      	mov	r3, r2
 801790c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801790e:	2300      	movs	r3, #0
 8017910:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8017912:	2300      	movs	r3, #0
 8017914:	75fb      	strb	r3, [r7, #23]
 8017916:	e027      	b.n	8017968 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8017918:	68fb      	ldr	r3, [r7, #12]
 801791a:	0f1b      	lsrs	r3, r3, #28
 801791c:	2b09      	cmp	r3, #9
 801791e:	d80b      	bhi.n	8017938 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8017920:	68fb      	ldr	r3, [r7, #12]
 8017922:	0f1b      	lsrs	r3, r3, #28
 8017924:	b2da      	uxtb	r2, r3
 8017926:	7dfb      	ldrb	r3, [r7, #23]
 8017928:	005b      	lsls	r3, r3, #1
 801792a:	4619      	mov	r1, r3
 801792c:	68bb      	ldr	r3, [r7, #8]
 801792e:	440b      	add	r3, r1
 8017930:	3230      	adds	r2, #48	; 0x30
 8017932:	b2d2      	uxtb	r2, r2
 8017934:	701a      	strb	r2, [r3, #0]
 8017936:	e00a      	b.n	801794e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8017938:	68fb      	ldr	r3, [r7, #12]
 801793a:	0f1b      	lsrs	r3, r3, #28
 801793c:	b2da      	uxtb	r2, r3
 801793e:	7dfb      	ldrb	r3, [r7, #23]
 8017940:	005b      	lsls	r3, r3, #1
 8017942:	4619      	mov	r1, r3
 8017944:	68bb      	ldr	r3, [r7, #8]
 8017946:	440b      	add	r3, r1
 8017948:	3237      	adds	r2, #55	; 0x37
 801794a:	b2d2      	uxtb	r2, r2
 801794c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801794e:	68fb      	ldr	r3, [r7, #12]
 8017950:	011b      	lsls	r3, r3, #4
 8017952:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8017954:	7dfb      	ldrb	r3, [r7, #23]
 8017956:	005b      	lsls	r3, r3, #1
 8017958:	3301      	adds	r3, #1
 801795a:	68ba      	ldr	r2, [r7, #8]
 801795c:	4413      	add	r3, r2
 801795e:	2200      	movs	r2, #0
 8017960:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8017962:	7dfb      	ldrb	r3, [r7, #23]
 8017964:	3301      	adds	r3, #1
 8017966:	75fb      	strb	r3, [r7, #23]
 8017968:	7dfa      	ldrb	r2, [r7, #23]
 801796a:	79fb      	ldrb	r3, [r7, #7]
 801796c:	429a      	cmp	r2, r3
 801796e:	d3d3      	bcc.n	8017918 <IntToUnicode+0x18>
  }
}
 8017970:	bf00      	nop
 8017972:	bf00      	nop
 8017974:	371c      	adds	r7, #28
 8017976:	46bd      	mov	sp, r7
 8017978:	f85d 7b04 	ldr.w	r7, [sp], #4
 801797c:	4770      	bx	lr

0801797e <STORAGE_Init_FS>:
  * @brief  Initializes the storage unit (medium) over USB FS IP
  * @param  lun: Logical unit number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Init_FS(uint8_t lun)
{
 801797e:	b480      	push	{r7}
 8017980:	b083      	sub	sp, #12
 8017982:	af00      	add	r7, sp, #0
 8017984:	4603      	mov	r3, r0
 8017986:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 2 */
  return (USBD_OK);
 8017988:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 801798a:	4618      	mov	r0, r3
 801798c:	370c      	adds	r7, #12
 801798e:	46bd      	mov	sp, r7
 8017990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017994:	4770      	bx	lr
	...

08017998 <STORAGE_GetCapacity_FS>:
  * @param  block_num: Number of total block number.
  * @param  block_size: Block size.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_GetCapacity_FS(uint8_t lun, uint32_t *block_num, uint16_t *block_size)
{
 8017998:	b580      	push	{r7, lr}
 801799a:	b08c      	sub	sp, #48	; 0x30
 801799c:	af00      	add	r7, sp, #0
 801799e:	4603      	mov	r3, r0
 80179a0:	60b9      	str	r1, [r7, #8]
 80179a2:	607a      	str	r2, [r7, #4]
 80179a4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 3 */
  HAL_SD_CardInfoTypeDef info;

  HAL_SD_GetCardInfo(&hsd, &info);
 80179a6:	f107 0310 	add.w	r3, r7, #16
 80179aa:	4619      	mov	r1, r3
 80179ac:	4807      	ldr	r0, [pc, #28]	; (80179cc <STORAGE_GetCapacity_FS+0x34>)
 80179ae:	f7f6 f8fb 	bl	800dba8 <HAL_SD_GetCardInfo>

  *block_num =  info.LogBlockNbr - 1;
 80179b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80179b4:	1e5a      	subs	r2, r3, #1
 80179b6:	68bb      	ldr	r3, [r7, #8]
 80179b8:	601a      	str	r2, [r3, #0]
  *block_size = info.LogBlockSize;
 80179ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80179bc:	b29a      	uxth	r2, r3
 80179be:	687b      	ldr	r3, [r7, #4]
 80179c0:	801a      	strh	r2, [r3, #0]

  return (USBD_OK);
 80179c2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80179c4:	4618      	mov	r0, r3
 80179c6:	3730      	adds	r7, #48	; 0x30
 80179c8:	46bd      	mov	sp, r7
 80179ca:	bd80      	pop	{r7, pc}
 80179cc:	200003a0 	.word	0x200003a0

080179d0 <STORAGE_IsReady_FS>:
  * @brief   Checks whether the medium is ready.
  * @param  lun:  Logical unit number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsReady_FS(uint8_t lun)
{
 80179d0:	b480      	push	{r7}
 80179d2:	b083      	sub	sp, #12
 80179d4:	af00      	add	r7, sp, #0
 80179d6:	4603      	mov	r3, r0
 80179d8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80179da:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80179dc:	4618      	mov	r0, r3
 80179de:	370c      	adds	r7, #12
 80179e0:	46bd      	mov	sp, r7
 80179e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80179e6:	4770      	bx	lr

080179e8 <STORAGE_IsWriteProtected_FS>:
  * @brief  Checks whether the medium is write protected.
  * @param  lun: Logical unit number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsWriteProtected_FS(uint8_t lun)
{
 80179e8:	b480      	push	{r7}
 80179ea:	b083      	sub	sp, #12
 80179ec:	af00      	add	r7, sp, #0
 80179ee:	4603      	mov	r3, r0
 80179f0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 80179f2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80179f4:	4618      	mov	r0, r3
 80179f6:	370c      	adds	r7, #12
 80179f8:	46bd      	mov	sp, r7
 80179fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80179fe:	4770      	bx	lr

08017a00 <STORAGE_Read_FS>:
  * @param  blk_addr: Logical block address.
  * @param  blk_len: Blocks number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Read_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 8017a00:	b580      	push	{r7, lr}
 8017a02:	b086      	sub	sp, #24
 8017a04:	af02      	add	r7, sp, #8
 8017a06:	60b9      	str	r1, [r7, #8]
 8017a08:	607a      	str	r2, [r7, #4]
 8017a0a:	461a      	mov	r2, r3
 8017a0c:	4603      	mov	r3, r0
 8017a0e:	73fb      	strb	r3, [r7, #15]
 8017a10:	4613      	mov	r3, r2
 8017a12:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 6 */
  HAL_SD_ReadBlocks(&hsd, buf, blk_addr, blk_len, HAL_MAX_DELAY);
 8017a14:	89bb      	ldrh	r3, [r7, #12]
 8017a16:	f04f 32ff 	mov.w	r2, #4294967295
 8017a1a:	9200      	str	r2, [sp, #0]
 8017a1c:	687a      	ldr	r2, [r7, #4]
 8017a1e:	68b9      	ldr	r1, [r7, #8]
 8017a20:	4807      	ldr	r0, [pc, #28]	; (8017a40 <STORAGE_Read_FS+0x40>)
 8017a22:	f7f5 fa39 	bl	800ce98 <HAL_SD_ReadBlocks>
//	HAL_SD_ReadBlocks_DMA(&hsd, buf, blk_addr, blk_len);

  /* Wait until SD card is ready to use for new operation */
  while (HAL_SD_GetCardState(&hsd) != HAL_SD_CARD_TRANSFER);
 8017a26:	bf00      	nop
 8017a28:	4805      	ldr	r0, [pc, #20]	; (8017a40 <STORAGE_Read_FS+0x40>)
 8017a2a:	f7f6 f983 	bl	800dd34 <HAL_SD_GetCardState>
 8017a2e:	4603      	mov	r3, r0
 8017a30:	2b04      	cmp	r3, #4
 8017a32:	d1f9      	bne.n	8017a28 <STORAGE_Read_FS+0x28>

  return (USBD_OK);
 8017a34:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8017a36:	4618      	mov	r0, r3
 8017a38:	3710      	adds	r7, #16
 8017a3a:	46bd      	mov	sp, r7
 8017a3c:	bd80      	pop	{r7, pc}
 8017a3e:	bf00      	nop
 8017a40:	200003a0 	.word	0x200003a0

08017a44 <STORAGE_Write_FS>:
  * @param  blk_addr: Logical block address.
  * @param  blk_len: Blocks number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Write_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 8017a44:	b580      	push	{r7, lr}
 8017a46:	b086      	sub	sp, #24
 8017a48:	af02      	add	r7, sp, #8
 8017a4a:	60b9      	str	r1, [r7, #8]
 8017a4c:	607a      	str	r2, [r7, #4]
 8017a4e:	461a      	mov	r2, r3
 8017a50:	4603      	mov	r3, r0
 8017a52:	73fb      	strb	r3, [r7, #15]
 8017a54:	4613      	mov	r3, r2
 8017a56:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 7 */
  HAL_SD_WriteBlocks(&hsd, buf, blk_addr, blk_len, HAL_MAX_DELAY);
 8017a58:	89bb      	ldrh	r3, [r7, #12]
 8017a5a:	f04f 32ff 	mov.w	r2, #4294967295
 8017a5e:	9200      	str	r2, [sp, #0]
 8017a60:	687a      	ldr	r2, [r7, #4]
 8017a62:	68b9      	ldr	r1, [r7, #8]
 8017a64:	4807      	ldr	r0, [pc, #28]	; (8017a84 <STORAGE_Write_FS+0x40>)
 8017a66:	f7f5 fbf5 	bl	800d254 <HAL_SD_WriteBlocks>
//	HAL_SD_WriteBlocks_DMA(&hsd, buf, blk_addr, blk_len);

  /* Wait until SD card is ready to use for new operation */
  while (HAL_SD_GetCardState(&hsd) != HAL_SD_CARD_TRANSFER);
 8017a6a:	bf00      	nop
 8017a6c:	4805      	ldr	r0, [pc, #20]	; (8017a84 <STORAGE_Write_FS+0x40>)
 8017a6e:	f7f6 f961 	bl	800dd34 <HAL_SD_GetCardState>
 8017a72:	4603      	mov	r3, r0
 8017a74:	2b04      	cmp	r3, #4
 8017a76:	d1f9      	bne.n	8017a6c <STORAGE_Write_FS+0x28>

  return (USBD_OK);
 8017a78:	2300      	movs	r3, #0
  /* USER CODE END 7 */
}
 8017a7a:	4618      	mov	r0, r3
 8017a7c:	3710      	adds	r7, #16
 8017a7e:	46bd      	mov	sp, r7
 8017a80:	bd80      	pop	{r7, pc}
 8017a82:	bf00      	nop
 8017a84:	200003a0 	.word	0x200003a0

08017a88 <STORAGE_GetMaxLun_FS>:
  * @brief  Returns the Max Supported LUNs.
  * @param  None
  * @retval Lun(s) number.
  */
int8_t STORAGE_GetMaxLun_FS(void)
{
 8017a88:	b480      	push	{r7}
 8017a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  return (STORAGE_LUN_NBR - 1);
 8017a8c:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 8017a8e:	4618      	mov	r0, r3
 8017a90:	46bd      	mov	sp, r7
 8017a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a96:	4770      	bx	lr

08017a98 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8017a98:	b580      	push	{r7, lr}
 8017a9a:	b08a      	sub	sp, #40	; 0x28
 8017a9c:	af00      	add	r7, sp, #0
 8017a9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8017aa0:	f107 0314 	add.w	r3, r7, #20
 8017aa4:	2200      	movs	r2, #0
 8017aa6:	601a      	str	r2, [r3, #0]
 8017aa8:	605a      	str	r2, [r3, #4]
 8017aaa:	609a      	str	r2, [r3, #8]
 8017aac:	60da      	str	r2, [r3, #12]
 8017aae:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8017ab0:	687b      	ldr	r3, [r7, #4]
 8017ab2:	681b      	ldr	r3, [r3, #0]
 8017ab4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8017ab8:	d147      	bne.n	8017b4a <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8017aba:	2300      	movs	r3, #0
 8017abc:	613b      	str	r3, [r7, #16]
 8017abe:	4b25      	ldr	r3, [pc, #148]	; (8017b54 <HAL_PCD_MspInit+0xbc>)
 8017ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8017ac2:	4a24      	ldr	r2, [pc, #144]	; (8017b54 <HAL_PCD_MspInit+0xbc>)
 8017ac4:	f043 0301 	orr.w	r3, r3, #1
 8017ac8:	6313      	str	r3, [r2, #48]	; 0x30
 8017aca:	4b22      	ldr	r3, [pc, #136]	; (8017b54 <HAL_PCD_MspInit+0xbc>)
 8017acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8017ace:	f003 0301 	and.w	r3, r3, #1
 8017ad2:	613b      	str	r3, [r7, #16]
 8017ad4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8017ad6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8017ada:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8017adc:	2300      	movs	r3, #0
 8017ade:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8017ae0:	2300      	movs	r3, #0
 8017ae2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8017ae4:	f107 0314 	add.w	r3, r7, #20
 8017ae8:	4619      	mov	r1, r3
 8017aea:	481b      	ldr	r0, [pc, #108]	; (8017b58 <HAL_PCD_MspInit+0xc0>)
 8017aec:	f7f1 f822 	bl	8008b34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8017af0:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8017af4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8017af6:	2302      	movs	r3, #2
 8017af8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8017afa:	2300      	movs	r3, #0
 8017afc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8017afe:	2303      	movs	r3, #3
 8017b00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8017b02:	230a      	movs	r3, #10
 8017b04:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8017b06:	f107 0314 	add.w	r3, r7, #20
 8017b0a:	4619      	mov	r1, r3
 8017b0c:	4812      	ldr	r0, [pc, #72]	; (8017b58 <HAL_PCD_MspInit+0xc0>)
 8017b0e:	f7f1 f811 	bl	8008b34 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8017b12:	4b10      	ldr	r3, [pc, #64]	; (8017b54 <HAL_PCD_MspInit+0xbc>)
 8017b14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8017b16:	4a0f      	ldr	r2, [pc, #60]	; (8017b54 <HAL_PCD_MspInit+0xbc>)
 8017b18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8017b1c:	6353      	str	r3, [r2, #52]	; 0x34
 8017b1e:	2300      	movs	r3, #0
 8017b20:	60fb      	str	r3, [r7, #12]
 8017b22:	4b0c      	ldr	r3, [pc, #48]	; (8017b54 <HAL_PCD_MspInit+0xbc>)
 8017b24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8017b26:	4a0b      	ldr	r2, [pc, #44]	; (8017b54 <HAL_PCD_MspInit+0xbc>)
 8017b28:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8017b2c:	6453      	str	r3, [r2, #68]	; 0x44
 8017b2e:	4b09      	ldr	r3, [pc, #36]	; (8017b54 <HAL_PCD_MspInit+0xbc>)
 8017b30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8017b32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8017b36:	60fb      	str	r3, [r7, #12]
 8017b38:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8017b3a:	2200      	movs	r2, #0
 8017b3c:	2100      	movs	r1, #0
 8017b3e:	2043      	movs	r0, #67	; 0x43
 8017b40:	f7f0 fc21 	bl	8008386 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8017b44:	2043      	movs	r0, #67	; 0x43
 8017b46:	f7f0 fc3a 	bl	80083be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8017b4a:	bf00      	nop
 8017b4c:	3728      	adds	r7, #40	; 0x28
 8017b4e:	46bd      	mov	sp, r7
 8017b50:	bd80      	pop	{r7, pc}
 8017b52:	bf00      	nop
 8017b54:	40023800 	.word	0x40023800
 8017b58:	40020000 	.word	0x40020000

08017b5c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017b5c:	b580      	push	{r7, lr}
 8017b5e:	b082      	sub	sp, #8
 8017b60:	af00      	add	r7, sp, #0
 8017b62:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8017b64:	687b      	ldr	r3, [r7, #4]
 8017b66:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 8017b6a:	687b      	ldr	r3, [r7, #4]
 8017b6c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8017b70:	4619      	mov	r1, r3
 8017b72:	4610      	mov	r0, r2
 8017b74:	f7fb fc48 	bl	8013408 <USBD_LL_SetupStage>
}
 8017b78:	bf00      	nop
 8017b7a:	3708      	adds	r7, #8
 8017b7c:	46bd      	mov	sp, r7
 8017b7e:	bd80      	pop	{r7, pc}

08017b80 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017b80:	b580      	push	{r7, lr}
 8017b82:	b082      	sub	sp, #8
 8017b84:	af00      	add	r7, sp, #0
 8017b86:	6078      	str	r0, [r7, #4]
 8017b88:	460b      	mov	r3, r1
 8017b8a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8017b8c:	687b      	ldr	r3, [r7, #4]
 8017b8e:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8017b92:	78fa      	ldrb	r2, [r7, #3]
 8017b94:	6879      	ldr	r1, [r7, #4]
 8017b96:	4613      	mov	r3, r2
 8017b98:	00db      	lsls	r3, r3, #3
 8017b9a:	4413      	add	r3, r2
 8017b9c:	009b      	lsls	r3, r3, #2
 8017b9e:	440b      	add	r3, r1
 8017ba0:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8017ba4:	681a      	ldr	r2, [r3, #0]
 8017ba6:	78fb      	ldrb	r3, [r7, #3]
 8017ba8:	4619      	mov	r1, r3
 8017baa:	f7fb fc82 	bl	80134b2 <USBD_LL_DataOutStage>
}
 8017bae:	bf00      	nop
 8017bb0:	3708      	adds	r7, #8
 8017bb2:	46bd      	mov	sp, r7
 8017bb4:	bd80      	pop	{r7, pc}

08017bb6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017bb6:	b580      	push	{r7, lr}
 8017bb8:	b082      	sub	sp, #8
 8017bba:	af00      	add	r7, sp, #0
 8017bbc:	6078      	str	r0, [r7, #4]
 8017bbe:	460b      	mov	r3, r1
 8017bc0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8017bc2:	687b      	ldr	r3, [r7, #4]
 8017bc4:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8017bc8:	78fa      	ldrb	r2, [r7, #3]
 8017bca:	6879      	ldr	r1, [r7, #4]
 8017bcc:	4613      	mov	r3, r2
 8017bce:	00db      	lsls	r3, r3, #3
 8017bd0:	4413      	add	r3, r2
 8017bd2:	009b      	lsls	r3, r3, #2
 8017bd4:	440b      	add	r3, r1
 8017bd6:	334c      	adds	r3, #76	; 0x4c
 8017bd8:	681a      	ldr	r2, [r3, #0]
 8017bda:	78fb      	ldrb	r3, [r7, #3]
 8017bdc:	4619      	mov	r1, r3
 8017bde:	f7fb fd1b 	bl	8013618 <USBD_LL_DataInStage>
}
 8017be2:	bf00      	nop
 8017be4:	3708      	adds	r7, #8
 8017be6:	46bd      	mov	sp, r7
 8017be8:	bd80      	pop	{r7, pc}

08017bea <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017bea:	b580      	push	{r7, lr}
 8017bec:	b082      	sub	sp, #8
 8017bee:	af00      	add	r7, sp, #0
 8017bf0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8017bf2:	687b      	ldr	r3, [r7, #4]
 8017bf4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8017bf8:	4618      	mov	r0, r3
 8017bfa:	f7fb fe4f 	bl	801389c <USBD_LL_SOF>
}
 8017bfe:	bf00      	nop
 8017c00:	3708      	adds	r7, #8
 8017c02:	46bd      	mov	sp, r7
 8017c04:	bd80      	pop	{r7, pc}

08017c06 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017c06:	b580      	push	{r7, lr}
 8017c08:	b084      	sub	sp, #16
 8017c0a:	af00      	add	r7, sp, #0
 8017c0c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8017c0e:	2301      	movs	r3, #1
 8017c10:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8017c12:	687b      	ldr	r3, [r7, #4]
 8017c14:	68db      	ldr	r3, [r3, #12]
 8017c16:	2b00      	cmp	r3, #0
 8017c18:	d102      	bne.n	8017c20 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8017c1a:	2300      	movs	r3, #0
 8017c1c:	73fb      	strb	r3, [r7, #15]
 8017c1e:	e008      	b.n	8017c32 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8017c20:	687b      	ldr	r3, [r7, #4]
 8017c22:	68db      	ldr	r3, [r3, #12]
 8017c24:	2b02      	cmp	r3, #2
 8017c26:	d102      	bne.n	8017c2e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8017c28:	2301      	movs	r3, #1
 8017c2a:	73fb      	strb	r3, [r7, #15]
 8017c2c:	e001      	b.n	8017c32 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8017c2e:	f7e9 ffc3 	bl	8001bb8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8017c32:	687b      	ldr	r3, [r7, #4]
 8017c34:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8017c38:	7bfa      	ldrb	r2, [r7, #15]
 8017c3a:	4611      	mov	r1, r2
 8017c3c:	4618      	mov	r0, r3
 8017c3e:	f7fb fdef 	bl	8013820 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8017c42:	687b      	ldr	r3, [r7, #4]
 8017c44:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8017c48:	4618      	mov	r0, r3
 8017c4a:	f7fb fd97 	bl	801377c <USBD_LL_Reset>
}
 8017c4e:	bf00      	nop
 8017c50:	3710      	adds	r7, #16
 8017c52:	46bd      	mov	sp, r7
 8017c54:	bd80      	pop	{r7, pc}
	...

08017c58 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017c58:	b580      	push	{r7, lr}
 8017c5a:	b082      	sub	sp, #8
 8017c5c:	af00      	add	r7, sp, #0
 8017c5e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8017c60:	687b      	ldr	r3, [r7, #4]
 8017c62:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8017c66:	4618      	mov	r0, r3
 8017c68:	f7fb fdea 	bl	8013840 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8017c6c:	687b      	ldr	r3, [r7, #4]
 8017c6e:	681b      	ldr	r3, [r3, #0]
 8017c70:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8017c74:	681b      	ldr	r3, [r3, #0]
 8017c76:	687a      	ldr	r2, [r7, #4]
 8017c78:	6812      	ldr	r2, [r2, #0]
 8017c7a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8017c7e:	f043 0301 	orr.w	r3, r3, #1
 8017c82:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8017c84:	687b      	ldr	r3, [r7, #4]
 8017c86:	6a1b      	ldr	r3, [r3, #32]
 8017c88:	2b00      	cmp	r3, #0
 8017c8a:	d005      	beq.n	8017c98 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017c8c:	4b04      	ldr	r3, [pc, #16]	; (8017ca0 <HAL_PCD_SuspendCallback+0x48>)
 8017c8e:	691b      	ldr	r3, [r3, #16]
 8017c90:	4a03      	ldr	r2, [pc, #12]	; (8017ca0 <HAL_PCD_SuspendCallback+0x48>)
 8017c92:	f043 0306 	orr.w	r3, r3, #6
 8017c96:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8017c98:	bf00      	nop
 8017c9a:	3708      	adds	r7, #8
 8017c9c:	46bd      	mov	sp, r7
 8017c9e:	bd80      	pop	{r7, pc}
 8017ca0:	e000ed00 	.word	0xe000ed00

08017ca4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017ca4:	b580      	push	{r7, lr}
 8017ca6:	b082      	sub	sp, #8
 8017ca8:	af00      	add	r7, sp, #0
 8017caa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8017cac:	687b      	ldr	r3, [r7, #4]
 8017cae:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8017cb2:	4618      	mov	r0, r3
 8017cb4:	f7fb fdda 	bl	801386c <USBD_LL_Resume>
}
 8017cb8:	bf00      	nop
 8017cba:	3708      	adds	r7, #8
 8017cbc:	46bd      	mov	sp, r7
 8017cbe:	bd80      	pop	{r7, pc}

08017cc0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017cc0:	b580      	push	{r7, lr}
 8017cc2:	b082      	sub	sp, #8
 8017cc4:	af00      	add	r7, sp, #0
 8017cc6:	6078      	str	r0, [r7, #4]
 8017cc8:	460b      	mov	r3, r1
 8017cca:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8017ccc:	687b      	ldr	r3, [r7, #4]
 8017cce:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8017cd2:	78fa      	ldrb	r2, [r7, #3]
 8017cd4:	4611      	mov	r1, r2
 8017cd6:	4618      	mov	r0, r3
 8017cd8:	f7fb fe32 	bl	8013940 <USBD_LL_IsoOUTIncomplete>
}
 8017cdc:	bf00      	nop
 8017cde:	3708      	adds	r7, #8
 8017ce0:	46bd      	mov	sp, r7
 8017ce2:	bd80      	pop	{r7, pc}

08017ce4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017ce4:	b580      	push	{r7, lr}
 8017ce6:	b082      	sub	sp, #8
 8017ce8:	af00      	add	r7, sp, #0
 8017cea:	6078      	str	r0, [r7, #4]
 8017cec:	460b      	mov	r3, r1
 8017cee:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8017cf0:	687b      	ldr	r3, [r7, #4]
 8017cf2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8017cf6:	78fa      	ldrb	r2, [r7, #3]
 8017cf8:	4611      	mov	r1, r2
 8017cfa:	4618      	mov	r0, r3
 8017cfc:	f7fb fdee 	bl	80138dc <USBD_LL_IsoINIncomplete>
}
 8017d00:	bf00      	nop
 8017d02:	3708      	adds	r7, #8
 8017d04:	46bd      	mov	sp, r7
 8017d06:	bd80      	pop	{r7, pc}

08017d08 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017d08:	b580      	push	{r7, lr}
 8017d0a:	b082      	sub	sp, #8
 8017d0c:	af00      	add	r7, sp, #0
 8017d0e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8017d10:	687b      	ldr	r3, [r7, #4]
 8017d12:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8017d16:	4618      	mov	r0, r3
 8017d18:	f7fb fe44 	bl	80139a4 <USBD_LL_DevConnected>
}
 8017d1c:	bf00      	nop
 8017d1e:	3708      	adds	r7, #8
 8017d20:	46bd      	mov	sp, r7
 8017d22:	bd80      	pop	{r7, pc}

08017d24 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017d24:	b580      	push	{r7, lr}
 8017d26:	b082      	sub	sp, #8
 8017d28:	af00      	add	r7, sp, #0
 8017d2a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8017d2c:	687b      	ldr	r3, [r7, #4]
 8017d2e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8017d32:	4618      	mov	r0, r3
 8017d34:	f7fb fe41 	bl	80139ba <USBD_LL_DevDisconnected>
}
 8017d38:	bf00      	nop
 8017d3a:	3708      	adds	r7, #8
 8017d3c:	46bd      	mov	sp, r7
 8017d3e:	bd80      	pop	{r7, pc}

08017d40 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8017d40:	b580      	push	{r7, lr}
 8017d42:	b082      	sub	sp, #8
 8017d44:	af00      	add	r7, sp, #0
 8017d46:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8017d48:	687b      	ldr	r3, [r7, #4]
 8017d4a:	781b      	ldrb	r3, [r3, #0]
 8017d4c:	2b00      	cmp	r3, #0
 8017d4e:	d13c      	bne.n	8017dca <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8017d50:	4a20      	ldr	r2, [pc, #128]	; (8017dd4 <USBD_LL_Init+0x94>)
 8017d52:	687b      	ldr	r3, [r7, #4]
 8017d54:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 8017d58:	687b      	ldr	r3, [r7, #4]
 8017d5a:	4a1e      	ldr	r2, [pc, #120]	; (8017dd4 <USBD_LL_Init+0x94>)
 8017d5c:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8017d60:	4b1c      	ldr	r3, [pc, #112]	; (8017dd4 <USBD_LL_Init+0x94>)
 8017d62:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8017d66:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8017d68:	4b1a      	ldr	r3, [pc, #104]	; (8017dd4 <USBD_LL_Init+0x94>)
 8017d6a:	2206      	movs	r2, #6
 8017d6c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8017d6e:	4b19      	ldr	r3, [pc, #100]	; (8017dd4 <USBD_LL_Init+0x94>)
 8017d70:	2202      	movs	r2, #2
 8017d72:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8017d74:	4b17      	ldr	r3, [pc, #92]	; (8017dd4 <USBD_LL_Init+0x94>)
 8017d76:	2200      	movs	r2, #0
 8017d78:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8017d7a:	4b16      	ldr	r3, [pc, #88]	; (8017dd4 <USBD_LL_Init+0x94>)
 8017d7c:	2202      	movs	r2, #2
 8017d7e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8017d80:	4b14      	ldr	r3, [pc, #80]	; (8017dd4 <USBD_LL_Init+0x94>)
 8017d82:	2200      	movs	r2, #0
 8017d84:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8017d86:	4b13      	ldr	r3, [pc, #76]	; (8017dd4 <USBD_LL_Init+0x94>)
 8017d88:	2200      	movs	r2, #0
 8017d8a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8017d8c:	4b11      	ldr	r3, [pc, #68]	; (8017dd4 <USBD_LL_Init+0x94>)
 8017d8e:	2200      	movs	r2, #0
 8017d90:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8017d92:	4b10      	ldr	r3, [pc, #64]	; (8017dd4 <USBD_LL_Init+0x94>)
 8017d94:	2201      	movs	r2, #1
 8017d96:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8017d98:	4b0e      	ldr	r3, [pc, #56]	; (8017dd4 <USBD_LL_Init+0x94>)
 8017d9a:	2200      	movs	r2, #0
 8017d9c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8017d9e:	480d      	ldr	r0, [pc, #52]	; (8017dd4 <USBD_LL_Init+0x94>)
 8017da0:	f7f2 f855 	bl	8009e4e <HAL_PCD_Init>
 8017da4:	4603      	mov	r3, r0
 8017da6:	2b00      	cmp	r3, #0
 8017da8:	d001      	beq.n	8017dae <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8017daa:	f7e9 ff05 	bl	8001bb8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8017dae:	2180      	movs	r1, #128	; 0x80
 8017db0:	4808      	ldr	r0, [pc, #32]	; (8017dd4 <USBD_LL_Init+0x94>)
 8017db2:	f7f3 fb0e 	bl	800b3d2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8017db6:	2240      	movs	r2, #64	; 0x40
 8017db8:	2100      	movs	r1, #0
 8017dba:	4806      	ldr	r0, [pc, #24]	; (8017dd4 <USBD_LL_Init+0x94>)
 8017dbc:	f7f3 fac2 	bl	800b344 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8017dc0:	2280      	movs	r2, #128	; 0x80
 8017dc2:	2101      	movs	r1, #1
 8017dc4:	4803      	ldr	r0, [pc, #12]	; (8017dd4 <USBD_LL_Init+0x94>)
 8017dc6:	f7f3 fabd 	bl	800b344 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8017dca:	2300      	movs	r3, #0
}
 8017dcc:	4618      	mov	r0, r3
 8017dce:	3708      	adds	r7, #8
 8017dd0:	46bd      	mov	sp, r7
 8017dd2:	bd80      	pop	{r7, pc}
 8017dd4:	20002dd4 	.word	0x20002dd4

08017dd8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8017dd8:	b580      	push	{r7, lr}
 8017dda:	b084      	sub	sp, #16
 8017ddc:	af00      	add	r7, sp, #0
 8017dde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017de0:	2300      	movs	r3, #0
 8017de2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017de4:	2300      	movs	r3, #0
 8017de6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8017de8:	687b      	ldr	r3, [r7, #4]
 8017dea:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8017dee:	4618      	mov	r0, r3
 8017df0:	f7f2 f951 	bl	800a096 <HAL_PCD_Start>
 8017df4:	4603      	mov	r3, r0
 8017df6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017df8:	7bfb      	ldrb	r3, [r7, #15]
 8017dfa:	4618      	mov	r0, r3
 8017dfc:	f000 f9b0 	bl	8018160 <USBD_Get_USB_Status>
 8017e00:	4603      	mov	r3, r0
 8017e02:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017e04:	7bbb      	ldrb	r3, [r7, #14]
}
 8017e06:	4618      	mov	r0, r3
 8017e08:	3710      	adds	r7, #16
 8017e0a:	46bd      	mov	sp, r7
 8017e0c:	bd80      	pop	{r7, pc}

08017e0e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8017e0e:	b580      	push	{r7, lr}
 8017e10:	b084      	sub	sp, #16
 8017e12:	af00      	add	r7, sp, #0
 8017e14:	6078      	str	r0, [r7, #4]
 8017e16:	4608      	mov	r0, r1
 8017e18:	4611      	mov	r1, r2
 8017e1a:	461a      	mov	r2, r3
 8017e1c:	4603      	mov	r3, r0
 8017e1e:	70fb      	strb	r3, [r7, #3]
 8017e20:	460b      	mov	r3, r1
 8017e22:	70bb      	strb	r3, [r7, #2]
 8017e24:	4613      	mov	r3, r2
 8017e26:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017e28:	2300      	movs	r3, #0
 8017e2a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017e2c:	2300      	movs	r3, #0
 8017e2e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8017e30:	687b      	ldr	r3, [r7, #4]
 8017e32:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8017e36:	78bb      	ldrb	r3, [r7, #2]
 8017e38:	883a      	ldrh	r2, [r7, #0]
 8017e3a:	78f9      	ldrb	r1, [r7, #3]
 8017e3c:	f7f2 fe4f 	bl	800aade <HAL_PCD_EP_Open>
 8017e40:	4603      	mov	r3, r0
 8017e42:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017e44:	7bfb      	ldrb	r3, [r7, #15]
 8017e46:	4618      	mov	r0, r3
 8017e48:	f000 f98a 	bl	8018160 <USBD_Get_USB_Status>
 8017e4c:	4603      	mov	r3, r0
 8017e4e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017e50:	7bbb      	ldrb	r3, [r7, #14]
}
 8017e52:	4618      	mov	r0, r3
 8017e54:	3710      	adds	r7, #16
 8017e56:	46bd      	mov	sp, r7
 8017e58:	bd80      	pop	{r7, pc}

08017e5a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017e5a:	b580      	push	{r7, lr}
 8017e5c:	b084      	sub	sp, #16
 8017e5e:	af00      	add	r7, sp, #0
 8017e60:	6078      	str	r0, [r7, #4]
 8017e62:	460b      	mov	r3, r1
 8017e64:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017e66:	2300      	movs	r3, #0
 8017e68:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017e6a:	2300      	movs	r3, #0
 8017e6c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8017e6e:	687b      	ldr	r3, [r7, #4]
 8017e70:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8017e74:	78fa      	ldrb	r2, [r7, #3]
 8017e76:	4611      	mov	r1, r2
 8017e78:	4618      	mov	r0, r3
 8017e7a:	f7f2 fe98 	bl	800abae <HAL_PCD_EP_Close>
 8017e7e:	4603      	mov	r3, r0
 8017e80:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017e82:	7bfb      	ldrb	r3, [r7, #15]
 8017e84:	4618      	mov	r0, r3
 8017e86:	f000 f96b 	bl	8018160 <USBD_Get_USB_Status>
 8017e8a:	4603      	mov	r3, r0
 8017e8c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017e8e:	7bbb      	ldrb	r3, [r7, #14]
}
 8017e90:	4618      	mov	r0, r3
 8017e92:	3710      	adds	r7, #16
 8017e94:	46bd      	mov	sp, r7
 8017e96:	bd80      	pop	{r7, pc}

08017e98 <USBD_LL_FlushEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_FlushEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017e98:	b580      	push	{r7, lr}
 8017e9a:	b084      	sub	sp, #16
 8017e9c:	af00      	add	r7, sp, #0
 8017e9e:	6078      	str	r0, [r7, #4]
 8017ea0:	460b      	mov	r3, r1
 8017ea2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017ea4:	2300      	movs	r3, #0
 8017ea6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017ea8:	2300      	movs	r3, #0
 8017eaa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Flush(pdev->pData, ep_addr);
 8017eac:	687b      	ldr	r3, [r7, #4]
 8017eae:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8017eb2:	78fa      	ldrb	r2, [r7, #3]
 8017eb4:	4611      	mov	r1, r2
 8017eb6:	4618      	mov	r0, r3
 8017eb8:	f7f3 f85b 	bl	800af72 <HAL_PCD_EP_Flush>
 8017ebc:	4603      	mov	r3, r0
 8017ebe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017ec0:	7bfb      	ldrb	r3, [r7, #15]
 8017ec2:	4618      	mov	r0, r3
 8017ec4:	f000 f94c 	bl	8018160 <USBD_Get_USB_Status>
 8017ec8:	4603      	mov	r3, r0
 8017eca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017ecc:	7bbb      	ldrb	r3, [r7, #14]
}
 8017ece:	4618      	mov	r0, r3
 8017ed0:	3710      	adds	r7, #16
 8017ed2:	46bd      	mov	sp, r7
 8017ed4:	bd80      	pop	{r7, pc}

08017ed6 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017ed6:	b580      	push	{r7, lr}
 8017ed8:	b084      	sub	sp, #16
 8017eda:	af00      	add	r7, sp, #0
 8017edc:	6078      	str	r0, [r7, #4]
 8017ede:	460b      	mov	r3, r1
 8017ee0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017ee2:	2300      	movs	r3, #0
 8017ee4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017ee6:	2300      	movs	r3, #0
 8017ee8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8017eea:	687b      	ldr	r3, [r7, #4]
 8017eec:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8017ef0:	78fa      	ldrb	r2, [r7, #3]
 8017ef2:	4611      	mov	r1, r2
 8017ef4:	4618      	mov	r0, r3
 8017ef6:	f7f2 ff51 	bl	800ad9c <HAL_PCD_EP_SetStall>
 8017efa:	4603      	mov	r3, r0
 8017efc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017efe:	7bfb      	ldrb	r3, [r7, #15]
 8017f00:	4618      	mov	r0, r3
 8017f02:	f000 f92d 	bl	8018160 <USBD_Get_USB_Status>
 8017f06:	4603      	mov	r3, r0
 8017f08:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017f0a:	7bbb      	ldrb	r3, [r7, #14]
}
 8017f0c:	4618      	mov	r0, r3
 8017f0e:	3710      	adds	r7, #16
 8017f10:	46bd      	mov	sp, r7
 8017f12:	bd80      	pop	{r7, pc}

08017f14 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017f14:	b580      	push	{r7, lr}
 8017f16:	b084      	sub	sp, #16
 8017f18:	af00      	add	r7, sp, #0
 8017f1a:	6078      	str	r0, [r7, #4]
 8017f1c:	460b      	mov	r3, r1
 8017f1e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017f20:	2300      	movs	r3, #0
 8017f22:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017f24:	2300      	movs	r3, #0
 8017f26:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8017f28:	687b      	ldr	r3, [r7, #4]
 8017f2a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8017f2e:	78fa      	ldrb	r2, [r7, #3]
 8017f30:	4611      	mov	r1, r2
 8017f32:	4618      	mov	r0, r3
 8017f34:	f7f2 ff96 	bl	800ae64 <HAL_PCD_EP_ClrStall>
 8017f38:	4603      	mov	r3, r0
 8017f3a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017f3c:	7bfb      	ldrb	r3, [r7, #15]
 8017f3e:	4618      	mov	r0, r3
 8017f40:	f000 f90e 	bl	8018160 <USBD_Get_USB_Status>
 8017f44:	4603      	mov	r3, r0
 8017f46:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017f48:	7bbb      	ldrb	r3, [r7, #14]
}
 8017f4a:	4618      	mov	r0, r3
 8017f4c:	3710      	adds	r7, #16
 8017f4e:	46bd      	mov	sp, r7
 8017f50:	bd80      	pop	{r7, pc}

08017f52 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017f52:	b480      	push	{r7}
 8017f54:	b085      	sub	sp, #20
 8017f56:	af00      	add	r7, sp, #0
 8017f58:	6078      	str	r0, [r7, #4]
 8017f5a:	460b      	mov	r3, r1
 8017f5c:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8017f5e:	687b      	ldr	r3, [r7, #4]
 8017f60:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8017f64:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8017f66:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8017f6a:	2b00      	cmp	r3, #0
 8017f6c:	da0b      	bge.n	8017f86 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8017f6e:	78fb      	ldrb	r3, [r7, #3]
 8017f70:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8017f74:	68f9      	ldr	r1, [r7, #12]
 8017f76:	4613      	mov	r3, r2
 8017f78:	00db      	lsls	r3, r3, #3
 8017f7a:	4413      	add	r3, r2
 8017f7c:	009b      	lsls	r3, r3, #2
 8017f7e:	440b      	add	r3, r1
 8017f80:	333e      	adds	r3, #62	; 0x3e
 8017f82:	781b      	ldrb	r3, [r3, #0]
 8017f84:	e00b      	b.n	8017f9e <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8017f86:	78fb      	ldrb	r3, [r7, #3]
 8017f88:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8017f8c:	68f9      	ldr	r1, [r7, #12]
 8017f8e:	4613      	mov	r3, r2
 8017f90:	00db      	lsls	r3, r3, #3
 8017f92:	4413      	add	r3, r2
 8017f94:	009b      	lsls	r3, r3, #2
 8017f96:	440b      	add	r3, r1
 8017f98:	f203 237e 	addw	r3, r3, #638	; 0x27e
 8017f9c:	781b      	ldrb	r3, [r3, #0]
  }
}
 8017f9e:	4618      	mov	r0, r3
 8017fa0:	3714      	adds	r7, #20
 8017fa2:	46bd      	mov	sp, r7
 8017fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017fa8:	4770      	bx	lr

08017faa <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8017faa:	b580      	push	{r7, lr}
 8017fac:	b084      	sub	sp, #16
 8017fae:	af00      	add	r7, sp, #0
 8017fb0:	6078      	str	r0, [r7, #4]
 8017fb2:	460b      	mov	r3, r1
 8017fb4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017fb6:	2300      	movs	r3, #0
 8017fb8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017fba:	2300      	movs	r3, #0
 8017fbc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8017fbe:	687b      	ldr	r3, [r7, #4]
 8017fc0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8017fc4:	78fa      	ldrb	r2, [r7, #3]
 8017fc6:	4611      	mov	r1, r2
 8017fc8:	4618      	mov	r0, r3
 8017fca:	f7f2 fd63 	bl	800aa94 <HAL_PCD_SetAddress>
 8017fce:	4603      	mov	r3, r0
 8017fd0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017fd2:	7bfb      	ldrb	r3, [r7, #15]
 8017fd4:	4618      	mov	r0, r3
 8017fd6:	f000 f8c3 	bl	8018160 <USBD_Get_USB_Status>
 8017fda:	4603      	mov	r3, r0
 8017fdc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017fde:	7bbb      	ldrb	r3, [r7, #14]
}
 8017fe0:	4618      	mov	r0, r3
 8017fe2:	3710      	adds	r7, #16
 8017fe4:	46bd      	mov	sp, r7
 8017fe6:	bd80      	pop	{r7, pc}

08017fe8 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8017fe8:	b580      	push	{r7, lr}
 8017fea:	b086      	sub	sp, #24
 8017fec:	af00      	add	r7, sp, #0
 8017fee:	60f8      	str	r0, [r7, #12]
 8017ff0:	607a      	str	r2, [r7, #4]
 8017ff2:	603b      	str	r3, [r7, #0]
 8017ff4:	460b      	mov	r3, r1
 8017ff6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017ff8:	2300      	movs	r3, #0
 8017ffa:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017ffc:	2300      	movs	r3, #0
 8017ffe:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8018000:	68fb      	ldr	r3, [r7, #12]
 8018002:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8018006:	7af9      	ldrb	r1, [r7, #11]
 8018008:	683b      	ldr	r3, [r7, #0]
 801800a:	687a      	ldr	r2, [r7, #4]
 801800c:	f7f2 fe7c 	bl	800ad08 <HAL_PCD_EP_Transmit>
 8018010:	4603      	mov	r3, r0
 8018012:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018014:	7dfb      	ldrb	r3, [r7, #23]
 8018016:	4618      	mov	r0, r3
 8018018:	f000 f8a2 	bl	8018160 <USBD_Get_USB_Status>
 801801c:	4603      	mov	r3, r0
 801801e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8018020:	7dbb      	ldrb	r3, [r7, #22]
}
 8018022:	4618      	mov	r0, r3
 8018024:	3718      	adds	r7, #24
 8018026:	46bd      	mov	sp, r7
 8018028:	bd80      	pop	{r7, pc}

0801802a <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801802a:	b580      	push	{r7, lr}
 801802c:	b086      	sub	sp, #24
 801802e:	af00      	add	r7, sp, #0
 8018030:	60f8      	str	r0, [r7, #12]
 8018032:	607a      	str	r2, [r7, #4]
 8018034:	603b      	str	r3, [r7, #0]
 8018036:	460b      	mov	r3, r1
 8018038:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801803a:	2300      	movs	r3, #0
 801803c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801803e:	2300      	movs	r3, #0
 8018040:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8018042:	68fb      	ldr	r3, [r7, #12]
 8018044:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8018048:	7af9      	ldrb	r1, [r7, #11]
 801804a:	683b      	ldr	r3, [r7, #0]
 801804c:	687a      	ldr	r2, [r7, #4]
 801804e:	f7f2 fdf8 	bl	800ac42 <HAL_PCD_EP_Receive>
 8018052:	4603      	mov	r3, r0
 8018054:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018056:	7dfb      	ldrb	r3, [r7, #23]
 8018058:	4618      	mov	r0, r3
 801805a:	f000 f881 	bl	8018160 <USBD_Get_USB_Status>
 801805e:	4603      	mov	r3, r0
 8018060:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8018062:	7dbb      	ldrb	r3, [r7, #22]
}
 8018064:	4618      	mov	r0, r3
 8018066:	3718      	adds	r7, #24
 8018068:	46bd      	mov	sp, r7
 801806a:	bd80      	pop	{r7, pc}

0801806c <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801806c:	b580      	push	{r7, lr}
 801806e:	b082      	sub	sp, #8
 8018070:	af00      	add	r7, sp, #0
 8018072:	6078      	str	r0, [r7, #4]
 8018074:	460b      	mov	r3, r1
 8018076:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8018078:	687b      	ldr	r3, [r7, #4]
 801807a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801807e:	78fa      	ldrb	r2, [r7, #3]
 8018080:	4611      	mov	r1, r2
 8018082:	4618      	mov	r0, r3
 8018084:	f7f2 fe28 	bl	800acd8 <HAL_PCD_EP_GetRxCount>
 8018088:	4603      	mov	r3, r0
}
 801808a:	4618      	mov	r0, r3
 801808c:	3708      	adds	r7, #8
 801808e:	46bd      	mov	sp, r7
 8018090:	bd80      	pop	{r7, pc}
	...

08018094 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8018094:	b580      	push	{r7, lr}
 8018096:	b082      	sub	sp, #8
 8018098:	af00      	add	r7, sp, #0
 801809a:	6078      	str	r0, [r7, #4]
 801809c:	460b      	mov	r3, r1
 801809e:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 80180a0:	78fb      	ldrb	r3, [r7, #3]
 80180a2:	2b00      	cmp	r3, #0
 80180a4:	d002      	beq.n	80180ac <HAL_PCDEx_LPM_Callback+0x18>
 80180a6:	2b01      	cmp	r3, #1
 80180a8:	d01f      	beq.n	80180ea <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 80180aa:	e03b      	b.n	8018124 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 80180ac:	687b      	ldr	r3, [r7, #4]
 80180ae:	6a1b      	ldr	r3, [r3, #32]
 80180b0:	2b00      	cmp	r3, #0
 80180b2:	d007      	beq.n	80180c4 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClock_Config();
 80180b4:	f7e9 f9f8 	bl	80014a8 <SystemClock_Config>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80180b8:	4b1c      	ldr	r3, [pc, #112]	; (801812c <HAL_PCDEx_LPM_Callback+0x98>)
 80180ba:	691b      	ldr	r3, [r3, #16]
 80180bc:	4a1b      	ldr	r2, [pc, #108]	; (801812c <HAL_PCDEx_LPM_Callback+0x98>)
 80180be:	f023 0306 	bic.w	r3, r3, #6
 80180c2:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 80180c4:	687b      	ldr	r3, [r7, #4]
 80180c6:	681b      	ldr	r3, [r3, #0]
 80180c8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80180cc:	681b      	ldr	r3, [r3, #0]
 80180ce:	687a      	ldr	r2, [r7, #4]
 80180d0:	6812      	ldr	r2, [r2, #0]
 80180d2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80180d6:	f023 0301 	bic.w	r3, r3, #1
 80180da:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 80180dc:	687b      	ldr	r3, [r7, #4]
 80180de:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80180e2:	4618      	mov	r0, r3
 80180e4:	f7fb fbc2 	bl	801386c <USBD_LL_Resume>
    break;
 80180e8:	e01c      	b.n	8018124 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80180ea:	687b      	ldr	r3, [r7, #4]
 80180ec:	681b      	ldr	r3, [r3, #0]
 80180ee:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80180f2:	681b      	ldr	r3, [r3, #0]
 80180f4:	687a      	ldr	r2, [r7, #4]
 80180f6:	6812      	ldr	r2, [r2, #0]
 80180f8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80180fc:	f043 0301 	orr.w	r3, r3, #1
 8018100:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 8018102:	687b      	ldr	r3, [r7, #4]
 8018104:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8018108:	4618      	mov	r0, r3
 801810a:	f7fb fb99 	bl	8013840 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 801810e:	687b      	ldr	r3, [r7, #4]
 8018110:	6a1b      	ldr	r3, [r3, #32]
 8018112:	2b00      	cmp	r3, #0
 8018114:	d005      	beq.n	8018122 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8018116:	4b05      	ldr	r3, [pc, #20]	; (801812c <HAL_PCDEx_LPM_Callback+0x98>)
 8018118:	691b      	ldr	r3, [r3, #16]
 801811a:	4a04      	ldr	r2, [pc, #16]	; (801812c <HAL_PCDEx_LPM_Callback+0x98>)
 801811c:	f043 0306 	orr.w	r3, r3, #6
 8018120:	6113      	str	r3, [r2, #16]
    break;
 8018122:	bf00      	nop
}
 8018124:	bf00      	nop
 8018126:	3708      	adds	r7, #8
 8018128:	46bd      	mov	sp, r7
 801812a:	bd80      	pop	{r7, pc}
 801812c:	e000ed00 	.word	0xe000ed00

08018130 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8018130:	b480      	push	{r7}
 8018132:	b083      	sub	sp, #12
 8018134:	af00      	add	r7, sp, #0
 8018136:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_MSC_BOT_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8018138:	4b03      	ldr	r3, [pc, #12]	; (8018148 <USBD_static_malloc+0x18>)
}
 801813a:	4618      	mov	r0, r3
 801813c:	370c      	adds	r7, #12
 801813e:	46bd      	mov	sp, r7
 8018140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018144:	4770      	bx	lr
 8018146:	bf00      	nop
 8018148:	200032e0 	.word	0x200032e0

0801814c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 801814c:	b480      	push	{r7}
 801814e:	b083      	sub	sp, #12
 8018150:	af00      	add	r7, sp, #0
 8018152:	6078      	str	r0, [r7, #4]

}
 8018154:	bf00      	nop
 8018156:	370c      	adds	r7, #12
 8018158:	46bd      	mov	sp, r7
 801815a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801815e:	4770      	bx	lr

08018160 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8018160:	b480      	push	{r7}
 8018162:	b085      	sub	sp, #20
 8018164:	af00      	add	r7, sp, #0
 8018166:	4603      	mov	r3, r0
 8018168:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801816a:	2300      	movs	r3, #0
 801816c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801816e:	79fb      	ldrb	r3, [r7, #7]
 8018170:	2b03      	cmp	r3, #3
 8018172:	d817      	bhi.n	80181a4 <USBD_Get_USB_Status+0x44>
 8018174:	a201      	add	r2, pc, #4	; (adr r2, 801817c <USBD_Get_USB_Status+0x1c>)
 8018176:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801817a:	bf00      	nop
 801817c:	0801818d 	.word	0x0801818d
 8018180:	08018193 	.word	0x08018193
 8018184:	08018199 	.word	0x08018199
 8018188:	0801819f 	.word	0x0801819f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 801818c:	2300      	movs	r3, #0
 801818e:	73fb      	strb	r3, [r7, #15]
    break;
 8018190:	e00b      	b.n	80181aa <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8018192:	2303      	movs	r3, #3
 8018194:	73fb      	strb	r3, [r7, #15]
    break;
 8018196:	e008      	b.n	80181aa <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8018198:	2301      	movs	r3, #1
 801819a:	73fb      	strb	r3, [r7, #15]
    break;
 801819c:	e005      	b.n	80181aa <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801819e:	2303      	movs	r3, #3
 80181a0:	73fb      	strb	r3, [r7, #15]
    break;
 80181a2:	e002      	b.n	80181aa <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80181a4:	2303      	movs	r3, #3
 80181a6:	73fb      	strb	r3, [r7, #15]
    break;
 80181a8:	bf00      	nop
  }
  return usb_status;
 80181aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80181ac:	4618      	mov	r0, r3
 80181ae:	3714      	adds	r7, #20
 80181b0:	46bd      	mov	sp, r7
 80181b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80181b6:	4770      	bx	lr

080181b8 <__errno>:
 80181b8:	4b01      	ldr	r3, [pc, #4]	; (80181c0 <__errno+0x8>)
 80181ba:	6818      	ldr	r0, [r3, #0]
 80181bc:	4770      	bx	lr
 80181be:	bf00      	nop
 80181c0:	20000134 	.word	0x20000134

080181c4 <__libc_init_array>:
 80181c4:	b570      	push	{r4, r5, r6, lr}
 80181c6:	4d0d      	ldr	r5, [pc, #52]	; (80181fc <__libc_init_array+0x38>)
 80181c8:	4c0d      	ldr	r4, [pc, #52]	; (8018200 <__libc_init_array+0x3c>)
 80181ca:	1b64      	subs	r4, r4, r5
 80181cc:	10a4      	asrs	r4, r4, #2
 80181ce:	2600      	movs	r6, #0
 80181d0:	42a6      	cmp	r6, r4
 80181d2:	d109      	bne.n	80181e8 <__libc_init_array+0x24>
 80181d4:	4d0b      	ldr	r5, [pc, #44]	; (8018204 <__libc_init_array+0x40>)
 80181d6:	4c0c      	ldr	r4, [pc, #48]	; (8018208 <__libc_init_array+0x44>)
 80181d8:	f000 fc8e 	bl	8018af8 <_init>
 80181dc:	1b64      	subs	r4, r4, r5
 80181de:	10a4      	asrs	r4, r4, #2
 80181e0:	2600      	movs	r6, #0
 80181e2:	42a6      	cmp	r6, r4
 80181e4:	d105      	bne.n	80181f2 <__libc_init_array+0x2e>
 80181e6:	bd70      	pop	{r4, r5, r6, pc}
 80181e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80181ec:	4798      	blx	r3
 80181ee:	3601      	adds	r6, #1
 80181f0:	e7ee      	b.n	80181d0 <__libc_init_array+0xc>
 80181f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80181f6:	4798      	blx	r3
 80181f8:	3601      	adds	r6, #1
 80181fa:	e7f2      	b.n	80181e2 <__libc_init_array+0x1e>
 80181fc:	08019094 	.word	0x08019094
 8018200:	08019094 	.word	0x08019094
 8018204:	08019094 	.word	0x08019094
 8018208:	08019098 	.word	0x08019098

0801820c <memset>:
 801820c:	4402      	add	r2, r0
 801820e:	4603      	mov	r3, r0
 8018210:	4293      	cmp	r3, r2
 8018212:	d100      	bne.n	8018216 <memset+0xa>
 8018214:	4770      	bx	lr
 8018216:	f803 1b01 	strb.w	r1, [r3], #1
 801821a:	e7f9      	b.n	8018210 <memset+0x4>

0801821c <siprintf>:
 801821c:	b40e      	push	{r1, r2, r3}
 801821e:	b500      	push	{lr}
 8018220:	b09c      	sub	sp, #112	; 0x70
 8018222:	ab1d      	add	r3, sp, #116	; 0x74
 8018224:	9002      	str	r0, [sp, #8]
 8018226:	9006      	str	r0, [sp, #24]
 8018228:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801822c:	4809      	ldr	r0, [pc, #36]	; (8018254 <siprintf+0x38>)
 801822e:	9107      	str	r1, [sp, #28]
 8018230:	9104      	str	r1, [sp, #16]
 8018232:	4909      	ldr	r1, [pc, #36]	; (8018258 <siprintf+0x3c>)
 8018234:	f853 2b04 	ldr.w	r2, [r3], #4
 8018238:	9105      	str	r1, [sp, #20]
 801823a:	6800      	ldr	r0, [r0, #0]
 801823c:	9301      	str	r3, [sp, #4]
 801823e:	a902      	add	r1, sp, #8
 8018240:	f000 f868 	bl	8018314 <_svfiprintf_r>
 8018244:	9b02      	ldr	r3, [sp, #8]
 8018246:	2200      	movs	r2, #0
 8018248:	701a      	strb	r2, [r3, #0]
 801824a:	b01c      	add	sp, #112	; 0x70
 801824c:	f85d eb04 	ldr.w	lr, [sp], #4
 8018250:	b003      	add	sp, #12
 8018252:	4770      	bx	lr
 8018254:	20000134 	.word	0x20000134
 8018258:	ffff0208 	.word	0xffff0208

0801825c <__ssputs_r>:
 801825c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018260:	688e      	ldr	r6, [r1, #8]
 8018262:	429e      	cmp	r6, r3
 8018264:	4682      	mov	sl, r0
 8018266:	460c      	mov	r4, r1
 8018268:	4690      	mov	r8, r2
 801826a:	461f      	mov	r7, r3
 801826c:	d838      	bhi.n	80182e0 <__ssputs_r+0x84>
 801826e:	898a      	ldrh	r2, [r1, #12]
 8018270:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8018274:	d032      	beq.n	80182dc <__ssputs_r+0x80>
 8018276:	6825      	ldr	r5, [r4, #0]
 8018278:	6909      	ldr	r1, [r1, #16]
 801827a:	eba5 0901 	sub.w	r9, r5, r1
 801827e:	6965      	ldr	r5, [r4, #20]
 8018280:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8018284:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8018288:	3301      	adds	r3, #1
 801828a:	444b      	add	r3, r9
 801828c:	106d      	asrs	r5, r5, #1
 801828e:	429d      	cmp	r5, r3
 8018290:	bf38      	it	cc
 8018292:	461d      	movcc	r5, r3
 8018294:	0553      	lsls	r3, r2, #21
 8018296:	d531      	bpl.n	80182fc <__ssputs_r+0xa0>
 8018298:	4629      	mov	r1, r5
 801829a:	f000 fb63 	bl	8018964 <_malloc_r>
 801829e:	4606      	mov	r6, r0
 80182a0:	b950      	cbnz	r0, 80182b8 <__ssputs_r+0x5c>
 80182a2:	230c      	movs	r3, #12
 80182a4:	f8ca 3000 	str.w	r3, [sl]
 80182a8:	89a3      	ldrh	r3, [r4, #12]
 80182aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80182ae:	81a3      	strh	r3, [r4, #12]
 80182b0:	f04f 30ff 	mov.w	r0, #4294967295
 80182b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80182b8:	6921      	ldr	r1, [r4, #16]
 80182ba:	464a      	mov	r2, r9
 80182bc:	f000 fabe 	bl	801883c <memcpy>
 80182c0:	89a3      	ldrh	r3, [r4, #12]
 80182c2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80182c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80182ca:	81a3      	strh	r3, [r4, #12]
 80182cc:	6126      	str	r6, [r4, #16]
 80182ce:	6165      	str	r5, [r4, #20]
 80182d0:	444e      	add	r6, r9
 80182d2:	eba5 0509 	sub.w	r5, r5, r9
 80182d6:	6026      	str	r6, [r4, #0]
 80182d8:	60a5      	str	r5, [r4, #8]
 80182da:	463e      	mov	r6, r7
 80182dc:	42be      	cmp	r6, r7
 80182de:	d900      	bls.n	80182e2 <__ssputs_r+0x86>
 80182e0:	463e      	mov	r6, r7
 80182e2:	6820      	ldr	r0, [r4, #0]
 80182e4:	4632      	mov	r2, r6
 80182e6:	4641      	mov	r1, r8
 80182e8:	f000 fab6 	bl	8018858 <memmove>
 80182ec:	68a3      	ldr	r3, [r4, #8]
 80182ee:	1b9b      	subs	r3, r3, r6
 80182f0:	60a3      	str	r3, [r4, #8]
 80182f2:	6823      	ldr	r3, [r4, #0]
 80182f4:	4433      	add	r3, r6
 80182f6:	6023      	str	r3, [r4, #0]
 80182f8:	2000      	movs	r0, #0
 80182fa:	e7db      	b.n	80182b4 <__ssputs_r+0x58>
 80182fc:	462a      	mov	r2, r5
 80182fe:	f000 fba5 	bl	8018a4c <_realloc_r>
 8018302:	4606      	mov	r6, r0
 8018304:	2800      	cmp	r0, #0
 8018306:	d1e1      	bne.n	80182cc <__ssputs_r+0x70>
 8018308:	6921      	ldr	r1, [r4, #16]
 801830a:	4650      	mov	r0, sl
 801830c:	f000 fabe 	bl	801888c <_free_r>
 8018310:	e7c7      	b.n	80182a2 <__ssputs_r+0x46>
	...

08018314 <_svfiprintf_r>:
 8018314:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018318:	4698      	mov	r8, r3
 801831a:	898b      	ldrh	r3, [r1, #12]
 801831c:	061b      	lsls	r3, r3, #24
 801831e:	b09d      	sub	sp, #116	; 0x74
 8018320:	4607      	mov	r7, r0
 8018322:	460d      	mov	r5, r1
 8018324:	4614      	mov	r4, r2
 8018326:	d50e      	bpl.n	8018346 <_svfiprintf_r+0x32>
 8018328:	690b      	ldr	r3, [r1, #16]
 801832a:	b963      	cbnz	r3, 8018346 <_svfiprintf_r+0x32>
 801832c:	2140      	movs	r1, #64	; 0x40
 801832e:	f000 fb19 	bl	8018964 <_malloc_r>
 8018332:	6028      	str	r0, [r5, #0]
 8018334:	6128      	str	r0, [r5, #16]
 8018336:	b920      	cbnz	r0, 8018342 <_svfiprintf_r+0x2e>
 8018338:	230c      	movs	r3, #12
 801833a:	603b      	str	r3, [r7, #0]
 801833c:	f04f 30ff 	mov.w	r0, #4294967295
 8018340:	e0d1      	b.n	80184e6 <_svfiprintf_r+0x1d2>
 8018342:	2340      	movs	r3, #64	; 0x40
 8018344:	616b      	str	r3, [r5, #20]
 8018346:	2300      	movs	r3, #0
 8018348:	9309      	str	r3, [sp, #36]	; 0x24
 801834a:	2320      	movs	r3, #32
 801834c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8018350:	f8cd 800c 	str.w	r8, [sp, #12]
 8018354:	2330      	movs	r3, #48	; 0x30
 8018356:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8018500 <_svfiprintf_r+0x1ec>
 801835a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801835e:	f04f 0901 	mov.w	r9, #1
 8018362:	4623      	mov	r3, r4
 8018364:	469a      	mov	sl, r3
 8018366:	f813 2b01 	ldrb.w	r2, [r3], #1
 801836a:	b10a      	cbz	r2, 8018370 <_svfiprintf_r+0x5c>
 801836c:	2a25      	cmp	r2, #37	; 0x25
 801836e:	d1f9      	bne.n	8018364 <_svfiprintf_r+0x50>
 8018370:	ebba 0b04 	subs.w	fp, sl, r4
 8018374:	d00b      	beq.n	801838e <_svfiprintf_r+0x7a>
 8018376:	465b      	mov	r3, fp
 8018378:	4622      	mov	r2, r4
 801837a:	4629      	mov	r1, r5
 801837c:	4638      	mov	r0, r7
 801837e:	f7ff ff6d 	bl	801825c <__ssputs_r>
 8018382:	3001      	adds	r0, #1
 8018384:	f000 80aa 	beq.w	80184dc <_svfiprintf_r+0x1c8>
 8018388:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801838a:	445a      	add	r2, fp
 801838c:	9209      	str	r2, [sp, #36]	; 0x24
 801838e:	f89a 3000 	ldrb.w	r3, [sl]
 8018392:	2b00      	cmp	r3, #0
 8018394:	f000 80a2 	beq.w	80184dc <_svfiprintf_r+0x1c8>
 8018398:	2300      	movs	r3, #0
 801839a:	f04f 32ff 	mov.w	r2, #4294967295
 801839e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80183a2:	f10a 0a01 	add.w	sl, sl, #1
 80183a6:	9304      	str	r3, [sp, #16]
 80183a8:	9307      	str	r3, [sp, #28]
 80183aa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80183ae:	931a      	str	r3, [sp, #104]	; 0x68
 80183b0:	4654      	mov	r4, sl
 80183b2:	2205      	movs	r2, #5
 80183b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80183b8:	4851      	ldr	r0, [pc, #324]	; (8018500 <_svfiprintf_r+0x1ec>)
 80183ba:	f7e7 ff29 	bl	8000210 <memchr>
 80183be:	9a04      	ldr	r2, [sp, #16]
 80183c0:	b9d8      	cbnz	r0, 80183fa <_svfiprintf_r+0xe6>
 80183c2:	06d0      	lsls	r0, r2, #27
 80183c4:	bf44      	itt	mi
 80183c6:	2320      	movmi	r3, #32
 80183c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80183cc:	0711      	lsls	r1, r2, #28
 80183ce:	bf44      	itt	mi
 80183d0:	232b      	movmi	r3, #43	; 0x2b
 80183d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80183d6:	f89a 3000 	ldrb.w	r3, [sl]
 80183da:	2b2a      	cmp	r3, #42	; 0x2a
 80183dc:	d015      	beq.n	801840a <_svfiprintf_r+0xf6>
 80183de:	9a07      	ldr	r2, [sp, #28]
 80183e0:	4654      	mov	r4, sl
 80183e2:	2000      	movs	r0, #0
 80183e4:	f04f 0c0a 	mov.w	ip, #10
 80183e8:	4621      	mov	r1, r4
 80183ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80183ee:	3b30      	subs	r3, #48	; 0x30
 80183f0:	2b09      	cmp	r3, #9
 80183f2:	d94e      	bls.n	8018492 <_svfiprintf_r+0x17e>
 80183f4:	b1b0      	cbz	r0, 8018424 <_svfiprintf_r+0x110>
 80183f6:	9207      	str	r2, [sp, #28]
 80183f8:	e014      	b.n	8018424 <_svfiprintf_r+0x110>
 80183fa:	eba0 0308 	sub.w	r3, r0, r8
 80183fe:	fa09 f303 	lsl.w	r3, r9, r3
 8018402:	4313      	orrs	r3, r2
 8018404:	9304      	str	r3, [sp, #16]
 8018406:	46a2      	mov	sl, r4
 8018408:	e7d2      	b.n	80183b0 <_svfiprintf_r+0x9c>
 801840a:	9b03      	ldr	r3, [sp, #12]
 801840c:	1d19      	adds	r1, r3, #4
 801840e:	681b      	ldr	r3, [r3, #0]
 8018410:	9103      	str	r1, [sp, #12]
 8018412:	2b00      	cmp	r3, #0
 8018414:	bfbb      	ittet	lt
 8018416:	425b      	neglt	r3, r3
 8018418:	f042 0202 	orrlt.w	r2, r2, #2
 801841c:	9307      	strge	r3, [sp, #28]
 801841e:	9307      	strlt	r3, [sp, #28]
 8018420:	bfb8      	it	lt
 8018422:	9204      	strlt	r2, [sp, #16]
 8018424:	7823      	ldrb	r3, [r4, #0]
 8018426:	2b2e      	cmp	r3, #46	; 0x2e
 8018428:	d10c      	bne.n	8018444 <_svfiprintf_r+0x130>
 801842a:	7863      	ldrb	r3, [r4, #1]
 801842c:	2b2a      	cmp	r3, #42	; 0x2a
 801842e:	d135      	bne.n	801849c <_svfiprintf_r+0x188>
 8018430:	9b03      	ldr	r3, [sp, #12]
 8018432:	1d1a      	adds	r2, r3, #4
 8018434:	681b      	ldr	r3, [r3, #0]
 8018436:	9203      	str	r2, [sp, #12]
 8018438:	2b00      	cmp	r3, #0
 801843a:	bfb8      	it	lt
 801843c:	f04f 33ff 	movlt.w	r3, #4294967295
 8018440:	3402      	adds	r4, #2
 8018442:	9305      	str	r3, [sp, #20]
 8018444:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8018510 <_svfiprintf_r+0x1fc>
 8018448:	7821      	ldrb	r1, [r4, #0]
 801844a:	2203      	movs	r2, #3
 801844c:	4650      	mov	r0, sl
 801844e:	f7e7 fedf 	bl	8000210 <memchr>
 8018452:	b140      	cbz	r0, 8018466 <_svfiprintf_r+0x152>
 8018454:	2340      	movs	r3, #64	; 0x40
 8018456:	eba0 000a 	sub.w	r0, r0, sl
 801845a:	fa03 f000 	lsl.w	r0, r3, r0
 801845e:	9b04      	ldr	r3, [sp, #16]
 8018460:	4303      	orrs	r3, r0
 8018462:	3401      	adds	r4, #1
 8018464:	9304      	str	r3, [sp, #16]
 8018466:	f814 1b01 	ldrb.w	r1, [r4], #1
 801846a:	4826      	ldr	r0, [pc, #152]	; (8018504 <_svfiprintf_r+0x1f0>)
 801846c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8018470:	2206      	movs	r2, #6
 8018472:	f7e7 fecd 	bl	8000210 <memchr>
 8018476:	2800      	cmp	r0, #0
 8018478:	d038      	beq.n	80184ec <_svfiprintf_r+0x1d8>
 801847a:	4b23      	ldr	r3, [pc, #140]	; (8018508 <_svfiprintf_r+0x1f4>)
 801847c:	bb1b      	cbnz	r3, 80184c6 <_svfiprintf_r+0x1b2>
 801847e:	9b03      	ldr	r3, [sp, #12]
 8018480:	3307      	adds	r3, #7
 8018482:	f023 0307 	bic.w	r3, r3, #7
 8018486:	3308      	adds	r3, #8
 8018488:	9303      	str	r3, [sp, #12]
 801848a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801848c:	4433      	add	r3, r6
 801848e:	9309      	str	r3, [sp, #36]	; 0x24
 8018490:	e767      	b.n	8018362 <_svfiprintf_r+0x4e>
 8018492:	fb0c 3202 	mla	r2, ip, r2, r3
 8018496:	460c      	mov	r4, r1
 8018498:	2001      	movs	r0, #1
 801849a:	e7a5      	b.n	80183e8 <_svfiprintf_r+0xd4>
 801849c:	2300      	movs	r3, #0
 801849e:	3401      	adds	r4, #1
 80184a0:	9305      	str	r3, [sp, #20]
 80184a2:	4619      	mov	r1, r3
 80184a4:	f04f 0c0a 	mov.w	ip, #10
 80184a8:	4620      	mov	r0, r4
 80184aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80184ae:	3a30      	subs	r2, #48	; 0x30
 80184b0:	2a09      	cmp	r2, #9
 80184b2:	d903      	bls.n	80184bc <_svfiprintf_r+0x1a8>
 80184b4:	2b00      	cmp	r3, #0
 80184b6:	d0c5      	beq.n	8018444 <_svfiprintf_r+0x130>
 80184b8:	9105      	str	r1, [sp, #20]
 80184ba:	e7c3      	b.n	8018444 <_svfiprintf_r+0x130>
 80184bc:	fb0c 2101 	mla	r1, ip, r1, r2
 80184c0:	4604      	mov	r4, r0
 80184c2:	2301      	movs	r3, #1
 80184c4:	e7f0      	b.n	80184a8 <_svfiprintf_r+0x194>
 80184c6:	ab03      	add	r3, sp, #12
 80184c8:	9300      	str	r3, [sp, #0]
 80184ca:	462a      	mov	r2, r5
 80184cc:	4b0f      	ldr	r3, [pc, #60]	; (801850c <_svfiprintf_r+0x1f8>)
 80184ce:	a904      	add	r1, sp, #16
 80184d0:	4638      	mov	r0, r7
 80184d2:	f3af 8000 	nop.w
 80184d6:	1c42      	adds	r2, r0, #1
 80184d8:	4606      	mov	r6, r0
 80184da:	d1d6      	bne.n	801848a <_svfiprintf_r+0x176>
 80184dc:	89ab      	ldrh	r3, [r5, #12]
 80184de:	065b      	lsls	r3, r3, #25
 80184e0:	f53f af2c 	bmi.w	801833c <_svfiprintf_r+0x28>
 80184e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80184e6:	b01d      	add	sp, #116	; 0x74
 80184e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80184ec:	ab03      	add	r3, sp, #12
 80184ee:	9300      	str	r3, [sp, #0]
 80184f0:	462a      	mov	r2, r5
 80184f2:	4b06      	ldr	r3, [pc, #24]	; (801850c <_svfiprintf_r+0x1f8>)
 80184f4:	a904      	add	r1, sp, #16
 80184f6:	4638      	mov	r0, r7
 80184f8:	f000 f87a 	bl	80185f0 <_printf_i>
 80184fc:	e7eb      	b.n	80184d6 <_svfiprintf_r+0x1c2>
 80184fe:	bf00      	nop
 8018500:	08019058 	.word	0x08019058
 8018504:	08019062 	.word	0x08019062
 8018508:	00000000 	.word	0x00000000
 801850c:	0801825d 	.word	0x0801825d
 8018510:	0801905e 	.word	0x0801905e

08018514 <_printf_common>:
 8018514:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018518:	4616      	mov	r6, r2
 801851a:	4699      	mov	r9, r3
 801851c:	688a      	ldr	r2, [r1, #8]
 801851e:	690b      	ldr	r3, [r1, #16]
 8018520:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8018524:	4293      	cmp	r3, r2
 8018526:	bfb8      	it	lt
 8018528:	4613      	movlt	r3, r2
 801852a:	6033      	str	r3, [r6, #0]
 801852c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8018530:	4607      	mov	r7, r0
 8018532:	460c      	mov	r4, r1
 8018534:	b10a      	cbz	r2, 801853a <_printf_common+0x26>
 8018536:	3301      	adds	r3, #1
 8018538:	6033      	str	r3, [r6, #0]
 801853a:	6823      	ldr	r3, [r4, #0]
 801853c:	0699      	lsls	r1, r3, #26
 801853e:	bf42      	ittt	mi
 8018540:	6833      	ldrmi	r3, [r6, #0]
 8018542:	3302      	addmi	r3, #2
 8018544:	6033      	strmi	r3, [r6, #0]
 8018546:	6825      	ldr	r5, [r4, #0]
 8018548:	f015 0506 	ands.w	r5, r5, #6
 801854c:	d106      	bne.n	801855c <_printf_common+0x48>
 801854e:	f104 0a19 	add.w	sl, r4, #25
 8018552:	68e3      	ldr	r3, [r4, #12]
 8018554:	6832      	ldr	r2, [r6, #0]
 8018556:	1a9b      	subs	r3, r3, r2
 8018558:	42ab      	cmp	r3, r5
 801855a:	dc26      	bgt.n	80185aa <_printf_common+0x96>
 801855c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8018560:	1e13      	subs	r3, r2, #0
 8018562:	6822      	ldr	r2, [r4, #0]
 8018564:	bf18      	it	ne
 8018566:	2301      	movne	r3, #1
 8018568:	0692      	lsls	r2, r2, #26
 801856a:	d42b      	bmi.n	80185c4 <_printf_common+0xb0>
 801856c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8018570:	4649      	mov	r1, r9
 8018572:	4638      	mov	r0, r7
 8018574:	47c0      	blx	r8
 8018576:	3001      	adds	r0, #1
 8018578:	d01e      	beq.n	80185b8 <_printf_common+0xa4>
 801857a:	6823      	ldr	r3, [r4, #0]
 801857c:	68e5      	ldr	r5, [r4, #12]
 801857e:	6832      	ldr	r2, [r6, #0]
 8018580:	f003 0306 	and.w	r3, r3, #6
 8018584:	2b04      	cmp	r3, #4
 8018586:	bf08      	it	eq
 8018588:	1aad      	subeq	r5, r5, r2
 801858a:	68a3      	ldr	r3, [r4, #8]
 801858c:	6922      	ldr	r2, [r4, #16]
 801858e:	bf0c      	ite	eq
 8018590:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8018594:	2500      	movne	r5, #0
 8018596:	4293      	cmp	r3, r2
 8018598:	bfc4      	itt	gt
 801859a:	1a9b      	subgt	r3, r3, r2
 801859c:	18ed      	addgt	r5, r5, r3
 801859e:	2600      	movs	r6, #0
 80185a0:	341a      	adds	r4, #26
 80185a2:	42b5      	cmp	r5, r6
 80185a4:	d11a      	bne.n	80185dc <_printf_common+0xc8>
 80185a6:	2000      	movs	r0, #0
 80185a8:	e008      	b.n	80185bc <_printf_common+0xa8>
 80185aa:	2301      	movs	r3, #1
 80185ac:	4652      	mov	r2, sl
 80185ae:	4649      	mov	r1, r9
 80185b0:	4638      	mov	r0, r7
 80185b2:	47c0      	blx	r8
 80185b4:	3001      	adds	r0, #1
 80185b6:	d103      	bne.n	80185c0 <_printf_common+0xac>
 80185b8:	f04f 30ff 	mov.w	r0, #4294967295
 80185bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80185c0:	3501      	adds	r5, #1
 80185c2:	e7c6      	b.n	8018552 <_printf_common+0x3e>
 80185c4:	18e1      	adds	r1, r4, r3
 80185c6:	1c5a      	adds	r2, r3, #1
 80185c8:	2030      	movs	r0, #48	; 0x30
 80185ca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80185ce:	4422      	add	r2, r4
 80185d0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80185d4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80185d8:	3302      	adds	r3, #2
 80185da:	e7c7      	b.n	801856c <_printf_common+0x58>
 80185dc:	2301      	movs	r3, #1
 80185de:	4622      	mov	r2, r4
 80185e0:	4649      	mov	r1, r9
 80185e2:	4638      	mov	r0, r7
 80185e4:	47c0      	blx	r8
 80185e6:	3001      	adds	r0, #1
 80185e8:	d0e6      	beq.n	80185b8 <_printf_common+0xa4>
 80185ea:	3601      	adds	r6, #1
 80185ec:	e7d9      	b.n	80185a2 <_printf_common+0x8e>
	...

080185f0 <_printf_i>:
 80185f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80185f4:	7e0f      	ldrb	r7, [r1, #24]
 80185f6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80185f8:	2f78      	cmp	r7, #120	; 0x78
 80185fa:	4691      	mov	r9, r2
 80185fc:	4680      	mov	r8, r0
 80185fe:	460c      	mov	r4, r1
 8018600:	469a      	mov	sl, r3
 8018602:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8018606:	d807      	bhi.n	8018618 <_printf_i+0x28>
 8018608:	2f62      	cmp	r7, #98	; 0x62
 801860a:	d80a      	bhi.n	8018622 <_printf_i+0x32>
 801860c:	2f00      	cmp	r7, #0
 801860e:	f000 80d8 	beq.w	80187c2 <_printf_i+0x1d2>
 8018612:	2f58      	cmp	r7, #88	; 0x58
 8018614:	f000 80a3 	beq.w	801875e <_printf_i+0x16e>
 8018618:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801861c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8018620:	e03a      	b.n	8018698 <_printf_i+0xa8>
 8018622:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8018626:	2b15      	cmp	r3, #21
 8018628:	d8f6      	bhi.n	8018618 <_printf_i+0x28>
 801862a:	a101      	add	r1, pc, #4	; (adr r1, 8018630 <_printf_i+0x40>)
 801862c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8018630:	08018689 	.word	0x08018689
 8018634:	0801869d 	.word	0x0801869d
 8018638:	08018619 	.word	0x08018619
 801863c:	08018619 	.word	0x08018619
 8018640:	08018619 	.word	0x08018619
 8018644:	08018619 	.word	0x08018619
 8018648:	0801869d 	.word	0x0801869d
 801864c:	08018619 	.word	0x08018619
 8018650:	08018619 	.word	0x08018619
 8018654:	08018619 	.word	0x08018619
 8018658:	08018619 	.word	0x08018619
 801865c:	080187a9 	.word	0x080187a9
 8018660:	080186cd 	.word	0x080186cd
 8018664:	0801878b 	.word	0x0801878b
 8018668:	08018619 	.word	0x08018619
 801866c:	08018619 	.word	0x08018619
 8018670:	080187cb 	.word	0x080187cb
 8018674:	08018619 	.word	0x08018619
 8018678:	080186cd 	.word	0x080186cd
 801867c:	08018619 	.word	0x08018619
 8018680:	08018619 	.word	0x08018619
 8018684:	08018793 	.word	0x08018793
 8018688:	682b      	ldr	r3, [r5, #0]
 801868a:	1d1a      	adds	r2, r3, #4
 801868c:	681b      	ldr	r3, [r3, #0]
 801868e:	602a      	str	r2, [r5, #0]
 8018690:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8018694:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8018698:	2301      	movs	r3, #1
 801869a:	e0a3      	b.n	80187e4 <_printf_i+0x1f4>
 801869c:	6820      	ldr	r0, [r4, #0]
 801869e:	6829      	ldr	r1, [r5, #0]
 80186a0:	0606      	lsls	r6, r0, #24
 80186a2:	f101 0304 	add.w	r3, r1, #4
 80186a6:	d50a      	bpl.n	80186be <_printf_i+0xce>
 80186a8:	680e      	ldr	r6, [r1, #0]
 80186aa:	602b      	str	r3, [r5, #0]
 80186ac:	2e00      	cmp	r6, #0
 80186ae:	da03      	bge.n	80186b8 <_printf_i+0xc8>
 80186b0:	232d      	movs	r3, #45	; 0x2d
 80186b2:	4276      	negs	r6, r6
 80186b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80186b8:	485e      	ldr	r0, [pc, #376]	; (8018834 <_printf_i+0x244>)
 80186ba:	230a      	movs	r3, #10
 80186bc:	e019      	b.n	80186f2 <_printf_i+0x102>
 80186be:	680e      	ldr	r6, [r1, #0]
 80186c0:	602b      	str	r3, [r5, #0]
 80186c2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80186c6:	bf18      	it	ne
 80186c8:	b236      	sxthne	r6, r6
 80186ca:	e7ef      	b.n	80186ac <_printf_i+0xbc>
 80186cc:	682b      	ldr	r3, [r5, #0]
 80186ce:	6820      	ldr	r0, [r4, #0]
 80186d0:	1d19      	adds	r1, r3, #4
 80186d2:	6029      	str	r1, [r5, #0]
 80186d4:	0601      	lsls	r1, r0, #24
 80186d6:	d501      	bpl.n	80186dc <_printf_i+0xec>
 80186d8:	681e      	ldr	r6, [r3, #0]
 80186da:	e002      	b.n	80186e2 <_printf_i+0xf2>
 80186dc:	0646      	lsls	r6, r0, #25
 80186de:	d5fb      	bpl.n	80186d8 <_printf_i+0xe8>
 80186e0:	881e      	ldrh	r6, [r3, #0]
 80186e2:	4854      	ldr	r0, [pc, #336]	; (8018834 <_printf_i+0x244>)
 80186e4:	2f6f      	cmp	r7, #111	; 0x6f
 80186e6:	bf0c      	ite	eq
 80186e8:	2308      	moveq	r3, #8
 80186ea:	230a      	movne	r3, #10
 80186ec:	2100      	movs	r1, #0
 80186ee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80186f2:	6865      	ldr	r5, [r4, #4]
 80186f4:	60a5      	str	r5, [r4, #8]
 80186f6:	2d00      	cmp	r5, #0
 80186f8:	bfa2      	ittt	ge
 80186fa:	6821      	ldrge	r1, [r4, #0]
 80186fc:	f021 0104 	bicge.w	r1, r1, #4
 8018700:	6021      	strge	r1, [r4, #0]
 8018702:	b90e      	cbnz	r6, 8018708 <_printf_i+0x118>
 8018704:	2d00      	cmp	r5, #0
 8018706:	d04d      	beq.n	80187a4 <_printf_i+0x1b4>
 8018708:	4615      	mov	r5, r2
 801870a:	fbb6 f1f3 	udiv	r1, r6, r3
 801870e:	fb03 6711 	mls	r7, r3, r1, r6
 8018712:	5dc7      	ldrb	r7, [r0, r7]
 8018714:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8018718:	4637      	mov	r7, r6
 801871a:	42bb      	cmp	r3, r7
 801871c:	460e      	mov	r6, r1
 801871e:	d9f4      	bls.n	801870a <_printf_i+0x11a>
 8018720:	2b08      	cmp	r3, #8
 8018722:	d10b      	bne.n	801873c <_printf_i+0x14c>
 8018724:	6823      	ldr	r3, [r4, #0]
 8018726:	07de      	lsls	r6, r3, #31
 8018728:	d508      	bpl.n	801873c <_printf_i+0x14c>
 801872a:	6923      	ldr	r3, [r4, #16]
 801872c:	6861      	ldr	r1, [r4, #4]
 801872e:	4299      	cmp	r1, r3
 8018730:	bfde      	ittt	le
 8018732:	2330      	movle	r3, #48	; 0x30
 8018734:	f805 3c01 	strble.w	r3, [r5, #-1]
 8018738:	f105 35ff 	addle.w	r5, r5, #4294967295
 801873c:	1b52      	subs	r2, r2, r5
 801873e:	6122      	str	r2, [r4, #16]
 8018740:	f8cd a000 	str.w	sl, [sp]
 8018744:	464b      	mov	r3, r9
 8018746:	aa03      	add	r2, sp, #12
 8018748:	4621      	mov	r1, r4
 801874a:	4640      	mov	r0, r8
 801874c:	f7ff fee2 	bl	8018514 <_printf_common>
 8018750:	3001      	adds	r0, #1
 8018752:	d14c      	bne.n	80187ee <_printf_i+0x1fe>
 8018754:	f04f 30ff 	mov.w	r0, #4294967295
 8018758:	b004      	add	sp, #16
 801875a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801875e:	4835      	ldr	r0, [pc, #212]	; (8018834 <_printf_i+0x244>)
 8018760:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8018764:	6829      	ldr	r1, [r5, #0]
 8018766:	6823      	ldr	r3, [r4, #0]
 8018768:	f851 6b04 	ldr.w	r6, [r1], #4
 801876c:	6029      	str	r1, [r5, #0]
 801876e:	061d      	lsls	r5, r3, #24
 8018770:	d514      	bpl.n	801879c <_printf_i+0x1ac>
 8018772:	07df      	lsls	r7, r3, #31
 8018774:	bf44      	itt	mi
 8018776:	f043 0320 	orrmi.w	r3, r3, #32
 801877a:	6023      	strmi	r3, [r4, #0]
 801877c:	b91e      	cbnz	r6, 8018786 <_printf_i+0x196>
 801877e:	6823      	ldr	r3, [r4, #0]
 8018780:	f023 0320 	bic.w	r3, r3, #32
 8018784:	6023      	str	r3, [r4, #0]
 8018786:	2310      	movs	r3, #16
 8018788:	e7b0      	b.n	80186ec <_printf_i+0xfc>
 801878a:	6823      	ldr	r3, [r4, #0]
 801878c:	f043 0320 	orr.w	r3, r3, #32
 8018790:	6023      	str	r3, [r4, #0]
 8018792:	2378      	movs	r3, #120	; 0x78
 8018794:	4828      	ldr	r0, [pc, #160]	; (8018838 <_printf_i+0x248>)
 8018796:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801879a:	e7e3      	b.n	8018764 <_printf_i+0x174>
 801879c:	0659      	lsls	r1, r3, #25
 801879e:	bf48      	it	mi
 80187a0:	b2b6      	uxthmi	r6, r6
 80187a2:	e7e6      	b.n	8018772 <_printf_i+0x182>
 80187a4:	4615      	mov	r5, r2
 80187a6:	e7bb      	b.n	8018720 <_printf_i+0x130>
 80187a8:	682b      	ldr	r3, [r5, #0]
 80187aa:	6826      	ldr	r6, [r4, #0]
 80187ac:	6961      	ldr	r1, [r4, #20]
 80187ae:	1d18      	adds	r0, r3, #4
 80187b0:	6028      	str	r0, [r5, #0]
 80187b2:	0635      	lsls	r5, r6, #24
 80187b4:	681b      	ldr	r3, [r3, #0]
 80187b6:	d501      	bpl.n	80187bc <_printf_i+0x1cc>
 80187b8:	6019      	str	r1, [r3, #0]
 80187ba:	e002      	b.n	80187c2 <_printf_i+0x1d2>
 80187bc:	0670      	lsls	r0, r6, #25
 80187be:	d5fb      	bpl.n	80187b8 <_printf_i+0x1c8>
 80187c0:	8019      	strh	r1, [r3, #0]
 80187c2:	2300      	movs	r3, #0
 80187c4:	6123      	str	r3, [r4, #16]
 80187c6:	4615      	mov	r5, r2
 80187c8:	e7ba      	b.n	8018740 <_printf_i+0x150>
 80187ca:	682b      	ldr	r3, [r5, #0]
 80187cc:	1d1a      	adds	r2, r3, #4
 80187ce:	602a      	str	r2, [r5, #0]
 80187d0:	681d      	ldr	r5, [r3, #0]
 80187d2:	6862      	ldr	r2, [r4, #4]
 80187d4:	2100      	movs	r1, #0
 80187d6:	4628      	mov	r0, r5
 80187d8:	f7e7 fd1a 	bl	8000210 <memchr>
 80187dc:	b108      	cbz	r0, 80187e2 <_printf_i+0x1f2>
 80187de:	1b40      	subs	r0, r0, r5
 80187e0:	6060      	str	r0, [r4, #4]
 80187e2:	6863      	ldr	r3, [r4, #4]
 80187e4:	6123      	str	r3, [r4, #16]
 80187e6:	2300      	movs	r3, #0
 80187e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80187ec:	e7a8      	b.n	8018740 <_printf_i+0x150>
 80187ee:	6923      	ldr	r3, [r4, #16]
 80187f0:	462a      	mov	r2, r5
 80187f2:	4649      	mov	r1, r9
 80187f4:	4640      	mov	r0, r8
 80187f6:	47d0      	blx	sl
 80187f8:	3001      	adds	r0, #1
 80187fa:	d0ab      	beq.n	8018754 <_printf_i+0x164>
 80187fc:	6823      	ldr	r3, [r4, #0]
 80187fe:	079b      	lsls	r3, r3, #30
 8018800:	d413      	bmi.n	801882a <_printf_i+0x23a>
 8018802:	68e0      	ldr	r0, [r4, #12]
 8018804:	9b03      	ldr	r3, [sp, #12]
 8018806:	4298      	cmp	r0, r3
 8018808:	bfb8      	it	lt
 801880a:	4618      	movlt	r0, r3
 801880c:	e7a4      	b.n	8018758 <_printf_i+0x168>
 801880e:	2301      	movs	r3, #1
 8018810:	4632      	mov	r2, r6
 8018812:	4649      	mov	r1, r9
 8018814:	4640      	mov	r0, r8
 8018816:	47d0      	blx	sl
 8018818:	3001      	adds	r0, #1
 801881a:	d09b      	beq.n	8018754 <_printf_i+0x164>
 801881c:	3501      	adds	r5, #1
 801881e:	68e3      	ldr	r3, [r4, #12]
 8018820:	9903      	ldr	r1, [sp, #12]
 8018822:	1a5b      	subs	r3, r3, r1
 8018824:	42ab      	cmp	r3, r5
 8018826:	dcf2      	bgt.n	801880e <_printf_i+0x21e>
 8018828:	e7eb      	b.n	8018802 <_printf_i+0x212>
 801882a:	2500      	movs	r5, #0
 801882c:	f104 0619 	add.w	r6, r4, #25
 8018830:	e7f5      	b.n	801881e <_printf_i+0x22e>
 8018832:	bf00      	nop
 8018834:	08019069 	.word	0x08019069
 8018838:	0801907a 	.word	0x0801907a

0801883c <memcpy>:
 801883c:	440a      	add	r2, r1
 801883e:	4291      	cmp	r1, r2
 8018840:	f100 33ff 	add.w	r3, r0, #4294967295
 8018844:	d100      	bne.n	8018848 <memcpy+0xc>
 8018846:	4770      	bx	lr
 8018848:	b510      	push	{r4, lr}
 801884a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801884e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8018852:	4291      	cmp	r1, r2
 8018854:	d1f9      	bne.n	801884a <memcpy+0xe>
 8018856:	bd10      	pop	{r4, pc}

08018858 <memmove>:
 8018858:	4288      	cmp	r0, r1
 801885a:	b510      	push	{r4, lr}
 801885c:	eb01 0402 	add.w	r4, r1, r2
 8018860:	d902      	bls.n	8018868 <memmove+0x10>
 8018862:	4284      	cmp	r4, r0
 8018864:	4623      	mov	r3, r4
 8018866:	d807      	bhi.n	8018878 <memmove+0x20>
 8018868:	1e43      	subs	r3, r0, #1
 801886a:	42a1      	cmp	r1, r4
 801886c:	d008      	beq.n	8018880 <memmove+0x28>
 801886e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8018872:	f803 2f01 	strb.w	r2, [r3, #1]!
 8018876:	e7f8      	b.n	801886a <memmove+0x12>
 8018878:	4402      	add	r2, r0
 801887a:	4601      	mov	r1, r0
 801887c:	428a      	cmp	r2, r1
 801887e:	d100      	bne.n	8018882 <memmove+0x2a>
 8018880:	bd10      	pop	{r4, pc}
 8018882:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8018886:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801888a:	e7f7      	b.n	801887c <memmove+0x24>

0801888c <_free_r>:
 801888c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801888e:	2900      	cmp	r1, #0
 8018890:	d044      	beq.n	801891c <_free_r+0x90>
 8018892:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018896:	9001      	str	r0, [sp, #4]
 8018898:	2b00      	cmp	r3, #0
 801889a:	f1a1 0404 	sub.w	r4, r1, #4
 801889e:	bfb8      	it	lt
 80188a0:	18e4      	addlt	r4, r4, r3
 80188a2:	f000 f913 	bl	8018acc <__malloc_lock>
 80188a6:	4a1e      	ldr	r2, [pc, #120]	; (8018920 <_free_r+0x94>)
 80188a8:	9801      	ldr	r0, [sp, #4]
 80188aa:	6813      	ldr	r3, [r2, #0]
 80188ac:	b933      	cbnz	r3, 80188bc <_free_r+0x30>
 80188ae:	6063      	str	r3, [r4, #4]
 80188b0:	6014      	str	r4, [r2, #0]
 80188b2:	b003      	add	sp, #12
 80188b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80188b8:	f000 b90e 	b.w	8018ad8 <__malloc_unlock>
 80188bc:	42a3      	cmp	r3, r4
 80188be:	d908      	bls.n	80188d2 <_free_r+0x46>
 80188c0:	6825      	ldr	r5, [r4, #0]
 80188c2:	1961      	adds	r1, r4, r5
 80188c4:	428b      	cmp	r3, r1
 80188c6:	bf01      	itttt	eq
 80188c8:	6819      	ldreq	r1, [r3, #0]
 80188ca:	685b      	ldreq	r3, [r3, #4]
 80188cc:	1949      	addeq	r1, r1, r5
 80188ce:	6021      	streq	r1, [r4, #0]
 80188d0:	e7ed      	b.n	80188ae <_free_r+0x22>
 80188d2:	461a      	mov	r2, r3
 80188d4:	685b      	ldr	r3, [r3, #4]
 80188d6:	b10b      	cbz	r3, 80188dc <_free_r+0x50>
 80188d8:	42a3      	cmp	r3, r4
 80188da:	d9fa      	bls.n	80188d2 <_free_r+0x46>
 80188dc:	6811      	ldr	r1, [r2, #0]
 80188de:	1855      	adds	r5, r2, r1
 80188e0:	42a5      	cmp	r5, r4
 80188e2:	d10b      	bne.n	80188fc <_free_r+0x70>
 80188e4:	6824      	ldr	r4, [r4, #0]
 80188e6:	4421      	add	r1, r4
 80188e8:	1854      	adds	r4, r2, r1
 80188ea:	42a3      	cmp	r3, r4
 80188ec:	6011      	str	r1, [r2, #0]
 80188ee:	d1e0      	bne.n	80188b2 <_free_r+0x26>
 80188f0:	681c      	ldr	r4, [r3, #0]
 80188f2:	685b      	ldr	r3, [r3, #4]
 80188f4:	6053      	str	r3, [r2, #4]
 80188f6:	4421      	add	r1, r4
 80188f8:	6011      	str	r1, [r2, #0]
 80188fa:	e7da      	b.n	80188b2 <_free_r+0x26>
 80188fc:	d902      	bls.n	8018904 <_free_r+0x78>
 80188fe:	230c      	movs	r3, #12
 8018900:	6003      	str	r3, [r0, #0]
 8018902:	e7d6      	b.n	80188b2 <_free_r+0x26>
 8018904:	6825      	ldr	r5, [r4, #0]
 8018906:	1961      	adds	r1, r4, r5
 8018908:	428b      	cmp	r3, r1
 801890a:	bf04      	itt	eq
 801890c:	6819      	ldreq	r1, [r3, #0]
 801890e:	685b      	ldreq	r3, [r3, #4]
 8018910:	6063      	str	r3, [r4, #4]
 8018912:	bf04      	itt	eq
 8018914:	1949      	addeq	r1, r1, r5
 8018916:	6021      	streq	r1, [r4, #0]
 8018918:	6054      	str	r4, [r2, #4]
 801891a:	e7ca      	b.n	80188b2 <_free_r+0x26>
 801891c:	b003      	add	sp, #12
 801891e:	bd30      	pop	{r4, r5, pc}
 8018920:	20003558 	.word	0x20003558

08018924 <sbrk_aligned>:
 8018924:	b570      	push	{r4, r5, r6, lr}
 8018926:	4e0e      	ldr	r6, [pc, #56]	; (8018960 <sbrk_aligned+0x3c>)
 8018928:	460c      	mov	r4, r1
 801892a:	6831      	ldr	r1, [r6, #0]
 801892c:	4605      	mov	r5, r0
 801892e:	b911      	cbnz	r1, 8018936 <sbrk_aligned+0x12>
 8018930:	f000 f8bc 	bl	8018aac <_sbrk_r>
 8018934:	6030      	str	r0, [r6, #0]
 8018936:	4621      	mov	r1, r4
 8018938:	4628      	mov	r0, r5
 801893a:	f000 f8b7 	bl	8018aac <_sbrk_r>
 801893e:	1c43      	adds	r3, r0, #1
 8018940:	d00a      	beq.n	8018958 <sbrk_aligned+0x34>
 8018942:	1cc4      	adds	r4, r0, #3
 8018944:	f024 0403 	bic.w	r4, r4, #3
 8018948:	42a0      	cmp	r0, r4
 801894a:	d007      	beq.n	801895c <sbrk_aligned+0x38>
 801894c:	1a21      	subs	r1, r4, r0
 801894e:	4628      	mov	r0, r5
 8018950:	f000 f8ac 	bl	8018aac <_sbrk_r>
 8018954:	3001      	adds	r0, #1
 8018956:	d101      	bne.n	801895c <sbrk_aligned+0x38>
 8018958:	f04f 34ff 	mov.w	r4, #4294967295
 801895c:	4620      	mov	r0, r4
 801895e:	bd70      	pop	{r4, r5, r6, pc}
 8018960:	2000355c 	.word	0x2000355c

08018964 <_malloc_r>:
 8018964:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018968:	1ccd      	adds	r5, r1, #3
 801896a:	f025 0503 	bic.w	r5, r5, #3
 801896e:	3508      	adds	r5, #8
 8018970:	2d0c      	cmp	r5, #12
 8018972:	bf38      	it	cc
 8018974:	250c      	movcc	r5, #12
 8018976:	2d00      	cmp	r5, #0
 8018978:	4607      	mov	r7, r0
 801897a:	db01      	blt.n	8018980 <_malloc_r+0x1c>
 801897c:	42a9      	cmp	r1, r5
 801897e:	d905      	bls.n	801898c <_malloc_r+0x28>
 8018980:	230c      	movs	r3, #12
 8018982:	603b      	str	r3, [r7, #0]
 8018984:	2600      	movs	r6, #0
 8018986:	4630      	mov	r0, r6
 8018988:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801898c:	4e2e      	ldr	r6, [pc, #184]	; (8018a48 <_malloc_r+0xe4>)
 801898e:	f000 f89d 	bl	8018acc <__malloc_lock>
 8018992:	6833      	ldr	r3, [r6, #0]
 8018994:	461c      	mov	r4, r3
 8018996:	bb34      	cbnz	r4, 80189e6 <_malloc_r+0x82>
 8018998:	4629      	mov	r1, r5
 801899a:	4638      	mov	r0, r7
 801899c:	f7ff ffc2 	bl	8018924 <sbrk_aligned>
 80189a0:	1c43      	adds	r3, r0, #1
 80189a2:	4604      	mov	r4, r0
 80189a4:	d14d      	bne.n	8018a42 <_malloc_r+0xde>
 80189a6:	6834      	ldr	r4, [r6, #0]
 80189a8:	4626      	mov	r6, r4
 80189aa:	2e00      	cmp	r6, #0
 80189ac:	d140      	bne.n	8018a30 <_malloc_r+0xcc>
 80189ae:	6823      	ldr	r3, [r4, #0]
 80189b0:	4631      	mov	r1, r6
 80189b2:	4638      	mov	r0, r7
 80189b4:	eb04 0803 	add.w	r8, r4, r3
 80189b8:	f000 f878 	bl	8018aac <_sbrk_r>
 80189bc:	4580      	cmp	r8, r0
 80189be:	d13a      	bne.n	8018a36 <_malloc_r+0xd2>
 80189c0:	6821      	ldr	r1, [r4, #0]
 80189c2:	3503      	adds	r5, #3
 80189c4:	1a6d      	subs	r5, r5, r1
 80189c6:	f025 0503 	bic.w	r5, r5, #3
 80189ca:	3508      	adds	r5, #8
 80189cc:	2d0c      	cmp	r5, #12
 80189ce:	bf38      	it	cc
 80189d0:	250c      	movcc	r5, #12
 80189d2:	4629      	mov	r1, r5
 80189d4:	4638      	mov	r0, r7
 80189d6:	f7ff ffa5 	bl	8018924 <sbrk_aligned>
 80189da:	3001      	adds	r0, #1
 80189dc:	d02b      	beq.n	8018a36 <_malloc_r+0xd2>
 80189de:	6823      	ldr	r3, [r4, #0]
 80189e0:	442b      	add	r3, r5
 80189e2:	6023      	str	r3, [r4, #0]
 80189e4:	e00e      	b.n	8018a04 <_malloc_r+0xa0>
 80189e6:	6822      	ldr	r2, [r4, #0]
 80189e8:	1b52      	subs	r2, r2, r5
 80189ea:	d41e      	bmi.n	8018a2a <_malloc_r+0xc6>
 80189ec:	2a0b      	cmp	r2, #11
 80189ee:	d916      	bls.n	8018a1e <_malloc_r+0xba>
 80189f0:	1961      	adds	r1, r4, r5
 80189f2:	42a3      	cmp	r3, r4
 80189f4:	6025      	str	r5, [r4, #0]
 80189f6:	bf18      	it	ne
 80189f8:	6059      	strne	r1, [r3, #4]
 80189fa:	6863      	ldr	r3, [r4, #4]
 80189fc:	bf08      	it	eq
 80189fe:	6031      	streq	r1, [r6, #0]
 8018a00:	5162      	str	r2, [r4, r5]
 8018a02:	604b      	str	r3, [r1, #4]
 8018a04:	4638      	mov	r0, r7
 8018a06:	f104 060b 	add.w	r6, r4, #11
 8018a0a:	f000 f865 	bl	8018ad8 <__malloc_unlock>
 8018a0e:	f026 0607 	bic.w	r6, r6, #7
 8018a12:	1d23      	adds	r3, r4, #4
 8018a14:	1af2      	subs	r2, r6, r3
 8018a16:	d0b6      	beq.n	8018986 <_malloc_r+0x22>
 8018a18:	1b9b      	subs	r3, r3, r6
 8018a1a:	50a3      	str	r3, [r4, r2]
 8018a1c:	e7b3      	b.n	8018986 <_malloc_r+0x22>
 8018a1e:	6862      	ldr	r2, [r4, #4]
 8018a20:	42a3      	cmp	r3, r4
 8018a22:	bf0c      	ite	eq
 8018a24:	6032      	streq	r2, [r6, #0]
 8018a26:	605a      	strne	r2, [r3, #4]
 8018a28:	e7ec      	b.n	8018a04 <_malloc_r+0xa0>
 8018a2a:	4623      	mov	r3, r4
 8018a2c:	6864      	ldr	r4, [r4, #4]
 8018a2e:	e7b2      	b.n	8018996 <_malloc_r+0x32>
 8018a30:	4634      	mov	r4, r6
 8018a32:	6876      	ldr	r6, [r6, #4]
 8018a34:	e7b9      	b.n	80189aa <_malloc_r+0x46>
 8018a36:	230c      	movs	r3, #12
 8018a38:	603b      	str	r3, [r7, #0]
 8018a3a:	4638      	mov	r0, r7
 8018a3c:	f000 f84c 	bl	8018ad8 <__malloc_unlock>
 8018a40:	e7a1      	b.n	8018986 <_malloc_r+0x22>
 8018a42:	6025      	str	r5, [r4, #0]
 8018a44:	e7de      	b.n	8018a04 <_malloc_r+0xa0>
 8018a46:	bf00      	nop
 8018a48:	20003558 	.word	0x20003558

08018a4c <_realloc_r>:
 8018a4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018a50:	4680      	mov	r8, r0
 8018a52:	4614      	mov	r4, r2
 8018a54:	460e      	mov	r6, r1
 8018a56:	b921      	cbnz	r1, 8018a62 <_realloc_r+0x16>
 8018a58:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018a5c:	4611      	mov	r1, r2
 8018a5e:	f7ff bf81 	b.w	8018964 <_malloc_r>
 8018a62:	b92a      	cbnz	r2, 8018a70 <_realloc_r+0x24>
 8018a64:	f7ff ff12 	bl	801888c <_free_r>
 8018a68:	4625      	mov	r5, r4
 8018a6a:	4628      	mov	r0, r5
 8018a6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018a70:	f000 f838 	bl	8018ae4 <_malloc_usable_size_r>
 8018a74:	4284      	cmp	r4, r0
 8018a76:	4607      	mov	r7, r0
 8018a78:	d802      	bhi.n	8018a80 <_realloc_r+0x34>
 8018a7a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8018a7e:	d812      	bhi.n	8018aa6 <_realloc_r+0x5a>
 8018a80:	4621      	mov	r1, r4
 8018a82:	4640      	mov	r0, r8
 8018a84:	f7ff ff6e 	bl	8018964 <_malloc_r>
 8018a88:	4605      	mov	r5, r0
 8018a8a:	2800      	cmp	r0, #0
 8018a8c:	d0ed      	beq.n	8018a6a <_realloc_r+0x1e>
 8018a8e:	42bc      	cmp	r4, r7
 8018a90:	4622      	mov	r2, r4
 8018a92:	4631      	mov	r1, r6
 8018a94:	bf28      	it	cs
 8018a96:	463a      	movcs	r2, r7
 8018a98:	f7ff fed0 	bl	801883c <memcpy>
 8018a9c:	4631      	mov	r1, r6
 8018a9e:	4640      	mov	r0, r8
 8018aa0:	f7ff fef4 	bl	801888c <_free_r>
 8018aa4:	e7e1      	b.n	8018a6a <_realloc_r+0x1e>
 8018aa6:	4635      	mov	r5, r6
 8018aa8:	e7df      	b.n	8018a6a <_realloc_r+0x1e>
	...

08018aac <_sbrk_r>:
 8018aac:	b538      	push	{r3, r4, r5, lr}
 8018aae:	4d06      	ldr	r5, [pc, #24]	; (8018ac8 <_sbrk_r+0x1c>)
 8018ab0:	2300      	movs	r3, #0
 8018ab2:	4604      	mov	r4, r0
 8018ab4:	4608      	mov	r0, r1
 8018ab6:	602b      	str	r3, [r5, #0]
 8018ab8:	f7ed ffa4 	bl	8006a04 <_sbrk>
 8018abc:	1c43      	adds	r3, r0, #1
 8018abe:	d102      	bne.n	8018ac6 <_sbrk_r+0x1a>
 8018ac0:	682b      	ldr	r3, [r5, #0]
 8018ac2:	b103      	cbz	r3, 8018ac6 <_sbrk_r+0x1a>
 8018ac4:	6023      	str	r3, [r4, #0]
 8018ac6:	bd38      	pop	{r3, r4, r5, pc}
 8018ac8:	20003560 	.word	0x20003560

08018acc <__malloc_lock>:
 8018acc:	4801      	ldr	r0, [pc, #4]	; (8018ad4 <__malloc_lock+0x8>)
 8018ace:	f000 b811 	b.w	8018af4 <__retarget_lock_acquire_recursive>
 8018ad2:	bf00      	nop
 8018ad4:	20003564 	.word	0x20003564

08018ad8 <__malloc_unlock>:
 8018ad8:	4801      	ldr	r0, [pc, #4]	; (8018ae0 <__malloc_unlock+0x8>)
 8018ada:	f000 b80c 	b.w	8018af6 <__retarget_lock_release_recursive>
 8018ade:	bf00      	nop
 8018ae0:	20003564 	.word	0x20003564

08018ae4 <_malloc_usable_size_r>:
 8018ae4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018ae8:	1f18      	subs	r0, r3, #4
 8018aea:	2b00      	cmp	r3, #0
 8018aec:	bfbc      	itt	lt
 8018aee:	580b      	ldrlt	r3, [r1, r0]
 8018af0:	18c0      	addlt	r0, r0, r3
 8018af2:	4770      	bx	lr

08018af4 <__retarget_lock_acquire_recursive>:
 8018af4:	4770      	bx	lr

08018af6 <__retarget_lock_release_recursive>:
 8018af6:	4770      	bx	lr

08018af8 <_init>:
 8018af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018afa:	bf00      	nop
 8018afc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018afe:	bc08      	pop	{r3}
 8018b00:	469e      	mov	lr, r3
 8018b02:	4770      	bx	lr

08018b04 <_fini>:
 8018b04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018b06:	bf00      	nop
 8018b08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018b0a:	bc08      	pop	{r3}
 8018b0c:	469e      	mov	lr, r3
 8018b0e:	4770      	bx	lr
