From 03b42eae1b6f35531e14b0cb67056e707acb8648 Mon Sep 17 00:00:00 2001
From: Lv 'ZETALOG' Zheng <zhenglv@hotmail.com>
Date: Tue, 12 Jul 2022 01:16:28 +0800
Subject: [PATCH] build: Add riscv32 and riscv64 support (#194)

This patch adds riscv32/riscv64 cross compilation support. Notice
that this patch only enforces default psABI for RV32G and RV64G.

Reference: https://github.com/riscv-non-isa/riscv-elf-psabi-doc/blob/master/riscv-cc.adoc
Signed-off-by: Lv Zheng <zhenglv@smart-core.cn>

Co-authored-by: Lv Zheng <zhenglv@smart-core.cn>
Signed-off-by: Camber Huang <camber@poi.science>
---
 build/ck.build.riscv   |  1 +
 build/ck.build.riscv64 |  1 +
 configure              | 12 ++++++++++++
 3 files changed, 14 insertions(+)
 create mode 100644 build/ck.build.riscv
 create mode 100644 build/ck.build.riscv64

diff --git a/build/ck.build.riscv b/build/ck.build.riscv
new file mode 100644
index 0000000..61e0033
--- /dev/null
+++ b/build/ck.build.riscv
@@ -0,0 +1 @@
+CFLAGS+=-mabi=ilp32
diff --git a/build/ck.build.riscv64 b/build/ck.build.riscv64
new file mode 100644
index 0000000..9f89791
--- /dev/null
+++ b/build/ck.build.riscv64
@@ -0,0 +1 @@
+CFLAGS+=-mabi=lp64
diff --git a/configure b/configure
index 1259ae2..9066abb 100755
--- a/configure
+++ b/configure
@@ -526,6 +526,18 @@ case $PLATFORM in
 		PLATFORM=aarch64
 		ENVIRONMENT=64
 		;;
+	"riscv32"|"riscv")
+		RTM_ENABLE="CK_MD_RTM_DISABLE"
+		MM="${MM:-"CK_MD_RMO"}"
+		PLATFORM=riscv
+		ENVIRONMENT=32
+		;;
+	"riscv64")
+		RTM_ENABLE="CK_MD_RTM_DISABLE"
+		MM="${MM:-"CK_MD_RMO"}"
+		PLATFORM=riscv64
+		ENVIRONMENT=64
+		;;
 	"s390x")
 		RTM_ENABLE="CK_MD_RTM_DISABLE"
 		LSE_ENABLE="CK_MD_LSE_DISABLE"
-- 
2.37.1

