<!doctype html>
<html lang="en">
<head>
<meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1, minimum-scale=1" />
<meta name="generator" content="pdoc 0.8.3" />
<title>simulator.operand_collector API documentation</title>
<meta name="description" content="" />
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/sanitize.min.css" integrity="sha256-PK9q560IAAa6WVRRh76LtCaI8pjTJ2z11v0miyNNjrs=" crossorigin>
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/typography.min.css" integrity="sha256-7l/o7C8jubJiy74VsKTidCy1yBkRtiUGbVkYBylBqUg=" crossorigin>
<link rel="stylesheet preload" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.18.1/styles/github.min.css" crossorigin>
<style>:root{--highlight-color:#fe9}.flex{display:flex !important}body{line-height:1.5em}#content{padding:20px}#sidebar{padding:30px;overflow:hidden}#sidebar > *:last-child{margin-bottom:2cm}.http-server-breadcrumbs{font-size:130%;margin:0 0 15px 0}#footer{font-size:.75em;padding:5px 30px;border-top:1px solid #ddd;text-align:right}#footer p{margin:0 0 0 1em;display:inline-block}#footer p:last-child{margin-right:30px}h1,h2,h3,h4,h5{font-weight:300}h1{font-size:2.5em;line-height:1.1em}h2{font-size:1.75em;margin:1em 0 .50em 0}h3{font-size:1.4em;margin:25px 0 10px 0}h4{margin:0;font-size:105%}h1:target,h2:target,h3:target,h4:target,h5:target,h6:target{background:var(--highlight-color);padding:.2em 0}a{color:#058;text-decoration:none;transition:color .3s ease-in-out}a:hover{color:#e82}.title code{font-weight:bold}h2[id^="header-"]{margin-top:2em}.ident{color:#900}pre code{background:#f8f8f8;font-size:.8em;line-height:1.4em}code{background:#f2f2f1;padding:1px 4px;overflow-wrap:break-word}h1 code{background:transparent}pre{background:#f8f8f8;border:0;border-top:1px solid #ccc;border-bottom:1px solid #ccc;margin:1em 0;padding:1ex}#http-server-module-list{display:flex;flex-flow:column}#http-server-module-list div{display:flex}#http-server-module-list dt{min-width:10%}#http-server-module-list p{margin-top:0}.toc ul,#index{list-style-type:none;margin:0;padding:0}#index code{background:transparent}#index h3{border-bottom:1px solid #ddd}#index ul{padding:0}#index h4{margin-top:.6em;font-weight:bold}@media (min-width:200ex){#index .two-column{column-count:2}}@media (min-width:300ex){#index .two-column{column-count:3}}dl{margin-bottom:2em}dl dl:last-child{margin-bottom:4em}dd{margin:0 0 1em 3em}#header-classes + dl > dd{margin-bottom:3em}dd dd{margin-left:2em}dd p{margin:10px 0}.name{background:#eee;font-weight:bold;font-size:.85em;padding:5px 10px;display:inline-block;min-width:40%}.name:hover{background:#e0e0e0}dt:target .name{background:var(--highlight-color)}.name > span:first-child{white-space:nowrap}.name.class > span:nth-child(2){margin-left:.4em}.inherited{color:#999;border-left:5px solid #eee;padding-left:1em}.inheritance em{font-style:normal;font-weight:bold}.desc h2{font-weight:400;font-size:1.25em}.desc h3{font-size:1em}.desc dt code{background:inherit}.source summary,.git-link-div{color:#666;text-align:right;font-weight:400;font-size:.8em;text-transform:uppercase}.source summary > *{white-space:nowrap;cursor:pointer}.git-link{color:inherit;margin-left:1em}.source pre{max-height:500px;overflow:auto;margin:0}.source pre code{font-size:12px;overflow:visible}.hlist{list-style:none}.hlist li{display:inline}.hlist li:after{content:',\2002'}.hlist li:last-child:after{content:none}.hlist .hlist{display:inline;padding-left:1em}img{max-width:100%}td{padding:0 .5em}.admonition{padding:.1em .5em;margin-bottom:1em}.admonition-title{font-weight:bold}.admonition.note,.admonition.info,.admonition.important{background:#aef}.admonition.todo,.admonition.versionadded,.admonition.tip,.admonition.hint{background:#dfd}.admonition.warning,.admonition.versionchanged,.admonition.deprecated{background:#fd4}.admonition.error,.admonition.danger,.admonition.caution{background:lightpink}</style>
<style media="screen and (min-width: 700px)">@media screen and (min-width:700px){#sidebar{width:30%;height:100vh;overflow:auto;position:sticky;top:0}#content{width:70%;max-width:100ch;padding:3em 4em;border-left:1px solid #ddd}pre code{font-size:1em}.item .name{font-size:1em}main{display:flex;flex-direction:row-reverse;justify-content:flex-end}.toc ul ul,#index ul{padding-left:1.5em}.toc > ul > li{margin-top:.5em}}</style>
<style media="print">@media print{#sidebar h1{page-break-before:always}.source{display:none}}@media print{*{background:transparent !important;color:#000 !important;box-shadow:none !important;text-shadow:none !important}a[href]:after{content:" (" attr(href) ")";font-size:90%}a[href][title]:after{content:none}abbr[title]:after{content:" (" attr(title) ")"}.ir a:after,a[href^="javascript:"]:after,a[href^="#"]:after{content:""}pre,blockquote{border:1px solid #999;page-break-inside:avoid}thead{display:table-header-group}tr,img{page-break-inside:avoid}img{max-width:100% !important}@page{margin:0.5cm}p,h2,h3{orphans:3;widows:3}h1,h2,h3,h4,h5,h6{page-break-after:avoid}}</style>
<script defer src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.18.1/highlight.min.js" integrity="sha256-eOgo0OtLL4cdq7RdwRUiGKLX9XsIJ7nGhWEKbohmVAQ=" crossorigin></script>
<script>window.addEventListener('DOMContentLoaded', () => hljs.initHighlighting())</script>
</head>
<body>
<main>
<article id="content">
<header>
<h1 class="title">Module <code>simulator.operand_collector</code></h1>
</header>
<section id="section-intro">
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">import simpy

from simulator.instr_instance import InstrEntry
from simulator.register_file_utility import OperandReadReq, OperandReadResp


class OperandCollector:

    def __init__(self, env, log, config, clock_unit, backend, 
                 regfile_io_interface, execution_unit, opc_type):
        &#34;&#34;&#34;Homogeneous operand collectors for several execution units
        Args:
            env: simpy environment
            log: python log
            config: configuration dictionary
            clock_unit: clock unit
            backend: the parent component
                For far-bank, this is subcore
                For near-bank, this is PG
            regfile_io_interface: read interface to register file
            execution_unit: the corresponding execution units of 
                the operand collectors
            opc_type: type of operand collector 
                (sfu, lsu, cfu, syncu, fb_alu, nb_alu)
        &#34;&#34;&#34;
        self.env = env
        self.log = log
        self.config = config
        self.clock_unit = clock_unit
        self.backend = backend
        self.regfile_io_interface = regfile_io_interface
        self.execution_unit = execution_unit
        self.opc_type = opc_type
        self.num_threads_per_warp = self.config[&#34;num_threads_per_warp&#34;]
        self.data_path_unit_size = self.config[&#34;data_path_unit_size&#34;]
        self.alignment = self.num_threads_per_warp * self.data_path_unit_size
        
        self.base_regfile_read_port_id = \
            self.config[&#34;base_regfile_read_port_id_{}&#34;.format(opc_type)]
        self.num_opc = self.config[&#34;num_opc_{}&#34;.format(opc_type)]
        self.is_far_bank = False if opc_type == &#34;nb_alu&#34; else True

        self.instr_entry_queue = simpy.Store(env, capacity=1)
        self.output_bus_lock = simpy.Resource(env, capacity=1)

        # For each operand collector, spawn a process to handle 
        # operand requests of the instruction, and update
        # operand entries once an operand returns from reg file
        for i in range(self.num_opc):
            regfile_read_port_id = self.base_regfile_read_port_id + i
            self.env.process(self._process_instr_entry(regfile_read_port_id))

    def _get_reg_addr(self, reg_prefix, reg_index, subcore_id, warp_id):
        if self.is_far_bank:
            return self.backend.get_subcore_reg_addr(
                reg_prefix, reg_index, warp_id
            )
        else:
            return self.backend.get_pg_reg_addr(
                reg_prefix, reg_index, subcore_id, warp_id
            )

    def _check_reg_ready(self, op_str, subcore_id, warp_id):
        if self.is_far_bank:
            return self.backend.reg_track_table\
                .entry[warp_id].check_ready(
                    op_str=op_str,
                    reg_file_type=&#34;far-bank&#34;
                )
        else:
            return self.backend.core\
                .subcore_array[subcore_id]\
                .reg_track_table.entry[warp_id].check_ready(
                    op_str=op_str,
                    reg_file_type=&#34;near-bank&#34;
                )

    def _get_special_reg_value(self, op_str, subcore_id, warp_id):
        if self.is_far_bank:
            return self.backend.get_special_reg_value(
                op_str, warp_id
            )
        else:
            return self.backend.core.subcore_array[subcore_id]\
                .get_special_reg_value(
                    op_str, warp_id
            )

    def _get_param_value(self, op_str, subcore_id, warp_id):
        if self.is_far_bank:
            return self.backend.get_param_value(op_str, warp_id)
        else:
            return self.backend.core.subcore_array[subcore_id]\
                .get_param_value(op_str, warp_id)

    def _clear_dependency(self, op_str, subcore_id, warp_id):
        # TODO: model this more realistic for near-bank
        if self.is_far_bank:
            self.backend.dep_table.entry[warp_id]\
                .decrease_read(op_str)
        else:
            self.backend.core.subcore_array[subcore_id]\
                .dep_table.entry[warp_id]\
                .decrease_read(op_str)

    def _process_instr_entry(self, regfile_read_port_id):
        while True:
            instr_entry = yield self.instr_entry_queue.get()
            assert isinstance(instr_entry, InstrEntry)

            # record total operand entries for this collector
            total_operand_entry = 0
            if &#34;pred_reg&#34; in instr_entry.instr.metadata:
                total_operand_entry = len(instr_entry.instr.src_operands) + 1
            else:
                total_operand_entry = len(instr_entry.instr.src_operands)
            # operand entry data (read from register file)
            operand_entry_data = [None] * total_operand_entry
            # initially number of outbound operand requests is 0
            operand_entry_outbound_req = 0
            # set physical warp id info
            warp_id = instr_entry.warp_id
            # operand mapping: operand id --&gt; operand name string
            operand_map = {}

            # start collecting source operand
            operand_id = 0
            # if there is predicate field of this instruction
            if &#34;pred_reg&#34; in instr_entry.instr.metadata:
                pred_reg = instr_entry.instr.metadata[&#34;pred_reg&#34;]
                reg_addr, reg_size = self._get_reg_addr(
                    pred_reg.reg_prefix, pred_reg.reg_index,
                    instr_entry.subcore_id, warp_id
                )
                # Make sure the source register entries are ready
                # TODO: in the future offload engine will 
                # replace this functionality
                reg_ready = self._check_reg_ready(
                    op_str=pred_reg.op_str,
                    subcore_id=instr_entry.subcore_id,
                    warp_id=warp_id
                )
                assert reg_ready is True, &#34;predicate register is not valid!&#34;
                # compose a read request
                operand_read_req = OperandReadReq(
                    operand_id=operand_id,
                    base_reg_addr=reg_addr,
                    total_reg_size=reg_size
                )
                # issue this to read interface
                yield self.regfile_io_interface\
                    .read_req_queue[regfile_read_port_id].put(operand_read_req)
                # record outbound request number
                operand_entry_outbound_req = operand_entry_outbound_req + 1
                operand_map[operand_id] = pred_reg.op_str
                # update next operand info
                operand_id = operand_id + 1
            # collect all source operands
            for src_op in instr_entry.instr.src_operands:
                req_reg = False
                values = None
                if src_op.isreg():
                    if src_op.isnormalreg():
                        reg_addr, reg_size = self._get_reg_addr(
                            src_op.reg_prefix, src_op.reg_index,
                            instr_entry.subcore_id, warp_id
                        )
                        # Make sure the source register entries are ready
                        # TODO: in the future offload engine will replace 
                        # this functionality
                        reg_ready = self._check_reg_ready(
                            op_str=src_op.op_str,
                            subcore_id=instr_entry.subcore_id,
                            warp_id=warp_id
                        )
                        assert reg_ready is True, \
                            &#34;predicate register is not valid!&#34;
                        # compose a read request
                        operand_read_req = OperandReadReq(
                            operand_id=operand_id,
                            base_reg_addr=reg_addr,
                            total_reg_size=reg_size
                        )
                        # issue this to read interface
                        yield self.regfile_io_interface\
                            .read_req_queue[regfile_read_port_id]\
                            .put(operand_read_req)
                        # record outbound request number
                        operand_entry_outbound_req = \
                            operand_entry_outbound_req + 1
                        operand_map[operand_id] = src_op.op_str
                        # update next operand info
                        operand_id = operand_id + 1
                        req_reg = True
                    else:
                        # TODO: more accurate special register reading
                        values = self._get_special_reg_value(
                            op_str=src_op.op_str,
                            subcore_id=instr_entry.subcore_id,
                            warp_id=warp_id
                        )
                        operand_entry_data[operand_id] = values
                        operand_map[operand_id] = src_op.op_str
                        # update next operand info
                        operand_id = operand_id + 1
                elif src_op.isparam():
                    # TODO: more accurate paramter value reading
                    param_value = self._get_param_value(
                        op_str=src_op.op_str, 
                        subcore_id=instr_entry.subcore_id, 
                        warp_id=warp_id
                    )
                    values = [param_value] * self.num_threads_per_warp
                    operand_entry_data[operand_id] = values
                    operand_map[operand_id] = src_op.op_str
                    # update next operand info
                    operand_id = operand_id + 1
                elif src_op.isimmvalue():
                    values = [src_op.eval()] * self.num_threads_per_warp
                    operand_entry_data[operand_id] = values
                    operand_map[operand_id] = src_op.op_str
                    # update next operand info
                    operand_id = operand_id + 1
                else:
                    raise NotImplementedError(
                        &#34;Unknown type of operand: {}&#34;.format(src_op.op_str)
                    )
                # if we haven&#39;t sent out regiter request, 
                # the value should have been ready
                if req_reg is False:
                    assert values is not None, &#34;Unable to get values of the &#34; \
                        &#34;operand: {}&#34;.format(src_op.op_str)
            
            for i in range(operand_entry_outbound_req):
                # we expect to receive a given number of replies
                resp = yield self.regfile_io_interface\
                    .read_resp_queue[regfile_read_port_id].get()
                assert isinstance(resp, OperandReadResp), &#34;The incorrect type&#34; \
                    &#34; from the response queue&#34;
                assert resp.operand_id &lt; total_operand_entry
                # get payload
                operand_entry_data[resp.operand_id] = resp.data
                # clear dependency
                self._clear_dependency(
                    op_str=operand_map[resp.operand_id],
                    subcore_id=instr_entry.subcore_id,
                    warp_id=warp_id
                )
            
            # feed the source operands into the instruction instance
            if &#34;pred_reg&#34; in instr_entry.instr.metadata:
                instr_entry.set_source_operands(
                    src_values=operand_entry_data[1:],
                    pred_buffer=operand_entry_data[0]
                )
            else:
                instr_entry.set_source_operands(
                    src_values=operand_entry_data
                )
            # try to acquire output bus
            with self.output_bus_lock.request() as request:
                # wait for access
                yield request
                # issue to execution unit
                yield self.execution_unit.instr_entry_queue.put(
                    instr_entry
                )
                # 1 cycle occupied on bus
                yield self.env.timeout(1 * self.clock_unit)</code></pre>
</details>
</section>
<section>
</section>
<section>
</section>
<section>
</section>
<section>
<h2 class="section-title" id="header-classes">Classes</h2>
<dl>
<dt id="simulator.operand_collector.OperandCollector"><code class="flex name class">
<span>class <span class="ident">OperandCollector</span></span>
<span>(</span><span>env, log, config, clock_unit, backend, regfile_io_interface, execution_unit, opc_type)</span>
</code></dt>
<dd>
<div class="desc"><p>Homogeneous operand collectors for several execution units</p>
<h2 id="args">Args</h2>
<dl>
<dt><strong><code>env</code></strong></dt>
<dd>simpy environment</dd>
<dt><strong><code>log</code></strong></dt>
<dd>python log</dd>
<dt><strong><code>config</code></strong></dt>
<dd>configuration dictionary</dd>
<dt><strong><code>clock_unit</code></strong></dt>
<dd>clock unit</dd>
<dt><strong><code>backend</code></strong></dt>
<dd>the parent component
For far-bank, this is subcore
For near-bank, this is PG</dd>
<dt><strong><code>regfile_io_interface</code></strong></dt>
<dd>read interface to register file</dd>
<dt><strong><code>execution_unit</code></strong></dt>
<dd>the corresponding execution units of
the operand collectors</dd>
<dt><strong><code>opc_type</code></strong></dt>
<dd>type of operand collector
(sfu, lsu, cfu, syncu, fb_alu, nb_alu)</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class OperandCollector:

    def __init__(self, env, log, config, clock_unit, backend, 
                 regfile_io_interface, execution_unit, opc_type):
        &#34;&#34;&#34;Homogeneous operand collectors for several execution units
        Args:
            env: simpy environment
            log: python log
            config: configuration dictionary
            clock_unit: clock unit
            backend: the parent component
                For far-bank, this is subcore
                For near-bank, this is PG
            regfile_io_interface: read interface to register file
            execution_unit: the corresponding execution units of 
                the operand collectors
            opc_type: type of operand collector 
                (sfu, lsu, cfu, syncu, fb_alu, nb_alu)
        &#34;&#34;&#34;
        self.env = env
        self.log = log
        self.config = config
        self.clock_unit = clock_unit
        self.backend = backend
        self.regfile_io_interface = regfile_io_interface
        self.execution_unit = execution_unit
        self.opc_type = opc_type
        self.num_threads_per_warp = self.config[&#34;num_threads_per_warp&#34;]
        self.data_path_unit_size = self.config[&#34;data_path_unit_size&#34;]
        self.alignment = self.num_threads_per_warp * self.data_path_unit_size
        
        self.base_regfile_read_port_id = \
            self.config[&#34;base_regfile_read_port_id_{}&#34;.format(opc_type)]
        self.num_opc = self.config[&#34;num_opc_{}&#34;.format(opc_type)]
        self.is_far_bank = False if opc_type == &#34;nb_alu&#34; else True

        self.instr_entry_queue = simpy.Store(env, capacity=1)
        self.output_bus_lock = simpy.Resource(env, capacity=1)

        # For each operand collector, spawn a process to handle 
        # operand requests of the instruction, and update
        # operand entries once an operand returns from reg file
        for i in range(self.num_opc):
            regfile_read_port_id = self.base_regfile_read_port_id + i
            self.env.process(self._process_instr_entry(regfile_read_port_id))

    def _get_reg_addr(self, reg_prefix, reg_index, subcore_id, warp_id):
        if self.is_far_bank:
            return self.backend.get_subcore_reg_addr(
                reg_prefix, reg_index, warp_id
            )
        else:
            return self.backend.get_pg_reg_addr(
                reg_prefix, reg_index, subcore_id, warp_id
            )

    def _check_reg_ready(self, op_str, subcore_id, warp_id):
        if self.is_far_bank:
            return self.backend.reg_track_table\
                .entry[warp_id].check_ready(
                    op_str=op_str,
                    reg_file_type=&#34;far-bank&#34;
                )
        else:
            return self.backend.core\
                .subcore_array[subcore_id]\
                .reg_track_table.entry[warp_id].check_ready(
                    op_str=op_str,
                    reg_file_type=&#34;near-bank&#34;
                )

    def _get_special_reg_value(self, op_str, subcore_id, warp_id):
        if self.is_far_bank:
            return self.backend.get_special_reg_value(
                op_str, warp_id
            )
        else:
            return self.backend.core.subcore_array[subcore_id]\
                .get_special_reg_value(
                    op_str, warp_id
            )

    def _get_param_value(self, op_str, subcore_id, warp_id):
        if self.is_far_bank:
            return self.backend.get_param_value(op_str, warp_id)
        else:
            return self.backend.core.subcore_array[subcore_id]\
                .get_param_value(op_str, warp_id)

    def _clear_dependency(self, op_str, subcore_id, warp_id):
        # TODO: model this more realistic for near-bank
        if self.is_far_bank:
            self.backend.dep_table.entry[warp_id]\
                .decrease_read(op_str)
        else:
            self.backend.core.subcore_array[subcore_id]\
                .dep_table.entry[warp_id]\
                .decrease_read(op_str)

    def _process_instr_entry(self, regfile_read_port_id):
        while True:
            instr_entry = yield self.instr_entry_queue.get()
            assert isinstance(instr_entry, InstrEntry)

            # record total operand entries for this collector
            total_operand_entry = 0
            if &#34;pred_reg&#34; in instr_entry.instr.metadata:
                total_operand_entry = len(instr_entry.instr.src_operands) + 1
            else:
                total_operand_entry = len(instr_entry.instr.src_operands)
            # operand entry data (read from register file)
            operand_entry_data = [None] * total_operand_entry
            # initially number of outbound operand requests is 0
            operand_entry_outbound_req = 0
            # set physical warp id info
            warp_id = instr_entry.warp_id
            # operand mapping: operand id --&gt; operand name string
            operand_map = {}

            # start collecting source operand
            operand_id = 0
            # if there is predicate field of this instruction
            if &#34;pred_reg&#34; in instr_entry.instr.metadata:
                pred_reg = instr_entry.instr.metadata[&#34;pred_reg&#34;]
                reg_addr, reg_size = self._get_reg_addr(
                    pred_reg.reg_prefix, pred_reg.reg_index,
                    instr_entry.subcore_id, warp_id
                )
                # Make sure the source register entries are ready
                # TODO: in the future offload engine will 
                # replace this functionality
                reg_ready = self._check_reg_ready(
                    op_str=pred_reg.op_str,
                    subcore_id=instr_entry.subcore_id,
                    warp_id=warp_id
                )
                assert reg_ready is True, &#34;predicate register is not valid!&#34;
                # compose a read request
                operand_read_req = OperandReadReq(
                    operand_id=operand_id,
                    base_reg_addr=reg_addr,
                    total_reg_size=reg_size
                )
                # issue this to read interface
                yield self.regfile_io_interface\
                    .read_req_queue[regfile_read_port_id].put(operand_read_req)
                # record outbound request number
                operand_entry_outbound_req = operand_entry_outbound_req + 1
                operand_map[operand_id] = pred_reg.op_str
                # update next operand info
                operand_id = operand_id + 1
            # collect all source operands
            for src_op in instr_entry.instr.src_operands:
                req_reg = False
                values = None
                if src_op.isreg():
                    if src_op.isnormalreg():
                        reg_addr, reg_size = self._get_reg_addr(
                            src_op.reg_prefix, src_op.reg_index,
                            instr_entry.subcore_id, warp_id
                        )
                        # Make sure the source register entries are ready
                        # TODO: in the future offload engine will replace 
                        # this functionality
                        reg_ready = self._check_reg_ready(
                            op_str=src_op.op_str,
                            subcore_id=instr_entry.subcore_id,
                            warp_id=warp_id
                        )
                        assert reg_ready is True, \
                            &#34;predicate register is not valid!&#34;
                        # compose a read request
                        operand_read_req = OperandReadReq(
                            operand_id=operand_id,
                            base_reg_addr=reg_addr,
                            total_reg_size=reg_size
                        )
                        # issue this to read interface
                        yield self.regfile_io_interface\
                            .read_req_queue[regfile_read_port_id]\
                            .put(operand_read_req)
                        # record outbound request number
                        operand_entry_outbound_req = \
                            operand_entry_outbound_req + 1
                        operand_map[operand_id] = src_op.op_str
                        # update next operand info
                        operand_id = operand_id + 1
                        req_reg = True
                    else:
                        # TODO: more accurate special register reading
                        values = self._get_special_reg_value(
                            op_str=src_op.op_str,
                            subcore_id=instr_entry.subcore_id,
                            warp_id=warp_id
                        )
                        operand_entry_data[operand_id] = values
                        operand_map[operand_id] = src_op.op_str
                        # update next operand info
                        operand_id = operand_id + 1
                elif src_op.isparam():
                    # TODO: more accurate paramter value reading
                    param_value = self._get_param_value(
                        op_str=src_op.op_str, 
                        subcore_id=instr_entry.subcore_id, 
                        warp_id=warp_id
                    )
                    values = [param_value] * self.num_threads_per_warp
                    operand_entry_data[operand_id] = values
                    operand_map[operand_id] = src_op.op_str
                    # update next operand info
                    operand_id = operand_id + 1
                elif src_op.isimmvalue():
                    values = [src_op.eval()] * self.num_threads_per_warp
                    operand_entry_data[operand_id] = values
                    operand_map[operand_id] = src_op.op_str
                    # update next operand info
                    operand_id = operand_id + 1
                else:
                    raise NotImplementedError(
                        &#34;Unknown type of operand: {}&#34;.format(src_op.op_str)
                    )
                # if we haven&#39;t sent out regiter request, 
                # the value should have been ready
                if req_reg is False:
                    assert values is not None, &#34;Unable to get values of the &#34; \
                        &#34;operand: {}&#34;.format(src_op.op_str)
            
            for i in range(operand_entry_outbound_req):
                # we expect to receive a given number of replies
                resp = yield self.regfile_io_interface\
                    .read_resp_queue[regfile_read_port_id].get()
                assert isinstance(resp, OperandReadResp), &#34;The incorrect type&#34; \
                    &#34; from the response queue&#34;
                assert resp.operand_id &lt; total_operand_entry
                # get payload
                operand_entry_data[resp.operand_id] = resp.data
                # clear dependency
                self._clear_dependency(
                    op_str=operand_map[resp.operand_id],
                    subcore_id=instr_entry.subcore_id,
                    warp_id=warp_id
                )
            
            # feed the source operands into the instruction instance
            if &#34;pred_reg&#34; in instr_entry.instr.metadata:
                instr_entry.set_source_operands(
                    src_values=operand_entry_data[1:],
                    pred_buffer=operand_entry_data[0]
                )
            else:
                instr_entry.set_source_operands(
                    src_values=operand_entry_data
                )
            # try to acquire output bus
            with self.output_bus_lock.request() as request:
                # wait for access
                yield request
                # issue to execution unit
                yield self.execution_unit.instr_entry_queue.put(
                    instr_entry
                )
                # 1 cycle occupied on bus
                yield self.env.timeout(1 * self.clock_unit)</code></pre>
</details>
</dd>
</dl>
</section>
</article>
<nav id="sidebar">
<h1>Index</h1>
<div class="toc">
<ul></ul>
</div>
<ul id="index">
<li><h3>Super-module</h3>
<ul>
<li><code><a title="simulator" href="index.html">simulator</a></code></li>
</ul>
</li>
<li><h3><a href="#header-classes">Classes</a></h3>
<ul>
<li>
<h4><code><a title="simulator.operand_collector.OperandCollector" href="#simulator.operand_collector.OperandCollector">OperandCollector</a></code></h4>
</li>
</ul>
</li>
</ul>
</nav>
</main>
<footer id="footer">
<p>Generated by <a href="https://pdoc3.github.io/pdoc"><cite>pdoc</cite> 0.8.3</a>.</p>
</footer>
</body>
</html>