{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 02 02:42:19 2020 " "Info: Processing started: Thu Jul 02 02:42:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Info: Found entity 1: add_sub" {  } { { "add_sub.v" "" { Text "F:/dev/CR_CPU/add_sub.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "add_sub add_sub_bb.v(34) " "Error (10228): Verilog HDL error at add_sub_bb.v(34): module \"add_sub\" cannot be declared more than once" {  } { { "add_sub_bb.v" "" { Text "F:/dev/CR_CPU/add_sub_bb.v" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "add_sub add_sub.v(39) " "Info (10151): Verilog HDL Declaration information at add_sub.v(39): \"add_sub\" is declared here" {  } { { "add_sub.v" "" { Text "F:/dev/CR_CPU/add_sub.v" 39 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub_bb.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file add_sub_bb.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "adder.v" "" { Text "F:/dev/CR_CPU/adder.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "adder adder_bb.v(34) " "Error (10228): Verilog HDL error at adder_bb.v(34): module \"adder\" cannot be declared more than once" {  } { { "adder_bb.v" "" { Text "F:/dev/CR_CPU/adder_bb.v" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "adder adder.v(39) " "Info (10151): Verilog HDL Declaration information at adder.v(39): \"adder\" is declared here" {  } { { "adder.v" "" { Text "F:/dev/CR_CPU/adder.v" 39 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_bb.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file adder_bb.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file and_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Info: Found entity 1: and_gate" {  } { { "and_gate.v" "" { Text "F:/dev/CR_CPU/and_gate.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "and_gate and_gate_bb.v(34) " "Error (10228): Verilog HDL error at and_gate_bb.v(34): module \"and_gate\" cannot be declared more than once" {  } { { "and_gate_bb.v" "" { Text "F:/dev/CR_CPU/and_gate_bb.v" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "and_gate and_gate.v(39) " "Info (10151): Verilog HDL Declaration information at and_gate.v(39): \"and_gate\" is declared here" {  } { { "and_gate.v" "" { Text "F:/dev/CR_CPU/and_gate.v" 39 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate_bb.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file and_gate_bb.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp " "Info: Found entity 1: comp" {  } { { "comp.v" "" { Text "F:/dev/CR_CPU/comp.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "comp comp_bb.v(34) " "Error (10228): Verilog HDL error at comp_bb.v(34): module \"comp\" cannot be declared more than once" {  } { { "comp_bb.v" "" { Text "F:/dev/CR_CPU/comp_bb.v" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "comp comp.v(39) " "Info (10151): Verilog HDL Declaration information at comp.v(39): \"comp\" is declared here" {  } { { "comp.v" "" { Text "F:/dev/CR_CPU/comp.v" 39 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_bb.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file comp_bb.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Info: Found entity 1: div" {  } { { "div.v" "" { Text "F:/dev/CR_CPU/div.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "div div_bb.v(34) " "Error (10228): Verilog HDL error at div_bb.v(34): module \"div\" cannot be declared more than once" {  } { { "div_bb.v" "" { Text "F:/dev/CR_CPU/div_bb.v" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "div div.v(39) " "Info (10151): Verilog HDL Declaration information at div.v(39): \"div\" is declared here" {  } { { "div.v" "" { Text "F:/dev/CR_CPU/div.v" 39 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_bb.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file div_bb.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructions_mem_bb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file instructions_mem_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructions_mem " "Info: Found entity 1: instructions_mem" {  } { { "instructions_mem_bb.v" "" { Text "F:/dev/CR_CPU/instructions_mem_bb.v" 34 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Info: Found entity 1: mult" {  } { { "mult.v" "" { Text "F:/dev/CR_CPU/mult.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "mult mult_bb.v(34) " "Error (10228): Verilog HDL error at mult_bb.v(34): module \"mult\" cannot be declared more than once" {  } { { "mult_bb.v" "" { Text "F:/dev/CR_CPU/mult_bb.v" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "mult mult.v(39) " "Info (10151): Verilog HDL Declaration information at mult.v(39): \"mult\" is declared here" {  } { { "mult.v" "" { Text "F:/dev/CR_CPU/mult.v" 39 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_bb.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file mult_bb.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21_gate.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux21_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux21_gate " "Info: Found entity 1: mux21_gate" {  } { { "mux21_gate.v" "" { Text "F:/dev/CR_CPU/mux21_gate.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "mux21_gate mux21_gate_bb.v(34) " "Error (10228): Verilog HDL error at mux21_gate_bb.v(34): module \"mux21_gate\" cannot be declared more than once" {  } { { "mux21_gate_bb.v" "" { Text "F:/dev/CR_CPU/mux21_gate_bb.v" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "mux21_gate mux21_gate.v(39) " "Info (10151): Verilog HDL Declaration information at mux21_gate.v(39): \"mux21_gate\" is declared here" {  } { { "mux21_gate.v" "" { Text "F:/dev/CR_CPU/mux21_gate.v" 39 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21_gate_bb.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file mux21_gate_bb.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_gate.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gate " "Info: Found entity 1: mux_gate" {  } { { "mux_gate.v" "" { Text "F:/dev/CR_CPU/mux_gate.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "mux_gate mux_gate_bb.v(34) " "Error (10228): Verilog HDL error at mux_gate_bb.v(34): module \"mux_gate\" cannot be declared more than once" {  } { { "mux_gate_bb.v" "" { Text "F:/dev/CR_CPU/mux_gate_bb.v" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "mux_gate mux_gate.v(39) " "Info (10151): Verilog HDL Declaration information at mux_gate.v(39): \"mux_gate\" is declared here" {  } { { "mux_gate.v" "" { Text "F:/dev/CR_CPU/mux_gate.v" 39 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_gate_bb.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file mux_gate_bb.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_gate.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file not_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_gate " "Info: Found entity 1: not_gate" {  } { { "not_gate.v" "" { Text "F:/dev/CR_CPU/not_gate.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "not_gate not_gate_bb.v(34) " "Error (10228): Verilog HDL error at not_gate_bb.v(34): module \"not_gate\" cannot be declared more than once" {  } { { "not_gate_bb.v" "" { Text "F:/dev/CR_CPU/not_gate_bb.v" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "not_gate not_gate.v(39) " "Info (10151): Verilog HDL Declaration information at not_gate.v(39): \"not_gate\" is declared here" {  } { { "not_gate.v" "" { Text "F:/dev/CR_CPU/not_gate.v" 39 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_gate_bb.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file not_gate_bb.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers_bb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registers_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Info: Found entity 1: registers" {  } { { "registers_bb.v" "" { Text "F:/dev/CR_CPU/registers_bb.v" 34 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers_init_bb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registers_init_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_init " "Info: Found entity 1: registers_init" {  } { { "registers_init_bb.v" "" { Text "F:/dev/CR_CPU/registers_init_bb.v" 34 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_gate.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rotate_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_gate " "Info: Found entity 1: rotate_gate" {  } { { "rotate_gate.v" "" { Text "F:/dev/CR_CPU/rotate_gate.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "rotate_gate rotate_gate_bb.v(34) " "Error (10228): Verilog HDL error at rotate_gate_bb.v(34): module \"rotate_gate\" cannot be declared more than once" {  } { { "rotate_gate_bb.v" "" { Text "F:/dev/CR_CPU/rotate_gate_bb.v" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "rotate_gate rotate_gate.v(39) " "Info (10151): Verilog HDL Declaration information at rotate_gate.v(39): \"rotate_gate\" is declared here" {  } { { "rotate_gate.v" "" { Text "F:/dev/CR_CPU/rotate_gate.v" 39 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_gate_bb.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file rotate_gate_bb.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_left.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rotate_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_left " "Info: Found entity 1: rotate_left" {  } { { "rotate_left.v" "" { Text "F:/dev/CR_CPU/rotate_left.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "rotate_left rotate_left_bb.v(34) " "Error (10228): Verilog HDL error at rotate_left_bb.v(34): module \"rotate_left\" cannot be declared more than once" {  } { { "rotate_left_bb.v" "" { Text "F:/dev/CR_CPU/rotate_left_bb.v" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "rotate_left rotate_left.v(39) " "Info (10151): Verilog HDL Declaration information at rotate_left.v(39): \"rotate_left\" is declared here" {  } { { "rotate_left.v" "" { Text "F:/dev/CR_CPU/rotate_left.v" 39 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_left_bb.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file rotate_left_bb.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_right.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rotate_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_right " "Info: Found entity 1: rotate_right" {  } { { "rotate_right.v" "" { Text "F:/dev/CR_CPU/rotate_right.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "rotate_right rotate_right_bb.v(34) " "Error (10228): Verilog HDL error at rotate_right_bb.v(34): module \"rotate_right\" cannot be declared more than once" {  } { { "rotate_right_bb.v" "" { Text "F:/dev/CR_CPU/rotate_right_bb.v" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "rotate_right rotate_right.v(39) " "Info (10151): Verilog HDL Declaration information at rotate_right.v(39): \"rotate_right\" is declared here" {  } { { "rotate_right.v" "" { Text "F:/dev/CR_CPU/rotate_right.v" 39 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_right_bb.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file rotate_right_bb.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_gate.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shift_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_gate " "Info: Found entity 1: shift_gate" {  } { { "shift_gate.v" "" { Text "F:/dev/CR_CPU/shift_gate.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "shift_gate shift_gate_bb.v(34) " "Error (10228): Verilog HDL error at shift_gate_bb.v(34): module \"shift_gate\" cannot be declared more than once" {  } { { "shift_gate_bb.v" "" { Text "F:/dev/CR_CPU/shift_gate_bb.v" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "shift_gate shift_gate.v(39) " "Info (10151): Verilog HDL Declaration information at shift_gate.v(39): \"shift_gate\" is declared here" {  } { { "shift_gate.v" "" { Text "F:/dev/CR_CPU/shift_gate.v" 39 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_gate_bb.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file shift_gate_bb.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shift_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Info: Found entity 1: shift_left" {  } { { "shift_left.v" "" { Text "F:/dev/CR_CPU/shift_left.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "shift_left shift_left_bb.v(34) " "Error (10228): Verilog HDL error at shift_left_bb.v(34): module \"shift_left\" cannot be declared more than once" {  } { { "shift_left_bb.v" "" { Text "F:/dev/CR_CPU/shift_left_bb.v" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "shift_left shift_left.v(39) " "Info (10151): Verilog HDL Declaration information at shift_left.v(39): \"shift_left\" is declared here" {  } { { "shift_left.v" "" { Text "F:/dev/CR_CPU/shift_left.v" 39 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_bb.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file shift_left_bb.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shift_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right " "Info: Found entity 1: shift_right" {  } { { "shift_right.v" "" { Text "F:/dev/CR_CPU/shift_right.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "shift_right shift_right_bb.v(34) " "Error (10228): Verilog HDL error at shift_right_bb.v(34): module \"shift_right\" cannot be declared more than once" {  } { { "shift_right_bb.v" "" { Text "F:/dev/CR_CPU/shift_right_bb.v" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "shift_right shift_right.v(39) " "Info (10151): Verilog HDL Declaration information at shift_right.v(39): \"shift_right\" is declared here" {  } { { "shift_right.v" "" { Text "F:/dev/CR_CPU/shift_right.v" 39 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right_bb.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file shift_right_bb.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Info: Found entity 1: subtractor" {  } { { "subtractor.v" "" { Text "F:/dev/CR_CPU/subtractor.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "subtractor subtractor_bb.v(34) " "Error (10228): Verilog HDL error at subtractor_bb.v(34): module \"subtractor\" cannot be declared more than once" {  } { { "subtractor_bb.v" "" { Text "F:/dev/CR_CPU/subtractor_bb.v" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "subtractor subtractor.v(39) " "Info (10151): Verilog HDL Declaration information at subtractor.v(39): \"subtractor\" is declared here" {  } { { "subtractor.v" "" { Text "F:/dev/CR_CPU/subtractor.v" 39 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_bb.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file subtractor_bb.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file xor_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Info: Found entity 1: xor_gate" {  } { { "xor_gate.v" "" { Text "F:/dev/CR_CPU/xor_gate.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "xor_gate xor_gate_bb.v(34) " "Error (10228): Verilog HDL error at xor_gate_bb.v(34): module \"xor_gate\" cannot be declared more than once" {  } { { "xor_gate_bb.v" "" { Text "F:/dev/CR_CPU/xor_gate_bb.v" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "xor_gate xor_gate.v(39) " "Info (10151): Verilog HDL Declaration information at xor_gate.v(39): \"xor_gate\" is declared here" {  } { { "xor_gate.v" "" { Text "F:/dev/CR_CPU/xor_gate.v" 39 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate_bb.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file xor_gate_bb.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "F:/dev/CR_CPU/CPU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "F:/dev/CR_CPU/ALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "registers registers.v(39) " "Error (10228): Verilog HDL error at registers.v(39): module \"registers\" cannot be declared more than once" {  } { { "registers.v" "" { Text "F:/dev/CR_CPU/registers.v" 39 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "registers registers_bb.v(34) " "Info (10151): Verilog HDL Declaration information at registers_bb.v(34): \"registers\" is declared here" {  } { { "registers_bb.v" "" { Text "F:/dev/CR_CPU/registers_bb.v" 34 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file registers.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "registers_init registers_init.v(353) " "Error (10228): Verilog HDL error at registers_init.v(353): module \"registers_init\" cannot be declared more than once" {  } { { "registers_init.v" "" { Text "F:/dev/CR_CPU/registers_init.v" 353 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "registers_init registers_init_bb.v(34) " "Info (10151): Verilog HDL Declaration information at registers_init_bb.v(34): \"registers_init\" is declared here" {  } { { "registers_init_bb.v" "" { Text "F:/dev/CR_CPU/registers_init_bb.v" 34 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers_init.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file registers_init.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "instructions_mem instructions_mem.v(39) " "Error (10228): Verilog HDL error at instructions_mem.v(39): module \"instructions_mem\" cannot be declared more than once" {  } { { "instructions_mem.v" "" { Text "F:/dev/CR_CPU/instructions_mem.v" 39 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "instructions_mem instructions_mem_bb.v(34) " "Info (10151): Verilog HDL Declaration information at instructions_mem_bb.v(34): \"instructions_mem\" is declared here" {  } { { "instructions_mem_bb.v" "" { Text "F:/dev/CR_CPU/instructions_mem_bb.v" 34 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructions_mem.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file instructions_mem.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 20 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Error: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 02 02:42:22 2020 " "Error: Processing ended: Thu Jul 02 02:42:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Error: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 22 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
