("fpga_top:/\tfpga_top FPGA_TOP layout" (("open" (nil hierarchy "/{FPGA_TOP fpga_top layout }:a"))) (((-576.891 -89.187) (2161.131 1685.387)) "a" "Virtuoso XL" 3))