TOPLEVEL_LANG ?= verilog

VERILOG_SOURCES += $(SPINALROOT)/../TopLevel.v

TOPLEVEL=TopLevel
MODULE=I2CMasterTester

include ../../common/Makefile.sim