Library ieee; 
use ieee.std_logic_1164.all;
 
entity full_adder is port(a,b,c,d:in bit; sum,carry:out bit); 
end full_adder;
  
architecture data of full_adder is
begin
    wire w1,w2,w3;
        and g1 (w1, a,b);
        nor g2 (w2,c,d);
        and g3 (w3,w1,w2);
        nand g4 (x,w1,w3);
endmodule
