$date
	Sun Oct 23 04:52:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#488391
b1000 !
1"
#488394
b1000 &
b1000 %
1$
#488395
0"
#488398
b100 &
b100 %
#488402
b10 &
b10 %
#488406
b1 &
1#
b1 %
#488410
b0 &
b0 %
0#
0$
#1488727
b111 !
1"
#1488730
b111 &
b111 %
1$
#1488731
0"
#1488734
b10110 &
b10110 %
#1488738
b1011 &
b1011 %
#1488742
b100010 &
b100010 %
#1488746
b10001 &
b10001 %
#1488750
b110100 &
b110100 %
#1488754
b11010 &
b11010 %
#1488758
b1101 &
b1101 %
#1488762
b101000 &
b101000 %
#1488766
b10100 &
b10100 %
#1488770
b1010 &
b1010 %
#1488774
b101 &
b101 %
#1488778
b10000 &
b10000 %
#1488782
b1000 &
b1000 %
#1488786
b100 &
b100 %
#1488790
b10 &
b10 %
#1488794
b1 &
b1 %
1#
#1488798
b0 &
0#
b0 %
0$
#2553770
b11 &
b11 %
1$
b11 !
1"
#2553771
0"
#2553774
b1010 &
b1010 %
#2553778
b101 &
b101 %
#2553782
b10000 &
b10000 %
#2553786
b1000 &
b1000 %
#2553790
b100 &
b100 %
#2553794
b10 &
b10 %
#2553798
b1 &
1#
b1 %
#2553802
b0 &
b0 %
0#
0$
#4500012
