// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module real_top_max (
        ap_ready,
        i,
        j,
        k,
        l,
        ap_return,
        ap_rst
);


output   ap_ready;
input  [7:0] i;
input  [7:0] j;
input  [7:0] k;
input  [7:0] l;
output  [7:0] ap_return;
input   ap_rst;

wire   [0:0] icmp_ln197_fu_48_p2;
wire   [0:0] icmp_ln197_1_fu_60_p2;
wire   [0:0] icmp_ln197_2_fu_72_p2;
wire   [0:0] xor_ln197_2_fu_66_p2;
wire   [0:0] xor_ln197_3_fu_78_p2;
wire   [0:0] and_ln197_fu_84_p2;
wire   [0:0] xor_ln197_1_fu_54_p2;
wire   [0:0] icmp_ln200_fu_96_p2;
wire   [0:0] icmp_ln200_1_fu_108_p2;
wire   [0:0] icmp_ln200_2_fu_120_p2;
wire   [0:0] icmp_ln203_fu_132_p2;
wire   [0:0] icmp_ln203_1_fu_144_p2;
wire   [0:0] icmp_ln203_2_fu_156_p2;
wire   [0:0] xor_ln203_1_fu_150_p2;
wire   [0:0] xor_ln203_2_fu_162_p2;
wire   [0:0] and_ln203_fu_168_p2;
wire   [0:0] xor_ln203_fu_138_p2;
wire   [0:0] and_ln203_1_fu_174_p2;
wire   [0:0] and_ln197_1_fu_90_p2;
wire   [0:0] xor_ln200_fu_102_p2;
wire   [0:0] xor_ln200_1_fu_114_p2;
wire   [0:0] xor_ln200_2_fu_126_p2;
wire   [0:0] xor_ln197_fu_188_p2;
wire   [0:0] and_ln200_1_fu_200_p2;
wire   [0:0] and_ln200_fu_194_p2;
wire   [0:0] and_ln200_2_fu_206_p2;
wire   [7:0] out_write_assign_fu_220_p6;
wire   [7:0] out_write_assign_fu_220_p7;
wire   [1:0] out_write_assign_fu_220_p8;
wire   [1:0] sel_tmp2_fu_212_p3;
wire   [7:0] out_write_assign_fu_220_p9;
wire  signed [1:0] out_write_assign_fu_220_p1;
wire   [1:0] out_write_assign_fu_220_p3;
wire   [1:0] out_write_assign_fu_220_p5;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) real_top_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U167(
    .din0(i),
    .din1(j),
    .din2(out_write_assign_fu_220_p6),
    .def(out_write_assign_fu_220_p7),
    .sel(out_write_assign_fu_220_p8),
    .dout(out_write_assign_fu_220_p9)
);

assign and_ln197_1_fu_90_p2 = (xor_ln197_1_fu_54_p2 & and_ln197_fu_84_p2);

assign and_ln197_fu_84_p2 = (xor_ln197_3_fu_78_p2 & xor_ln197_2_fu_66_p2);

assign and_ln200_1_fu_200_p2 = (xor_ln200_2_fu_126_p2 & xor_ln197_fu_188_p2);

assign and_ln200_2_fu_206_p2 = (and_ln200_fu_194_p2 & and_ln200_1_fu_200_p2);

assign and_ln200_fu_194_p2 = (xor_ln200_fu_102_p2 & xor_ln200_1_fu_114_p2);

assign and_ln203_1_fu_174_p2 = (xor_ln203_fu_138_p2 & and_ln203_fu_168_p2);

assign and_ln203_fu_168_p2 = (xor_ln203_2_fu_162_p2 & xor_ln203_1_fu_150_p2);

assign ap_ready = 1'b1;

assign icmp_ln203_1_fu_144_p2 = ((k < j) ? 1'b1 : 1'b0);

assign icmp_ln203_2_fu_156_p2 = ((k < l) ? 1'b1 : 1'b0);

assign icmp_ln203_fu_132_p2 = ((k < i) ? 1'b1 : 1'b0);

assign sel_tmp2_fu_212_p3 = {{and_ln197_1_fu_90_p2}, {and_ln200_2_fu_206_p2}};

assign xor_ln197_1_fu_54_p2 = (icmp_ln197_fu_48_p2 ^ 1'd1);

assign xor_ln197_2_fu_66_p2 = (icmp_ln197_1_fu_60_p2 ^ 1'd1);

assign xor_ln197_3_fu_78_p2 = (icmp_ln197_2_fu_72_p2 ^ 1'd1);

assign xor_ln197_fu_188_p2 = (1'd1 ^ and_ln197_1_fu_90_p2);

assign xor_ln200_1_fu_114_p2 = (icmp_ln200_1_fu_108_p2 ^ 1'd1);

assign xor_ln200_2_fu_126_p2 = (icmp_ln200_2_fu_120_p2 ^ 1'd1);

assign xor_ln200_fu_102_p2 = (icmp_ln200_fu_96_p2 ^ 1'd1);

assign xor_ln203_1_fu_150_p2 = (icmp_ln203_1_fu_144_p2 ^ 1'd1);

assign xor_ln203_2_fu_162_p2 = (icmp_ln203_2_fu_156_p2 ^ 1'd1);

assign xor_ln203_fu_138_p2 = (icmp_ln203_fu_132_p2 ^ 1'd1);

assign ap_return = out_write_assign_fu_220_p9;

assign icmp_ln197_1_fu_60_p2 = ((i < k) ? 1'b1 : 1'b0);

assign icmp_ln197_2_fu_72_p2 = ((i < l) ? 1'b1 : 1'b0);

assign icmp_ln197_fu_48_p2 = ((i < j) ? 1'b1 : 1'b0);

assign icmp_ln200_1_fu_108_p2 = ((j < k) ? 1'b1 : 1'b0);

assign icmp_ln200_2_fu_120_p2 = ((j < l) ? 1'b1 : 1'b0);

assign icmp_ln200_fu_96_p2 = ((j < i) ? 1'b1 : 1'b0);

assign out_write_assign_fu_220_p6 = ((and_ln203_1_fu_174_p2[0:0] == 1'b1) ? k : l);

assign out_write_assign_fu_220_p7 = 'bx;

assign out_write_assign_fu_220_p8 = {{and_ln197_1_fu_90_p2}, {and_ln200_2_fu_206_p2}};

endmodule //real_top_max
