// Seed: 3662120035
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  module_2 modCall_1 ();
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  logic id_2 = -1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_2,
      id_2
  );
  assign id_2 = -1;
endmodule
module module_2 ();
  wire id_1;
  wire [1 : -1] id_2;
  wire id_3;
endmodule
module module_3 #(
    parameter id_6 = 32'd90
) (
    output supply1 id_0,
    input wire id_1,
    input wand id_2,
    output supply1 id_3,
    output tri id_4,
    input supply1 id_5,
    input uwire _id_6,
    input supply1 id_7,
    output tri1 id_8,
    input supply1 id_9,
    output wor id_10
);
  wire [id_6 : 1  -  -1] id_12;
  assign id_12 = ~1;
  wire id_13;
  assign id_10 = -1;
  wire id_14;
  module_2 modCall_1 ();
  wire id_15;
endmodule
