<?xml version="1.0" encoding="UTF-8"?>
<section name="Workbench">
	<item key="scw_hwspec" value="/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/Zybo_System"/>
	<item key="sdx_export_archive_directory" value="C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\01_Exports"/>
	<item key="scw_hwspec_file_selection" value="C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VivadoPrjs\Zybo_System"/>
</section>
