--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml vga_driver.twx vga_driver.ncd -o vga_driver.twr vga_driver.pcf
-ucf vga_test.ucf

Design file:              vga_driver.ncd
Physical constraint file: vga_driver.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Paths for end point R_clk_25M (SLICE_X12Y31.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               R_clk_25M (FF)
  Destination:          R_clk_25M (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.016ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: R_clk_25M to R_clk_25M
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.AQ      Tcko                  0.525   R_clk_25M
                                                       R_clk_25M
    SLICE_X12Y31.A6      net (fanout=2)        0.152   R_clk_25M
    SLICE_X12Y31.CLK     Tas                   0.339   R_clk_25M
                                                       R_clk_25M_INV_3_o1_INV_0
                                                       R_clk_25M
    -------------------------------------------------  ---------------------------
    Total                                      1.016ns (0.864ns logic, 0.152ns route)
                                                       (85.0% logic, 15.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point R_clk_25M (SLICE_X12Y31.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               R_clk_25M (FF)
  Destination:          R_clk_25M (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: R_clk_25M to R_clk_25M
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.AQ      Tcko                  0.234   R_clk_25M
                                                       R_clk_25M
    SLICE_X12Y31.A6      net (fanout=2)        0.023   R_clk_25M
    SLICE_X12Y31.CLK     Tah         (-Th)    -0.197   R_clk_25M
                                                       R_clk_25M_INV_3_o1_INV_0
                                                       R_clk_25M
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.431ns logic, 0.023ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: R_clk_25M/CLK
  Logical resource: R_clk_25M/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: R_clk_25M/SR
  Logical resource: R_clk_25M/SR
  Location pin: SLICE_X12Y31.SR
  Clock network: rst_n_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.051|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1 paths, 0 nets, and 3 connections

Design statistics:
   Minimum period:   2.666ns{1}   (Maximum frequency: 375.094MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 08 11:30:03 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



