{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684448108355 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684448108356 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 18 15:15:08 2023 " "Processing started: Thu May 18 15:15:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684448108356 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684448108356 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADPLL_5_3 -c ADPLL_5_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADPLL_5_3 -c ADPLL_5_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684448108356 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684448108899 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684448108899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "targetcontroller.sv 2 2 " "Found 2 design units, including 2 entities, in source file targetcontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TargetController " "Found entity 1: TargetController" {  } { { "TargetController.sv" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/TargetController.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684448115265 ""} { "Info" "ISGN_ENTITY_NAME" "2 TargetCont_Tb " "Found entity 2: TargetCont_Tb" {  } { { "TargetController.sv" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/TargetController.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684448115265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684448115265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_ratioa.sv 1 1 " "Found 1 design units, including 1 entities, in source file freq_ratioa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Freq_ratioA " "Found entity 1: Freq_ratioA" {  } { { "Freq_ratioA.sv" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/Freq_ratioA.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684448115266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684448115266 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "User_Input.v(61) " "Verilog HDL information at User_Input.v(61): always construct contains both blocking and non-blocking assignments" {  } { { "User_Input.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/User_Input.v" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1684448115267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user_input.v 1 1 " "Found 1 design units, including 1 entities, in source file user_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 User_Input " "Found entity 1: User_Input" {  } { { "User_Input.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/User_Input.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684448115267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684448115267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ringoscillator.sv 2 2 " "Found 2 design units, including 2 entities, in source file ringoscillator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ringOscillator " "Found entity 1: ringOscillator" {  } { { "ringOscillator.sv" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ringOscillator.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684448115269 ""} { "Info" "ISGN_ENTITY_NAME" "2 ringOscillator_tb " "Found entity 2: ringOscillator_tb" {  } { { "ringOscillator.sv" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ringOscillator.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684448115269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684448115269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ring.sv 2 2 " "Found 2 design units, including 2 entities, in source file ring.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ring " "Found entity 1: Ring" {  } { { "Ring.sv" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/Ring.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684448115270 ""} { "Info" "ISGN_ENTITY_NAME" "2 Ring_tb " "Found entity 2: Ring_tb" {  } { { "Ring.sv" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/Ring.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684448115270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684448115270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneshot.sv 2 2 " "Found 2 design units, including 2 entities, in source file oneshot.sv" { { "Info" "ISGN_ENTITY_NAME" "1 oneShot " "Found entity 1: oneShot" {  } { { "oneShot.sv" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/oneShot.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684448115271 ""} { "Info" "ISGN_ENTITY_NAME" "2 oneShot_tb " "Found entity 2: oneShot_tb" {  } { { "oneShot.sv" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/oneShot.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684448115271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684448115271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_division.sv 2 2 " "Found 2 design units, including 2 entities, in source file number_division.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Number_Division " "Found entity 1: Number_Division" {  } { { "Number_Division.sv" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/Number_Division.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684448115272 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_division " "Found entity 2: tb_division" {  } { { "Number_Division.sv" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/Number_Division.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684448115272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684448115272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiple_calculator.sv 2 2 " "Found 2 design units, including 2 entities, in source file multiple_calculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiple_Calculator " "Found entity 1: Multiple_Calculator" {  } { { "Multiple_Calculator.sv" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/Multiple_Calculator.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684448115273 ""} { "Info" "ISGN_ENTITY_NAME" "2 Multiple_Calculator_2_Tb " "Found entity 2: Multiple_Calculator_2_Tb" {  } { { "Multiple_Calculator.sv" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/Multiple_Calculator.sv" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684448115273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684448115273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_ratio.sv 1 1 " "Found 1 design units, including 1 entities, in source file freq_ratio.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Freq_ratio " "Found entity 1: Freq_ratio" {  } { { "Freq_ratio.sv" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/Freq_ratio.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684448115275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684448115275 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Divider.sv(14) " "Verilog HDL information at Divider.sv(14): always construct contains both blocking and non-blocking assignments" {  } { { "Divider.sv" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/Divider.sv" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1684448115276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.sv 2 2 " "Found 2 design units, including 2 entities, in source file divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "Divider.sv" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/Divider.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684448115277 ""} { "Info" "ISGN_ENTITY_NAME" "2 Divider_With_Decimal_tb " "Found entity 2: Divider_With_Decimal_tb" {  } { { "Divider.sv" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/Divider.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684448115277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684448115277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff1.sv 2 2 " "Found 2 design units, including 2 entities, in source file dff1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFF1 " "Found entity 1: DFF1" {  } { { "DFF1.sv" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/DFF1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684448115278 ""} { "Info" "ISGN_ENTITY_NAME" "2 DFF1_tb " "Found entity 2: DFF1_tb" {  } { { "DFF1.sv" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/DFF1.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684448115278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684448115278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.sv" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/Decoder.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684448115279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684448115279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 2 2 " "Found 2 design units, including 2 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.sv" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/Controller.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684448115280 ""} { "Info" "ISGN_ENTITY_NAME" "2 Controller_TB " "Found entity 2: Controller_TB" {  } { { "Controller.sv" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/Controller.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684448115280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684448115280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apdll.sv 2 2 " "Found 2 design units, including 2 entities, in source file apdll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADPLL " "Found entity 1: ADPLL" {  } { { "APDLL.sv" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/APDLL.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684448115281 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADPLL_TB " "Found entity 2: ADPLL_TB" {  } { { "APDLL.sv" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/APDLL.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684448115281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684448115281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adpll_5_3.v 1 1 " "Found 1 design units, including 1 entities, in source file adpll_5_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADPLL_5_3 " "Found entity 1: ADPLL_5_3" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684448115283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684448115283 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_1MHz User_Input.v(59) " "Verilog HDL Implicit Net warning at User_Input.v(59): created implicit net for \"CLOCK_1MHz\"" {  } { { "User_Input.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/User_Input.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684448115283 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "En Ring.sv(12) " "Verilog HDL Implicit Net warning at Ring.sv(12): created implicit net for \"En\"" {  } { { "Ring.sv" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/Ring.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684448115283 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ADPLL_5_3 " "Elaborating entity \"ADPLL_5_3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684448115318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "User_Input User_Input:Unit2 " "Elaborating entity \"User_Input\" for hierarchy \"User_Input:Unit2\"" {  } { { "ADPLL_5_3.v" "Unit2" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684448115320 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLOCK_1MHz User_Input.v(59) " "Verilog HDL or VHDL warning at User_Input.v(59): object \"CLOCK_1MHz\" assigned a value but never read" {  } { { "User_Input.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/User_Input.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684448115321 "|ADPLL_5_3|User_Input:Unit2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 User_Input.v(64) " "Verilog HDL assignment warning at User_Input.v(64): truncated value with size 9 to match size of target (8)" {  } { { "User_Input.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/User_Input.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684448115321 "|ADPLL_5_3|User_Input:Unit2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 User_Input.v(71) " "Verilog HDL assignment warning at User_Input.v(71): truncated value with size 32 to match size of target (9)" {  } { { "User_Input.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/User_Input.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684448115321 "|ADPLL_5_3|User_Input:Unit2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 User_Input.v(75) " "Verilog HDL assignment warning at User_Input.v(75): truncated value with size 32 to match size of target (9)" {  } { { "User_Input.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/User_Input.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684448115321 "|ADPLL_5_3|User_Input:Unit2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 User_Input.v(87) " "Verilog HDL assignment warning at User_Input.v(87): truncated value with size 32 to match size of target (7)" {  } { { "User_Input.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/User_Input.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684448115321 "|ADPLL_5_3|User_Input:Unit2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 User_Input.v(91) " "Verilog HDL assignment warning at User_Input.v(91): truncated value with size 32 to match size of target (7)" {  } { { "User_Input.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/User_Input.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684448115321 "|ADPLL_5_3|User_Input:Unit2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 User_Input.v(96) " "Verilog HDL assignment warning at User_Input.v(96): truncated value with size 9 to match size of target (8)" {  } { { "User_Input.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/User_Input.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684448115321 "|ADPLL_5_3|User_Input:Unit2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 User_Input.v(103) " "Verilog HDL assignment warning at User_Input.v(103): truncated value with size 32 to match size of target (9)" {  } { { "User_Input.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/User_Input.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684448115321 "|ADPLL_5_3|User_Input:Unit2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 User_Input.v(107) " "Verilog HDL assignment warning at User_Input.v(107): truncated value with size 32 to match size of target (9)" {  } { { "User_Input.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/User_Input.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684448115321 "|ADPLL_5_3|User_Input:Unit2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 User_Input.v(120) " "Verilog HDL assignment warning at User_Input.v(120): truncated value with size 32 to match size of target (7)" {  } { { "User_Input.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/User_Input.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684448115321 "|ADPLL_5_3|User_Input:Unit2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 User_Input.v(124) " "Verilog HDL assignment warning at User_Input.v(124): truncated value with size 32 to match size of target (7)" {  } { { "User_Input.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/User_Input.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684448115321 "|ADPLL_5_3|User_Input:Unit2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder User_Input:Unit2\|Decoder:Unit1 " "Elaborating entity \"Decoder\" for hierarchy \"User_Input:Unit2\|Decoder:Unit1\"" {  } { { "User_Input.v" "Unit1" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/User_Input.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684448115323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADPLL ADPLL:Unit1 " "Elaborating entity \"ADPLL\" for hierarchy \"ADPLL:Unit1\"" {  } { { "ADPLL_5_3.v" "Unit1" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684448115324 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C_1 APDLL.sv(19) " "Verilog HDL or VHDL warning at APDLL.sv(19): object \"C_1\" assigned a value but never read" {  } { { "APDLL.sv" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/APDLL.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684448115325 "|ADPLL_5_3|ADPLL:Unit1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C_2 APDLL.sv(19) " "Verilog HDL or VHDL warning at APDLL.sv(19): object \"C_2\" assigned a value but never read" {  } { { "APDLL.sv" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/APDLL.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684448115325 "|ADPLL_5_3|ADPLL:Unit1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ring ADPLL:Unit1\|Ring:RingGenerate " "Elaborating entity \"Ring\" for hierarchy \"ADPLL:Unit1\|Ring:RingGenerate\"" {  } { { "APDLL.sv" "RingGenerate" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/APDLL.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684448115346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneShot ADPLL:Unit1\|Ring:RingGenerate\|oneShot:DUT0 " "Elaborating entity \"oneShot\" for hierarchy \"ADPLL:Unit1\|Ring:RingGenerate\|oneShot:DUT0\"" {  } { { "Ring.sv" "DUT0" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/Ring.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684448115348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF1 ADPLL:Unit1\|Ring:RingGenerate\|oneShot:DUT0\|DFF1:unit0 " "Elaborating entity \"DFF1\" for hierarchy \"ADPLL:Unit1\|Ring:RingGenerate\|oneShot:DUT0\|DFF1:unit0\"" {  } { { "oneShot.sv" "unit0" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/oneShot.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684448115348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ringOscillator ADPLL:Unit1\|Ring:RingGenerate\|ringOscillator:DUT1 " "Elaborating entity \"ringOscillator\" for hierarchy \"ADPLL:Unit1\|Ring:RingGenerate\|ringOscillator:DUT1\"" {  } { { "Ring.sv" "DUT1" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/Ring.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684448115350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Freq_ratioA ADPLL:Unit1\|Freq_ratioA:Crystal_Input " "Elaborating entity \"Freq_ratioA\" for hierarchy \"ADPLL:Unit1\|Freq_ratioA:Crystal_Input\"" {  } { { "APDLL.sv" "Crystal_Input" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/APDLL.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684448115351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller ADPLL:Unit1\|Controller:Process " "Elaborating entity \"Controller\" for hierarchy \"ADPLL:Unit1\|Controller:Process\"" {  } { { "APDLL.sv" "Process" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/APDLL.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684448115353 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 Controller.sv(29) " "Verilog HDL assignment warning at Controller.sv(29): truncated value with size 32 to match size of target (25)" {  } { { "Controller.sv" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/Controller.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684448115355 "|ADPLL_5_3|ADPLL:Unit1|Controller:Process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 Controller.sv(30) " "Verilog HDL assignment warning at Controller.sv(30): truncated value with size 32 to match size of target (25)" {  } { { "Controller.sv" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/Controller.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684448115355 "|ADPLL_5_3|ADPLL:Unit1|Controller:Process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Controller.sv(35) " "Verilog HDL assignment warning at Controller.sv(35): truncated value with size 32 to match size of target (7)" {  } { { "Controller.sv" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/Controller.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684448115355 "|ADPLL_5_3|ADPLL:Unit1|Controller:Process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Controller.sv(36) " "Verilog HDL assignment warning at Controller.sv(36): truncated value with size 32 to match size of target (7)" {  } { { "Controller.sv" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/Controller.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684448115355 "|ADPLL_5_3|ADPLL:Unit1|Controller:Process"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Number_Division ADPLL:Unit1\|Controller:Process\|Number_Division:DUT1 " "Elaborating entity \"Number_Division\" for hierarchy \"ADPLL:Unit1\|Controller:Process\|Number_Division:DUT1\"" {  } { { "Controller.sv" "DUT1" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/Controller.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684448115355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TargetController ADPLL:Unit1\|TargetController:Process2 " "Elaborating entity \"TargetController\" for hierarchy \"ADPLL:Unit1\|TargetController:Process2\"" {  } { { "APDLL.sv" "Process2" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/APDLL.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684448115365 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 25 TargetController.sv(52) " "Verilog HDL assignment warning at TargetController.sv(52): truncated value with size 26 to match size of target (25)" {  } { { "TargetController.sv" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/TargetController.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684448115367 "|ADPLL_5_3|ADPLL:Unit1|TargetController:Process2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 25 TargetController.sv(54) " "Verilog HDL assignment warning at TargetController.sv(54): truncated value with size 26 to match size of target (25)" {  } { { "TargetController.sv" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/TargetController.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684448115367 "|ADPLL_5_3|ADPLL:Unit1|TargetController:Process2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider ADPLL:Unit1\|Divider:first " "Elaborating entity \"Divider\" for hierarchy \"ADPLL:Unit1\|Divider:first\"" {  } { { "APDLL.sv" "first" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/APDLL.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684448115375 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Divider.sv(26) " "Verilog HDL assignment warning at Divider.sv(26): truncated value with size 32 to match size of target (16)" {  } { { "Divider.sv" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/Divider.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684448115376 "|ADPLL_5_3|ADPLL:Unit1|Divider:first"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Divider.sv(43) " "Verilog HDL assignment warning at Divider.sv(43): truncated value with size 32 to match size of target (16)" {  } { { "Divider.sv" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/Divider.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684448115376 "|ADPLL_5_3|ADPLL:Unit1|Divider:first"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "User_Input:Unit2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"User_Input:Unit2\|Mod0\"" {  } { { "User_Input.v" "Mod0" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/User_Input.v" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684448117502 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "User_Input:Unit2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"User_Input:Unit2\|Div0\"" {  } { { "User_Input.v" "Div0" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/User_Input.v" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684448117502 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "User_Input:Unit2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"User_Input:Unit2\|Mod1\"" {  } { { "User_Input.v" "Mod1" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/User_Input.v" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684448117502 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1684448117502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "User_Input:Unit2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"User_Input:Unit2\|lpm_divide:Mod0\"" {  } { { "User_Input.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/User_Input.v" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684448117537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "User_Input:Unit2\|lpm_divide:Mod0 " "Instantiated megafunction \"User_Input:Unit2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684448117537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684448117537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684448117537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684448117537 ""}  } { { "User_Input.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/User_Input.v" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684448117537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/db/lpm_divide_82m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684448117577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684448117577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684448117586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684448117586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/db/alt_u_div_sse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684448117598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684448117598 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "User_Input:Unit2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"User_Input:Unit2\|lpm_divide:Div0\"" {  } { { "User_Input.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/User_Input.v" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684448117606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "User_Input:Unit2\|lpm_divide:Div0 " "Instantiated megafunction \"User_Input:Unit2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684448117606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684448117606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684448117606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684448117606 ""}  } { { "User_Input.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/User_Input.v" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684448117606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5am " "Found entity 1: lpm_divide_5am" {  } { { "db/lpm_divide_5am.tdf" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/db/lpm_divide_5am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684448117645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684448117645 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1684448118071 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO\[4\]\" and its non-tri-state driver." {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1684448118238 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO\[19\]\" and its non-tri-state driver." {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1684448118238 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO\[21\]\" and its non-tri-state driver." {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1684448118238 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1684448118238 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684448118238 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684448118238 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684448118238 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684448118238 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684448118238 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684448118238 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684448118238 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684448118238 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684448118238 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684448118238 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684448118238 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684448118238 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684448118238 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684448118238 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684448118238 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684448118238 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684448118238 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684448118238 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684448118238 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684448118238 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684448118238 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684448118238 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684448118238 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684448118238 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684448118238 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684448118238 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684448118238 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684448118238 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684448118238 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684448118238 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684448118238 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684448118238 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684448118238 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1684448118238 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DFF1.sv" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/DFF1.sv" 6 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1684448118309 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1684448118309 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[4\]~synth " "Node \"GPIO\[4\]~synth\"" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684448118714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[19\]~synth " "Node \"GPIO\[19\]~synth\"" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684448118714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[21\]~synth " "Node \"GPIO\[21\]~synth\"" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684448118714 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1684448118714 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1684448118902 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "ADPLL:Unit1\|Ring:RingGenerate\|ringOscillator:DUT1\|inverter\[2\] " "Logic cell \"ADPLL:Unit1\|Ring:RingGenerate\|ringOscillator:DUT1\|inverter\[2\]\"" {  } { { "ringOscillator.sv" "inverter\[2\]" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ringOscillator.sv" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1684448120641 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADPLL:Unit1\|Ring:RingGenerate\|ringOscillator:DUT1\|inverter\[1\] " "Logic cell \"ADPLL:Unit1\|Ring:RingGenerate\|ringOscillator:DUT1\|inverter\[1\]\"" {  } { { "ringOscillator.sv" "inverter\[1\]" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ringOscillator.sv" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1684448120641 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADPLL:Unit1\|Ring:RingGenerate\|oneShot:DUT0\|Reset " "Logic cell \"ADPLL:Unit1\|Ring:RingGenerate\|oneShot:DUT0\|Reset\"" {  } { { "oneShot.sv" "Reset" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/oneShot.sv" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1684448120641 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADPLL:Unit1\|Ring:RingGenerate\|oneShot:DUT0\|X " "Logic cell \"ADPLL:Unit1\|Ring:RingGenerate\|oneShot:DUT0\|X\"" {  } { { "oneShot.sv" "X" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/oneShot.sv" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1684448120641 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1684448120641 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.map.smsg " "Generated suppressed messages file C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684448120792 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684448121378 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684448121378 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684448121766 "|ADPLL_5_3|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684448121766 "|ADPLL_5_3|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684448121766 "|ADPLL_5_3|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684448121766 "|ADPLL_5_3|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684448121766 "|ADPLL_5_3|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684448121766 "|ADPLL_5_3|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684448121766 "|ADPLL_5_3|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1684448121766 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8224 " "Implemented 8224 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684448121786 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684448121786 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1684448121786 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8150 " "Implemented 8150 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684448121786 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1684448121786 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684448121786 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4950 " "Peak virtual memory: 4950 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684448121825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 18 15:15:21 2023 " "Processing ended: Thu May 18 15:15:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684448121825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684448121825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684448121825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684448121825 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1684448122994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684448122995 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 18 15:15:22 2023 " "Processing started: Thu May 18 15:15:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684448122995 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1684448122995 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ADPLL_5_3 -c ADPLL_5_3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ADPLL_5_3 -c ADPLL_5_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1684448122995 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1684448123074 ""}
{ "Info" "0" "" "Project  = ADPLL_5_3" {  } {  } 0 0 "Project  = ADPLL_5_3" 0 0 "Fitter" 0 0 1684448123075 ""}
{ "Info" "0" "" "Revision = ADPLL_5_3" {  } {  } 0 0 "Revision = ADPLL_5_3" 0 0 "Fitter" 0 0 1684448123075 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1684448123289 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1684448123289 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ADPLL_5_3 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"ADPLL_5_3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1684448123351 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1684448123390 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1684448123390 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1684448123783 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1684448123802 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1684448124139 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 68 " "No exact pin location assignment(s) for 2 pins of 68 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1684448124497 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1684448129448 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50_B5B~inputCLKENA0 64 global CLKCTRL_G10 " "CLOCK_50_B5B~inputCLKENA0 with 64 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1684448129777 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1684448129777 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684448129778 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1684448129871 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1684448129872 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1684448129875 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1684448129877 ""}
{ "Info" "ISTA_SDC_FOUND" "ADPLL_5_3.SDC " "Reading SDC File: 'ADPLL_5_3.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1684448130762 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ADPLL_5_3.sdc 9 CLOCK_125_p port " "Ignored filter at ADPLL_5_3.sdc(9): CLOCK_125_p could not be matched with a port" {  } { { "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1684448130778 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ADPLL_5_3.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at ADPLL_5_3.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 8.000ns \[get_ports CLOCK_125_p\] " "create_clock -period 8.000ns \[get_ports CLOCK_125_p\]" {  } { { "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1684448130779 ""}  } { { "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1684448130779 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ADPLL_5_3.sdc 11 CLOCK_50_B6A port " "Ignored filter at ADPLL_5_3.sdc(11): CLOCK_50_B6A could not be matched with a port" {  } { { "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1684448130779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ADPLL_5_3.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at ADPLL_5_3.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK_50_B6A\] " "create_clock -period 20.000ns \[get_ports CLOCK_50_B6A\]" {  } { { "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1684448130779 ""}  } { { "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1684448130779 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ADPLL_5_3.sdc 12 CLOCK_50_B7A port " "Ignored filter at ADPLL_5_3.sdc(12): CLOCK_50_B7A could not be matched with a port" {  } { { "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1684448130779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ADPLL_5_3.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at ADPLL_5_3.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK_50_B7A\] " "create_clock -period 20.000ns \[get_ports CLOCK_50_B7A\]" {  } { { "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1684448130779 ""}  } { { "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1684448130779 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ADPLL_5_3.sdc 13 CLOCK_50_B8A port " "Ignored filter at ADPLL_5_3.sdc(13): CLOCK_50_B8A could not be matched with a port" {  } { { "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1684448130779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ADPLL_5_3.sdc 13 Argument <targets> is an empty collection " "Ignored create_clock at ADPLL_5_3.sdc(13): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK_50_B8A\] " "create_clock -period 20.000ns \[get_ports CLOCK_50_B8A\]" {  } { { "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1684448130779 ""}  } { { "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1684448130779 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1684448130779 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "Unit1\|RingGenerate\|DUT1\|inverter\[2\]\|combout " "Node \"Unit1\|RingGenerate\|DUT1\|inverter\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684448130793 ""} { "Warning" "WSTA_SCC_NODE" "Unit1\|RingGenerate\|DUT1\|inverter\[0\]\|dataa " "Node \"Unit1\|RingGenerate\|DUT1\|inverter\[0\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684448130793 ""} { "Warning" "WSTA_SCC_NODE" "Unit1\|RingGenerate\|DUT1\|inverter\[0\]\|combout " "Node \"Unit1\|RingGenerate\|DUT1\|inverter\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684448130793 ""} { "Warning" "WSTA_SCC_NODE" "Unit1\|RingGenerate\|DUT1\|inverter\[1\]\|dataa " "Node \"Unit1\|RingGenerate\|DUT1\|inverter\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684448130793 ""} { "Warning" "WSTA_SCC_NODE" "Unit1\|RingGenerate\|DUT1\|inverter\[1\]\|combout " "Node \"Unit1\|RingGenerate\|DUT1\|inverter\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684448130793 ""} { "Warning" "WSTA_SCC_NODE" "Unit1\|RingGenerate\|DUT1\|inverter\[2\]\|dataa " "Node \"Unit1\|RingGenerate\|DUT1\|inverter\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684448130793 ""}  } { { "ringOscillator.sv" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ringOscillator.sv" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1684448130793 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "User_Input:Unit2\|slow_clock " "Node: User_Input:Unit2\|slow_clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register User_Input:Unit2\|Display\[0\] User_Input:Unit2\|slow_clock " "Register User_Input:Unit2\|Display\[0\] is being clocked by User_Input:Unit2\|slow_clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684448130800 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1684448130800 "|ADPLL_5_3|User_Input:Unit2|slow_clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[1\] " "Node: SW\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADPLL:Unit1\|Divider:first\|count_p\[3\] SW\[1\] " "Register ADPLL:Unit1\|Divider:first\|count_p\[3\] is being clocked by SW\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684448130800 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1684448130800 "|ADPLL_5_3|SW[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "input_Clk " "Node: input_Clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADPLL:Unit1\|Freq_ratioA:Ring_Input\|C_freq\[17\] input_Clk " "Register ADPLL:Unit1\|Freq_ratioA:Ring_Input\|C_freq\[17\] is being clocked by input_Clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684448130800 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1684448130800 "|ADPLL_5_3|input_Clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1684448130821 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1684448130821 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1684448130822 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1684448130822 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B5B " "  20.000 CLOCK_50_B5B" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1684448130822 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1684448130822 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1684448130920 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1684448130922 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1684448131071 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "50 DSP block " "Packed 50 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1684448131074 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1684448131074 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_125_p " "Node \"CLOCK_125_p\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_125_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684448131312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50_B6A " "Node \"CLOCK_50_B6A\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50_B6A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684448131312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50_B7A " "Node \"CLOCK_50_B7A\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50_B7A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684448131312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50_B8A " "Node \"CLOCK_50_B8A\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50_B8A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684448131312 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1684448131312 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684448131312 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1684448134170 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1684448134826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:44 " "Fitter placement preparation operations ending: elapsed time is 00:00:44" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684448178001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1684448262904 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1684448264440 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684448264440 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1684448266061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X34_Y24 X45_Y36 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36" {  } { { "loc" "" { Generic "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36"} { { 12 { 0 ""} 34 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1684448270470 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1684448270470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1684448271257 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1684448271257 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1684448271257 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684448271260 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.79 " "Total time spent on timing analysis during the Fitter is 1.79 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1684448279923 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1684448279996 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1684448281881 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1684448281883 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1684448284368 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684448293192 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1684448293574 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "36 " "Following 36 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684448293600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684448293600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684448293600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684448293600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently enabled " "Pin GPIO\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684448293600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684448293600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684448293600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684448293600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684448293600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684448293600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684448293600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684448293600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684448293600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684448293600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684448293600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684448293600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684448293600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684448293600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684448293600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently enabled " "Pin GPIO\[19\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684448293600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684448293600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently enabled " "Pin GPIO\[21\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684448293600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684448293600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684448293600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684448293600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684448293600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684448293600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684448293600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684448293600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684448293600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684448293600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684448293600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684448293600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684448293600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684448293600 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "ADPLL_5_3.v" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684448293600 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1684448293600 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.fit.smsg " "Generated suppressed messages file C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1684448293940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 29 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7205 " "Peak virtual memory: 7205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684448295895 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 18 15:18:15 2023 " "Processing ended: Thu May 18 15:18:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684448295895 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:53 " "Elapsed time: 00:02:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684448295895 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:10:02 " "Total CPU time (on all processors): 00:10:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684448295895 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1684448295895 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1684448297039 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684448297039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 18 15:18:16 2023 " "Processing started: Thu May 18 15:18:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684448297039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1684448297039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ADPLL_5_3 -c ADPLL_5_3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ADPLL_5_3 -c ADPLL_5_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1684448297039 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1684448298146 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1684448303646 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684448303976 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 18 15:18:23 2023 " "Processing ended: Thu May 18 15:18:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684448303976 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684448303976 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684448303976 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1684448303976 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1684448304710 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1684448305210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684448305210 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 18 15:18:24 2023 " "Processing started: Thu May 18 15:18:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684448305210 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1684448305210 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ADPLL_5_3 -c ADPLL_5_3 " "Command: quartus_sta ADPLL_5_3 -c ADPLL_5_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1684448305210 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1684448305294 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1684448306261 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1684448306261 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684448306296 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684448306296 ""}
{ "Info" "ISTA_SDC_FOUND" "ADPLL_5_3.SDC " "Reading SDC File: 'ADPLL_5_3.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1684448307107 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ADPLL_5_3.sdc 9 CLOCK_125_p port " "Ignored filter at ADPLL_5_3.sdc(9): CLOCK_125_p could not be matched with a port" {  } { { "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1684448307124 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ADPLL_5_3.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at ADPLL_5_3.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 8.000ns \[get_ports CLOCK_125_p\] " "create_clock -period 8.000ns \[get_ports CLOCK_125_p\]" {  } { { "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1684448307125 ""}  } { { "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1684448307125 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ADPLL_5_3.sdc 11 CLOCK_50_B6A port " "Ignored filter at ADPLL_5_3.sdc(11): CLOCK_50_B6A could not be matched with a port" {  } { { "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1684448307125 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ADPLL_5_3.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at ADPLL_5_3.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK_50_B6A\] " "create_clock -period 20.000ns \[get_ports CLOCK_50_B6A\]" {  } { { "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1684448307125 ""}  } { { "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1684448307125 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ADPLL_5_3.sdc 12 CLOCK_50_B7A port " "Ignored filter at ADPLL_5_3.sdc(12): CLOCK_50_B7A could not be matched with a port" {  } { { "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1684448307125 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ADPLL_5_3.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at ADPLL_5_3.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK_50_B7A\] " "create_clock -period 20.000ns \[get_ports CLOCK_50_B7A\]" {  } { { "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1684448307125 ""}  } { { "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1684448307125 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ADPLL_5_3.sdc 13 CLOCK_50_B8A port " "Ignored filter at ADPLL_5_3.sdc(13): CLOCK_50_B8A could not be matched with a port" {  } { { "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1684448307125 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ADPLL_5_3.sdc 13 Argument <targets> is an empty collection " "Ignored create_clock at ADPLL_5_3.sdc(13): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK_50_B8A\] " "create_clock -period 20.000ns \[get_ports CLOCK_50_B8A\]" {  } { { "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1684448307125 ""}  } { { "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ADPLL_5_3.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1684448307125 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1684448307125 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "Unit1\|RingGenerate\|DUT1\|inverter\[2\]\|combout " "Node \"Unit1\|RingGenerate\|DUT1\|inverter\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684448307140 ""} { "Warning" "WSTA_SCC_NODE" "Unit1\|RingGenerate\|DUT1\|inverter\[0\]\|datad " "Node \"Unit1\|RingGenerate\|DUT1\|inverter\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684448307140 ""} { "Warning" "WSTA_SCC_NODE" "Unit1\|RingGenerate\|DUT1\|inverter\[0\]\|combout " "Node \"Unit1\|RingGenerate\|DUT1\|inverter\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684448307140 ""} { "Warning" "WSTA_SCC_NODE" "Unit1\|RingGenerate\|DUT1\|inverter\[1\]\|datac " "Node \"Unit1\|RingGenerate\|DUT1\|inverter\[1\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684448307140 ""} { "Warning" "WSTA_SCC_NODE" "Unit1\|RingGenerate\|DUT1\|inverter\[1\]\|combout " "Node \"Unit1\|RingGenerate\|DUT1\|inverter\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684448307140 ""} { "Warning" "WSTA_SCC_NODE" "Unit1\|RingGenerate\|DUT1\|inverter\[2\]\|dataf " "Node \"Unit1\|RingGenerate\|DUT1\|inverter\[2\]\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684448307140 ""}  } { { "ringOscillator.sv" "" { Text "C:/Users/pjspi/Downloads/ADPLL_7_4/ADPLL_7_4/ADPLL_7_3/ADPLL5_7/ADPLL_5_4/ringOscillator.sv" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1684448307140 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "User_Input:Unit2\|slow_clock " "Node: User_Input:Unit2\|slow_clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register User_Input:Unit2\|Display\[6\] User_Input:Unit2\|slow_clock " "Register User_Input:Unit2\|Display\[6\] is being clocked by User_Input:Unit2\|slow_clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684448307147 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1684448307147 "|ADPLL_5_3|User_Input:Unit2|slow_clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[1\] " "Node: SW\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADPLL:Unit1\|Divider:first\|count_p\[3\] SW\[1\] " "Register ADPLL:Unit1\|Divider:first\|count_p\[3\] is being clocked by SW\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684448307147 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1684448307147 "|ADPLL_5_3|SW[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "input_Clk " "Node: input_Clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADPLL:Unit1\|Ring:RingGenerate\|oneShot:DUT0\|DFF1:unit0\|Q input_Clk " "Register ADPLL:Unit1\|Ring:RingGenerate\|oneShot:DUT0\|DFF1:unit0\|Q is being clocked by input_Clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684448307147 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1684448307147 "|ADPLL_5_3|input_Clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1684448307157 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1684448307159 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1684448307167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.862 " "Worst-case setup slack is 13.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684448307180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684448307180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.862               0.000 CLOCK_50_B5B  " "   13.862               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684448307180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684448307180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.434 " "Worst-case hold slack is 0.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684448307183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684448307183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 CLOCK_50_B5B  " "    0.434               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684448307183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684448307183 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684448307186 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684448307189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.862 " "Worst-case minimum pulse width slack is 8.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684448307192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684448307192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.862               0.000 CLOCK_50_B5B  " "    8.862               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684448307192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684448307192 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1684448307202 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1684448307245 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1684448310159 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "User_Input:Unit2\|slow_clock " "Node: User_Input:Unit2\|slow_clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register User_Input:Unit2\|Display\[6\] User_Input:Unit2\|slow_clock " "Register User_Input:Unit2\|Display\[6\] is being clocked by User_Input:Unit2\|slow_clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684448310646 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1684448310646 "|ADPLL_5_3|User_Input:Unit2|slow_clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[1\] " "Node: SW\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADPLL:Unit1\|Divider:first\|count_p\[3\] SW\[1\] " "Register ADPLL:Unit1\|Divider:first\|count_p\[3\] is being clocked by SW\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684448310646 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1684448310646 "|ADPLL_5_3|SW[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "input_Clk " "Node: input_Clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADPLL:Unit1\|Ring:RingGenerate\|oneShot:DUT0\|DFF1:unit0\|Q input_Clk " "Register ADPLL:Unit1\|Ring:RingGenerate\|oneShot:DUT0\|DFF1:unit0\|Q is being clocked by input_Clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684448310646 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1684448310646 "|ADPLL_5_3|input_Clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1684448310646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.565 " "Worst-case setup slack is 13.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684448310652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684448310652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.565               0.000 CLOCK_50_B5B  " "   13.565               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684448310652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684448310652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.442 " "Worst-case hold slack is 0.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684448310656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684448310656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 CLOCK_50_B5B  " "    0.442               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684448310656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684448310656 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684448310659 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684448310661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.819 " "Worst-case minimum pulse width slack is 8.819" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684448310663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684448310663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.819               0.000 CLOCK_50_B5B  " "    8.819               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684448310663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684448310663 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1684448310673 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1684448310931 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1684448313104 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "User_Input:Unit2\|slow_clock " "Node: User_Input:Unit2\|slow_clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register User_Input:Unit2\|Display\[6\] User_Input:Unit2\|slow_clock " "Register User_Input:Unit2\|Display\[6\] is being clocked by User_Input:Unit2\|slow_clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684448313513 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1684448313513 "|ADPLL_5_3|User_Input:Unit2|slow_clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[1\] " "Node: SW\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADPLL:Unit1\|Divider:first\|count_p\[3\] SW\[1\] " "Register ADPLL:Unit1\|Divider:first\|count_p\[3\] is being clocked by SW\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684448313514 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1684448313514 "|ADPLL_5_3|SW[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "input_Clk " "Node: input_Clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADPLL:Unit1\|Ring:RingGenerate\|oneShot:DUT0\|DFF1:unit0\|Q input_Clk " "Register ADPLL:Unit1\|Ring:RingGenerate\|oneShot:DUT0\|DFF1:unit0\|Q is being clocked by input_Clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684448313514 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1684448313514 "|ADPLL_5_3|input_Clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1684448313515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.692 " "Worst-case setup slack is 16.692" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684448313527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684448313527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.692               0.000 CLOCK_50_B5B  " "   16.692               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684448313527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684448313527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.199 " "Worst-case hold slack is 0.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684448313530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684448313530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 CLOCK_50_B5B  " "    0.199               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684448313530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684448313530 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684448313533 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684448313536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.761 " "Worst-case minimum pulse width slack is 8.761" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684448313539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684448313539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.761               0.000 CLOCK_50_B5B  " "    8.761               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684448313539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684448313539 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1684448313548 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "User_Input:Unit2\|slow_clock " "Node: User_Input:Unit2\|slow_clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register User_Input:Unit2\|Display\[6\] User_Input:Unit2\|slow_clock " "Register User_Input:Unit2\|Display\[6\] is being clocked by User_Input:Unit2\|slow_clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684448313950 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1684448313950 "|ADPLL_5_3|User_Input:Unit2|slow_clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[1\] " "Node: SW\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADPLL:Unit1\|Divider:first\|count_p\[3\] SW\[1\] " "Register ADPLL:Unit1\|Divider:first\|count_p\[3\] is being clocked by SW\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684448313950 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1684448313950 "|ADPLL_5_3|SW[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "input_Clk " "Node: input_Clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADPLL:Unit1\|Ring:RingGenerate\|oneShot:DUT0\|DFF1:unit0\|Q input_Clk " "Register ADPLL:Unit1\|Ring:RingGenerate\|oneShot:DUT0\|DFF1:unit0\|Q is being clocked by input_Clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684448313950 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1684448313950 "|ADPLL_5_3|input_Clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1684448313951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.842 " "Worst-case setup slack is 16.842" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684448313954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684448313954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.842               0.000 CLOCK_50_B5B  " "   16.842               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684448313954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684448313954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684448313957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684448313957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 CLOCK_50_B5B  " "    0.188               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684448313957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684448313957 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684448313961 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684448313964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.735 " "Worst-case minimum pulse width slack is 8.735" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684448313967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684448313967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.735               0.000 CLOCK_50_B5B  " "    8.735               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684448313967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684448313967 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1684448315607 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1684448315608 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 28 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5347 " "Peak virtual memory: 5347 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684448315710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 18 15:18:35 2023 " "Processing ended: Thu May 18 15:18:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684448315710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684448315710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684448315710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1684448315710 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 133 s " "Quartus Prime Full Compilation was successful. 0 errors, 133 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1684448316489 ""}
