digraph "CFG for '_Z19InitCentroidsKernelPfS_ffffi' function" {
	label="CFG for '_Z19InitCentroidsKernelPfS_ffffi' function";

	Node0x641d740 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%7:\l  %8 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %9 = getelementptr i8, i8 addrspace(4)* %8, i64 4\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 4, !range !4, !invariant.load !5\l  %12 = zext i16 %11 to i32\l  %13 = getelementptr inbounds i8, i8 addrspace(4)* %8, i64 12\l  %14 = bitcast i8 addrspace(4)* %13 to i32 addrspace(4)*\l  %15 = load i32, i32 addrspace(4)* %14, align 4, !tbaa !6\l  %16 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %17 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %18 = udiv i32 %15, %12\l  %19 = mul i32 %18, %12\l  %20 = icmp ugt i32 %15, %19\l  %21 = zext i1 %20 to i32\l  %22 = add i32 %18, %21\l  %23 = mul i32 %22, %17\l  %24 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %25 = add i32 %23, %16\l  %26 = mul i32 %25, %12\l  %27 = add i32 %26, %24\l  %28 = icmp slt i32 %27, %6\l  br i1 %28, label %29, label %46\l|{<s0>T|<s1>F}}"];
	Node0x641d740:s0 -> Node0x641ffb0;
	Node0x641d740:s1 -> Node0x6420040;
	Node0x641ffb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%29:\l29:                                               \l  %30 = fsub contract float %3, %2\l  %31 = shl nsw i32 %27, 1\l  %32 = sext i32 %31 to i64\l  %33 = getelementptr inbounds float, float addrspace(1)* %1, i64 %32\l  %34 = load float, float addrspace(1)* %33, align 4, !tbaa !16,\l... !amdgpu.noclobber !5\l  %35 = fmul contract float %30, %34\l  %36 = fadd contract float %35, %2\l  %37 = getelementptr inbounds float, float addrspace(1)* %0, i64 %32\l  store float %36, float addrspace(1)* %37, align 4, !tbaa !16\l  %38 = fsub contract float %5, %4\l  %39 = add nuw nsw i32 %31, 1\l  %40 = sext i32 %39 to i64\l  %41 = getelementptr inbounds float, float addrspace(1)* %1, i64 %40\l  %42 = load float, float addrspace(1)* %41, align 4, !tbaa !16\l  %43 = fmul contract float %38, %42\l  %44 = fadd contract float %43, %4\l  %45 = getelementptr inbounds float, float addrspace(1)* %0, i64 %40\l  store float %44, float addrspace(1)* %45, align 4, !tbaa !16\l  br label %46\l}"];
	Node0x641ffb0 -> Node0x6420040;
	Node0x6420040 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%46:\l46:                                               \l  ret void\l}"];
}
