<profile>

<section name = "Vivado HLS Report for 'myproject'" level="0">
<item name = "Date">Wed Oct 18 15:01:04 2023
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx485tffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 4.082, 0.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">12, 12, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55">dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0, 2, 2, 1, 1, function</column>
<column name="grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67">dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0, 1, 1, 1, 1, function</column>
<column name="call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73">relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s, 0, 0, 1, 1, function</column>
<column name="grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85">sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s, 2, 2, 1, 1, function</column>
<column name="grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0_fu_92">dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0, 1, 1, 1, 1, function</column>
<column name="call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100">relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s, 0, 0, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 6</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">1, 45, 1257, 1963</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 36</column>
<column name="Register">-, -, 447, -</column>
<specialColumn name="Available">2060, 2800, 607200, 303600</specialColumn>
<specialColumn name="Utilization (%)">~0, 1, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0_fu_92">dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0, 0, 4, 77, 97</column>
<column name="grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67">dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0, 0, 13, 363, 514</column>
<column name="grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55">dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0, 0, 28, 802, 864</column>
<column name="call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73">relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s, 0, 0, 0, 224</column>
<column name="call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100">relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s, 0, 0, 0, 112</column>
<column name="grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85">sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s, 1, 0, 15, 152</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="input_8_V_ap_vld_in_sig">9, 2, 1, 2</column>
<column name="input_8_V_ap_vld_preg">9, 2, 1, 2</column>
<column name="input_8_V_blk_n">9, 2, 1, 2</column>
<column name="input_8_V_in_sig">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85_ap_start_reg">1, 0, 1, 0</column>
<column name="input_8_V_ap_vld_preg">1, 0, 1, 0</column>
<column name="input_8_V_preg">32, 0, 32, 0</column>
<column name="layer2_out_0_V_reg_209">16, 0, 16, 0</column>
<column name="layer2_out_1_V_reg_214">16, 0, 16, 0</column>
<column name="layer2_out_2_V_reg_219">16, 0, 16, 0</column>
<column name="layer2_out_3_V_reg_224">16, 0, 16, 0</column>
<column name="layer2_out_4_V_reg_229">16, 0, 16, 0</column>
<column name="layer2_out_5_V_reg_234">16, 0, 16, 0</column>
<column name="layer2_out_6_V_reg_239">16, 0, 16, 0</column>
<column name="layer2_out_7_V_reg_244">16, 0, 16, 0</column>
<column name="layer3_out_0_V_reg_249">16, 0, 16, 0</column>
<column name="layer3_out_1_V_reg_254">16, 0, 16, 0</column>
<column name="layer3_out_2_V_reg_259">16, 0, 16, 0</column>
<column name="layer3_out_3_V_reg_264">16, 0, 16, 0</column>
<column name="layer3_out_4_V_reg_269">16, 0, 16, 0</column>
<column name="layer3_out_5_V_reg_274">16, 0, 16, 0</column>
<column name="layer3_out_6_V_reg_279">16, 0, 16, 0</column>
<column name="layer3_out_7_V_reg_284">16, 0, 16, 0</column>
<column name="layer4_out_0_V_reg_289">16, 0, 16, 0</column>
<column name="layer4_out_1_V_reg_294">16, 0, 16, 0</column>
<column name="layer4_out_2_V_reg_299">16, 0, 16, 0</column>
<column name="layer4_out_3_V_reg_304">16, 0, 16, 0</column>
<column name="layer5_out_0_V_reg_309">16, 0, 16, 0</column>
<column name="layer5_out_1_V_reg_314">16, 0, 16, 0</column>
<column name="layer5_out_2_V_reg_319">16, 0, 16, 0</column>
<column name="layer5_out_3_V_reg_324">16, 0, 16, 0</column>
<column name="layer6_out_0_V_reg_329">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="input_8_V_ap_vld">in, 1, ap_vld, input_8_V, pointer</column>
<column name="input_8_V">in, 32, ap_vld, input_8_V, pointer</column>
<column name="layer7_out_0_V">out, 16, ap_vld, layer7_out_0_V, pointer</column>
<column name="layer7_out_0_V_ap_vld">out, 1, ap_vld, layer7_out_0_V, pointer</column>
</table>
</item>
</section>
</profile>
