# DODC-5-Implementing-an-ALU--Verilog-

University: ETH ZÃ¼rich  
Course: Design Of Digital Circuits 2018 (252-0028-00L)  
Assignment: 5  
Hardware: Basys 3 Artix-7 FPGA Trainer Board  
  
Implementing a simple ALU using Verilog.
Please read the project documentation in the repository to see what this project is about in detail.
