
 add_fsm_encoding \
       {support.cpu_state} \
       { }  \
       {{000 0000001} {001 0000010} {010 0001000} {011 0010000} {100 0100000} {101 1000000} {110 0000100} }

 add_fsm_encoding \
       {support.reset_state} \
       { }  \
       {{000 0010000} {001 0001000} {010 0100000} {011 1000000} {100 0000001} {110 0000010} {111 0000100} }

 add_fsm_encoding \
       {mmc_block_dev.state} \
       { }  \
       {{0000000 0000000} {0000001 0000011} {0000100 0000010} {0000101 0011011} {0000110 0011101} {0000111 0011111} {0001000 0100010} {0001001 0100001} {0001010 0100100} {0001011 0101000} {0001100 0101010} {0001101 0101011} {0001110 0101101} {0001111 0101111} {0010000 0110001} {0010001 0110110} {0010010 0111101} {0010011 0110111} {0010100 0100110} {0010101 0110010} {0010110 0110100} {0010111 0111000} {0011000 0111010} {0011001 0111100} {0011010 1000000} {0011011 1000010} {0011100 0100000} {0011101 0000001} {0011110 0000100} {0011111 0000101} {0100000 0000111} {0100001 0001001} {0100010 0001011} {0100011 0001101} {0100100 0010000} {0100101 0001111} {0100110 0010011} {0100111 0010101} {0101000 0010111} {0101001 0011001} {0101010 0000110} {0101011 0001000} {0101100 0001010} {0101101 0001100} {0101110 0001110} {0101111 0010001} {0110000 0010010} {0110001 0010100} {0110010 0010110} {0110011 0011000} {0110100 0011010} {0110101 0011100} {0110110 0011110} {0110111 0100011} {0111000 0100101} {0111001 0100111} {0111010 0101001} {0111011 0101100} {0111100 0101110} {0111101 0110000} {0111110 0110011} {0111111 0110101} {1000000 0111001} {1000001 0111011} {1000010 0111110} {1000011 0111111} {1000100 1000001} }
