#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Aug  1 14:38:09 2020
# Process ID: 2924
# Current directory: F:/xilinx_ll/Camera_Demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14012 F:\xilinx_ll\Camera_Demo\Camera_Demo.xpr
# Log file: F:/xilinx_ll/Camera_Demo/vivado.log
# Journal file: F:/xilinx_ll/Camera_Demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/xilinx_ll/Camera_Demo/Camera_Demo.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/FPGA-Demo-Project/Camera_Demo/tcl/Elimate_Constraints_Error.tcl'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/xilinx_ll/Camera_Demo/IP_Core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_Vivado_SDK_2018.3/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 737.363 ; gain = 139.082
update_compile_order -fileset sources_1
close [ open F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/vip.v w ]
add_files F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/vip.v
update_compile_order -fileset sources_1
close [ open F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/rgb2ycbcr.v w ]
add_files F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/rgb2ycbcr.v
update_compile_order -fileset sources_1
close [ open F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/projection.v w ]
add_files F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/projection.v
update_compile_order -fileset sources_1
close [ open F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/myram.v w ]
add_files F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/myram.v
update_compile_order -fileset sources_1
close [ open F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/digital_recognition.v w ]
add_files F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/digital_recognition.v
update_compile_order -fileset sources_1
close [ open F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/binarization.v w ]
add_files F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/binarization.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Aug  1 15:19:19 2020] Launched synth_1...
Run output will be captured here: F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Aug  1 15:22:41 2020] Launched synth_1...
Run output will be captured here: F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/synth_1/runme.log
[Sat Aug  1 15:22:41 2020] Launched impl_1...
Run output will be captured here: F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 108 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'MIPI_Trans_Driver/camera_clock/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_10/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.248 . Memory (MB): peak = 1549.504 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.250 . Memory (MB): peak = 1549.504 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1549.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 5 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 1 instances

open_run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1733.102 ; gain = 447.129
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug  1 15:41:41 2020...
