#ifndef STM32_RM0430_H
#define STM32_RM0430_H

#define STM32_ADC_AWDCH17
#define STM32_ADC_AWDCH18
#define STM32_ADC_CSR_REG

#define STM32_GPIO_SPEED_FAST

#define STM32_RCC_AHB2
#define STM32_RCC_AHB2_REG
#define STM32_RCC_AHB3
#define STM32_RCC_RTC_APB
#define STM32_RCC_EXTITEN
#define STM32_RCC_CLOCK_48MHZ
#define STM32_RCC_CK48SEL_DCKCFGR2
#define STM32_RCC_SAI1A
#define STM32_RCC_SAI1A_SRC_LAYOUT1
#define STM32_RCC_SAI1B
#define STM32_RCC_SAI1BSRC_LAYOUT1
#define STM32_RCC_I2S2
#define STM32_RCC_RNG_AHB2
#define STM32_RCC_DCKCFGR2_BITS
#define STM32_RCC_I2SSRC_LAYOUT2
#define STM32_RCC_PLLI2S_CLOCK_SOURCE
#define STM32_RCC_PLLI2S
#define STM32_RCC_PLLI2S_FACTORM
#define STM32_RCC_PLLI2S_FACTORQ
#define STM32_RCC_PLLI2S_FACTORR
#define STM32_RCC_PLLI2S_DIVR
#define STM32_RCC_PLL_DIVR
#define STM32_DFSDM1
#define STM32_DFSDM2
#define STM32_DFSDM_KERNEL_CKSRC
#define STM32_RCC_CLOCK_48MHZ
#define STM32_RCC_CLOCK_48MHZ_DCKCFGR2_LAYOUT1
#define STM32_RCC_SDIOCK_DCKCFGR2
#define STM32_RCC_SAI1ASRC_LAYOUT1
#define STM32_RCC_DCKCFGR2

#define STM32_PWR_LVDS
#define STM32_PWR_ADC
#define STM32_PWR_FLASH
#define STM32_PWR_VOS_2BIT
#define STM32_PWR_WAKEUP_PIN2
#define STM32_PWR_WAKEUP_PIN3

#define STM32_SYSCFG_CFGR2
#define STM32_SYSCFG_CMPCR
#define STM32_SYSCFG_CFGR
#define STM32_SYSCFG_MEMMODE_2BIT
#define STM32_SYSCFG_ADCxDC
#define STM32_SYSCFG_ADC1DC

#define STM32_DMA_CHSEL_4BIT

#define STM32_DAC_V1
#define STM32_DAC_CHANNEL2
#define STM32_DAC_CHANNEL_COMMON
#define STM32_DAC_TSEL_EXTENDED

#define STM32_EXTI_ALLOWED_LINES_BITMASK (0xe7ffff)

#define STM32_SPI_ASYNC_START

#define STM32_I2C_FILTER

#define STM32_FMPI2C1

#define STM32_RNG_V1
#define STM32_RNG_CK_ERRDE

#define STM32_FLASH_PCROP
#define STM32_FLASH_SNB_4BIT

#define STM32_QUADSPI_V1

#endif
