
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    DESKTOP-4E0F6V3
Date:        Sat Nov 12 15:50:45 2022
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log adder_2_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


auto_infer_blackbox is not supported in current product.

log file: "D:\project\program\QUARTUS\eda\Adders_Smart\synthesis\adder_2.srr"

Running: synthesis in foreground



Running adder_2_syn|synthesis


Running: compile (Compile) on adder_2_syn|synthesis
# Sat Nov 12 15:50:46 2022


Running: compile_flow (Compile Process) on adder_2_syn|synthesis
# Sat Nov 12 15:50:46 2022


Running: compiler (Compile Input) on adder_2_syn|synthesis
# Sat Nov 12 15:50:46 2022

Copied D:\project\program\QUARTUS\eda\Adders_Smart\synthesis\synwork\adder_2_comp.srs to D:\project\program\QUARTUS\eda\Adders_Smart\synthesis\adder_2.srs


compiler completed
# Sat Nov 12 15:50:47 2022

Return Code: 0
Run Time:00h:00m:01s


Running: multi_srs_gen (Multi-srs Generator) on adder_2_syn|synthesis
# Sat Nov 12 15:50:47 2022


multi_srs_gen completed
# Sat Nov 12 15:50:47 2022

Return Code: 0
Run Time:00h:00m:00s

Copied D:\project\program\QUARTUS\eda\Adders_Smart\synthesis\synwork\adder_2_mult.srs to D:\project\program\QUARTUS\eda\Adders_Smart\synthesis\adder_2.srs

Complete: Compile Process on adder_2_syn|synthesis


Running: premap (Pre-mapping) on adder_2_syn|synthesis
# Sat Nov 12 15:50:47 2022


premap completed
# Sat Nov 12 15:50:48 2022

Return Code: 0
Run Time:00h:00m:01s

Complete: Compile on adder_2_syn|synthesis


Running: map (Map) on adder_2_syn|synthesis
# Sat Nov 12 15:50:48 2022

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on adder_2_syn|synthesis
# Sat Nov 12 15:50:48 2022

Copied D:\project\program\QUARTUS\eda\Adders_Smart\synthesis\synwork\adder_2_m.srm to D:\project\program\QUARTUS\eda\Adders_Smart\synthesis\adder_2.srm


fpga_mapper completed
# Sat Nov 12 15:50:49 2022

Return Code: 0
Run Time:00h:00m:01s

Complete: Map on adder_2_syn|synthesis

Complete: Logic Synthesis on adder_2_syn|synthesis

TCL script complete: "adder_2_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

