TimeQuest Timing Analyzer report for teiler
Fri Jan 13 23:07:01 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0]'
 12. Slow Model Setup: 'clock'
 13. Slow Model Setup: 'lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]'
 14. Slow Model Hold: 'lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0]'
 15. Slow Model Hold: 'clock'
 16. Slow Model Hold: 'lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]'
 17. Slow Model Minimum Pulse Width: 'clock'
 18. Slow Model Minimum Pulse Width: 'lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0]'
 19. Slow Model Minimum Pulse Width: 'lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]'
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0]'
 28. Fast Model Setup: 'clock'
 29. Fast Model Setup: 'lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]'
 30. Fast Model Hold: 'clock'
 31. Fast Model Hold: 'lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0]'
 32. Fast Model Hold: 'lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]'
 33. Fast Model Minimum Pulse Width: 'clock'
 34. Fast Model Minimum Pulse Width: 'lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0]'
 35. Fast Model Minimum Pulse Width: 'lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]'
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Multicorner Timing Analysis Summary
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; teiler                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------+
; Clock Name                                                        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                               ;
+-------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------+
; clock                                                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                                                             ;
; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] } ;
; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] }           ;
+-------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                          ;
+------------+-----------------+-------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                        ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------------------+---------------------------------------------------------------+
; 337.84 MHz ; 337.84 MHz      ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ;                                                               ;
; 531.91 MHz ; 380.08 MHz      ; clock                                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1443.0 MHz ; 450.05 MHz      ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; limit due to low minimum pulse width violation (tcl)          ;
+------------+-----------------+-------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                   ;
+-------------------------------------------------------------------+--------+---------------+
; Clock                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------+--------+---------------+
; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -1.960 ; -23.520       ;
; clock                                                             ; -0.880 ; -3.248        ;
; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; 0.307  ; 0.000         ;
+-------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                    ;
+-------------------------------------------------------------------+--------+---------------+
; Clock                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------+--------+---------------+
; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -2.150 ; -15.424       ;
; clock                                                             ; -1.998 ; -9.028        ;
; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; 0.445  ; 0.000         ;
+-------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                     ;
+-------------------------------------------------------------------+--------+---------------+
; Clock                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------+--------+---------------+
; clock                                                             ; -1.631 ; -8.963        ;
; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.611 ; -14.664       ;
; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; -0.611 ; -1.222        ;
+-------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0]'                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -1.960 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.998      ;
; -1.960 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.998      ;
; -1.960 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.998      ;
; -1.960 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.998      ;
; -1.960 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.998      ;
; -1.960 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.998      ;
; -1.960 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.998      ;
; -1.960 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.998      ;
; -1.960 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.998      ;
; -1.960 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.998      ;
; -1.960 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.998      ;
; -1.960 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.998      ;
; -1.921 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.959      ;
; -1.921 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.959      ;
; -1.921 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.959      ;
; -1.921 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.959      ;
; -1.921 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.959      ;
; -1.921 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.959      ;
; -1.921 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.959      ;
; -1.921 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.959      ;
; -1.921 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.959      ;
; -1.921 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.959      ;
; -1.921 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.959      ;
; -1.921 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.959      ;
; -1.894 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.932      ;
; -1.894 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.932      ;
; -1.894 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.932      ;
; -1.894 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.932      ;
; -1.894 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.932      ;
; -1.894 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.932      ;
; -1.894 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.932      ;
; -1.894 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.932      ;
; -1.894 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.932      ;
; -1.894 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.932      ;
; -1.894 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.932      ;
; -1.894 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.932      ;
; -1.812 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.850      ;
; -1.812 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.850      ;
; -1.812 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.850      ;
; -1.812 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.850      ;
; -1.812 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.850      ;
; -1.812 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.850      ;
; -1.812 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.850      ;
; -1.812 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.850      ;
; -1.812 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.850      ;
; -1.812 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.850      ;
; -1.812 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.850      ;
; -1.812 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.850      ;
; -1.769 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.807      ;
; -1.769 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.807      ;
; -1.769 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.807      ;
; -1.769 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.807      ;
; -1.769 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.807      ;
; -1.769 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.807      ;
; -1.769 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.807      ;
; -1.769 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.807      ;
; -1.769 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.807      ;
; -1.769 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.807      ;
; -1.769 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.807      ;
; -1.769 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.807      ;
; -1.660 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.698      ;
; -1.660 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.698      ;
; -1.660 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.698      ;
; -1.660 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.698      ;
; -1.660 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.698      ;
; -1.660 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.698      ;
; -1.660 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.698      ;
; -1.660 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.698      ;
; -1.660 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.698      ;
; -1.660 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.698      ;
; -1.660 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.698      ;
; -1.660 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.698      ;
; -1.616 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.654      ;
; -1.616 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.654      ;
; -1.616 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.654      ;
; -1.616 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.654      ;
; -1.616 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.654      ;
; -1.616 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.654      ;
; -1.616 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.654      ;
; -1.616 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.654      ;
; -1.616 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.654      ;
; -1.616 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.654      ;
; -1.616 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.654      ;
; -1.616 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.654      ;
; -1.583 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.621      ;
; -1.583 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.621      ;
; -1.583 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.621      ;
; -1.583 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.621      ;
; -1.583 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.621      ;
; -1.583 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.621      ;
; -1.583 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.621      ;
; -1.583 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.621      ;
; -1.583 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.621      ;
; -1.583 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.621      ;
; -1.583 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.621      ;
; -1.583 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.621      ;
; -1.546 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.584      ;
; -1.546 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.584      ;
; -1.546 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.584      ;
; -1.546 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.584      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.880 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.918      ;
; -0.804 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.842      ;
; -0.800 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.838      ;
; -0.765 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.803      ;
; -0.724 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.762      ;
; -0.720 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.758      ;
; -0.685 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.723      ;
; -0.644 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.682      ;
; -0.644 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.682      ;
; -0.640 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.678      ;
; -0.252 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.290      ;
; -0.252 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.290      ;
; -0.212 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.250      ;
; -0.212 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.250      ;
; -0.208 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.246      ;
; 1.498  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.500        ; 2.681      ; 1.998      ;
; 1.578  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.500        ; 2.681      ; 1.918      ;
; 1.658  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.500        ; 2.681      ; 1.838      ;
; 1.738  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.500        ; 2.681      ; 1.758      ;
; 1.818  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.500        ; 2.681      ; 1.678      ;
; 1.998  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; 1.000        ; 2.681      ; 1.998      ;
; 2.078  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; 1.000        ; 2.681      ; 1.918      ;
; 2.158  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; 1.000        ; 2.681      ; 1.838      ;
; 2.238  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; 1.000        ; 2.681      ; 1.758      ;
; 2.250  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.500        ; 2.681      ; 1.246      ;
; 2.318  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; 1.000        ; 2.681      ; 1.678      ;
; 2.750  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; 1.000        ; 2.681      ; 1.246      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]'                                                                                                              ;
+-------+-----------+---------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.307 ; toggler   ; toggler ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.731      ;
+-------+-----------+---------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0]'                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -2.150 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 2.797      ; 1.210      ;
; -1.658 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 2.797      ; 1.702      ;
; -1.650 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 2.797      ; 1.210      ;
; -1.578 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 2.797      ; 1.782      ;
; -1.498 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 2.797      ; 1.862      ;
; -1.418 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 2.797      ; 1.942      ;
; -1.338 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 2.797      ; 2.022      ;
; -1.164 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 2.797      ; 2.196      ;
; -1.158 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 2.797      ; 1.702      ;
; -1.084 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 2.797      ; 2.276      ;
; -1.078 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 2.797      ; 1.782      ;
; -1.004 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 2.797      ; 2.356      ;
; -0.998 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 2.797      ; 1.862      ;
; -0.924 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 2.797      ; 2.436      ;
; -0.918 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 2.797      ; 1.942      ;
; -0.844 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 2.797      ; 2.516      ;
; -0.838 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 2.797      ; 2.022      ;
; -0.764 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 2.797      ; 2.596      ;
; -0.664 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 2.797      ; 2.196      ;
; -0.584 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 2.797      ; 2.276      ;
; -0.504 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 2.797      ; 2.356      ;
; -0.424 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 2.797      ; 2.436      ;
; -0.344 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 2.797      ; 2.516      ;
; -0.264 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 2.797      ; 2.596      ;
; 0.625  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.911      ;
; 0.955  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.241      ;
; 0.979  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.265      ;
; 0.980  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.266      ;
; 0.985  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.271      ;
; 0.992  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.278      ;
; 0.993  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.279      ;
; 0.993  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.279      ;
; 0.994  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.280      ;
; 1.026  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.312      ;
; 1.026  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.312      ;
; 1.411  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.697      ;
; 1.412  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.698      ;
; 1.417  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.703      ;
; 1.454  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.740      ;
; 1.455  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.741      ;
; 1.455  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.741      ;
; 1.456  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.742      ;
; 1.456  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.742      ;
; 1.456  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.742      ;
; 1.491  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.777      ;
; 1.492  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.778      ;
; 1.497  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.783      ;
; 1.518  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.804      ;
; 1.534  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.820      ;
; 1.535  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.821      ;
; 1.536  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.822      ;
; 1.536  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.822      ;
; 1.571  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.857      ;
; 1.577  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.863      ;
; 1.598  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.884      ;
; 1.614  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.900      ;
; 1.615  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.901      ;
; 1.616  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.902      ;
; 1.630  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.916      ;
; 1.651  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.937      ;
; 1.678  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.964      ;
; 1.694  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.980      ;
; 1.696  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.982      ;
; 1.710  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.996      ;
; 1.710  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.996      ;
; 1.751  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.037      ;
; 1.758  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.044      ;
; 1.774  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.060      ;
; 1.790  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.076      ;
; 1.790  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.076      ;
; 1.831  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.117      ;
; 1.838  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.124      ;
; 1.870  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.156      ;
; 1.870  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.156      ;
; 1.870  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.156      ;
; 1.911  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.197      ;
; 1.918  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.204      ;
; 1.950  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.236      ;
; 1.950  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.236      ;
; 1.950  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.236      ;
; 1.960  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.246      ;
; 1.962  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.248      ;
; 1.963  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.249      ;
; 1.991  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.277      ;
; 2.030  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.316      ;
; 2.030  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.316      ;
; 2.030  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.316      ;
; 2.031  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.317      ;
; 2.031  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.317      ;
; 2.031  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.317      ;
; 2.031  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.317      ;
; 2.031  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.317      ;
; 2.031  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.317      ;
; 2.071  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.357      ;
; 2.110  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.396      ;
; 2.110  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.396      ;
; 2.117  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.403      ;
; 2.120  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.406      ;
; 2.151  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.437      ;
; 2.188  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.474      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.998 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.681      ; 1.246      ;
; -1.566 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.681      ; 1.678      ;
; -1.498 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 2.681      ; 1.246      ;
; -1.486 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.681      ; 1.758      ;
; -1.406 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.681      ; 1.838      ;
; -1.326 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.681      ; 1.918      ;
; -1.246 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.681      ; 1.998      ;
; -1.066 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 2.681      ; 1.678      ;
; -0.986 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 2.681      ; 1.758      ;
; -0.906 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 2.681      ; 1.838      ;
; -0.826 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 2.681      ; 1.918      ;
; -0.746 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 2.681      ; 1.998      ;
; 0.960  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.246      ;
; 0.964  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.250      ;
; 0.964  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.250      ;
; 1.004  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.290      ;
; 1.004  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.290      ;
; 1.392  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.678      ;
; 1.396  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.682      ;
; 1.396  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.682      ;
; 1.437  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.723      ;
; 1.472  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.758      ;
; 1.476  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.762      ;
; 1.517  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.803      ;
; 1.552  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.838      ;
; 1.556  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.842      ;
; 1.632  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.918      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]'                                                                                                               ;
+-------+-----------+---------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.445 ; toggler   ; toggler ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.731      ;
+-------+-----------+---------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; clock ; Rise       ; clock                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock|combout                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock|combout                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[5]|clk                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0]'                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                             ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+----------------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[11]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[11]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita0|cout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita0|cout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita0|datab         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita0|datab         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita1|cin           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita1|cin           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita1|cout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita1|cout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita2|cin           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita2|cin           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita2|cout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita2|cout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita3|cin           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita3|cin           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita3|cout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita3|cout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita4|cin           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita4|cin           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita4|cout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita4|cout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita5|cin           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita5|cin           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita5|cout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita5|cout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita5~0|cin         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita5~0|cin         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita5~0|combout     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita5~0|combout     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_reg_bit1a[0]|regout      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_reg_bit1a[0]|regout      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]'                                                                                               ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+------------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; Fall       ; toggler                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; Fall       ; toggler                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; Fall       ; Equal0~2|combout                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; Fall       ; Equal0~2|combout                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; Rise       ; Equal0~2|datab                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; Rise       ; Equal0~2|datab                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[0]|regout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[0]|regout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; Fall       ; rtl~0|combout                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; Fall       ; rtl~0|combout                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; Fall       ; rtl~0|datac                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; Fall       ; rtl~0|datac                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; Fall       ; toggler|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; Fall       ; toggler|clk                                          ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                      ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; output    ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; 9.896 ; 9.896 ; Fall       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                              ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; output    ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; 9.896 ; 9.896 ; Fall       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                   ;
+-------------------------------------------------------------------+--------+---------------+
; Clock                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------+--------+---------------+
; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.233 ; -2.796        ;
; clock                                                             ; 0.284  ; 0.000         ;
; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; 0.665  ; 0.000         ;
+-------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                    ;
+-------------------------------------------------------------------+--------+---------------+
; Clock                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------+--------+---------------+
; clock                                                             ; -1.142 ; -5.812        ;
; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.911 ; -7.135        ;
; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; 0.215  ; 0.000         ;
+-------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                     ;
+-------------------------------------------------------------------+--------+---------------+
; Clock                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------+--------+---------------+
; clock                                                             ; -1.380 ; -7.380        ;
; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500 ; -12.000       ;
; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; -0.500 ; -1.000        ;
+-------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0]'                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -0.233 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.265      ;
; -0.233 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.265      ;
; -0.233 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.265      ;
; -0.233 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.265      ;
; -0.233 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.265      ;
; -0.233 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.265      ;
; -0.233 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.265      ;
; -0.233 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.265      ;
; -0.233 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.265      ;
; -0.233 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.265      ;
; -0.233 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.265      ;
; -0.233 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.265      ;
; -0.215 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.247      ;
; -0.215 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.247      ;
; -0.215 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.247      ;
; -0.215 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.247      ;
; -0.215 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.247      ;
; -0.215 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.247      ;
; -0.215 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.247      ;
; -0.215 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.247      ;
; -0.215 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.247      ;
; -0.215 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.247      ;
; -0.215 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.247      ;
; -0.215 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.247      ;
; -0.198 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.230      ;
; -0.198 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.230      ;
; -0.198 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.230      ;
; -0.198 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.230      ;
; -0.198 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.230      ;
; -0.198 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.230      ;
; -0.198 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.230      ;
; -0.198 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.230      ;
; -0.198 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.230      ;
; -0.198 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.230      ;
; -0.198 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.230      ;
; -0.198 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.230      ;
; -0.150 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.182      ;
; -0.150 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.182      ;
; -0.150 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.182      ;
; -0.150 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.182      ;
; -0.150 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.182      ;
; -0.150 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.182      ;
; -0.150 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.182      ;
; -0.150 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.182      ;
; -0.150 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.182      ;
; -0.150 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.182      ;
; -0.150 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.182      ;
; -0.150 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.182      ;
; -0.127 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.159      ;
; -0.127 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.159      ;
; -0.127 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.159      ;
; -0.127 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.159      ;
; -0.127 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.159      ;
; -0.127 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.159      ;
; -0.127 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.159      ;
; -0.127 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.159      ;
; -0.127 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.159      ;
; -0.127 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.159      ;
; -0.127 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.159      ;
; -0.127 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.159      ;
; -0.098 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.130      ;
; -0.098 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.130      ;
; -0.098 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.130      ;
; -0.098 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.130      ;
; -0.098 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.130      ;
; -0.098 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.130      ;
; -0.098 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.130      ;
; -0.098 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.130      ;
; -0.098 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.130      ;
; -0.098 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.130      ;
; -0.098 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.130      ;
; -0.098 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.130      ;
; -0.080 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.112      ;
; -0.080 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.112      ;
; -0.080 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.112      ;
; -0.080 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.112      ;
; -0.080 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.112      ;
; -0.080 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.112      ;
; -0.080 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.112      ;
; -0.080 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.112      ;
; -0.080 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.112      ;
; -0.080 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.112      ;
; -0.080 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.112      ;
; -0.080 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.112      ;
; -0.075 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.107      ;
; -0.075 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.107      ;
; -0.075 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.107      ;
; -0.075 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.107      ;
; -0.075 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.107      ;
; -0.075 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.107      ;
; -0.075 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.107      ;
; -0.075 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.107      ;
; -0.075 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.107      ;
; -0.075 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.107      ;
; -0.075 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.107      ;
; -0.075 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.107      ;
; -0.058 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.090      ;
; -0.058 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.090      ;
; -0.058 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.090      ;
; -0.058 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.090      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.284 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.748      ;
; 0.316 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.716      ;
; 0.319 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.713      ;
; 0.338 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.694      ;
; 0.351 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.681      ;
; 0.354 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.678      ;
; 0.373 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.659      ;
; 0.386 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.646      ;
; 0.386 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.646      ;
; 0.389 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.643      ;
; 0.513 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.519      ;
; 0.513 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.519      ;
; 0.524 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.508      ;
; 0.524 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.508      ;
; 0.527 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.505      ;
; 1.244 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.500        ; 1.354      ; 0.783      ;
; 1.279 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.500        ; 1.354      ; 0.748      ;
; 1.314 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.500        ; 1.354      ; 0.713      ;
; 1.349 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.500        ; 1.354      ; 0.678      ;
; 1.384 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.500        ; 1.354      ; 0.643      ;
; 1.522 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.500        ; 1.354      ; 0.505      ;
; 1.744 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; 1.000        ; 1.354      ; 0.783      ;
; 1.779 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; 1.000        ; 1.354      ; 0.748      ;
; 1.814 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; 1.000        ; 1.354      ; 0.713      ;
; 1.849 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; 1.000        ; 1.354      ; 0.678      ;
; 1.884 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; 1.000        ; 1.354      ; 0.643      ;
; 2.022 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; 1.000        ; 1.354      ; 0.505      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]'                                                                                                              ;
+-------+-----------+---------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.665 ; toggler   ; toggler ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.367      ;
+-------+-----------+---------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.142 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.354      ; 0.505      ;
; -1.004 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.354      ; 0.643      ;
; -0.969 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.354      ; 0.678      ;
; -0.934 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.354      ; 0.713      ;
; -0.899 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.354      ; 0.748      ;
; -0.864 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.354      ; 0.783      ;
; -0.642 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 1.354      ; 0.505      ;
; -0.504 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 1.354      ; 0.643      ;
; -0.469 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 1.354      ; 0.678      ;
; -0.434 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 1.354      ; 0.713      ;
; -0.399 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 1.354      ; 0.748      ;
; -0.364 ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 1.354      ; 0.783      ;
; 0.353  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.505      ;
; 0.356  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.508      ;
; 0.367  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.519      ;
; 0.491  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.643      ;
; 0.494  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.646      ;
; 0.494  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.646      ;
; 0.507  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.659      ;
; 0.526  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.678      ;
; 0.529  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.681      ;
; 0.542  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.694      ;
; 0.561  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.713      ;
; 0.564  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.716      ;
; 0.596  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.748      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0]'                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -0.911 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.137      ; 0.519      ;
; -0.773 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.137      ; 0.657      ;
; -0.738 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.137      ; 0.692      ;
; -0.703 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.137      ; 0.727      ;
; -0.668 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.137      ; 0.762      ;
; -0.633 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.137      ; 0.797      ;
; -0.539 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.137      ; 0.891      ;
; -0.504 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.137      ; 0.926      ;
; -0.469 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.137      ; 0.961      ;
; -0.434 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.137      ; 0.996      ;
; -0.411 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.137      ; 0.519      ;
; -0.399 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.137      ; 1.031      ;
; -0.364 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.137      ; 1.066      ;
; -0.273 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.137      ; 0.657      ;
; -0.238 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.137      ; 0.692      ;
; -0.203 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.137      ; 0.727      ;
; -0.168 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.137      ; 0.762      ;
; -0.133 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.137      ; 0.797      ;
; -0.039 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.137      ; 0.891      ;
; -0.004 ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.137      ; 0.926      ;
; 0.031  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.137      ; 0.961      ;
; 0.066  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.137      ; 0.996      ;
; 0.101  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.137      ; 1.031      ;
; 0.136  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.137      ; 1.066      ;
; 0.243  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.364  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.368  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.376  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.502  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.654      ;
; 0.502  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.654      ;
; 0.506  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.658      ;
; 0.516  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.668      ;
; 0.517  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.669      ;
; 0.517  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.669      ;
; 0.518  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.670      ;
; 0.518  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.670      ;
; 0.518  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.670      ;
; 0.537  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.689      ;
; 0.537  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.689      ;
; 0.541  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.693      ;
; 0.551  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.703      ;
; 0.552  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.704      ;
; 0.553  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.705      ;
; 0.553  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.705      ;
; 0.561  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.713      ;
; 0.572  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.724      ;
; 0.576  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.728      ;
; 0.586  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.738      ;
; 0.587  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.739      ;
; 0.588  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.740      ;
; 0.596  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.748      ;
; 0.607  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.759      ;
; 0.612  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.764      ;
; 0.621  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.773      ;
; 0.623  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.775      ;
; 0.631  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.647  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.799      ;
; 0.647  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.799      ;
; 0.656  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.808      ;
; 0.666  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.818      ;
; 0.670  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.822      ;
; 0.682  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.834      ;
; 0.682  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.834      ;
; 0.701  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.853      ;
; 0.705  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.857      ;
; 0.717  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.869      ;
; 0.717  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.869      ;
; 0.717  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.869      ;
; 0.736  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.888      ;
; 0.740  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.892      ;
; 0.752  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.904      ;
; 0.752  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.904      ;
; 0.752  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.904      ;
; 0.775  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.927      ;
; 0.776  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.928      ;
; 0.778  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.930      ;
; 0.778  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.930      ;
; 0.787  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.939      ;
; 0.787  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.939      ;
; 0.787  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.939      ;
; 0.810  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.962      ;
; 0.821  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.973      ;
; 0.821  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.973      ;
; 0.821  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.973      ;
; 0.821  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.973      ;
; 0.821  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.973      ;
; 0.821  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.973      ;
; 0.822  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.974      ;
; 0.822  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.974      ;
; 0.832  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.984      ;
; 0.834  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.986      ;
; 0.845  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.997      ;
; 0.857  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.009      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]'                                                                                                               ;
+-------+-----------+---------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.215 ; toggler   ; toggler ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.367      ;
+-------+-----------+---------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clock ; Rise       ; clock                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[5] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock|combout                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock|combout                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[5]|clk                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0]'                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                             ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+----------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[11]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[11]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita0|cout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita0|cout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita0|datab         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita0|datab         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita1|cin           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita1|cin           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita1|cout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita1|cout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita2|cin           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita2|cin           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita2|cout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita2|cout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita3|cin           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita3|cin           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita3|cout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita3|cout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita4|cin           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita4|cin           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita4|cout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita4|cout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita5|cin           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita5|cin           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita5|cout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita5|cout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita5~0|cin         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita5~0|cin         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita5~0|combout     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita5~0|combout     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_reg_bit1a[0]|regout      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_reg_bit1a[0]|regout      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]'                                                                                               ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; Fall       ; toggler                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; Fall       ; toggler                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; Fall       ; Equal0~2|combout                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; Fall       ; Equal0~2|combout                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; Rise       ; Equal0~2|datab                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; Rise       ; Equal0~2|datab                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[0]|regout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[0]|regout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; Fall       ; rtl~0|combout                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; Fall       ; rtl~0|combout                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; Fall       ; rtl~0|datac                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; Fall       ; rtl~0|datac                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; Fall       ; toggler|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; Fall       ; toggler|clk                                          ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                      ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; output    ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; 4.340 ; 4.340 ; Fall       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                              ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; output    ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; 4.340 ; 4.340 ; Fall       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                               ;
+--------------------------------------------------------------------+---------+---------+----------+---------+---------------------+
; Clock                                                              ; Setup   ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------+---------+---------+----------+---------+---------------------+
; Worst-case Slack                                                   ; -1.960  ; -2.150  ; N/A      ; N/A     ; -1.631              ;
;  clock                                                             ; -0.880  ; -1.998  ; N/A      ; N/A     ; -1.631              ;
;  lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; 0.307   ; 0.215   ; N/A      ; N/A     ; -0.611              ;
;  lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -1.960  ; -2.150  ; N/A      ; N/A     ; -0.611              ;
; Design-wide TNS                                                    ; -26.768 ; -24.452 ; 0.0      ; 0.0     ; -24.849             ;
;  clock                                                             ; -3.248  ; -9.028  ; N/A      ; N/A     ; -8.963              ;
;  lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; 0.000   ; 0.000   ; N/A      ; N/A     ; -1.222              ;
;  lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; -23.520 ; -15.424 ; N/A      ; N/A     ; -14.664             ;
+--------------------------------------------------------------------+---------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                      ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; output    ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; 9.896 ; 9.896 ; Fall       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                              ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; output    ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ; 4.340 ; 4.340 ; Fall       ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                   ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                        ; To Clock                                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
; clock                                                             ; clock                                                             ; 15       ; 0        ; 0        ; 0        ;
; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock                                                             ; 6        ; 6        ; 0        ; 0        ;
; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 264      ; 0        ; 0        ; 0        ;
; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 30       ; 30       ; 0        ; 0        ;
; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; 0        ; 0        ; 0        ; 1        ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                    ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                        ; To Clock                                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
; clock                                                             ; clock                                                             ; 15       ; 0        ; 0        ; 0        ;
; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; clock                                                             ; 6        ; 6        ; 0        ; 0        ;
; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 264      ; 0        ; 0        ; 0        ;
; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] ; 30       ; 30       ; 0        ; 0        ;
; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]           ; 0        ; 0        ; 0        ; 1        ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Jan 13 23:07:00 2017
Info: Command: quartus_sta teiler -c teiler
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'teiler.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0]
    Info (332105): create_clock -period 1.000 -name clock clock
    Info (332105): create_clock -period 1.000 -name lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: counter6|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info (332098): Cell: counter6|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: counter6|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: counter6|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: counter6|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: counter6|auto_generated|counter_comb_bita5  from: cin  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.960
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.960       -23.520 lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] 
    Info (332119):    -0.880        -3.248 clock 
    Info (332119):     0.307         0.000 lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] 
Info (332146): Worst-case hold slack is -2.150
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.150       -15.424 lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] 
    Info (332119):    -1.998        -9.028 clock 
    Info (332119):     0.445         0.000 lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.631
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.631        -8.963 clock 
    Info (332119):    -0.611       -14.664 lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] 
    Info (332119):    -0.611        -1.222 lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: counter6|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info (332098): Cell: counter6|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: counter6|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: counter6|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: counter6|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: counter6|auto_generated|counter_comb_bita5  from: cin  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.233
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.233        -2.796 lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] 
    Info (332119):     0.284         0.000 clock 
    Info (332119):     0.665         0.000 lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] 
Info (332146): Worst-case hold slack is -1.142
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.142        -5.812 clock 
    Info (332119):    -0.911        -7.135 lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] 
    Info (332119):     0.215         0.000 lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -7.380 clock 
    Info (332119):    -0.500       -12.000 lpm_counter:counter6|cntr_4vh:auto_generated|counter_reg_bit1a[0] 
    Info (332119):    -0.500        -1.000 lpm_counter:counter12|cntr_0nj:auto_generated|safe_q[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 426 megabytes
    Info: Processing ended: Fri Jan 13 23:07:01 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


