INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/BranchUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
WARNING: [VRFC 10-2938] 'EX_MEM_Rd' is already implicitly declared on line 75 [C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/Processor.v:89]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/RCA-1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/StoreLoadControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StoreLoadControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sim_1/new/Processor_Simulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_Simulator
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 17 [C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sim_1/new/Processor_Simulator.v:19]
WARNING: [VRFC 10-2938] 'reset' is already implicitly declared on line 17 [C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sim_1/new/Processor_Simulator.v:20]
