Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon May  6 01:48:05 2024
| Host         : Halil-Arda-Ozongun running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UART_timing_summary_routed.rpt -pb UART_timing_summary_routed.pb -rpx UART_timing_summary_routed.rpx -warn_on_violation
| Design       : UART
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  322         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (322)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (590)
5. checking no_input_delay (15)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (322)
--------------------------
 There are 236 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rx_buffer/clock/slw_clk_reg/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: tx_buffer/clock/slw_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (590)
--------------------------------------------------
 There are 590 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  618          inf        0.000                      0                  618           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           618 Endpoints
Min Delay           618 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_buffer/tx_line_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_line
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.180ns  (logic 3.961ns (48.422%)  route 4.219ns (51.578%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDRE                         0.000     0.000 r  tx_buffer/tx_line_reg/C
    SLICE_X57Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_buffer/tx_line_reg/Q
                         net (fo=1, routed)           4.219     4.675    tx_line_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505     8.180 r  tx_line_OBUF_inst/O
                         net (fo=0)                   0.000     8.180    tx_line
    J1                                                                r  tx_line (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer/led_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.176ns  (logic 3.960ns (48.435%)  route 4.216ns (51.565%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  rx_buffer/led_reg[0]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rx_buffer/led_reg[0]/Q
                         net (fo=1, routed)           4.216     4.672    led2_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         3.504     8.176 r  led2_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.176    led2[0]
    V13                                                               r  led2[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer/led_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led2[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.807ns  (logic 3.977ns (50.947%)  route 3.830ns (49.053%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  rx_buffer/led_reg[7]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rx_buffer/led_reg[7]/Q
                         net (fo=1, routed)           3.830     4.286    led2_OBUF[7]
    L1                   OBUF (Prop_obuf_I_O)         3.521     7.807 r  led2_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.807    led2[7]
    L1                                                                r  led2[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmit_enable
                            (input port)
  Destination:            tx_buffer/bit_count_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.637ns  (logic 1.813ns (23.743%)  route 5.824ns (76.257%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  transmit_enable (IN)
                         net (fo=0)                   0.000     0.000    transmit_enable
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  transmit_enable_IBUF_inst/O
                         net (fo=3, routed)           3.084     4.525    tx_buffer/transmit_enable_IBUF
    SLICE_X56Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.649 r  tx_buffer/tx_shift_reg[7]_i_3/O
                         net (fo=2, routed)           1.157     5.807    tx_buffer/fifo_index1__2
    SLICE_X57Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.931 r  tx_buffer/tx_shift_reg[7]_i_1/O
                         net (fo=11, routed)          1.002     6.932    tx_buffer/tx_shift_reg[7]_i_1_n_0
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.124     7.056 r  tx_buffer/bit_count[3]_i_1/O
                         net (fo=4, routed)           0.581     7.637    tx_buffer/bit_count[3]_i_1_n_0
    SLICE_X58Y17         FDRE                                         r  tx_buffer/bit_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmit_enable
                            (input port)
  Destination:            tx_buffer/bit_count_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.637ns  (logic 1.813ns (23.743%)  route 5.824ns (76.257%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  transmit_enable (IN)
                         net (fo=0)                   0.000     0.000    transmit_enable
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  transmit_enable_IBUF_inst/O
                         net (fo=3, routed)           3.084     4.525    tx_buffer/transmit_enable_IBUF
    SLICE_X56Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.649 r  tx_buffer/tx_shift_reg[7]_i_3/O
                         net (fo=2, routed)           1.157     5.807    tx_buffer/fifo_index1__2
    SLICE_X57Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.931 r  tx_buffer/tx_shift_reg[7]_i_1/O
                         net (fo=11, routed)          1.002     6.932    tx_buffer/tx_shift_reg[7]_i_1_n_0
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.124     7.056 r  tx_buffer/bit_count[3]_i_1/O
                         net (fo=4, routed)           0.581     7.637    tx_buffer/bit_count[3]_i_1_n_0
    SLICE_X58Y17         FDRE                                         r  tx_buffer/bit_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmit_enable
                            (input port)
  Destination:            tx_buffer/bit_count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.637ns  (logic 1.813ns (23.743%)  route 5.824ns (76.257%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  transmit_enable (IN)
                         net (fo=0)                   0.000     0.000    transmit_enable
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  transmit_enable_IBUF_inst/O
                         net (fo=3, routed)           3.084     4.525    tx_buffer/transmit_enable_IBUF
    SLICE_X56Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.649 r  tx_buffer/tx_shift_reg[7]_i_3/O
                         net (fo=2, routed)           1.157     5.807    tx_buffer/fifo_index1__2
    SLICE_X57Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.931 r  tx_buffer/tx_shift_reg[7]_i_1/O
                         net (fo=11, routed)          1.002     6.932    tx_buffer/tx_shift_reg[7]_i_1_n_0
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.124     7.056 r  tx_buffer/bit_count[3]_i_1/O
                         net (fo=4, routed)           0.581     7.637    tx_buffer/bit_count[3]_i_1_n_0
    SLICE_X58Y17         FDRE                                         r  tx_buffer/bit_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmit_enable
                            (input port)
  Destination:            tx_buffer/bit_count_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.637ns  (logic 1.813ns (23.743%)  route 5.824ns (76.257%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  transmit_enable (IN)
                         net (fo=0)                   0.000     0.000    transmit_enable
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  transmit_enable_IBUF_inst/O
                         net (fo=3, routed)           3.084     4.525    tx_buffer/transmit_enable_IBUF
    SLICE_X56Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.649 r  tx_buffer/tx_shift_reg[7]_i_3/O
                         net (fo=2, routed)           1.157     5.807    tx_buffer/fifo_index1__2
    SLICE_X57Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.931 r  tx_buffer/tx_shift_reg[7]_i_1/O
                         net (fo=11, routed)          1.002     6.932    tx_buffer/tx_shift_reg[7]_i_1_n_0
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.124     7.056 r  tx_buffer/bit_count[3]_i_1/O
                         net (fo=4, routed)           0.581     7.637    tx_buffer/bit_count[3]_i_1_n_0
    SLICE_X58Y17         FDRE                                         r  tx_buffer/bit_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer/led_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led2[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.633ns  (logic 4.101ns (53.731%)  route 3.532ns (46.269%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  rx_buffer/led_reg[5]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  rx_buffer/led_reg[5]/Q
                         net (fo=1, routed)           3.532     3.951    led2_OBUF[5]
    N3                   OBUF (Prop_obuf_I_O)         3.682     7.633 r  led2_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.633    led2[5]
    N3                                                                r  led2[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_controller/active_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.620ns  (logic 4.319ns (56.678%)  route 3.301ns (43.322%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE                         0.000     0.000 r  display_controller/active_digit_reg[1]/C
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_controller/active_digit_reg[1]/Q
                         net (fo=12, routed)          1.183     1.639    display_controller/active_digit_reg_n_0_[1]
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.153     1.792 r  display_controller/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.118     3.910    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.710     7.620 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.620    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer/led_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led2[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.494ns  (logic 3.974ns (53.032%)  route 3.520ns (46.968%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  rx_buffer/led_reg[4]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rx_buffer/led_reg[4]/Q
                         net (fo=1, routed)           3.520     3.976    led2_OBUF[4]
    P3                   OBUF (Prop_obuf_I_O)         3.518     7.494 r  led2_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.494    led2[4]
    P3                                                                r  led2[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_buffer/fifo_reg[2][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_buffer/fifo_reg[3][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.014%)  route 0.130ns (47.986%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE                         0.000     0.000 r  tx_buffer/fifo_reg[2][7]/C
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tx_buffer/fifo_reg[2][7]/Q
                         net (fo=3, routed)           0.130     0.271    tx_buffer/fifo_reg[2][7]
    SLICE_X55Y17         FDRE                                         r  tx_buffer/fifo_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer/rx_shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_buffer/rxbuf3_reg[3]_srl4/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.833%)  route 0.136ns (49.167%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE                         0.000     0.000 r  rx_buffer/rx_shift_reg_reg[3]/C
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_buffer/rx_shift_reg_reg[3]/Q
                         net (fo=4, routed)           0.136     0.277    rx_buffer/rx_shift_reg_reg_n_0_[3]
    SLICE_X64Y21         SRL16E                                       r  rx_buffer/rxbuf3_reg[3]_srl4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_buffer/fifo_reg[1][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_buffer/fifo_reg[2][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.164ns (56.492%)  route 0.126ns (43.508%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE                         0.000     0.000 r  tx_buffer/fifo_reg[1][7]/C
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  tx_buffer/fifo_reg[1][7]/Q
                         net (fo=3, routed)           0.126     0.290    tx_buffer/fifo_reg[1][7]
    SLICE_X55Y16         FDRE                                         r  tx_buffer/fifo_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_buffer/fifo_reg[1][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_buffer/fifo_reg[2][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE                         0.000     0.000 r  tx_buffer/fifo_reg[1][6]/C
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  tx_buffer/fifo_reg[1][6]/Q
                         net (fo=3, routed)           0.128     0.292    tx_buffer/fifo_reg[1][6]
    SLICE_X55Y19         FDRE                                         r  tx_buffer/fifo_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer/rx_shift_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_buffer/led_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.164ns (55.212%)  route 0.133ns (44.788%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  rx_buffer/rx_shift_reg_reg[7]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  rx_buffer/rx_shift_reg_reg[7]/Q
                         net (fo=4, routed)           0.133     0.297    rx_buffer/rx_shift_reg_reg_n_0_[7]
    SLICE_X65Y23         FDRE                                         r  rx_buffer/led_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer/rx_shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_buffer/rxbuf3_reg[1]_srl4/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.164ns (54.261%)  route 0.138ns (45.739%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  rx_buffer/rx_shift_reg_reg[1]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  rx_buffer/rx_shift_reg_reg[1]/Q
                         net (fo=4, routed)           0.138     0.302    rx_buffer/rx_shift_reg_reg_n_0_[1]
    SLICE_X64Y21         SRL16E                                       r  rx_buffer/rxbuf3_reg[1]_srl4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer/rx_shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_buffer/led_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.164ns (54.212%)  route 0.139ns (45.788%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  rx_buffer/rx_shift_reg_reg[2]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  rx_buffer/rx_shift_reg_reg[2]/Q
                         net (fo=4, routed)           0.139     0.303    rx_buffer/rx_shift_reg_reg_n_0_[2]
    SLICE_X65Y22         FDRE                                         r  rx_buffer/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_buffer/fifo_reg[2][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_buffer/fifo_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.164ns (54.053%)  route 0.139ns (45.947%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE                         0.000     0.000 r  tx_buffer/fifo_reg[2][0]/C
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  tx_buffer/fifo_reg[2][0]/Q
                         net (fo=3, routed)           0.139     0.303    tx_buffer/fifo_reg[2][0]
    SLICE_X55Y19         FDRE                                         r  tx_buffer/fifo_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer/rx_shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_buffer/led_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.164ns (53.546%)  route 0.142ns (46.454%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  rx_buffer/rx_shift_reg_reg[4]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  rx_buffer/rx_shift_reg_reg[4]/Q
                         net (fo=4, routed)           0.142     0.306    rx_buffer/rx_shift_reg_reg_n_0_[4]
    SLICE_X65Y22         FDRE                                         r  rx_buffer/led_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_controller/db_btnL/state_reg[0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_controller/db_btnL/state_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.227ns (73.093%)  route 0.084ns (26.907%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDRE                         0.000     0.000 r  display_controller/db_btnL/state_reg[0][1]/C
    SLICE_X45Y17         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  display_controller/db_btnL/state_reg[0][1]/Q
                         net (fo=4, routed)           0.084     0.212    display_controller/db_btnL/p_0_in[1]
    SLICE_X45Y17         LUT4 (Prop_lut4_I3_O)        0.099     0.311 r  display_controller/db_btnL/state[0][0]_i_1/O
                         net (fo=1, routed)           0.000     0.311    display_controller/db_btnL/state[0][0]_i_1_n_0
    SLICE_X45Y17         FDRE                                         r  display_controller/db_btnL/state_reg[0][0]/D
  -------------------------------------------------------------------    -------------------





