vendor_name = ModelSim
source_file = 1, C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab2/student_files/Project_pin_assignments.csv
source_file = 1, C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab2/student_files/MemoryInitialization.mif
source_file = 1, C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab2/student_files/SimpleProcessor.vhd
source_file = 1, C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab2/student_files/SimpleComputer.vhd
source_file = 1, C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab2/student_files/RegisterFile8by16Bit.vhd
source_file = 1, C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab2/student_files/Reg16Bit.vhd
source_file = 1, C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab2/student_files/Reg1Bit.vhd
source_file = 1, C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab2/student_files/Mux8Input16Bit.vhd
source_file = 1, C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab2/student_files/Mux4Input16Bit.vhd
source_file = 1, C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab2/student_files/Mux4Input3Bit.vhd
source_file = 1, C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab2/student_files/Mux2Input16Bit.vhd
source_file = 1, C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab2/student_files/MemoryIOInterface.vhd
source_file = 1, C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab2/student_files/MainMemory.vhd
source_file = 1, C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab2/student_files/Immediate.vhd
source_file = 1, C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab2/student_files/Decoder3Bit.vhd
source_file = 1, C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab2/student_files/ControlUnit.vhd
source_file = 1, C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab2/student_files/ALU.vhd
source_file = 1, C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab2/student_files/Adder16Bit.vhd
source_file = 1, C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab2/student_files/Adder1Bit.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/letya/Documents/Classes/230/projects/groupProject1/lab2/db/altsyncram_71e1.tdf
source_file = 1, memoryinitialization.mif
design_name = hard_block
design_name = SimpleComputer
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, SimpleComputer, 1
instance = comp, \LEDR[0]~output\, LEDR[0]~output, SimpleComputer, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, SimpleComputer, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, SimpleComputer, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, SimpleComputer, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, SimpleComputer, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, SimpleComputer, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, SimpleComputer, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, SimpleComputer, 1
instance = comp, \LEDR[8]~output\, LEDR[8]~output, SimpleComputer, 1
instance = comp, \LEDR[9]~output\, LEDR[9]~output, SimpleComputer, 1
instance = comp, \HEX_DP[0]~output\, HEX_DP[0]~output, SimpleComputer, 1
instance = comp, \HEX_DP[1]~output\, HEX_DP[1]~output, SimpleComputer, 1
instance = comp, \HEX_DP[2]~output\, HEX_DP[2]~output, SimpleComputer, 1
instance = comp, \HEX_DP[3]~output\, HEX_DP[3]~output, SimpleComputer, 1
instance = comp, \HEX_DP[4]~output\, HEX_DP[4]~output, SimpleComputer, 1
instance = comp, \HEX_DP[5]~output\, HEX_DP[5]~output, SimpleComputer, 1
instance = comp, \HEX_DP[6]~output\, HEX_DP[6]~output, SimpleComputer, 1
instance = comp, \HEX_DP[7]~output\, HEX_DP[7]~output, SimpleComputer, 1
instance = comp, \debug_PC[0]~output\, debug_PC[0]~output, SimpleComputer, 1
instance = comp, \debug_PC[1]~output\, debug_PC[1]~output, SimpleComputer, 1
instance = comp, \debug_PC[2]~output\, debug_PC[2]~output, SimpleComputer, 1
instance = comp, \debug_PC[3]~output\, debug_PC[3]~output, SimpleComputer, 1
instance = comp, \debug_PC[4]~output\, debug_PC[4]~output, SimpleComputer, 1
instance = comp, \debug_PC[5]~output\, debug_PC[5]~output, SimpleComputer, 1
instance = comp, \debug_PC[6]~output\, debug_PC[6]~output, SimpleComputer, 1
instance = comp, \debug_PC[7]~output\, debug_PC[7]~output, SimpleComputer, 1
instance = comp, \debug_PC[8]~output\, debug_PC[8]~output, SimpleComputer, 1
instance = comp, \debug_PC[9]~output\, debug_PC[9]~output, SimpleComputer, 1
instance = comp, \debug_PC[10]~output\, debug_PC[10]~output, SimpleComputer, 1
instance = comp, \debug_PC[11]~output\, debug_PC[11]~output, SimpleComputer, 1
instance = comp, \debug_PC[12]~output\, debug_PC[12]~output, SimpleComputer, 1
instance = comp, \debug_PC[13]~output\, debug_PC[13]~output, SimpleComputer, 1
instance = comp, \debug_PC[14]~output\, debug_PC[14]~output, SimpleComputer, 1
instance = comp, \debug_PC[15]~output\, debug_PC[15]~output, SimpleComputer, 1
instance = comp, \debug_IR[0]~output\, debug_IR[0]~output, SimpleComputer, 1
instance = comp, \debug_IR[1]~output\, debug_IR[1]~output, SimpleComputer, 1
instance = comp, \debug_IR[2]~output\, debug_IR[2]~output, SimpleComputer, 1
instance = comp, \debug_IR[3]~output\, debug_IR[3]~output, SimpleComputer, 1
instance = comp, \debug_IR[4]~output\, debug_IR[4]~output, SimpleComputer, 1
instance = comp, \debug_IR[5]~output\, debug_IR[5]~output, SimpleComputer, 1
instance = comp, \debug_IR[6]~output\, debug_IR[6]~output, SimpleComputer, 1
instance = comp, \debug_IR[7]~output\, debug_IR[7]~output, SimpleComputer, 1
instance = comp, \debug_IR[8]~output\, debug_IR[8]~output, SimpleComputer, 1
instance = comp, \debug_IR[9]~output\, debug_IR[9]~output, SimpleComputer, 1
instance = comp, \debug_IR[10]~output\, debug_IR[10]~output, SimpleComputer, 1
instance = comp, \debug_IR[11]~output\, debug_IR[11]~output, SimpleComputer, 1
instance = comp, \debug_IR[12]~output\, debug_IR[12]~output, SimpleComputer, 1
instance = comp, \debug_IR[13]~output\, debug_IR[13]~output, SimpleComputer, 1
instance = comp, \debug_IR[14]~output\, debug_IR[14]~output, SimpleComputer, 1
instance = comp, \debug_IR[15]~output\, debug_IR[15]~output, SimpleComputer, 1
instance = comp, \debug_state[0]~output\, debug_state[0]~output, SimpleComputer, 1
instance = comp, \debug_state[1]~output\, debug_state[1]~output, SimpleComputer, 1
instance = comp, \debug_state[2]~output\, debug_state[2]~output, SimpleComputer, 1
instance = comp, \debug_r1[0]~output\, debug_r1[0]~output, SimpleComputer, 1
instance = comp, \debug_r1[1]~output\, debug_r1[1]~output, SimpleComputer, 1
instance = comp, \debug_r1[2]~output\, debug_r1[2]~output, SimpleComputer, 1
instance = comp, \debug_r1[3]~output\, debug_r1[3]~output, SimpleComputer, 1
instance = comp, \debug_r1[4]~output\, debug_r1[4]~output, SimpleComputer, 1
instance = comp, \debug_r1[5]~output\, debug_r1[5]~output, SimpleComputer, 1
instance = comp, \debug_r1[6]~output\, debug_r1[6]~output, SimpleComputer, 1
instance = comp, \debug_r1[7]~output\, debug_r1[7]~output, SimpleComputer, 1
instance = comp, \debug_r1[8]~output\, debug_r1[8]~output, SimpleComputer, 1
instance = comp, \debug_r1[9]~output\, debug_r1[9]~output, SimpleComputer, 1
instance = comp, \debug_r1[10]~output\, debug_r1[10]~output, SimpleComputer, 1
instance = comp, \debug_r1[11]~output\, debug_r1[11]~output, SimpleComputer, 1
instance = comp, \debug_r1[12]~output\, debug_r1[12]~output, SimpleComputer, 1
instance = comp, \debug_r1[13]~output\, debug_r1[13]~output, SimpleComputer, 1
instance = comp, \debug_r1[14]~output\, debug_r1[14]~output, SimpleComputer, 1
instance = comp, \debug_r1[15]~output\, debug_r1[15]~output, SimpleComputer, 1
instance = comp, \debug_r2[0]~output\, debug_r2[0]~output, SimpleComputer, 1
instance = comp, \debug_r2[1]~output\, debug_r2[1]~output, SimpleComputer, 1
instance = comp, \debug_r2[2]~output\, debug_r2[2]~output, SimpleComputer, 1
instance = comp, \debug_r2[3]~output\, debug_r2[3]~output, SimpleComputer, 1
instance = comp, \debug_r2[4]~output\, debug_r2[4]~output, SimpleComputer, 1
instance = comp, \debug_r2[5]~output\, debug_r2[5]~output, SimpleComputer, 1
instance = comp, \debug_r2[6]~output\, debug_r2[6]~output, SimpleComputer, 1
instance = comp, \debug_r2[7]~output\, debug_r2[7]~output, SimpleComputer, 1
instance = comp, \debug_r2[8]~output\, debug_r2[8]~output, SimpleComputer, 1
instance = comp, \debug_r2[9]~output\, debug_r2[9]~output, SimpleComputer, 1
instance = comp, \debug_r2[10]~output\, debug_r2[10]~output, SimpleComputer, 1
instance = comp, \debug_r2[11]~output\, debug_r2[11]~output, SimpleComputer, 1
instance = comp, \debug_r2[12]~output\, debug_r2[12]~output, SimpleComputer, 1
instance = comp, \debug_r2[13]~output\, debug_r2[13]~output, SimpleComputer, 1
instance = comp, \debug_r2[14]~output\, debug_r2[14]~output, SimpleComputer, 1
instance = comp, \debug_r2[15]~output\, debug_r2[15]~output, SimpleComputer, 1
instance = comp, \debug_r3[0]~output\, debug_r3[0]~output, SimpleComputer, 1
instance = comp, \debug_r3[1]~output\, debug_r3[1]~output, SimpleComputer, 1
instance = comp, \debug_r3[2]~output\, debug_r3[2]~output, SimpleComputer, 1
instance = comp, \debug_r3[3]~output\, debug_r3[3]~output, SimpleComputer, 1
instance = comp, \debug_r3[4]~output\, debug_r3[4]~output, SimpleComputer, 1
instance = comp, \debug_r3[5]~output\, debug_r3[5]~output, SimpleComputer, 1
instance = comp, \debug_r3[6]~output\, debug_r3[6]~output, SimpleComputer, 1
instance = comp, \debug_r3[7]~output\, debug_r3[7]~output, SimpleComputer, 1
instance = comp, \debug_r3[8]~output\, debug_r3[8]~output, SimpleComputer, 1
instance = comp, \debug_r3[9]~output\, debug_r3[9]~output, SimpleComputer, 1
instance = comp, \debug_r3[10]~output\, debug_r3[10]~output, SimpleComputer, 1
instance = comp, \debug_r3[11]~output\, debug_r3[11]~output, SimpleComputer, 1
instance = comp, \debug_r3[12]~output\, debug_r3[12]~output, SimpleComputer, 1
instance = comp, \debug_r3[13]~output\, debug_r3[13]~output, SimpleComputer, 1
instance = comp, \debug_r3[14]~output\, debug_r3[14]~output, SimpleComputer, 1
instance = comp, \debug_r3[15]~output\, debug_r3[15]~output, SimpleComputer, 1
instance = comp, \debug_r4[0]~output\, debug_r4[0]~output, SimpleComputer, 1
instance = comp, \debug_r4[1]~output\, debug_r4[1]~output, SimpleComputer, 1
instance = comp, \debug_r4[2]~output\, debug_r4[2]~output, SimpleComputer, 1
instance = comp, \debug_r4[3]~output\, debug_r4[3]~output, SimpleComputer, 1
instance = comp, \debug_r4[4]~output\, debug_r4[4]~output, SimpleComputer, 1
instance = comp, \debug_r4[5]~output\, debug_r4[5]~output, SimpleComputer, 1
instance = comp, \debug_r4[6]~output\, debug_r4[6]~output, SimpleComputer, 1
instance = comp, \debug_r4[7]~output\, debug_r4[7]~output, SimpleComputer, 1
instance = comp, \debug_r4[8]~output\, debug_r4[8]~output, SimpleComputer, 1
instance = comp, \debug_r4[9]~output\, debug_r4[9]~output, SimpleComputer, 1
instance = comp, \debug_r4[10]~output\, debug_r4[10]~output, SimpleComputer, 1
instance = comp, \debug_r4[11]~output\, debug_r4[11]~output, SimpleComputer, 1
instance = comp, \debug_r4[12]~output\, debug_r4[12]~output, SimpleComputer, 1
instance = comp, \debug_r4[13]~output\, debug_r4[13]~output, SimpleComputer, 1
instance = comp, \debug_r4[14]~output\, debug_r4[14]~output, SimpleComputer, 1
instance = comp, \debug_r4[15]~output\, debug_r4[15]~output, SimpleComputer, 1
instance = comp, \debug_r5[0]~output\, debug_r5[0]~output, SimpleComputer, 1
instance = comp, \debug_r5[1]~output\, debug_r5[1]~output, SimpleComputer, 1
instance = comp, \debug_r5[2]~output\, debug_r5[2]~output, SimpleComputer, 1
instance = comp, \debug_r5[3]~output\, debug_r5[3]~output, SimpleComputer, 1
instance = comp, \debug_r5[4]~output\, debug_r5[4]~output, SimpleComputer, 1
instance = comp, \debug_r5[5]~output\, debug_r5[5]~output, SimpleComputer, 1
instance = comp, \debug_r5[6]~output\, debug_r5[6]~output, SimpleComputer, 1
instance = comp, \debug_r5[7]~output\, debug_r5[7]~output, SimpleComputer, 1
instance = comp, \debug_r5[8]~output\, debug_r5[8]~output, SimpleComputer, 1
instance = comp, \debug_r5[9]~output\, debug_r5[9]~output, SimpleComputer, 1
instance = comp, \debug_r5[10]~output\, debug_r5[10]~output, SimpleComputer, 1
instance = comp, \debug_r5[11]~output\, debug_r5[11]~output, SimpleComputer, 1
instance = comp, \debug_r5[12]~output\, debug_r5[12]~output, SimpleComputer, 1
instance = comp, \debug_r5[13]~output\, debug_r5[13]~output, SimpleComputer, 1
instance = comp, \debug_r5[14]~output\, debug_r5[14]~output, SimpleComputer, 1
instance = comp, \debug_r5[15]~output\, debug_r5[15]~output, SimpleComputer, 1
instance = comp, \debug_r6[0]~output\, debug_r6[0]~output, SimpleComputer, 1
instance = comp, \debug_r6[1]~output\, debug_r6[1]~output, SimpleComputer, 1
instance = comp, \debug_r6[2]~output\, debug_r6[2]~output, SimpleComputer, 1
instance = comp, \debug_r6[3]~output\, debug_r6[3]~output, SimpleComputer, 1
instance = comp, \debug_r6[4]~output\, debug_r6[4]~output, SimpleComputer, 1
instance = comp, \debug_r6[5]~output\, debug_r6[5]~output, SimpleComputer, 1
instance = comp, \debug_r6[6]~output\, debug_r6[6]~output, SimpleComputer, 1
instance = comp, \debug_r6[7]~output\, debug_r6[7]~output, SimpleComputer, 1
instance = comp, \debug_r6[8]~output\, debug_r6[8]~output, SimpleComputer, 1
instance = comp, \debug_r6[9]~output\, debug_r6[9]~output, SimpleComputer, 1
instance = comp, \debug_r6[10]~output\, debug_r6[10]~output, SimpleComputer, 1
instance = comp, \debug_r6[11]~output\, debug_r6[11]~output, SimpleComputer, 1
instance = comp, \debug_r6[12]~output\, debug_r6[12]~output, SimpleComputer, 1
instance = comp, \debug_r6[13]~output\, debug_r6[13]~output, SimpleComputer, 1
instance = comp, \debug_r6[14]~output\, debug_r6[14]~output, SimpleComputer, 1
instance = comp, \debug_r6[15]~output\, debug_r6[15]~output, SimpleComputer, 1
instance = comp, \debug_r7[0]~output\, debug_r7[0]~output, SimpleComputer, 1
instance = comp, \debug_r7[1]~output\, debug_r7[1]~output, SimpleComputer, 1
instance = comp, \debug_r7[2]~output\, debug_r7[2]~output, SimpleComputer, 1
instance = comp, \debug_r7[3]~output\, debug_r7[3]~output, SimpleComputer, 1
instance = comp, \debug_r7[4]~output\, debug_r7[4]~output, SimpleComputer, 1
instance = comp, \debug_r7[5]~output\, debug_r7[5]~output, SimpleComputer, 1
instance = comp, \debug_r7[6]~output\, debug_r7[6]~output, SimpleComputer, 1
instance = comp, \debug_r7[7]~output\, debug_r7[7]~output, SimpleComputer, 1
instance = comp, \debug_r7[8]~output\, debug_r7[8]~output, SimpleComputer, 1
instance = comp, \debug_r7[9]~output\, debug_r7[9]~output, SimpleComputer, 1
instance = comp, \debug_r7[10]~output\, debug_r7[10]~output, SimpleComputer, 1
instance = comp, \debug_r7[11]~output\, debug_r7[11]~output, SimpleComputer, 1
instance = comp, \debug_r7[12]~output\, debug_r7[12]~output, SimpleComputer, 1
instance = comp, \debug_r7[13]~output\, debug_r7[13]~output, SimpleComputer, 1
instance = comp, \debug_r7[14]~output\, debug_r7[14]~output, SimpleComputer, 1
instance = comp, \debug_r7[15]~output\, debug_r7[15]~output, SimpleComputer, 1
instance = comp, \debug_RA[0]~output\, debug_RA[0]~output, SimpleComputer, 1
instance = comp, \debug_RA[1]~output\, debug_RA[1]~output, SimpleComputer, 1
instance = comp, \debug_RA[2]~output\, debug_RA[2]~output, SimpleComputer, 1
instance = comp, \debug_RA[3]~output\, debug_RA[3]~output, SimpleComputer, 1
instance = comp, \debug_RA[4]~output\, debug_RA[4]~output, SimpleComputer, 1
instance = comp, \debug_RA[5]~output\, debug_RA[5]~output, SimpleComputer, 1
instance = comp, \debug_RA[6]~output\, debug_RA[6]~output, SimpleComputer, 1
instance = comp, \debug_RA[7]~output\, debug_RA[7]~output, SimpleComputer, 1
instance = comp, \debug_RA[8]~output\, debug_RA[8]~output, SimpleComputer, 1
instance = comp, \debug_RA[9]~output\, debug_RA[9]~output, SimpleComputer, 1
instance = comp, \debug_RA[10]~output\, debug_RA[10]~output, SimpleComputer, 1
instance = comp, \debug_RA[11]~output\, debug_RA[11]~output, SimpleComputer, 1
instance = comp, \debug_RA[12]~output\, debug_RA[12]~output, SimpleComputer, 1
instance = comp, \debug_RA[13]~output\, debug_RA[13]~output, SimpleComputer, 1
instance = comp, \debug_RA[14]~output\, debug_RA[14]~output, SimpleComputer, 1
instance = comp, \debug_RA[15]~output\, debug_RA[15]~output, SimpleComputer, 1
instance = comp, \debug_RB[0]~output\, debug_RB[0]~output, SimpleComputer, 1
instance = comp, \debug_RB[1]~output\, debug_RB[1]~output, SimpleComputer, 1
instance = comp, \debug_RB[2]~output\, debug_RB[2]~output, SimpleComputer, 1
instance = comp, \debug_RB[3]~output\, debug_RB[3]~output, SimpleComputer, 1
instance = comp, \debug_RB[4]~output\, debug_RB[4]~output, SimpleComputer, 1
instance = comp, \debug_RB[5]~output\, debug_RB[5]~output, SimpleComputer, 1
instance = comp, \debug_RB[6]~output\, debug_RB[6]~output, SimpleComputer, 1
instance = comp, \debug_RB[7]~output\, debug_RB[7]~output, SimpleComputer, 1
instance = comp, \debug_RB[8]~output\, debug_RB[8]~output, SimpleComputer, 1
instance = comp, \debug_RB[9]~output\, debug_RB[9]~output, SimpleComputer, 1
instance = comp, \debug_RB[10]~output\, debug_RB[10]~output, SimpleComputer, 1
instance = comp, \debug_RB[11]~output\, debug_RB[11]~output, SimpleComputer, 1
instance = comp, \debug_RB[12]~output\, debug_RB[12]~output, SimpleComputer, 1
instance = comp, \debug_RB[13]~output\, debug_RB[13]~output, SimpleComputer, 1
instance = comp, \debug_RB[14]~output\, debug_RB[14]~output, SimpleComputer, 1
instance = comp, \debug_RB[15]~output\, debug_RB[15]~output, SimpleComputer, 1
instance = comp, \debug_Extension[0]~output\, debug_Extension[0]~output, SimpleComputer, 1
instance = comp, \debug_Extension[1]~output\, debug_Extension[1]~output, SimpleComputer, 1
instance = comp, \debug_Extension[2]~output\, debug_Extension[2]~output, SimpleComputer, 1
instance = comp, \debug_Extension[3]~output\, debug_Extension[3]~output, SimpleComputer, 1
instance = comp, \debug_Extension[4]~output\, debug_Extension[4]~output, SimpleComputer, 1
instance = comp, \debug_Extension[5]~output\, debug_Extension[5]~output, SimpleComputer, 1
instance = comp, \debug_Extension[6]~output\, debug_Extension[6]~output, SimpleComputer, 1
instance = comp, \debug_Extension[7]~output\, debug_Extension[7]~output, SimpleComputer, 1
instance = comp, \debug_Extension[8]~output\, debug_Extension[8]~output, SimpleComputer, 1
instance = comp, \debug_Extension[9]~output\, debug_Extension[9]~output, SimpleComputer, 1
instance = comp, \debug_Extension[10]~output\, debug_Extension[10]~output, SimpleComputer, 1
instance = comp, \debug_Extension[11]~output\, debug_Extension[11]~output, SimpleComputer, 1
instance = comp, \debug_Extension[12]~output\, debug_Extension[12]~output, SimpleComputer, 1
instance = comp, \debug_Extension[13]~output\, debug_Extension[13]~output, SimpleComputer, 1
instance = comp, \debug_Extension[14]~output\, debug_Extension[14]~output, SimpleComputer, 1
instance = comp, \debug_Extension[15]~output\, debug_Extension[15]~output, SimpleComputer, 1
instance = comp, \debug_RZ[0]~output\, debug_RZ[0]~output, SimpleComputer, 1
instance = comp, \debug_RZ[1]~output\, debug_RZ[1]~output, SimpleComputer, 1
instance = comp, \debug_RZ[2]~output\, debug_RZ[2]~output, SimpleComputer, 1
instance = comp, \debug_RZ[3]~output\, debug_RZ[3]~output, SimpleComputer, 1
instance = comp, \debug_RZ[4]~output\, debug_RZ[4]~output, SimpleComputer, 1
instance = comp, \debug_RZ[5]~output\, debug_RZ[5]~output, SimpleComputer, 1
instance = comp, \debug_RZ[6]~output\, debug_RZ[6]~output, SimpleComputer, 1
instance = comp, \debug_RZ[7]~output\, debug_RZ[7]~output, SimpleComputer, 1
instance = comp, \debug_RZ[8]~output\, debug_RZ[8]~output, SimpleComputer, 1
instance = comp, \debug_RZ[9]~output\, debug_RZ[9]~output, SimpleComputer, 1
instance = comp, \debug_RZ[10]~output\, debug_RZ[10]~output, SimpleComputer, 1
instance = comp, \debug_RZ[11]~output\, debug_RZ[11]~output, SimpleComputer, 1
instance = comp, \debug_RZ[12]~output\, debug_RZ[12]~output, SimpleComputer, 1
instance = comp, \debug_RZ[13]~output\, debug_RZ[13]~output, SimpleComputer, 1
instance = comp, \debug_RZ[14]~output\, debug_RZ[14]~output, SimpleComputer, 1
instance = comp, \debug_RZ[15]~output\, debug_RZ[15]~output, SimpleComputer, 1
instance = comp, \debug_RY[0]~output\, debug_RY[0]~output, SimpleComputer, 1
instance = comp, \debug_RY[1]~output\, debug_RY[1]~output, SimpleComputer, 1
instance = comp, \debug_RY[2]~output\, debug_RY[2]~output, SimpleComputer, 1
instance = comp, \debug_RY[3]~output\, debug_RY[3]~output, SimpleComputer, 1
instance = comp, \debug_RY[4]~output\, debug_RY[4]~output, SimpleComputer, 1
instance = comp, \debug_RY[5]~output\, debug_RY[5]~output, SimpleComputer, 1
instance = comp, \debug_RY[6]~output\, debug_RY[6]~output, SimpleComputer, 1
instance = comp, \debug_RY[7]~output\, debug_RY[7]~output, SimpleComputer, 1
instance = comp, \debug_RY[8]~output\, debug_RY[8]~output, SimpleComputer, 1
instance = comp, \debug_RY[9]~output\, debug_RY[9]~output, SimpleComputer, 1
instance = comp, \debug_RY[10]~output\, debug_RY[10]~output, SimpleComputer, 1
instance = comp, \debug_RY[11]~output\, debug_RY[11]~output, SimpleComputer, 1
instance = comp, \debug_RY[12]~output\, debug_RY[12]~output, SimpleComputer, 1
instance = comp, \debug_RY[13]~output\, debug_RY[13]~output, SimpleComputer, 1
instance = comp, \debug_RY[14]~output\, debug_RY[14]~output, SimpleComputer, 1
instance = comp, \debug_RY[15]~output\, debug_RY[15]~output, SimpleComputer, 1
instance = comp, \clock~input\, clock~input, SimpleComputer, 1
instance = comp, \clock~inputclkctrl\, clock~inputclkctrl, SimpleComputer, 1
instance = comp, \P|CU|Mux1~0\, P|CU|Mux1~0, SimpleComputer, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, SimpleComputer, 1
instance = comp, \P|CU|current_state[1]\, P|CU|current_state[1], SimpleComputer, 1
instance = comp, \P|CU|Mux0~0\, P|CU|Mux0~0, SimpleComputer, 1
instance = comp, \P|CU|current_state[2]\, P|CU|current_state[2], SimpleComputer, 1
instance = comp, \P|CU|Mux2~0\, P|CU|Mux2~0, SimpleComputer, 1
instance = comp, \P|CU|current_state[0]\, P|CU|current_state[0], SimpleComputer, 1
instance = comp, \P|CU|Equal0~1\, P|CU|Equal0~1, SimpleComputer, 1
instance = comp, \SW[0]~input\, SW[0]~input, SimpleComputer, 1
instance = comp, \MemIO|SliderSwitch|bit0|Q~feeder\, MemIO|SliderSwitch|bit0|Q~feeder, SimpleComputer, 1
instance = comp, \MemIO|SliderSwitch|bit0|Q\, MemIO|SliderSwitch|bit0|Q, SimpleComputer, 1
instance = comp, \SW[3]~input\, SW[3]~input, SimpleComputer, 1
instance = comp, \MemIO|SliderSwitch|bit3|Q~feeder\, MemIO|SliderSwitch|bit3|Q~feeder, SimpleComputer, 1
instance = comp, \MemIO|SliderSwitch|bit3|Q\, MemIO|SliderSwitch|bit3|Q, SimpleComputer, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, SimpleComputer, 1
instance = comp, \MemIO|PushButton|bit1|Q~feeder\, MemIO|PushButton|bit1|Q~feeder, SimpleComputer, 1
instance = comp, \MemIO|PushButton|bit1|Q\, MemIO|PushButton|bit1|Q, SimpleComputer, 1
instance = comp, \SW[1]~input\, SW[1]~input, SimpleComputer, 1
instance = comp, \MemIO|SliderSwitch|bit1|Q\, MemIO|SliderSwitch|bit1|Q, SimpleComputer, 1
instance = comp, \SW[4]~input\, SW[4]~input, SimpleComputer, 1
instance = comp, \MemIO|SliderSwitch|bit4|Q~feeder\, MemIO|SliderSwitch|bit4|Q~feeder, SimpleComputer, 1
instance = comp, \MemIO|SliderSwitch|bit4|Q\, MemIO|SliderSwitch|bit4|Q, SimpleComputer, 1
instance = comp, \P|CU|Equal1~0\, P|CU|Equal1~0, SimpleComputer, 1
instance = comp, \P|REGfile|R3|bit14|Q\, P|REGfile|R3|bit14|Q, SimpleComputer, 1
instance = comp, \SW[9]~input\, SW[9]~input, SimpleComputer, 1
instance = comp, \MemIO|SliderSwitch|bit9|Q\, MemIO|SliderSwitch|bit9|Q, SimpleComputer, 1
instance = comp, \SW[5]~input\, SW[5]~input, SimpleComputer, 1
instance = comp, \MemIO|SliderSwitch|bit5|Q~feeder\, MemIO|SliderSwitch|bit5|Q~feeder, SimpleComputer, 1
instance = comp, \MemIO|SliderSwitch|bit5|Q\, MemIO|SliderSwitch|bit5|Q, SimpleComputer, 1
instance = comp, \P|RY|bit3|Q~0\, P|RY|bit3|Q~0, SimpleComputer, 1
instance = comp, \P|RY|bit6|Q~0\, P|RY|bit6|Q~0, SimpleComputer, 1
instance = comp, \P|CU|Equal0~2\, P|CU|Equal0~2, SimpleComputer, 1
instance = comp, \P|CU|RF_write~0\, P|CU|RF_write~0, SimpleComputer, 1
instance = comp, \P|CU|RF_write~1\, P|CU|RF_write~1, SimpleComputer, 1
instance = comp, \P|CU|RF_write~2\, P|CU|RF_write~2, SimpleComputer, 1
instance = comp, \SW[7]~input\, SW[7]~input, SimpleComputer, 1
instance = comp, \MemIO|SliderSwitch|bit7|Q~feeder\, MemIO|SliderSwitch|bit7|Q~feeder, SimpleComputer, 1
instance = comp, \MemIO|SliderSwitch|bit7|Q\, MemIO|SliderSwitch|bit7|Q, SimpleComputer, 1
instance = comp, \P|CU|Equal0~0\, P|CU|Equal0~0, SimpleComputer, 1
instance = comp, \P|RY|bit5|Q~0\, P|RY|bit5|Q~0, SimpleComputer, 1
instance = comp, \P|ALU_comp|M1|result[15]~15\, P|ALU_comp|M1|result[15]~15, SimpleComputer, 1
instance = comp, \P|CU|C_in~1\, P|CU|C_in~1, SimpleComputer, 1
instance = comp, \P|CU|B_inv~0\, P|CU|B_inv~0, SimpleComputer, 1
instance = comp, \P|CU|B_inv~1\, P|CU|B_inv~1, SimpleComputer, 1
instance = comp, \P|CU|PC_select~0\, P|CU|PC_select~0, SimpleComputer, 1
instance = comp, \P|CU|extend[1]~0\, P|CU|extend[1]~0, SimpleComputer, 1
instance = comp, \P|CU|Equal2~0\, P|CU|Equal2~0, SimpleComputer, 1
instance = comp, \P|CU|extend~1\, P|CU|extend~1, SimpleComputer, 1
instance = comp, \P|ALU_comp|M1|result[13]~13\, P|ALU_comp|M1|result[13]~13, SimpleComputer, 1
instance = comp, \P|RB|bit15|Q~1\, P|RB|bit15|Q~1, SimpleComputer, 1
instance = comp, \P|REGfile|R1|bit13|Q\, P|REGfile|R1|bit13|Q, SimpleComputer, 1
instance = comp, \P|REGfile|comb~2\, P|REGfile|comb~2, SimpleComputer, 1
instance = comp, \P|REGfile|comb~7\, P|REGfile|comb~7, SimpleComputer, 1
instance = comp, \P|REGfile|R6|bit13|Q\, P|REGfile|R6|bit13|Q, SimpleComputer, 1
instance = comp, \P|REGfile|comb~8\, P|REGfile|comb~8, SimpleComputer, 1
instance = comp, \P|REGfile|R7|bit13|Q\, P|REGfile|R7|bit13|Q, SimpleComputer, 1
instance = comp, \P|REGfile|comb~6\, P|REGfile|comb~6, SimpleComputer, 1
instance = comp, \P|REGfile|R5|bit13|Q\, P|REGfile|R5|bit13|Q, SimpleComputer, 1
instance = comp, \P|REGfile|comb~5\, P|REGfile|comb~5, SimpleComputer, 1
instance = comp, \P|REGfile|R4|bit13|Q\, P|REGfile|R4|bit13|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux2~0\, P|REGfile|M2|Mux2~0, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux2~1\, P|REGfile|M2|Mux2~1, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux2~2\, P|REGfile|M2|Mux2~2, SimpleComputer, 1
instance = comp, \P|REGfile|R3|bit13|Q\, P|REGfile|R3|bit13|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux2~3\, P|REGfile|M2|Mux2~3, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux2~4\, P|REGfile|M2|Mux2~4, SimpleComputer, 1
instance = comp, \P|RB|bit13|Q\, P|RB|bit13|Q, SimpleComputer, 1
instance = comp, \P|CU|B_select~0\, P|CU|B_select~0, SimpleComputer, 1
instance = comp, \P|CU|extend[1]~6\, P|CU|extend[1]~6, SimpleComputer, 1
instance = comp, \P|CU|C_in~0\, P|CU|C_in~0, SimpleComputer, 1
instance = comp, \P|CU|extend[2]~2\, P|CU|extend[2]~2, SimpleComputer, 1
instance = comp, \P|CU|extend[1]~7\, P|CU|extend[1]~7, SimpleComputer, 1
instance = comp, \P|IMME|Mux4~0\, P|IMME|Mux4~0, SimpleComputer, 1
instance = comp, \P|IMME|Mux15~1\, P|IMME|Mux15~1, SimpleComputer, 1
instance = comp, \P|IMME|Mux3~0\, P|IMME|Mux3~0, SimpleComputer, 1
instance = comp, \P|IMME|Mux3~1\, P|IMME|Mux3~1, SimpleComputer, 1
instance = comp, \P|ALU_comp|M1|result[11]~11\, P|ALU_comp|M1|result[11]~11, SimpleComputer, 1
instance = comp, \P|IMME|Mux4~1\, P|IMME|Mux4~1, SimpleComputer, 1
instance = comp, \P|IMME|Mux4~2\, P|IMME|Mux4~2, SimpleComputer, 1
instance = comp, \P|REGfile|R1|bit11|Q\, P|REGfile|R1|bit11|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R5|bit11|Q\, P|REGfile|R5|bit11|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux4~0\, P|REGfile|M2|Mux4~0, SimpleComputer, 1
instance = comp, \P|REGfile|R7|bit11|Q\, P|REGfile|R7|bit11|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R6|bit11|Q\, P|REGfile|R6|bit11|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux4~1\, P|REGfile|M2|Mux4~1, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux4~2\, P|REGfile|M2|Mux4~2, SimpleComputer, 1
instance = comp, \P|REGfile|R2|bit11|Q\, P|REGfile|R2|bit11|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R3|bit11|Q\, P|REGfile|R3|bit11|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux4~3\, P|REGfile|M2|Mux4~3, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux4~4\, P|REGfile|M2|Mux4~4, SimpleComputer, 1
instance = comp, \P|RB|bit11|Q\, P|RB|bit11|Q, SimpleComputer, 1
instance = comp, \P|ALU_comp|M2|result[11]~4\, P|ALU_comp|M2|result[11]~4, SimpleComputer, 1
instance = comp, \P|IMME|Mux5~0\, P|IMME|Mux5~0, SimpleComputer, 1
instance = comp, \P|IMME|Mux5~1\, P|IMME|Mux5~1, SimpleComputer, 1
instance = comp, \P|ALU_comp|M2|result[10]~5\, P|ALU_comp|M2|result[10]~5, SimpleComputer, 1
instance = comp, \P|REGfile|R5|bit9|Q\, P|REGfile|R5|bit9|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R4|bit9|Q\, P|REGfile|R4|bit9|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux6~0\, P|REGfile|M2|Mux6~0, SimpleComputer, 1
instance = comp, \P|REGfile|R6|bit9|Q\, P|REGfile|R6|bit9|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R7|bit9|Q\, P|REGfile|R7|bit9|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux6~1\, P|REGfile|M2|Mux6~1, SimpleComputer, 1
instance = comp, \P|REGfile|R1|bit9|Q~feeder\, P|REGfile|R1|bit9|Q~feeder, SimpleComputer, 1
instance = comp, \P|REGfile|R1|bit9|Q\, P|REGfile|R1|bit9|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux6~2\, P|REGfile|M2|Mux6~2, SimpleComputer, 1
instance = comp, \P|REGfile|R3|bit9|Q\, P|REGfile|R3|bit9|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux6~3\, P|REGfile|M2|Mux6~3, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux6~4\, P|REGfile|M2|Mux6~4, SimpleComputer, 1
instance = comp, \P|RB|bit9|Q\, P|RB|bit9|Q, SimpleComputer, 1
instance = comp, \P|IMME|Mux6~0\, P|IMME|Mux6~0, SimpleComputer, 1
instance = comp, \P|IMME|Mux6~1\, P|IMME|Mux6~1, SimpleComputer, 1
instance = comp, \P|ALU_comp|M2|result[9]~6\, P|ALU_comp|M2|result[9]~6, SimpleComputer, 1
instance = comp, \P|IMME|Mux8~1\, P|IMME|Mux8~1, SimpleComputer, 1
instance = comp, \P|IMME|Mux7~0\, P|IMME|Mux7~0, SimpleComputer, 1
instance = comp, \P|IMME|Mux7~1\, P|IMME|Mux7~1, SimpleComputer, 1
instance = comp, \P|ALU_comp|M2|result[8]~7\, P|ALU_comp|M2|result[8]~7, SimpleComputer, 1
instance = comp, \P|ALU_comp|M1|result[7]~7\, P|ALU_comp|M1|result[7]~7, SimpleComputer, 1
instance = comp, \P|REGfile|R3|bit7|Q\, P|REGfile|R3|bit7|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R1|bit7|Q~feeder\, P|REGfile|R1|bit7|Q~feeder, SimpleComputer, 1
instance = comp, \P|REGfile|R1|bit7|Q\, P|REGfile|R1|bit7|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R6|bit7|Q\, P|REGfile|R6|bit7|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R5|bit7|Q\, P|REGfile|R5|bit7|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R4|bit7|Q\, P|REGfile|R4|bit7|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux8~0\, P|REGfile|M2|Mux8~0, SimpleComputer, 1
instance = comp, \P|REGfile|R7|bit7|Q\, P|REGfile|R7|bit7|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux8~1\, P|REGfile|M2|Mux8~1, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux8~2\, P|REGfile|M2|Mux8~2, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux8~3\, P|REGfile|M2|Mux8~3, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux8~4\, P|REGfile|M2|Mux8~4, SimpleComputer, 1
instance = comp, \P|RB|bit7|Q\, P|RB|bit7|Q, SimpleComputer, 1
instance = comp, \P|IMME|Mux8~0\, P|IMME|Mux8~0, SimpleComputer, 1
instance = comp, \P|IMME|Mux8~2\, P|IMME|Mux8~2, SimpleComputer, 1
instance = comp, \P|ALU_comp|M2|result[7]~8\, P|ALU_comp|M2|result[7]~8, SimpleComputer, 1
instance = comp, \P|IMME|Mux9~0\, P|IMME|Mux9~0, SimpleComputer, 1
instance = comp, \P|ALU_comp|M2|result[6]~9\, P|ALU_comp|M2|result[6]~9, SimpleComputer, 1
instance = comp, \P|IMME|Mux10~0\, P|IMME|Mux10~0, SimpleComputer, 1
instance = comp, \P|REGfile|R2|bit5|Q\, P|REGfile|R2|bit5|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R1|bit5|Q\, P|REGfile|R1|bit5|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R6|bit5|Q\, P|REGfile|R6|bit5|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R5|bit5|Q\, P|REGfile|R5|bit5|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R4|bit5|Q\, P|REGfile|R4|bit5|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux10~0\, P|REGfile|M2|Mux10~0, SimpleComputer, 1
instance = comp, \P|REGfile|R7|bit5|Q\, P|REGfile|R7|bit5|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux10~1\, P|REGfile|M2|Mux10~1, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux10~2\, P|REGfile|M2|Mux10~2, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux10~3\, P|REGfile|M2|Mux10~3, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux10~4\, P|REGfile|M2|Mux10~4, SimpleComputer, 1
instance = comp, \P|RB|bit5|Q\, P|RB|bit5|Q, SimpleComputer, 1
instance = comp, \P|ALU_comp|M2|result[5]~10\, P|ALU_comp|M2|result[5]~10, SimpleComputer, 1
instance = comp, \P|IMME|Mux11~0\, P|IMME|Mux11~0, SimpleComputer, 1
instance = comp, \P|ALU_comp|M2|result[4]~11\, P|ALU_comp|M2|result[4]~11, SimpleComputer, 1
instance = comp, \P|REGfile|R3|bit3|Q\, P|REGfile|R3|bit3|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R1|bit3|Q\, P|REGfile|R1|bit3|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R6|bit3|Q\, P|REGfile|R6|bit3|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R7|bit3|Q\, P|REGfile|R7|bit3|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R5|bit3|Q\, P|REGfile|R5|bit3|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R4|bit3|Q\, P|REGfile|R4|bit3|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux12~0\, P|REGfile|M2|Mux12~0, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux12~1\, P|REGfile|M2|Mux12~1, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux12~2\, P|REGfile|M2|Mux12~2, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux12~3\, P|REGfile|M2|Mux12~3, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux12~4\, P|REGfile|M2|Mux12~4, SimpleComputer, 1
instance = comp, \P|RB|bit3|Q\, P|RB|bit3|Q, SimpleComputer, 1
instance = comp, \P|IMME|Mux12~0\, P|IMME|Mux12~0, SimpleComputer, 1
instance = comp, \P|ALU_comp|M2|result[3]~12\, P|ALU_comp|M2|result[3]~12, SimpleComputer, 1
instance = comp, \P|REGfile|R1|bit2|Q\, P|REGfile|R1|bit2|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux13~2\, P|REGfile|M1|Mux13~2, SimpleComputer, 1
instance = comp, \P|REGfile|R3|bit2|Q~feeder\, P|REGfile|R3|bit2|Q~feeder, SimpleComputer, 1
instance = comp, \P|REGfile|R3|bit2|Q\, P|REGfile|R3|bit2|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R5|bit2|Q\, P|REGfile|R5|bit2|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R7|bit2|Q\, P|REGfile|R7|bit2|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R4|bit2|Q\, P|REGfile|R4|bit2|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R6|bit2|Q\, P|REGfile|R6|bit2|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux13~0\, P|REGfile|M1|Mux13~0, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux13~1\, P|REGfile|M1|Mux13~1, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux13~3\, P|REGfile|M1|Mux13~3, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux13~4\, P|REGfile|M1|Mux13~4, SimpleComputer, 1
instance = comp, \P|RA|bit2|Q\, P|RA|bit2|Q, SimpleComputer, 1
instance = comp, \P|ALU_comp|M2|result[2]~13\, P|ALU_comp|M2|result[2]~13, SimpleComputer, 1
instance = comp, \P|ALU_comp|A1|S2|C_out~0\, P|ALU_comp|A1|S2|C_out~0, SimpleComputer, 1
instance = comp, \P|ALU_comp|A1|S3|C_out~0\, P|ALU_comp|A1|S3|C_out~0, SimpleComputer, 1
instance = comp, \P|ALU_comp|A1|S4|C_out~0\, P|ALU_comp|A1|S4|C_out~0, SimpleComputer, 1
instance = comp, \P|ALU_comp|A1|S5|C_out~0\, P|ALU_comp|A1|S5|C_out~0, SimpleComputer, 1
instance = comp, \P|ALU_comp|A1|S6|C_out~0\, P|ALU_comp|A1|S6|C_out~0, SimpleComputer, 1
instance = comp, \P|ALU_comp|A1|S7|S\, P|ALU_comp|A1|S7|S, SimpleComputer, 1
instance = comp, \P|ALU_comp|M3|Mux8~0\, P|ALU_comp|M3|Mux8~0, SimpleComputer, 1
instance = comp, \P|ALU_comp|M3|Mux8~1\, P|ALU_comp|M3|Mux8~1, SimpleComputer, 1
instance = comp, \P|RZ|bit7|Q\, P|RZ|bit7|Q, SimpleComputer, 1
instance = comp, \P|RY|bit7|Q~0\, P|RY|bit7|Q~0, SimpleComputer, 1
instance = comp, \P|RY|bit0|Q~0\, P|RY|bit0|Q~0, SimpleComputer, 1
instance = comp, \P|PC_temp|bit0|Q~feeder\, P|PC_temp|bit0|Q~feeder, SimpleComputer, 1
instance = comp, \P|PC_temp|bit0|Q\, P|PC_temp|bit0|Q, SimpleComputer, 1
instance = comp, \P|CU|Y_select~0\, P|CU|Y_select~0, SimpleComputer, 1
instance = comp, \P|CU|Y_select~1\, P|CU|Y_select~1, SimpleComputer, 1
instance = comp, \P|RY|bit0|Q\, P|RY|bit0|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R2|bit0|Q\, P|REGfile|R2|bit0|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R1|bit0|Q~feeder\, P|REGfile|R1|bit0|Q~feeder, SimpleComputer, 1
instance = comp, \P|REGfile|R1|bit0|Q\, P|REGfile|R1|bit0|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux15~2\, P|REGfile|M1|Mux15~2, SimpleComputer, 1
instance = comp, \P|REGfile|R3|bit0|Q\, P|REGfile|R3|bit0|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R4|bit0|Q\, P|REGfile|R4|bit0|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R5|bit0|Q\, P|REGfile|R5|bit0|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux15~0\, P|REGfile|M1|Mux15~0, SimpleComputer, 1
instance = comp, \P|REGfile|R6|bit0|Q\, P|REGfile|R6|bit0|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R7|bit0|Q\, P|REGfile|R7|bit0|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux15~1\, P|REGfile|M1|Mux15~1, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux15~3\, P|REGfile|M1|Mux15~3, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux15~4\, P|REGfile|M1|Mux15~4, SimpleComputer, 1
instance = comp, \P|RA|bit0|Q\, P|RA|bit0|Q, SimpleComputer, 1
instance = comp, \P|CU|MEM_write~2\, P|CU|MEM_write~2, SimpleComputer, 1
instance = comp, \P|CU|C_in~2\, P|CU|C_in~2, SimpleComputer, 1
instance = comp, \P|IMME|Mux15~0\, P|IMME|Mux15~0, SimpleComputer, 1
instance = comp, \P|Adder_comp|S0|S\, P|Adder_comp|S0|S, SimpleComputer, 1
instance = comp, \P|PC|bit0|Q~0\, P|PC|bit0|Q~0, SimpleComputer, 1
instance = comp, \P|CU|PC_select[0]~4\, P|CU|PC_select[0]~4, SimpleComputer, 1
instance = comp, \P|PC|bit0|Q\, P|PC|bit0|Q, SimpleComputer, 1
instance = comp, \P|Adder_comp|S0|C_out~0\, P|Adder_comp|S0|C_out~0, SimpleComputer, 1
instance = comp, \P|Adder_comp|S1|C_out~0\, P|Adder_comp|S1|C_out~0, SimpleComputer, 1
instance = comp, \P|Adder_comp|S2|C_out~0\, P|Adder_comp|S2|C_out~0, SimpleComputer, 1
instance = comp, \P|Adder_comp|S3|C_out~0\, P|Adder_comp|S3|C_out~0, SimpleComputer, 1
instance = comp, \P|Adder_comp|S4|C_out~0\, P|Adder_comp|S4|C_out~0, SimpleComputer, 1
instance = comp, \P|Adder_comp|S5|C_out~0\, P|Adder_comp|S5|C_out~0, SimpleComputer, 1
instance = comp, \P|Adder_comp|S6|C_out~0\, P|Adder_comp|S6|C_out~0, SimpleComputer, 1
instance = comp, \P|Adder_comp|S7|S\, P|Adder_comp|S7|S, SimpleComputer, 1
instance = comp, \P|PC|bit7|Q~0\, P|PC|bit7|Q~0, SimpleComputer, 1
instance = comp, \P|PC|bit7|Q\, P|PC|bit7|Q, SimpleComputer, 1
instance = comp, \P|PC_temp|bit7|Q~feeder\, P|PC_temp|bit7|Q~feeder, SimpleComputer, 1
instance = comp, \P|PC_temp|bit7|Q\, P|PC_temp|bit7|Q, SimpleComputer, 1
instance = comp, \P|RY|bit7|Q\, P|RY|bit7|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R2|bit7|Q\, P|REGfile|R2|bit7|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux8~0\, P|REGfile|M1|Mux8~0, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux8~1\, P|REGfile|M1|Mux8~1, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux8~2\, P|REGfile|M1|Mux8~2, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux8~3\, P|REGfile|M1|Mux8~3, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux8~4\, P|REGfile|M1|Mux8~4, SimpleComputer, 1
instance = comp, \P|RA|bit7|Q\, P|RA|bit7|Q, SimpleComputer, 1
instance = comp, \P|ALU_comp|A1|S7|C_out~0\, P|ALU_comp|A1|S7|C_out~0, SimpleComputer, 1
instance = comp, \P|ALU_comp|A1|S8|C_out~0\, P|ALU_comp|A1|S8|C_out~0, SimpleComputer, 1
instance = comp, \P|ALU_comp|A1|S9|S\, P|ALU_comp|A1|S9|S, SimpleComputer, 1
instance = comp, \P|ALU_comp|M3|Mux6~0\, P|ALU_comp|M3|Mux6~0, SimpleComputer, 1
instance = comp, \P|ALU_comp|M1|result[9]~9\, P|ALU_comp|M1|result[9]~9, SimpleComputer, 1
instance = comp, \P|ALU_comp|M3|Mux6~1\, P|ALU_comp|M3|Mux6~1, SimpleComputer, 1
instance = comp, \P|RZ|bit9|Q\, P|RZ|bit9|Q, SimpleComputer, 1
instance = comp, \P|RY|bit9|Q~0\, P|RY|bit9|Q~0, SimpleComputer, 1
instance = comp, \P|Adder_comp|S7|C_out~0\, P|Adder_comp|S7|C_out~0, SimpleComputer, 1
instance = comp, \P|Adder_comp|S8|S\, P|Adder_comp|S8|S, SimpleComputer, 1
instance = comp, \P|PC|bit8|Q~0\, P|PC|bit8|Q~0, SimpleComputer, 1
instance = comp, \P|PC|bit8|Q\, P|PC|bit8|Q, SimpleComputer, 1
instance = comp, \P|Adder_comp|S8|C_out~0\, P|Adder_comp|S8|C_out~0, SimpleComputer, 1
instance = comp, \P|Adder_comp|S9|S\, P|Adder_comp|S9|S, SimpleComputer, 1
instance = comp, \P|PC|bit9|Q~0\, P|PC|bit9|Q~0, SimpleComputer, 1
instance = comp, \P|PC|bit9|Q\, P|PC|bit9|Q, SimpleComputer, 1
instance = comp, \P|PC_temp|bit9|Q~feeder\, P|PC_temp|bit9|Q~feeder, SimpleComputer, 1
instance = comp, \P|PC_temp|bit9|Q\, P|PC_temp|bit9|Q, SimpleComputer, 1
instance = comp, \P|RY|bit9|Q\, P|RY|bit9|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R2|bit9|Q\, P|REGfile|R2|bit9|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux6~0\, P|REGfile|M1|Mux6~0, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux6~1\, P|REGfile|M1|Mux6~1, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux6~2\, P|REGfile|M1|Mux6~2, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux6~3\, P|REGfile|M1|Mux6~3, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux6~4\, P|REGfile|M1|Mux6~4, SimpleComputer, 1
instance = comp, \P|RA|bit9|Q\, P|RA|bit9|Q, SimpleComputer, 1
instance = comp, \P|ALU_comp|A1|S9|C_out~0\, P|ALU_comp|A1|S9|C_out~0, SimpleComputer, 1
instance = comp, \P|ALU_comp|A1|S10|C_out~0\, P|ALU_comp|A1|S10|C_out~0, SimpleComputer, 1
instance = comp, \P|ALU_comp|A1|S11|S\, P|ALU_comp|A1|S11|S, SimpleComputer, 1
instance = comp, \P|ALU_comp|M3|Mux4~0\, P|ALU_comp|M3|Mux4~0, SimpleComputer, 1
instance = comp, \P|ALU_comp|M3|Mux4~1\, P|ALU_comp|M3|Mux4~1, SimpleComputer, 1
instance = comp, \P|RZ|bit11|Q\, P|RZ|bit11|Q, SimpleComputer, 1
instance = comp, \P|RY|bit11|Q~0\, P|RY|bit11|Q~0, SimpleComputer, 1
instance = comp, \P|PC_temp|bit11|Q~feeder\, P|PC_temp|bit11|Q~feeder, SimpleComputer, 1
instance = comp, \P|PC_temp|bit11|Q\, P|PC_temp|bit11|Q, SimpleComputer, 1
instance = comp, \P|RY|bit11|Q\, P|RY|bit11|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R4|bit11|Q\, P|REGfile|R4|bit11|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux4~0\, P|REGfile|M1|Mux4~0, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux4~1\, P|REGfile|M1|Mux4~1, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux4~2\, P|REGfile|M1|Mux4~2, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux4~3\, P|REGfile|M1|Mux4~3, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux4~4\, P|REGfile|M1|Mux4~4, SimpleComputer, 1
instance = comp, \P|RA|bit11|Q\, P|RA|bit11|Q, SimpleComputer, 1
instance = comp, \P|Adder_comp|S9|C_out~0\, P|Adder_comp|S9|C_out~0, SimpleComputer, 1
instance = comp, \P|Adder_comp|S10|S\, P|Adder_comp|S10|S, SimpleComputer, 1
instance = comp, \P|PC|bit10|Q~0\, P|PC|bit10|Q~0, SimpleComputer, 1
instance = comp, \P|PC|bit10|Q\, P|PC|bit10|Q, SimpleComputer, 1
instance = comp, \P|Adder_comp|S10|C_out~0\, P|Adder_comp|S10|C_out~0, SimpleComputer, 1
instance = comp, \P|Adder_comp|S11|S\, P|Adder_comp|S11|S, SimpleComputer, 1
instance = comp, \P|PC|bit11|Q~0\, P|PC|bit11|Q~0, SimpleComputer, 1
instance = comp, \P|PC|bit11|Q\, P|PC|bit11|Q, SimpleComputer, 1
instance = comp, \P|Adder_comp|S11|C_out~0\, P|Adder_comp|S11|C_out~0, SimpleComputer, 1
instance = comp, \P|Adder_comp|S12|S\, P|Adder_comp|S12|S, SimpleComputer, 1
instance = comp, \P|PC|bit12|Q~0\, P|PC|bit12|Q~0, SimpleComputer, 1
instance = comp, \P|PC|bit12|Q\, P|PC|bit12|Q, SimpleComputer, 1
instance = comp, \P|Adder_comp|S12|C_out~0\, P|Adder_comp|S12|C_out~0, SimpleComputer, 1
instance = comp, \P|Adder_comp|S13|S\, P|Adder_comp|S13|S, SimpleComputer, 1
instance = comp, \P|PC|bit13|Q~0\, P|PC|bit13|Q~0, SimpleComputer, 1
instance = comp, \P|PC|bit13|Q\, P|PC|bit13|Q, SimpleComputer, 1
instance = comp, \P|IMME|Mux2~0\, P|IMME|Mux2~0, SimpleComputer, 1
instance = comp, \P|IMME|Mux2~1\, P|IMME|Mux2~1, SimpleComputer, 1
instance = comp, \P|ALU_comp|M2|result[13]~2\, P|ALU_comp|M2|result[13]~2, SimpleComputer, 1
instance = comp, \P|ALU_comp|M3|Mux2~0\, P|ALU_comp|M3|Mux2~0, SimpleComputer, 1
instance = comp, \P|ALU_comp|M3|Mux2~1\, P|ALU_comp|M3|Mux2~1, SimpleComputer, 1
instance = comp, \P|RZ|bit13|Q\, P|RZ|bit13|Q, SimpleComputer, 1
instance = comp, \P|RY|bit13|Q~0\, P|RY|bit13|Q~0, SimpleComputer, 1
instance = comp, \P|PC_temp|bit13|Q~feeder\, P|PC_temp|bit13|Q~feeder, SimpleComputer, 1
instance = comp, \P|PC_temp|bit13|Q\, P|PC_temp|bit13|Q, SimpleComputer, 1
instance = comp, \P|RY|bit13|Q\, P|RY|bit13|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R2|bit13|Q\, P|REGfile|R2|bit13|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux2~0\, P|REGfile|M1|Mux2~0, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux2~1\, P|REGfile|M1|Mux2~1, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux2~2\, P|REGfile|M1|Mux2~2, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux2~3\, P|REGfile|M1|Mux2~3, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux2~4\, P|REGfile|M1|Mux2~4, SimpleComputer, 1
instance = comp, \P|RA|bit13|Q\, P|RA|bit13|Q, SimpleComputer, 1
instance = comp, \P|ALU_comp|M2|result[12]~3\, P|ALU_comp|M2|result[12]~3, SimpleComputer, 1
instance = comp, \P|ALU_comp|A1|S11|C_out~0\, P|ALU_comp|A1|S11|C_out~0, SimpleComputer, 1
instance = comp, \P|ALU_comp|A1|S12|C_out~0\, P|ALU_comp|A1|S12|C_out~0, SimpleComputer, 1
instance = comp, \P|ALU_comp|A1|S13|S\, P|ALU_comp|A1|S13|S, SimpleComputer, 1
instance = comp, \P|ALU_comp|A1|S2|S\, P|ALU_comp|A1|S2|S, SimpleComputer, 1
instance = comp, \P|ALU_comp|M2|result[0]~15\, P|ALU_comp|M2|result[0]~15, SimpleComputer, 1
instance = comp, \P|ALU_comp|A1|S0|S\, P|ALU_comp|A1|S0|S, SimpleComputer, 1
instance = comp, \P|ALU_comp|Z~0\, P|ALU_comp|Z~0, SimpleComputer, 1
instance = comp, \P|ALU_comp|A1|S13|C_out~0\, P|ALU_comp|A1|S13|C_out~0, SimpleComputer, 1
instance = comp, \P|ALU_comp|Z~1\, P|ALU_comp|Z~1, SimpleComputer, 1
instance = comp, \P|ALU_comp|A1|S5|S\, P|ALU_comp|A1|S5|S, SimpleComputer, 1
instance = comp, \P|ALU_comp|A1|S4|S\, P|ALU_comp|A1|S4|S, SimpleComputer, 1
instance = comp, \P|ALU_comp|Z~4\, P|ALU_comp|Z~4, SimpleComputer, 1
instance = comp, \P|ALU_comp|A1|S0|C_out~0\, P|ALU_comp|A1|S0|C_out~0, SimpleComputer, 1
instance = comp, \P|REGfile|R3|bit1|Q\, P|REGfile|R3|bit1|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R2|bit1|Q\, P|REGfile|R2|bit1|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R5|bit1|Q\, P|REGfile|R5|bit1|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R4|bit1|Q\, P|REGfile|R4|bit1|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux14~0\, P|REGfile|M2|Mux14~0, SimpleComputer, 1
instance = comp, \P|REGfile|R7|bit1|Q\, P|REGfile|R7|bit1|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R6|bit1|Q\, P|REGfile|R6|bit1|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux14~1\, P|REGfile|M2|Mux14~1, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux14~2\, P|REGfile|M2|Mux14~2, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux14~3\, P|REGfile|M2|Mux14~3, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux14~4\, P|REGfile|M2|Mux14~4, SimpleComputer, 1
instance = comp, \P|RB|bit1|Q\, P|RB|bit1|Q, SimpleComputer, 1
instance = comp, \P|ALU_comp|M2|result[1]~14\, P|ALU_comp|M2|result[1]~14, SimpleComputer, 1
instance = comp, \P|ALU_comp|A1|S1|S\, P|ALU_comp|A1|S1|S, SimpleComputer, 1
instance = comp, \P|ALU_comp|A1|S3|S\, P|ALU_comp|A1|S3|S, SimpleComputer, 1
instance = comp, \P|ALU_comp|Z~3\, P|ALU_comp|Z~3, SimpleComputer, 1
instance = comp, \P|ALU_comp|XORout[12]~3\, P|ALU_comp|XORout[12]~3, SimpleComputer, 1
instance = comp, \P|ALU_comp|Z~2\, P|ALU_comp|Z~2, SimpleComputer, 1
instance = comp, \P|ALU_comp|Z~5\, P|ALU_comp|Z~5, SimpleComputer, 1
instance = comp, \P|Adder_comp|S13|C_out~0\, P|Adder_comp|S13|C_out~0, SimpleComputer, 1
instance = comp, \P|Adder_comp|S14|S\, P|Adder_comp|S14|S, SimpleComputer, 1
instance = comp, \P|PC|bit14|Q~0\, P|PC|bit14|Q~0, SimpleComputer, 1
instance = comp, \P|PC|bit14|Q\, P|PC|bit14|Q, SimpleComputer, 1
instance = comp, \P|IMME|Mux1~0\, P|IMME|Mux1~0, SimpleComputer, 1
instance = comp, \P|IMME|Mux1~1\, P|IMME|Mux1~1, SimpleComputer, 1
instance = comp, \P|ALU_comp|M2|result[14]~1\, P|ALU_comp|M2|result[14]~1, SimpleComputer, 1
instance = comp, \P|ALU_comp|A1|S14|C_out~0\, P|ALU_comp|A1|S14|C_out~0, SimpleComputer, 1
instance = comp, \P|ALU_comp|A1|S15|S\, P|ALU_comp|A1|S15|S, SimpleComputer, 1
instance = comp, \P|ALU_comp|Z~6\, P|ALU_comp|Z~6, SimpleComputer, 1
instance = comp, \P|CU|Status_enable~0\, P|CU|Status_enable~0, SimpleComputer, 1
instance = comp, \P|CU|Status_enable~1\, P|CU|Status_enable~1, SimpleComputer, 1
instance = comp, \P|Status|bit0|Q\, P|Status|bit0|Q, SimpleComputer, 1
instance = comp, \P|CU|extend[2]~3\, P|CU|extend[2]~3, SimpleComputer, 1
instance = comp, \P|CU|extend~5\, P|CU|extend~5, SimpleComputer, 1
instance = comp, \P|IMME|Mux0~0\, P|IMME|Mux0~0, SimpleComputer, 1
instance = comp, \P|Adder_comp|S14|C_out~0\, P|Adder_comp|S14|C_out~0, SimpleComputer, 1
instance = comp, \P|Adder_comp|S15|S\, P|Adder_comp|S15|S, SimpleComputer, 1
instance = comp, \P|PC|bit15|Q~0\, P|PC|bit15|Q~0, SimpleComputer, 1
instance = comp, \P|PC|bit15|Q\, P|PC|bit15|Q, SimpleComputer, 1
instance = comp, \P|IMME|Mux0~1\, P|IMME|Mux0~1, SimpleComputer, 1
instance = comp, \P|REGfile|R7|bit15|Q\, P|REGfile|R7|bit15|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R6|bit15|Q\, P|REGfile|R6|bit15|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R4|bit15|Q\, P|REGfile|R4|bit15|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R5|bit15|Q\, P|REGfile|R5|bit15|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux0~0\, P|REGfile|M2|Mux0~0, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux0~1\, P|REGfile|M2|Mux0~1, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux0~2\, P|REGfile|M2|Mux0~2, SimpleComputer, 1
instance = comp, \P|REGfile|R2|bit15|Q\, P|REGfile|R2|bit15|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R3|bit15|Q\, P|REGfile|R3|bit15|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux0~3\, P|REGfile|M2|Mux0~3, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux0~4\, P|REGfile|M2|Mux0~4, SimpleComputer, 1
instance = comp, \P|RB|bit15|Q\, P|RB|bit15|Q, SimpleComputer, 1
instance = comp, \P|ALU_comp|M2|result[15]~0\, P|ALU_comp|M2|result[15]~0, SimpleComputer, 1
instance = comp, \P|ALU_comp|M3|Mux0~0\, P|ALU_comp|M3|Mux0~0, SimpleComputer, 1
instance = comp, \P|ALU_comp|M3|Mux0~1\, P|ALU_comp|M3|Mux0~1, SimpleComputer, 1
instance = comp, \P|RZ|bit15|Q\, P|RZ|bit15|Q, SimpleComputer, 1
instance = comp, \P|RY|bit15|Q~0\, P|RY|bit15|Q~0, SimpleComputer, 1
instance = comp, \P|PC_temp|bit15|Q~feeder\, P|PC_temp|bit15|Q~feeder, SimpleComputer, 1
instance = comp, \P|PC_temp|bit15|Q\, P|PC_temp|bit15|Q, SimpleComputer, 1
instance = comp, \P|RY|bit15|Q\, P|RY|bit15|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R1|bit15|Q\, P|REGfile|R1|bit15|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux0~0\, P|REGfile|M1|Mux0~0, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux0~1\, P|REGfile|M1|Mux0~1, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux0~2\, P|REGfile|M1|Mux0~2, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux0~3\, P|REGfile|M1|Mux0~3, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux0~4\, P|REGfile|M1|Mux0~4, SimpleComputer, 1
instance = comp, \P|RA|bit15|Q\, P|RA|bit15|Q, SimpleComputer, 1
instance = comp, \P|ALU_comp|V\, P|ALU_comp|V, SimpleComputer, 1
instance = comp, \P|Status|bit1|Q\, P|Status|bit1|Q, SimpleComputer, 1
instance = comp, \P|Status|bit3|Q\, P|Status|bit3|Q, SimpleComputer, 1
instance = comp, \P|CU|extend~4\, P|CU|extend~4, SimpleComputer, 1
instance = comp, \P|CU|extend~8\, P|CU|extend~8, SimpleComputer, 1
instance = comp, \P|CU|INC_select~0\, P|CU|INC_select~0, SimpleComputer, 1
instance = comp, \P|Adder_comp|S5|S\, P|Adder_comp|S5|S, SimpleComputer, 1
instance = comp, \P|PC|bit5|Q~0\, P|PC|bit5|Q~0, SimpleComputer, 1
instance = comp, \P|PC|bit5|Q\, P|PC|bit5|Q, SimpleComputer, 1
instance = comp, \P|PC_temp|bit5|Q~feeder\, P|PC_temp|bit5|Q~feeder, SimpleComputer, 1
instance = comp, \P|PC_temp|bit5|Q\, P|PC_temp|bit5|Q, SimpleComputer, 1
instance = comp, \P|RY|bit5|Q\, P|RY|bit5|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R3|bit5|Q~feeder\, P|REGfile|R3|bit5|Q~feeder, SimpleComputer, 1
instance = comp, \P|REGfile|R3|bit5|Q\, P|REGfile|R3|bit5|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux10~0\, P|REGfile|M1|Mux10~0, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux10~1\, P|REGfile|M1|Mux10~1, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux10~2\, P|REGfile|M1|Mux10~2, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux10~3\, P|REGfile|M1|Mux10~3, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux10~4\, P|REGfile|M1|Mux10~4, SimpleComputer, 1
instance = comp, \P|RA|bit5|Q\, P|RA|bit5|Q, SimpleComputer, 1
instance = comp, \P|ALU_comp|M1|result[5]~5\, P|ALU_comp|M1|result[5]~5, SimpleComputer, 1
instance = comp, \P|ALU_comp|M3|Mux10~0\, P|ALU_comp|M3|Mux10~0, SimpleComputer, 1
instance = comp, \P|ALU_comp|M3|Mux10~1\, P|ALU_comp|M3|Mux10~1, SimpleComputer, 1
instance = comp, \P|RZ|bit5|Q\, P|RZ|bit5|Q, SimpleComputer, 1
instance = comp, \P|muxMA|result[5]~6\, P|muxMA|result[5]~6, SimpleComputer, 1
instance = comp, \P|muxMA|result[7]~5\, P|muxMA|result[7]~5, SimpleComputer, 1
instance = comp, \P|muxMA|result[8]~4\, P|muxMA|result[8]~4, SimpleComputer, 1
instance = comp, \P|muxMA|result[9]~3\, P|muxMA|result[9]~3, SimpleComputer, 1
instance = comp, \P|muxMA|result[10]~2\, P|muxMA|result[10]~2, SimpleComputer, 1
instance = comp, \P|muxMA|result[11]~1\, P|muxMA|result[11]~1, SimpleComputer, 1
instance = comp, \P|RM|bit7|Q~feeder\, P|RM|bit7|Q~feeder, SimpleComputer, 1
instance = comp, \P|RM|bit7|Q\, P|RM|bit7|Q, SimpleComputer, 1
instance = comp, \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a6\, MemIO|Memory|altsyncram_component|auto_generated|ram_block1a6, SimpleComputer, 1
instance = comp, \MemIO|Data_out[7]~15\, MemIO|Data_out[7]~15, SimpleComputer, 1
instance = comp, \P|IR|bit7|Q\, P|IR|bit7|Q, SimpleComputer, 1
instance = comp, \P|CU|C_select[0]~0\, P|CU|C_select[0]~0, SimpleComputer, 1
instance = comp, \P|CU|C_select[0]~1\, P|CU|C_select[0]~1, SimpleComputer, 1
instance = comp, \P|muxC|Mux2~0\, P|muxC|Mux2~0, SimpleComputer, 1
instance = comp, \P|REGfile|comb~0\, P|REGfile|comb~0, SimpleComputer, 1
instance = comp, \P|REGfile|comb~1\, P|REGfile|comb~1, SimpleComputer, 1
instance = comp, \P|REGfile|R1|bit6|Q\, P|REGfile|R1|bit6|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R2|bit6|Q\, P|REGfile|R2|bit6|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux9~2\, P|REGfile|M1|Mux9~2, SimpleComputer, 1
instance = comp, \P|REGfile|R5|bit6|Q\, P|REGfile|R5|bit6|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R7|bit6|Q\, P|REGfile|R7|bit6|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R4|bit6|Q\, P|REGfile|R4|bit6|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R6|bit6|Q\, P|REGfile|R6|bit6|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux9~0\, P|REGfile|M1|Mux9~0, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux9~1\, P|REGfile|M1|Mux9~1, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux9~3\, P|REGfile|M1|Mux9~3, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux9~4\, P|REGfile|M1|Mux9~4, SimpleComputer, 1
instance = comp, \P|RA|bit6|Q\, P|RA|bit6|Q, SimpleComputer, 1
instance = comp, \P|Adder_comp|S6|S\, P|Adder_comp|S6|S, SimpleComputer, 1
instance = comp, \P|PC|bit6|Q~0\, P|PC|bit6|Q~0, SimpleComputer, 1
instance = comp, \P|PC|bit6|Q\, P|PC|bit6|Q, SimpleComputer, 1
instance = comp, \P|PC_temp|bit6|Q\, P|PC_temp|bit6|Q, SimpleComputer, 1
instance = comp, \P|RY|bit6|Q\, P|RY|bit6|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R3|bit6|Q~feeder\, P|REGfile|R3|bit6|Q~feeder, SimpleComputer, 1
instance = comp, \P|REGfile|R3|bit6|Q\, P|REGfile|R3|bit6|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux9~0\, P|REGfile|M2|Mux9~0, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux9~1\, P|REGfile|M2|Mux9~1, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux9~2\, P|REGfile|M2|Mux9~2, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux9~3\, P|REGfile|M2|Mux9~3, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux9~4\, P|REGfile|M2|Mux9~4, SimpleComputer, 1
instance = comp, \P|RB|bit6|Q\, P|RB|bit6|Q, SimpleComputer, 1
instance = comp, \P|RM|bit6|Q\, P|RM|bit6|Q, SimpleComputer, 1
instance = comp, \SW[6]~input\, SW[6]~input, SimpleComputer, 1
instance = comp, \MemIO|SliderSwitch|bit6|Q~feeder\, MemIO|SliderSwitch|bit6|Q~feeder, SimpleComputer, 1
instance = comp, \MemIO|SliderSwitch|bit6|Q\, MemIO|SliderSwitch|bit6|Q, SimpleComputer, 1
instance = comp, \MemIO|Data_out[6]~14\, MemIO|Data_out[6]~14, SimpleComputer, 1
instance = comp, \P|IR|bit6|Q\, P|IR|bit6|Q, SimpleComputer, 1
instance = comp, \P|CU|PC_select~1\, P|CU|PC_select~1, SimpleComputer, 1
instance = comp, \P|CU|PC_select[0]~2\, P|CU|PC_select[0]~2, SimpleComputer, 1
instance = comp, \P|CU|PC_select[0]~3\, P|CU|PC_select[0]~3, SimpleComputer, 1
instance = comp, \P|Adder_comp|S3|S\, P|Adder_comp|S3|S, SimpleComputer, 1
instance = comp, \P|PC|bit3|Q~0\, P|PC|bit3|Q~0, SimpleComputer, 1
instance = comp, \P|PC|bit3|Q\, P|PC|bit3|Q, SimpleComputer, 1
instance = comp, \P|PC_temp|bit3|Q~feeder\, P|PC_temp|bit3|Q~feeder, SimpleComputer, 1
instance = comp, \P|PC_temp|bit3|Q\, P|PC_temp|bit3|Q, SimpleComputer, 1
instance = comp, \P|RY|bit3|Q\, P|RY|bit3|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R2|bit3|Q\, P|REGfile|R2|bit3|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux12~0\, P|REGfile|M1|Mux12~0, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux12~1\, P|REGfile|M1|Mux12~1, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux12~2\, P|REGfile|M1|Mux12~2, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux12~3\, P|REGfile|M1|Mux12~3, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux12~4\, P|REGfile|M1|Mux12~4, SimpleComputer, 1
instance = comp, \P|RA|bit3|Q\, P|RA|bit3|Q, SimpleComputer, 1
instance = comp, \P|ALU_comp|M1|result[3]~3\, P|ALU_comp|M1|result[3]~3, SimpleComputer, 1
instance = comp, \P|ALU_comp|M3|Mux12~0\, P|ALU_comp|M3|Mux12~0, SimpleComputer, 1
instance = comp, \P|ALU_comp|M3|Mux12~1\, P|ALU_comp|M3|Mux12~1, SimpleComputer, 1
instance = comp, \P|RZ|bit3|Q\, P|RZ|bit3|Q, SimpleComputer, 1
instance = comp, \P|muxMA|result[3]~7\, P|muxMA|result[3]~7, SimpleComputer, 1
instance = comp, \P|RM|bit5|Q~feeder\, P|RM|bit5|Q~feeder, SimpleComputer, 1
instance = comp, \P|RM|bit5|Q\, P|RM|bit5|Q, SimpleComputer, 1
instance = comp, \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a4\, MemIO|Memory|altsyncram_component|auto_generated|ram_block1a4, SimpleComputer, 1
instance = comp, \MemIO|Data_out[5]~13\, MemIO|Data_out[5]~13, SimpleComputer, 1
instance = comp, \P|IR|bit5|Q\, P|IR|bit5|Q, SimpleComputer, 1
instance = comp, \P|IMME|Mux13~0\, P|IMME|Mux13~0, SimpleComputer, 1
instance = comp, \P|Adder_comp|S2|S\, P|Adder_comp|S2|S, SimpleComputer, 1
instance = comp, \P|PC|bit2|Q~0\, P|PC|bit2|Q~0, SimpleComputer, 1
instance = comp, \P|PC|bit2|Q\, P|PC|bit2|Q, SimpleComputer, 1
instance = comp, \P|muxMA|result[2]~9\, P|muxMA|result[2]~9, SimpleComputer, 1
instance = comp, \P|RM|bit9|Q~feeder\, P|RM|bit9|Q~feeder, SimpleComputer, 1
instance = comp, \P|RM|bit9|Q\, P|RM|bit9|Q, SimpleComputer, 1
instance = comp, \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a8\, MemIO|Memory|altsyncram_component|auto_generated|ram_block1a8, SimpleComputer, 1
instance = comp, \MemIO|Data_out[9]~17\, MemIO|Data_out[9]~17, SimpleComputer, 1
instance = comp, \P|IR|bit9|Q\, P|IR|bit9|Q, SimpleComputer, 1
instance = comp, \P|muxC|Mux0~0\, P|muxC|Mux0~0, SimpleComputer, 1
instance = comp, \P|REGfile|comb~3\, P|REGfile|comb~3, SimpleComputer, 1
instance = comp, \P|REGfile|R2|bit14|Q\, P|REGfile|R2|bit14|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R1|bit14|Q\, P|REGfile|R1|bit14|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux1~2\, P|REGfile|M1|Mux1~2, SimpleComputer, 1
instance = comp, \P|REGfile|R4|bit14|Q\, P|REGfile|R4|bit14|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R6|bit14|Q\, P|REGfile|R6|bit14|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux1~0\, P|REGfile|M1|Mux1~0, SimpleComputer, 1
instance = comp, \P|REGfile|R5|bit14|Q\, P|REGfile|R5|bit14|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux1~1\, P|REGfile|M1|Mux1~1, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux1~3\, P|REGfile|M1|Mux1~3, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux1~4\, P|REGfile|M1|Mux1~4, SimpleComputer, 1
instance = comp, \P|RA|bit14|Q\, P|RA|bit14|Q, SimpleComputer, 1
instance = comp, \P|ALU_comp|XORout[14]~0\, P|ALU_comp|XORout[14]~0, SimpleComputer, 1
instance = comp, \P|ALU_comp|M1|result[14]~14\, P|ALU_comp|M1|result[14]~14, SimpleComputer, 1
instance = comp, \P|ALU_comp|M3|Mux1~0\, P|ALU_comp|M3|Mux1~0, SimpleComputer, 1
instance = comp, \P|ALU_comp|M3|Mux1~1\, P|ALU_comp|M3|Mux1~1, SimpleComputer, 1
instance = comp, \P|RZ|bit14|Q\, P|RZ|bit14|Q, SimpleComputer, 1
instance = comp, \P|RY|bit14|Q~0\, P|RY|bit14|Q~0, SimpleComputer, 1
instance = comp, \P|PC_temp|bit14|Q~feeder\, P|PC_temp|bit14|Q~feeder, SimpleComputer, 1
instance = comp, \P|PC_temp|bit14|Q\, P|PC_temp|bit14|Q, SimpleComputer, 1
instance = comp, \P|RY|bit14|Q\, P|RY|bit14|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R7|bit14|Q\, P|REGfile|R7|bit14|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux1~0\, P|REGfile|M2|Mux1~0, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux1~1\, P|REGfile|M2|Mux1~1, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux1~2\, P|REGfile|M2|Mux1~2, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux1~3\, P|REGfile|M2|Mux1~3, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux1~4\, P|REGfile|M2|Mux1~4, SimpleComputer, 1
instance = comp, \P|RB|bit14|Q\, P|RB|bit14|Q, SimpleComputer, 1
instance = comp, \P|RM|bit14|Q\, P|RM|bit14|Q, SimpleComputer, 1
instance = comp, \P|RM|bit15|Q\, P|RM|bit15|Q, SimpleComputer, 1
instance = comp, \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a14\, MemIO|Memory|altsyncram_component|auto_generated|ram_block1a14, SimpleComputer, 1
instance = comp, \MemIO|Data_out[15]~23\, MemIO|Data_out[15]~23, SimpleComputer, 1
instance = comp, \P|IR|bit15|Q~feeder\, P|IR|bit15|Q~feeder, SimpleComputer, 1
instance = comp, \P|IR|bit15|Q\, P|IR|bit15|Q, SimpleComputer, 1
instance = comp, \P|RA|bit6|Q~1\, P|RA|bit6|Q~1, SimpleComputer, 1
instance = comp, \P|REGfile|R1|bit8|Q\, P|REGfile|R1|bit8|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R2|bit8|Q\, P|REGfile|R2|bit8|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux7~2\, P|REGfile|M1|Mux7~2, SimpleComputer, 1
instance = comp, \P|REGfile|R5|bit8|Q\, P|REGfile|R5|bit8|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R7|bit8|Q\, P|REGfile|R7|bit8|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R4|bit8|Q\, P|REGfile|R4|bit8|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R6|bit8|Q\, P|REGfile|R6|bit8|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux7~0\, P|REGfile|M1|Mux7~0, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux7~1\, P|REGfile|M1|Mux7~1, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux7~3\, P|REGfile|M1|Mux7~3, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux7~4\, P|REGfile|M1|Mux7~4, SimpleComputer, 1
instance = comp, \P|RA|bit8|Q\, P|RA|bit8|Q, SimpleComputer, 1
instance = comp, \P|ALU_comp|XORout[8]~2\, P|ALU_comp|XORout[8]~2, SimpleComputer, 1
instance = comp, \P|ALU_comp|M1|result[8]~8\, P|ALU_comp|M1|result[8]~8, SimpleComputer, 1
instance = comp, \P|ALU_comp|M3|Mux7~0\, P|ALU_comp|M3|Mux7~0, SimpleComputer, 1
instance = comp, \P|ALU_comp|M3|Mux7~1\, P|ALU_comp|M3|Mux7~1, SimpleComputer, 1
instance = comp, \P|RZ|bit8|Q\, P|RZ|bit8|Q, SimpleComputer, 1
instance = comp, \P|RY|bit8|Q~0\, P|RY|bit8|Q~0, SimpleComputer, 1
instance = comp, \P|PC_temp|bit8|Q~feeder\, P|PC_temp|bit8|Q~feeder, SimpleComputer, 1
instance = comp, \P|PC_temp|bit8|Q\, P|PC_temp|bit8|Q, SimpleComputer, 1
instance = comp, \P|RY|bit8|Q\, P|RY|bit8|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R3|bit8|Q~feeder\, P|REGfile|R3|bit8|Q~feeder, SimpleComputer, 1
instance = comp, \P|REGfile|R3|bit8|Q\, P|REGfile|R3|bit8|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux7~0\, P|REGfile|M2|Mux7~0, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux7~1\, P|REGfile|M2|Mux7~1, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux7~2\, P|REGfile|M2|Mux7~2, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux7~3\, P|REGfile|M2|Mux7~3, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux7~4\, P|REGfile|M2|Mux7~4, SimpleComputer, 1
instance = comp, \P|RB|bit8|Q\, P|RB|bit8|Q, SimpleComputer, 1
instance = comp, \P|RM|bit8|Q~feeder\, P|RM|bit8|Q~feeder, SimpleComputer, 1
instance = comp, \P|RM|bit8|Q\, P|RM|bit8|Q, SimpleComputer, 1
instance = comp, \SW[8]~input\, SW[8]~input, SimpleComputer, 1
instance = comp, \MemIO|SliderSwitch|bit8|Q\, MemIO|SliderSwitch|bit8|Q, SimpleComputer, 1
instance = comp, \MemIO|Data_out[8]~16\, MemIO|Data_out[8]~16, SimpleComputer, 1
instance = comp, \P|IR|bit8|Q\, P|IR|bit8|Q, SimpleComputer, 1
instance = comp, \P|IMME|Mux14~0\, P|IMME|Mux14~0, SimpleComputer, 1
instance = comp, \P|Adder_comp|S1|S\, P|Adder_comp|S1|S, SimpleComputer, 1
instance = comp, \P|PC|bit1|Q~0\, P|PC|bit1|Q~0, SimpleComputer, 1
instance = comp, \P|PC|bit1|Q\, P|PC|bit1|Q, SimpleComputer, 1
instance = comp, \P|muxMA|result[1]~10\, P|muxMA|result[1]~10, SimpleComputer, 1
instance = comp, \P|RM|bit11|Q~feeder\, P|RM|bit11|Q~feeder, SimpleComputer, 1
instance = comp, \P|RM|bit11|Q\, P|RM|bit11|Q, SimpleComputer, 1
instance = comp, \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a10\, MemIO|Memory|altsyncram_component|auto_generated|ram_block1a10, SimpleComputer, 1
instance = comp, \MemIO|Data_out[11]~19\, MemIO|Data_out[11]~19, SimpleComputer, 1
instance = comp, \P|IR|bit11|Q~feeder\, P|IR|bit11|Q~feeder, SimpleComputer, 1
instance = comp, \P|IR|bit11|Q\, P|IR|bit11|Q, SimpleComputer, 1
instance = comp, \P|muxC|Mux1~0\, P|muxC|Mux1~0, SimpleComputer, 1
instance = comp, \P|REGfile|comb~4\, P|REGfile|comb~4, SimpleComputer, 1
instance = comp, \P|REGfile|R3|bit12|Q\, P|REGfile|R3|bit12|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R1|bit12|Q\, P|REGfile|R1|bit12|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R2|bit12|Q\, P|REGfile|R2|bit12|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux3~2\, P|REGfile|M1|Mux3~2, SimpleComputer, 1
instance = comp, \P|REGfile|R5|bit12|Q\, P|REGfile|R5|bit12|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R7|bit12|Q\, P|REGfile|R7|bit12|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R4|bit12|Q\, P|REGfile|R4|bit12|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux3~0\, P|REGfile|M1|Mux3~0, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux3~1\, P|REGfile|M1|Mux3~1, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux3~3\, P|REGfile|M1|Mux3~3, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux3~4\, P|REGfile|M1|Mux3~4, SimpleComputer, 1
instance = comp, \P|RA|bit12|Q\, P|RA|bit12|Q, SimpleComputer, 1
instance = comp, \P|ALU_comp|M1|result[12]~12\, P|ALU_comp|M1|result[12]~12, SimpleComputer, 1
instance = comp, \P|ALU_comp|M3|Mux3~0\, P|ALU_comp|M3|Mux3~0, SimpleComputer, 1
instance = comp, \P|ALU_comp|M3|Mux3~1\, P|ALU_comp|M3|Mux3~1, SimpleComputer, 1
instance = comp, \P|RZ|bit12|Q\, P|RZ|bit12|Q, SimpleComputer, 1
instance = comp, \P|RY|bit12|Q~0\, P|RY|bit12|Q~0, SimpleComputer, 1
instance = comp, \P|PC_temp|bit12|Q~feeder\, P|PC_temp|bit12|Q~feeder, SimpleComputer, 1
instance = comp, \P|PC_temp|bit12|Q\, P|PC_temp|bit12|Q, SimpleComputer, 1
instance = comp, \P|RY|bit12|Q\, P|RY|bit12|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R6|bit12|Q\, P|REGfile|R6|bit12|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux3~0\, P|REGfile|M2|Mux3~0, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux3~1\, P|REGfile|M2|Mux3~1, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux3~2\, P|REGfile|M2|Mux3~2, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux3~3\, P|REGfile|M2|Mux3~3, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux3~4\, P|REGfile|M2|Mux3~4, SimpleComputer, 1
instance = comp, \P|RB|bit12|Q\, P|RB|bit12|Q, SimpleComputer, 1
instance = comp, \P|RM|bit12|Q~feeder\, P|RM|bit12|Q~feeder, SimpleComputer, 1
instance = comp, \P|RM|bit12|Q\, P|RM|bit12|Q, SimpleComputer, 1
instance = comp, \P|RM|bit13|Q~feeder\, P|RM|bit13|Q~feeder, SimpleComputer, 1
instance = comp, \P|RM|bit13|Q\, P|RM|bit13|Q, SimpleComputer, 1
instance = comp, \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a12\, MemIO|Memory|altsyncram_component|auto_generated|ram_block1a12, SimpleComputer, 1
instance = comp, \MemIO|Data_out[13]~21\, MemIO|Data_out[13]~21, SimpleComputer, 1
instance = comp, \P|IR|bit13|Q\, P|IR|bit13|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R5|bit10|Q\, P|REGfile|R5|bit10|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R7|bit10|Q\, P|REGfile|R7|bit10|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R4|bit10|Q\, P|REGfile|R4|bit10|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux5~0\, P|REGfile|M1|Mux5~0, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux5~1\, P|REGfile|M1|Mux5~1, SimpleComputer, 1
instance = comp, \P|REGfile|R3|bit10|Q~feeder\, P|REGfile|R3|bit10|Q~feeder, SimpleComputer, 1
instance = comp, \P|REGfile|R3|bit10|Q\, P|REGfile|R3|bit10|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R2|bit10|Q\, P|REGfile|R2|bit10|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R1|bit10|Q\, P|REGfile|R1|bit10|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux5~2\, P|REGfile|M1|Mux5~2, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux5~3\, P|REGfile|M1|Mux5~3, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux5~4\, P|REGfile|M1|Mux5~4, SimpleComputer, 1
instance = comp, \P|RA|bit10|Q\, P|RA|bit10|Q, SimpleComputer, 1
instance = comp, \P|ALU_comp|XORout[10]~1\, P|ALU_comp|XORout[10]~1, SimpleComputer, 1
instance = comp, \P|ALU_comp|M1|result[10]~10\, P|ALU_comp|M1|result[10]~10, SimpleComputer, 1
instance = comp, \P|ALU_comp|M3|Mux5~0\, P|ALU_comp|M3|Mux5~0, SimpleComputer, 1
instance = comp, \P|ALU_comp|M3|Mux5~1\, P|ALU_comp|M3|Mux5~1, SimpleComputer, 1
instance = comp, \P|RZ|bit10|Q\, P|RZ|bit10|Q, SimpleComputer, 1
instance = comp, \P|RY|bit10|Q~0\, P|RY|bit10|Q~0, SimpleComputer, 1
instance = comp, \P|PC_temp|bit10|Q~feeder\, P|PC_temp|bit10|Q~feeder, SimpleComputer, 1
instance = comp, \P|PC_temp|bit10|Q\, P|PC_temp|bit10|Q, SimpleComputer, 1
instance = comp, \P|RY|bit10|Q\, P|RY|bit10|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R6|bit10|Q\, P|REGfile|R6|bit10|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux5~0\, P|REGfile|M2|Mux5~0, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux5~1\, P|REGfile|M2|Mux5~1, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux5~2\, P|REGfile|M2|Mux5~2, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux5~3\, P|REGfile|M2|Mux5~3, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux5~4\, P|REGfile|M2|Mux5~4, SimpleComputer, 1
instance = comp, \P|RB|bit10|Q\, P|RB|bit10|Q, SimpleComputer, 1
instance = comp, \P|RM|bit10|Q~feeder\, P|RM|bit10|Q~feeder, SimpleComputer, 1
instance = comp, \P|RM|bit10|Q\, P|RM|bit10|Q, SimpleComputer, 1
instance = comp, \MemIO|Data_out[10]~18\, MemIO|Data_out[10]~18, SimpleComputer, 1
instance = comp, \P|IR|bit10|Q~feeder\, P|IR|bit10|Q~feeder, SimpleComputer, 1
instance = comp, \P|IR|bit10|Q\, P|IR|bit10|Q, SimpleComputer, 1
instance = comp, \P|ALU_comp|XORout[4]~7\, P|ALU_comp|XORout[4]~7, SimpleComputer, 1
instance = comp, \P|ALU_comp|M1|result[4]~4\, P|ALU_comp|M1|result[4]~4, SimpleComputer, 1
instance = comp, \P|ALU_comp|M3|Mux11~0\, P|ALU_comp|M3|Mux11~0, SimpleComputer, 1
instance = comp, \P|ALU_comp|M3|Mux11~1\, P|ALU_comp|M3|Mux11~1, SimpleComputer, 1
instance = comp, \P|RZ|bit4|Q\, P|RZ|bit4|Q, SimpleComputer, 1
instance = comp, \P|RY|bit4|Q~0\, P|RY|bit4|Q~0, SimpleComputer, 1
instance = comp, \P|PC_temp|bit4|Q~feeder\, P|PC_temp|bit4|Q~feeder, SimpleComputer, 1
instance = comp, \P|PC_temp|bit4|Q\, P|PC_temp|bit4|Q, SimpleComputer, 1
instance = comp, \P|RY|bit4|Q\, P|RY|bit4|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R2|bit4|Q\, P|REGfile|R2|bit4|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R1|bit4|Q\, P|REGfile|R1|bit4|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux11~2\, P|REGfile|M2|Mux11~2, SimpleComputer, 1
instance = comp, \P|REGfile|R3|bit4|Q~feeder\, P|REGfile|R3|bit4|Q~feeder, SimpleComputer, 1
instance = comp, \P|REGfile|R3|bit4|Q\, P|REGfile|R3|bit4|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R7|bit4|Q\, P|REGfile|R7|bit4|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R6|bit4|Q\, P|REGfile|R6|bit4|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R4|bit4|Q\, P|REGfile|R4|bit4|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux11~0\, P|REGfile|M2|Mux11~0, SimpleComputer, 1
instance = comp, \P|REGfile|R5|bit4|Q\, P|REGfile|R5|bit4|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux11~1\, P|REGfile|M2|Mux11~1, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux11~3\, P|REGfile|M2|Mux11~3, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux11~4\, P|REGfile|M2|Mux11~4, SimpleComputer, 1
instance = comp, \P|RB|bit4|Q\, P|RB|bit4|Q, SimpleComputer, 1
instance = comp, \P|RM|bit4|Q\, P|RM|bit4|Q, SimpleComputer, 1
instance = comp, \MemIO|Data_out[4]~12\, MemIO|Data_out[4]~12, SimpleComputer, 1
instance = comp, \P|IR|bit4|Q\, P|IR|bit4|Q, SimpleComputer, 1
instance = comp, \P|CU|Equal9~0\, P|CU|Equal9~0, SimpleComputer, 1
instance = comp, \P|CU|A_inv~0\, P|CU|A_inv~0, SimpleComputer, 1
instance = comp, \P|ALU_comp|XORout[6]~4\, P|ALU_comp|XORout[6]~4, SimpleComputer, 1
instance = comp, \P|ALU_comp|M1|result[6]~6\, P|ALU_comp|M1|result[6]~6, SimpleComputer, 1
instance = comp, \P|ALU_comp|M3|Mux9~0\, P|ALU_comp|M3|Mux9~0, SimpleComputer, 1
instance = comp, \P|ALU_comp|M3|Mux9~1\, P|ALU_comp|M3|Mux9~1, SimpleComputer, 1
instance = comp, \P|RZ|bit6|Q\, P|RZ|bit6|Q, SimpleComputer, 1
instance = comp, \P|muxMA|result[6]~12\, P|muxMA|result[6]~12, SimpleComputer, 1
instance = comp, \MemIO|Equal0~0\, MemIO|Equal0~0, SimpleComputer, 1
instance = comp, \MemIO|Equal0~1\, MemIO|Equal0~1, SimpleComputer, 1
instance = comp, \MemIO|Equal0~2\, MemIO|Equal0~2, SimpleComputer, 1
instance = comp, \P|muxMA|result[12]~0\, P|muxMA|result[12]~0, SimpleComputer, 1
instance = comp, \MemIO|Data_out~0\, MemIO|Data_out~0, SimpleComputer, 1
instance = comp, \MemIO|Data_out~2\, MemIO|Data_out~2, SimpleComputer, 1
instance = comp, \MemIO|Data_out~1\, MemIO|Data_out~1, SimpleComputer, 1
instance = comp, \MemIO|Data_out~3\, MemIO|Data_out~3, SimpleComputer, 1
instance = comp, \MemIO|Data_out~5\, MemIO|Data_out~5, SimpleComputer, 1
instance = comp, \MemIO|Data_out[1]~8\, MemIO|Data_out[1]~8, SimpleComputer, 1
instance = comp, \P|RM|bit1|Q~feeder\, P|RM|bit1|Q~feeder, SimpleComputer, 1
instance = comp, \P|RM|bit1|Q\, P|RM|bit1|Q, SimpleComputer, 1
instance = comp, \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a0\, MemIO|Memory|altsyncram_component|auto_generated|ram_block1a0, SimpleComputer, 1
instance = comp, \MemIO|Data_out[1]~9\, MemIO|Data_out[1]~9, SimpleComputer, 1
instance = comp, \P|IR|bit1|Q\, P|IR|bit1|Q, SimpleComputer, 1
instance = comp, \P|CU|ALU_op[0]~4\, P|CU|ALU_op[0]~4, SimpleComputer, 1
instance = comp, \P|CU|ALU_op[0]~8\, P|CU|ALU_op[0]~8, SimpleComputer, 1
instance = comp, \P|CU|ALU_op[0]~9\, P|CU|ALU_op[0]~9, SimpleComputer, 1
instance = comp, \P|ALU_comp|M1|result[1]~1\, P|ALU_comp|M1|result[1]~1, SimpleComputer, 1
instance = comp, \P|ALU_comp|M3|Mux14~0\, P|ALU_comp|M3|Mux14~0, SimpleComputer, 1
instance = comp, \P|ALU_comp|M3|Mux14~1\, P|ALU_comp|M3|Mux14~1, SimpleComputer, 1
instance = comp, \P|RZ|bit1|Q\, P|RZ|bit1|Q, SimpleComputer, 1
instance = comp, \P|RY|bit1|Q~0\, P|RY|bit1|Q~0, SimpleComputer, 1
instance = comp, \P|PC_temp|bit1|Q~feeder\, P|PC_temp|bit1|Q~feeder, SimpleComputer, 1
instance = comp, \P|PC_temp|bit1|Q\, P|PC_temp|bit1|Q, SimpleComputer, 1
instance = comp, \P|RY|bit1|Q\, P|RY|bit1|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R1|bit1|Q\, P|REGfile|R1|bit1|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux14~0\, P|REGfile|M1|Mux14~0, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux14~1\, P|REGfile|M1|Mux14~1, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux14~2\, P|REGfile|M1|Mux14~2, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux14~3\, P|REGfile|M1|Mux14~3, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux14~4\, P|REGfile|M1|Mux14~4, SimpleComputer, 1
instance = comp, \P|RA|bit1|Q\, P|RA|bit1|Q, SimpleComputer, 1
instance = comp, \P|ALU_comp|A1|S1|C_out~0\, P|ALU_comp|A1|S1|C_out~0, SimpleComputer, 1
instance = comp, \P|ALU_comp|M1|result[2]~2\, P|ALU_comp|M1|result[2]~2, SimpleComputer, 1
instance = comp, \P|ALU_comp|M3|Mux13~0\, P|ALU_comp|M3|Mux13~0, SimpleComputer, 1
instance = comp, \P|ALU_comp|XORout[2]~6\, P|ALU_comp|XORout[2]~6, SimpleComputer, 1
instance = comp, \P|ALU_comp|M3|Mux13~1\, P|ALU_comp|M3|Mux13~1, SimpleComputer, 1
instance = comp, \P|RZ|bit2|Q\, P|RZ|bit2|Q, SimpleComputer, 1
instance = comp, \P|RY|bit2|Q~0\, P|RY|bit2|Q~0, SimpleComputer, 1
instance = comp, \P|PC_temp|bit2|Q~feeder\, P|PC_temp|bit2|Q~feeder, SimpleComputer, 1
instance = comp, \P|PC_temp|bit2|Q\, P|PC_temp|bit2|Q, SimpleComputer, 1
instance = comp, \P|RY|bit2|Q\, P|RY|bit2|Q, SimpleComputer, 1
instance = comp, \P|REGfile|R2|bit2|Q\, P|REGfile|R2|bit2|Q, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux13~2\, P|REGfile|M2|Mux13~2, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux13~0\, P|REGfile|M2|Mux13~0, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux13~1\, P|REGfile|M2|Mux13~1, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux13~3\, P|REGfile|M2|Mux13~3, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux13~4\, P|REGfile|M2|Mux13~4, SimpleComputer, 1
instance = comp, \P|RB|bit2|Q\, P|RB|bit2|Q, SimpleComputer, 1
instance = comp, \P|RM|bit2|Q~feeder\, P|RM|bit2|Q~feeder, SimpleComputer, 1
instance = comp, \P|RM|bit2|Q\, P|RM|bit2|Q, SimpleComputer, 1
instance = comp, \P|RM|bit3|Q\, P|RM|bit3|Q, SimpleComputer, 1
instance = comp, \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a2\, MemIO|Memory|altsyncram_component|auto_generated|ram_block1a2, SimpleComputer, 1
instance = comp, \MemIO|Data_out[3]~11\, MemIO|Data_out[3]~11, SimpleComputer, 1
instance = comp, \P|IR|bit3|Q\, P|IR|bit3|Q, SimpleComputer, 1
instance = comp, \P|CU|ALU_op[1]~5\, P|CU|ALU_op[1]~5, SimpleComputer, 1
instance = comp, \P|CU|ALU_op[1]~6\, P|CU|ALU_op[1]~6, SimpleComputer, 1
instance = comp, \P|CU|ALU_op[1]~7\, P|CU|ALU_op[1]~7, SimpleComputer, 1
instance = comp, \P|ALU_comp|M1|result[0]~0\, P|ALU_comp|M1|result[0]~0, SimpleComputer, 1
instance = comp, \P|ALU_comp|M3|Mux15~0\, P|ALU_comp|M3|Mux15~0, SimpleComputer, 1
instance = comp, \P|ALU_comp|XORout[0]~5\, P|ALU_comp|XORout[0]~5, SimpleComputer, 1
instance = comp, \P|ALU_comp|M3|Mux15~1\, P|ALU_comp|M3|Mux15~1, SimpleComputer, 1
instance = comp, \P|RZ|bit0|Q\, P|RZ|bit0|Q, SimpleComputer, 1
instance = comp, \P|muxMA|result[0]~8\, P|muxMA|result[0]~8, SimpleComputer, 1
instance = comp, \MemIO|Data_out[0]~7\, MemIO|Data_out[0]~7, SimpleComputer, 1
instance = comp, \P|IR|bit0|Q\, P|IR|bit0|Q, SimpleComputer, 1
instance = comp, \P|CU|MEM_write~3\, P|CU|MEM_write~3, SimpleComputer, 1
instance = comp, \MemIO|comb~2\, MemIO|comb~2, SimpleComputer, 1
instance = comp, \MemIO|Data_out[14]~22\, MemIO|Data_out[14]~22, SimpleComputer, 1
instance = comp, \P|IR|bit14|Q\, P|IR|bit14|Q, SimpleComputer, 1
instance = comp, \P|RA|bit6|Q~0\, P|RA|bit6|Q~0, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux11~2\, P|REGfile|M1|Mux11~2, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux11~0\, P|REGfile|M1|Mux11~0, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux11~1\, P|REGfile|M1|Mux11~1, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux11~3\, P|REGfile|M1|Mux11~3, SimpleComputer, 1
instance = comp, \P|REGfile|M1|Mux11~4\, P|REGfile|M1|Mux11~4, SimpleComputer, 1
instance = comp, \P|RA|bit4|Q\, P|RA|bit4|Q, SimpleComputer, 1
instance = comp, \P|Adder_comp|S4|S\, P|Adder_comp|S4|S, SimpleComputer, 1
instance = comp, \P|PC|bit4|Q~0\, P|PC|bit4|Q~0, SimpleComputer, 1
instance = comp, \P|PC|bit4|Q\, P|PC|bit4|Q, SimpleComputer, 1
instance = comp, \P|muxMA|result[4]~11\, P|muxMA|result[4]~11, SimpleComputer, 1
instance = comp, \MemIO|Data_out[9]~6\, MemIO|Data_out[9]~6, SimpleComputer, 1
instance = comp, \SW[2]~input\, SW[2]~input, SimpleComputer, 1
instance = comp, \MemIO|SliderSwitch|bit2|Q\, MemIO|SliderSwitch|bit2|Q, SimpleComputer, 1
instance = comp, \MemIO|Data_out[2]~10\, MemIO|Data_out[2]~10, SimpleComputer, 1
instance = comp, \P|IR|bit2|Q\, P|IR|bit2|Q, SimpleComputer, 1
instance = comp, \P|CU|MA_select~0\, P|CU|MA_select~0, SimpleComputer, 1
instance = comp, \MemIO|Data_out~4\, MemIO|Data_out~4, SimpleComputer, 1
instance = comp, \MemIO|Data_out[12]~20\, MemIO|Data_out[12]~20, SimpleComputer, 1
instance = comp, \P|IR|bit12|Q~feeder\, P|IR|bit12|Q~feeder, SimpleComputer, 1
instance = comp, \P|IR|bit12|Q\, P|IR|bit12|Q, SimpleComputer, 1
instance = comp, \P|RB|bit15|Q~0\, P|RB|bit15|Q~0, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux15~0\, P|REGfile|M2|Mux15~0, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux15~1\, P|REGfile|M2|Mux15~1, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux15~2\, P|REGfile|M2|Mux15~2, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux15~3\, P|REGfile|M2|Mux15~3, SimpleComputer, 1
instance = comp, \P|REGfile|M2|Mux15~4\, P|REGfile|M2|Mux15~4, SimpleComputer, 1
instance = comp, \P|RB|bit0|Q\, P|RB|bit0|Q, SimpleComputer, 1
instance = comp, \P|RM|bit0|Q\, P|RM|bit0|Q, SimpleComputer, 1
instance = comp, \MemIO|LEDRed|bit0|Q~feeder\, MemIO|LEDRed|bit0|Q~feeder, SimpleComputer, 1
instance = comp, \MemIO|comb~0\, MemIO|comb~0, SimpleComputer, 1
instance = comp, \MemIO|LEDRed|bit0|Q\, MemIO|LEDRed|bit0|Q, SimpleComputer, 1
instance = comp, \MemIO|LEDRed|bit1|Q~feeder\, MemIO|LEDRed|bit1|Q~feeder, SimpleComputer, 1
instance = comp, \MemIO|LEDRed|bit1|Q\, MemIO|LEDRed|bit1|Q, SimpleComputer, 1
instance = comp, \MemIO|LEDRed|bit2|Q\, MemIO|LEDRed|bit2|Q, SimpleComputer, 1
instance = comp, \MemIO|LEDRed|bit3|Q\, MemIO|LEDRed|bit3|Q, SimpleComputer, 1
instance = comp, \MemIO|LEDRed|bit4|Q~feeder\, MemIO|LEDRed|bit4|Q~feeder, SimpleComputer, 1
instance = comp, \MemIO|LEDRed|bit4|Q\, MemIO|LEDRed|bit4|Q, SimpleComputer, 1
instance = comp, \MemIO|LEDRed|bit5|Q~feeder\, MemIO|LEDRed|bit5|Q~feeder, SimpleComputer, 1
instance = comp, \MemIO|LEDRed|bit5|Q\, MemIO|LEDRed|bit5|Q, SimpleComputer, 1
instance = comp, \MemIO|LEDRed|bit6|Q\, MemIO|LEDRed|bit6|Q, SimpleComputer, 1
instance = comp, \MemIO|LEDRed|bit7|Q~feeder\, MemIO|LEDRed|bit7|Q~feeder, SimpleComputer, 1
instance = comp, \MemIO|LEDRed|bit7|Q\, MemIO|LEDRed|bit7|Q, SimpleComputer, 1
instance = comp, \MemIO|LEDRed|bit8|Q~feeder\, MemIO|LEDRed|bit8|Q~feeder, SimpleComputer, 1
instance = comp, \MemIO|LEDRed|bit8|Q\, MemIO|LEDRed|bit8|Q, SimpleComputer, 1
instance = comp, \MemIO|LEDRed|bit9|Q~feeder\, MemIO|LEDRed|bit9|Q~feeder, SimpleComputer, 1
instance = comp, \MemIO|LEDRed|bit9|Q\, MemIO|LEDRed|bit9|Q, SimpleComputer, 1
instance = comp, \MemIO|HEX_Display|bit0|Q~feeder\, MemIO|HEX_Display|bit0|Q~feeder, SimpleComputer, 1
instance = comp, \MemIO|comb~1\, MemIO|comb~1, SimpleComputer, 1
instance = comp, \MemIO|HEX_Display|bit0|Q\, MemIO|HEX_Display|bit0|Q, SimpleComputer, 1
instance = comp, \MemIO|HEX_Display|bit1|Q~feeder\, MemIO|HEX_Display|bit1|Q~feeder, SimpleComputer, 1
instance = comp, \MemIO|HEX_Display|bit1|Q\, MemIO|HEX_Display|bit1|Q, SimpleComputer, 1
instance = comp, \MemIO|HEX_Display|bit2|Q\, MemIO|HEX_Display|bit2|Q, SimpleComputer, 1
instance = comp, \MemIO|HEX_Display|bit3|Q\, MemIO|HEX_Display|bit3|Q, SimpleComputer, 1
instance = comp, \MemIO|HEX_Display|bit4|Q\, MemIO|HEX_Display|bit4|Q, SimpleComputer, 1
instance = comp, \MemIO|HEX_Display|bit5|Q~feeder\, MemIO|HEX_Display|bit5|Q~feeder, SimpleComputer, 1
instance = comp, \MemIO|HEX_Display|bit5|Q\, MemIO|HEX_Display|bit5|Q, SimpleComputer, 1
instance = comp, \MemIO|HEX_Display|bit6|Q\, MemIO|HEX_Display|bit6|Q, SimpleComputer, 1
instance = comp, \MemIO|HEX_Display|bit7|Q\, MemIO|HEX_Display|bit7|Q, SimpleComputer, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, SimpleComputer, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, SimpleComputer, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, SimpleComputer, 1
