{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 05 19:05:33 2017 " "Info: Processing started: Wed Apr 05 19:05:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock_controller:clock_controller_inst\|clk_10ms " "Info: Detected ripple clock \"clock_controller:clock_controller_inst\|clk_10ms\" as buffer" {  } { { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_controller:clock_controller_inst\|clk_10ms" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 register clock_controller:clock_controller_inst\|data\[22\] register vga_data8:vga_data8\|addr_rom\[7\] -13.781 ns " "Info: Slack time is -13.781 ns for clock \"pll:pll\|altpll:altpll_component\|_clk0\" between source register \"clock_controller:clock_controller_inst\|data\[22\]\" and destination register \"vga_data8:vga_data8\|addr_rom\[7\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.740 ns + Largest register register " "Info: + Largest register to register requirement is 0.740 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.642 ns + " "Info: + Setup relationship between source and destination is 2.642 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.642 ns " "Info: + Latch edge is 2.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll\|altpll:altpll_component\|_clk0 25.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"pll:pll\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Source clock \"clk\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.688 ns + Largest " "Info: + Largest clock skew is -1.688 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 destination 2.638 ns + Shortest register " "Info: + Shortest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to destination register is 2.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 108 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 108; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 2.638 ns vga_data8:vga_data8\|addr_rom\[7\] 3 REG LCFF_X34_Y21_N3 1 " "Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.638 ns; Loc. = LCFF_X34_Y21_N3; Fanout = 1; REG Node = 'vga_data8:vga_data8\|addr_rom\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|addr_rom[7] } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.36 % ) " "Info: Total cell delay = 0.537 ns ( 20.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.101 ns ( 79.64 % ) " "Info: Total interconnect delay = 2.101 ns ( 79.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|addr_rom[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|addr_rom[7] {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.326 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 4.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns clock_controller:clock_controller_inst\|clk_10ms 2 REG LCFF_X1_Y18_N13 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'clock_controller:clock_controller_inst\|clk_10ms'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clk clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.000 ns) 2.743 ns clock_controller:clock_controller_inst\|clk_10ms~clkctrl 3 COMB CLKCTRL_G1 32 " "Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.743 ns; Loc. = CLKCTRL_G1; Fanout = 32; COMB Node = 'clock_controller:clock_controller_inst\|clk_10ms~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.537 ns) 4.326 ns clock_controller:clock_controller_inst\|data\[22\] 4 REG LCFF_X32_Y19_N19 13 " "Info: 4: + IC(1.046 ns) + CELL(0.537 ns) = 4.326 ns; Loc. = LCFF_X32_Y19_N19; Fanout = 13; REG Node = 'clock_controller:clock_controller_inst\|data\[22\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[22] } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.70 % ) " "Info: Total cell delay = 2.323 ns ( 53.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.003 ns ( 46.30 % ) " "Info: Total interconnect delay = 2.003 ns ( 46.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.326 ns" { clk clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[22] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.326 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~clkctrl {} clock_controller:clock_controller_inst|data[22] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.046ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|addr_rom[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|addr_rom[7] {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.326 ns" { clk clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[22] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.326 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~clkctrl {} clock_controller:clock_controller_inst|data[22] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.046ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 124 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|addr_rom[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|addr_rom[7] {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.326 ns" { clk clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[22] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.326 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~clkctrl {} clock_controller:clock_controller_inst|data[22] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.046ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.521 ns - Longest register register " "Info: - Longest register to register delay is 14.521 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock_controller:clock_controller_inst\|data\[22\] 1 REG LCFF_X32_Y19_N19 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y19_N19; Fanout = 13; REG Node = 'clock_controller:clock_controller_inst\|data\[22\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_controller:clock_controller_inst|data[22] } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.535 ns) + CELL(0.393 ns) 0.928 ns b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[2\]~3 2 COMB LCCOMB_X33_Y19_N2 2 " "Info: 2: + IC(0.535 ns) + CELL(0.393 ns) = 0.928 ns; Loc. = LCCOMB_X33_Y19_N2; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[2\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { clock_controller:clock_controller_inst|data[22] b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.999 ns b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[3\]~5 3 COMB LCCOMB_X33_Y19_N4 1 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.999 ns; Loc. = LCCOMB_X33_Y19_N4; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[3\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~3 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.409 ns b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[4\]~6 4 COMB LCCOMB_X33_Y19_N6 14 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 1.409 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 14; COMB Node = 'b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[4\]~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~5 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.465 ns) + CELL(0.275 ns) 2.149 ns b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[16\]~48 5 COMB LCCOMB_X34_Y19_N30 2 " "Info: 5: + IC(0.465 ns) + CELL(0.275 ns) = 2.149 ns; Loc. = LCCOMB_X34_Y19_N30; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[16\]~48'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~6 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[16]~48 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.403 ns) + CELL(0.393 ns) 2.945 ns b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[2\]~3 6 COMB LCCOMB_X33_Y19_N22 2 " "Info: 6: + IC(0.403 ns) + CELL(0.393 ns) = 2.945 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[2\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.796 ns" { b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[16]~48 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.016 ns b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[3\]~5 7 COMB LCCOMB_X33_Y19_N24 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.016 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[3\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~3 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.087 ns b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[4\]~7 8 COMB LCCOMB_X33_Y19_N26 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.087 ns; Loc. = LCCOMB_X33_Y19_N26; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~5 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.497 ns b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[5\]~8 9 COMB LCCOMB_X33_Y19_N28 14 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 3.497 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 14; COMB Node = 'b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.553 ns) + CELL(0.150 ns) 4.200 ns b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[20\]~39 10 COMB LCCOMB_X34_Y19_N24 2 " "Info: 10: + IC(0.553 ns) + CELL(0.150 ns) = 4.200 ns; Loc. = LCCOMB_X34_Y19_N24; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[20\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~39 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.414 ns) 4.878 ns b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[1\]~1 11 COMB LCCOMB_X34_Y19_N12 2 " "Info: 11: + IC(0.264 ns) + CELL(0.414 ns) = 4.878 ns; Loc. = LCCOMB_X34_Y19_N12; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[1\]~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~39 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 5.037 ns b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[2\]~3 12 COMB LCCOMB_X34_Y19_N14 2 " "Info: 12: + IC(0.000 ns) + CELL(0.159 ns) = 5.037 ns; Loc. = LCCOMB_X34_Y19_N14; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[2\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~1 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.108 ns b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[3\]~5 13 COMB LCCOMB_X34_Y19_N16 1 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 5.108 ns; Loc. = LCCOMB_X34_Y19_N16; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~3 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.179 ns b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[4\]~7 14 COMB LCCOMB_X34_Y19_N18 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 5.179 ns; Loc. = LCCOMB_X34_Y19_N18; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~5 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.589 ns b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[5\]~8 15 COMB LCCOMB_X34_Y19_N20 14 " "Info: 15: + IC(0.000 ns) + CELL(0.410 ns) = 5.589 ns; Loc. = LCCOMB_X34_Y19_N20; Fanout = 14; COMB Node = 'b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[5\]~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.150 ns) 6.577 ns b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[25\]~29 16 COMB LCCOMB_X33_Y22_N6 2 " "Info: 16: + IC(0.838 ns) + CELL(0.150 ns) = 6.577 ns; Loc. = LCCOMB_X33_Y22_N6; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[25\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~29 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.414 ns) 7.257 ns b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[1\]~1 17 COMB LCCOMB_X33_Y22_N18 2 " "Info: 17: + IC(0.266 ns) + CELL(0.414 ns) = 7.257 ns; Loc. = LCCOMB_X33_Y22_N18; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[1\]~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~29 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.328 ns b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[2\]~3 18 COMB LCCOMB_X33_Y22_N20 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 7.328 ns; Loc. = LCCOMB_X33_Y22_N20; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[2\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~1 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.399 ns b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[3\]~5 19 COMB LCCOMB_X33_Y22_N22 1 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 7.399 ns; Loc. = LCCOMB_X33_Y22_N22; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[3\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.470 ns b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[4\]~7 20 COMB LCCOMB_X33_Y22_N24 1 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 7.470 ns; Loc. = LCCOMB_X33_Y22_N24; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[4\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.880 ns b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[5\]~8 21 COMB LCCOMB_X33_Y22_N26 12 " "Info: 21: + IC(0.000 ns) + CELL(0.410 ns) = 7.880 ns; Loc. = LCCOMB_X33_Y22_N26; Fanout = 12; COMB Node = 'b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[5\]~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.507 ns) + CELL(0.150 ns) 8.537 ns b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[30\]~19 22 COMB LCCOMB_X34_Y22_N10 1 " "Info: 22: + IC(0.507 ns) + CELL(0.150 ns) = 8.537 ns; Loc. = LCCOMB_X34_Y22_N10; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[30\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.657 ns" { b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[30]~19 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.414 ns) 9.214 ns b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[1\]~1 23 COMB LCCOMB_X34_Y22_N0 1 " "Info: 23: + IC(0.263 ns) + CELL(0.414 ns) = 9.214 ns; Loc. = LCCOMB_X34_Y22_N0; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[1\]~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[30]~19 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.285 ns b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[2\]~3 24 COMB LCCOMB_X34_Y22_N2 1 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 9.285 ns; Loc. = LCCOMB_X34_Y22_N2; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[2\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[1]~1 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.356 ns b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[3\]~5 25 COMB LCCOMB_X34_Y22_N4 1 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 9.356 ns; Loc. = LCCOMB_X34_Y22_N4; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[3\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~3 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.427 ns b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[4\]~7 26 COMB LCCOMB_X34_Y22_N6 1 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 9.427 ns; Loc. = LCCOMB_X34_Y22_N6; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[4\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.837 ns b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[5\]~8 27 COMB LCCOMB_X34_Y22_N8 4 " "Info: 27: + IC(0.000 ns) + CELL(0.410 ns) = 9.837 ns; Loc. = LCCOMB_X34_Y22_N8; Fanout = 4; COMB Node = 'b2bcd_99:b2bcd_99_inst2\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[5\]~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.485 ns) 10.573 ns b2bcd_99:b2bcd_99_inst2\|Add0~1 28 COMB LCCOMB_X34_Y22_N14 2 " "Info: 28: + IC(0.251 ns) + CELL(0.485 ns) = 10.573 ns; Loc. = LCCOMB_X34_Y22_N14; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2\|Add0~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8 b2bcd_99:b2bcd_99_inst2|Add0~1 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/b2bcd_99.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.644 ns b2bcd_99:b2bcd_99_inst2\|Add0~3 29 COMB LCCOMB_X34_Y22_N16 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 10.644 ns; Loc. = LCCOMB_X34_Y22_N16; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2\|Add0~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst2|Add0~1 b2bcd_99:b2bcd_99_inst2|Add0~3 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/b2bcd_99.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.715 ns b2bcd_99:b2bcd_99_inst2\|Add0~5 30 COMB LCCOMB_X34_Y22_N18 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 10.715 ns; Loc. = LCCOMB_X34_Y22_N18; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2\|Add0~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst2|Add0~3 b2bcd_99:b2bcd_99_inst2|Add0~5 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/b2bcd_99.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.125 ns b2bcd_99:b2bcd_99_inst2\|Add0~6 31 COMB LCCOMB_X34_Y22_N20 2 " "Info: 31: + IC(0.000 ns) + CELL(0.410 ns) = 11.125 ns; Loc. = LCCOMB_X34_Y22_N20; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2\|Add0~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst2|Add0~5 b2bcd_99:b2bcd_99_inst2|Add0~6 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/b2bcd_99.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.414 ns) 11.983 ns b2bcd_99:b2bcd_99_inst2\|dout\[5\]~9 32 COMB LCCOMB_X35_Y22_N12 2 " "Info: 32: + IC(0.444 ns) + CELL(0.414 ns) = 11.983 ns; Loc. = LCCOMB_X35_Y22_N12; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2\|dout\[5\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { b2bcd_99:b2bcd_99_inst2|Add0~6 b2bcd_99:b2bcd_99_inst2|dout[5]~9 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/b2bcd_99.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 12.142 ns b2bcd_99:b2bcd_99_inst2\|dout\[6\]~11 33 COMB LCCOMB_X35_Y22_N14 1 " "Info: 33: + IC(0.000 ns) + CELL(0.159 ns) = 12.142 ns; Loc. = LCCOMB_X35_Y22_N14; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2\|dout\[6\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { b2bcd_99:b2bcd_99_inst2|dout[5]~9 b2bcd_99:b2bcd_99_inst2|dout[6]~11 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/b2bcd_99.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 12.552 ns b2bcd_99:b2bcd_99_inst2\|dout\[7\]~12 34 COMB LCCOMB_X35_Y22_N16 1 " "Info: 34: + IC(0.000 ns) + CELL(0.410 ns) = 12.552 ns; Loc. = LCCOMB_X35_Y22_N16; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2\|dout\[7\]~12'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst2|dout[6]~11 b2bcd_99:b2bcd_99_inst2|dout[7]~12 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/b2bcd_99.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.150 ns) 13.371 ns vga_data8:vga_data8\|Mux0~0 35 COMB LCCOMB_X34_Y21_N0 1 " "Info: 35: + IC(0.669 ns) + CELL(0.150 ns) = 13.371 ns; Loc. = LCCOMB_X34_Y21_N0; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|Mux0~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { b2bcd_99:b2bcd_99_inst2|dout[7]~12 vga_data8:vga_data8|Mux0~0 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.416 ns) 14.043 ns vga_data8:vga_data8\|Mux0~1 36 COMB LCCOMB_X34_Y21_N26 1 " "Info: 36: + IC(0.256 ns) + CELL(0.416 ns) = 14.043 ns; Loc. = LCCOMB_X34_Y21_N26; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|Mux0~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { vga_data8:vga_data8|Mux0~0 vga_data8:vga_data8|Mux0~1 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 14.437 ns vga_data8:vga_data8\|Mux0~4 37 COMB LCCOMB_X34_Y21_N2 1 " "Info: 37: + IC(0.244 ns) + CELL(0.150 ns) = 14.437 ns; Loc. = LCCOMB_X34_Y21_N2; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|Mux0~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { vga_data8:vga_data8|Mux0~1 vga_data8:vga_data8|Mux0~4 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 14.521 ns vga_data8:vga_data8\|addr_rom\[7\] 38 REG LCFF_X34_Y21_N3 1 " "Info: 38: + IC(0.000 ns) + CELL(0.084 ns) = 14.521 ns; Loc. = LCFF_X34_Y21_N3; Fanout = 1; REG Node = 'vga_data8:vga_data8\|addr_rom\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_data8:vga_data8|Mux0~4 vga_data8:vga_data8|addr_rom[7] } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.563 ns ( 58.97 % ) " "Info: Total cell delay = 8.563 ns ( 58.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.958 ns ( 41.03 % ) " "Info: Total interconnect delay = 5.958 ns ( 41.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.521 ns" { clock_controller:clock_controller_inst|data[22] b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~3 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~5 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~6 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[16]~48 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~3 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~5 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~39 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~1 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~3 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~5 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~29 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~1 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[30]~19 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[1]~1 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~3 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8 b2bcd_99:b2bcd_99_inst2|Add0~1 b2bcd_99:b2bcd_99_inst2|Add0~3 b2bcd_99:b2bcd_99_inst2|Add0~5 b2bcd_99:b2bcd_99_inst2|Add0~6 b2bcd_99:b2bcd_99_inst2|dout[5]~9 b2bcd_99:b2bcd_99_inst2|dout[6]~11 b2bcd_99:b2bcd_99_inst2|dout[7]~12 vga_data8:vga_data8|Mux0~0 vga_data8:vga_data8|Mux0~1 vga_data8:vga_data8|Mux0~4 vga_data8:vga_data8|addr_rom[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.521 ns" { clock_controller:clock_controller_inst|data[22] {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~3 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~5 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~6 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[16]~48 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~3 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~5 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~39 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~1 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~3 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~5 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~29 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~1 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[30]~19 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[1]~1 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~3 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8 {} b2bcd_99:b2bcd_99_inst2|Add0~1 {} b2bcd_99:b2bcd_99_inst2|Add0~3 {} b2bcd_99:b2bcd_99_inst2|Add0~5 {} b2bcd_99:b2bcd_99_inst2|Add0~6 {} b2bcd_99:b2bcd_99_inst2|dout[5]~9 {} b2bcd_99:b2bcd_99_inst2|dout[6]~11 {} b2bcd_99:b2bcd_99_inst2|dout[7]~12 {} vga_data8:vga_data8|Mux0~0 {} vga_data8:vga_data8|Mux0~1 {} vga_data8:vga_data8|Mux0~4 {} vga_data8:vga_data8|addr_rom[7] {} } { 0.000ns 0.535ns 0.000ns 0.000ns 0.465ns 0.403ns 0.000ns 0.000ns 0.000ns 0.553ns 0.264ns 0.000ns 0.000ns 0.000ns 0.000ns 0.838ns 0.266ns 0.000ns 0.000ns 0.000ns 0.000ns 0.507ns 0.263ns 0.000ns 0.000ns 0.000ns 0.000ns 0.251ns 0.000ns 0.000ns 0.000ns 0.444ns 0.000ns 0.000ns 0.669ns 0.256ns 0.244ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.159ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.485ns 0.071ns 0.071ns 0.410ns 0.414ns 0.159ns 0.410ns 0.150ns 0.416ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|addr_rom[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|addr_rom[7] {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.326 ns" { clk clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[22] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.326 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~clkctrl {} clock_controller:clock_controller_inst|data[22] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.046ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.521 ns" { clock_controller:clock_controller_inst|data[22] b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~3 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~5 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~6 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[16]~48 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~3 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~5 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~39 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~1 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~3 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~5 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~29 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~1 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[30]~19 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[1]~1 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~3 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7 b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8 b2bcd_99:b2bcd_99_inst2|Add0~1 b2bcd_99:b2bcd_99_inst2|Add0~3 b2bcd_99:b2bcd_99_inst2|Add0~5 b2bcd_99:b2bcd_99_inst2|Add0~6 b2bcd_99:b2bcd_99_inst2|dout[5]~9 b2bcd_99:b2bcd_99_inst2|dout[6]~11 b2bcd_99:b2bcd_99_inst2|dout[7]~12 vga_data8:vga_data8|Mux0~0 vga_data8:vga_data8|Mux0~1 vga_data8:vga_data8|Mux0~4 vga_data8:vga_data8|addr_rom[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.521 ns" { clock_controller:clock_controller_inst|data[22] {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~3 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~5 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~6 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[16]~48 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~3 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~5 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~39 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~1 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~3 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~5 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~29 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~1 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[30]~19 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[1]~1 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~3 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7 {} b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8 {} b2bcd_99:b2bcd_99_inst2|Add0~1 {} b2bcd_99:b2bcd_99_inst2|Add0~3 {} b2bcd_99:b2bcd_99_inst2|Add0~5 {} b2bcd_99:b2bcd_99_inst2|Add0~6 {} b2bcd_99:b2bcd_99_inst2|dout[5]~9 {} b2bcd_99:b2bcd_99_inst2|dout[6]~11 {} b2bcd_99:b2bcd_99_inst2|dout[7]~12 {} vga_data8:vga_data8|Mux0~0 {} vga_data8:vga_data8|Mux0~1 {} vga_data8:vga_data8|Mux0~4 {} vga_data8:vga_data8|addr_rom[7] {} } { 0.000ns 0.535ns 0.000ns 0.000ns 0.465ns 0.403ns 0.000ns 0.000ns 0.000ns 0.553ns 0.264ns 0.000ns 0.000ns 0.000ns 0.000ns 0.838ns 0.266ns 0.000ns 0.000ns 0.000ns 0.000ns 0.507ns 0.263ns 0.000ns 0.000ns 0.000ns 0.000ns 0.251ns 0.000ns 0.000ns 0.000ns 0.444ns 0.000ns 0.000ns 0.669ns 0.256ns 0.244ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.159ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.485ns 0.071ns 0.071ns 0.410ns 0.414ns 0.159ns 0.410ns 0.150ns 0.416ns 0.150ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'pll:pll\|altpll:altpll_component\|_clk0' 116 " "Warning: Can't achieve timing requirement Clock Setup: 'pll:pll\|altpll:altpll_component\|_clk0' along 116 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk register clock_controller:clock_controller_inst\|data\[3\] register clock_controller:clock_controller_inst\|data\[29\] 11.822 ns " "Info: Slack time is 11.822 ns for clock \"clk\" between source register \"clock_controller:clock_controller_inst\|data\[3\]\" and destination register \"clock_controller:clock_controller_inst\|data\[29\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "122.28 MHz 8.178 ns " "Info: Fmax is 122.28 MHz (period= 8.178 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.796 ns + Largest register register " "Info: + Largest register to register requirement is 19.796 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 30.000 ns " "Info: + Latch edge is 30.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Destination clock \"clk\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 10.000 ns " "Info: - Launch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Source clock \"clk\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.010 ns + Largest " "Info: + Largest clock skew is 0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.325 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 4.325 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns clock_controller:clock_controller_inst\|clk_10ms 2 REG LCFF_X1_Y18_N13 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'clock_controller:clock_controller_inst\|clk_10ms'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clk clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.000 ns) 2.743 ns clock_controller:clock_controller_inst\|clk_10ms~clkctrl 3 COMB CLKCTRL_G1 32 " "Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.743 ns; Loc. = CLKCTRL_G1; Fanout = 32; COMB Node = 'clock_controller:clock_controller_inst\|clk_10ms~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.537 ns) 4.325 ns clock_controller:clock_controller_inst\|data\[29\] 4 REG LCFF_X29_Y19_N5 15 " "Info: 4: + IC(1.045 ns) + CELL(0.537 ns) = 4.325 ns; Loc. = LCFF_X29_Y19_N5; Fanout = 15; REG Node = 'clock_controller:clock_controller_inst\|data\[29\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.71 % ) " "Info: Total cell delay = 2.323 ns ( 53.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.002 ns ( 46.29 % ) " "Info: Total interconnect delay = 2.002 ns ( 46.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.325 ns" { clk clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.325 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~clkctrl {} clock_controller:clock_controller_inst|data[29] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.045ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.315 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 4.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns clock_controller:clock_controller_inst\|clk_10ms 2 REG LCFF_X1_Y18_N13 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'clock_controller:clock_controller_inst\|clk_10ms'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clk clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.000 ns) 2.743 ns clock_controller:clock_controller_inst\|clk_10ms~clkctrl 3 COMB CLKCTRL_G1 32 " "Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.743 ns; Loc. = CLKCTRL_G1; Fanout = 32; COMB Node = 'clock_controller:clock_controller_inst\|clk_10ms~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 4.315 ns clock_controller:clock_controller_inst\|data\[3\] 4 REG LCFF_X32_Y23_N7 9 " "Info: 4: + IC(1.035 ns) + CELL(0.537 ns) = 4.315 ns; Loc. = LCFF_X32_Y23_N7; Fanout = 9; REG Node = 'clock_controller:clock_controller_inst\|data\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[3] } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.84 % ) " "Info: Total cell delay = 2.323 ns ( 53.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.992 ns ( 46.16 % ) " "Info: Total interconnect delay = 1.992 ns ( 46.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.315 ns" { clk clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.315 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~clkctrl {} clock_controller:clock_controller_inst|data[3] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.325 ns" { clk clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.325 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~clkctrl {} clock_controller:clock_controller_inst|data[29] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.045ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.315 ns" { clk clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.315 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~clkctrl {} clock_controller:clock_controller_inst|data[3] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.325 ns" { clk clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.325 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~clkctrl {} clock_controller:clock_controller_inst|data[29] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.045ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.315 ns" { clk clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.315 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~clkctrl {} clock_controller:clock_controller_inst|data[3] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.974 ns - Longest register register " "Info: - Longest register to register delay is 7.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock_controller:clock_controller_inst\|data\[3\] 1 REG LCFF_X32_Y23_N7 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y23_N7; Fanout = 9; REG Node = 'clock_controller:clock_controller_inst\|data\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_controller:clock_controller_inst|data[3] } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.357 ns) + CELL(0.398 ns) 1.755 ns clock_controller:clock_controller_inst\|Equal3~1 2 COMB LCCOMB_X35_Y20_N10 1 " "Info: 2: + IC(1.357 ns) + CELL(0.398 ns) = 1.755 ns; Loc. = LCCOMB_X35_Y20_N10; Fanout = 1; COMB Node = 'clock_controller:clock_controller_inst\|Equal3~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.755 ns" { clock_controller:clock_controller_inst|data[3] clock_controller:clock_controller_inst|Equal3~1 } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.150 ns) 2.582 ns clock_controller:clock_controller_inst\|Equal3~2 3 COMB LCCOMB_X32_Y20_N0 21 " "Info: 3: + IC(0.677 ns) + CELL(0.150 ns) = 2.582 ns; Loc. = LCCOMB_X32_Y20_N0; Fanout = 21; COMB Node = 'clock_controller:clock_controller_inst\|Equal3~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { clock_controller:clock_controller_inst|Equal3~1 clock_controller:clock_controller_inst|Equal3~2 } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.150 ns) 3.801 ns clock_controller:clock_controller_inst\|Equal0~4 4 COMB LCCOMB_X30_Y23_N12 22 " "Info: 4: + IC(1.069 ns) + CELL(0.150 ns) = 3.801 ns; Loc. = LCCOMB_X30_Y23_N12; Fanout = 22; COMB Node = 'clock_controller:clock_controller_inst\|Equal0~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { clock_controller:clock_controller_inst|Equal3~2 clock_controller:clock_controller_inst|Equal0~4 } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.150 ns) 4.224 ns clock_controller:clock_controller_inst\|data\[27\]~139 5 COMB LCCOMB_X30_Y23_N6 16 " "Info: 5: + IC(0.273 ns) + CELL(0.150 ns) = 4.224 ns; Loc. = LCCOMB_X30_Y23_N6; Fanout = 16; COMB Node = 'clock_controller:clock_controller_inst\|data\[27\]~139'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.423 ns" { clock_controller:clock_controller_inst|Equal0~4 clock_controller:clock_controller_inst|data[27]~139 } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.413 ns) 5.400 ns clock_controller:clock_controller_inst\|data~146 6 COMB LCCOMB_X31_Y22_N28 1 " "Info: 6: + IC(0.763 ns) + CELL(0.413 ns) = 5.400 ns; Loc. = LCCOMB_X31_Y22_N28; Fanout = 1; COMB Node = 'clock_controller:clock_controller_inst\|data~146'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { clock_controller:clock_controller_inst|data[27]~139 clock_controller:clock_controller_inst|data~146 } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.419 ns) 6.261 ns clock_controller:clock_controller_inst\|data~147 7 COMB LCCOMB_X30_Y22_N20 1 " "Info: 7: + IC(0.442 ns) + CELL(0.419 ns) = 6.261 ns; Loc. = LCCOMB_X30_Y22_N20; Fanout = 1; COMB Node = 'clock_controller:clock_controller_inst\|data~147'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { clock_controller:clock_controller_inst|data~146 clock_controller:clock_controller_inst|data~147 } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.150 ns) 7.175 ns clock_controller:clock_controller_inst\|data~148 8 COMB LCCOMB_X30_Y19_N26 1 " "Info: 8: + IC(0.764 ns) + CELL(0.150 ns) = 7.175 ns; Loc. = LCCOMB_X30_Y19_N26; Fanout = 1; COMB Node = 'clock_controller:clock_controller_inst\|data~148'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { clock_controller:clock_controller_inst|data~147 clock_controller:clock_controller_inst|data~148 } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.366 ns) 7.974 ns clock_controller:clock_controller_inst\|data\[29\] 9 REG LCFF_X29_Y19_N5 15 " "Info: 9: + IC(0.433 ns) + CELL(0.366 ns) = 7.974 ns; Loc. = LCFF_X29_Y19_N5; Fanout = 15; REG Node = 'clock_controller:clock_controller_inst\|data\[29\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.799 ns" { clock_controller:clock_controller_inst|data~148 clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.196 ns ( 27.54 % ) " "Info: Total cell delay = 2.196 ns ( 27.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.778 ns ( 72.46 % ) " "Info: Total interconnect delay = 5.778 ns ( 72.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.974 ns" { clock_controller:clock_controller_inst|data[3] clock_controller:clock_controller_inst|Equal3~1 clock_controller:clock_controller_inst|Equal3~2 clock_controller:clock_controller_inst|Equal0~4 clock_controller:clock_controller_inst|data[27]~139 clock_controller:clock_controller_inst|data~146 clock_controller:clock_controller_inst|data~147 clock_controller:clock_controller_inst|data~148 clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.974 ns" { clock_controller:clock_controller_inst|data[3] {} clock_controller:clock_controller_inst|Equal3~1 {} clock_controller:clock_controller_inst|Equal3~2 {} clock_controller:clock_controller_inst|Equal0~4 {} clock_controller:clock_controller_inst|data[27]~139 {} clock_controller:clock_controller_inst|data~146 {} clock_controller:clock_controller_inst|data~147 {} clock_controller:clock_controller_inst|data~148 {} clock_controller:clock_controller_inst|data[29] {} } { 0.000ns 1.357ns 0.677ns 1.069ns 0.273ns 0.763ns 0.442ns 0.764ns 0.433ns } { 0.000ns 0.398ns 0.150ns 0.150ns 0.150ns 0.413ns 0.419ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.325 ns" { clk clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.325 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~clkctrl {} clock_controller:clock_controller_inst|data[29] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.045ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.315 ns" { clk clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.315 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~clkctrl {} clock_controller:clock_controller_inst|data[3] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.974 ns" { clock_controller:clock_controller_inst|data[3] clock_controller:clock_controller_inst|Equal3~1 clock_controller:clock_controller_inst|Equal3~2 clock_controller:clock_controller_inst|Equal0~4 clock_controller:clock_controller_inst|data[27]~139 clock_controller:clock_controller_inst|data~146 clock_controller:clock_controller_inst|data~147 clock_controller:clock_controller_inst|data~148 clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.974 ns" { clock_controller:clock_controller_inst|data[3] {} clock_controller:clock_controller_inst|Equal3~1 {} clock_controller:clock_controller_inst|Equal3~2 {} clock_controller:clock_controller_inst|Equal0~4 {} clock_controller:clock_controller_inst|data[27]~139 {} clock_controller:clock_controller_inst|data~146 {} clock_controller:clock_controller_inst|data~147 {} clock_controller:clock_controller_inst|data~148 {} clock_controller:clock_controller_inst|data[29] {} } { 0.000ns 1.357ns 0.677ns 1.069ns 0.273ns 0.763ns 0.442ns 0.764ns 0.433ns } { 0.000ns 0.398ns 0.150ns 0.150ns 0.150ns 0.413ns 0.419ns 0.150ns 0.366ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 register vga_data8:vga_data8\|vcnt\[31\] register vga_data8:vga_data8\|vcnt\[31\] 531 ps " "Info: Minimum slack time is 531 ps for clock \"pll:pll\|altpll:altpll_component\|_clk0\" between source register \"vga_data8:vga_data8\|vcnt\[31\]\" and destination register \"vga_data8:vga_data8\|vcnt\[31\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.547 ns + Shortest register register " "Info: + Shortest register to register delay is 0.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_data8:vga_data8\|vcnt\[31\] 1 REG LCFF_X28_Y19_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y19_N31; Fanout = 2; REG Node = 'vga_data8:vga_data8\|vcnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_data8:vga_data8|vcnt[31] } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.150 ns) 0.463 ns vga_data8:vga_data8\|Add10~62 2 COMB LCCOMB_X28_Y19_N30 1 " "Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X28_Y19_N30; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|Add10~62'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { vga_data8:vga_data8|vcnt[31] vga_data8:vga_data8|Add10~62 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.547 ns vga_data8:vga_data8\|vcnt\[31\] 3 REG LCFF_X28_Y19_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X28_Y19_N31; Fanout = 2; REG Node = 'vga_data8:vga_data8\|vcnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_data8:vga_data8|Add10~62 vga_data8:vga_data8|vcnt[31] } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.78 % ) " "Info: Total cell delay = 0.234 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.313 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.313 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { vga_data8:vga_data8|vcnt[31] vga_data8:vga_data8|Add10~62 vga_data8:vga_data8|vcnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { vga_data8:vga_data8|vcnt[31] {} vga_data8:vga_data8|Add10~62 {} vga_data8:vga_data8|vcnt[31] {} } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll\|altpll:altpll_component\|_clk0 25.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"pll:pll\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll\|altpll:altpll_component\|_clk0 25.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"pll:pll\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 destination 2.670 ns + Longest register " "Info: + Longest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to destination register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 108 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 108; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 2.670 ns vga_data8:vga_data8\|vcnt\[31\] 3 REG LCFF_X28_Y19_N31 2 " "Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X28_Y19_N31; Fanout = 2; REG Node = 'vga_data8:vga_data8\|vcnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|vcnt[31] } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.11 % ) " "Info: Total cell delay = 0.537 ns ( 20.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.133 ns ( 79.89 % ) " "Info: Total interconnect delay = 2.133 ns ( 79.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|vcnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|vcnt[31] {} } { 0.000ns 1.091ns 1.042ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 source 2.670 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to source register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 108 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 108; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 2.670 ns vga_data8:vga_data8\|vcnt\[31\] 3 REG LCFF_X28_Y19_N31 2 " "Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X28_Y19_N31; Fanout = 2; REG Node = 'vga_data8:vga_data8\|vcnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|vcnt[31] } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.11 % ) " "Info: Total cell delay = 0.537 ns ( 20.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.133 ns ( 79.89 % ) " "Info: Total interconnect delay = 2.133 ns ( 79.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|vcnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|vcnt[31] {} } { 0.000ns 1.091ns 1.042ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|vcnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|vcnt[31] {} } { 0.000ns 1.091ns 1.042ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|vcnt[31] {} } { 0.000ns 1.091ns 1.042ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 65 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|vcnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|vcnt[31] {} } { 0.000ns 1.091ns 1.042ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|vcnt[31] {} } { 0.000ns 1.091ns 1.042ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { vga_data8:vga_data8|vcnt[31] vga_data8:vga_data8|Add10~62 vga_data8:vga_data8|vcnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { vga_data8:vga_data8|vcnt[31] {} vga_data8:vga_data8|Add10~62 {} vga_data8:vga_data8|vcnt[31] {} } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|vcnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|vcnt[31] {} } { 0.000ns 1.091ns 1.042ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|vcnt[31] {} } { 0.000ns 1.091ns 1.042ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk register clock_controller:clock_controller_inst\|clk_10ms register clock_controller:clock_controller_inst\|clk_10ms 391 ps " "Info: Minimum slack time is 391 ps for clock \"clk\" between source register \"clock_controller:clock_controller_inst\|clk_10ms\" and destination register \"clock_controller:clock_controller_inst\|clk_10ms\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock_controller:clock_controller_inst\|clk_10ms 1 REG LCFF_X1_Y18_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'clock_controller:clock_controller_inst\|clk_10ms'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns clock_controller:clock_controller_inst\|clk_10ms~0 2 COMB LCCOMB_X1_Y18_N12 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X1_Y18_N12; Fanout = 1; COMB Node = 'clock_controller:clock_controller_inst\|clk_10ms~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~0 } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns clock_controller:clock_controller_inst\|clk_10ms 3 REG LCFF_X1_Y18_N13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'clock_controller:clock_controller_inst\|clk_10ms'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { clock_controller:clock_controller_inst|clk_10ms~0 clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~0 clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~0 {} clock_controller:clock_controller_inst|clk_10ms {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.867 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 1.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.537 ns) 1.867 ns clock_controller:clock_controller_inst\|clk_10ms 2 REG LCFF_X1_Y18_N13 2 " "Info: 2: + IC(0.331 ns) + CELL(0.537 ns) = 1.867 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'clock_controller:clock_controller_inst\|clk_10ms'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { clk clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 82.27 % ) " "Info: Total cell delay = 1.536 ns ( 82.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.331 ns ( 17.73 % ) " "Info: Total interconnect delay = 0.331 ns ( 17.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { clk clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.867 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} } { 0.000ns 0.000ns 0.331ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.867 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 1.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.537 ns) 1.867 ns clock_controller:clock_controller_inst\|clk_10ms 2 REG LCFF_X1_Y18_N13 2 " "Info: 2: + IC(0.331 ns) + CELL(0.537 ns) = 1.867 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'clock_controller:clock_controller_inst\|clk_10ms'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { clk clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 82.27 % ) " "Info: Total cell delay = 1.536 ns ( 82.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.331 ns ( 17.73 % ) " "Info: Total interconnect delay = 0.331 ns ( 17.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { clk clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.867 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} } { 0.000ns 0.000ns 0.331ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { clk clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.867 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} } { 0.000ns 0.000ns 0.331ns } { 0.000ns 0.999ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.867 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} } { 0.000ns 0.000ns 0.331ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { clk clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.867 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} } { 0.000ns 0.000ns 0.331ns } { 0.000ns 0.999ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.867 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} } { 0.000ns 0.000ns 0.331ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~0 clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~0 {} clock_controller:clock_controller_inst|clk_10ms {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { clk clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.867 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} } { 0.000ns 0.000ns 0.331ns } { 0.000ns 0.999ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.867 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} } { 0.000ns 0.000ns 0.331ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk r\[0\] vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg 12.695 ns memory " "Info: tco from clock \"clk\" to destination pin \"r\[0\]\" through memory \"vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg\" is 12.695 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk pll:pll\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"clk\" and output clock \"pll:pll\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 3 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 source 2.725 ns + Longest memory " "Info: + Longest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to source memory is 2.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 108 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 108; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.661 ns) 2.725 ns vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X26_Y20 8 " "Info: 3: + IC(0.973 ns) + CELL(0.661 ns) = 2.725 ns; Loc. = M4K_X26_Y20; Fanout = 8; MEM Node = 'vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_fpc1.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/altsyncram_fpc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.26 % ) " "Info: Total cell delay = 0.661 ns ( 24.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.064 ns ( 75.74 % ) " "Info: Total interconnect delay = 2.064 ns ( 75.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.725 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 1.091ns 0.973ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_fpc1.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/altsyncram_fpc1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.119 ns + Longest memory pin " "Info: + Longest memory to pin delay is 12.119 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X26_Y20 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y20; Fanout = 8; MEM Node = 'vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_fpc1.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/altsyncram_fpc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|q_a\[2\] 2 MEM M4K_X26_Y20 1 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y20; Fanout = 1; MEM Node = 'vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|q_a\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_fpc1.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/altsyncram_fpc1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.438 ns) 4.141 ns vga_data8:vga_data8\|Mux4~2 3 COMB LCCOMB_X27_Y20_N20 1 " "Info: 3: + IC(0.710 ns) + CELL(0.438 ns) = 4.141 ns; Loc. = LCCOMB_X27_Y20_N20; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|Mux4~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.148 ns" { vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|q_a[2] vga_data8:vga_data8|Mux4~2 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.438 ns) 4.834 ns vga_data8:vga_data8\|Mux4~3 4 COMB LCCOMB_X27_Y20_N18 1 " "Info: 4: + IC(0.255 ns) + CELL(0.438 ns) = 4.834 ns; Loc. = LCCOMB_X27_Y20_N18; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|Mux4~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.693 ns" { vga_data8:vga_data8|Mux4~2 vga_data8:vga_data8|Mux4~3 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.420 ns) 5.506 ns vga_data8:vga_data8\|Mux4~4 5 COMB LCCOMB_X27_Y20_N0 1 " "Info: 5: + IC(0.252 ns) + CELL(0.420 ns) = 5.506 ns; Loc. = LCCOMB_X27_Y20_N0; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|Mux4~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { vga_data8:vga_data8|Mux4~3 vga_data8:vga_data8|Mux4~4 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.425 ns) + CELL(0.150 ns) 6.081 ns vga_data8:vga_data8\|rgb30\[20\]~45 6 COMB LCCOMB_X27_Y21_N28 1 " "Info: 6: + IC(0.425 ns) + CELL(0.150 ns) = 6.081 ns; Loc. = LCCOMB_X27_Y21_N28; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|rgb30\[20\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { vga_data8:vga_data8|Mux4~4 vga_data8:vga_data8|rgb30[20]~45 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.393 ns) 6.902 ns vga_data8:vga_data8\|rgb30\[20\]~48 7 COMB LCCOMB_X28_Y21_N14 29 " "Info: 7: + IC(0.428 ns) + CELL(0.393 ns) = 6.902 ns; Loc. = LCCOMB_X28_Y21_N14; Fanout = 29; COMB Node = 'vga_data8:vga_data8\|rgb30\[20\]~48'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { vga_data8:vga_data8|rgb30[20]~45 vga_data8:vga_data8|rgb30[20]~48 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.419 ns) + CELL(2.798 ns) 12.119 ns r\[0\] 8 PIN PIN_C8 0 " "Info: 8: + IC(2.419 ns) + CELL(2.798 ns) = 12.119 ns; Loc. = PIN_C8; Fanout = 0; PIN Node = 'r\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.217 ns" { vga_data8:vga_data8|rgb30[20]~48 r[0] } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.630 ns ( 62.96 % ) " "Info: Total cell delay = 7.630 ns ( 62.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.489 ns ( 37.04 % ) " "Info: Total interconnect delay = 4.489 ns ( 37.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.119 ns" { vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|q_a[2] vga_data8:vga_data8|Mux4~2 vga_data8:vga_data8|Mux4~3 vga_data8:vga_data8|Mux4~4 vga_data8:vga_data8|rgb30[20]~45 vga_data8:vga_data8|rgb30[20]~48 r[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.119 ns" { vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg {} vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|q_a[2] {} vga_data8:vga_data8|Mux4~2 {} vga_data8:vga_data8|Mux4~3 {} vga_data8:vga_data8|Mux4~4 {} vga_data8:vga_data8|rgb30[20]~45 {} vga_data8:vga_data8|rgb30[20]~48 {} r[0] {} } { 0.000ns 0.000ns 0.710ns 0.255ns 0.252ns 0.425ns 0.428ns 2.419ns } { 0.000ns 2.993ns 0.438ns 0.438ns 0.420ns 0.150ns 0.393ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.725 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 1.091ns 0.973ns } { 0.000ns 0.000ns 0.661ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.119 ns" { vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|q_a[2] vga_data8:vga_data8|Mux4~2 vga_data8:vga_data8|Mux4~3 vga_data8:vga_data8|Mux4~4 vga_data8:vga_data8|rgb30[20]~45 vga_data8:vga_data8|rgb30[20]~48 r[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.119 ns" { vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg {} vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|q_a[2] {} vga_data8:vga_data8|Mux4~2 {} vga_data8:vga_data8|Mux4~3 {} vga_data8:vga_data8|Mux4~4 {} vga_data8:vga_data8|rgb30[20]~45 {} vga_data8:vga_data8|rgb30[20]~48 {} r[0] {} } { 0.000ns 0.000ns 0.710ns 0.255ns 0.252ns 0.425ns 0.428ns 2.419ns } { 0.000ns 2.993ns 0.438ns 0.438ns 0.420ns 0.150ns 0.393ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 05 19:05:35 2017 " "Info: Processing ended: Wed Apr 05 19:05:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
