{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1675234211322 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1675234211323 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_controller EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"top_controller\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1675234211362 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1675234211476 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1675234211476 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:INST_PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:INST_PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:INST_PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:INST_PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/" { { 0 { 0 ""} 0 611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1675234211559 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:INST_PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll:INST_PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/" { { 0 { 0 ""} 0 612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1675234211559 ""}  } { { "db/pll_altpll.v" "" { Text "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/" { { 0 { 0 ""} 0 611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1675234211559 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1675234212004 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1675234212011 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1675234212123 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1675234212123 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1675234212123 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1675234212123 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1675234212123 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1675234212123 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1675234212123 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1675234212123 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1675234212123 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1675234212123 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/" { { 0 { 0 ""} 0 7245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1675234212128 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/" { { 0 { 0 ""} 0 7247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1675234212128 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/" { { 0 { 0 ""} 0 7249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1675234212128 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/" { { 0 { 0 ""} 0 7251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1675234212128 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/" { { 0 { 0 ""} 0 7253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1675234212128 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1675234212128 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1675234212130 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1675234212361 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1675234213500 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_controller.sdc " "Synopsys Design Constraints File file not found: 'top_controller.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1675234213502 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1675234213503 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1675234213508 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1675234213524 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1675234213524 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1675234213525 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:INST_PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:INST_PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1675234213701 ""}  } { { "db/pll_altpll.v" "" { Text "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/" { { 0 { 0 ""} 0 611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1675234213701 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:INST_PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:INST_PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1675234213701 ""}  } { { "db/pll_altpll.v" "" { Text "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/" { { 0 { 0 ""} 0 611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1675234213701 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1675234214072 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1675234214073 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1675234214074 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1675234214077 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1675234214079 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1675234214080 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1675234214080 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1675234214081 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1675234214184 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1675234214185 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1675234214185 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:INST_PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[1\] POVGAClock~output " "PLL \"pll:INST_PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"POVGAClock~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "/home/ibrahimvarola/intelFPGA/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ip/pll.vhd" "" { Text "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/ip/pll.vhd" 142 0 0 } } { "src/top_controller.vhd" "" { Text "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/src/top_controller.vhd" 197 0 0 } } { "src/top_controller.vhd" "" { Text "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/src/top_controller.vhd" 13 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1675234214219 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675234214384 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1675234214389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1675234216603 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675234216864 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1675234216917 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1675234230679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675234230680 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1675234231066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X69_Y12 X80_Y23 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X69_Y12 to location X80_Y23" {  } { { "loc" "" { Generic "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X69_Y12 to location X80_Y23"} { { 12 { 0 ""} 69 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1675234236291 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1675234236291 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1675234238502 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1675234238502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675234238504 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.15 " "Total time spent on timing analysis during the Fitter is 1.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1675234238683 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1675234238743 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1675234239114 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1675234239115 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1675234239445 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675234240250 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "13 Cyclone IV E " "13 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIOCamSIOD 3.3-V LVTTL AE21 " "Pin PIOCamSIOD uses I/O standard 3.3-V LVTTL at AE21" {  } { { "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { PIOCamSIOD } } } { "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIOCamSIOD" } } } } { "src/top_controller.vhd" "" { Text "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/src/top_controller.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1675234240735 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIClock 3.3-V LVTTL Y2 " "Pin PIClock uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { PIClock } } } { "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIClock" } } } } { "src/top_controller.vhd" "" { Text "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/src/top_controller.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1675234240735 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PICamPCLK 3.3-V LVTTL AC19 " "Pin PICamPCLK uses I/O standard 3.3-V LVTTL at AC19" {  } { { "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { PICamPCLK } } } { "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PICamPCLK" } } } } { "src/top_controller.vhd" "" { Text "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/src/top_controller.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1675234240735 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PICamHREF 3.3-V LVTTL AC22 " "Pin PICamHREF uses I/O standard 3.3-V LVTTL at AC22" {  } { { "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { PICamHREF } } } { "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PICamHREF" } } } } { "src/top_controller.vhd" "" { Text "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/src/top_controller.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1675234240735 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PICamVSYNC 3.3-V LVTTL AF25 " "Pin PICamVSYNC uses I/O standard 3.3-V LVTTL at AF25" {  } { { "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { PICamVSYNC } } } { "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PICamVSYNC" } } } } { "src/top_controller.vhd" "" { Text "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/src/top_controller.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1675234240735 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PICamData\[7\] 3.3-V LVTTL AB22 " "Pin PICamData\[7\] uses I/O standard 3.3-V LVTTL at AB22" {  } { { "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { PICamData[7] } } } { "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PICamData\[7\]" } } } } { "src/top_controller.vhd" "" { Text "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/src/top_controller.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1675234240735 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PICamData\[1\] 3.3-V LVTTL AD21 " "Pin PICamData\[1\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { PICamData[1] } } } { "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PICamData\[1\]" } } } } { "src/top_controller.vhd" "" { Text "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/src/top_controller.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1675234240735 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PICamData\[2\] 3.3-V LVTTL Y16 " "Pin PICamData\[2\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { PICamData[2] } } } { "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PICamData\[2\]" } } } } { "src/top_controller.vhd" "" { Text "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/src/top_controller.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1675234240735 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PICamData\[3\] 3.3-V LVTTL AC21 " "Pin PICamData\[3\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { PICamData[3] } } } { "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PICamData\[3\]" } } } } { "src/top_controller.vhd" "" { Text "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/src/top_controller.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1675234240735 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PICamData\[4\] 3.3-V LVTTL Y17 " "Pin PICamData\[4\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { PICamData[4] } } } { "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PICamData\[4\]" } } } } { "src/top_controller.vhd" "" { Text "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/src/top_controller.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1675234240735 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PICamData\[5\] 3.3-V LVTTL AB21 " "Pin PICamData\[5\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { PICamData[5] } } } { "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PICamData\[5\]" } } } } { "src/top_controller.vhd" "" { Text "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/src/top_controller.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1675234240735 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PICamData\[6\] 3.3-V LVTTL AC15 " "Pin PICamData\[6\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { PICamData[6] } } } { "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PICamData\[6\]" } } } } { "src/top_controller.vhd" "" { Text "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/src/top_controller.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1675234240735 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PICamData\[0\] 3.3-V LVTTL AE16 " "Pin PICamData\[0\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { PICamData[0] } } } { "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ibrahimvarola/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PICamData\[0\]" } } } } { "src/top_controller.vhd" "" { Text "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/src/top_controller.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1675234240735 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1675234240735 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/output_files/top_controller.fit.smsg " "Generated suppressed messages file /home/ibrahimvarola/OneDrive/bitirme_proje/programlar/quartus/implementations/cam-to-vga/output_files/top_controller.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1675234240816 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1198 " "Peak virtual memory: 1198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675234241268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  1 09:50:41 2023 " "Processing ended: Wed Feb  1 09:50:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675234241268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675234241268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675234241268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1675234241268 ""}
