(pcb D:\MyDevelop\KiCAD\ArduinoBlushlessDriver\Inverter.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.0.0-rc2-dev-501-g50588dcd1)")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  158368 -55076  159210 -55301.5  160000 -55669.9  160714 -56169.8
            161330 -56786.1  161830 -57500  162198 -58289.9  162424 -59131.8
            162500 -60000  162500 -150000  162424 -150868  162198 -151710
            161830 -152500  161330 -153214  160714 -153830  160000 -154330
            159210 -154698  158368 -154924  157500 -155000  85000 -155000
            84131.8 -154924  83289.9 -154698  82500 -154330  81786.1 -153830
            81169.8 -153214  80669.9 -152500  80301.5 -151710  80076 -150868
            80000 -150000  80000 -60000  80076 -59131.8  80301.5 -58289.9
            80669.9 -57500  81169.8 -56786.1  81786.1 -56169.8  82500 -55669.9
            83289.9 -55301.5  84131.8 -55076  85000 -55000  157500 -55000
            158368 -55076)
    )
    (plane GND (polygon F.Cu 0  80000 -55000  80000 -155000  162500 -155000  162500 -55000
            80000 -55000))
    (plane GND (polygon B.Cu 0  80000 -55000  80000 -155000  162500 -155000  162500 -55000
            80000 -55000))
    (via "Via[0-1]_600:400_um" "Via[0-1]_1600:1200_um")
    (rule
      (width 300)
      (clearance 300.1)
      (clearance 300.1 (type default_smd))
      (clearance 75 (type smd_smd))
    )
  )
  (placement
    (component Potentiometers:Potentiometer_Alps_RK09K_Horizontal
      (place RV1 111618 -141015 front 270 (PN 10k))
    )
    (component Capacitors_ThroughHole:CP_Radial_D5.0mm_P2.50mm
      (place C2 101336 -71815 front 0 (PN 47u))
      (place C6 96510 -71815 front 180 (PN 47u))
    )
    (component "TO_SOT_Packages_THT:TO-220-3_Vertical"
      (place Q2 159248 -120710 front 270 (PN 2SJ380))
      (place Q3 159248 -133410 front 270 (PN NMOS_5V))
      (place Q5 159248 -95310 front 270 (PN 2SJ380))
      (place Q6 159248 -108010 front 270 (PN NMOS_5V))
      (place Q8 159248 -69910 front 270 (PN 2SJ380))
      (place Q9 159248 -82610 front 270 (PN NMOS_5V))
      (place U1 101463 -60385 front 180 (PN 7805))
    )
    (component Resistors_ThroughHole:R_Axial_DIN0309_L9.0mm_D3.2mm_P2.54mm_Vertical
      (place R3 108575 -60595 front 0 (PN 1))
    )
    (component Wire_Pads:SolderWirePad_single_SMD_5x10mm
      (place P1 146548 -60385 front 0 (PN "+6 to 24V"))
      (place P2 129530 -60385 front 0 (PN GND))
      (place P3 147183 -149285 front 0 (PN W))
      (place P4 137658 -149285 front 0 (PN V))
      (place P5 127879 -149285 front 0 (PN U))
    )
    (component Capacitors_ThroughHole:CP_Radial_D12.5mm_P5.00mm
      (place C7 146548 -100390 front 180 (PN 470u))
      (place C8 146548 -74990 front 180 (PN 470u))
      (place C9 146548 -125790 front 180 (PN 470u))
    )
    (component toripoyo:ArduinoNano
      (place IC1 94986 -105978 front 0 (PN "Arduino Nano"))
    )
    (component "Diodes_SMD:D_SOD-123"
      (place D1 118100 -93150 front 270 (PN GS1010FL))
      (place D2 118100 -84260 front 270 (PN GS1010FL))
      (place D3 118100 -75370 front 270 (PN GS1010FL))
    )
    (component LEDs:LED_0603_HandSoldering
      (place D4 106670 -88960 front 0 (PN "SML-E12P8WT86"))
      (place D5 106670 -83245 front 0 (PN "SML-E12P8WT86"))
      (place D6 106670 -77530 front 0 (PN "SML-E12P8WT86"))
      (place D7 88552 -138660 front 0 (PN "SML-E12P8WT86"))
    )
    (component Capacitors_SMD:C_0805_HandSoldering
      (place C1 95000 -101000 back 270 (PN 0.1u))
      (place C3 103368 -66100 front 0 (PN 0.1u))
      (place C5 94478 -66100 front 180 (PN 0.1u))
      (place C10 96478 -118170 back 0 (PN 0.1u))
      (place C11 96478 -114360 back 0 (PN 0.1u))
      (place C12 96478 -110550 back 0 (PN 0.1u))
      (place C13 96478 -106740 back 0 (PN 0.1u))
    )
    (component Resistors_SMD:R_0805_HandSoldering
      (place R1 99336 -138490 front 0 (PN 10k))
      (place R2 114290 -135950 front 0 (PN 10k))
      (place R4 120005 -88960 front 0 (PN 22k))
      (place R5 124450 -93405 front 180 (PN 47))
      (place R6 112925 -88960 front 0 (PN 10k))
      (place R7 113560 -130870 front 180 (PN 47))
      (place R8 113020 -80070 front 0 (PN 10k))
      (place R9 120100 -80070 front 0 (PN 22k))
      (place R10 120513 -122615 front 180 (PN 4.7k))
      (place R11 120513 -113090 front 180 (PN 4.7k))
      (place R12 120513 -107375 front 180 (PN 4.7k))
      (place R13 113528 -122615 front 180 (PN 1k))
      (place R14 113528 -113090 front 180 (PN 1k))
      (place R15 113528 -107375 front 180 (PN 1k))
      (place R16 124450 -84515 front 180 (PN 47))
      (place R17 120545 -99755 front 180 (PN 47))
      (place R18 113020 -71180 front 0 (PN 10k))
      (place R19 120100 -71180 front 0 (PN 22k))
      (place R20 112925 -88960 back 180 (PN 470))
      (place R21 112925 -80070 back 180 (PN 470))
      (place R22 112925 -71180 back 180 (PN 470))
      (place R23 124450 -75625 front 180 (PN 47))
      (place R24 113560 -99755 back 0 (PN 47))
      (place R25 113528 -126425 front 180 (PN 1k))
      (place R26 113528 -116900 front 180 (PN 1k))
      (place R27 113528 -103565 front 180 (PN 1k))
      (place R28 120545 -126425 front 180 (PN 4.7k))
      (place R29 113560 -126425 back 180 (PN 10k))
      (place R30 113560 -116900 back 180 (PN 10k))
      (place R31 113528 -107375 back 180 (PN 10k))
      (place R32 120545 -116900 front 180 (PN 4.7k))
      (place R33 120545 -103565 front 180 (PN 4.7k))
      (place R34 88636 -135188 front 0 (PN 470))
    )
    (component "TO_SOT_Packages_SMD:SC-59"
      (place Q1 111115 -92556.6 front 0 (PN 2SC3325))
      (place Q4 114925 -92556.6 front 0 (PN 2SC3325))
      (place Q7 111178 -83605.7 front 0 (PN 2SC3325))
      (place Q10 114988 -83605.7 front 0 (PN 2SC3325))
      (place Q11 111115 -74776.6 front 0 (PN 2SC3325))
      (place Q12 114925 -74776.6 front 0 (PN 2SC3325))
    )
    (component toripoyo:SW_AKZK
      (place SW1 102098 -144586 front 180 (PN SW_PUSH))
    )
  )
  (library
    (image Potentiometers:Potentiometer_Alps_RK09K_Horizontal
      (outline (path signal 100  10750 2500  10668.5 1776.81  10428.1 1089.88  10041 473.658
            9526.34 -40.952  8910.12 -428.149  8223.19 -668.516  7500 -750
            6776.81 -668.516  6089.88 -428.149  5473.66 -40.952  4959.05 473.658
            4571.85 1089.88  4331.48 1776.81  4250 2500  4331.48 3223.19
            4571.85 3910.12  4959.05 4526.34  5473.66 5040.95  6089.88 5428.15
            6776.81 5668.52  7500 5750  8223.19 5668.52  8910.12 5428.15
            9526.34 5040.95  10041 4526.34  10428.1 3910.12  10668.5 3223.19
            10750 2500))
      (outline (path signal 100  10500 2500  10419.1 1808.15  10180.9 1153.6  9798.13 571.637
            9291.48 93.63  8688.24 -254.648  8020.94 -454.423  7325.57 -494.924
            6639.59 -373.969  6000 -98.076  5441.27 317.879  4993.54 851.473
            4680.92 1473.94  4520.28 2151.72  4520.28 2848.28  4680.92 3526.06
            4993.54 4148.53  5441.27 4682.12  6000 5098.08  6639.59 5373.97
            7325.57 5494.92  8020.94 5454.42  8688.24 5254.65  9291.48 4906.37
            9798.13 4428.36  10180.9 3846.4  10419.1 3191.85  10500 2500))
      (outline (path signal 100  1000 7400  1000 -2400))
      (outline (path signal 100  1000 -2400  13000 -2400))
      (outline (path signal 100  13000 -2400  13000 7400))
      (outline (path signal 100  13000 7400  1000 7400))
      (outline (path signal 120  940 7461  4806 7461))
      (outline (path signal 120  9195 7461  13060 7461))
      (outline (path signal 120  940 -2460  4806 -2460))
      (outline (path signal 120  9195 -2460  13060 -2460))
      (outline (path signal 120  940 7461  940 5825))
      (outline (path signal 120  940 4175  940 3325))
      (outline (path signal 120  940 1675  940 825))
      (outline (path signal 120  940 -825  940 -2460))
      (outline (path signal 120  13060 7461  13060 -2460))
      (outline (path signal 50  -1150 9150  -1150 -4150))
      (outline (path signal 50  -1150 -4150  13250 -4150))
      (outline (path signal 50  13250 -4150  13250 9150))
      (outline (path signal 50  13250 9150  -1150 9150))
      (pin Round[A]Pad_1800_um 3 0 5000)
      (pin Round[A]Pad_1800_um 2 0 2500)
      (pin Round[A]Pad_1800_um 1 0 0)
      (pin Round[A]Pad_4000_um 0 7000 6900)
      (pin Round[A]Pad_4000_um 0@1 7000 -1900)
    )
    (image Capacitors_ThroughHole:CP_Radial_D5.0mm_P2.50mm
      (outline (path signal 100  3750 0  3671.46 -621.725  3440.77 -1204.38  3072.42 -1711.37
            2589.57 -2110.82  2022.54 -2377.64  1406.98 -2495.07  781.547 -2455.72
            185.552 -2262.07  -343.56 -1926.28  -772.542 -1469.46  -1074.44 -920.311
            -1230.29 -313.333  -1230.29 313.333  -1074.44 920.311  -772.542 1469.46
            -343.56 1926.28  185.552 2262.07  781.547 2455.72  1406.98 2495.07
            2022.54 2377.64  2589.57 2110.82  3072.42 1711.37  3440.77 1204.38
            3671.46 621.725  3750 0))
      (outline (path signal 100  -2200 0  -1000 0))
      (outline (path signal 100  -1600 650  -1600 -650))
      (outline (path signal 120  1250 2550  1250 -2550))
      (outline (path signal 120  1290 2550  1290 -2550))
      (outline (path signal 120  1330 2549  1330 -2549))
      (outline (path signal 120  1370 2548  1370 -2548))
      (outline (path signal 120  1410 2546  1410 -2546))
      (outline (path signal 120  1450 2543  1450 -2543))
      (outline (path signal 120  1490 2539  1490 -2539))
      (outline (path signal 120  1530 2535  1530 980))
      (outline (path signal 120  1530 -980  1530 -2535))
      (outline (path signal 120  1570 2531  1570 980))
      (outline (path signal 120  1570 -980  1570 -2531))
      (outline (path signal 120  1610 2525  1610 980))
      (outline (path signal 120  1610 -980  1610 -2525))
      (outline (path signal 120  1650 2519  1650 980))
      (outline (path signal 120  1650 -980  1650 -2519))
      (outline (path signal 120  1690 2513  1690 980))
      (outline (path signal 120  1690 -980  1690 -2513))
      (outline (path signal 120  1730 2506  1730 980))
      (outline (path signal 120  1730 -980  1730 -2506))
      (outline (path signal 120  1770 2498  1770 980))
      (outline (path signal 120  1770 -980  1770 -2498))
      (outline (path signal 120  1810 2489  1810 980))
      (outline (path signal 120  1810 -980  1810 -2489))
      (outline (path signal 120  1850 2480  1850 980))
      (outline (path signal 120  1850 -980  1850 -2480))
      (outline (path signal 120  1890 2470  1890 980))
      (outline (path signal 120  1890 -980  1890 -2470))
      (outline (path signal 120  1930 2460  1930 980))
      (outline (path signal 120  1930 -980  1930 -2460))
      (outline (path signal 120  1971 2448  1971 980))
      (outline (path signal 120  1971 -980  1971 -2448))
      (outline (path signal 120  2011 2436  2011 980))
      (outline (path signal 120  2011 -980  2011 -2436))
      (outline (path signal 120  2051 2424  2051 980))
      (outline (path signal 120  2051 -980  2051 -2424))
      (outline (path signal 120  2091 2410  2091 980))
      (outline (path signal 120  2091 -980  2091 -2410))
      (outline (path signal 120  2131 2396  2131 980))
      (outline (path signal 120  2131 -980  2131 -2396))
      (outline (path signal 120  2171 2382  2171 980))
      (outline (path signal 120  2171 -980  2171 -2382))
      (outline (path signal 120  2211 2366  2211 980))
      (outline (path signal 120  2211 -980  2211 -2366))
      (outline (path signal 120  2251 2350  2251 980))
      (outline (path signal 120  2251 -980  2251 -2350))
      (outline (path signal 120  2291 2333  2291 980))
      (outline (path signal 120  2291 -980  2291 -2333))
      (outline (path signal 120  2331 2315  2331 980))
      (outline (path signal 120  2331 -980  2331 -2315))
      (outline (path signal 120  2371 2296  2371 980))
      (outline (path signal 120  2371 -980  2371 -2296))
      (outline (path signal 120  2411 2276  2411 980))
      (outline (path signal 120  2411 -980  2411 -2276))
      (outline (path signal 120  2451 2256  2451 980))
      (outline (path signal 120  2451 -980  2451 -2256))
      (outline (path signal 120  2491 2234  2491 980))
      (outline (path signal 120  2491 -980  2491 -2234))
      (outline (path signal 120  2531 2212  2531 980))
      (outline (path signal 120  2531 -980  2531 -2212))
      (outline (path signal 120  2571 2189  2571 980))
      (outline (path signal 120  2571 -980  2571 -2189))
      (outline (path signal 120  2611 2165  2611 980))
      (outline (path signal 120  2611 -980  2611 -2165))
      (outline (path signal 120  2651 2140  2651 980))
      (outline (path signal 120  2651 -980  2651 -2140))
      (outline (path signal 120  2691 2113  2691 980))
      (outline (path signal 120  2691 -980  2691 -2113))
      (outline (path signal 120  2731 2086  2731 980))
      (outline (path signal 120  2731 -980  2731 -2086))
      (outline (path signal 120  2771 2058  2771 980))
      (outline (path signal 120  2771 -980  2771 -2058))
      (outline (path signal 120  2811 2028  2811 980))
      (outline (path signal 120  2811 -980  2811 -2028))
      (outline (path signal 120  2851 1997  2851 980))
      (outline (path signal 120  2851 -980  2851 -1997))
      (outline (path signal 120  2891 1965  2891 980))
      (outline (path signal 120  2891 -980  2891 -1965))
      (outline (path signal 120  2931 1932  2931 980))
      (outline (path signal 120  2931 -980  2931 -1932))
      (outline (path signal 120  2971 1897  2971 980))
      (outline (path signal 120  2971 -980  2971 -1897))
      (outline (path signal 120  3011 1861  3011 980))
      (outline (path signal 120  3011 -980  3011 -1861))
      (outline (path signal 120  3051 1823  3051 980))
      (outline (path signal 120  3051 -980  3051 -1823))
      (outline (path signal 120  3091 1783  3091 980))
      (outline (path signal 120  3091 -980  3091 -1783))
      (outline (path signal 120  3131 1742  3131 980))
      (outline (path signal 120  3131 -980  3131 -1742))
      (outline (path signal 120  3171 1699  3171 980))
      (outline (path signal 120  3171 -980  3171 -1699))
      (outline (path signal 120  3211 1654  3211 980))
      (outline (path signal 120  3211 -980  3211 -1654))
      (outline (path signal 120  3251 1606  3251 980))
      (outline (path signal 120  3251 -980  3251 -1606))
      (outline (path signal 120  3291 1556  3291 980))
      (outline (path signal 120  3291 -980  3291 -1556))
      (outline (path signal 120  3331 1504  3331 980))
      (outline (path signal 120  3331 -980  3331 -1504))
      (outline (path signal 120  3371 1448  3371 980))
      (outline (path signal 120  3371 -980  3371 -1448))
      (outline (path signal 120  3411 1390  3411 980))
      (outline (path signal 120  3411 -980  3411 -1390))
      (outline (path signal 120  3451 1327  3451 980))
      (outline (path signal 120  3451 -980  3451 -1327))
      (outline (path signal 120  3491 1261  3491 -1261))
      (outline (path signal 120  3531 1189  3531 -1189))
      (outline (path signal 120  3571 1112  3571 -1112))
      (outline (path signal 120  3611 1028  3611 -1028))
      (outline (path signal 120  3651 934  3651 -934))
      (outline (path signal 120  3691 829  3691 -829))
      (outline (path signal 120  3731 707  3731 -707))
      (outline (path signal 120  3771 559  3771 -559))
      (outline (path signal 120  3811 354  3811 -354))
      (outline (path signal 120  -2200 0  -1000 0))
      (outline (path signal 120  -1600 650  -1600 -650))
      (outline (path signal 50  -1600 2850  -1600 -2850))
      (outline (path signal 50  -1600 -2850  4100 -2850))
      (outline (path signal 50  4100 -2850  4100 2850))
      (outline (path signal 50  4100 2850  -1600 2850))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image "TO_SOT_Packages_THT:TO-220-3_Vertical"
      (outline (path signal 100  -2460 2500  -2460 -1900))
      (outline (path signal 100  -2460 -1900  7540 -1900))
      (outline (path signal 100  7540 -1900  7540 2500))
      (outline (path signal 100  7540 2500  -2460 2500))
      (outline (path signal 100  -2460 1230  7540 1230))
      (outline (path signal 100  690 2500  690 1230))
      (outline (path signal 100  4390 2500  4390 1230))
      (outline (path signal 120  -2580 2620  7660 2620))
      (outline (path signal 120  -2580 -2021  7660 -2021))
      (outline (path signal 120  -2580 2620  -2580 -2021))
      (outline (path signal 120  7660 2620  7660 -2021))
      (outline (path signal 120  -2580 1110  7660 1110))
      (outline (path signal 120  690 2620  690 1110))
      (outline (path signal 120  4391 2620  4391 1110))
      (outline (path signal 50  -2710 2750  -2710 -2160))
      (outline (path signal 50  -2710 -2160  7790 -2160))
      (outline (path signal 50  7790 -2160  7790 2750))
      (outline (path signal 50  7790 2750  -2710 2750))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Oval[A]Pad_1800x1800_um 2 2540 0)
      (pin Oval[A]Pad_1800x1800_um 3 5080 0)
    )
    (image Resistors_ThroughHole:R_Axial_DIN0309_L9.0mm_D3.2mm_P2.54mm_Vertical
      (outline (path signal 100  1600 0  1521.69 -494.427  1294.43 -940.456  940.456 -1294.43
            494.427 -1521.69  0 -1600  -494.427 -1521.69  -940.456 -1294.43
            -1294.43 -940.456  -1521.69 -494.427  -1600 0  -1521.69 494.427
            -1294.43 940.456  -940.456 1294.43  -494.427 1521.69  0 1600
            494.427 1521.69  940.456 1294.43  1294.43 940.456  1521.69 494.427
            1600 0))
      (outline (path signal 100  0 0  2540 0))
      (outline (path signal 50  -1950 1950  -1950 -1950))
      (outline (path signal 50  -1950 -1950  3650 -1950))
      (outline (path signal 50  3650 -1950  3650 1950))
      (outline (path signal 50  3650 1950  -1950 1950))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
    )
    (image Wire_Pads:SolderWirePad_single_SMD_5x10mm
      (outline (path signal 50  2750 5250  -2750 5250))
      (outline (path signal 50  2750 -5250  2750 5250))
      (outline (path signal 50  -2750 -5250  2750 -5250))
      (outline (path signal 50  -2750 5250  -2750 -5250))
      (pin Rect[T]Pad_5000x10000_um 1 0 0)
    )
    (image Capacitors_ThroughHole:CP_Radial_D12.5mm_P5.00mm
      (outline (path signal 100  8750 0  8669.06 -1002.57  8428.35 -1979.17  8034.1 -2904.52
            7496.52 -3754.64  6829.53 -4507.52  6050.4 -5143.65  5179.33 -5646.56
            4238.86 -6003.24  3253.35 -6204.43  2248.34 -6244.93  1249.84 -6123.69
            283.719 -5843.85  -625 -5412.66  -1452.78 -4841.28  -2178.19 -4144.52
            -2782.44 -3340.41  -3249.87 -2449.79  -3568.39 -1495.72  -3729.73 -502.916
            -3729.73 502.916  -3568.39 1495.72  -3249.87 2449.79  -2782.44 3340.41
            -2178.19 4144.52  -1452.78 4841.28  -625 5412.66  283.719 5843.85
            1249.84 6123.69  2248.34 6244.93  3253.35 6204.43  4238.86 6003.24
            5179.33 5646.56  6050.4 5143.65  6829.53 4507.52  7496.52 3754.64
            8034.1 2904.52  8428.35 1979.17  8669.06 1002.57  8750 0))
      (outline (path signal 120  8840 0  8761.94 -991.795  8529.7 -1959.17  8148.98 -2878.3
            7629.17 -3726.56  6983.06 -4483.06  6226.56 -5129.17  5378.3 -5648.98
            4459.17 -6029.7  3491.8 -6261.94  2500 -6340  1508.2 -6261.94
            540.832 -6029.7  -378.3 -5648.98  -1226.56 -5129.17  -1983.06 -4483.06
            -2629.17 -3726.56  -3148.98 -2878.3  -3529.7 -1959.17  -3761.94 -991.795
            -3840 0  -3761.94 991.795  -3529.7 1959.17  -3148.98 2878.3
            -2629.17 3726.56  -1983.06 4483.06  -1226.56 5129.17  -378.3 5648.98
            540.832 6029.7  1508.2 6261.94  2500 6340  3491.8 6261.94  4459.17 6029.7
            5378.3 5648.98  6226.56 5129.17  6983.06 4483.06  7629.17 3726.56
            8148.98 2878.3  8529.7 1959.17  8761.94 991.795  8840 0))
      (outline (path signal 100  -3200 0  -1400 0))
      (outline (path signal 100  -2300 900  -2300 -900))
      (outline (path signal 120  2500 6300  2500 -6300))
      (outline (path signal 120  2540 6300  2540 -6300))
      (outline (path signal 120  2580 6300  2580 -6300))
      (outline (path signal 120  2620 6299  2620 -6299))
      (outline (path signal 120  2660 6298  2660 -6298))
      (outline (path signal 120  2700 6297  2700 -6297))
      (outline (path signal 120  2740 6296  2740 -6296))
      (outline (path signal 120  2780 6294  2780 -6294))
      (outline (path signal 120  2820 6292  2820 -6292))
      (outline (path signal 120  2860 6290  2860 -6290))
      (outline (path signal 120  2900 6288  2900 -6288))
      (outline (path signal 120  2940 6285  2940 -6285))
      (outline (path signal 120  2980 6282  2980 -6282))
      (outline (path signal 120  3020 6279  3020 -6279))
      (outline (path signal 120  3060 6276  3060 -6276))
      (outline (path signal 120  3100 6272  3100 -6272))
      (outline (path signal 120  3140 6268  3140 -6268))
      (outline (path signal 120  3180 6264  3180 -6264))
      (outline (path signal 120  3221 6259  3221 -6259))
      (outline (path signal 120  3261 6255  3261 -6255))
      (outline (path signal 120  3301 6250  3301 -6250))
      (outline (path signal 120  3341 6245  3341 -6245))
      (outline (path signal 120  3381 6239  3381 -6239))
      (outline (path signal 120  3421 6233  3421 -6233))
      (outline (path signal 120  3461 6227  3461 -6227))
      (outline (path signal 120  3501 6221  3501 -6221))
      (outline (path signal 120  3541 6215  3541 -6215))
      (outline (path signal 120  3581 6208  3581 -6208))
      (outline (path signal 120  3621 6201  3621 1380))
      (outline (path signal 120  3621 -1380  3621 -6201))
      (outline (path signal 120  3661 6193  3661 1380))
      (outline (path signal 120  3661 -1380  3661 -6193))
      (outline (path signal 120  3701 6186  3701 1380))
      (outline (path signal 120  3701 -1380  3701 -6186))
      (outline (path signal 120  3741 6178  3741 1380))
      (outline (path signal 120  3741 -1380  3741 -6178))
      (outline (path signal 120  3781 6170  3781 1380))
      (outline (path signal 120  3781 -1380  3781 -6170))
      (outline (path signal 120  3821 6162  3821 1380))
      (outline (path signal 120  3821 -1380  3821 -6162))
      (outline (path signal 120  3861 6153  3861 1380))
      (outline (path signal 120  3861 -1380  3861 -6153))
      (outline (path signal 120  3901 6144  3901 1380))
      (outline (path signal 120  3901 -1380  3901 -6144))
      (outline (path signal 120  3941 6135  3941 1380))
      (outline (path signal 120  3941 -1380  3941 -6135))
      (outline (path signal 120  3981 6125  3981 1380))
      (outline (path signal 120  3981 -1380  3981 -6125))
      (outline (path signal 120  4021 6116  4021 1380))
      (outline (path signal 120  4021 -1380  4021 -6116))
      (outline (path signal 120  4061 6106  4061 1380))
      (outline (path signal 120  4061 -1380  4061 -6106))
      (outline (path signal 120  4101 6095  4101 1380))
      (outline (path signal 120  4101 -1380  4101 -6095))
      (outline (path signal 120  4141 6085  4141 1380))
      (outline (path signal 120  4141 -1380  4141 -6085))
      (outline (path signal 120  4181 6074  4181 1380))
      (outline (path signal 120  4181 -1380  4181 -6074))
      (outline (path signal 120  4221 6063  4221 1380))
      (outline (path signal 120  4221 -1380  4221 -6063))
      (outline (path signal 120  4261 6051  4261 1380))
      (outline (path signal 120  4261 -1380  4261 -6051))
      (outline (path signal 120  4301 6040  4301 1380))
      (outline (path signal 120  4301 -1380  4301 -6040))
      (outline (path signal 120  4341 6028  4341 1380))
      (outline (path signal 120  4341 -1380  4341 -6028))
      (outline (path signal 120  4381 6015  4381 1380))
      (outline (path signal 120  4381 -1380  4381 -6015))
      (outline (path signal 120  4421 6003  4421 1380))
      (outline (path signal 120  4421 -1380  4421 -6003))
      (outline (path signal 120  4461 5990  4461 1380))
      (outline (path signal 120  4461 -1380  4461 -5990))
      (outline (path signal 120  4501 5977  4501 1380))
      (outline (path signal 120  4501 -1380  4501 -5977))
      (outline (path signal 120  4541 5963  4541 1380))
      (outline (path signal 120  4541 -1380  4541 -5963))
      (outline (path signal 120  4581 5950  4581 1380))
      (outline (path signal 120  4581 -1380  4581 -5950))
      (outline (path signal 120  4621 5936  4621 1380))
      (outline (path signal 120  4621 -1380  4621 -5936))
      (outline (path signal 120  4661 5921  4661 1380))
      (outline (path signal 120  4661 -1380  4661 -5921))
      (outline (path signal 120  4701 5907  4701 1380))
      (outline (path signal 120  4701 -1380  4701 -5907))
      (outline (path signal 120  4741 5892  4741 1380))
      (outline (path signal 120  4741 -1380  4741 -5892))
      (outline (path signal 120  4781 5876  4781 1380))
      (outline (path signal 120  4781 -1380  4781 -5876))
      (outline (path signal 120  4821 5861  4821 1380))
      (outline (path signal 120  4821 -1380  4821 -5861))
      (outline (path signal 120  4861 5845  4861 1380))
      (outline (path signal 120  4861 -1380  4861 -5845))
      (outline (path signal 120  4901 5829  4901 1380))
      (outline (path signal 120  4901 -1380  4901 -5829))
      (outline (path signal 120  4941 5812  4941 1380))
      (outline (path signal 120  4941 -1380  4941 -5812))
      (outline (path signal 120  4981 5795  4981 1380))
      (outline (path signal 120  4981 -1380  4981 -5795))
      (outline (path signal 120  5021 5778  5021 1380))
      (outline (path signal 120  5021 -1380  5021 -5778))
      (outline (path signal 120  5061 5761  5061 1380))
      (outline (path signal 120  5061 -1380  5061 -5761))
      (outline (path signal 120  5101 5743  5101 1380))
      (outline (path signal 120  5101 -1380  5101 -5743))
      (outline (path signal 120  5141 5725  5141 1380))
      (outline (path signal 120  5141 -1380  5141 -5725))
      (outline (path signal 120  5181 5706  5181 1380))
      (outline (path signal 120  5181 -1380  5181 -5706))
      (outline (path signal 120  5221 5687  5221 1380))
      (outline (path signal 120  5221 -1380  5221 -5687))
      (outline (path signal 120  5261 5668  5261 1380))
      (outline (path signal 120  5261 -1380  5261 -5668))
      (outline (path signal 120  5301 5649  5301 1380))
      (outline (path signal 120  5301 -1380  5301 -5649))
      (outline (path signal 120  5341 5629  5341 1380))
      (outline (path signal 120  5341 -1380  5341 -5629))
      (outline (path signal 120  5381 5609  5381 1380))
      (outline (path signal 120  5381 -1380  5381 -5609))
      (outline (path signal 120  5421 5588  5421 1380))
      (outline (path signal 120  5421 -1380  5421 -5588))
      (outline (path signal 120  5461 5567  5461 1380))
      (outline (path signal 120  5461 -1380  5461 -5567))
      (outline (path signal 120  5501 5546  5501 1380))
      (outline (path signal 120  5501 -1380  5501 -5546))
      (outline (path signal 120  5541 5524  5541 1380))
      (outline (path signal 120  5541 -1380  5541 -5524))
      (outline (path signal 120  5581 5502  5581 1380))
      (outline (path signal 120  5581 -1380  5581 -5502))
      (outline (path signal 120  5621 5480  5621 1380))
      (outline (path signal 120  5621 -1380  5621 -5480))
      (outline (path signal 120  5661 5457  5661 1380))
      (outline (path signal 120  5661 -1380  5661 -5457))
      (outline (path signal 120  5701 5434  5701 1380))
      (outline (path signal 120  5701 -1380  5701 -5434))
      (outline (path signal 120  5741 5410  5741 1380))
      (outline (path signal 120  5741 -1380  5741 -5410))
      (outline (path signal 120  5781 5386  5781 1380))
      (outline (path signal 120  5781 -1380  5781 -5386))
      (outline (path signal 120  5821 5362  5821 1380))
      (outline (path signal 120  5821 -1380  5821 -5362))
      (outline (path signal 120  5861 5337  5861 1380))
      (outline (path signal 120  5861 -1380  5861 -5337))
      (outline (path signal 120  5901 5312  5901 1380))
      (outline (path signal 120  5901 -1380  5901 -5312))
      (outline (path signal 120  5941 5286  5941 1380))
      (outline (path signal 120  5941 -1380  5941 -5286))
      (outline (path signal 120  5981 5260  5981 1380))
      (outline (path signal 120  5981 -1380  5981 -5260))
      (outline (path signal 120  6021 5234  6021 1380))
      (outline (path signal 120  6021 -1380  6021 -5234))
      (outline (path signal 120  6061 5207  6061 1380))
      (outline (path signal 120  6061 -1380  6061 -5207))
      (outline (path signal 120  6101 5179  6101 1380))
      (outline (path signal 120  6101 -1380  6101 -5179))
      (outline (path signal 120  6141 5151  6141 1380))
      (outline (path signal 120  6141 -1380  6141 -5151))
      (outline (path signal 120  6181 5123  6181 1380))
      (outline (path signal 120  6181 -1380  6181 -5123))
      (outline (path signal 120  6221 5094  6221 1380))
      (outline (path signal 120  6221 -1380  6221 -5094))
      (outline (path signal 120  6261 5065  6261 1380))
      (outline (path signal 120  6261 -1380  6261 -5065))
      (outline (path signal 120  6301 5035  6301 1380))
      (outline (path signal 120  6301 -1380  6301 -5035))
      (outline (path signal 120  6341 5005  6341 1380))
      (outline (path signal 120  6341 -1380  6341 -5005))
      (outline (path signal 120  6381 4975  6381 -4975))
      (outline (path signal 120  6421 4943  6421 -4943))
      (outline (path signal 120  6461 4912  6461 -4912))
      (outline (path signal 120  6501 4879  6501 -4879))
      (outline (path signal 120  6541 4847  6541 -4847))
      (outline (path signal 120  6581 4813  6581 -4813))
      (outline (path signal 120  6621 4779  6621 -4779))
      (outline (path signal 120  6661 4745  6661 -4745))
      (outline (path signal 120  6701 4710  6701 -4710))
      (outline (path signal 120  6741 4674  6741 -4674))
      (outline (path signal 120  6781 4638  6781 -4638))
      (outline (path signal 120  6821 4601  6821 -4601))
      (outline (path signal 120  6861 4563  6861 -4563))
      (outline (path signal 120  6901 4525  6901 -4525))
      (outline (path signal 120  6941 4486  6941 -4486))
      (outline (path signal 120  6981 4447  6981 -4447))
      (outline (path signal 120  7021 4406  7021 -4406))
      (outline (path signal 120  7061 4365  7061 -4365))
      (outline (path signal 120  7101 4323  7101 -4323))
      (outline (path signal 120  7141 4281  7141 -4281))
      (outline (path signal 120  7181 4238  7181 -4238))
      (outline (path signal 120  7221 4193  7221 -4193))
      (outline (path signal 120  7261 4148  7261 -4148))
      (outline (path signal 120  7301 4102  7301 -4102))
      (outline (path signal 120  7341 4056  7341 -4056))
      (outline (path signal 120  7381 4008  7381 -4008))
      (outline (path signal 120  7421 3959  7421 -3959))
      (outline (path signal 120  7461 3909  7461 -3909))
      (outline (path signal 120  7501 3859  7501 -3859))
      (outline (path signal 120  7541 3807  7541 -3807))
      (outline (path signal 120  7581 3754  7581 -3754))
      (outline (path signal 120  7621 3700  7621 -3700))
      (outline (path signal 120  7661 3644  7661 -3644))
      (outline (path signal 120  7701 3588  7701 -3588))
      (outline (path signal 120  7741 3530  7741 -3530))
      (outline (path signal 120  7781 3470  7781 -3470))
      (outline (path signal 120  7821 3409  7821 -3409))
      (outline (path signal 120  7861 3347  7861 -3347))
      (outline (path signal 120  7901 3282  7901 -3282))
      (outline (path signal 120  7941 3217  7941 -3217))
      (outline (path signal 120  7981 3149  7981 -3149))
      (outline (path signal 120  8021 3079  8021 -3079))
      (outline (path signal 120  8061 3007  8061 -3007))
      (outline (path signal 120  8101 2933  8101 -2933))
      (outline (path signal 120  8141 2856  8141 -2856))
      (outline (path signal 120  8181 2777  8181 -2777))
      (outline (path signal 120  8221 2695  8221 -2695))
      (outline (path signal 120  8261 2610  8261 -2610))
      (outline (path signal 120  8301 2521  8301 -2521))
      (outline (path signal 120  8341 2428  8341 -2428))
      (outline (path signal 120  8381 2331  8381 -2331))
      (outline (path signal 120  8421 2230  8421 -2230))
      (outline (path signal 120  8461 2122  8461 -2122))
      (outline (path signal 120  8501 2009  8501 -2009))
      (outline (path signal 120  8541 1888  8541 -1888))
      (outline (path signal 120  8581 1757  8581 -1757))
      (outline (path signal 120  8621 1616  8621 -1616))
      (outline (path signal 120  8661 1460  8661 -1460))
      (outline (path signal 120  8701 1285  8701 -1285))
      (outline (path signal 120  8741 1082  8741 -1082))
      (outline (path signal 120  8781 831  8781 -831))
      (outline (path signal 120  8821 464  8821 -464))
      (outline (path signal 120  -3200 0  -1400 0))
      (outline (path signal 120  -2300 900  -2300 -900))
      (outline (path signal 50  -4100 6600  -4100 -6600))
      (outline (path signal 50  -4100 -6600  9100 -6600))
      (outline (path signal 50  9100 -6600  9100 6600))
      (outline (path signal 50  9100 6600  -4100 6600))
      (pin Rect[A]Pad_2400x2400_um 1 0 0)
      (pin Round[A]Pad_2400_um 2 5000 0)
    )
    (image toripoyo:ArduinoNano
      (outline (path signal 50  -8678 21840  8678 21840))
      (outline (path signal 50  8678 21840  8678 -21840))
      (outline (path signal 50  8678 -21840  -8678 -21840))
      (outline (path signal 50  -8678 -21840  -8678 21840))
      (outline (path signal 100  -8890 21590  8890 21590))
      (outline (path signal 100  8890 21590  8890 -21590))
      (outline (path signal 100  8890 -21590  -8890 -21590))
      (outline (path signal 100  -8890 -21590  -8890 21590))
      (outline (path signal 100  -8890 20320  -7620 21590))
      (outline (path signal 200  -8428 21590  8890 21590))
      (outline (path signal 200  -8890 -21590  8890 -21590))
      (pin Rect[A]Pad_1616x1616_um (rotate 90) 1 -7620 17780)
      (pin Round[A]Pad_1616_um (rotate 90) 2 -7620 15240)
      (pin Round[A]Pad_1616_um (rotate 90) 3 -7620 12700)
      (pin Round[A]Pad_1616_um (rotate 90) 4 -7620 10160)
      (pin Round[A]Pad_1616_um (rotate 90) 5 -7620 7620)
      (pin Round[A]Pad_1616_um (rotate 90) 6 -7620 5080)
      (pin Round[A]Pad_1616_um (rotate 90) 7 -7620 2540)
      (pin Round[A]Pad_1616_um (rotate 90) 8 -7620 0)
      (pin Round[A]Pad_1616_um (rotate 90) 9 -7620 -2540)
      (pin Round[A]Pad_1616_um (rotate 90) 10 -7620 -5080)
      (pin Round[A]Pad_1616_um (rotate 90) 11 -7620 -7620)
      (pin Round[A]Pad_1616_um (rotate 90) 12 -7620 -10160)
      (pin Round[A]Pad_1616_um (rotate 90) 13 -7620 -12700)
      (pin Round[A]Pad_1616_um (rotate 90) 14 -7620 -15240)
      (pin Round[A]Pad_1616_um (rotate 90) 15 -7620 -17780)
      (pin Round[A]Pad_1616_um (rotate 90) 16 7620 -17780)
      (pin Round[A]Pad_1616_um (rotate 90) 17 7620 -15240)
      (pin Round[A]Pad_1616_um (rotate 90) 18 7620 -12700)
      (pin Round[A]Pad_1616_um (rotate 90) 19 7620 -10160)
      (pin Round[A]Pad_1616_um (rotate 90) 20 7620 -7620)
      (pin Round[A]Pad_1616_um (rotate 90) 21 7620 -5080)
      (pin Round[A]Pad_1616_um (rotate 90) 22 7620 -2540)
      (pin Round[A]Pad_1616_um (rotate 90) 23 7620 0)
      (pin Round[A]Pad_1616_um (rotate 90) 24 7620 2540)
      (pin Round[A]Pad_1616_um (rotate 90) 25 7620 5080)
      (pin Round[A]Pad_1616_um (rotate 90) 26 7620 7620)
      (pin Round[A]Pad_1616_um (rotate 90) 27 7620 10160)
      (pin Round[A]Pad_1616_um (rotate 90) 28 7620 12700)
      (pin Round[A]Pad_1616_um (rotate 90) 29 7620 15240)
      (pin Round[A]Pad_1616_um (rotate 90) 30 7620 17780)
    )
    (image "Diodes_SMD:D_SOD-123"
      (outline (path signal 120  -2250 1000  -2250 -1000))
      (outline (path signal 100  250 0  750 0))
      (outline (path signal 100  250 -400  -350 0))
      (outline (path signal 100  250 400  250 -400))
      (outline (path signal 100  -350 0  250 400))
      (outline (path signal 100  -350 0  -350 -550))
      (outline (path signal 100  -350 0  -350 550))
      (outline (path signal 100  -750 0  -350 0))
      (outline (path signal 100  -1400 -900  -1400 900))
      (outline (path signal 100  1400 -900  -1400 -900))
      (outline (path signal 100  1400 900  1400 -900))
      (outline (path signal 100  -1400 900  1400 900))
      (outline (path signal 50  -2350 1150  2350 1150))
      (outline (path signal 50  2350 1150  2350 -1150))
      (outline (path signal 50  2350 -1150  -2350 -1150))
      (outline (path signal 50  -2350 1150  -2350 -1150))
      (outline (path signal 120  -2250 -1000  1650 -1000))
      (outline (path signal 120  -2250 1000  1650 1000))
      (pin Rect[T]Pad_900x1200_um 1 -1650 0)
      (pin Rect[T]Pad_900x1200_um 2 1650 0)
    )
    (image LEDs:LED_0603_HandSoldering
      (outline (path signal 120  -1800 550  -1800 -550))
      (outline (path signal 100  -200 200  -200 -200))
      (outline (path signal 100  -150 0  150 200))
      (outline (path signal 100  150 -200  -150 0))
      (outline (path signal 100  150 200  150 -200))
      (outline (path signal 100  800 -400  -800 -400))
      (outline (path signal 100  800 400  800 -400))
      (outline (path signal 100  -800 400  800 400))
      (outline (path signal 120  -1800 -550  800 -550))
      (outline (path signal 120  -1800 550  800 550))
      (outline (path signal 50  -1960 700  1950 700))
      (outline (path signal 50  -1960 700  -1960 -700))
      (outline (path signal 50  1950 -700  1950 700))
      (outline (path signal 50  1950 -700  -1960 -700))
      (outline (path signal 100  -800 400  -800 -400))
      (pin Rect[T]Pad_1200x900_um 1 -1100 0)
      (pin Rect[T]Pad_1200x900_um 2 1100 0)
    )
    (image Capacitors_SMD:C_0805_HandSoldering
      (outline (path signal 100  -1000 -620  -1000 620))
      (outline (path signal 100  1000 -620  -1000 -620))
      (outline (path signal 100  1000 620  1000 -620))
      (outline (path signal 100  -1000 620  1000 620))
      (outline (path signal 120  500 850  -500 850))
      (outline (path signal 120  -500 -850  500 -850))
      (outline (path signal 50  -2250 880  2250 880))
      (outline (path signal 50  -2250 880  -2250 -870))
      (outline (path signal 50  2250 -870  2250 880))
      (outline (path signal 50  2250 -870  -2250 -870))
      (pin Rect[T]Pad_1500x1250_um 1 -1250 0)
      (pin Rect[T]Pad_1500x1250_um 2 1250 0)
    )
    (image Resistors_SMD:R_0805_HandSoldering
      (outline (path signal 100  -1000 -620  -1000 620))
      (outline (path signal 100  1000 -620  -1000 -620))
      (outline (path signal 100  1000 620  1000 -620))
      (outline (path signal 100  -1000 620  1000 620))
      (outline (path signal 120  600 -880  -600 -880))
      (outline (path signal 120  -600 880  600 880))
      (outline (path signal 50  -2350 900  2350 900))
      (outline (path signal 50  -2350 900  -2350 -900))
      (outline (path signal 50  2350 -900  2350 900))
      (outline (path signal 50  2350 -900  -2350 -900))
      (pin Rect[T]Pad_1500x1300_um 1 -1350 0)
      (pin Rect[T]Pad_1500x1300_um 2 1350 0)
    )
    (image "TO_SOT_Packages_SMD:SC-59"
      (outline (path signal 100  -850 -1550  -850 1000))
      (outline (path signal 120  -1450 1650  950 1650))
      (outline (path signal 120  950 1650  950 600))
      (outline (path signal 120  -850 -1650  950 -1650))
      (outline (path signal 120  950 -1650  950 -600))
      (outline (path signal 100  -850 -1550  850 -1550))
      (outline (path signal 100  -300 1550  -850 1000))
      (outline (path signal 100  -300 1550  850 1550))
      (outline (path signal 100  850 1520  850 -1520))
      (outline (path signal 50  -1900 1800  1900 1800))
      (outline (path signal 50  -1900 1800  -1900 -1800))
      (outline (path signal 50  1900 -1800  1900 1800))
      (outline (path signal 50  1900 -1800  -1900 -1800))
      (pin Rect[T]Pad_900x800_um 1 -1200 950)
      (pin Rect[T]Pad_900x800_um 2 -1200 -950)
      (pin Rect[T]Pad_900x800_um 3 1200 0)
    )
    (image toripoyo:SW_AKZK
      (outline (path signal 127  -1270 7620  -1270 -2540))
      (outline (path signal 127  -1270 -2540  8890 -2540))
      (outline (path signal 127  8890 -2540  8890 7620))
      (outline (path signal 127  8890 7620  -1270 7620))
      (outline (path signal 254  0 6350  7620 6350))
      (outline (path signal 254  7620 6350  7620 -1270))
      (outline (path signal 254  7620 -1270  0 -1270))
      (outline (path signal 254  0 -1270  0 6350))
      (pin Oval[A]Pad_1496.06x1496.06_um 1 0 0)
      (pin Oval[A]Pad_1496.06x1496.06_um 2 0 5080)
      (pin Oval[A]Pad_1496.06x1496.06_um 2@1 7620 5080)
      (pin Oval[A]Pad_1496.06x1496.06_um 1@1 7620 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1616_um
      (shape (circle F.Cu 1616))
      (shape (circle B.Cu 1616))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_2400_um
      (shape (circle F.Cu 2400))
      (shape (circle B.Cu 2400))
      (attach off)
    )
    (padstack Round[A]Pad_4000_um
      (shape (circle F.Cu 4000))
      (shape (circle B.Cu 4000))
      (attach off)
    )
    (padstack Oval[A]Pad_1496.06x1496.06_um
      (shape (path F.Cu 1496.06  0 0  0 0))
      (shape (path B.Cu 1496.06  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1800x1800_um
      (shape (path F.Cu 1800  0 0  0 0))
      (shape (path B.Cu 1800  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x2400_um
      (shape (rect F.Cu -1200 -1200 1200 1200))
      (shape (rect B.Cu -1200 -1200 1200 1200))
      (attach off)
    )
    (padstack Rect[T]Pad_5000x10000_um
      (shape (rect F.Cu -2500 -5000 2500 5000))
      (attach off)
    )
    (padstack Rect[T]Pad_900x800_um
      (shape (rect F.Cu -450 -400 450 400))
      (attach off)
    )
    (padstack Rect[T]Pad_900x1200_um
      (shape (rect F.Cu -450 -600 450 600))
      (attach off)
    )
    (padstack Rect[T]Pad_1200x900_um
      (shape (rect F.Cu -600 -450 600 450))
      (attach off)
    )
    (padstack Rect[T]Pad_1500x1250_um
      (shape (rect F.Cu -750 -625 750 625))
      (attach off)
    )
    (padstack Rect[T]Pad_1500x1300_um
      (shape (rect F.Cu -750 -650 750 650))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1616x1616_um
      (shape (rect F.Cu -808 -808 808 808))
      (shape (rect B.Cu -808 -808 808 808))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
    (padstack "Via[0-1]_1600:1200_um"
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
  )
  (network
    (net AD6
      (pins IC1-25 C1-1 R2-1)
    )
    (net GND
      (pins RV1-3 C2-2 C6-2 Q3-3 Q6-3 Q9-3 U1-2 P2-1 C7-2 C8-2 C9-2 IC1-4 IC1-29 D4-1
        D5-1 D6-1 D7-1 C1-2 C3-2 C5-2 C10-2 C11-2 C12-2 C13-2 R13-2 R14-2 R15-2 R25-2
        R26-2 R27-2 Q1-2 Q7-2 Q11-2 SW1-2 SW1-2@1)
    )
    (net "Net-(C2-Pad1)"
      (pins C2-1 R3-1 U1-1 C3-1)
    )
    (net +5V
      (pins RV1-1 C6-1 U1-3 IC1-27 C5-1 R1-2)
    )
    (net VCC
      (pins Q2-3 Q5-3 Q8-3 R3-2 P1-1 C7-1 C8-1 C9-1 R4-2 R9-2 R19-2 Q4-3 Q10-3 Q12-3)
    )
    (net AD0
      (pins IC1-19 C10-1 R10-2 R13-1)
    )
    (net AD1
      (pins IC1-20 C11-1 R11-2 R14-1)
    )
    (net AD2
      (pins IC1-21 C12-1 R12-2 R15-1)
    )
    (net AD3
      (pins IC1-22 C13-1 R29-1 R30-1 R31-1)
    )
    (net G1H
      (pins IC1-9 R6-1 R20-1)
    )
    (net G1L
      (pins IC1-8 R7-2)
    )
    (net G2H
      (pins IC1-12 R8-1 R21-1)
    )
    (net G2L
      (pins IC1-13 R17-2)
    )
    (net G3H
      (pins IC1-14 R18-1 R22-1)
    )
    (net G3L
      (pins IC1-6 R24-2)
    )
    (net SW1
      (pins IC1-11 R1-1 SW1-1 SW1-1@1)
    )
    (net OutU
      (pins Q8-2 Q9-2 P5-1 R12-1 R33-1)
    )
    (net OutV
      (pins Q5-2 Q6-2 P4-1 R11-1 R32-1)
    )
    (net OutW
      (pins Q2-2 Q3-2 P3-1 R10-1 R28-1)
    )
    (net "Net-(Q3-Pad1)"
      (pins Q3-1 R7-1)
    )
    (net "Net-(Q6-Pad1)"
      (pins Q6-1 R17-1)
    )
    (net "Net-(Q9-Pad1)"
      (pins Q9-1 R24-1)
    )
    (net "Net-(R2-Pad2)"
      (pins RV1-2 R2-2)
    )
    (net "Net-(D1-Pad1)"
      (pins D1-1 R4-1 Q1-3 Q4-1)
    )
    (net "Net-(D1-Pad2)"
      (pins D1-2 R5-2 Q4-2)
    )
    (net "Net-(D2-Pad1)"
      (pins D2-1 R9-1 Q7-3 Q10-1)
    )
    (net "Net-(D2-Pad2)"
      (pins D2-2 R16-2 Q10-2)
    )
    (net "Net-(D3-Pad1)"
      (pins D3-1 R19-1 Q11-3 Q12-1)
    )
    (net "Net-(D3-Pad2)"
      (pins D3-2 R23-2 Q12-2)
    )
    (net "Net-(Q2-Pad1)"
      (pins Q2-1 R5-1)
    )
    (net "Net-(Q5-Pad1)"
      (pins Q5-1 R16-1)
    )
    (net "Net-(Q8-Pad1)"
      (pins Q8-1 R23-1)
    )
    (net "Net-(D4-Pad2)"
      (pins D4-2 R20-2)
    )
    (net "Net-(D5-Pad2)"
      (pins D5-2 R21-2)
    )
    (net "Net-(D6-Pad2)"
      (pins D6-2 R22-2)
    )
    (net "Net-(R25-Pad1)"
      (pins R25-1 R28-2 R29-2)
    )
    (net "Net-(R26-Pad1)"
      (pins R26-1 R30-2 R32-2)
    )
    (net "Net-(R27-Pad1)"
      (pins R27-1 R31-2 R33-2)
    )
    (net "Net-(D7-Pad2)"
      (pins D7-2 R34-2)
    )
    (net MODE
      (pins IC1-10 R34-1)
    )
    (net "Net-(Q1-Pad1)"
      (pins R6-2 Q1-1)
    )
    (net "Net-(Q7-Pad1)"
      (pins R8-2 Q7-1)
    )
    (net "Net-(Q11-Pad1)"
      (pins R18-2 Q11-1)
    )
    (class kicad_default ""
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 300)
        (clearance 300.1)
      )
    )
    (class POWER OutU OutV OutW VCC
      (circuit
        (use_via Via[0-1]_1600:1200_um)
      )
      (rule
        (width 2000)
        (clearance 500.1)
      )
    )
    (class SIGNAL +5V AD0 AD1 AD2 AD3 AD6 G1H G1L G2H G2L G3H G3L GND MODE
      "Net-(C2-Pad1)" "Net-(D1-Pad1)" "Net-(D1-Pad2)" "Net-(D2-Pad1)" "Net-(D2-Pad2)"
      "Net-(D3-Pad1)" "Net-(D3-Pad2)" "Net-(D4-Pad2)" "Net-(D5-Pad2)" "Net-(D6-Pad2)"
      "Net-(D7-Pad2)" "Net-(Q1-Pad1)" "Net-(Q11-Pad1)" "Net-(Q2-Pad1)" "Net-(Q3-Pad1)"
      "Net-(Q5-Pad1)" "Net-(Q6-Pad1)" "Net-(Q7-Pad1)" "Net-(Q8-Pad1)" "Net-(Q9-Pad1)"
      "Net-(R2-Pad2)" "Net-(R25-Pad1)" "Net-(R26-Pad1)" "Net-(R27-Pad1)" SW1
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 500)
        (clearance 300.1)
      )
    )
  )
  (wiring
  )
)
