INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sources_1/new/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sim_1/new/DIV_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module_tb
