verilog work "ipcore_dir/fifo_32_64k.v"
verilog work "ipcore_dir/pcie_v6_0/source/pcie_bram_v6.v"
verilog work "ipcore_dir/pcie_v6_0/source/gtx_tx_sync_rate_v6.v"
verilog work "ipcore_dir/pcie_v6_0/source/gtx_rx_valid_filter_v6.v"
verilog work "ipcore_dir/pcie_v6_0/source/gtx_drp_chanalign_fix_3752_v6.v"
verilog work "bmd1052/BMD_INTR_CTRL.v"
verilog work "bmd1052/BMD_EP_MEM.v"
verilog work "ipcore_dir/pcie_v6_0/source/pcie_pipe_misc_v6.v"
verilog work "ipcore_dir/pcie_v6_0/source/pcie_pipe_lane_v6.v"
verilog work "ipcore_dir/pcie_v6_0/source/pcie_brams_v6.v"
verilog work "ipcore_dir/pcie_v6_0/source/gtx_wrapper_v6.v"
vhdl work "ipcore_dir/aurora_v10/src/aurora_v10_aurora_pkg.vhd"
verilog work "bmd1052/BMD_EP_MEM_ACCESS.v"
verilog work "bmd1052/BMD_64_TX_ENGINE.v"
verilog work "bmd1052/BMD_64_RX_ENGINE.v"
verilog work "ipcore_dir/pcie_v6_0/source/pcie_upconfig_fix_3451_v6.v"
verilog work "ipcore_dir/pcie_v6_0/source/pcie_pipe_v6.v"
verilog work "ipcore_dir/pcie_v6_0/source/pcie_gtx_v6.v"
verilog work "ipcore_dir/pcie_v6_0/source/pcie_bram_top_v6.v"
vhdl work "ipcore_dir/aurora_v10/src/aurora_v10_sym_gen_4byte.vhd"
vhdl work "ipcore_dir/aurora_v10/src/aurora_v10_sym_dec_4byte.vhd"
vhdl work "ipcore_dir/aurora_v10/src/aurora_v10_lane_init_sm_4byte.vhd"
vhdl work "ipcore_dir/aurora_v10/src/aurora_v10_idle_and_ver_gen.vhd"
vhdl work "ipcore_dir/aurora_v10/src/aurora_v10_err_detect_4byte.vhd"
vhdl work "ipcore_dir/aurora_v10/src/aurora_v10_chbond_count_dec_4byte.vhd"
vhdl work "ipcore_dir/aurora_v10/src/aurora_v10_channel_init_sm.vhd"
vhdl work "ipcore_dir/aurora_v10/src/aurora_v10_channel_err_detect.vhd"
vhdl work "ipcore_dir/Aurora_V10/example_design/gt/Aurora_V10_gtx.vhd"
verilog work "bmd1052/nouse/BMD_TO_CTRL.v"
verilog work "bmd1052/nouse/BMD_CFG_CTRL.v"
verilog work "bmd1052/BMD_EP.v"
verilog work "ipcore_dir/pcie_v6_0/source/pcie_reset_delay_v6.v"
verilog work "ipcore_dir/pcie_v6_0/source/pcie_clocking_v6.v"
verilog work "ipcore_dir/pcie_v6_0/source/pcie_2_0_v6.v"
vhdl work "ipcore_dir/aurora_v10/src/aurora_v10_tx_stream.vhd"
vhdl work "ipcore_dir/aurora_v10/src/aurora_v10_rx_stream.vhd"
vhdl work "ipcore_dir/Aurora_V10/src/Aurora_V10_ll_to_axi.vhd"
vhdl work "ipcore_dir/aurora_v10/src/aurora_v10_global_logic.vhd"
vhdl work "ipcore_dir/Aurora_V10/src/Aurora_V10_axi_to_ll.vhd"
vhdl work "ipcore_dir/aurora_v10/src/aurora_v10_aurora_lane_4byte.vhd"
vhdl work "ipcore_dir/aurora_v10/example_design/gt/aurora_v10_transceiver_wrapper.vhd"
verilog work "bmd1052/BMD.v"
verilog work "ipcore_dir/pcie_v6_0/source/pcie_v6_0.v"
vhdl work "ipcore_dir/aurora_v10/example_design/aurora_v10.vhd"
verilog work "bmd1052/v6_pci_exp_64b_app.v"
vhdl work "Aurora_V10_standard_cc_module.vhd"
vhdl work "Aurora_V10_reset_logic.vhd"
vhdl work "Aurora_V10_clock_module.vhd"
verilog work "ipcore_dir/fifo_32_2k.v"
verilog work "bmd1052/xilinx_pci_exp_ep.v"
vhdl work "aurora_module.vhd"
verilog work "DEC_TOP.v"
