Classic Timing Analyzer report for uart
Wed Aug 15 09:14:32 2012
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_in_325hz'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                     ;
+------------------------------+-------+---------------+----------------------------------+---------+------------+--------------+--------------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From    ; To         ; From Clock   ; To Clock     ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------+------------+--------------+--------------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.904 ns                         ; rxd_in  ; rxd_ck     ; --           ; clk_in_325hz ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.285 ns                         ; recv[8] ; rxd_out[8] ; clk_in_325hz ; --           ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.338 ns                        ; rxd_in  ; recv[8]    ; --           ; clk_in_325hz ; 0            ;
; Clock Setup: 'clk_in_325hz'  ; N/A   ; None          ; 184.98 MHz ( period = 5.406 ns ) ; rxd_ck  ; rec_st[0]  ; clk_in_325hz ; clk_in_325hz ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;         ;            ;              ;              ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------+------------+--------------+--------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM1270T144C5      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_in_325hz    ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_in_325hz'                                                                                                                                                                            ;
+-------+------------------------------------------------+--------------+--------------+--------------+--------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From         ; To           ; From Clock   ; To Clock     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------+--------------+--------------+--------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 184.98 MHz ( period = 5.406 ns )               ; rxd_ck       ; rec_st[0]    ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 4.697 ns                ;
; N/A   ; 190.62 MHz ( period = 5.246 ns )               ; rxd_ck_st[1] ; rec_st[0]    ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 4.537 ns                ;
; N/A   ; 192.12 MHz ( period = 5.205 ns )               ; rxd_ck       ; recv[8]      ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 4.496 ns                ;
; N/A   ; 197.16 MHz ( period = 5.072 ns )               ; rxd_ck_st[2] ; rec_st[0]    ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 4.363 ns                ;
; N/A   ; 198.22 MHz ( period = 5.045 ns )               ; rxd_ck_st[1] ; recv[8]      ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 4.336 ns                ;
; N/A   ; 205.30 MHz ( period = 4.871 ns )               ; rxd_ck_st[2] ; recv[8]      ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 4.162 ns                ;
; N/A   ; 211.73 MHz ( period = 4.723 ns )               ; rxd_ck_st[0] ; rec_st[0]    ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 4.014 ns                ;
; N/A   ; 217.34 MHz ( period = 4.601 ns )               ; rxd_ck_st[1] ; rxd_ck       ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 3.892 ns                ;
; N/A   ; 221.14 MHz ( period = 4.522 ns )               ; rxd_ck_st[0] ; recv[8]      ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 3.813 ns                ;
; N/A   ; 222.02 MHz ( period = 4.504 ns )               ; rxd_ck       ; rec_st[2]    ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 3.795 ns                ;
; N/A   ; 222.02 MHz ( period = 4.504 ns )               ; rxd_ck       ; rec_st[1]    ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 3.795 ns                ;
; N/A   ; 222.02 MHz ( period = 4.504 ns )               ; rxd_ck       ; rec_st[3]    ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 3.795 ns                ;
; N/A   ; 230.20 MHz ( period = 4.344 ns )               ; rxd_ck_st[1] ; rec_st[2]    ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 3.635 ns                ;
; N/A   ; 230.20 MHz ( period = 4.344 ns )               ; rxd_ck_st[1] ; rec_st[1]    ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 3.635 ns                ;
; N/A   ; 230.20 MHz ( period = 4.344 ns )               ; rxd_ck_st[1] ; rec_st[3]    ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 3.635 ns                ;
; N/A   ; 233.92 MHz ( period = 4.275 ns )               ; rxd_ck_st[0] ; rxd_ck       ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 3.566 ns                ;
; N/A   ; 236.63 MHz ( period = 4.226 ns )               ; rec_st[0]    ; recv[8]      ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 3.517 ns                ;
; N/A   ; 239.81 MHz ( period = 4.170 ns )               ; rxd_ck_st[2] ; rec_st[2]    ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 3.461 ns                ;
; N/A   ; 239.81 MHz ( period = 4.170 ns )               ; rxd_ck_st[2] ; rec_st[1]    ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 3.461 ns                ;
; N/A   ; 239.81 MHz ( period = 4.170 ns )               ; rxd_ck_st[2] ; rec_st[3]    ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 3.461 ns                ;
; N/A   ; 254.97 MHz ( period = 3.922 ns )               ; rec_st[2]    ; recv[8]      ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 3.213 ns                ;
; N/A   ; 255.10 MHz ( period = 3.920 ns )               ; rxd_ck_st[2] ; rxd_ck       ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 3.211 ns                ;
; N/A   ; 261.71 MHz ( period = 3.821 ns )               ; rxd_ck_st[0] ; rec_st[2]    ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 3.112 ns                ;
; N/A   ; 261.71 MHz ( period = 3.821 ns )               ; rxd_ck_st[0] ; rec_st[1]    ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 3.112 ns                ;
; N/A   ; 261.71 MHz ( period = 3.821 ns )               ; rxd_ck_st[0] ; rec_st[3]    ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 3.112 ns                ;
; N/A   ; 266.10 MHz ( period = 3.758 ns )               ; rec_st[1]    ; recv[8]      ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 3.049 ns                ;
; N/A   ; 279.64 MHz ( period = 3.576 ns )               ; rec_st[3]    ; recv[8]      ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 2.867 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; rec_st[0]    ; rec_st[3]    ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 2.567 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; rec_st[0]    ; rec_st[1]    ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 2.566 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; rec_st[0]    ; rec_st[2]    ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 2.562 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; recv[8]      ; recv[8]      ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 2.464 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; rec_st[2]    ; rec_st[3]    ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 2.142 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; rxd_ck_st[0] ; rxd_ck_st[2] ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 2.139 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; rxd_ck       ; rxd_ck       ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 2.117 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; rec_st[1]    ; rec_st[3]    ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 2.037 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; rec_st[1]    ; rec_st[2]    ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 2.030 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; rxd_ck_st[1] ; rxd_ck_st[2] ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 2.017 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; rxd_ck_st[1] ; rxd_ck_st[1] ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 2.002 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; rec_st[2]    ; rec_st[2]    ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 1.816 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; rec_st[1]    ; rec_st[1]    ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; rec_st[3]    ; rec_st[3]    ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 1.804 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; rxd_ck_st[2] ; rxd_ck_st[2] ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 1.803 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; rxd_ck_st[0] ; rxd_ck_st[1] ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 1.566 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; rxd_ck_st[0] ; rxd_ck_st[0] ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 1.560 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; rec_st[0]    ; rec_st[0]    ; clk_in_325hz ; clk_in_325hz ; None                        ; None                      ; 1.485 ns                ;
+-------+------------------------------------------------+--------------+--------------+--------------+--------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------+
; tsu                                                                 ;
+-------+--------------+------------+--------+---------+--------------+
; Slack ; Required tsu ; Actual tsu ; From   ; To      ; To Clock     ;
+-------+--------------+------------+--------+---------+--------------+
; N/A   ; None         ; 1.904 ns   ; rxd_in ; rxd_ck  ; clk_in_325hz ;
; N/A   ; None         ; 1.892 ns   ; rxd_in ; recv[8] ; clk_in_325hz ;
+-------+--------------+------------+--------+---------+--------------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+---------+------------+--------------+
; Slack ; Required tco ; Actual tco ; From    ; To         ; From Clock   ;
+-------+--------------+------------+---------+------------+--------------+
; N/A   ; None         ; 7.285 ns   ; recv[8] ; rxd_out[8] ; clk_in_325hz ;
+-------+--------------+------------+---------+------------+--------------+


+---------------------------------------------------------------------------+
; th                                                                        ;
+---------------+-------------+-----------+--------+---------+--------------+
; Minimum Slack ; Required th ; Actual th ; From   ; To      ; To Clock     ;
+---------------+-------------+-----------+--------+---------+--------------+
; N/A           ; None        ; -1.338 ns ; rxd_in ; recv[8] ; clk_in_325hz ;
; N/A           ; None        ; -1.350 ns ; rxd_in ; rxd_ck  ; clk_in_325hz ;
+---------------+-------------+-----------+--------+---------+--------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Aug 15 09:14:32 2012
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off uart -c uart
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_in_325hz" is an undefined clock
Info: Clock "clk_in_325hz" has Internal fmax of 184.98 MHz between source register "rxd_ck" and destination register "rec_st[0]" (period= 5.406 ns)
    Info: + Longest register to register delay is 4.697 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N3; Fanout = 2; REG Node = 'rxd_ck'
        Info: 2: + IC(0.939 ns) + CELL(0.914 ns) = 1.853 ns; Loc. = LC_X5_Y4_N9; Fanout = 5; COMB Node = 'rec_st[0]~8'
        Info: 3: + IC(1.601 ns) + CELL(1.243 ns) = 4.697 ns; Loc. = LC_X7_Y4_N2; Fanout = 5; REG Node = 'rec_st[0]'
        Info: Total cell delay = 2.157 ns ( 45.92 % )
        Info: Total interconnect delay = 2.540 ns ( 54.08 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk_in_325hz" to destination register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 9; CLK Node = 'clk_in_325hz'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X7_Y4_N2; Fanout = 5; REG Node = 'rec_st[0]'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
        Info: - Longest clock path from clock "clk_in_325hz" to source register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 9; CLK Node = 'clk_in_325hz'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X5_Y4_N3; Fanout = 2; REG Node = 'rxd_ck'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: tsu for register "rxd_ck" (data pin = "rxd_in", clock pin = "clk_in_325hz") is 1.904 ns
    Info: + Longest pin to register delay is 5.390 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_31; Fanout = 2; PIN Node = 'rxd_in'
        Info: 2: + IC(3.197 ns) + CELL(1.061 ns) = 5.390 ns; Loc. = LC_X5_Y4_N3; Fanout = 2; REG Node = 'rxd_ck'
        Info: Total cell delay = 2.193 ns ( 40.69 % )
        Info: Total interconnect delay = 3.197 ns ( 59.31 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "clk_in_325hz" to destination register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 9; CLK Node = 'clk_in_325hz'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X5_Y4_N3; Fanout = 2; REG Node = 'rxd_ck'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
Info: tco from clock "clk_in_325hz" to destination pin "rxd_out[8]" through register "recv[8]" is 7.285 ns
    Info: + Longest clock path from clock "clk_in_325hz" to source register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 9; CLK Node = 'clk_in_325hz'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X5_Y4_N7; Fanout = 2; REG Node = 'recv[8]'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 3.090 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N7; Fanout = 2; REG Node = 'recv[8]'
        Info: 2: + IC(0.768 ns) + CELL(2.322 ns) = 3.090 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'rxd_out[8]'
        Info: Total cell delay = 2.322 ns ( 75.15 % )
        Info: Total interconnect delay = 0.768 ns ( 24.85 % )
Info: th for register "recv[8]" (data pin = "rxd_in", clock pin = "clk_in_325hz") is -1.338 ns
    Info: + Longest clock path from clock "clk_in_325hz" to destination register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 9; CLK Node = 'clk_in_325hz'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X5_Y4_N7; Fanout = 2; REG Node = 'recv[8]'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: + Micro hold delay of destination is 0.221 ns
    Info: - Shortest pin to register delay is 5.378 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_31; Fanout = 2; PIN Node = 'rxd_in'
        Info: 2: + IC(3.185 ns) + CELL(1.061 ns) = 5.378 ns; Loc. = LC_X5_Y4_N7; Fanout = 2; REG Node = 'recv[8]'
        Info: Total cell delay = 2.193 ns ( 40.78 % )
        Info: Total interconnect delay = 3.185 ns ( 59.22 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 165 megabytes
    Info: Processing ended: Wed Aug 15 09:14:32 2012
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


