<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
   <inputclock preferredWidth="108" />
   <name preferredWidth="177" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="1848" height="1053" x="72" y="27" />
 <generation
   synthesis="VHDL"
   path="platform_designer/"
   testbench_simulation="VHDL"
   testbench_system="SIMPLE" />
</preferences>
