// Define individual gate modules using logical operators
module ANDGate(input logic a, input logic b, output logic out);
    assign out = a && b;
endmodule

module ORGate(input logic a, input logic b, output logic out);
    assign out = a || b;
endmodule

module XORGate(input logic a, input logic b, output logic out);
    assign out = a ^ b;
endmodule

module NANDGate(input logic a, input logic b, output logic out);
    assign out = ~(a && b);
endmodule

module NORGate(input logic a, input logic b, output logic out);
    assign out = ~(a || b);
endmodule

module XNORGate(input logic a, input logic b, output logic out);
    assign out = ~(a ^ b);
endmodule

module ANDNOTGate(input logic a, input logic b, output logic out);
    assign out = a && ~b;
endmodule

// TopModule instantiates the gate modules
module TopModule(
    input  logic a,
    input  logic b,
    output logic out_and,
    output logic out_or,
    output logic out_xor,
    output logic out_nand,
    output logic out_nor,
    output logic out_xnor,
    output logic out_anotb
);

    ANDGate and_gate(a, b, out_and);
    ORGate or_gate(a, b, out_or);
    XORGate xor_gate(a, b, out_xor);
    NANDGate nand_gate(a, b, out_nand);
    NORGate nor_gate(a, b, out_nor);
    XNORGate xnor_gate(a, b, out_xnor);
    ANDNOTGate andnot_gate(a, b, out_anotb);

endmodule