=====
SETUP
0.603
17.676
18.279
spi_dshot_1/dshot_pre_divider_counter_0_s0
2.113
2.686
spi_dshot_1/n1144_s0
3.705
4.902
spi_dshot_1/n1145_s0
4.902
4.973
spi_dshot_1/n1146_s0
4.973
5.045
spi_dshot_1/n1147_s0
5.045
5.116
spi_dshot_1/n1148_s0
5.116
5.187
spi_dshot_1/dshot_counter_valueNext_3_s2
7.784
9.157
spi_dshot_1/dshot_counter_valueNext_6_s3
10.183
11.473
spi_dshot_1/dshot_counter_valueNext_9_s2
12.498
13.781
spi_dshot_1/dshot_counter_valueNext_12_s6
14.319
15.609
spi_dshot_1/dshot_counter_valueNext_14_s1
16.649
17.676
spi_dshot_1/dshot_counter_value_14_s0
17.676
=====
SETUP
0.624
17.656
18.279
spi_dshot_1/dshot_pre_divider_counter_0_s0
2.113
2.686
spi_dshot_1/n1144_s0
3.705
4.902
spi_dshot_1/n1145_s0
4.902
4.973
spi_dshot_1/n1146_s0
4.973
5.045
spi_dshot_1/n1147_s0
5.045
5.116
spi_dshot_1/n1148_s0
5.116
5.187
spi_dshot_1/dshot_counter_valueNext_3_s2
7.784
9.157
spi_dshot_1/dshot_counter_valueNext_6_s3
10.183
11.473
spi_dshot_1/dshot_counter_valueNext_9_s2
12.498
13.781
spi_dshot_1/dshot_counter_valueNext_12_s6
14.319
15.609
spi_dshot_1/dshot_counter_valueNext_12_s5
16.628
17.656
spi_dshot_1/dshot_counter_value_12_s0
17.656
=====
SETUP
1.360
16.920
18.279
spi_dshot_1/dshot_pre_divider_counter_0_s0
2.113
2.686
spi_dshot_1/n1144_s0
3.705
4.902
spi_dshot_1/n1145_s0
4.902
4.973
spi_dshot_1/n1146_s0
4.973
5.045
spi_dshot_1/n1147_s0
5.045
5.116
spi_dshot_1/n1148_s0
5.116
5.187
spi_dshot_1/dshot_counter_valueNext_3_s2
7.784
9.157
spi_dshot_1/dshot_counter_valueNext_6_s3
10.183
11.473
spi_dshot_1/dshot_counter_valueNext_9_s2
12.498
13.781
spi_dshot_1/dshot_counter_valueNext_12_s6
14.319
15.609
spi_dshot_1/dshot_counter_valueNext_13_s1
15.630
16.920
spi_dshot_1/dshot_counter_value_13_s0
16.920
=====
SETUP
2.542
15.738
18.279
spi_dshot_1/_zz_when_utils_l25_1_s0
2.113
2.686
spi_dshot_1/n2076_s3
4.152
5.180
spi_dshot_1/spi_dshot_1_apb_m_PWDATA_0_s0
6.424
7.714
spi_dshot_1/spi_dshot_1_apb_m_PWDATA_0_s
8.932
10.306
spi_dshot_1/apb_m_PWDATA_0_s12
11.339
12.713
spi_slave_ctrl/_zz_io_kind_cpol_s0
15.738
=====
SETUP
2.581
15.698
18.279
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_0_s0
2.113
2.686
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushing_s1
4.146
5.436
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/when_Stream_l1021_s2
6.501
7.874
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/when_Stream_l1021_s1
9.298
10.326
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/n76_s1
11.762
13.052
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_RAMOUT_12_G[0]_s1
14.119
15.493
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_RAMOUT_12_G[0]_s0
15.493
15.679
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/_zz_logic_ram_port0_4_s0
15.698
=====
SETUP
2.770
15.955
18.725
spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1
2.113
2.686
spi_dshot_1/regs_data_s4366
4.341
5.631
spi_dshot_1/regs_data_s4369
6.251
7.278
spi_dshot_1/regs_data_s4368
10.326
11.109
spi_dshot_1/regs_data_s4380
12.327
13.610
spi_dshot_1/regs_data_regs_data_RAMREG_8_G[11]_s11
15.955
=====
SETUP
2.770
15.955
18.725
spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1
2.113
2.686
spi_dshot_1/regs_data_s4366
4.341
5.631
spi_dshot_1/regs_data_s4369
6.251
7.278
spi_dshot_1/regs_data_s4368
10.326
11.109
spi_dshot_1/regs_data_s4380
12.327
13.610
spi_dshot_1/regs_data_regs_data_RAMREG_8_G[2]_s11
15.955
=====
SETUP
2.779
15.946
18.725
spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1
2.113
2.686
spi_dshot_1/regs_data_s4366
4.341
5.631
spi_dshot_1/regs_data_s4369
6.251
7.278
spi_dshot_1/regs_data_s4368
10.326
11.109
spi_dshot_1/regs_data_s4380
12.327
13.610
spi_dshot_1/regs_data_regs_data_RAMREG_8_G[12]_s11
15.946
=====
SETUP
2.779
15.946
18.725
spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1
2.113
2.686
spi_dshot_1/regs_data_s4366
4.341
5.631
spi_dshot_1/regs_data_s4369
6.251
7.278
spi_dshot_1/regs_data_s4368
10.326
11.109
spi_dshot_1/regs_data_s4380
12.327
13.610
spi_dshot_1/regs_data_regs_data_RAMREG_8_G[1]_s11
15.946
=====
SETUP
2.788
15.937
18.725
spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1
2.113
2.686
spi_dshot_1/regs_data_s4366
4.341
5.631
spi_dshot_1/regs_data_s4369
6.251
7.278
spi_dshot_1/regs_data_s4368
10.326
11.109
spi_dshot_1/regs_data_s4380
12.327
13.610
spi_dshot_1/regs_data_regs_data_RAMREG_8_G[13]_s11
15.937
=====
SETUP
2.788
15.937
18.725
spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1
2.113
2.686
spi_dshot_1/regs_data_s4366
4.341
5.631
spi_dshot_1/regs_data_s4369
6.251
7.278
spi_dshot_1/regs_data_s4368
10.326
11.109
spi_dshot_1/regs_data_s4380
12.327
13.610
spi_dshot_1/regs_data_regs_data_RAMREG_8_G[5]_s11
15.937
=====
SETUP
2.833
15.446
18.279
spi_dshot_1/regs_data_regs_data_RAMREG_0_G[2]_s11
2.113
2.686
spi_dshot_1/n1208_s0
4.914
6.221
spi_dshot_1/n1209_s0
6.221
6.292
spi_dshot_1/n1210_s0
6.292
6.363
spi_dshot_1/n1211_s0
6.363
6.434
spi_dshot_1/n1212_s0
6.434
6.506
spi_dshot_1/n1213_s0
6.506
6.577
spi_dshot_1/n1214_s0
6.577
6.648
spi_dshot_1/n1215_s0
6.648
6.719
spi_dshot_1/n1216_s0
6.719
6.791
spi_dshot_1/n1217_s0
6.791
6.862
spi_dshot_1/n1218_s0
6.862
6.933
spi_dshot_1/n1219_s0
6.933
7.004
spi_dshot_1/n1220_s0
7.004
7.076
spi_dshot_1/n1221_s0
7.076
7.147
spi_dshot_1/dshot_counter_willClear_s1
9.964
10.747
spi_dshot_1/dshot_counter_valueNext_10_s1
14.072
15.446
spi_dshot_1/dshot_counter_value_10_s0
15.446
=====
SETUP
2.917
15.362
18.279
spi_dshot_1/regs_data_regs_data_RAMREG_0_G[2]_s11
2.113
2.686
spi_dshot_1/n1208_s0
4.914
6.221
spi_dshot_1/n1209_s0
6.221
6.292
spi_dshot_1/n1210_s0
6.292
6.363
spi_dshot_1/n1211_s0
6.363
6.434
spi_dshot_1/n1212_s0
6.434
6.506
spi_dshot_1/n1213_s0
6.506
6.577
spi_dshot_1/n1214_s0
6.577
6.648
spi_dshot_1/n1215_s0
6.648
6.719
spi_dshot_1/n1216_s0
6.719
6.791
spi_dshot_1/n1217_s0
6.791
6.862
spi_dshot_1/n1218_s0
6.862
6.933
spi_dshot_1/n1219_s0
6.933
7.004
spi_dshot_1/n1220_s0
7.004
7.076
spi_dshot_1/n1221_s0
7.076
7.147
spi_dshot_1/dshot_counter_willClear_s1
9.964
10.747
spi_dshot_1/dshot_counter_valueNext_11_s1
14.072
15.362
spi_dshot_1/dshot_counter_value_11_s0
15.362
=====
SETUP
2.917
15.362
18.279
spi_dshot_1/regs_data_regs_data_RAMREG_0_G[2]_s11
2.113
2.686
spi_dshot_1/n1208_s0
4.914
6.221
spi_dshot_1/n1209_s0
6.221
6.292
spi_dshot_1/n1210_s0
6.292
6.363
spi_dshot_1/n1211_s0
6.363
6.434
spi_dshot_1/n1212_s0
6.434
6.506
spi_dshot_1/n1213_s0
6.506
6.577
spi_dshot_1/n1214_s0
6.577
6.648
spi_dshot_1/n1215_s0
6.648
6.719
spi_dshot_1/n1216_s0
6.719
6.791
spi_dshot_1/n1217_s0
6.791
6.862
spi_dshot_1/n1218_s0
6.862
6.933
spi_dshot_1/n1219_s0
6.933
7.004
spi_dshot_1/n1220_s0
7.004
7.076
spi_dshot_1/n1221_s0
7.076
7.147
spi_dshot_1/dshot_counter_willClear_s1
9.964
10.747
spi_dshot_1/dshot_counter_valueNext_15_s1
14.072
15.362
spi_dshot_1/dshot_counter_value_15_s0
15.362
=====
SETUP
2.954
15.325
18.279
spi_dshot_1/regs_data_regs_data_RAMREG_0_G[2]_s11
2.113
2.686
spi_dshot_1/n1208_s0
4.914
6.221
spi_dshot_1/n1209_s0
6.221
6.292
spi_dshot_1/n1210_s0
6.292
6.363
spi_dshot_1/n1211_s0
6.363
6.434
spi_dshot_1/n1212_s0
6.434
6.506
spi_dshot_1/n1213_s0
6.506
6.577
spi_dshot_1/n1214_s0
6.577
6.648
spi_dshot_1/n1215_s0
6.648
6.719
spi_dshot_1/n1216_s0
6.719
6.791
spi_dshot_1/n1217_s0
6.791
6.862
spi_dshot_1/n1218_s0
6.862
6.933
spi_dshot_1/n1219_s0
6.933
7.004
spi_dshot_1/n1220_s0
7.004
7.076
spi_dshot_1/n1221_s0
7.076
7.147
spi_dshot_1/dshot_counter_willClear_s1
9.964
10.747
spi_dshot_1/dshot_counter_valueNext_4_s1
14.035
15.325
spi_dshot_1/dshot_counter_value_4_s0
15.325
=====
SETUP
2.954
15.325
18.279
spi_dshot_1/regs_data_regs_data_RAMREG_0_G[2]_s11
2.113
2.686
spi_dshot_1/n1208_s0
4.914
6.221
spi_dshot_1/n1209_s0
6.221
6.292
spi_dshot_1/n1210_s0
6.292
6.363
spi_dshot_1/n1211_s0
6.363
6.434
spi_dshot_1/n1212_s0
6.434
6.506
spi_dshot_1/n1213_s0
6.506
6.577
spi_dshot_1/n1214_s0
6.577
6.648
spi_dshot_1/n1215_s0
6.648
6.719
spi_dshot_1/n1216_s0
6.719
6.791
spi_dshot_1/n1217_s0
6.791
6.862
spi_dshot_1/n1218_s0
6.862
6.933
spi_dshot_1/n1219_s0
6.933
7.004
spi_dshot_1/n1220_s0
7.004
7.076
spi_dshot_1/n1221_s0
7.076
7.147
spi_dshot_1/dshot_counter_willClear_s1
9.964
10.747
spi_dshot_1/dshot_counter_valueNext_7_s1
14.035
15.325
spi_dshot_1/dshot_counter_value_7_s0
15.325
=====
SETUP
3.078
15.647
18.725
spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1
2.113
2.686
spi_dshot_1/regs_data_s4366
4.341
5.631
spi_dshot_1/regs_data_s4369
6.251
7.278
spi_dshot_1/regs_data_s4368
10.326
11.109
spi_dshot_1/regs_data_s4380
12.327
13.610
spi_dshot_1/regs_data_regs_data_RAMREG_8_G[8]_s11
15.647
=====
SETUP
3.078
15.647
18.725
spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1
2.113
2.686
spi_dshot_1/regs_data_s4366
4.341
5.631
spi_dshot_1/regs_data_s4369
6.251
7.278
spi_dshot_1/regs_data_s4368
10.326
11.109
spi_dshot_1/regs_data_s4380
12.327
13.610
spi_dshot_1/regs_data_regs_data_RAMREG_8_G[6]_s11
15.647
=====
SETUP
3.102
15.624
18.725
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_0_s0
2.113
2.686
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushing_s1
4.146
5.436
spi_dshot_1/n1646_s6
6.501
7.874
spi_dshot_1/n1579_s5
8.907
10.281
spi_dshot_1/n1578_s6
11.899
12.926
spi_dshot_1/spi_fsm_being_written_fsm_stateReg_0_s5
12.940
14.223
spi_dshot_1/spi_fsm_being_written_fsm_stateReg_0_s1
15.624
=====
SETUP
3.147
15.132
18.279
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_0_s0
2.113
2.686
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushing_s1
4.146
5.436
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/when_Stream_l1021_s2
6.501
7.874
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/when_Stream_l1021_s1
9.298
10.326
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/n76_s1
11.762
13.052
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_RAMOUT_0_G[0]_s1
14.145
14.927
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_RAMOUT_0_G[0]_s0
14.927
15.113
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/_zz_logic_ram_port0_0_s0
15.132
=====
SETUP
3.147
15.132
18.279
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_0_s0
2.113
2.686
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushing_s1
4.146
5.436
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/when_Stream_l1021_s2
6.501
7.874
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/when_Stream_l1021_s1
9.298
10.326
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/n76_s1
11.762
13.052
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_RAMOUT_9_G[0]_s1
14.145
14.927
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_RAMOUT_9_G[0]_s0
14.927
15.113
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/_zz_logic_ram_port0_3_s0
15.132
=====
SETUP
3.159
15.121
18.279
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_0_s0
2.113
2.686
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushing_s1
4.146
5.436
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/when_Stream_l1021_s2
6.501
7.874
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/when_Stream_l1021_s1
9.298
10.326
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/n76_s1
11.762
13.052
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_RAMOUT_21_G[0]_s1
14.133
14.916
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_RAMOUT_21_G[0]_s0
14.916
15.102
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/_zz_logic_ram_port0_7_s0
15.121
=====
SETUP
3.181
15.544
18.725
spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1
2.113
2.686
spi_dshot_1/regs_data_s4366
4.341
5.631
spi_dshot_1/regs_data_s4369
6.251
7.278
spi_dshot_1/regs_data_s4368
10.326
11.109
spi_dshot_1/regs_data_s4380
12.327
13.610
spi_dshot_1/regs_data_regs_data_RAMREG_8_G[10]_s11
15.544
=====
SETUP
3.181
15.544
18.725
spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1
2.113
2.686
spi_dshot_1/regs_data_s4366
4.341
5.631
spi_dshot_1/regs_data_s4369
6.251
7.278
spi_dshot_1/regs_data_s4368
10.326
11.109
spi_dshot_1/regs_data_s4380
12.327
13.610
spi_dshot_1/regs_data_regs_data_RAMREG_8_G[4]_s11
15.544
=====
SETUP
3.181
15.544
18.725
spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1
2.113
2.686
spi_dshot_1/regs_data_s4366
4.341
5.631
spi_dshot_1/regs_data_s4369
6.251
7.278
spi_dshot_1/regs_data_s4368
10.326
11.109
spi_dshot_1/regs_data_s4380
12.327
13.610
spi_dshot_1/regs_data_regs_data_RAMREG_8_G[0]_s11
15.544
=====
HOLD
0.711
2.768
2.057
spi_dshot_1/spi_fsm_being_written_fsm_stateReg_1_s2
2.039
2.455
spi_dshot_1/_zz_when_DShot_l71_4_regNext_s0
2.768
=====
HOLD
0.717
2.755
2.039
spi_dshot_1/spi_fsm_being_written_fsm_temp_data_8_s0
2.039
2.455
spi_dshot_1/regs_data_regs_data_RAMREG_3_G[8]_s11
2.755
=====
HOLD
0.885
2.923
2.039
spi_dshot_1/apb_operation_phase_0_s0
2.039
2.455
spi_dshot_1/n1917_s6
2.458
2.923
spi_dshot_1/apb_operation_phase_0_s0
2.923
=====
HOLD
0.885
2.923
2.039
spi_dshot_1/spi_fsm_sclk_count_value_0_s0
2.039
2.455
spi_dshot_1/spi_fsm_sclk_count_valueNext_0_s1
2.458
2.923
spi_dshot_1/spi_fsm_sclk_count_value_0_s0
2.923
=====
HOLD
0.886
2.925
2.039
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_risingOccupancy_s1
2.039
2.455
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushing_s4
2.460
2.925
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_risingOccupancy_s1
2.925
=====
HOLD
0.886
2.925
2.039
spi_slave_ctrl/spiCtrl/counter_value_2_s0
2.039
2.455
spi_slave_ctrl/spiCtrl/counter_valueNext_2_s1
2.460
2.925
spi_slave_ctrl/spiCtrl/counter_value_2_s0
2.925
=====
HOLD
0.886
2.925
2.039
spi_dshot_1/spi_fsm_being_written_fsm_ptr_4_s1
2.039
2.455
spi_dshot_1/n1993_s5
2.460
2.925
spi_dshot_1/spi_fsm_being_written_fsm_ptr_4_s1
2.925
=====
HOLD
0.886
2.925
2.039
spi_dshot_1/dshot_pre_divider_counter_1_s0
2.039
2.455
spi_dshot_1/n1770_s1
2.460
2.925
spi_dshot_1/dshot_pre_divider_counter_1_s0
2.925
=====
HOLD
0.886
2.925
2.039
spi_dshot_1/dshot_pre_divider_counter_2_s0
2.039
2.455
spi_dshot_1/n1769_s3
2.460
2.925
spi_dshot_1/dshot_pre_divider_counter_2_s0
2.925
=====
HOLD
0.886
2.925
2.039
spi_dshot_1/dshot_pre_divider_counter_3_s0
2.039
2.455
spi_dshot_1/n1768_s1
2.460
2.925
spi_dshot_1/dshot_pre_divider_counter_3_s0
2.925
=====
HOLD
0.886
2.925
2.039
spi_dshot_1/dshot_dshot_ptrs_5_1_s0
2.039
2.455
spi_dshot_1/n1868_s1
2.460
2.925
spi_dshot_1/dshot_dshot_ptrs_5_1_s0
2.925
=====
HOLD
0.886
2.925
2.039
spi_dshot_1/dshot_dshot_ptrs_3_1_s0
2.039
2.455
spi_dshot_1/n1834_s1
2.460
2.925
spi_dshot_1/dshot_dshot_ptrs_3_1_s0
2.925
=====
HOLD
0.886
2.925
2.039
spi_dshot_1/dshot_dshot_ptrs_3_3_s0
2.039
2.455
spi_dshot_1/n1832_s1
2.460
2.925
spi_dshot_1/dshot_dshot_ptrs_3_3_s0
2.925
=====
HOLD
0.886
2.925
2.039
spi_dshot_1/dshot_dshot_ptrs_2_1_s0
2.039
2.455
spi_dshot_1/n1817_s1
2.460
2.925
spi_dshot_1/dshot_dshot_ptrs_2_1_s0
2.925
=====
HOLD
0.886
2.925
2.039
spi_dshot_1/dshot_dshot_ptrs_1_0_s0
2.039
2.455
spi_dshot_1/n1801_s1
2.460
2.925
spi_dshot_1/dshot_dshot_ptrs_1_0_s0
2.925
=====
HOLD
0.886
2.925
2.039
spi_dshot_1/dshot_dshot_ptrs_0_0_s0
2.039
2.455
spi_dshot_1/n1784_s1
2.460
2.925
spi_dshot_1/dshot_dshot_ptrs_0_0_s0
2.925
=====
HOLD
0.888
2.926
2.039
spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_pushPtr_value_1_s0
2.039
2.455
spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/n64_s1
2.461
2.926
spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_pushPtr_value_1_s0
2.926
=====
HOLD
0.888
2.926
2.039
spi_dshot_1/apb_m_PWRITE_s5
2.039
2.455
spi_dshot_1/n2266_s7
2.461
2.926
spi_dshot_1/apb_m_PWRITE_s5
2.926
=====
HOLD
0.888
2.926
2.039
spi_dshot_1/dshot_dshot_ptrs_7_0_s0
2.039
2.455
spi_dshot_1/n1903_s1
2.461
2.926
spi_dshot_1/dshot_dshot_ptrs_7_0_s0
2.926
=====
HOLD
0.888
2.926
2.039
spi_dshot_1/dshot_dshot_ptrs_6_0_s0
2.039
2.455
spi_dshot_1/n1886_s1
2.461
2.926
spi_dshot_1/dshot_dshot_ptrs_6_0_s0
2.926
=====
HOLD
0.888
2.926
2.039
spi_dshot_1/dshot_dshot_ptrs_6_2_s0
2.039
2.455
spi_dshot_1/n1884_s1
2.461
2.926
spi_dshot_1/dshot_dshot_ptrs_6_2_s0
2.926
=====
HOLD
0.888
2.926
2.039
spi_dshot_1/dshot_dshot_ptrs_4_0_s0
2.039
2.455
spi_dshot_1/n1852_s1
2.461
2.926
spi_dshot_1/dshot_dshot_ptrs_4_0_s0
2.926
=====
HOLD
0.888
2.926
2.039
spi_dshot_1/dshot_dshot_ptrs_4_2_s0
2.039
2.455
spi_dshot_1/n1850_s1
2.461
2.926
spi_dshot_1/dshot_dshot_ptrs_4_2_s0
2.926
=====
HOLD
0.888
2.926
2.039
spi_dshot_1/dshot_dshot_ptrs_2_3_s0
2.039
2.455
spi_dshot_1/n1815_s1
2.461
2.926
spi_dshot_1/dshot_dshot_ptrs_2_3_s0
2.926
=====
HOLD
0.888
2.926
2.039
spi_dshot_1/dshot_dshot_ptrs_1_2_s0
2.039
2.455
spi_dshot_1/n1799_s1
2.461
2.926
spi_dshot_1/dshot_dshot_ptrs_1_2_s0
2.926
