{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1690477439363 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690477439363 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 27 22:33:59 2023 " "Processing started: Thu Jul 27 22:33:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690477439363 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690477439363 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off serial_fir_filter -c serial_fir_filter " "Command: quartus_map --read_settings_files=on --write_settings_files=off serial_fir_filter -c serial_fir_filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690477439364 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1690477439689 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1690477439689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_srcs/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_srcs/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "rtl_srcs/full_adder.v" "" { Text "D:/QP_projects/serial_fir_filter/rtl_srcs/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690477450067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690477450067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_srcs/multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_srcs/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "rtl_srcs/multiplier.v" "" { Text "D:/QP_projects/serial_fir_filter/rtl_srcs/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690477450069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690477450069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_srcs/mac_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_srcs/mac_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac_unit " "Found entity 1: mac_unit" {  } { { "rtl_srcs/mac_unit.v" "" { Text "D:/QP_projects/serial_fir_filter/rtl_srcs/mac_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690477450070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690477450070 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux rtl_srcs/mux.v " "Entity \"mux\" obtained from \"rtl_srcs/mux.v\" instead of from Quartus Prime megafunction library" {  } { { "rtl_srcs/mux.v" "" { Text "D:/QP_projects/serial_fir_filter/rtl_srcs/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1690477450071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_srcs/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_srcs/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "rtl_srcs/mux.v" "" { Text "D:/QP_projects/serial_fir_filter/rtl_srcs/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690477450071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690477450071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_srcs/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_srcs/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "rtl_srcs/datapath.v" "" { Text "D:/QP_projects/serial_fir_filter/rtl_srcs/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690477450073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690477450073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_srcs/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_srcs/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "rtl_srcs/controller.v" "" { Text "D:/QP_projects/serial_fir_filter/rtl_srcs/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690477450074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690477450074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_srcs/serial_fir_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_srcs/serial_fir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_fir " "Found entity 1: serial_fir" {  } { { "rtl_srcs/serial_fir_filter.v" "" { Text "D:/QP_projects/serial_fir_filter/rtl_srcs/serial_fir_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690477450075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690477450075 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "chash mac_unit.v(11) " "Verilog HDL Implicit Net warning at mac_unit.v(11): created implicit net for \"chash\"" {  } { { "rtl_srcs/mac_unit.v" "" { Text "D:/QP_projects/serial_fir_filter/rtl_srcs/mac_unit.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690477450076 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "serial_fir_filter " "Top-level design entity \"serial_fir_filter\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1690477450103 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690477450181 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 27 22:34:10 2023 " "Processing ended: Thu Jul 27 22:34:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690477450181 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690477450181 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690477450181 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1690477450181 ""}
