{
  "path": "$PRJ/examples/vhdl/dimensions.vhd",
  "modules": [
    {
      "name": "my_entity_0",
      "ports": [
        {
          "direction": "in",
          "dtype": "std_logic_vector",
          "name": "data_in",
          "dim": "[7:0]",
          "comment": [
            "-- 16-bit input"
          ]
        },
        {
          "direction": "in",
          "dtype": "std_logic_vector",
          "name": "address",
          "dim": "[15:0]"
        }
      ]
    },
    {
      "name": "my_entity_1",
      "ports": [
        {
          "direction": "in",
          "dtype": "integer",
          "name": "count_value"
        }
      ]
    },
    {
      "name": "my_entity_2",
      "params": [
        {
          "name": "WIDTH",
          "default": "8",
          "comment": [
            "-- Default width is 8 bits"
          ]
        }
      ],
      "ports": [
        {
          "direction": "in",
          "dtype": "std_logic_vector",
          "name": "data_in",
          "dim": "[WIDTH-1:0]"
        }
      ]
    }
  ]
}