============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Mon Oct 31 16:48:36 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../al_ip/Divder_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(401)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(408)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(415)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(422)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(429)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(436)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(443)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(450)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(457)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(464)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(471)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(478)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(485)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(492)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(499)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(506)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(513)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(520)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(527)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(534)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(541)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(548)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(555)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(562)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(569)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(576)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(583)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(590)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(597)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(604)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(611)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(618)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(625)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(632)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(639)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(646)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(653)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(660)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(667)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(674)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(681)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(688)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(695)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(702)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(709)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(716)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(723)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(730)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(737)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2384)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2433)
HDL-1007 : analyze verilog file ../../al_ip/Divider_32_gate.v
HDL-1007 : undeclared symbol 'open_n0', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(159)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(164)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(522)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(529)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(536)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(543)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(550)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(557)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(564)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(571)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(578)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(585)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(592)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(599)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(606)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(613)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(620)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(627)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(634)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(641)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(648)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(655)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(662)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(669)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(676)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(683)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(690)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(697)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(704)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(711)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(718)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(725)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(732)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(739)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(746)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(753)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(760)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(767)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(774)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(781)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(788)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(795)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(802)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(809)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(816)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(823)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(830)
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(837)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(844)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(851)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(858)
HDL-1007 : undeclared symbol 'open_n55', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(865)
HDL-1007 : undeclared symbol 'open_n56', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(872)
HDL-1007 : undeclared symbol 'open_n57', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(879)
HDL-1007 : undeclared symbol 'open_n58', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(886)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(893)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(900)
HDL-1007 : undeclared symbol 'open_n61', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(907)
HDL-1007 : undeclared symbol 'open_n62', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(914)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(921)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(928)
HDL-1007 : undeclared symbol 'open_n65', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(935)
HDL-1007 : undeclared symbol 'open_n66', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(942)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(949)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(956)
HDL-1007 : undeclared symbol 'open_n69', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(963)
HDL-1007 : undeclared symbol 'open_n70', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(970)
HDL-1007 : undeclared symbol 'open_n73', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3138)
HDL-1007 : undeclared symbol 'open_n74', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3250)
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in ../../RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in ../../RTL/image_process.v(210)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in ../../RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in ../../RTL/image_process.v(212)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 208 in ../../RTL/image_process.v(242)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 210 in ../../RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 211 in ../../RTL/image_process.v(244)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 212 in ../../RTL/image_process.v(245)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(54)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(58)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(64)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(68)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(69)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(75)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(79)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(80)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/image_select.v(54)
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/vga_display.v
HDL-1007 : analyze verilog file ../../RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Hu_Invariant_moment.v(40)
HDL-5007 WARNING: redeclaration of ANSI port 'X_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(141)
HDL-5007 WARNING: redeclaration of ANSI port 'Y_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(142)
HDL-5007 WARNING: identifier 'ok_flag_n02' is used before its declaration in ../../RTL/Hu_Invariant_moment.v(217)
HDL-1007 : analyze verilog file ../../RTL/Perimeter_aera.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Perimeter_aera.v(39)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 33 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/ov2640_sdram_gate.db" in  1.042301s wall, 0.984375s user + 0.062500s system = 1.046875s CPU (100.4%)

RUN-1004 : used memory is 216 MB, reserved memory is 194 MB, peak memory is 219 MB
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../123.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 89 trigger nets, 89 data nets.
KIT-1004 : Chipwatcher code = 1101001011111100
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.59063/cw/ -file ov2640_sdram_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\trigger.sv
HDL-1007 : analyze verilog file ov2640_sdram_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in ov2640_sdram_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=4,BUS_DIN_NUM=89,BUS_CTRL_NUM=194,BUS_WIDTH='{32'sb011000,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb011000,32'sb011001,32'sb0111001},BUS_CTRL_POS='{32'sb0,32'sb0110100,32'sb0111010,32'sb01111110}) in C:/Anlogic/TD5.6.59063/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=216) in C:/Anlogic/TD5.6.59063/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=216) in C:/Anlogic/TD5.6.59063/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.59063/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=4,BUS_DIN_NUM=89,BUS_CTRL_NUM=194,BUS_WIDTH='{32'sb011000,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb011000,32'sb011001,32'sb0111001},BUS_CTRL_POS='{32'sb0,32'sb0110100,32'sb0111010,32'sb01111110}) in C:/Anlogic/TD5.6.59063/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=89,BUS_CTRL_NUM=194,BUS_WIDTH='{32'sb011000,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb011000,32'sb011001,32'sb0111001},BUS_CTRL_POS='{32'sb0,32'sb0110100,32'sb0111010,32'sb01111110}) in C:/Anlogic/TD5.6.59063/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb011000) in C:/Anlogic/TD5.6.59063/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.59063/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in C:/Anlogic/TD5.6.59063/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.59063/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=4,BUS_DIN_NUM=89,BUS_CTRL_NUM=194,BUS_WIDTH='{32'sb011000,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb011000,32'sb011001,32'sb0111001},BUS_CTRL_POS='{32'sb0,32'sb0110100,32'sb0111010,32'sb01111110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=216)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=216)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=4,BUS_DIN_NUM=89,BUS_CTRL_NUM=194,BUS_WIDTH='{32'sb011000,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb011000,32'sb011001,32'sb0111001},BUS_CTRL_POS='{32'sb0,32'sb0110100,32'sb0111010,32'sb01111110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=89,BUS_CTRL_NUM=194,BUS_WIDTH='{32'sb011000,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb011000,32'sb011001,32'sb0111001},BUS_CTRL_POS='{32'sb0,32'sb0110100,32'sb0111010,32'sb01111110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb011000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1011 : Flatten model test_camera
SYN-1032 : 13849/20 useful/useless nets, 10628/2 useful/useless insts
SYN-1016 : Merged 25 instances.
SYN-1032 : 13341/18 useful/useless nets, 11285/14 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 624 better
SYN-1014 : Optimize round 2
SYN-1032 : 12840/45 useful/useless nets, 10784/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.665975s wall, 1.578125s user + 0.078125s system = 1.656250s CPU (99.4%)

RUN-1004 : used memory is 244 MB, reserved memory is 220 MB, peak memory is 246 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 89 IOs to PADs
RUN-1002 : start command "update_pll_param -module test_camera"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 88 instances.
SYN-2501 : Optimize round 1, 178 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 13570/15 useful/useless nets, 11523/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 47972, tnet num: 13570, tinst num: 11522, tnode num: 63837, tedge num: 88381.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.387296s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (99.1%)

RUN-1004 : used memory is 325 MB, reserved memory is 302 MB, peak memory is 325 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 13570 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 369 (3.14), #lev = 8 (1.44)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 369 (3.14), #lev = 8 (1.44)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 749 instances into 369 LUTs, name keeping = 73%.
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 617 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 224 adder to BLE ...
SYN-4008 : Packed 224 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.991499s wall, 2.968750s user + 0.031250s system = 3.000000s CPU (100.3%)

RUN-1004 : used memory is 257 MB, reserved memory is 232 MB, peak memory is 339 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  4.856009s wall, 4.703125s user + 0.140625s system = 4.843750s CPU (99.7%)

RUN-1004 : used memory is 257 MB, reserved memory is 232 MB, peak memory is 339 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net figuredata[19] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net figuredata[18] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net figuredata[17] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net figuredata[16] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net figuredata[15] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net figuredata[14] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net figuredata[13] will be merged to another kept net figuredata[12]
SYN-5055 WARNING: The kept net figuredata[12] will be merged to another kept net figuredata[11]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (469 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (452 clock/control pins, 0 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 8558 instances
RUN-0007 : 3085 luts, 3598 seqs, 1143 mslices, 525 lslices, 144 pads, 24 brams, 29 dsps
RUN-1001 : There are total 10803 nets
RUN-6004 WARNING: There are 6 nets with only 1 pin.
RUN-1001 : 7080 nets have 2 pins
RUN-1001 : 2776 nets have [3 - 5] pins
RUN-1001 : 752 nets have [6 - 10] pins
RUN-1001 : 110 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     332     
RUN-1001 :   No   |  No   |  Yes  |    1820     
RUN-1001 :   No   |  Yes  |  No   |     248     
RUN-1001 :   Yes  |  No   |  No   |     32      
RUN-1001 :   Yes  |  No   |  Yes  |    1142     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    61   |  43   |    108     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 210
PHY-3001 : Initial placement ...
PHY-3001 : design contains 8556 instances, 3085 luts, 3598 seqs, 1668 slices, 270 macros(1668 instances: 1143 mslices 525 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 2146 pins
PHY-0007 : Cell area utilization is 32%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 41902, tnet num: 10801, tinst num: 8556, tnode num: 53622, tedge num: 78519.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.343389s wall, 1.328125s user + 0.015625s system = 1.343750s CPU (100.0%)

RUN-1004 : used memory is 350 MB, reserved memory is 327 MB, peak memory is 350 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 10801 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.570374s wall, 1.546875s user + 0.015625s system = 1.562500s CPU (99.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.80107e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 8556.
PHY-3001 : Level 1 #clusters 1641.
PHY-3001 : End clustering;  0.032825s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (142.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 32%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 995408, overlap = 239.656
PHY-3002 : Step(2): len = 900601, overlap = 260.781
PHY-3002 : Step(3): len = 599509, overlap = 316.312
PHY-3002 : Step(4): len = 514782, overlap = 371.438
PHY-3002 : Step(5): len = 412318, overlap = 435.062
PHY-3002 : Step(6): len = 345004, overlap = 461.938
PHY-3002 : Step(7): len = 289028, overlap = 524.875
PHY-3002 : Step(8): len = 245581, overlap = 560.219
PHY-3002 : Step(9): len = 221104, overlap = 586.594
PHY-3002 : Step(10): len = 191693, overlap = 617.75
PHY-3002 : Step(11): len = 176741, overlap = 642.219
PHY-3002 : Step(12): len = 159821, overlap = 679.625
PHY-3002 : Step(13): len = 151821, overlap = 691.969
PHY-3002 : Step(14): len = 140384, overlap = 711.719
PHY-3002 : Step(15): len = 131757, overlap = 715.5
PHY-3002 : Step(16): len = 125431, overlap = 741.062
PHY-3002 : Step(17): len = 113764, overlap = 745.906
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.2896e-07
PHY-3002 : Step(18): len = 114410, overlap = 689.094
PHY-3002 : Step(19): len = 133145, overlap = 644.688
PHY-3002 : Step(20): len = 123438, overlap = 636.75
PHY-3002 : Step(21): len = 128198, overlap = 614.25
PHY-3002 : Step(22): len = 113322, overlap = 582.25
PHY-3002 : Step(23): len = 115066, overlap = 552.469
PHY-3002 : Step(24): len = 105667, overlap = 575.219
PHY-3002 : Step(25): len = 107574, overlap = 591.094
PHY-3002 : Step(26): len = 101758, overlap = 619.125
PHY-3002 : Step(27): len = 102351, overlap = 606.25
PHY-3002 : Step(28): len = 97758.6, overlap = 590.812
PHY-3002 : Step(29): len = 97942, overlap = 580.406
PHY-3002 : Step(30): len = 94175.8, overlap = 580.844
PHY-3002 : Step(31): len = 94558.8, overlap = 591.125
PHY-3002 : Step(32): len = 92810.8, overlap = 597.125
PHY-3002 : Step(33): len = 94174.8, overlap = 611.312
PHY-3002 : Step(34): len = 91733.3, overlap = 607.25
PHY-3002 : Step(35): len = 92464.7, overlap = 610.906
PHY-3002 : Step(36): len = 89492, overlap = 600.656
PHY-3002 : Step(37): len = 89652.5, overlap = 600
PHY-3002 : Step(38): len = 88350.9, overlap = 588.812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.85792e-06
PHY-3002 : Step(39): len = 93442.2, overlap = 573.812
PHY-3002 : Step(40): len = 101085, overlap = 542.406
PHY-3002 : Step(41): len = 99427.7, overlap = 545.188
PHY-3002 : Step(42): len = 101101, overlap = 531.688
PHY-3002 : Step(43): len = 100148, overlap = 517.781
PHY-3002 : Step(44): len = 101859, overlap = 496.25
PHY-3002 : Step(45): len = 99716.2, overlap = 476.75
PHY-3002 : Step(46): len = 100326, overlap = 463.219
PHY-3002 : Step(47): len = 99312.5, overlap = 461.062
PHY-3002 : Step(48): len = 99817.4, overlap = 469.969
PHY-3002 : Step(49): len = 99257.1, overlap = 487.469
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.71584e-06
PHY-3002 : Step(50): len = 104297, overlap = 470.125
PHY-3002 : Step(51): len = 112291, overlap = 440.75
PHY-3002 : Step(52): len = 110025, overlap = 444.375
PHY-3002 : Step(53): len = 113065, overlap = 410.25
PHY-3002 : Step(54): len = 113328, overlap = 388.156
PHY-3002 : Step(55): len = 114963, overlap = 382.219
PHY-3002 : Step(56): len = 113091, overlap = 384.188
PHY-3002 : Step(57): len = 114036, overlap = 389.781
PHY-3002 : Step(58): len = 113186, overlap = 382.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.43168e-06
PHY-3002 : Step(59): len = 119985, overlap = 379.594
PHY-3002 : Step(60): len = 126929, overlap = 341.438
PHY-3002 : Step(61): len = 124883, overlap = 337.188
PHY-3002 : Step(62): len = 127227, overlap = 317.312
PHY-3002 : Step(63): len = 125105, overlap = 303.469
PHY-3002 : Step(64): len = 126943, overlap = 295.625
PHY-3002 : Step(65): len = 126241, overlap = 276.312
PHY-3002 : Step(66): len = 128570, overlap = 256.438
PHY-3002 : Step(67): len = 128398, overlap = 246.344
PHY-3002 : Step(68): len = 130254, overlap = 259.438
PHY-3002 : Step(69): len = 128715, overlap = 250.781
PHY-3002 : Step(70): len = 129836, overlap = 245.844
PHY-3002 : Step(71): len = 128758, overlap = 236.969
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.48634e-05
PHY-3002 : Step(72): len = 139076, overlap = 228.344
PHY-3002 : Step(73): len = 144505, overlap = 231.25
PHY-3002 : Step(74): len = 144118, overlap = 214.094
PHY-3002 : Step(75): len = 145597, overlap = 219.75
PHY-3002 : Step(76): len = 144054, overlap = 221.75
PHY-3002 : Step(77): len = 144396, overlap = 210.625
PHY-3002 : Step(78): len = 144016, overlap = 212.062
PHY-3002 : Step(79): len = 144742, overlap = 211.656
PHY-3002 : Step(80): len = 143383, overlap = 202.781
PHY-3002 : Step(81): len = 143217, overlap = 192.844
PHY-3002 : Step(82): len = 142137, overlap = 195.094
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.97267e-05
PHY-3002 : Step(83): len = 150676, overlap = 184.5
PHY-3002 : Step(84): len = 154876, overlap = 180.156
PHY-3002 : Step(85): len = 154051, overlap = 165.281
PHY-3002 : Step(86): len = 154288, overlap = 156.375
PHY-3002 : Step(87): len = 154216, overlap = 157.156
PHY-3002 : Step(88): len = 155160, overlap = 154.062
PHY-3002 : Step(89): len = 155238, overlap = 158.875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.94534e-05
PHY-3002 : Step(90): len = 162031, overlap = 160.156
PHY-3002 : Step(91): len = 168921, overlap = 153.969
PHY-3002 : Step(92): len = 171108, overlap = 142.844
PHY-3002 : Step(93): len = 171494, overlap = 137.5
PHY-3002 : Step(94): len = 172410, overlap = 143.344
PHY-3002 : Step(95): len = 173406, overlap = 142.531
PHY-3002 : Step(96): len = 172147, overlap = 140.469
PHY-3002 : Step(97): len = 171984, overlap = 130.625
PHY-3002 : Step(98): len = 171666, overlap = 129
PHY-3002 : Step(99): len = 172240, overlap = 130.812
PHY-3002 : Step(100): len = 171594, overlap = 136.469
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000118907
PHY-3002 : Step(101): len = 176929, overlap = 128.969
PHY-3002 : Step(102): len = 181134, overlap = 128.75
PHY-3002 : Step(103): len = 182282, overlap = 125.062
PHY-3002 : Step(104): len = 183410, overlap = 115.719
PHY-3002 : Step(105): len = 184190, overlap = 120.062
PHY-3002 : Step(106): len = 185333, overlap = 118.75
PHY-3002 : Step(107): len = 184178, overlap = 117.562
PHY-3002 : Step(108): len = 184862, overlap = 107.656
PHY-3002 : Step(109): len = 186350, overlap = 103.594
PHY-3002 : Step(110): len = 187293, overlap = 100.5
PHY-3002 : Step(111): len = 186304, overlap = 101.188
PHY-3002 : Step(112): len = 186048, overlap = 98.3125
PHY-3002 : Step(113): len = 186532, overlap = 92.8125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000237814
PHY-3002 : Step(114): len = 189946, overlap = 90.875
PHY-3002 : Step(115): len = 193350, overlap = 85.5
PHY-3002 : Step(116): len = 195099, overlap = 87
PHY-3002 : Step(117): len = 196253, overlap = 86.7812
PHY-3002 : Step(118): len = 197117, overlap = 83.75
PHY-3002 : Step(119): len = 197229, overlap = 82
PHY-3002 : Step(120): len = 196182, overlap = 78.375
PHY-3002 : Step(121): len = 195895, overlap = 80.625
PHY-3002 : Step(122): len = 197119, overlap = 79.8438
PHY-3002 : Step(123): len = 197769, overlap = 79.9688
PHY-3002 : Step(124): len = 197077, overlap = 82.0938
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000431948
PHY-3002 : Step(125): len = 199653, overlap = 82.0938
PHY-3002 : Step(126): len = 202628, overlap = 81.4688
PHY-3002 : Step(127): len = 203379, overlap = 83.7188
PHY-3002 : Step(128): len = 203816, overlap = 82.9688
PHY-3002 : Step(129): len = 204839, overlap = 82.7812
PHY-3002 : Step(130): len = 205607, overlap = 82.2812
PHY-3002 : Step(131): len = 205105, overlap = 79.4062
PHY-3002 : Step(132): len = 204951, overlap = 81.7188
PHY-3002 : Step(133): len = 205248, overlap = 78.6562
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000816869
PHY-3002 : Step(134): len = 207361, overlap = 79.1562
PHY-3002 : Step(135): len = 210651, overlap = 75.4375
PHY-3002 : Step(136): len = 211315, overlap = 73.8125
PHY-3002 : Step(137): len = 211903, overlap = 69.375
PHY-3002 : Step(138): len = 212815, overlap = 71.0625
PHY-3002 : Step(139): len = 213455, overlap = 76.3125
PHY-3002 : Step(140): len = 213343, overlap = 74.0625
PHY-3002 : Step(141): len = 213646, overlap = 74.3125
PHY-3002 : Step(142): len = 214251, overlap = 76.5625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.047083s wall, 0.015625s user + 0.062500s system = 0.078125s CPU (165.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/10803.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 325960, over cnt = 956(2%), over = 5041, worst = 34
PHY-1001 : End global iterations;  0.324578s wall, 0.484375s user + 0.109375s system = 0.593750s CPU (182.9%)

PHY-1001 : Congestion index: top1 = 67.59, top5 = 48.26, top10 = 38.76, top15 = 33.13.
PHY-3001 : End congestion estimation;  0.465999s wall, 0.609375s user + 0.125000s system = 0.734375s CPU (157.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10801 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.252089s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (99.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.99726e-05
PHY-3002 : Step(143): len = 306625, overlap = 21.25
PHY-3002 : Step(144): len = 308116, overlap = 23.6875
PHY-3002 : Step(145): len = 300193, overlap = 30.4375
PHY-3002 : Step(146): len = 288691, overlap = 25.4375
PHY-3002 : Step(147): len = 282750, overlap = 25.3125
PHY-3002 : Step(148): len = 281050, overlap = 22.9375
PHY-3002 : Step(149): len = 277293, overlap = 21.75
PHY-3002 : Step(150): len = 272036, overlap = 23.3438
PHY-3002 : Step(151): len = 271866, overlap = 25.1875
PHY-3002 : Step(152): len = 269952, overlap = 25.7812
PHY-3002 : Step(153): len = 269939, overlap = 25.4375
PHY-3002 : Step(154): len = 266423, overlap = 24.9375
PHY-3002 : Step(155): len = 266423, overlap = 24.9375
PHY-3002 : Step(156): len = 265355, overlap = 24.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000139945
PHY-3002 : Step(157): len = 272048, overlap = 23.1875
PHY-3002 : Step(158): len = 272048, overlap = 23.1875
PHY-3002 : Step(159): len = 271757, overlap = 22.25
PHY-3002 : Step(160): len = 271757, overlap = 22.25
PHY-3002 : Step(161): len = 273367, overlap = 22.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000266089
PHY-3002 : Step(162): len = 282904, overlap = 22.5
PHY-3002 : Step(163): len = 288521, overlap = 19.125
PHY-3002 : Step(164): len = 296186, overlap = 17.625
PHY-3002 : Step(165): len = 295816, overlap = 17.625
PHY-3002 : Step(166): len = 295868, overlap = 14.625
PHY-3002 : Step(167): len = 294630, overlap = 14.1875
PHY-3002 : Step(168): len = 294060, overlap = 12.9375
PHY-3002 : Step(169): len = 294152, overlap = 12.625
PHY-3002 : Step(170): len = 294769, overlap = 15.4062
PHY-3002 : Step(171): len = 294259, overlap = 14.5312
PHY-3002 : Step(172): len = 294303, overlap = 14.5938
PHY-3002 : Step(173): len = 294461, overlap = 15.4062
PHY-3002 : Step(174): len = 294838, overlap = 13.9062
PHY-3002 : Step(175): len = 294991, overlap = 13.9062
PHY-3002 : Step(176): len = 293808, overlap = 14.7188
PHY-3002 : Step(177): len = 293434, overlap = 16.0312
PHY-3002 : Step(178): len = 293490, overlap = 16.9688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000532178
PHY-3002 : Step(179): len = 295071, overlap = 16.9062
PHY-3002 : Step(180): len = 297347, overlap = 14.3438
PHY-3002 : Step(181): len = 299652, overlap = 15.0312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000950586
PHY-3002 : Step(182): len = 301675, overlap = 15.625
PHY-3002 : Step(183): len = 306947, overlap = 17
PHY-3002 : Step(184): len = 311968, overlap = 11.7188
PHY-3002 : Step(185): len = 315550, overlap = 9.90625
PHY-3002 : Step(186): len = 315715, overlap = 11.7188
PHY-3002 : Step(187): len = 315651, overlap = 11.0312
PHY-3002 : Step(188): len = 315995, overlap = 9.65625
PHY-3002 : Step(189): len = 316346, overlap = 10.9062
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00175057
PHY-3002 : Step(190): len = 317316, overlap = 10.1562
PHY-3002 : Step(191): len = 320572, overlap = 10.4688
PHY-3002 : Step(192): len = 322257, overlap = 11.3438
PHY-3002 : Step(193): len = 324480, overlap = 11.4062
PHY-3002 : Step(194): len = 327054, overlap = 8.34375
PHY-3002 : Step(195): len = 330079, overlap = 6.78125
PHY-3002 : Step(196): len = 332006, overlap = 6.71875
PHY-3002 : Step(197): len = 333397, overlap = 6.21875
PHY-3002 : Step(198): len = 333923, overlap = 6.53125
PHY-3002 : Step(199): len = 333937, overlap = 7
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0032335
PHY-3002 : Step(200): len = 334416, overlap = 6.5
PHY-3002 : Step(201): len = 336511, overlap = 5.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 67/10803.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 372920, over cnt = 1408(4%), over = 5855, worst = 28
PHY-1001 : End global iterations;  0.524927s wall, 0.906250s user + 0.125000s system = 1.031250s CPU (196.5%)

PHY-1001 : Congestion index: top1 = 60.60, top5 = 46.81, top10 = 39.57, top15 = 35.28.
PHY-3001 : End congestion estimation;  0.663455s wall, 1.046875s user + 0.125000s system = 1.171875s CPU (176.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10801 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.264233s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (100.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000105305
PHY-3002 : Step(202): len = 324395, overlap = 109.344
PHY-3002 : Step(203): len = 316522, overlap = 78.6562
PHY-3002 : Step(204): len = 311566, overlap = 72.7812
PHY-3002 : Step(205): len = 307702, overlap = 68.0625
PHY-3002 : Step(206): len = 304309, overlap = 61.7188
PHY-3002 : Step(207): len = 297614, overlap = 69.9375
PHY-3002 : Step(208): len = 294415, overlap = 69.1875
PHY-3002 : Step(209): len = 294248, overlap = 55.625
PHY-3002 : Step(210): len = 292959, overlap = 57.5312
PHY-3002 : Step(211): len = 287474, overlap = 65.1562
PHY-3002 : Step(212): len = 285537, overlap = 65.5938
PHY-3002 : Step(213): len = 284629, overlap = 67.4375
PHY-3002 : Step(214): len = 280266, overlap = 65.0938
PHY-3002 : Step(215): len = 278199, overlap = 64.2188
PHY-3002 : Step(216): len = 277489, overlap = 64.5938
PHY-3002 : Step(217): len = 276992, overlap = 58.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00021061
PHY-3002 : Step(218): len = 280604, overlap = 64.375
PHY-3002 : Step(219): len = 283178, overlap = 57.1875
PHY-3002 : Step(220): len = 283450, overlap = 57.7188
PHY-3002 : Step(221): len = 283602, overlap = 49.625
PHY-3002 : Step(222): len = 284241, overlap = 48.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000415498
PHY-3002 : Step(223): len = 287403, overlap = 46.0938
PHY-3002 : Step(224): len = 290273, overlap = 44.25
PHY-3002 : Step(225): len = 295642, overlap = 41.75
PHY-3002 : Step(226): len = 300205, overlap = 39.6562
PHY-3002 : Step(227): len = 302202, overlap = 38.5625
PHY-3002 : Step(228): len = 302303, overlap = 34.25
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 41902, tnet num: 10801, tinst num: 8556, tnode num: 53622, tedge num: 78519.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.426284s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (100.8%)

RUN-1004 : used memory is 391 MB, reserved memory is 370 MB, peak memory is 409 MB
OPT-1001 : Total overflow 292.75 peak overflow 2.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 254/10803.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 352440, over cnt = 1388(3%), over = 4590, worst = 18
PHY-1001 : End global iterations;  0.590619s wall, 0.968750s user + 0.109375s system = 1.078125s CPU (182.5%)

PHY-1001 : Congestion index: top1 = 50.45, top5 = 38.85, top10 = 33.74, top15 = 30.58.
PHY-1001 : End incremental global routing;  0.739211s wall, 1.109375s user + 0.109375s system = 1.218750s CPU (164.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10801 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.284483s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (104.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.200420s wall, 1.578125s user + 0.109375s system = 1.687500s CPU (140.6%)

OPT-1001 : Current memory(MB): used = 402, reserve = 381, peak = 409.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8669/10803.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 352440, over cnt = 1388(3%), over = 4590, worst = 18
PHY-1002 : len = 368768, over cnt = 936(2%), over = 2462, worst = 18
PHY-1002 : len = 380280, over cnt = 495(1%), over = 1291, worst = 14
PHY-1002 : len = 386328, over cnt = 263(0%), over = 675, worst = 12
PHY-1002 : len = 392776, over cnt = 28(0%), over = 57, worst = 8
PHY-1001 : End global iterations;  0.557701s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (154.1%)

PHY-1001 : Congestion index: top1 = 43.88, top5 = 34.95, top10 = 31.17, top15 = 28.85.
OPT-1001 : End congestion update;  0.698608s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (143.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10801 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.214806s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (94.6%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.913562s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (131.7%)

OPT-1001 : Current memory(MB): used = 405, reserve = 385, peak = 409.
OPT-1001 : End physical optimization;  3.624780s wall, 4.296875s user + 0.109375s system = 4.406250s CPU (121.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3085 LUT to BLE ...
SYN-4008 : Packed 3085 LUT and 1652 SEQ to BLE.
SYN-4003 : Packing 1946 remaining SEQ's ...
SYN-4005 : Packed 978 SEQ with LUT/SLICE
SYN-4006 : 713 single LUT's are left
SYN-4006 : 968 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 4053/7950 primitive instances ...
PHY-3001 : End packing;  0.421678s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (100.0%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 4181 instances
RUN-1001 : 1987 mslices, 1987 lslices, 144 pads, 24 brams, 29 dsps
RUN-1001 : There are total 9243 nets
RUN-6004 WARNING: There are 6 nets with only 1 pin.
RUN-1001 : 5472 nets have 2 pins
RUN-1001 : 2816 nets have [3 - 5] pins
RUN-1001 : 766 nets have [6 - 10] pins
RUN-1001 : 106 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 13 nets have 100+ pins
PHY-3001 : design contains 4179 instances, 3974 slices, 270 macros(1668 instances: 1143 mslices 525 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1244 pins
PHY-3001 : Cell area utilization is 47%
PHY-3001 : After packing: Len = 301771, Over = 102.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4794/9243.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 373816, over cnt = 582(1%), over = 885, worst = 8
PHY-1002 : len = 376296, over cnt = 368(1%), over = 490, worst = 4
PHY-1002 : len = 378784, over cnt = 191(0%), over = 241, worst = 4
PHY-1002 : len = 380504, over cnt = 90(0%), over = 110, worst = 4
PHY-1002 : len = 381752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.632394s wall, 0.937500s user + 0.062500s system = 1.000000s CPU (158.1%)

PHY-1001 : Congestion index: top1 = 43.10, top5 = 33.93, top10 = 30.06, top15 = 27.67.
PHY-3001 : End congestion estimation;  0.806620s wall, 1.109375s user + 0.062500s system = 1.171875s CPU (145.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 36013, tnet num: 9241, tinst num: 4179, tnode num: 44417, tedge num: 71548.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.600439s wall, 1.546875s user + 0.046875s system = 1.593750s CPU (99.6%)

RUN-1004 : used memory is 102 MB, reserved memory is 390 MB, peak memory is 409 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9241 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.885893s wall, 1.843750s user + 0.046875s system = 1.890625s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.40141e-05
PHY-3002 : Step(229): len = 288986, overlap = 111
PHY-3002 : Step(230): len = 285083, overlap = 111.75
PHY-3002 : Step(231): len = 276381, overlap = 127
PHY-3002 : Step(232): len = 272999, overlap = 130
PHY-3002 : Step(233): len = 269477, overlap = 143
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.80282e-05
PHY-3002 : Step(234): len = 273532, overlap = 131
PHY-3002 : Step(235): len = 275800, overlap = 125
PHY-3002 : Step(236): len = 282895, overlap = 111.5
PHY-3002 : Step(237): len = 280892, overlap = 114.25
PHY-3002 : Step(238): len = 280725, overlap = 114.75
PHY-3002 : Step(239): len = 279379, overlap = 121.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.60563e-05
PHY-3002 : Step(240): len = 289525, overlap = 102.5
PHY-3002 : Step(241): len = 294362, overlap = 95.75
PHY-3002 : Step(242): len = 299843, overlap = 92
PHY-3002 : Step(243): len = 299652, overlap = 88
PHY-3002 : Step(244): len = 299440, overlap = 86.25
PHY-3002 : Step(245): len = 298245, overlap = 83.5
PHY-3002 : Step(246): len = 298033, overlap = 84
PHY-3002 : Step(247): len = 297943, overlap = 82.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000188722
PHY-3002 : Step(248): len = 306683, overlap = 75.75
PHY-3002 : Step(249): len = 310557, overlap = 75
PHY-3002 : Step(250): len = 313922, overlap = 72.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000377443
PHY-3002 : Step(251): len = 319855, overlap = 68.75
PHY-3002 : Step(252): len = 323537, overlap = 65.75
PHY-3002 : Step(253): len = 325128, overlap = 62.25
PHY-3002 : Step(254): len = 325442, overlap = 60.25
PHY-3002 : Step(255): len = 325662, overlap = 62.5
PHY-3002 : Step(256): len = 326067, overlap = 61.75
PHY-3002 : Step(257): len = 326131, overlap = 60
PHY-3002 : Step(258): len = 325746, overlap = 63.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.954065s wall, 0.593750s user + 1.921875s system = 2.515625s CPU (263.7%)

PHY-3001 : Trial Legalized: Len = 356851
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 237/9243.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 421224, over cnt = 752(2%), over = 1227, worst = 8
PHY-1002 : len = 425296, over cnt = 414(1%), over = 634, worst = 8
PHY-1002 : len = 430320, over cnt = 161(0%), over = 232, worst = 4
PHY-1002 : len = 432536, over cnt = 22(0%), over = 27, worst = 3
PHY-1002 : len = 432912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.215030s wall, 1.812500s user + 0.046875s system = 1.859375s CPU (153.0%)

PHY-1001 : Congestion index: top1 = 37.72, top5 = 32.82, top10 = 29.96, top15 = 27.99.
PHY-3001 : End congestion estimation;  1.424108s wall, 2.015625s user + 0.046875s system = 2.062500s CPU (144.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9241 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.254780s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (98.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.7739e-05
PHY-3002 : Step(259): len = 332037, overlap = 11.25
PHY-3002 : Step(260): len = 323273, overlap = 21.5
PHY-3002 : Step(261): len = 318635, overlap = 26.25
PHY-3002 : Step(262): len = 318036, overlap = 29.5
PHY-3002 : Step(263): len = 316666, overlap = 35.75
PHY-3002 : Step(264): len = 316495, overlap = 34.75
PHY-3002 : Step(265): len = 315938, overlap = 36.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010725s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (145.7%)

PHY-3001 : Legalized: Len = 327928, Over = 0
PHY-3001 : Spreading special nets. 62 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.034114s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.6%)

PHY-3001 : 80 instances has been re-located, deltaX = 21, deltaY = 48, maxDist = 2.
PHY-3001 : Final: Len = 329440, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 36013, tnet num: 9241, tinst num: 4179, tnode num: 44417, tedge num: 71548.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.596120s wall, 1.593750s user + 0.000000s system = 1.593750s CPU (99.9%)

RUN-1004 : used memory is 205 MB, reserved memory is 395 MB, peak memory is 409 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2991/9243.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 398328, over cnt = 649(1%), over = 970, worst = 6
PHY-1002 : len = 401616, over cnt = 311(0%), over = 408, worst = 6
PHY-1002 : len = 404832, over cnt = 108(0%), over = 143, worst = 4
PHY-1002 : len = 406160, over cnt = 21(0%), over = 21, worst = 1
PHY-1002 : len = 406464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.948487s wall, 1.468750s user + 0.250000s system = 1.718750s CPU (181.2%)

PHY-1001 : Congestion index: top1 = 38.06, top5 = 32.80, top10 = 29.73, top15 = 27.63.
PHY-1001 : End incremental global routing;  1.133674s wall, 1.656250s user + 0.250000s system = 1.906250s CPU (168.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9241 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.266273s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (99.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.582719s wall, 2.109375s user + 0.250000s system = 2.359375s CPU (149.1%)

OPT-1001 : Current memory(MB): used = 214, reserve = 399, peak = 409.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8065/9243.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 406464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.056568s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (82.9%)

PHY-1001 : Congestion index: top1 = 38.06, top5 = 32.80, top10 = 29.73, top15 = 27.63.
OPT-1001 : End congestion update;  0.218156s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (100.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9241 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.190730s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (98.3%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.409026s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (99.3%)

OPT-1001 : Current memory(MB): used = 216, reserve = 401, peak = 409.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9241 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.190241s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (98.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8065/9243.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 406464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.056673s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (110.3%)

PHY-1001 : Congestion index: top1 = 38.06, top5 = 32.80, top10 = 29.73, top15 = 27.63.
PHY-1001 : End incremental global routing;  0.218022s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (100.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9241 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.246720s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (101.3%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8065/9243.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 406464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.058796s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (106.3%)

PHY-1001 : Congestion index: top1 = 38.06, top5 = 32.80, top10 = 29.73, top15 = 27.63.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9241 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.199132s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (94.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 37.620690
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  4.738813s wall, 5.218750s user + 0.265625s system = 5.484375s CPU (115.7%)

RUN-1003 : finish command "place" in  26.523437s wall, 47.593750s user + 12.156250s system = 59.750000s CPU (225.3%)

RUN-1004 : used memory is 194 MB, reserved memory is 374 MB, peak memory is 409 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db ov2640_sdram_place.db" in  1.076195s wall, 1.718750s user + 0.031250s system = 1.750000s CPU (162.6%)

RUN-1004 : used memory is 285 MB, reserved memory is 376 MB, peak memory is 409 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 4181 instances
RUN-1001 : 1987 mslices, 1987 lslices, 144 pads, 24 brams, 29 dsps
RUN-1001 : There are total 9243 nets
RUN-6004 WARNING: There are 6 nets with only 1 pin.
RUN-1001 : 5472 nets have 2 pins
RUN-1001 : 2816 nets have [3 - 5] pins
RUN-1001 : 766 nets have [6 - 10] pins
RUN-1001 : 106 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 13 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 36013, tnet num: 9241, tinst num: 4179, tnode num: 44417, tedge num: 71548.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.530592s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (100.0%)

RUN-1004 : used memory is 300 MB, reserved memory is 386 MB, peak memory is 409 MB
PHY-1001 : 1987 mslices, 1987 lslices, 144 pads, 24 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9241 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 385504, over cnt = 798(2%), over = 1319, worst = 8
PHY-1002 : len = 389728, over cnt = 515(1%), over = 752, worst = 6
PHY-1002 : len = 396504, over cnt = 121(0%), over = 171, worst = 6
PHY-1002 : len = 398464, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 398496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.094441s wall, 1.671875s user + 0.015625s system = 1.687500s CPU (154.2%)

PHY-1001 : Congestion index: top1 = 37.52, top5 = 32.53, top10 = 29.43, top15 = 27.33.
PHY-1001 : End global routing;  1.271574s wall, 1.843750s user + 0.015625s system = 1.859375s CPU (146.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 337, reserve = 420, peak = 409.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/ok_flag_n11 is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/ok_flag_n20 is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 592, reserve = 674, peak = 592.
PHY-1001 : End build detailed router design. 4.094160s wall, 4.015625s user + 0.078125s system = 4.093750s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 129088, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 5.094326s wall, 5.093750s user + 0.000000s system = 5.093750s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 626, reserve = 708, peak = 626.
PHY-1001 : End phase 1; 5.101596s wall, 5.093750s user + 0.000000s system = 5.093750s CPU (99.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Patch 4301 net; 5.062068s wall, 5.062500s user + 0.000000s system = 5.062500s CPU (100.0%)

PHY-1022 : len = 924488, over cnt = 393(0%), over = 393, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 633, reserve = 714, peak = 633.
PHY-1001 : End initial routed; 12.794320s wall, 21.375000s user + 0.078125s system = 21.453125s CPU (167.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/7770(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.025585s wall, 2.015625s user + 0.015625s system = 2.031250s CPU (100.3%)

PHY-1001 : Current memory(MB): used = 643, reserve = 724, peak = 643.
PHY-1001 : End phase 2; 14.819977s wall, 23.390625s user + 0.093750s system = 23.484375s CPU (158.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 924488, over cnt = 393(0%), over = 393, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.032169s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 922072, over cnt = 109(0%), over = 109, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.388736s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (164.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 922152, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.195190s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (112.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 922208, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.102442s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (91.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/7770(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.042144s wall, 2.046875s user + 0.000000s system = 2.046875s CPU (100.2%)

PHY-1001 : Commit to database.....
PHY-1001 : 98 feed throughs used by 57 nets
PHY-1001 : End commit to database; 0.986531s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 686, reserve = 769, peak = 686.
PHY-1001 : End phase 3; 3.935868s wall, 4.218750s user + 0.000000s system = 4.218750s CPU (107.2%)

PHY-1003 : Routed, final wirelength = 922208
PHY-1001 : Current memory(MB): used = 689, reserve = 771, peak = 689.
PHY-1001 : End export database. 0.032212s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.0%)

PHY-1001 : End detail routing;  28.294062s wall, 37.062500s user + 0.171875s system = 37.234375s CPU (131.6%)

RUN-1003 : finish command "route" in  31.468191s wall, 40.796875s user + 0.203125s system = 41.000000s CPU (130.3%)

RUN-1004 : used memory is 650 MB, reserved memory is 731 MB, peak memory is 689 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     6583   out of  19600   33.59%
#reg                     3607   out of  19600   18.40%
#le                      7551
  #lut only              3944   out of   7551   52.23%
  #reg only               968   out of   7551   12.82%
  #lut&reg               2639   out of   7551   34.95%
#dsp                       29   out of     29  100.00%
#bram                      22   out of     64   34.38%
  #bram9k                  10
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                            Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                 1442
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                              288
#3        config_inst_syn_9                                          GCLK               config             config_inst.jtck                                                  260
#4        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                              44
#5        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/add2_syn_56.q1                                      23
#6        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                              22
#7        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/add2_syn_56.q0                                      18
#8        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_Median_Gray_3/u_three_martix/reg16_syn_46.f0    10
#9        u_image_process/wrreq                                      GCLK               mslice             Sdram_Control_4Port/Write_n_syn_25.f0                             9
#10       clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                  6
#11       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                              0
#12       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                              0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |7551   |4915    |1668    |3607    |24      |29      |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |706    |472     |123     |403     |2       |0       |
|    command1                          |command                                    |53     |53      |0       |42      |0       |0       |
|    control1                          |control_interface                          |101    |60      |24      |53      |0       |0       |
|    data_path1                        |sdr_data_path                              |21     |21      |0       |5       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |127    |72      |18      |99      |1       |0       |
|      dcfifo_component                |softfifo                                   |127    |72      |18      |99      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |39     |28      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |29     |20      |0       |29      |0       |0       |
|    sdram1                            |sdram                                      |2      |2       |0       |1       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |127    |67      |18      |96      |1       |0       |
|      dcfifo_component                |softfifo                                   |127    |67      |18      |96      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |40     |20      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |28     |17      |0       |28      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |10      |0       |0       |
|  u_cam_vga_out                       |Driver                                     |149    |85      |64      |30      |0       |0       |
|  u_camera_init                       |camera_init                                |580    |562     |9       |85      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |178    |174     |0       |42      |0       |0       |
|  u_camera_reader                     |camera_reader                              |98     |52      |17      |61      |0       |0       |
|  u_image_process                     |image_process                              |4791   |2964    |1226    |2329    |12      |29      |
|    u_Dilation_Detector               |Dilation_Detector                          |177    |110     |45      |79      |2       |0       |
|      u_three_martix_4                |three_martix                               |163    |105     |45      |65      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |178    |120     |45      |75      |2       |0       |
|      u_three_martix_3                |three_martix                               |166    |113     |45      |64      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |1      |1       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |0       |1       |0       |
|    u_Hu_Invariant_moment             |Hu_Invariant_moment                        |1771   |1121    |410     |945     |0       |27      |
|      u_Divider_1                     |Divider                                    |163    |97      |32      |91      |0       |0       |
|      u_Divider_2                     |Divider                                    |112    |66      |32      |43      |0       |0       |
|      u_Divider_3                     |Divider_32                                 |262    |126     |46      |162     |0       |0       |
|      u_Divider_4                     |Divider_32                                 |185    |103     |46      |88      |0       |0       |
|      u_Divider_5                     |Divider_32                                 |191    |108     |46      |95      |0       |0       |
|    u_Median_Gray                     |Median_Gray                                |160    |110     |45      |66      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |9      |5       |0       |9       |0       |0       |
|      u_three_martix                  |three_martix                               |151    |105     |45      |57      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |715    |420     |235     |264     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |488    |298     |190     |132     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |24      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |82     |52      |30      |31      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |26      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |13      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |11      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |10      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |17      |0       |0       |
|      u_three_martix                  |three_martix                               |227    |122     |45      |132     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |712    |419     |235     |269     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |490    |300     |190     |132     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |87     |57      |30      |26      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |29      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |31      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |12      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |14      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |69     |39      |30      |12      |0       |0       |
|      u_three_martix                  |three_martix                               |222    |119     |45      |137     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Perimeter_aera                  |Perimeter_aera                             |398    |256     |85      |203     |0       |1       |
|      u_Divider_1                     |Divider                                    |194    |105     |32      |125     |0       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |132    |54      |14      |110     |0       |1       |
|    u_Sobel_Process                   |Sobel_Process                              |360    |201     |92      |178     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |145    |96      |47      |52      |0       |0       |
|      u_three_martix_2                |three_martix                               |215    |105     |45      |126     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |133    |96      |36      |56      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_vga_display                       |vga_display                                |118    |94      |24      |25      |0       |0       |
|  cw_top                              |CW_TOP_WRAPPER                             |904    |536     |151     |596     |0       |0       |
|    wrapper_cwc_top                   |cwc_top                                    |904    |536     |151     |596     |0       |0       |
|      cfg_int_inst                    |cwc_cfg_int                                |430    |234     |0       |419     |0       |0       |
|        reg_inst                      |register                                   |430    |234     |0       |419     |0       |0       |
|      trigger_inst                    |trigger                                    |474    |302     |151     |177     |0       |0       |
|        bus_inst                      |bus_top                                    |273    |169     |94      |93      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes   |bus_det                                    |75     |47      |26      |24      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes   |bus_det                                    |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes   |bus_det                                    |95     |55      |34      |30      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes   |bus_det                                    |101    |65      |34      |37      |0       |0       |
|        emb_ctrl_inst                 |emb_ctrl                                   |110    |81      |29      |54      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5403  
    #2          2       1463  
    #3          3       933   
    #4          4       372   
    #5        5-10      786   
    #6        11-50     125   
    #7       51-100      17   
    #8       101-500     7    
    #9        >500       1    
  Average     2.69            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db ov2640_sdram_pr.db" in  1.239766s wall, 2.015625s user + 0.015625s system = 2.031250s CPU (163.8%)

RUN-1004 : used memory is 650 MB, reserved memory is 733 MB, peak memory is 703 MB
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 4179
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 9243, pip num: 79651
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 98
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3140 valid insts, and 233774 bits set as '1'.
BIT-1004 : the usercode register value: 00000000001110011101001011111100
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  6.685388s wall, 84.843750s user + 0.843750s system = 85.687500s CPU (1281.7%)

RUN-1004 : used memory is 667 MB, reserved memory is 735 MB, peak memory is 844 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221031_164836.log"
