

================================================================
== Vivado HLS Report for 'ShiftRows'
================================================================
* Date:           Tue Jul 15 22:53:41 2025

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        aes_hls
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.850 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       43| 0.190 us | 0.430 us |   19|   43|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1     |       18|       42|  6 ~ 14  |          -|          -|      3|    no    |
        | + Loop 1.1  |        4|       12|         4|          -|          -| 1 ~ 3 |    no    |
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      55|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      86|    -|
|Register         |        -|      -|      29|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      29|     141|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |r_fu_176_p2           |     +    |      0|  0|  12|           3|           1|
    |shift_fu_170_p2       |     +    |      0|  0|  10|           2|           1|
    |icmp_ln85_fu_96_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln86_fu_164_p2   |   icmp   |      0|  0|   9|           3|           3|
    |or_ln321_1_fu_130_p2  |    or    |      0|  0|   5|           5|           2|
    |or_ln321_2_fu_145_p2  |    or    |      0|  0|   5|           5|           2|
    |or_ln321_fu_115_p2    |    or    |      0|  0|   5|           5|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  55|          26|          14|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  38|          7|    1|          7|
    |indvars_iv_reg_68  |   9|          2|    3|          6|
    |shift_0_reg_80     |   9|          2|    2|          4|
    |state_V_address0   |  15|          3|    4|         12|
    |state_V_address1   |  15|          3|    4|         12|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  86|         17|   14|         41|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+---+----+-----+-----------+
    |          Name          | FF| LUT| Bits| Const Bits|
    +------------------------+---+----+-----+-----------+
    |ap_CS_fsm               |  6|   0|    6|          0|
    |indvars_iv_reg_68       |  3|   0|    3|          0|
    |reg_91                  |  8|   0|    8|          0|
    |shift_0_reg_80          |  2|   0|    2|          0|
    |shift_reg_208           |  2|   0|    2|          0|
    |state_V_addr_1_reg_190  |  2|   0|    4|          2|
    |state_V_addr_2_reg_195  |  2|   0|    4|          2|
    |state_V_addr_3_reg_200  |  2|   0|    4|          2|
    |state_V_addr_reg_185    |  2|   0|    4|          2|
    +------------------------+---+----+-----+-----------+
    |Total                   | 29|   0|   37|          8|
    +------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |   ShiftRows  | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |   ShiftRows  | return value |
|ap_start          |  in |    1| ap_ctrl_hs |   ShiftRows  | return value |
|ap_done           | out |    1| ap_ctrl_hs |   ShiftRows  | return value |
|ap_idle           | out |    1| ap_ctrl_hs |   ShiftRows  | return value |
|ap_ready          | out |    1| ap_ctrl_hs |   ShiftRows  | return value |
|state_V_address0  | out |    4|  ap_memory |    state_V   |     array    |
|state_V_ce0       | out |    1|  ap_memory |    state_V   |     array    |
|state_V_we0       | out |    1|  ap_memory |    state_V   |     array    |
|state_V_d0        | out |    8|  ap_memory |    state_V   |     array    |
|state_V_q0        |  in |    8|  ap_memory |    state_V   |     array    |
|state_V_address1  | out |    4|  ap_memory |    state_V   |     array    |
|state_V_ce1       | out |    1|  ap_memory |    state_V   |     array    |
|state_V_we1       | out |    1|  ap_memory |    state_V   |     array    |
|state_V_d1        | out |    8|  ap_memory |    state_V   |     array    |
|state_V_q1        |  in |    8|  ap_memory |    state_V   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 7 [1/1] (1.18ns)   --->   "br label %1" [AES_hls_cpp/aes_cipher.cpp:85]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 1.18>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%indvars_iv = phi i3 [ %r, %3 ], [ 1, %0 ]"   --->   Operation 8 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.86ns)   --->   "%icmp_ln85 = icmp eq i3 %indvars_iv, -4" [AES_hls_cpp/aes_cipher.cpp:85]   --->   Operation 9 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln85, label %4, label %.preheader.preheader" [AES_hls_cpp/aes_cipher.cpp:85]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %indvars_iv, i2 0)" [AES_hls_cpp/aes_cipher.cpp:87]   --->   Operation 12 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i5 %tmp to i64" [AES_hls_cpp/aes_cipher.cpp:87]   --->   Operation 13 'zext' 'zext_ln87' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%state_V_addr = getelementptr [16 x i8]* %state_V, i64 0, i64 %zext_ln87" [AES_hls_cpp/aes_cipher.cpp:87]   --->   Operation 14 'getelementptr' 'state_V_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%or_ln321 = or i5 %tmp, 1" [AES_hls_cpp/aes_cipher.cpp:88]   --->   Operation 15 'or' 'or_ln321' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln321)" [AES_hls_cpp/aes_cipher.cpp:88]   --->   Operation 16 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%state_V_addr_1 = getelementptr [16 x i8]* %state_V, i64 0, i64 %tmp_1" [AES_hls_cpp/aes_cipher.cpp:88]   --->   Operation 17 'getelementptr' 'state_V_addr_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%or_ln321_1 = or i5 %tmp, 2" [AES_hls_cpp/aes_cipher.cpp:89]   --->   Operation 18 'or' 'or_ln321_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln321_1)" [AES_hls_cpp/aes_cipher.cpp:89]   --->   Operation 19 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%state_V_addr_2 = getelementptr [16 x i8]* %state_V, i64 0, i64 %tmp_2" [AES_hls_cpp/aes_cipher.cpp:89]   --->   Operation 20 'getelementptr' 'state_V_addr_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%or_ln321_2 = or i5 %tmp, 3" [AES_hls_cpp/aes_cipher.cpp:90]   --->   Operation 21 'or' 'or_ln321_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_3 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln321_2)" [AES_hls_cpp/aes_cipher.cpp:90]   --->   Operation 22 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%state_V_addr_3 = getelementptr [16 x i8]* %state_V, i64 0, i64 %tmp_3" [AES_hls_cpp/aes_cipher.cpp:90]   --->   Operation 23 'getelementptr' 'state_V_addr_3' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.18ns)   --->   "br label %.preheader" [AES_hls_cpp/aes_cipher.cpp:86]   --->   Operation 24 'br' <Predicate = (!icmp_ln85)> <Delay = 1.18>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "ret void" [AES_hls_cpp/aes_cipher.cpp:94]   --->   Operation 25 'ret' <Predicate = (icmp_ln85)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.42>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%shift_0 = phi i2 [ %shift, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 26 'phi' 'shift_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i2 %shift_0 to i3" [AES_hls_cpp/aes_cipher.cpp:86]   --->   Operation 27 'zext' 'zext_ln86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.86ns)   --->   "%icmp_ln86 = icmp eq i3 %zext_ln86, %indvars_iv" [AES_hls_cpp/aes_cipher.cpp:86]   --->   Operation 28 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 3, i64 0)"   --->   Operation 29 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.00ns)   --->   "%shift = add i2 %shift_0, 1" [AES_hls_cpp/aes_cipher.cpp:86]   --->   Operation 30 'add' 'shift' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln86, label %3, label %2" [AES_hls_cpp/aes_cipher.cpp:86]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (1.42ns)   --->   "%temp_V = load i8* %state_V_addr, align 1" [AES_hls_cpp/aes_cipher.cpp:87]   --->   Operation 32 'load' 'temp_V' <Predicate = (!icmp_ln86)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 33 [2/2] (1.42ns)   --->   "%state_V_load = load i8* %state_V_addr_1, align 1" [AES_hls_cpp/aes_cipher.cpp:88]   --->   Operation 33 'load' 'state_V_load' <Predicate = (!icmp_ln86)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 34 [1/1] (1.18ns)   --->   "%r = add i3 %indvars_iv, 1" [AES_hls_cpp/aes_cipher.cpp:85]   --->   Operation 34 'add' 'r' <Predicate = (icmp_ln86)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br label %1" [AES_hls_cpp/aes_cipher.cpp:85]   --->   Operation 35 'br' <Predicate = (icmp_ln86)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.85>
ST_4 : Operation 36 [1/2] (1.42ns)   --->   "%temp_V = load i8* %state_V_addr, align 1" [AES_hls_cpp/aes_cipher.cpp:87]   --->   Operation 36 'load' 'temp_V' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 37 [1/2] (1.42ns)   --->   "%state_V_load = load i8* %state_V_addr_1, align 1" [AES_hls_cpp/aes_cipher.cpp:88]   --->   Operation 37 'load' 'state_V_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 38 [2/2] (1.42ns)   --->   "%state_V_load_1 = load i8* %state_V_addr_2, align 1" [AES_hls_cpp/aes_cipher.cpp:89]   --->   Operation 38 'load' 'state_V_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 39 [2/2] (1.42ns)   --->   "%state_V_load_2 = load i8* %state_V_addr_3, align 1" [AES_hls_cpp/aes_cipher.cpp:90]   --->   Operation 39 'load' 'state_V_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 40 [1/1] (1.42ns)   --->   "store i8 %temp_V, i8* %state_V_addr_3, align 1" [AES_hls_cpp/aes_cipher.cpp:91]   --->   Operation 40 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 2.85>
ST_5 : Operation 41 [1/1] (1.42ns)   --->   "store i8 %state_V_load, i8* %state_V_addr, align 1" [AES_hls_cpp/aes_cipher.cpp:88]   --->   Operation 41 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 42 [1/2] (1.42ns)   --->   "%state_V_load_1 = load i8* %state_V_addr_2, align 1" [AES_hls_cpp/aes_cipher.cpp:89]   --->   Operation 42 'load' 'state_V_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 43 [1/1] (1.42ns)   --->   "store i8 %state_V_load_1, i8* %state_V_addr_1, align 1" [AES_hls_cpp/aes_cipher.cpp:89]   --->   Operation 43 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 44 [1/2] (1.42ns)   --->   "%state_V_load_2 = load i8* %state_V_addr_3, align 1" [AES_hls_cpp/aes_cipher.cpp:90]   --->   Operation 44 'load' 'state_V_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 1.42>
ST_6 : Operation 45 [1/1] (1.42ns)   --->   "store i8 %state_V_load_2, i8* %state_V_addr_2, align 1" [AES_hls_cpp/aes_cipher.cpp:90]   --->   Operation 45 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "br label %.preheader" [AES_hls_cpp/aes_cipher.cpp:86]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln85        (br               ) [ 0111111]
indvars_iv     (phi              ) [ 0011111]
icmp_ln85      (icmp             ) [ 0011111]
empty          (speclooptripcount) [ 0000000]
br_ln85        (br               ) [ 0000000]
tmp            (bitconcatenate   ) [ 0000000]
zext_ln87      (zext             ) [ 0000000]
state_V_addr   (getelementptr    ) [ 0001111]
or_ln321       (or               ) [ 0000000]
tmp_1          (bitconcatenate   ) [ 0000000]
state_V_addr_1 (getelementptr    ) [ 0001111]
or_ln321_1     (or               ) [ 0000000]
tmp_2          (bitconcatenate   ) [ 0000000]
state_V_addr_2 (getelementptr    ) [ 0001111]
or_ln321_2     (or               ) [ 0000000]
tmp_3          (bitconcatenate   ) [ 0000000]
state_V_addr_3 (getelementptr    ) [ 0001111]
br_ln86        (br               ) [ 0011111]
ret_ln94       (ret              ) [ 0000000]
shift_0        (phi              ) [ 0001000]
zext_ln86      (zext             ) [ 0000000]
icmp_ln86      (icmp             ) [ 0011111]
empty_28       (speclooptripcount) [ 0000000]
shift          (add              ) [ 0011111]
br_ln86        (br               ) [ 0000000]
r              (add              ) [ 0111111]
br_ln85        (br               ) [ 0111111]
temp_V         (load             ) [ 0000000]
state_V_load   (load             ) [ 0000010]
store_ln91     (store            ) [ 0000000]
store_ln88     (store            ) [ 0000000]
state_V_load_1 (load             ) [ 0000000]
store_ln89     (store            ) [ 0000000]
state_V_load_2 (load             ) [ 0000001]
store_ln90     (store            ) [ 0000000]
br_ln86        (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i59.i5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="state_V_addr_gep_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="8" slack="0"/>
<pin id="32" dir="0" index="1" bw="1" slack="0"/>
<pin id="33" dir="0" index="2" bw="5" slack="0"/>
<pin id="34" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_V_addr/2 "/>
</bind>
</comp>

<comp id="37" class="1004" name="state_V_addr_1_gep_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="8" slack="0"/>
<pin id="39" dir="0" index="1" bw="1" slack="0"/>
<pin id="40" dir="0" index="2" bw="64" slack="0"/>
<pin id="41" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_V_addr_1/2 "/>
</bind>
</comp>

<comp id="44" class="1004" name="state_V_addr_2_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="8" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="64" slack="0"/>
<pin id="48" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_V_addr_2/2 "/>
</bind>
</comp>

<comp id="51" class="1004" name="state_V_addr_3_gep_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="8" slack="0"/>
<pin id="53" dir="0" index="1" bw="1" slack="0"/>
<pin id="54" dir="0" index="2" bw="64" slack="0"/>
<pin id="55" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_V_addr_3/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_access_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="4" slack="1"/>
<pin id="60" dir="0" index="1" bw="8" slack="1"/>
<pin id="61" dir="0" index="2" bw="0" slack="1"/>
<pin id="63" dir="0" index="4" bw="4" slack="0"/>
<pin id="64" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="65" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="62" dir="1" index="3" bw="8" slack="0"/>
<pin id="66" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="temp_V/3 state_V_load/3 state_V_load_1/4 state_V_load_2/4 store_ln91/4 store_ln88/5 store_ln89/5 store_ln90/6 "/>
</bind>
</comp>

<comp id="68" class="1005" name="indvars_iv_reg_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="3" slack="1"/>
<pin id="70" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="72" class="1004" name="indvars_iv_phi_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="3" slack="1"/>
<pin id="74" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="1" slack="1"/>
<pin id="76" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/2 "/>
</bind>
</comp>

<comp id="80" class="1005" name="shift_0_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="2" slack="1"/>
<pin id="82" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="shift_0 (phireg) "/>
</bind>
</comp>

<comp id="84" class="1004" name="shift_0_phi_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="2" slack="0"/>
<pin id="86" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="1" slack="1"/>
<pin id="88" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="shift_0/3 "/>
</bind>
</comp>

<comp id="91" class="1005" name="reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="8" slack="1"/>
<pin id="93" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="state_V_load state_V_load_2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="icmp_ln85_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="3" slack="0"/>
<pin id="98" dir="0" index="1" bw="3" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="0"/>
<pin id="104" dir="0" index="1" bw="3" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="zext_ln87_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="5" slack="0"/>
<pin id="112" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="or_ln321_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="5" slack="0"/>
<pin id="117" dir="0" index="1" bw="5" slack="0"/>
<pin id="118" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln321/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_1_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="5" slack="0"/>
<pin id="125" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="or_ln321_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="0"/>
<pin id="132" dir="0" index="1" bw="5" slack="0"/>
<pin id="133" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln321_1/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_2_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="5" slack="0"/>
<pin id="140" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="or_ln321_2_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="0"/>
<pin id="147" dir="0" index="1" bw="5" slack="0"/>
<pin id="148" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln321_2/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_3_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="5" slack="0"/>
<pin id="155" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln86_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="0"/>
<pin id="162" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln86_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="0"/>
<pin id="166" dir="0" index="1" bw="3" slack="1"/>
<pin id="167" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="shift_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="r_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="1"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="185" class="1005" name="state_V_addr_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="1"/>
<pin id="187" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_V_addr "/>
</bind>
</comp>

<comp id="190" class="1005" name="state_V_addr_1_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="1"/>
<pin id="192" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_V_addr_1 "/>
</bind>
</comp>

<comp id="195" class="1005" name="state_V_addr_2_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="2"/>
<pin id="197" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="state_V_addr_2 "/>
</bind>
</comp>

<comp id="200" class="1005" name="state_V_addr_3_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="2"/>
<pin id="202" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="state_V_addr_3 "/>
</bind>
</comp>

<comp id="208" class="1005" name="shift_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2" slack="0"/>
<pin id="210" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="shift "/>
</bind>
</comp>

<comp id="213" class="1005" name="r_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="3" slack="1"/>
<pin id="215" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="14" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="42"><net_src comp="0" pin="0"/><net_sink comp="37" pin=0"/></net>

<net id="43"><net_src comp="14" pin="0"/><net_sink comp="37" pin=1"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="14" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="0" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="14" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="67"><net_src comp="58" pin="3"/><net_sink comp="58" pin=4"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="78"><net_src comp="68" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="79"><net_src comp="72" pin="4"/><net_sink comp="68" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="80" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="94"><net_src comp="58" pin="7"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="58" pin=1"/></net>

<net id="100"><net_src comp="72" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="72" pin="4"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="113"><net_src comp="102" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="30" pin=2"/></net>

<net id="119"><net_src comp="102" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="16" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="115" pin="2"/><net_sink comp="121" pin=2"/></net>

<net id="129"><net_src comp="121" pin="3"/><net_sink comp="37" pin=2"/></net>

<net id="134"><net_src comp="102" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="20" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="130" pin="2"/><net_sink comp="136" pin=2"/></net>

<net id="144"><net_src comp="136" pin="3"/><net_sink comp="44" pin=2"/></net>

<net id="149"><net_src comp="102" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="145" pin="2"/><net_sink comp="151" pin=2"/></net>

<net id="159"><net_src comp="151" pin="3"/><net_sink comp="51" pin=2"/></net>

<net id="163"><net_src comp="84" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="68" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="84" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="28" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="68" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="30" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="193"><net_src comp="37" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="198"><net_src comp="44" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="203"><net_src comp="51" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="211"><net_src comp="170" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="216"><net_src comp="176" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="72" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_V | {4 5 6 }
 - Input state : 
	Port: ShiftRows : state_V | {3 4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln85 : 1
		br_ln85 : 2
		tmp : 1
		zext_ln87 : 2
		state_V_addr : 3
		or_ln321 : 2
		tmp_1 : 2
		state_V_addr_1 : 3
		or_ln321_1 : 2
		tmp_2 : 2
		state_V_addr_2 : 3
		or_ln321_2 : 2
		tmp_3 : 2
		state_V_addr_3 : 3
	State 3
		zext_ln86 : 1
		icmp_ln86 : 2
		shift : 1
		br_ln86 : 3
	State 4
		store_ln91 : 1
	State 5
		store_ln89 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|    add   |    shift_fu_170   |    0    |    10   |
|          |      r_fu_176     |    0    |    12   |
|----------|-------------------|---------|---------|
|   icmp   |  icmp_ln85_fu_96  |    0    |    9    |
|          |  icmp_ln86_fu_164 |    0    |    9    |
|----------|-------------------|---------|---------|
|          |     tmp_fu_102    |    0    |    0    |
|bitconcatenate|    tmp_1_fu_121   |    0    |    0    |
|          |    tmp_2_fu_136   |    0    |    0    |
|          |    tmp_3_fu_151   |    0    |    0    |
|----------|-------------------|---------|---------|
|   zext   |  zext_ln87_fu_110 |    0    |    0    |
|          |  zext_ln86_fu_160 |    0    |    0    |
|----------|-------------------|---------|---------|
|          |  or_ln321_fu_115  |    0    |    0    |
|    or    | or_ln321_1_fu_130 |    0    |    0    |
|          | or_ln321_2_fu_145 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    40   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   indvars_iv_reg_68  |    3   |
|       r_reg_213      |    3   |
|        reg_91        |    8   |
|    shift_0_reg_80    |    2   |
|     shift_reg_208    |    2   |
|state_V_addr_1_reg_190|    4   |
|state_V_addr_2_reg_195|    4   |
|state_V_addr_3_reg_200|    4   |
| state_V_addr_reg_185 |    4   |
+----------------------+--------+
|         Total        |   34   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_58 |  p0  |   2  |   4  |    8   ||    9    |
|  grp_access_fu_58 |  p2  |   2  |   0  |    0   ||    9    |
| indvars_iv_reg_68 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   14   ||  3.549  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   40   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   27   |
|  Register |    -   |   34   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   34   |   67   |
+-----------+--------+--------+--------+
