Analysis & Synthesis report for EA4163
Sat Oct 31 02:34:52 2020
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Registers Removed During Synthesis
  8. Removed Registers Triggering Further Register Optimizations
  9. General Register Statistics
 10. Port Connectivity Checks: "vmemux:vmemux"
 11. Port Connectivity Checks: "vmeds:vmeds"
 12. Analysis & Synthesis Messages
 13. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sat Oct 31 02:34:52 2020        ;
; Quartus II Version          ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name               ; EA4163                                       ;
; Top-level Entity Name       ; EA4163                                       ;
; Family                      ; FLEX10KE                                     ;
; Total logic elements        ; 26                                           ;
; Total pins                  ; 70                                           ;
; Total memory bits           ; 0                                            ;
; Total PLLs                  ; 0                                            ;
+-----------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                    ;
+--------------------------------------------------------------+-------------------+---------------+
; Option                                                       ; Setting           ; Default Value ;
+--------------------------------------------------------------+-------------------+---------------+
; Device                                                       ; EPF10K200SRC240-1 ;               ;
; Top-level entity name                                        ; EA4163            ; EA4163        ;
; Family name                                                  ; FLEX10KE          ; Stratix II    ;
; Optimization Technique                                       ; Speed             ; Area          ;
; Type of Retiming Performed During Resynthesis                ; Full              ;               ;
; Resynthesis Optimization Effort                              ; Normal            ;               ;
; Physical Synthesis Level for Resynthesis                     ; Normal            ;               ;
; Use Generated Physical Constraints File                      ; On                ;               ;
; Use smart compilation                                        ; Off               ; Off           ;
; Create Debugging Nodes for IP Cores                          ; Off               ; Off           ;
; Preserve fewer node names                                    ; On                ; On            ;
; Disable OpenCore Plus hardware evaluation                    ; Off               ; Off           ;
; Verilog Version                                              ; Verilog_2001      ; Verilog_2001  ;
; VHDL Version                                                 ; VHDL93            ; VHDL93        ;
; State Machine Processing                                     ; Auto              ; Auto          ;
; Safe State Machine                                           ; Off               ; Off           ;
; Extract Verilog State Machines                               ; On                ; On            ;
; Extract VHDL State Machines                                  ; On                ; On            ;
; Ignore Verilog initial constructs                            ; Off               ; Off           ;
; Iteration limit for constant Verilog loops                   ; 5000              ; 5000          ;
; Iteration limit for non-constant Verilog loops               ; 250               ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                ; On            ;
; Parallel Synthesis                                           ; Off               ; Off           ;
; NOT Gate Push-Back                                           ; On                ; On            ;
; Power-Up Don't Care                                          ; On                ; On            ;
; Remove Redundant Logic Cells                                 ; Off               ; Off           ;
; Remove Duplicate Registers                                   ; On                ; On            ;
; Ignore CARRY Buffers                                         ; Off               ; Off           ;
; Ignore CASCADE Buffers                                       ; Off               ; Off           ;
; Ignore GLOBAL Buffers                                        ; Off               ; Off           ;
; Ignore ROW GLOBAL Buffers                                    ; Off               ; Off           ;
; Ignore LCELL Buffers                                         ; Off               ; Off           ;
; Ignore SOFT Buffers                                          ; On                ; On            ;
; Limit AHDL Integers to 32 Bits                               ; Off               ; Off           ;
; Auto Implement in ROM                                        ; Off               ; Off           ;
; Carry Chain Length                                           ; 32                ; 32            ;
; Cascade Chain Length                                         ; 2                 ; 2             ;
; Auto Carry Chains                                            ; On                ; On            ;
; Auto Open-Drain Pins                                         ; On                ; On            ;
; Auto ROM Replacement                                         ; On                ; On            ;
; Auto RAM Replacement                                         ; On                ; On            ;
; Auto Clock Enable Replacement                                ; On                ; On            ;
; Strict RAM Replacement                                       ; Off               ; Off           ;
; Auto Resource Sharing                                        ; Off               ; Off           ;
; Allow Any RAM Size For Recognition                           ; Off               ; Off           ;
; Allow Any ROM Size For Recognition                           ; Off               ; Off           ;
; Use LogicLock Constraints during Resource Balancing          ; On                ; On            ;
; Ignore translate_off and synthesis_off directives            ; Off               ; Off           ;
; Show Parameter Settings Tables in Synthesis Report           ; On                ; On            ;
; HDL message level                                            ; Level2            ; Level2        ;
; Suppress Register Optimization Related Messages              ; Off               ; Off           ;
; Number of Removed Registers Reported in Synthesis Report     ; 100               ; 100           ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100               ; 100           ;
; Block Design Naming                                          ; Auto              ; Auto          ;
; Synthesis Effort                                             ; Auto              ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                ; On            ;
; Analysis & Synthesis Message Level                           ; Medium            ; Medium        ;
+--------------------------------------------------------------+-------------------+---------------+


+-----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                          ;
+----------------------------------+-----------------+------------------------+-----------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path      ;
+----------------------------------+-----------------+------------------------+-----------------------------------+
; VME/vmemux.v                     ; yes             ; User Verilog HDL File  ; C:/Altera_PRJ/EA4163/VME/vmemux.v ;
; EA4163.v                         ; yes             ; User Verilog HDL File  ; C:/Altera_PRJ/EA4163/EA4163.v     ;
; VME/vmeds.v                      ; yes             ; User Verilog HDL File  ; C:/Altera_PRJ/EA4163/VME/vmeds.v  ;
+----------------------------------+-----------------+------------------------+-----------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------------+------------+
; Resource                       ; Usage      ;
+--------------------------------+------------+
; Total logic elements           ; 26         ;
; Total combinational functions  ; 10         ;
;     -- Total 4-input functions ; 3          ;
;     -- Total 3-input functions ; 2          ;
;     -- Total 2-input functions ; 5          ;
;     -- Total 1-input functions ; 0          ;
;     -- Total 0-input functions ; 0          ;
; Total registers                ; 20         ;
; I/O pins                       ; 70         ;
; Maximum fan-out node           ; I_CLK_32M  ;
; Maximum fan-out                ; 20         ;
; Total fan-out                  ; 125        ;
; Average fan-out                ; 1.30       ;
+--------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                    ;
+----------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+
; |EA4163                    ; 26 (24)     ; 20           ; 0           ; 70   ; 6 (4)        ; 16 (16)           ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |EA4163             ; work         ;
;    |vmeds:vmeds|           ; 2 (2)       ; 0            ; 0           ; 0    ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |EA4163|vmeds:vmeds ; work         ;
+----------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; R_STATUS[0..15]                        ; Stuck at GND due to stuck port data_in ;
; R_DOUT[0..10,12,14]                    ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 29 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                        ;
+---------------+---------------------------+----------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------+---------------------------+----------------------------------------+
; R_STATUS[0]   ; Stuck at GND              ; R_DOUT[8]                              ;
;               ; due to stuck port data_in ;                                        ;
; R_STATUS[15]  ; Stuck at GND              ; R_DOUT[7]                              ;
;               ; due to stuck port data_in ;                                        ;
; R_STATUS[14]  ; Stuck at GND              ; R_DOUT[6]                              ;
;               ; due to stuck port data_in ;                                        ;
; R_STATUS[13]  ; Stuck at GND              ; R_DOUT[5]                              ;
;               ; due to stuck port data_in ;                                        ;
; R_STATUS[12]  ; Stuck at GND              ; R_DOUT[4]                              ;
;               ; due to stuck port data_in ;                                        ;
; R_STATUS[11]  ; Stuck at GND              ; R_DOUT[3]                              ;
;               ; due to stuck port data_in ;                                        ;
; R_STATUS[10]  ; Stuck at GND              ; R_DOUT[2]                              ;
;               ; due to stuck port data_in ;                                        ;
; R_STATUS[9]   ; Stuck at GND              ; R_DOUT[1]                              ;
;               ; due to stuck port data_in ;                                        ;
; R_STATUS[8]   ; Stuck at GND              ; R_DOUT[0]                              ;
;               ; due to stuck port data_in ;                                        ;
; R_STATUS[6]   ; Stuck at GND              ; R_DOUT[14]                             ;
;               ; due to stuck port data_in ;                                        ;
; R_STATUS[4]   ; Stuck at GND              ; R_DOUT[12]                             ;
;               ; due to stuck port data_in ;                                        ;
; R_STATUS[2]   ; Stuck at GND              ; R_DOUT[10]                             ;
;               ; due to stuck port data_in ;                                        ;
; R_STATUS[1]   ; Stuck at GND              ; R_DOUT[9]                              ;
;               ; due to stuck port data_in ;                                        ;
+---------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 20    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 20    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmemux:vmemux"                                                                                                                                         ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                      ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; DATA7CA4[10..0] ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; DATA7CA4[15]    ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; DATA7CA4[14]    ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; DATA7CA4[13]    ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; DATA7CA4[12]    ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; DATA7CA4[11]    ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; DATA7C80        ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; DATA7C82        ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; DATA7C84        ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; DATA7C86        ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; DATA7C88        ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; DATA7C8A        ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; DATA7C8C        ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; DATA7C8E        ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; DATA7C90        ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; DATA7C96        ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; DATA7CA2        ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmeds:vmeds"                                                                                                 ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; addr7C80 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; addr7C82 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; addr7C84 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; addr7C86 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; addr7C88 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; addr7C8A ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; addr7C8C ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; addr7C8E ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; addr7C90 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; addr7C96 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; addr7CA2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Oct 31 02:34:50 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off EA4163 -c EA4163
Info: Found 1 design units, including 1 entities, in source file VME/vmemux.v
    Info: Found entity 1: vmemux
Info: Found 1 design units, including 1 entities, in source file EA4163.v
    Info: Found entity 1: EA4163
Info: Found 1 design units, including 1 entities, in source file VME/vmeds.v
    Info: Found entity 1: vmeds
Info: Elaborating entity "EA4163" for the top level hierarchy
Warning (10858): Verilog HDL warning at EA4163.v(100): object addr7C80 used but never assigned
Warning (10858): Verilog HDL warning at EA4163.v(101): object addr7C82 used but never assigned
Warning (10858): Verilog HDL warning at EA4163.v(102): object addr7C84 used but never assigned
Warning (10858): Verilog HDL warning at EA4163.v(103): object addr7C86 used but never assigned
Warning (10858): Verilog HDL warning at EA4163.v(104): object addr7C88 used but never assigned
Warning (10858): Verilog HDL warning at EA4163.v(105): object addr7C8A used but never assigned
Warning (10858): Verilog HDL warning at EA4163.v(106): object addr7C8C used but never assigned
Warning (10858): Verilog HDL warning at EA4163.v(107): object addr7C8E used but never assigned
Warning (10858): Verilog HDL warning at EA4163.v(108): object addr7C90 used but never assigned
Warning (10858): Verilog HDL warning at EA4163.v(109): object addr7C96 used but never assigned
Warning (10858): Verilog HDL warning at EA4163.v(111): object addr7CA2 used but never assigned
Warning (10036): Verilog HDL or VHDL warning at EA4163.v(114): object "DIN" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at EA4163.v(116): object "AMOD" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at EA4163.v(118): object "STATUSID" assigned a value but never read
Warning (10034): Output port "O_VME_DTACK_D" at EA4163.v(86) has no driver
Warning (10034): Output port "O_VME_DTACK_EN" at EA4163.v(87) has no driver
Warning (10034): Output port "O_OUT_CCH_3[23]" at EA4163.v(88) has no driver
Warning (10034): Output port "O_OUT_CCH_3[22]" at EA4163.v(88) has no driver
Warning (10034): Output port "O_OUT_CCH_3[21]" at EA4163.v(88) has no driver
Warning (10034): Output port "O_OUT_CCH_3[20]" at EA4163.v(88) has no driver
Warning (10034): Output port "O_OUT_CCH_3[19]" at EA4163.v(88) has no driver
Warning (10034): Output port "O_OUT_CCH_3[18]" at EA4163.v(88) has no driver
Warning (10034): Output port "O_OUT_CCH_3[17]" at EA4163.v(88) has no driver
Warning (10034): Output port "O_OUT_CCH_3[16]" at EA4163.v(88) has no driver
Warning (10034): Output port "O_OUT_CH_1[7]" at EA4163.v(89) has no driver
Warning (10034): Output port "O_OUT_CH_1[6]" at EA4163.v(89) has no driver
Warning (10034): Output port "O_OUT_CH_1[5]" at EA4163.v(89) has no driver
Warning (10034): Output port "O_OUT_CH_1[4]" at EA4163.v(89) has no driver
Warning (10034): Output port "O_OUT_CH_1[3]" at EA4163.v(89) has no driver
Warning (10034): Output port "O_OUT_CH_1[2]" at EA4163.v(89) has no driver
Warning (10034): Output port "O_OUT_CH_1[1]" at EA4163.v(89) has no driver
Warning (10034): Output port "O_OUT_CH_1[0]" at EA4163.v(89) has no driver
Warning (10034): Output port "O_OUT_CH_2[15]" at EA4163.v(90) has no driver
Warning (10034): Output port "O_OUT_CH_2[14]" at EA4163.v(90) has no driver
Warning (10034): Output port "O_OUT_CH_2[13]" at EA4163.v(90) has no driver
Warning (10034): Output port "O_OUT_CH_2[12]" at EA4163.v(90) has no driver
Warning (10034): Output port "O_OUT_CH_2[11]" at EA4163.v(90) has no driver
Warning (10034): Output port "O_OUT_CH_2[10]" at EA4163.v(90) has no driver
Warning (10034): Output port "O_OUT_CH_2[9]" at EA4163.v(90) has no driver
Warning (10034): Output port "O_OUT_CH_2[8]" at EA4163.v(90) has no driver
Warning (10030): Net "addr7C80" at EA4163.v(100) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "addr7C82" at EA4163.v(101) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "addr7C84" at EA4163.v(102) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "addr7C86" at EA4163.v(103) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "addr7C88" at EA4163.v(104) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "addr7C8A" at EA4163.v(105) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "addr7C8C" at EA4163.v(106) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "addr7C8E" at EA4163.v(107) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "addr7C90" at EA4163.v(108) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "addr7C96" at EA4163.v(109) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "addr7CA2" at EA4163.v(111) has no driver or initial value, using a default initial value '0'
Info: Elaborating entity "vmeds" for hierarchy "vmeds:vmeds"
Info: Elaborating entity "vmemux" for hierarchy "vmemux:vmemux"
Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "O_VME_DTACK_D" is stuck at GND
    Warning (13410): Pin "O_VME_DTACK_EN" is stuck at GND
    Warning (13410): Pin "O_OUT_CCH_3[16]" is stuck at GND
    Warning (13410): Pin "O_OUT_CCH_3[17]" is stuck at GND
    Warning (13410): Pin "O_OUT_CCH_3[18]" is stuck at GND
    Warning (13410): Pin "O_OUT_CCH_3[19]" is stuck at GND
    Warning (13410): Pin "O_OUT_CCH_3[20]" is stuck at GND
    Warning (13410): Pin "O_OUT_CCH_3[21]" is stuck at GND
    Warning (13410): Pin "O_OUT_CCH_3[22]" is stuck at GND
    Warning (13410): Pin "O_OUT_CCH_3[23]" is stuck at GND
    Warning (13410): Pin "O_OUT_CH_1[0]" is stuck at GND
    Warning (13410): Pin "O_OUT_CH_1[1]" is stuck at GND
    Warning (13410): Pin "O_OUT_CH_1[2]" is stuck at GND
    Warning (13410): Pin "O_OUT_CH_1[3]" is stuck at GND
    Warning (13410): Pin "O_OUT_CH_1[4]" is stuck at GND
    Warning (13410): Pin "O_OUT_CH_1[5]" is stuck at GND
    Warning (13410): Pin "O_OUT_CH_1[6]" is stuck at GND
    Warning (13410): Pin "O_OUT_CH_1[7]" is stuck at GND
    Warning (13410): Pin "O_OUT_CH_2[8]" is stuck at GND
    Warning (13410): Pin "O_OUT_CH_2[9]" is stuck at GND
    Warning (13410): Pin "O_OUT_CH_2[10]" is stuck at GND
    Warning (13410): Pin "O_OUT_CH_2[11]" is stuck at GND
    Warning (13410): Pin "O_OUT_CH_2[12]" is stuck at GND
    Warning (13410): Pin "O_OUT_CH_2[13]" is stuck at GND
    Warning (13410): Pin "O_OUT_CH_2[14]" is stuck at GND
    Warning (13410): Pin "O_OUT_CH_2[15]" is stuck at GND
Warning: Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "I_VME_AM[0]"
    Warning (15610): No output dependent on input pin "I_VME_AM[1]"
    Warning (15610): No output dependent on input pin "I_VME_AM[2]"
    Warning (15610): No output dependent on input pin "I_VME_AM[3]"
    Warning (15610): No output dependent on input pin "I_VME_AM[4]"
    Warning (15610): No output dependent on input pin "I_VME_AM[5]"
Info: Implemented 96 device resources after synthesis - the final resource count might be different
    Info: Implemented 28 input pins
    Info: Implemented 26 output pins
    Info: Implemented 16 bidirectional pins
    Info: Implemented 26 logic cells
Info: Generated suppressed messages file C:/Altera_PRJ/EA4163/EA4163.map.smsg
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 86 warnings
    Info: Peak virtual memory: 227 megabytes
    Info: Processing ended: Sat Oct 31 02:34:52 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Altera_PRJ/EA4163/EA4163.map.smsg.


