// Seed: 3944852274
module module_0 (
    output wire id_0,
    input  wand id_1,
    output wor  id_2,
    input  wor  id_3,
    input  tri1 id_4,
    input  wire id_5
);
endmodule
module module_1 (
    input  tri0  id_0,
    output uwire id_1,
    input  wand  id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_1,
      id_2,
      id_2,
      id_0
  );
  wire id_5;
endmodule
module module_2 (
    output tri  id_0
    , id_4,
    input  wire id_1,
    input  wor  id_2
);
  logic [1 : 1 'b0] id_5 = -1'b0;
  wire id_6;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0,
      id_1,
      id_2,
      id_2
  );
endmodule
