# RTL2SDC_TCL
A TCL-based tool that parses RTL files (Verilog/VHDL) to automatically generate Synopsys Design Constraints (SDC) files for timing analysis. Supports [specific tools, e.g., Yosys, Vivado, or OpenTimer]. Ideal for ASIC/FPGA design flows.
