Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jun  7 14:50:43 2024
| Host         : DESKTOP-NDLH44S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.077        0.000                      0                  819        0.195        0.000                      0                  819        3.750        0.000                       0                   204  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.077        0.000                      0                  819        0.195        0.000                      0                  819        3.750        0.000                       0                   204  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.077ns  (required time - arrival time)
  Source:                 led_OBUF[8]_inst_i_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DECODE/reg_file_reg_r1_0_7_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.439ns  (logic 3.111ns (41.821%)  route 4.328ns (58.179%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.722     5.325    clk_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  led_OBUF[8]_inst_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  led_OBUF[8]_inst_i_2/Q
                         net (fo=23, routed)          0.883     6.664    DECODE/Q[3]
    SLICE_X5Y58          LUT5 (Prop_lut5_I1_O)        0.124     6.788 r  DECODE/reg_file_reg_r1_0_7_0_5_i_5/O
                         net (fo=73, routed)          1.209     7.996    DECODE/reg_file_reg_r2_0_7_0_5/ADDRA1
    SLICE_X6Y60          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.142 r  DECODE/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=3, routed)           0.543     8.686    DECODE/RD2[0]
    SLICE_X8Y60          LUT6 (Prop_lut6_I5_O)        0.328     9.014 r  DECODE/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=5, routed)           0.585     9.599    DECODE/UNIT/ALUIn2[0]
    SLICE_X3Y59          LUT2 (Prop_lut2_I1_O)        0.124     9.723 r  DECODE/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.723    UNIT/reg_file_reg_r1_0_7_0_5_i_2[0]
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.255 r  UNIT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.255    UNIT/plusOp_carry_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.369 r  UNIT/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.369    UNIT/plusOp_carry__0_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.483 r  UNIT/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.483    UNIT/plusOp_carry__1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.597 r  UNIT/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.597    UNIT/plusOp_carry__2_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.711 r  UNIT/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.711    UNIT/plusOp_carry__3_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.825 r  UNIT/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.825    UNIT/plusOp_carry__4_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.138 r  UNIT/plusOp_carry__5/O[3]
                         net (fo=1, routed)           0.593    11.731    UNIT/data0[27]
    SLICE_X4Y68          LUT4 (Prop_lut4_I0_O)        0.306    12.037 r  UNIT/reg_file_reg_r1_0_7_24_29_i_11/O
                         net (fo=1, routed)           0.000    12.037    UNIT/reg_file_reg_r1_0_7_24_29_i_11_n_0
    SLICE_X4Y68          MUXF7 (Prop_muxf7_I0_O)      0.212    12.249 r  UNIT/reg_file_reg_r1_0_7_24_29_i_3/O
                         net (fo=3, routed)           0.515    12.763    DECODE/reg_file_reg_r1_0_7_24_29/DIB1
    SLICE_X2Y67          RAMD32                                       r  DECODE/reg_file_reg_r1_0_7_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.597    15.020    DECODE/reg_file_reg_r1_0_7_24_29/WCLK
    SLICE_X2Y67          RAMD32                                       r  DECODE/reg_file_reg_r1_0_7_24_29/RAMB_D1/CLK
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X2Y67          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.403    14.840    DECODE/reg_file_reg_r1_0_7_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                         -12.763    
  -------------------------------------------------------------------
                         slack                                  2.077    

Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 led_OBUF[8]_inst_i_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DECODE/reg_file_reg_r2_0_7_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.404ns  (logic 3.269ns (44.153%)  route 4.135ns (55.847%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.722     5.325    clk_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  led_OBUF[8]_inst_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  led_OBUF[8]_inst_i_2/Q
                         net (fo=23, routed)          0.883     6.664    DECODE/Q[3]
    SLICE_X5Y58          LUT5 (Prop_lut5_I1_O)        0.124     6.788 r  DECODE/reg_file_reg_r1_0_7_0_5_i_5/O
                         net (fo=73, routed)          1.209     7.996    DECODE/reg_file_reg_r2_0_7_0_5/ADDRA1
    SLICE_X6Y60          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.142 r  DECODE/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=3, routed)           0.543     8.686    DECODE/RD2[0]
    SLICE_X8Y60          LUT6 (Prop_lut6_I5_O)        0.328     9.014 r  DECODE/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=5, routed)           0.585     9.599    DECODE/UNIT/ALUIn2[0]
    SLICE_X3Y59          LUT2 (Prop_lut2_I1_O)        0.124     9.723 r  DECODE/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.723    UNIT/reg_file_reg_r1_0_7_0_5_i_2[0]
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.255 r  UNIT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.255    UNIT/plusOp_carry_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.369 r  UNIT/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.369    UNIT/plusOp_carry__0_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.483 r  UNIT/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.483    UNIT/plusOp_carry__1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.597 r  UNIT/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.597    UNIT/plusOp_carry__2_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.711 r  UNIT/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.711    UNIT/plusOp_carry__3_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.825 r  UNIT/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.825    UNIT/plusOp_carry__4_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.939 r  UNIT/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.939    UNIT/plusOp_carry__5_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.273 r  UNIT/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.407    11.680    UNIT/data0[29]
    SLICE_X3Y67          LUT4 (Prop_lut4_I0_O)        0.303    11.983 r  UNIT/reg_file_reg_r1_0_7_24_29_i_15/O
                         net (fo=1, routed)           0.000    11.983    UNIT/reg_file_reg_r1_0_7_24_29_i_15_n_0
    SLICE_X3Y67          MUXF7 (Prop_muxf7_I0_O)      0.238    12.221 r  UNIT/reg_file_reg_r1_0_7_24_29_i_5/O
                         net (fo=3, routed)           0.507    12.729    DECODE/reg_file_reg_r2_0_7_24_29/DIC1
    SLICE_X2Y68          RAMD32                                       r  DECODE/reg_file_reg_r2_0_7_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.595    15.018    DECODE/reg_file_reg_r2_0_7_24_29/WCLK
    SLICE_X2Y68          RAMD32                                       r  DECODE/reg_file_reg_r2_0_7_24_29/RAMC_D1/CLK
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X2Y68          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.423    14.818    DECODE/reg_file_reg_r2_0_7_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -12.729    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.095ns  (required time - arrival time)
  Source:                 led_OBUF[8]_inst_i_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DECODE/reg_file_reg_r1_0_7_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.401ns  (logic 3.269ns (44.170%)  route 4.132ns (55.830%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.722     5.325    clk_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  led_OBUF[8]_inst_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  led_OBUF[8]_inst_i_2/Q
                         net (fo=23, routed)          0.883     6.664    DECODE/Q[3]
    SLICE_X5Y58          LUT5 (Prop_lut5_I1_O)        0.124     6.788 r  DECODE/reg_file_reg_r1_0_7_0_5_i_5/O
                         net (fo=73, routed)          1.209     7.996    DECODE/reg_file_reg_r2_0_7_0_5/ADDRA1
    SLICE_X6Y60          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.142 r  DECODE/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=3, routed)           0.543     8.686    DECODE/RD2[0]
    SLICE_X8Y60          LUT6 (Prop_lut6_I5_O)        0.328     9.014 r  DECODE/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=5, routed)           0.585     9.599    DECODE/UNIT/ALUIn2[0]
    SLICE_X3Y59          LUT2 (Prop_lut2_I1_O)        0.124     9.723 r  DECODE/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.723    UNIT/reg_file_reg_r1_0_7_0_5_i_2[0]
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.255 r  UNIT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.255    UNIT/plusOp_carry_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.369 r  UNIT/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.369    UNIT/plusOp_carry__0_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.483 r  UNIT/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.483    UNIT/plusOp_carry__1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.597 r  UNIT/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.597    UNIT/plusOp_carry__2_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.711 r  UNIT/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.711    UNIT/plusOp_carry__3_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.825 r  UNIT/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.825    UNIT/plusOp_carry__4_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.939 r  UNIT/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.939    UNIT/plusOp_carry__5_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.273 r  UNIT/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.407    11.680    UNIT/data0[29]
    SLICE_X3Y67          LUT4 (Prop_lut4_I0_O)        0.303    11.983 r  UNIT/reg_file_reg_r1_0_7_24_29_i_15/O
                         net (fo=1, routed)           0.000    11.983    UNIT/reg_file_reg_r1_0_7_24_29_i_15_n_0
    SLICE_X3Y67          MUXF7 (Prop_muxf7_I0_O)      0.238    12.221 r  UNIT/reg_file_reg_r1_0_7_24_29_i_5/O
                         net (fo=3, routed)           0.505    12.726    DECODE/reg_file_reg_r1_0_7_24_29/DIC1
    SLICE_X2Y67          RAMD32                                       r  DECODE/reg_file_reg_r1_0_7_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.597    15.020    DECODE/reg_file_reg_r1_0_7_24_29/WCLK
    SLICE_X2Y67          RAMD32                                       r  DECODE/reg_file_reg_r1_0_7_24_29/RAMC_D1/CLK
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X2Y67          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.423    14.820    DECODE/reg_file_reg_r1_0_7_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -12.726    
  -------------------------------------------------------------------
                         slack                                  2.095    

Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 led_OBUF[8]_inst_i_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DECODE/reg_file_reg_r2_0_7_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.379ns  (logic 3.225ns (43.703%)  route 4.154ns (56.297%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.722     5.325    clk_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  led_OBUF[8]_inst_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  led_OBUF[8]_inst_i_2/Q
                         net (fo=23, routed)          0.883     6.664    DECODE/Q[3]
    SLICE_X5Y58          LUT5 (Prop_lut5_I1_O)        0.124     6.788 r  DECODE/reg_file_reg_r1_0_7_0_5_i_5/O
                         net (fo=73, routed)          1.209     7.996    DECODE/reg_file_reg_r2_0_7_0_5/ADDRA1
    SLICE_X6Y60          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.142 r  DECODE/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=3, routed)           0.543     8.686    DECODE/RD2[0]
    SLICE_X8Y60          LUT6 (Prop_lut6_I5_O)        0.328     9.014 r  DECODE/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=5, routed)           0.585     9.599    DECODE/UNIT/ALUIn2[0]
    SLICE_X3Y59          LUT2 (Prop_lut2_I1_O)        0.124     9.723 r  DECODE/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.723    UNIT/reg_file_reg_r1_0_7_0_5_i_2[0]
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.255 r  UNIT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.255    UNIT/plusOp_carry_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.369 r  UNIT/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.369    UNIT/plusOp_carry__0_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.483 r  UNIT/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.483    UNIT/plusOp_carry__1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.597 r  UNIT/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.597    UNIT/plusOp_carry__2_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.711 r  UNIT/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.711    UNIT/plusOp_carry__3_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.825 r  UNIT/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.825    UNIT/plusOp_carry__4_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.939 r  UNIT/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.939    UNIT/plusOp_carry__5_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.252 r  UNIT/plusOp_carry__6/O[3]
                         net (fo=1, routed)           0.450    11.702    UNIT/data0[31]
    SLICE_X4Y67          LUT4 (Prop_lut4_I0_O)        0.306    12.008 r  UNIT/reg_file_reg_r1_0_7_30_31_i_3/O
                         net (fo=1, routed)           0.000    12.008    DECODE/reg_file_reg_r2_0_7_30_31_0
    SLICE_X4Y67          MUXF7 (Prop_muxf7_I0_O)      0.212    12.220 r  DECODE/reg_file_reg_r1_0_7_30_31_i_1/O
                         net (fo=3, routed)           0.484    12.704    DECODE/reg_file_reg_r2_0_7_30_31/DIA1
    SLICE_X6Y68          RAMD32                                       r  DECODE/reg_file_reg_r2_0_7_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.593    15.016    DECODE/reg_file_reg_r2_0_7_30_31/WCLK
    SLICE_X6Y68          RAMD32                                       r  DECODE/reg_file_reg_r2_0_7_30_31/RAMA_D1/CLK
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X6Y68          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.433    14.823    DECODE/reg_file_reg_r2_0_7_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -12.704    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.128ns  (required time - arrival time)
  Source:                 led_OBUF[8]_inst_i_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DECODE/reg_file_reg_r2_0_7_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.147ns (42.142%)  route 4.321ns (57.858%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.722     5.325    clk_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  led_OBUF[8]_inst_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  led_OBUF[8]_inst_i_2/Q
                         net (fo=23, routed)          0.883     6.664    DECODE/Q[3]
    SLICE_X5Y58          LUT5 (Prop_lut5_I1_O)        0.124     6.788 r  DECODE/reg_file_reg_r1_0_7_0_5_i_5/O
                         net (fo=73, routed)          1.209     7.996    DECODE/reg_file_reg_r2_0_7_0_5/ADDRA1
    SLICE_X6Y60          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.142 r  DECODE/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=3, routed)           0.543     8.686    DECODE/RD2[0]
    SLICE_X8Y60          LUT6 (Prop_lut6_I5_O)        0.328     9.014 r  DECODE/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=5, routed)           0.585     9.599    DECODE/UNIT/ALUIn2[0]
    SLICE_X3Y59          LUT2 (Prop_lut2_I1_O)        0.124     9.723 r  DECODE/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.723    UNIT/reg_file_reg_r1_0_7_0_5_i_2[0]
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.255 r  UNIT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.255    UNIT/plusOp_carry_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.369 r  UNIT/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.369    UNIT/plusOp_carry__0_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.483 r  UNIT/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.483    UNIT/plusOp_carry__1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.597 r  UNIT/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.597    UNIT/plusOp_carry__2_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.711 r  UNIT/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.711    UNIT/plusOp_carry__3_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.825 r  UNIT/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.825    UNIT/plusOp_carry__4_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.939 r  UNIT/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.939    UNIT/plusOp_carry__5_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.178 r  UNIT/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.562    11.740    UNIT/data0[30]
    SLICE_X7Y67          LUT4 (Prop_lut4_I0_O)        0.302    12.042 r  UNIT/reg_file_reg_r1_0_7_30_31_i_5/O
                         net (fo=2, routed)           0.000    12.042    UNIT/led_OBUF[8]_inst_i_5_12
    SLICE_X7Y67          MUXF7 (Prop_muxf7_I0_O)      0.212    12.254 r  UNIT/reg_file_reg_r1_0_7_30_31_i_2/O
                         net (fo=2, routed)           0.539    12.792    DECODE/reg_file_reg_r2_0_7_30_31/DIA0
    SLICE_X6Y68          RAMD32                                       r  DECODE/reg_file_reg_r2_0_7_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.593    15.016    DECODE/reg_file_reg_r2_0_7_30_31/WCLK
    SLICE_X6Y68          RAMD32                                       r  DECODE/reg_file_reg_r2_0_7_30_31/RAMA/CLK
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X6Y68          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.336    14.920    DECODE/reg_file_reg_r2_0_7_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                         -12.792    
  -------------------------------------------------------------------
                         slack                                  2.128    

Slack (MET) :             2.149ns  (required time - arrival time)
  Source:                 led_OBUF[8]_inst_i_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DECODE/reg_file_reg_r1_0_7_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.438ns  (logic 2.802ns (37.673%)  route 4.636ns (62.327%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.722     5.325    clk_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  led_OBUF[8]_inst_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  led_OBUF[8]_inst_i_2/Q
                         net (fo=23, routed)          0.883     6.664    DECODE/Q[3]
    SLICE_X5Y58          LUT5 (Prop_lut5_I1_O)        0.124     6.788 r  DECODE/reg_file_reg_r1_0_7_0_5_i_5/O
                         net (fo=73, routed)          1.209     7.996    DECODE/reg_file_reg_r2_0_7_0_5/ADDRA1
    SLICE_X6Y60          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.142 r  DECODE/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=3, routed)           0.543     8.686    DECODE/RD2[0]
    SLICE_X8Y60          LUT6 (Prop_lut6_I5_O)        0.328     9.014 r  DECODE/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=5, routed)           0.585     9.599    DECODE/UNIT/ALUIn2[0]
    SLICE_X3Y59          LUT2 (Prop_lut2_I1_O)        0.124     9.723 r  DECODE/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.723    UNIT/reg_file_reg_r1_0_7_0_5_i_2[0]
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.255 r  UNIT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.255    UNIT/plusOp_carry_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.369 r  UNIT/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.369    UNIT/plusOp_carry__0_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.483 r  UNIT/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.483    UNIT/plusOp_carry__1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.597 r  UNIT/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.597    UNIT/plusOp_carry__2_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.836 r  UNIT/plusOp_carry__3/O[2]
                         net (fo=1, routed)           0.689    11.525    UNIT/data0[18]
    SLICE_X8Y64          LUT4 (Prop_lut4_I0_O)        0.302    11.827 r  UNIT/reg_file_reg_r1_0_7_18_23_i_9/O
                         net (fo=2, routed)           0.000    11.827    UNIT/led_OBUF[8]_inst_i_5_6
    SLICE_X8Y64          MUXF7 (Prop_muxf7_I0_O)      0.209    12.036 r  UNIT/reg_file_reg_r1_0_7_18_23_i_2/O
                         net (fo=2, routed)           0.726    12.762    DECODE/reg_file_reg_r1_0_7_18_23/DIA0
    SLICE_X2Y65          RAMD32                                       r  DECODE/reg_file_reg_r1_0_7_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.599    15.022    DECODE/reg_file_reg_r1_0_7_18_23/WCLK
    SLICE_X2Y65          RAMD32                                       r  DECODE/reg_file_reg_r1_0_7_18_23/RAMA/CLK
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X2Y65          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.334    14.911    DECODE/reg_file_reg_r1_0_7_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -12.762    
  -------------------------------------------------------------------
                         slack                                  2.149    

Slack (MET) :             2.160ns  (required time - arrival time)
  Source:                 led_OBUF[8]_inst_i_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DECODE/reg_file_reg_r1_0_7_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.400ns  (logic 2.899ns (39.173%)  route 4.501ns (60.827%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.722     5.325    clk_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  led_OBUF[8]_inst_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  led_OBUF[8]_inst_i_2/Q
                         net (fo=23, routed)          0.883     6.664    DECODE/Q[3]
    SLICE_X5Y58          LUT5 (Prop_lut5_I1_O)        0.124     6.788 r  DECODE/reg_file_reg_r1_0_7_0_5_i_5/O
                         net (fo=73, routed)          1.209     7.996    DECODE/reg_file_reg_r2_0_7_0_5/ADDRA1
    SLICE_X6Y60          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.142 r  DECODE/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=3, routed)           0.543     8.686    DECODE/RD2[0]
    SLICE_X8Y60          LUT6 (Prop_lut6_I5_O)        0.328     9.014 r  DECODE/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=5, routed)           0.585     9.599    DECODE/UNIT/ALUIn2[0]
    SLICE_X3Y59          LUT2 (Prop_lut2_I1_O)        0.124     9.723 r  DECODE/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.723    UNIT/reg_file_reg_r1_0_7_0_5_i_2[0]
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.255 r  UNIT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.255    UNIT/plusOp_carry_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.369 r  UNIT/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.369    UNIT/plusOp_carry__0_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.483 r  UNIT/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.483    UNIT/plusOp_carry__1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.597 r  UNIT/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.597    UNIT/plusOp_carry__2_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.711 r  UNIT/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.711    UNIT/plusOp_carry__3_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.933 r  UNIT/plusOp_carry__4/O[0]
                         net (fo=1, routed)           0.555    11.488    UNIT/data0[20]
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.299    11.787 r  UNIT/reg_file_reg_r1_0_7_18_23_i_13/O
                         net (fo=2, routed)           0.000    11.787    UNIT/led_OBUF[8]_inst_i_5_7
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.212    11.999 r  UNIT/reg_file_reg_r1_0_7_18_23_i_4/O
                         net (fo=2, routed)           0.726    12.725    DECODE/reg_file_reg_r1_0_7_18_23/DIB0
    SLICE_X2Y65          RAMD32                                       r  DECODE/reg_file_reg_r1_0_7_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.599    15.022    DECODE/reg_file_reg_r1_0_7_18_23/WCLK
    SLICE_X2Y65          RAMD32                                       r  DECODE/reg_file_reg_r1_0_7_18_23/RAMB/CLK
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X2Y65          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.360    14.885    DECODE/reg_file_reg_r1_0_7_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                         -12.725    
  -------------------------------------------------------------------
                         slack                                  2.160    

Slack (MET) :             2.167ns  (required time - arrival time)
  Source:                 led_OBUF[8]_inst_i_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DECODE/reg_file_reg_r2_0_7_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.410ns  (logic 2.899ns (39.123%)  route 4.511ns (60.877%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.722     5.325    clk_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  led_OBUF[8]_inst_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  led_OBUF[8]_inst_i_2/Q
                         net (fo=23, routed)          0.883     6.664    DECODE/Q[3]
    SLICE_X5Y58          LUT5 (Prop_lut5_I1_O)        0.124     6.788 r  DECODE/reg_file_reg_r1_0_7_0_5_i_5/O
                         net (fo=73, routed)          1.209     7.996    DECODE/reg_file_reg_r2_0_7_0_5/ADDRA1
    SLICE_X6Y60          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.142 r  DECODE/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=3, routed)           0.543     8.686    DECODE/RD2[0]
    SLICE_X8Y60          LUT6 (Prop_lut6_I5_O)        0.328     9.014 r  DECODE/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=5, routed)           0.585     9.599    DECODE/UNIT/ALUIn2[0]
    SLICE_X3Y59          LUT2 (Prop_lut2_I1_O)        0.124     9.723 r  DECODE/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.723    UNIT/reg_file_reg_r1_0_7_0_5_i_2[0]
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.255 r  UNIT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.255    UNIT/plusOp_carry_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.369 r  UNIT/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.369    UNIT/plusOp_carry__0_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.483 r  UNIT/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.483    UNIT/plusOp_carry__1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.597 r  UNIT/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.597    UNIT/plusOp_carry__2_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.711 r  UNIT/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.711    UNIT/plusOp_carry__3_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.933 r  UNIT/plusOp_carry__4/O[0]
                         net (fo=1, routed)           0.555    11.488    UNIT/data0[20]
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.299    11.787 r  UNIT/reg_file_reg_r1_0_7_18_23_i_13/O
                         net (fo=2, routed)           0.000    11.787    UNIT/led_OBUF[8]_inst_i_5_7
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.212    11.999 r  UNIT/reg_file_reg_r1_0_7_18_23_i_4/O
                         net (fo=2, routed)           0.735    12.735    DECODE/reg_file_reg_r2_0_7_18_23/DIB0
    SLICE_X6Y64          RAMD32                                       r  DECODE/reg_file_reg_r2_0_7_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.598    15.021    DECODE/reg_file_reg_r2_0_7_18_23/WCLK
    SLICE_X6Y64          RAMD32                                       r  DECODE/reg_file_reg_r2_0_7_18_23/RAMB/CLK
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y64          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.360    14.901    DECODE/reg_file_reg_r2_0_7_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                         -12.735    
  -------------------------------------------------------------------
                         slack                                  2.167    

Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 led_OBUF[8]_inst_i_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DECODE/reg_file_reg_r1_0_7_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.284ns  (logic 3.155ns (43.316%)  route 4.129ns (56.684%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.722     5.325    clk_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  led_OBUF[8]_inst_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  led_OBUF[8]_inst_i_2/Q
                         net (fo=23, routed)          0.883     6.664    DECODE/Q[3]
    SLICE_X5Y58          LUT5 (Prop_lut5_I1_O)        0.124     6.788 r  DECODE/reg_file_reg_r1_0_7_0_5_i_5/O
                         net (fo=73, routed)          1.209     7.996    DECODE/reg_file_reg_r2_0_7_0_5/ADDRA1
    SLICE_X6Y60          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.142 r  DECODE/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=3, routed)           0.543     8.686    DECODE/RD2[0]
    SLICE_X8Y60          LUT6 (Prop_lut6_I5_O)        0.328     9.014 r  DECODE/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=5, routed)           0.585     9.599    DECODE/UNIT/ALUIn2[0]
    SLICE_X3Y59          LUT2 (Prop_lut2_I1_O)        0.124     9.723 r  DECODE/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.723    UNIT/reg_file_reg_r1_0_7_0_5_i_2[0]
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.255 r  UNIT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.255    UNIT/plusOp_carry_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.369 r  UNIT/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.369    UNIT/plusOp_carry__0_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.483 r  UNIT/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.483    UNIT/plusOp_carry__1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.597 r  UNIT/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.597    UNIT/plusOp_carry__2_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.711 r  UNIT/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.711    UNIT/plusOp_carry__3_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.825 r  UNIT/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.825    UNIT/plusOp_carry__4_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.159 r  UNIT/plusOp_carry__5/O[1]
                         net (fo=1, routed)           0.550    11.709    UNIT/data0[25]
    SLICE_X3Y68          LUT4 (Prop_lut4_I0_O)        0.303    12.012 r  UNIT/reg_file_reg_r1_0_7_24_29_i_7/O
                         net (fo=1, routed)           0.000    12.012    DECODE/reg_file_reg_r2_0_7_24_29_0
    SLICE_X3Y68          MUXF7 (Prop_muxf7_I0_O)      0.238    12.250 r  DECODE/reg_file_reg_r1_0_7_24_29_i_1/O
                         net (fo=3, routed)           0.358    12.608    DECODE/reg_file_reg_r1_0_7_24_29/DIA1
    SLICE_X2Y67          RAMD32                                       r  DECODE/reg_file_reg_r1_0_7_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.597    15.020    DECODE/reg_file_reg_r1_0_7_24_29/WCLK
    SLICE_X2Y67          RAMD32                                       r  DECODE/reg_file_reg_r1_0_7_24_29/RAMA_D1/CLK
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X2Y67          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.432    14.811    DECODE/reg_file_reg_r1_0_7_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -12.608    
  -------------------------------------------------------------------
                         slack                                  2.203    

Slack (MET) :             2.216ns  (required time - arrival time)
  Source:                 led_OBUF[8]_inst_i_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DECODE/reg_file_reg_r2_0_7_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.298ns  (logic 3.111ns (42.629%)  route 4.187ns (57.371%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.722     5.325    clk_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  led_OBUF[8]_inst_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  led_OBUF[8]_inst_i_2/Q
                         net (fo=23, routed)          0.883     6.664    DECODE/Q[3]
    SLICE_X5Y58          LUT5 (Prop_lut5_I1_O)        0.124     6.788 r  DECODE/reg_file_reg_r1_0_7_0_5_i_5/O
                         net (fo=73, routed)          1.209     7.996    DECODE/reg_file_reg_r2_0_7_0_5/ADDRA1
    SLICE_X6Y60          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.142 r  DECODE/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=3, routed)           0.543     8.686    DECODE/RD2[0]
    SLICE_X8Y60          LUT6 (Prop_lut6_I5_O)        0.328     9.014 r  DECODE/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=5, routed)           0.585     9.599    DECODE/UNIT/ALUIn2[0]
    SLICE_X3Y59          LUT2 (Prop_lut2_I1_O)        0.124     9.723 r  DECODE/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.723    UNIT/reg_file_reg_r1_0_7_0_5_i_2[0]
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.255 r  UNIT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.255    UNIT/plusOp_carry_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.369 r  UNIT/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.369    UNIT/plusOp_carry__0_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.483 r  UNIT/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.483    UNIT/plusOp_carry__1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.597 r  UNIT/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.597    UNIT/plusOp_carry__2_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.711 r  UNIT/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.711    UNIT/plusOp_carry__3_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.825 r  UNIT/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.825    UNIT/plusOp_carry__4_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.138 r  UNIT/plusOp_carry__5/O[3]
                         net (fo=1, routed)           0.593    11.731    UNIT/data0[27]
    SLICE_X4Y68          LUT4 (Prop_lut4_I0_O)        0.306    12.037 r  UNIT/reg_file_reg_r1_0_7_24_29_i_11/O
                         net (fo=1, routed)           0.000    12.037    UNIT/reg_file_reg_r1_0_7_24_29_i_11_n_0
    SLICE_X4Y68          MUXF7 (Prop_muxf7_I0_O)      0.212    12.249 r  UNIT/reg_file_reg_r1_0_7_24_29_i_3/O
                         net (fo=3, routed)           0.374    12.623    DECODE/reg_file_reg_r2_0_7_24_29/DIB1
    SLICE_X2Y68          RAMD32                                       r  DECODE/reg_file_reg_r2_0_7_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.595    15.018    DECODE/reg_file_reg_r2_0_7_24_29/WCLK
    SLICE_X2Y68          RAMD32                                       r  DECODE/reg_file_reg_r2_0_7_24_29/RAMB_D1/CLK
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X2Y68          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.403    14.838    DECODE/reg_file_reg_r2_0_7_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -12.623    
  -------------------------------------------------------------------
                         slack                                  2.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 FETCH/PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_OBUF[8]_inst_i_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.252ns (81.204%)  route 0.058ns (18.796%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.602     1.521    FETCH/CLK
    SLICE_X5Y59          FDRE                                         r  FETCH/PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  FETCH/PC_reg[3]/Q
                         net (fo=1, routed)           0.058     1.721    FETCH/PC[3]
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  FETCH/plusOp_carry/O[2]
                         net (fo=3, routed)           0.000     1.832    data1[3]
    SLICE_X4Y59          FDRE                                         r  led_OBUF[8]_inst_i_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.873     2.038    clk_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  led_OBUF[8]_inst_i_4/C
                         clock pessimism             -0.503     1.534    
    SLICE_X4Y59          FDRE (Hold_fdre_C_D)         0.102     1.636    led_OBUF[8]_inst_i_4
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 FETCH/PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_OBUF[8]_inst_i_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.285ns (83.010%)  route 0.058ns (16.990%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.602     1.521    FETCH/CLK
    SLICE_X5Y59          FDRE                                         r  FETCH/PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  FETCH/PC_reg[3]/Q
                         net (fo=1, routed)           0.058     1.721    FETCH/PC[3]
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.865 r  FETCH/plusOp_carry/O[3]
                         net (fo=3, routed)           0.000     1.865    data1[4]
    SLICE_X4Y59          FDRE                                         r  led_OBUF[8]_inst_i_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.873     2.038    clk_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  led_OBUF[8]_inst_i_3/C
                         clock pessimism             -0.503     1.534    
    SLICE_X4Y59          FDRE (Hold_fdre_C_D)         0.102     1.636    led_OBUF[8]_inst_i_3
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 MPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG2/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.518%)  route 0.125ns (49.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.596     1.515    MPG2/CLK
    SLICE_X0Y69          FDRE                                         r  MPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  MPG2/Q2_reg/Q
                         net (fo=2, routed)           0.125     1.769    MPG2/Q2
    SLICE_X0Y69          FDRE                                         r  MPG2/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.867     2.032    MPG2/CLK
    SLICE_X0Y69          FDRE                                         r  MPG2/Q3_reg/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.025     1.540    MPG2/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 FETCH/PC_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_OBUF[8]_inst_i_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.251ns (69.529%)  route 0.110ns (30.471%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.602     1.521    FETCH/CLK
    SLICE_X5Y59          FDRE                                         r  FETCH/PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  FETCH/PC_reg[2]/Q
                         net (fo=2, routed)           0.110     1.772    FETCH/PC[2]
    SLICE_X4Y59          LUT1 (Prop_lut1_I0_O)        0.045     1.817 r  FETCH/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000     1.817    FETCH/plusOp_carry_i_1_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.882 r  FETCH/plusOp_carry/O[1]
                         net (fo=3, routed)           0.000     1.882    data1[2]
    SLICE_X4Y59          FDRE                                         r  led_OBUF[8]_inst_i_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.873     2.038    clk_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  led_OBUF[8]_inst_i_6/C
                         clock pessimism             -0.503     1.534    
    SLICE_X4Y59          FDRE (Hold_fdre_C_D)         0.102     1.636    led_OBUF[8]_inst_i_6
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 DISPLAY/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.572     1.491    DISPLAY/CLK
    SLICE_X10Y62         FDRE                                         r  DISPLAY/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.164     1.655 r  DISPLAY/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     1.770    DISPLAY/cnt_reg_n_0_[10]
    SLICE_X10Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.880 r  DISPLAY/cnt_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.880    DISPLAY/cnt_reg[8]_i_1__0_n_5
    SLICE_X10Y62         FDRE                                         r  DISPLAY/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.842     2.007    DISPLAY/CLK
    SLICE_X10Y62         FDRE                                         r  DISPLAY/cnt_reg[10]/C
                         clock pessimism             -0.515     1.491    
    SLICE_X10Y62         FDRE (Hold_fdre_C_D)         0.134     1.625    DISPLAY/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 DISPLAY/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.573     1.492    DISPLAY/CLK
    SLICE_X10Y60         FDRE                                         r  DISPLAY/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDRE (Prop_fdre_C_Q)         0.164     1.656 r  DISPLAY/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     1.771    DISPLAY/cnt_reg_n_0_[2]
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.881 r  DISPLAY/cnt_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.881    DISPLAY/cnt_reg[0]_i_1__0_n_5
    SLICE_X10Y60         FDRE                                         r  DISPLAY/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.844     2.009    DISPLAY/CLK
    SLICE_X10Y60         FDRE                                         r  DISPLAY/cnt_reg[2]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X10Y60         FDRE (Hold_fdre_C_D)         0.134     1.626    DISPLAY/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 DISPLAY/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.573     1.492    DISPLAY/CLK
    SLICE_X10Y61         FDRE                                         r  DISPLAY/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y61         FDRE (Prop_fdre_C_Q)         0.164     1.656 r  DISPLAY/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     1.771    DISPLAY/cnt_reg_n_0_[6]
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.881 r  DISPLAY/cnt_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.881    DISPLAY/cnt_reg[4]_i_1__0_n_5
    SLICE_X10Y61         FDRE                                         r  DISPLAY/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.844     2.009    DISPLAY/CLK
    SLICE_X10Y61         FDRE                                         r  DISPLAY/cnt_reg[6]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X10Y61         FDRE (Hold_fdre_C_D)         0.134     1.626    DISPLAY/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 MPG1/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG1/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.649%)  route 0.206ns (59.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.596     1.515    MPG1/CLK
    SLICE_X1Y69          FDRE                                         r  MPG1/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  MPG1/Q1_reg/Q
                         net (fo=1, routed)           0.206     1.862    MPG1/Q1
    SLICE_X0Y69          FDRE                                         r  MPG1/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.867     2.032    MPG1/CLK
    SLICE_X0Y69          FDRE                                         r  MPG1/Q2_reg/C
                         clock pessimism             -0.503     1.528    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.075     1.603    MPG1/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 DISPLAY/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.571     1.490    DISPLAY/CLK
    SLICE_X10Y63         FDRE                                         r  DISPLAY/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  DISPLAY/cnt_reg[14]/Q
                         net (fo=28, routed)          0.127     1.781    DISPLAY/p_0_in[0]
    SLICE_X10Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.891 r  DISPLAY/cnt_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.891    DISPLAY/cnt_reg[12]_i_1__0_n_5
    SLICE_X10Y63         FDRE                                         r  DISPLAY/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.841     2.006    DISPLAY/CLK
    SLICE_X10Y63         FDRE                                         r  DISPLAY/cnt_reg[14]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X10Y63         FDRE (Hold_fdre_C_D)         0.134     1.624    DISPLAY/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 FETCH/PC_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FETCH/PC_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.598     1.517    FETCH/CLK
    SLICE_X4Y66          FDRE                                         r  FETCH/PC_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  FETCH/PC_reg[31]/Q
                         net (fo=1, routed)           0.121     1.780    FETCH/PC[31]
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.891 r  FETCH/plusOp_carry__6/O[2]
                         net (fo=2, routed)           0.000     1.891    FETCH/D[30]
    SLICE_X4Y66          FDRE                                         r  FETCH/PC_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.867     2.032    FETCH/CLK
    SLICE_X4Y66          FDRE                                         r  FETCH/PC_reg[31]/C
                         clock pessimism             -0.514     1.517    
    SLICE_X4Y66          FDRE (Hold_fdre_C_D)         0.102     1.619    FETCH/PC_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y61    DISPLAY/cnt_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y61    DISPLAY/cnt_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y61    DISPLAY/cnt_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y62    DISPLAY/cnt_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y62    DISPLAY/cnt_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y61     FETCH/PC_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y61     FETCH/PC_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y61     FETCH/PC_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y62     FETCH/PC_reg[13]/C
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y67     DECODE/reg_file_reg_r1_0_7_30_31/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y67     DECODE/reg_file_reg_r1_0_7_30_31/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y67     DECODE/reg_file_reg_r1_0_7_30_31/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y67     DECODE/reg_file_reg_r1_0_7_30_31/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y60     DECODE/reg_file_reg_r2_0_7_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y60     DECODE/reg_file_reg_r2_0_7_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y60     DECODE/reg_file_reg_r2_0_7_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y60     DECODE/reg_file_reg_r2_0_7_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y65     MEMORY/MEM_reg_0_63_23_23/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y59     MEMORY/MEM_reg_0_63_7_7/SP/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y65     DECODE/reg_file_reg_r1_0_7_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y65     DECODE/reg_file_reg_r1_0_7_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y65     DECODE/reg_file_reg_r1_0_7_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y65     DECODE/reg_file_reg_r1_0_7_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y65     MEMORY/MEM_reg_0_63_23_23/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y66     MEMORY/MEM_reg_0_63_24_24/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y66     MEMORY/MEM_reg_0_63_25_25/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y66     MEMORY/MEM_reg_0_63_26_26/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y66     MEMORY/MEM_reg_0_63_27_27/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y66     MEMORY/MEM_reg_0_63_28_28/SP/CLK



