#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Sat May 20 23:29:13 2017
# Process ID: 59568
# Current directory: C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.runs/synth_1
# Command line: vivado.exe -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.runs/synth_1/Top.vds
# Journal file: C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top.tcl -notrace
Command: synth_design -top Top -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t-ffg1157'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t-ffg1157'
INFO: [Common 17-86] Your Synthesis license expires in 17 day(s)
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 61400 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 501.414 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.srcs/sources_1/new/Top.v:4]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.runs/synth_1/.Xil/Vivado-59568-MSEBPHD/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.runs/synth_1/.Xil/Vivado-59568-MSEBPHD/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'cnp_dc22' [C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.srcs/sources_1/imports/MIN_SUM/cnp_dc47.v:4]
	Parameter W bound to: 6 - type: integer 
	Parameter DC bound to: 22 - type: integer 
INFO: [Synth 8-638] synthesizing module 'min_gen22' [C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.srcs/sources_1/new/min_gen22.v:3]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'min_gen16_1' [C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.srcs/sources_1/new/min_gen16_1.v:6]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'min_gen2' [C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.srcs/sources_1/imports/MIN_SUM/min_gen2.v:2]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'min_gen2' (2#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.srcs/sources_1/imports/MIN_SUM/min_gen2.v:2]
INFO: [Synth 8-638] synthesizing module 'connect_unit' [C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.srcs/sources_1/imports/MIN_SUM/connect_unit.v:2]
	Parameter W bound to: 5 - type: integer 
	Parameter INDA_WIDTH bound to: 1 - type: integer 
	Parameter INDB_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.srcs/sources_1/imports/MIN_SUM/connect_unit.v:43]
INFO: [Synth 8-256] done synthesizing module 'connect_unit' (3#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.srcs/sources_1/imports/MIN_SUM/connect_unit.v:2]
INFO: [Synth 8-638] synthesizing module 'connect_unit__parameterized0' [C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.srcs/sources_1/imports/MIN_SUM/connect_unit.v:2]
	Parameter W bound to: 5 - type: integer 
	Parameter INDA_WIDTH bound to: 2 - type: integer 
	Parameter INDB_WIDTH bound to: 2 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.srcs/sources_1/imports/MIN_SUM/connect_unit.v:43]
INFO: [Synth 8-256] done synthesizing module 'connect_unit__parameterized0' (3#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.srcs/sources_1/imports/MIN_SUM/connect_unit.v:2]
INFO: [Synth 8-638] synthesizing module 'connect_unit__parameterized1' [C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.srcs/sources_1/imports/MIN_SUM/connect_unit.v:2]
	Parameter W bound to: 5 - type: integer 
	Parameter INDA_WIDTH bound to: 3 - type: integer 
	Parameter INDB_WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.srcs/sources_1/imports/MIN_SUM/connect_unit.v:43]
INFO: [Synth 8-256] done synthesizing module 'connect_unit__parameterized1' (3#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.srcs/sources_1/imports/MIN_SUM/connect_unit.v:2]
INFO: [Synth 8-256] done synthesizing module 'min_gen16_1' (4#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.srcs/sources_1/new/min_gen16_1.v:6]
INFO: [Synth 8-638] synthesizing module 'min_gen4' [C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.srcs/sources_1/imports/MIN_SUM/min_gen4.v:3]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'min_gen4' (5#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.srcs/sources_1/imports/MIN_SUM/min_gen4.v:3]
INFO: [Synth 8-638] synthesizing module 'connect_unit__parameterized2' [C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.srcs/sources_1/imports/MIN_SUM/connect_unit.v:2]
	Parameter W bound to: 5 - type: integer 
	Parameter INDA_WIDTH bound to: 2 - type: integer 
	Parameter INDB_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'connect_unit__parameterized2' (5#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.srcs/sources_1/imports/MIN_SUM/connect_unit.v:2]
INFO: [Synth 8-638] synthesizing module 'connect_unit__parameterized3' [C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.srcs/sources_1/imports/MIN_SUM/connect_unit.v:2]
	Parameter W bound to: 5 - type: integer 
	Parameter INDA_WIDTH bound to: 4 - type: integer 
	Parameter INDB_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'connect_unit__parameterized3' (5#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.srcs/sources_1/imports/MIN_SUM/connect_unit.v:2]
INFO: [Synth 8-256] done synthesizing module 'min_gen22' (6#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.srcs/sources_1/new/min_gen22.v:3]
INFO: [Synth 8-256] done synthesizing module 'cnp_dc22' (7#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.srcs/sources_1/imports/MIN_SUM/cnp_dc47.v:4]
INFO: [Synth 8-256] done synthesizing module 'Top' (8#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.srcs/sources_1/new/Top.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 501.414 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 501.414 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.runs/synth_1/.Xil/Vivado-59568-MSEBPHD/dcp3/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_inst'
Finished Parsing XDC File [C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.runs/synth_1/.Xil/Vivado-59568-MSEBPHD/dcp3/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 908.371 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 908.371 ; gain = 406.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 908.371 ; gain = 406.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.runs/synth_1/.Xil/Vivado-59568-MSEBPHD/dcp3/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.runs/synth_1/.Xil/Vivado-59568-MSEBPHD/dcp3/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk_wiz_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 908.371 ; gain = 406.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 908.371 ; gain = 406.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 22    
+---XORs : 
	               22 Bit    Wide XORs := 1     
+---Registers : 
	              132 Bit    Registers := 2     
+---Muxes : 
	  24 Input     22 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 85    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Registers : 
	              132 Bit    Registers := 2     
Module connect_unit__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
Module min_gen2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module connect_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
Module connect_unit__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
Module connect_unit__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
Module connect_unit__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
Module cnp_dc22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 22    
+---XORs : 
	               22 Bit    Wide XORs := 1     
+---Muxes : 
	  24 Input     22 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 908.371 ; gain = 406.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_inst/clk_out1' to pin 'clk_wiz_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 908.371 ; gain = 406.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 908.371 ; gain = 406.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 908.371 ; gain = 406.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 908.371 ; gain = 406.957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 908.371 ; gain = 406.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 908.371 ; gain = 406.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 908.371 ; gain = 406.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 908.371 ; gain = 406.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 908.371 ; gain = 406.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |LUT1      |     3|
|3     |LUT2      |     9|
|4     |LUT3      |   117|
|5     |LUT4      |    19|
|6     |LUT5      |   265|
|7     |LUT6      |   147|
|8     |MUXF7     |    17|
|9     |FDCE      |   264|
|10    |IBUF      |   133|
|11    |OBUF      |   132|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1107|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 908.371 ; gain = 406.957
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 908.371 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 908.371 ; gain = 406.957
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 133 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Top' is not ideal for floorplanning, since the cellview 'Top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

37 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:02 . Memory (MB): peak = 908.371 ; gain = 626.648
INFO: [Common 17-1381] The checkpoint 'C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.runs/synth_1/Top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 908.371 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat May 20 23:30:21 2017...
