INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sources_1/new/FPGA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPGA
WARNING: [VRFC 10-3676] redeclaration of ansi port 'VGA_R' is not allowed [/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sources_1/new/FPGA.sv:40]
WARNING: [VRFC 10-3028] 'VGA_R' was previously declared with a range [/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sources_1/new/FPGA.sv:40]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sources_1/new/comparetor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparetor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sources_1/new/controller2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sources_1/new/counter1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sources_1/new/top_module2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sources_1/new/vga_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sources_1/new/video_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sim_1/new/tb_FPGA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_FPGA
