$date
	Tue Nov 14 13:17:58 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ANDTEST $end
$scope module and_instance $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 # out0 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#10
1!
#20
1"
0!
#30
1#
1!
#40
0#
0"
0!
#50
