// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vcore_v_mcu.h for the primary calling header

#include "Vcore_v_mcu.h"
#include "Vcore_v_mcu__Syms.h"

void Vcore_v_mcu::_settle__TOP__3(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_settle__TOP__3\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp 
        = ((0x3fffffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp) 
           | ((QData)((IData)((((1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
                                << 1U) | (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))))) 
              << 0x3eU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp 
        = (0xf0007fffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp 
        = ((0xf07fffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp) 
           | ((QData)((IData)(((9U >= (0xfU & ((IData)(5U) 
                                               * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__read_pointer_q))))
                                ? (0x1fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__mem_q) 
                                            >> (0xfU 
                                                & ((IData)(5U) 
                                                   * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__read_pointer_q)))))
                                : 0U))) << 0x37U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp 
        = (0x40000000000000ULL | (0xff9fffffffffffffULL 
                                  & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp 
        = (0xefffffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp);
    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp 
            = (0x1000000000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT____Vcellout__i_r_fifo__data_o 
        = ((0xcU >= (0xfU & ((IData)(0xdU) * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))
            ? (0x1fffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__mem_q) 
                          >> (0xfU & ((IData)(0xdU) 
                                      * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__read_pointer_q)))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__w_fifo_push 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[9U] 
            >> 0x1dU) & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__0__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__b_ready_o = 0U;
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__0__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__0__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__0__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__0__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__b_ready_o = 1U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__1__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__b_ready_o = 0U;
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__1__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__1__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__1__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__1__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__b_ready_o = 1U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__2__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__b_ready_o = 0U;
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__2__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__2__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__2__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__2__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__b_ready_o = 1U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__3__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__b_ready_o = 0U;
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__3__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__3__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__3__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__3__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__b_ready_o = 1U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__4__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__b_ready_o = 0U;
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__4__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__4__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__4__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__4__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__b_ready_o = 1U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__b_ready_o = 0U;
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__b_ready_o = 1U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__b_ready_o = 0U;
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__b_ready_o = 1U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__b_ready_o = 0U;
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__b_ready_o = 1U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__b_ready_o = 0U;
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__b_ready_o = 1U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__9__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__b_ready_o = 0U;
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__9__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__9__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__9__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__9__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__b_ready_o = 1U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__10__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__b_ready_o = 0U;
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__10__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__10__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__10__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__10__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__b_ready_o = 1U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__11__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__b_ready_o = 0U;
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__11__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__11__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__11__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__11__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__b_ready_o = 1U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__12__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__b_ready_o = 0U;
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__12__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__12__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__12__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__12__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__b_ready_o = 1U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__aw_without_complete_w_downstream 
        = ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_q) 
               >> 2U)) & (0U < (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__complete_w_without_aw_downstream 
        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_q) 
            >> 2U) & (3U == (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_r_rdata[0U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_r_rdata[1U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_r_rdata[2U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__boot_rom_i__DOT____Vcellout__rom_mem_i__Q;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_r_rdata[3U] 
        = (((0U == (0x1fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                             << 5U))) ? 0U : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ram__DOT__data_ram[
                                              ((IData)(1U) 
                                               + (3U 
                                                  & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                                                      << 5U))))) 
           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ram__DOT__data_ram[
              (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr))] 
              >> (0x1fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                           << 5U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_b_spill_reg__ready_o 
        = (1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_b_spill_reg__DOT__gen_spill_reg__DOT__a_full_q)) 
                 | (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_b_spill_reg__DOT__gen_spill_reg__DOT__b_full_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__ready_o 
        = (1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_r_spill_reg__DOT__gen_spill_reg__DOT__a_full_q)) 
                 | (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_r_spill_reg__DOT__gen_spill_reg__DOT__b_full_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_r_rdata[0U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_r_rdata[1U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_r_rdata[2U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_r_rdata[3U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o;
    if ((1U & (~ (IData)(vlTOPp->ref_clk_i)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__i_clk_gate_timer0__DOT__i_tc_clk_gating__DOT__clk_en 
            = (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_clk_en));
    }
    if ((1U & (~ (IData)(vlTOPp->ref_clk_i)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__i_clk_gate_timer1__DOT__i_tc_clk_gating__DOT__clk_en 
            = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_clk_en) 
                     >> 1U));
    }
    if ((1U & (~ (IData)(vlTOPp->ref_clk_i)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__i_clk_gate_timer2__DOT__i_tc_clk_gating__DOT__clk_en 
            = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_clk_en) 
                     >> 2U));
    }
    if ((1U & (~ (IData)(vlTOPp->ref_clk_i)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__i_clk_gate_timer3__DOT__i_tc_clk_gating__DOT__clk_en 
            = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_clk_en) 
                     >> 3U));
    }
    if ((1U & (~ (IData)(vlTOPp->ref_clk_i)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__0__KET____DOT__i_clk_gate_per__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en 
            = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__0__KET____DOT__i_clk_gate_per__DOT__r_reg) 
                     >> 1U));
    }
    if ((1U & (~ (IData)(vlTOPp->ref_clk_i)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__1__KET____DOT__i_clk_gate_per__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en 
            = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__1__KET____DOT__i_clk_gate_per__DOT__r_reg) 
                     >> 1U));
    }
    if ((1U & (~ (IData)(vlTOPp->ref_clk_i)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__2__KET____DOT__i_clk_gate_per__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en 
            = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__2__KET____DOT__i_clk_gate_per__DOT__r_reg) 
                     >> 1U));
    }
    if ((1U & (~ (IData)(vlTOPp->ref_clk_i)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__3__KET____DOT__i_clk_gate_per__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en 
            = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__3__KET____DOT__i_clk_gate_per__DOT__r_reg) 
                     >> 1U));
    }
    if ((1U & (~ (IData)(vlTOPp->ref_clk_i)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__4__KET____DOT__i_clk_gate_per__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en 
            = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__4__KET____DOT__i_clk_gate_per__DOT__r_reg) 
                     >> 1U));
    }
    if ((1U & (~ (IData)(vlTOPp->ref_clk_i)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__5__KET____DOT__i_clk_gate_per__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en 
            = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__5__KET____DOT__i_clk_gate_per__DOT__r_reg) 
                     >> 1U));
    }
    if ((1U & (~ (IData)(vlTOPp->ref_clk_i)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__6__KET____DOT__i_clk_gate_per__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en 
            = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__6__KET____DOT__i_clk_gate_per__DOT__r_reg) 
                     >> 1U));
    }
    if ((1U & (~ (IData)(vlTOPp->ref_clk_i)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__7__KET____DOT__i_clk_gate_per__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en 
            = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__7__KET____DOT__i_clk_gate_per__DOT__r_reg) 
                     >> 1U));
    }
    if ((1U & (~ (IData)(vlTOPp->ref_clk_i)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__8__KET____DOT__i_clk_gate_per__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en 
            = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__8__KET____DOT__i_clk_gate_per__DOT__r_reg) 
                     >> 1U));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__cnt_alloc_gnt 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__linked_data_q) 
           & (0U == (0x1ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__gen_cnt__BRA__0__KET____DOT__i_cnt__DOT__i_counter__DOT__counter_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_sba__DOT__we = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q) 
                  >> 2U)))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_sba__DOT__we = 1U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__cnt_alloc_gnt 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__linked_data_q) 
           & (0U == (0x1ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__gen_cnt__BRA__0__KET____DOT__i_cnt__DOT__i_counter__DOT__counter_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_sba__DOT__be_mask = 0U;
    if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_q 
                  >> 0x13U)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_sba__DOT__be_mask 
            = ((0x40000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_q)
                ? 0xfU : ((0x20000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_q)
                           ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_sba__DOT__be_mask) 
                              | ((IData)(3U) << (2U 
                                                 & ((IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_q 
                                                             >> 1U)) 
                                                    << 1U))))
                           : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_sba__DOT__be_mask) 
                              | ((IData)(1U) << (3U 
                                                 & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_q))))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__aw_empty 
        = ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__status_cnt_q)) 
           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__aw_push)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__ar_empty 
        = ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__status_cnt_q)) 
           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__ar_push)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_sba__DOT__req = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q) 
                  >> 2U)))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_sba__DOT__req = 1U;
            }
        } else {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_sba__DOT__req = 1U;
            }
        }
    }
    if (((3U < (7U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_q 
                      >> 0x11U))) & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_sba__DOT__req = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__4__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o = 0U;
    if (((0x1c010000U <= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_q)) 
         & (0x1c090000U > (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__4__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o = 2U;
    }
    if (((0x1a300000U <= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_q)) 
         & (0x1a400000U > (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__4__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o = 1U;
    }
    if (((0x1a000000U <= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_q)) 
         & (0x1a040000U > (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__4__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o = 1U;
    }
    if (((0x1c000000U <= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_q)) 
         & (0x1c010000U > (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__4__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o = 1U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_valid 
        = ((0x1ffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_valid)) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT__vld_q));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_valid 
        = ((0x1ffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_valid)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_inputs__BRA__1__KET____DOT__i_addr_dec_resp_mux__DOT__vld_q) 
              << 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_valid 
        = ((0x1ffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_valid)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_inputs__BRA__2__KET____DOT__i_addr_dec_resp_mux__DOT__vld_q) 
              << 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_valid 
        = ((0x1ff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_valid)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_inputs__BRA__3__KET____DOT__i_addr_dec_resp_mux__DOT__vld_q) 
              << 3U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_valid 
        = ((0x1fefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_valid)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_inputs__BRA__4__KET____DOT__i_addr_dec_resp_mux__DOT__vld_q) 
              << 4U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_valid 
        = ((0x1fdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_valid)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_inputs__BRA__5__KET____DOT__i_addr_dec_resp_mux__DOT__vld_q) 
              << 5U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_valid 
        = ((0x1fbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_valid)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_inputs__BRA__6__KET____DOT__i_addr_dec_resp_mux__DOT__vld_q) 
              << 6U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_valid 
        = ((0x1f7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_valid)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_inputs__BRA__7__KET____DOT__i_addr_dec_resp_mux__DOT__vld_q) 
              << 7U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_valid 
        = ((0x1effU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_valid)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_inputs__BRA__8__KET____DOT__i_addr_dec_resp_mux__DOT__vld_q) 
              << 8U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_valid 
        = ((0x1dffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_valid)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_inputs__BRA__9__KET____DOT__i_addr_dec_resp_mux__DOT__vld_q) 
              << 9U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_valid 
        = ((0x1bffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_valid)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_inputs__BRA__10__KET____DOT__i_addr_dec_resp_mux__DOT__vld_q) 
              << 0xaU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_valid 
        = ((0x17ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_valid)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_inputs__BRA__11__KET____DOT__i_addr_dec_resp_mux__DOT__vld_q) 
              << 0xbU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_valid 
        = ((0xfffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_valid)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_inputs__BRA__12__KET____DOT__i_addr_dec_resp_mux__DOT__vld_q) 
              << 0xcU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_valid 
        = ((0x1ffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_valid)) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT__vld_q));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_valid 
        = ((0x1ffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_valid)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_inputs__BRA__1__KET____DOT__i_addr_dec_resp_mux__DOT__vld_q) 
              << 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_valid 
        = ((0x1ffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_valid)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_inputs__BRA__2__KET____DOT__i_addr_dec_resp_mux__DOT__vld_q) 
              << 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_valid 
        = ((0x1ff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_valid)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_inputs__BRA__3__KET____DOT__i_addr_dec_resp_mux__DOT__vld_q) 
              << 3U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_valid 
        = ((0x1fefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_valid)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_inputs__BRA__4__KET____DOT__i_addr_dec_resp_mux__DOT__vld_q) 
              << 4U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_valid 
        = ((0x1fdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_valid)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_inputs__BRA__5__KET____DOT__i_addr_dec_resp_mux__DOT__vld_q) 
              << 5U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_valid 
        = ((0x1fbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_valid)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_inputs__BRA__6__KET____DOT__i_addr_dec_resp_mux__DOT__vld_q) 
              << 6U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_valid 
        = ((0x1f7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_valid)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_inputs__BRA__7__KET____DOT__i_addr_dec_resp_mux__DOT__vld_q) 
              << 7U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_valid 
        = ((0x1effU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_valid)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_inputs__BRA__8__KET____DOT__i_addr_dec_resp_mux__DOT__vld_q) 
              << 8U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_valid 
        = ((0x1dffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_valid)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_inputs__BRA__9__KET____DOT__i_addr_dec_resp_mux__DOT__vld_q) 
              << 9U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_valid 
        = ((0x1bffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_valid)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_inputs__BRA__10__KET____DOT__i_addr_dec_resp_mux__DOT__vld_q) 
              << 0xaU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_valid 
        = ((0x17ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_valid)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_inputs__BRA__11__KET____DOT__i_addr_dec_resp_mux__DOT__vld_q) 
              << 0xbU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_valid 
        = ((0xfffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_valid)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_inputs__BRA__12__KET____DOT__i_addr_dec_resp_mux__DOT__vld_q) 
              << 0xcU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__hartsel 
        = ((0xffc00U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q 
                        << 4U)) | (0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q 
                                             >> 0x10U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0x3fffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
                                << 1U) | (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))))) 
              << 0x36U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xf007ffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0xf7ffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q) 
                                     >> (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q))))) 
              << 0x33U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0x6000000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xefffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp);
    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp 
            = (0x10000000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0x3fffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
                                << 1U) | (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))))) 
              << 0x36U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xf007ffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0xf7ffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q) 
                                     >> (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q))))) 
              << 0x33U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0x6000000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xefffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp);
    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp 
            = (0x10000000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0x3fffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
                                << 1U) | (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))))) 
              << 0x36U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xf007ffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0xf7ffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q) 
                                     >> (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q))))) 
              << 0x33U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0x6000000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xefffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp);
    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp 
            = (0x10000000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0x3fffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
                                << 1U) | (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))))) 
              << 0x36U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xf007ffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0xf7ffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q) 
                                     >> (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q))))) 
              << 0x33U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0x6000000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xefffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__err_resp);
    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__err_resp 
            = (0x10000000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__err_resp);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0x3fffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
                                << 1U) | (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))))) 
              << 0x36U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xf007ffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0xf7ffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q) 
                                     >> (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q))))) 
              << 0x33U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0x6000000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xefffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__err_resp);
    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__err_resp 
            = (0x10000000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__err_resp);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0x3fffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
                                << 1U) | (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))))) 
              << 0x36U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xf007ffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0xf7ffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q) 
                                     >> (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q))))) 
              << 0x33U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0x6000000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xefffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__err_resp);
    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__err_resp 
            = (0x10000000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__err_resp);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0x3fffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
                                << 1U) | (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))))) 
              << 0x36U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xf007ffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0xf7ffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q) 
                                     >> (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q))))) 
              << 0x33U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0x6000000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xefffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__err_resp);
    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__err_resp 
            = (0x10000000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__err_resp);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0x3fffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
                                << 1U) | (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))))) 
              << 0x36U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xf007ffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0xf7ffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q) 
                                     >> (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q))))) 
              << 0x33U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0x6000000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xefffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__err_resp);
    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__err_resp 
            = (0x10000000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__err_resp);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0x3fffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
                                << 1U) | (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))))) 
              << 0x36U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xf007ffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0xf7ffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q) 
                                     >> (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q))))) 
              << 0x33U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0x6000000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xefffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__err_resp);
    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__err_resp 
            = (0x10000000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__err_resp);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0x3fffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
                                << 1U) | (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))))) 
              << 0x36U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xf007ffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0xf7ffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q) 
                                     >> (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q))))) 
              << 0x33U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0x6000000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xefffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__err_resp);
    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__err_resp 
            = (0x10000000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__err_resp);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0x3fffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
                                << 1U) | (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))))) 
              << 0x36U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xf007ffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0xf7ffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q) 
                                     >> (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q))))) 
              << 0x33U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0x6000000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xefffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__err_resp);
    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__err_resp 
            = (0x10000000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__err_resp);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0x3fffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
                                << 1U) | (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))))) 
              << 0x36U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xf007ffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0xf7ffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q) 
                                     >> (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q))))) 
              << 0x33U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0x6000000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xefffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__err_resp);
    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__err_resp 
            = (0x10000000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__err_resp);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0x3fffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
                                << 1U) | (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))))) 
              << 0x36U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xf007ffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0xf7ffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q) 
                                     >> (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q))))) 
              << 0x33U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0x6000000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xefffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__err_resp);
    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__err_resp 
            = (0x10000000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__err_resp);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_r_fifo__data_o 
        = ((0x23U >= (0x3fU & ((IData)(9U) * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))
            ? (0x1ffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q 
                                 >> (0x3fU & ((IData)(9U) 
                                              * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_r_fifo__data_o 
        = ((0x23U >= (0x3fU & ((IData)(9U) * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))
            ? (0x1ffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q 
                                 >> (0x3fU & ((IData)(9U) 
                                              * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_r_fifo__data_o 
        = ((0x23U >= (0x3fU & ((IData)(9U) * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))
            ? (0x1ffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q 
                                 >> (0x3fU & ((IData)(9U) 
                                              * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_r_fifo__data_o 
        = ((0x23U >= (0x3fU & ((IData)(9U) * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))
            ? (0x1ffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q 
                                 >> (0x3fU & ((IData)(9U) 
                                              * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_r_fifo__data_o 
        = ((0x23U >= (0x3fU & ((IData)(9U) * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))
            ? (0x1ffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q 
                                 >> (0x3fU & ((IData)(9U) 
                                              * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_r_fifo__data_o 
        = ((0x23U >= (0x3fU & ((IData)(9U) * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))
            ? (0x1ffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q 
                                 >> (0x3fU & ((IData)(9U) 
                                              * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_r_fifo__data_o 
        = ((0x23U >= (0x3fU & ((IData)(9U) * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))
            ? (0x1ffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q 
                                 >> (0x3fU & ((IData)(9U) 
                                              * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_r_fifo__data_o 
        = ((0x23U >= (0x3fU & ((IData)(9U) * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))
            ? (0x1ffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q 
                                 >> (0x3fU & ((IData)(9U) 
                                              * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_r_fifo__data_o 
        = ((0x23U >= (0x3fU & ((IData)(9U) * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))
            ? (0x1ffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q 
                                 >> (0x3fU & ((IData)(9U) 
                                              * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_r_fifo__data_o 
        = ((0x23U >= (0x3fU & ((IData)(9U) * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))
            ? (0x1ffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q 
                                 >> (0x3fU & ((IData)(9U) 
                                              * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_r_fifo__data_o 
        = ((0x23U >= (0x3fU & ((IData)(9U) * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))
            ? (0x1ffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q 
                                 >> (0x3fU & ((IData)(9U) 
                                              * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_r_fifo__data_o 
        = ((0x23U >= (0x3fU & ((IData)(9U) * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))
            ? (0x1ffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q 
                                 >> (0x3fU & ((IData)(9U) 
                                              * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_r_fifo__data_o 
        = ((0x23U >= (0x3fU & ((IData)(9U) * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))
            ? (0x1ffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q 
                                 >> (0x3fU & ((IData)(9U) 
                                              * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__aw_without_complete_w_downstream 
        = ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
               >> 3U)) & (0U < (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__complete_w_without_aw_downstream 
        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
            >> 3U) & (7U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__aw_without_complete_w_downstream 
        = ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
               >> 3U)) & (0U < (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__complete_w_without_aw_downstream 
        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
            >> 3U) & (7U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__aw_without_complete_w_downstream 
        = ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
               >> 3U)) & (0U < (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__complete_w_without_aw_downstream 
        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
            >> 3U) & (7U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__aw_without_complete_w_downstream 
        = ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
               >> 3U)) & (0U < (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__complete_w_without_aw_downstream 
        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
            >> 3U) & (7U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__aw_without_complete_w_downstream 
        = ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
               >> 3U)) & (0U < (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__complete_w_without_aw_downstream 
        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
            >> 3U) & (7U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__aw_without_complete_w_downstream 
        = ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
               >> 3U)) & (0U < (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__complete_w_without_aw_downstream 
        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
            >> 3U) & (7U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__aw_without_complete_w_downstream 
        = ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
               >> 3U)) & (0U < (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__complete_w_without_aw_downstream 
        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
            >> 3U) & (7U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__aw_without_complete_w_downstream 
        = ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
               >> 3U)) & (0U < (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__complete_w_without_aw_downstream 
        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
            >> 3U) & (7U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__aw_without_complete_w_downstream 
        = ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
               >> 3U)) & (0U < (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__complete_w_without_aw_downstream 
        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
            >> 3U) & (7U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__aw_without_complete_w_downstream 
        = ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
               >> 3U)) & (0U < (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__complete_w_without_aw_downstream 
        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
            >> 3U) & (7U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__aw_without_complete_w_downstream 
        = ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
               >> 3U)) & (0U < (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__complete_w_without_aw_downstream 
        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
            >> 3U) & (7U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__aw_without_complete_w_downstream 
        = ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
               >> 3U)) & (0U < (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__complete_w_without_aw_downstream 
        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
            >> 3U) & (7U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__aw_without_complete_w_downstream 
        = ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
               >> 3U)) & (0U < (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__complete_w_without_aw_downstream 
        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
            >> 3U) & (7U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_ready 
        = (1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_spill_reg__DOT__gen_spill_reg__DOT__a_full_q)) 
                 | (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_spill_reg__DOT__gen_spill_reg__DOT__b_full_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__ar_ready 
        = (1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_spill_reg__DOT__gen_spill_reg__DOT__a_full_q)) 
                 | (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_spill_reg__DOT__gen_spill_reg__DOT__b_full_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_aw_ready 
        = (1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_spill_reg__DOT__gen_spill_reg__DOT__a_full_q)) 
                 | (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_spill_reg__DOT__gen_spill_reg__DOT__b_full_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((6U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | (1U & VL_REDXOR_32((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__poptopush2))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((5U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | (2U & (VL_REDXOR_32((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__poptopush2) 
                                        >> 1U))) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | (4U & (VL_REDXOR_32((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__poptopush2) 
                                        >> 2U))) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((6U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | (1U & VL_REDXOR_32((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop2))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((5U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | (2U & (VL_REDXOR_32((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop2) 
                                        >> 1U))) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | (4U & (VL_REDXOR_32((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop2) 
                                        >> 2U))) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__dmi_req_valid = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__state_q) 
                  >> 2U)))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__state_q))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__state_q))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__dmi_req_valid = 1U;
            }
        } else {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__state_q))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__dmi_req_valid = 1U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fsmc_fmic_clr_spi_master_en = 0U;
    if ((0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                      >> 6U)))) {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))) {
                                    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_05__DOT__data_cs))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fsmc_fmic_clr_spi_master_en = 1U;
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__debug_resp 
        = (0x3fffffffcULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__debug_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__debug_resp 
        = ((3ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__debug_resp) 
           | ((QData)((IData)((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_q 
                                       >> (0x3fU & 
                                           ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_q) 
                                            << 5U)))))) 
              << 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__dmi_req 
        = ((0x3ffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__dmi_req) 
           | ((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__address_q)) 
              << 0x22U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__dmi_req 
        = ((0x1ff00000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__dmi_req) 
           | (IData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__data_q)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__dmi_req 
        = ((0x1fcffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__dmi_req) 
           | ((QData)((IData)(((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__state_q))
                                ? 2U : 1U))) << 0x20U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((6U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | (1U & VL_REDXOR_32((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__poptopush2))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((5U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | (2U & (VL_REDXOR_32((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__poptopush2) 
                                        >> 1U))) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | (4U & (VL_REDXOR_32((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__poptopush2) 
                                        >> 2U))) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((6U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | (1U & VL_REDXOR_32((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__poptopush2))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((5U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | (2U & (VL_REDXOR_32((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__poptopush2) 
                                        >> 1U))) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | (4U & (VL_REDXOR_32((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__poptopush2) 
                                        >> 2U))) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((6U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | (1U & VL_REDXOR_32((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__poptopush2))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((5U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | (2U & (VL_REDXOR_32((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__poptopush2) 
                                        >> 1U))) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | (4U & (VL_REDXOR_32((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__poptopush2) 
                                        >> 2U))) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((6U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | (1U & VL_REDXOR_32((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__poptopush2))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((5U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | (2U & (VL_REDXOR_32((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__poptopush2) 
                                        >> 1U))) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | (4U & (VL_REDXOR_32((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__poptopush2) 
                                        >> 2U))) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((6U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | (1U & VL_REDXOR_32((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__poptopush2))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((5U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | (2U & (VL_REDXOR_32((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__poptopush2) 
                                        >> 1U))) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | (4U & (VL_REDXOR_32((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__poptopush2) 
                                        >> 2U))) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((6U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | (1U & VL_REDXOR_32((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__pushtopop2))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((5U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | (2U & (VL_REDXOR_32((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__pushtopop2) 
                                        >> 1U))) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | (4U & (VL_REDXOR_32((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__pushtopop2) 
                                        >> 2U))) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((6U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | (1U & VL_REDXOR_32((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop2))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((5U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | (2U & (VL_REDXOR_32((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop2) 
                                        >> 1U))) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | (4U & (VL_REDXOR_32((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop2) 
                                        >> 2U))) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((6U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | (1U & VL_REDXOR_32((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop2))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((5U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | (2U & (VL_REDXOR_32((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop2) 
                                        >> 1U))) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | (4U & (VL_REDXOR_32((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop2) 
                                        >> 2U))) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((6U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | (1U & VL_REDXOR_32((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop2))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((5U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | (2U & (VL_REDXOR_32((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop2) 
                                        >> 1U))) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | (4U & (VL_REDXOR_32((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop2) 
                                        >> 2U))) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((6U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | (1U & VL_REDXOR_32((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop2))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((5U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | (2U & (VL_REDXOR_32((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop2) 
                                        >> 1U))) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | (4U & (VL_REDXOR_32((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop2) 
                                        >> 2U))) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_fc_events 
        = (0xffffff80U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_fc_events);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_fc_events 
        = (0xfffffeffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_fc_events);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_fc_events 
        = (0xfffffdffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_fc_events);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_fc_events 
        = (0xfffffbffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_fc_events);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_fc_events 
        = (0xffff0fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_fc_events);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x1fU] 
        = (0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x1fU]);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x20U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x21U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x22U] 
        = (0xfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x22U]);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x23U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x24U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr_next 
        = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr_next 
        = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_mclk_ns = 0U;
    if ((0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                      >> 6U)))) {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                          >> 5U)))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_mclk_ns 
                                    = (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs));
                            }
                        }
                    } else {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_mclk_ns 
                                = (1U & ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))
                                          ? (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))
                                          : (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))));
                        }
                    }
                } else {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_mclk_ns 
                                    = (1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)));
                            }
                        }
                    } else {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_mclk_ns 
                                = (1U & ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))
                                          ? (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))
                                          : (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))));
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr_next 
        = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr_next 
        = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr_next 
        = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr_next 
        = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_penable_ns 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_penable_cs;
    if ((0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                      >> 6U)))) {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                          >> 5U)))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_penable_ns = 0U;
                                }
                            }
                        }
                    } else {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_penable_ns = 1U;
                                }
                            } else {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_penable_ns = 1U;
                                }
                            }
                        }
                    }
                } else {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_penable_ns 
                                    = (1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)));
                            } else {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_penable_ns = 1U;
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_re_ns 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_re_cs;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                  >> 7U)))) {
        if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_re_ns = 0U;
                                }
                            }
                        }
                    }
                } else {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_re_ns = 1U;
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__event_r 
        = ((~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__event_b) 
           & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__event_a);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_cload_din_sel_ns 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_cload_din_sel_cs;
    if ((0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
        if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                          >> 5U)))) {
                if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                              >> 4U)))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_cload_din_sel_ns = 0U;
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                          >> 5U)))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_cload_din_sel_ns = 0U;
                                }
                            }
                        } else {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_cload_din_sel_ns = 1U;
                                }
                            }
                        }
                    }
                }
            }
        } else {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_cload_din_sel_ns = 0U;
                                }
                            }
                        }
                    } else {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_cload_din_sel_ns = 1U;
                                }
                            }
                        }
                    }
                }
            } else {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_cload_din_sel_ns = 0U;
                                }
                            }
                        }
                    } else {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    if ((0x22U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1e__DOT__data_cs))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_cload_din_sel_ns = 1U;
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_sel_tb_int_ns 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_sel_tb_int_cs;
    if ((0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
        if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                          >> 5U)))) {
                if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                              >> 4U)))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_sel_tb_int_ns = 0U;
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                              >> 4U)))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_sel_tb_int_ns = 1U;
                                }
                            }
                        }
                    }
                }
            } else {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_sel_tb_int_ns = 0U;
                                }
                            }
                        }
                    }
                }
            }
        } else {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_sel_tb_int_ns = 0U;
                                }
                            }
                        }
                    }
                }
            } else {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_sel_tb_int_ns = 0U;
                                }
                            }
                        }
                    } else {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    if (((((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1e__DOT__data_cs)) 
                                           | (1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1e__DOT__data_cs))) 
                                          | (2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1e__DOT__data_cs))) 
                                         | (0x22U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1e__DOT__data_cs)))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_sel_tb_int_ns = 1U;
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_int_din_sel_ns 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_int_din_sel_cs;
    if ((0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
        if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                          >> 5U)))) {
                if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                              >> 4U)))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_int_din_sel_ns = 0U;
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                          >> 5U)))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_int_din_sel_ns = 0U;
                                }
                            }
                        }
                    }
                }
            }
        } else {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_int_din_sel_ns = 0U;
                                }
                            }
                        }
                    }
                }
            } else {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_int_din_sel_ns = 0U;
                                }
                            }
                        }
                    } else {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    if ((0x22U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1e__DOT__data_cs))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_int_din_sel_ns = 1U;
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_pwrgate_ns 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_pwrgate_cs;
    if ((0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
        if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                          >> 5U)))) {
                if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                              >> 4U)))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_pwrgate_ns = 0U;
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                              >> 4U)))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_pwrgate_ns 
                                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_0a__DOT__data_cs;
                                }
                            }
                        }
                    }
                }
            } else {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_pwrgate_ns = 0U;
                                }
                            }
                        }
                    }
                }
            }
        } else {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_pwrgate_ns = 0U;
                                }
                            }
                        }
                    } else {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_pwrgate_ns 
                                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_0a__DOT__data_cs;
                                }
                            }
                        }
                    }
                }
            } else {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_pwrgate_ns = 0U;
                                }
                            }
                        }
                    } else {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_pwrgate_ns 
                                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_0a__DOT__data_cs;
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_pchg_b_ns 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_pchg_b_cs;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                  >> 7U)))) {
        if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                              >> 4U)))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_cs))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_pchg_b_ns = 0U;
                                    }
                                }
                            } else {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_pchg_b_ns = 1U;
                                }
                            }
                        }
                    }
                }
            }
        } else {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_cs))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_pchg_b_ns = 0U;
                                    }
                                }
                            }
                        } else {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_pchg_b_ns = 1U;
                                }
                            }
                        }
                    }
                }
            } else {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_cs))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_pchg_b_ns = 0U;
                                    }
                                }
                            }
                        } else {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_pchg_b_ns = 1U;
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_resetb_ns 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_resetb_cs;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                  >> 7U)))) {
        if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                              >> 4U)))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_cs))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_resetb_ns = 1U;
                                    }
                                }
                            }
                        } else {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_resetb_ns = 0U;
                                }
                            }
                        }
                    }
                }
            }
        } else {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_cs))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_resetb_ns = 1U;
                                    }
                                }
                            }
                        } else {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_resetb_ns = 0U;
                                }
                            }
                        }
                    }
                }
            } else {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_cs))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_resetb_ns = 1U;
                                    }
                                }
                            }
                        } else {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_resetb_ns = 0U;
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wlclk_ns 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wlclk_cs;
    if ((0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                      >> 6U)))) {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wlclk_ns = 0U;
                    }
                }
            }
        }
    } else {
        if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                              >> 4U)))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wlclk_ns = 0U;
                                }
                            }
                        }
                    } else {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wlclk_ns = 1U;
                                }
                            }
                        }
                    }
                }
            } else {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wlclk_ns = 0U;
                                }
                            }
                        } else {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__fifo_cnt_cs))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wlclk_ns = 1U;
                                    }
                                }
                            }
                        }
                    }
                }
            }
        } else {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wlclk_ns = 0U;
                                }
                            } else {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wlclk_ns = 1U;
                                }
                            }
                        }
                    }
                }
            } else {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wlclk_ns = 0U;
                                }
                            } else {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wlclk_ns = 1U;
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_col_cnt_ns 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_col_cnt_cs;
    if ((0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
        if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                          >> 5U)))) {
                if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                              >> 4U)))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_col_cnt_ns = 0U;
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                              >> 4U)))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_col_cnt_ns = 0U;
                                }
                            }
                        }
                    }
                }
            } else {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_col_cnt_ns = 0U;
                                }
                            }
                        } else {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_col_cnt_ns = 0U;
                                }
                            }
                        }
                    }
                }
            }
        } else {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_col_cnt_ns = 0U;
                                }
                            } else {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_col_cnt_ns 
                                        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_col_cnt_cs) 
                                            == (0xffU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_14__DOT__data_cs) 
                                                   - (IData)(1U))))
                                            ? 0U : 
                                           (0xffU & 
                                            ((IData)(1U) 
                                             + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_col_cnt_cs))));
                                }
                            }
                        }
                    } else {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_col_cnt_ns = 0U;
                                }
                            }
                        }
                    }
                }
            } else {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_col_cnt_ns = 0U;
                                }
                            }
                        }
                    } else {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_col_cnt_ns = 0U;
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_iso_rst_ns 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_iso_rst_cs;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                  >> 7U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                      >> 6U)))) {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                          >> 5U)))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_cs))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_iso_rst_ns = 0U;
                                    }
                                }
                            }
                        } else {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    if ((((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1e__DOT__data_cs)) 
                                          | (1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1e__DOT__data_cs))) 
                                         | (2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1e__DOT__data_cs)))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_iso_rst_ns = 1U;
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_lr_rst_ns 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_lr_rst_cs;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                  >> 7U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                      >> 6U)))) {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_cs))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_lr_rst_ns = 0U;
                                    }
                                }
                            }
                        } else {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    if ((0x20U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1e__DOT__data_cs))) {
                                        if ((0x21U 
                                             == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1e__DOT__data_cs))) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_lr_rst_ns = 1U;
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            } else {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_cs))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_lr_rst_ns = 0U;
                                    }
                                }
                            }
                        } else {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    if ((((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1e__DOT__data_cs)) 
                                          | (1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1e__DOT__data_cs))) 
                                         | (2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1e__DOT__data_cs)))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_lr_rst_ns = 1U;
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_tb_rst_ns 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_tb_rst_cs;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                  >> 7U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                      >> 6U)))) {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_cs))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_tb_rst_ns = 0U;
                                    }
                                }
                            }
                        }
                    }
                }
            } else {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_cs))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_tb_rst_ns = 0U;
                                    }
                                }
                            }
                        } else {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    if ((((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1e__DOT__data_cs)) 
                                          | (1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1e__DOT__data_cs))) 
                                         | (2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1e__DOT__data_cs)))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_tb_rst_ns = 1U;
                                    } else {
                                        if ((0x22U 
                                             == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1e__DOT__data_cs))) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_tb_rst_ns = 1U;
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_rst_ns 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_rst_cs;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                  >> 7U)))) {
        if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                              >> 4U)))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_cs))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_rst_ns = 0U;
                                    }
                                }
                            }
                        }
                    }
                }
            }
        } else {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_cs))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_rst_ns = 0U;
                                    }
                                }
                            }
                        }
                    }
                }
            } else {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_cs))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_rst_ns = 0U;
                                    }
                                }
                            }
                        } else {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_rst_ns 
                                        = (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_bl_pwrgate_cs));
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_sel_ns 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_sel_cs;
    if ((0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
        if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                          >> 5U)))) {
                if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                              >> 4U)))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_sel_ns = 0U;
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                              >> 4U)))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_sel_ns 
                                        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_09__DOT__data_cs) 
                                            << 8U) 
                                           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_08__DOT__data_cs));
                                }
                            }
                        }
                    }
                }
            } else {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_sel_ns = 0U;
                                }
                            }
                        }
                    }
                }
            }
        } else {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_sel_ns = 0U;
                                }
                            }
                        }
                    } else {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_sel_ns 
                                        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_09__DOT__data_cs) 
                                            << 8U) 
                                           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_08__DOT__data_cs));
                                }
                            }
                        }
                    }
                }
            } else {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_sel_ns = 0U;
                                }
                            }
                        }
                    } else {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_sel_ns 
                                        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_09__DOT__data_cs) 
                                            << 8U) 
                                           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_08__DOT__data_cs));
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_we_ns 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_we_cs;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                  >> 7U)))) {
        if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                          >> 5U)))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_we_ns = 1U;
                                }
                            }
                        }
                    }
                }
            }
        } else {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_cs))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_we_ns = 0U;
                                    }
                                }
                            }
                        } else {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_we_ns 
                                        = (0x20U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1e__DOT__data_cs));
                                }
                            }
                        }
                    }
                }
            } else {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_cs))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_we_ns = 0U;
                                    }
                                }
                            }
                        } else {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_we_ns = 1U;
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_we_int_ns 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_we_int_cs;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                  >> 7U)))) {
        if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                          >> 5U)))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_we_int_ns = 1U;
                                }
                            }
                        }
                    }
                }
            }
        } else {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_cs))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_we_int_ns = 0U;
                                    }
                                }
                            }
                        } else {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_we_int_ns = 1U;
                                }
                            }
                        }
                    }
                }
            } else {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_cs))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_we_int_ns = 0U;
                                    }
                                }
                            }
                        } else {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    if ((((((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1e__DOT__data_cs)) 
                                            | (1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1e__DOT__data_cs))) 
                                           | (2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1e__DOT__data_cs))) 
                                          | (0x10U 
                                             == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1e__DOT__data_cs))) 
                                         | (0x11U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1e__DOT__data_cs)))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_we_int_ns = 1U;
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_bl_pwrgate_ns 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_bl_pwrgate_cs;
    if ((0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
        if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                          >> 5U)))) {
                if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                              >> 4U)))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_bl_pwrgate_ns = 0U;
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                              >> 4U)))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_bl_pwrgate_ns 
                                        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_09__DOT__data_cs) 
                                            << 8U) 
                                           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_08__DOT__data_cs));
                                }
                            }
                        }
                    }
                }
            } else {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_bl_pwrgate_ns = 0U;
                                }
                            }
                        } else {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_bl_pwrgate_ns 
                                        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_09__DOT__data_cs) 
                                            << 8U) 
                                           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_08__DOT__data_cs));
                                }
                            }
                        }
                    }
                }
            }
        } else {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_bl_pwrgate_ns = 0U;
                                }
                            }
                        }
                    } else {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_bl_pwrgate_ns 
                                        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_09__DOT__data_cs) 
                                            << 8U) 
                                           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_08__DOT__data_cs));
                                }
                            }
                        }
                    }
                }
            } else {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_bl_pwrgate_ns = 0U;
                                }
                            }
                        }
                    } else {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_bl_pwrgate_ns 
                                        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_09__DOT__data_cs) 
                                            << 8U) 
                                           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_08__DOT__data_cs));
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_pwrite_ns 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_pwrite_cs;
    if ((0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                      >> 6U)))) {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                          >> 5U)))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_pwrite_ns = 0U;
                                }
                            }
                        }
                    } else {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_pwrite_ns = 1U;
                                }
                            } else {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_pwrite_ns = 1U;
                            }
                        } else {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    if ((1U & (~ ((
                                                   (0x200U 
                                                    == 
                                                    (0x3ffU 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_paddr_cs) 
                                                        >> 2U))) 
                                                   & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__ramfifo_index_cs))) 
                                                  | ((0U 
                                                      == 
                                                      (0x3ffU 
                                                       & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_paddr_cs) 
                                                          >> 2U))) 
                                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__ramfifo_index_cs)))))) {
                                        if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__fifo_cnt_cs))) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_pwrite_ns = 1U;
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_blclk_ns 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_blclk_cs;
    if ((0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
        if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                          >> 5U)))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__fifo_cnt_cs))) {
                                        if ((0U == 
                                             (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_07_0__DOT__data_cs)))) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_blclk_ns = 1U;
                                        }
                                    }
                                }
                            } else {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__fifo_cnt_cs))) {
                                        if ((0U == 
                                             (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_07_0__DOT__data_cs)))) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_blclk_ns = 1U;
                                        }
                                    }
                                }
                            }
                        }
                    }
                } else {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_blclk_ns = 0U;
                            }
                        } else {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_blclk_ns = 0U;
                        }
                    }
                }
            }
        }
    } else {
        if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_blclk_ns = 0U;
                                } else {
                                    if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_0__DOT__fifo_cnt_cs))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_blclk_ns = 0U;
                                    }
                                }
                            }
                        }
                    }
                } else {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_blclk_ns = 0U;
                                } else {
                                    if ((2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_0__DOT__fifo_cnt_cs))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_blclk_ns = 1U;
                                    }
                                }
                            }
                        } else {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_cs))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_blclk_ns = 1U;
                                    }
                                }
                            }
                        }
                    }
                }
            }
        } else {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_blclk_ns = 0U;
                                }
                            }
                        }
                    } else {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_blclk_ns = 1U;
                                }
                            }
                        }
                    }
                }
            } else {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_blclk_ns = 0U;
                                }
                            }
                        }
                    } else {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_blclk_ns = 1U;
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_wl_cnt_ns 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_wl_cnt_cs;
    if ((0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
        if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                          >> 5U)))) {
                if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                              >> 4U)))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_wl_cnt_ns = 0U;
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                              >> 4U)))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_bl_cnt_cs) 
                                         == (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_11__DOT__data_cs) 
                                              << 8U) 
                                             | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_10__DOT__data_cs)))) {
                                        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_wl_cnt_cs) 
                                             == (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_13__DOT__data_cs) 
                                                  << 8U) 
                                                 | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_12__DOT__data_cs)))) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_wl_cnt_ns = 0U;
                                        }
                                    }
                                }
                            }
                        }
                    } else {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_wl_cnt_ns 
                                        = (0xffffU 
                                           & ((IData)(1U) 
                                              + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_wl_cnt_cs)));
                                }
                            }
                        } else {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_wl_cnt_ns = 0U;
                                }
                            }
                        }
                    }
                }
            } else {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_wl_cnt_ns = 0U;
                                }
                            }
                        } else {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_wl_cnt_ns = 0U;
                                }
                            }
                        }
                    }
                }
            }
        } else {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_wl_cnt_ns = 0U;
                                }
                            }
                        } else {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_bl_cnt_cs) 
                                         == (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_11__DOT__data_cs) 
                                              << 8U) 
                                             | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_10__DOT__data_cs)))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_wl_cnt_ns 
                                            = (0xffffU 
                                               & ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_wl_cnt_cs)));
                                    }
                                }
                            }
                        }
                    } else {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_wl_cnt_ns = 0U;
                                }
                            }
                        }
                    }
                }
            } else {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_wl_cnt_ns = 0U;
                                }
                            }
                        } else {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_bl_cnt_cs) 
                                         == (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_11__DOT__data_cs) 
                                              << 8U) 
                                             | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_10__DOT__data_cs)))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_wl_cnt_ns 
                                            = (0xffffU 
                                               & ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_wl_cnt_cs)));
                                    }
                                }
                            }
                        }
                    } else {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_wl_cnt_ns = 0U;
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_din_ns 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_din_cs;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                  >> 7U)))) {
        if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                              >> 4U)))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_din_ns 
                                        = ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_wl_cnt_cs))
                                            ? 0x2bU
                                            : 0U);
                                }
                            }
                        }
                    }
                }
            }
        } else {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_bl_cnt_cs) 
                                         == (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_11__DOT__data_cs) 
                                              << 8U) 
                                             | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_10__DOT__data_cs)))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_din_ns 
                                            = ((0U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_wl_cnt_cs))
                                                ? 0x33U
                                                : 0U);
                                    }
                                }
                            }
                        }
                    }
                }
            } else {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_bl_cnt_cs) 
                                         == (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_11__DOT__data_cs) 
                                              << 8U) 
                                             | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_10__DOT__data_cs)))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_din_ns 
                                            = ((0U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_wl_cnt_cs))
                                                ? (
                                                   (0x22U 
                                                    == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1e__DOT__data_cs))
                                                    ? 0xcU
                                                    : 0x2bU)
                                                : 0U);
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_bl_cnt_ns 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_bl_cnt_cs;
    if ((0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
        if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                          >> 5U)))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__fifo_cnt_cs))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_bl_cnt_ns 
                                            = (0xffffU 
                                               & ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_bl_cnt_cs)));
                                    }
                                }
                            } else {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__fifo_cnt_cs))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_bl_cnt_ns 
                                            = (0xffffU 
                                               & ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_bl_cnt_cs)));
                                    }
                                }
                            }
                        }
                    }
                } else {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_bl_cnt_ns = 0U;
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                              >> 4U)))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_bl_cnt_cs) 
                                         == (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_11__DOT__data_cs) 
                                              << 8U) 
                                             | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_10__DOT__data_cs)))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_bl_cnt_ns = 0U;
                                    }
                                } else {
                                    if ((2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_0__DOT__fifo_cnt_cs))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_bl_cnt_ns 
                                            = (0xffffU 
                                               & ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_bl_cnt_cs)));
                                    }
                                }
                            }
                        } else {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_cs))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_bl_cnt_ns 
                                            = (0xffffU 
                                               & ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_bl_cnt_cs)));
                                    }
                                }
                            }
                        }
                    } else {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_bl_cnt_ns = 0U;
                                }
                            }
                        }
                    }
                }
            } else {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_bl_cnt_ns = 0U;
                                }
                            }
                        } else {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__fifo_cnt_cs))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_bl_cnt_ns 
                                            = (0xffffU 
                                               & ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_bl_cnt_cs)));
                                    }
                                }
                            } else {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_bl_cnt_ns = 0U;
                                }
                            }
                        }
                    }
                }
            }
        } else {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_bl_cnt_ns = 0U;
                                }
                            }
                        } else {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_bl_cnt_cs) 
                                         == (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_11__DOT__data_cs) 
                                              << 8U) 
                                             | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_10__DOT__data_cs)))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_bl_cnt_ns = 0U;
                                    }
                                }
                            }
                        }
                    } else {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_bl_cnt_ns = 0U;
                                }
                            }
                        }
                    }
                }
            } else {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_bl_cnt_ns = 0U;
                                }
                            }
                        } else {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_bl_cnt_cs) 
                                         == (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_11__DOT__data_cs) 
                                              << 8U) 
                                             | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_10__DOT__data_cs)))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_bl_cnt_ns = 0U;
                                    }
                                }
                            }
                        }
                    } else {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_bl_cnt_ns = 0U;
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_kickoff = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                  >> 7U)))) {
        if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_kickoff = 1U;
                                }
                            }
                        }
                    }
                } else {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_kickoff = 1U;
                                }
                            }
                        }
                    } else {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_kickoff = 1U;
                                }
                            }
                        }
                    }
                }
            }
        } else {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_cs))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_kickoff = 1U;
                                    }
                                } else {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_kickoff = 1U;
                                }
                            }
                        }
                    } else {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_kickoff = 1U;
                                }
                            }
                        }
                    }
                }
            } else {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_cs))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_kickoff = 1U;
                                    }
                                } else {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_kickoff = 1U;
                                }
                            }
                        }
                    } else {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_kickoff = 1U;
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_ini_value = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                  >> 7U)))) {
        if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_ini_value 
                                        = (((0U == 
                                             (0xfU 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_18__DOT__data_cs) 
                                                 >> 4U))) 
                                            | (1U == 
                                               (0xfU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_18__DOT__data_cs) 
                                                   >> 4U))))
                                            ? 2U : 
                                           (0xfU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_18__DOT__data_cs) 
                                             >> 4U)));
                                }
                            }
                        }
                    }
                } else {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_ini_value 
                                        = (((0U == 
                                             (0xfU 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_18__DOT__data_cs) 
                                                 >> 4U))) 
                                            | (1U == 
                                               (0xfU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_18__DOT__data_cs) 
                                                   >> 4U))))
                                            ? 1U : 
                                           (0xfU & 
                                            (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_18__DOT__data_cs) 
                                              >> 4U) 
                                             - (IData)(1U))));
                                }
                            }
                        }
                    } else {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_ini_value = 0x80U;
                                }
                            }
                        }
                    }
                }
            }
        } else {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_cs))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_ini_value 
                                            = (((0U 
                                                 == 
                                                 (0xfU 
                                                  & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_18__DOT__data_cs))) 
                                                | (1U 
                                                   == 
                                                   (0xfU 
                                                    & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_18__DOT__data_cs))))
                                                ? 2U
                                                : (0xfU 
                                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_18__DOT__data_cs)));
                                    }
                                } else {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_ini_value 
                                        = (((0U == 
                                             (0xfU 
                                              & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_18__DOT__data_cs))) 
                                            | (1U == 
                                               (0xfU 
                                                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_18__DOT__data_cs))))
                                            ? 2U : 
                                           (0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_18__DOT__data_cs)));
                                }
                            }
                        }
                    } else {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_ini_value = 0x80U;
                                }
                            }
                        }
                    }
                }
            } else {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_cs))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_ini_value 
                                            = (((0U 
                                                 == 
                                                 (0xfU 
                                                  & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_18__DOT__data_cs))) 
                                                | (1U 
                                                   == 
                                                   (0xfU 
                                                    & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_18__DOT__data_cs))))
                                                ? 2U
                                                : (0xfU 
                                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_18__DOT__data_cs)));
                                    }
                                } else {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_ini_value 
                                        = (((0U == 
                                             (0xfU 
                                              & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_18__DOT__data_cs))) 
                                            | (1U == 
                                               (0xfU 
                                                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_18__DOT__data_cs))))
                                            ? 2U : 
                                           (0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_18__DOT__data_cs)));
                                }
                            }
                        }
                    } else {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_ini_value = 0x80U;
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__wff_rd_en = 0U;
    if ((0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                      >> 6U)))) {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                          >> 5U)))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__wff_rd_en = 1U;
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                          >> 5U)))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__wff_rd_en = 1U;
                                }
                            }
                        }
                    }
                }
            }
        } else {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__wff_rd_en = 1U;
                                }
                            }
                        }
                    }
                }
            } else {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__wff_rd_en = 1U;
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__rff_wr_en = 0U;
    if ((0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                      >> 6U)))) {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                          >> 5U)))) {
                if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                              >> 4U)))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__rff_wr_en = 1U;
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    if ((2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_0__DOT__fifo_cnt_cs))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__rff_wr_en = 1U;
                                    }
                                }
                            }
                        }
                    }
                } else {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    if ((2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_0__DOT__fifo_cnt_cs))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__rff_wr_en = 1U;
                                    }
                                }
                            } else {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    if ((2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_0__DOT__fifo_cnt_cs))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__rff_wr_en = 1U;
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack 
        = ((0xfffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack)) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__0__KET____DOT__i_wedge_efpga__DOT__serial_q));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack 
        = ((0xfffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__1__KET____DOT__i_wedge_efpga__DOT__serial_q) 
              << 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack 
        = ((0xfffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__2__KET____DOT__i_wedge_efpga__DOT__serial_q) 
              << 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack 
        = ((0xfff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__3__KET____DOT__i_wedge_efpga__DOT__serial_q) 
              << 3U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack 
        = ((0xffefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__4__KET____DOT__i_wedge_efpga__DOT__serial_q) 
              << 4U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack 
        = ((0xffdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__5__KET____DOT__i_wedge_efpga__DOT__serial_q) 
              << 5U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack 
        = ((0xffbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__6__KET____DOT__i_wedge_efpga__DOT__serial_q) 
              << 6U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack 
        = ((0xff7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__7__KET____DOT__i_wedge_efpga__DOT__serial_q) 
              << 7U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack 
        = ((0xfeffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__8__KET____DOT__i_wedge_efpga__DOT__serial_q) 
              << 8U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack 
        = ((0xfdffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__9__KET____DOT__i_wedge_efpga__DOT__serial_q) 
              << 9U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack 
        = ((0xfbffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__10__KET____DOT__i_wedge_efpga__DOT__serial_q) 
              << 0xaU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack 
        = ((0xf7ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__11__KET____DOT__i_wedge_efpga__DOT__serial_q) 
              << 0xbU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack 
        = ((0xefffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__12__KET____DOT__i_wedge_efpga__DOT__serial_q) 
              << 0xcU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack 
        = ((0xdfffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__13__KET____DOT__i_wedge_efpga__DOT__serial_q) 
              << 0xdU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack 
        = ((0xbfffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__14__KET____DOT__i_wedge_efpga__DOT__serial_q) 
              << 0xeU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack 
        = ((0x7fffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__15__KET____DOT__i_wedge_efpga__DOT__serial_q) 
              << 0xfU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__dmi_resp_valid 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_dst__DOT__ack_dst_q) 
           != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_dst__DOT__req_q1));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_fc_events 
        = ((0xfffbffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_fc_events) 
           | (0x40000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_ref_clk_sync__DOT__i_pulp_sync__DOT__r_reg) 
                           << 0x11U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_ref_clk_sync__DOT__serial_q)) 
                                        << 0x12U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_fc_events 
        = ((0xfff7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_fc_events) 
           | (((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_ref_clk_sync__DOT__i_pulp_sync__DOT__r_reg) 
                   >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_ref_clk_sync__DOT__serial_q)) 
              << 0x13U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_timer_hi_event = 0U;
    if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_cfg_lo_reg 
                  >> 0x1fU)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_timer_hi_event 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_target_reached_hi) 
               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_cfg_hi_reg 
                  >> 2U));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_timer_lo_event 
        = ((0x80000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_cfg_lo_reg)
            ? ((0x40000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_cfg_lo_reg)
                ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_target_reached_hi) 
                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_target_greater_lo) 
                       | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_target_reached_lo))) 
                   | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_target_greater_hi))
                : (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_target_reached_lo) 
                    & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_target_reached_hi)) 
                   & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_cfg_lo_reg 
                      >> 2U))) : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_target_reached_lo) 
                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_cfg_lo_reg 
                                     >> 2U)));
    vlTOPp->__Vtableidx139 = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__jtag_ir_q;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__dmi_access 
        = vlTOPp->__Vtable139_core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__dmi_access
        [vlTOPp->__Vtableidx139];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__dtmcs_select 
        = vlTOPp->__Vtable139_core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__dtmcs_select
        [vlTOPp->__Vtableidx139];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__idcode_select 
        = vlTOPp->__Vtable139_core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__idcode_select
        [vlTOPp->__Vtableidx139];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__bypass_select 
        = vlTOPp->__Vtable139_core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__bypass_select
        [vlTOPp->__Vtableidx139];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_adv_timer_events 
        = ((0xeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_adv_timer_events)) 
           | (1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_event_en) 
                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__r_event_sync_0) 
                        >> 1U)) & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__r_event_sync_0)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_adv_timer_events 
        = ((0xdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_adv_timer_events)) 
           | (2U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_event_en) 
                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__r_event_sync_1)) 
                    & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__r_event_sync_1)) 
                       << 1U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_adv_timer_events 
        = ((0xbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_adv_timer_events)) 
           | (4U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_event_en) 
                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__r_event_sync_2) 
                        << 1U)) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__r_event_sync_2)) 
                                   << 2U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_adv_timer_events 
        = ((7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_adv_timer_events)) 
           | (8U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_event_en) 
                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__r_event_sync_3) 
                        << 2U)) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__r_event_sync_3)) 
                                   << 3U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__jtag_req_valid 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__ack_dst_q) 
           != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__req_q1));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pready 
        = ((0x7bfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pready)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__apb_slave_interface_i0__DOT__pready_reg) 
              << 6U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_efpga_events 
        = ((0xfffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_efpga_events)) 
           | (1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__0__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                     >> 1U) & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__0__KET____DOT__i_wedge_efpga__DOT__serial_q)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_efpga_events 
        = ((0xfffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_efpga_events)) 
           | (2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__1__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                    & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__1__KET____DOT__i_wedge_efpga__DOT__serial_q)) 
                       << 1U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_efpga_events 
        = ((0xfffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_efpga_events)) 
           | (4U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__2__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                     << 1U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__2__KET____DOT__i_wedge_efpga__DOT__serial_q)) 
                               << 2U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_efpga_events 
        = ((0xfff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_efpga_events)) 
           | (8U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__3__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                     << 2U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__3__KET____DOT__i_wedge_efpga__DOT__serial_q)) 
                               << 3U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_efpga_events 
        = ((0xffefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_efpga_events)) 
           | (0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__4__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                        << 3U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__4__KET____DOT__i_wedge_efpga__DOT__serial_q)) 
                                  << 4U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_efpga_events 
        = ((0xffdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_efpga_events)) 
           | (0x20U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__5__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                        << 4U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__5__KET____DOT__i_wedge_efpga__DOT__serial_q)) 
                                  << 5U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_efpga_events 
        = ((0xffbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_efpga_events)) 
           | (0x40U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__6__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                        << 5U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__6__KET____DOT__i_wedge_efpga__DOT__serial_q)) 
                                  << 6U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_efpga_events 
        = ((0xff7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_efpga_events)) 
           | (0x80U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__7__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                        << 6U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__7__KET____DOT__i_wedge_efpga__DOT__serial_q)) 
                                  << 7U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_efpga_events 
        = ((0xfeffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_efpga_events)) 
           | (0x100U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__8__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                         << 7U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__8__KET____DOT__i_wedge_efpga__DOT__serial_q)) 
                                   << 8U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_efpga_events 
        = ((0xfdffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_efpga_events)) 
           | (0x200U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__9__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                         << 8U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__9__KET____DOT__i_wedge_efpga__DOT__serial_q)) 
                                   << 9U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_efpga_events 
        = ((0xfbffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_efpga_events)) 
           | (0x400U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__10__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                         << 9U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__10__KET____DOT__i_wedge_efpga__DOT__serial_q)) 
                                   << 0xaU))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_efpga_events 
        = ((0xf7ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_efpga_events)) 
           | (0x800U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__11__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                         << 0xaU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__11__KET____DOT__i_wedge_efpga__DOT__serial_q)) 
                                     << 0xbU))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_efpga_events 
        = ((0xefffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_efpga_events)) 
           | (0x1000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__12__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                          << 0xbU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__12__KET____DOT__i_wedge_efpga__DOT__serial_q)) 
                                      << 0xcU))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_efpga_events 
        = ((0xdfffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_efpga_events)) 
           | (0x2000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__13__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                          << 0xcU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__13__KET____DOT__i_wedge_efpga__DOT__serial_q)) 
                                      << 0xdU))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_efpga_events 
        = ((0xbfffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_efpga_events)) 
           | (0x4000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__14__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                          << 0xdU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__14__KET____DOT__i_wedge_efpga__DOT__serial_q)) 
                                      << 0xeU))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_efpga_events 
        = ((0x7fffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_efpga_events)) 
           | (0x8000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__15__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                          << 0xeU) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__15__KET____DOT__i_wedge_efpga__DOT__serial_q)) 
                                      << 0xfU))));
    if ((1U & (~ (IData)(vlTOPp->ref_clk_i)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__i_clk_gate_sys_udma__DOT__i_tc_clk_gating__DOT__clk_en 
            = (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_udma_ctrl__DOT__r_cg));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_b_spill_reg__data_o 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_b_spill_reg__DOT__gen_spill_reg__DOT__b_full_q)
            ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_b_spill_reg__DOT__gen_spill_reg__DOT__b_data_q)
            : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_b_spill_reg__DOT__gen_spill_reg__DOT__a_data_q));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_r_spill_reg__DOT__gen_spill_reg__DOT__b_full_q)
            ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_r_spill_reg__DOT__gen_spill_reg__DOT__b_data_q
            : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_r_spill_reg__DOT__gen_spill_reg__DOT__a_data_q);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__fifo_rd_en = 0U;
    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__scc_stm_cs))) {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__scc_stm_cs))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__fifo_rd_en = 1U;
        } else {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__scc_stm_cs))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__fifo_rd_en = 1U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__wb_wacc 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_we_cs) 
           & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_cyc_cs) 
              & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_stb_cs)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__ffsr_frfu_clr_fb_cfg_kickoff = 0U;
    if ((0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                      >> 6U)))) {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                              >> 4U)))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__ffsr_frfu_clr_fb_cfg_kickoff = 1U;
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__fcb2efpga_vlp_pwrdis_ifx 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs)
            ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_3__DOT__data_cs)
            : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_pwrdis_ifx_cs));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__fifo_rd_ptr_ns 
        = ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__fifo_rd_ptr_cs))
            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__fifo_rd_ptr_cs))
                ? 2U : 0U) : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__fifo_rd_ptr_cs))
                               ? 3U : 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__pll_rstn 
        = ((IData)(vlTOPp->rstn_i) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__config0 
                                      >> 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__pll_rstn 
        = ((IData)(vlTOPp->rstn_i) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__config0 
                                      >> 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__pll_rstn 
        = ((IData)(vlTOPp->rstn_i) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__config0 
                                      >> 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__fifo_wr_ptr_ns 
        = ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__fifo_wr_ptr_cs))
            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__fifo_wr_ptr_cs))
                ? 2U : 0U) : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__fifo_wr_ptr_cs))
                               ? 3U : 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__start 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__cmd_reg0) 
           & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__SPICR1) 
              >> 7U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__stop 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__cmd_reg1) 
           & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__SPICR1) 
              >> 7U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__s_LF_CONFIG 
        = (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__r_tmp)) 
            << 0x20U) | (QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__config5)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__s_LF_CONFIG 
        = (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__r_tmp)) 
            << 0x20U) | (QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__config5)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__s_LF_CONFIG 
        = (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__r_tmp)) 
            << 0x20U) | (QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__config5)));
    vlTOPp->__Vtableidx21 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__qf_dff_w2r_INST__DOT__dest_data_syncff2) 
                              << 6U) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__fifo_rd_ptr_cs) 
                                         << 4U) | (
                                                   ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__qf_dff_r2w_INST__DOT__dest_data_syncff2) 
                                                    << 2U) 
                                                   | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__fifo_wr_ptr_cs))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__fifo_full_flag_wrclk_nc 
        = vlTOPp->__Vtable21_core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__fifo_full_flag_wrclk_nc
        [vlTOPp->__Vtableidx21];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__fifo_empty_flag_rdclk 
        = vlTOPp->__Vtable21_core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__fifo_empty_flag_rdclk
        [vlTOPp->__Vtableidx21];
    vlTOPp->core_v_mcu__DOT__s_apbio_oe = ((0x4ffffffffffffULL 
                                            & vlTOPp->core_v_mcu__DOT__s_apbio_oe) 
                                           | ((QData)((IData)(
                                                              (2U 
                                                               & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__sda_out)) 
                                                                  << 1U)))) 
                                              << 0x30U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__Baud_rate_re 
        = (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__BG__DOT__count16 
           == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__SPIBR));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr_next 
        = (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr_next 
        = (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_adv_timer__ch_0_o 
        = ((0xeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_adv_timer__ch_0_o)) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_comp_ch0__DOT__r_value));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_adv_timer__ch_0_o 
        = ((0xdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_adv_timer__ch_0_o)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_comp_ch1__DOT__r_value) 
              << 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_adv_timer__ch_0_o 
        = ((0xbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_adv_timer__ch_0_o)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_comp_ch2__DOT__r_value) 
              << 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_adv_timer__ch_0_o 
        = ((7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_adv_timer__ch_0_o)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_comp_ch3__DOT__r_value) 
              << 3U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_adv_timer__ch_1_o 
        = ((0xeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_adv_timer__ch_1_o)) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_comp_ch0__DOT__r_value));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_adv_timer__ch_1_o 
        = ((0xdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_adv_timer__ch_1_o)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_comp_ch1__DOT__r_value) 
              << 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_adv_timer__ch_1_o 
        = ((0xbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_adv_timer__ch_1_o)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_comp_ch2__DOT__r_value) 
              << 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_adv_timer__ch_1_o 
        = ((7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_adv_timer__ch_1_o)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_comp_ch3__DOT__r_value) 
              << 3U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_adv_timer__ch_2_o 
        = ((0xeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_adv_timer__ch_2_o)) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_comp_ch0__DOT__r_value));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_adv_timer__ch_2_o 
        = ((0xdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_adv_timer__ch_2_o)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_comp_ch1__DOT__r_value) 
              << 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_adv_timer__ch_2_o 
        = ((0xbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_adv_timer__ch_2_o)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_comp_ch2__DOT__r_value) 
              << 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_adv_timer__ch_2_o 
        = ((7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_adv_timer__ch_2_o)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_comp_ch3__DOT__r_value) 
              << 3U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_adv_timer__ch_3_o 
        = ((0xeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_adv_timer__ch_3_o)) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_comp_ch0__DOT__r_value));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_adv_timer__ch_3_o 
        = ((0xdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_adv_timer__ch_3_o)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_comp_ch1__DOT__r_value) 
              << 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_adv_timer__ch_3_o 
        = ((0xbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_adv_timer__ch_3_o)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_comp_ch2__DOT__r_value) 
              << 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_adv_timer__ch_3_o 
        = ((7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_adv_timer__ch_3_o)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_comp_ch3__DOT__r_value) 
              << 3U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr_next 
        = (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr_next 
        = (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_addr_ns 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_addr_cs;
    if ((0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                      >> 6U)))) {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                          >> 5U)))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                  >> 3U)))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_addr_ns = 4U;
                                }
                            }
                        }
                    }
                } else {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                  >> 3U)))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_addr_ns = 4U;
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))) {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                  >> 3U)))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_addr_ns = 4U;
                                }
                            }
                        }
                    }
                } else {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                          >> 1U)))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_addr_ns 
                                    = ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))
                                        ? 4U : 3U);
                            }
                        } else {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                          >> 1U)))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_addr_ns 
                                    = ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))
                                        ? 4U : 3U);
                            }
                        }
                    } else {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                          >> 1U)))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_addr_ns 
                                    = ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))
                                        ? 4U : 3U);
                            }
                        } else {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                          >> 1U)))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_addr_ns 
                                    = ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))
                                        ? 4U : 3U);
                            }
                        }
                    }
                }
            } else {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                  >> 3U)))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                          >> 1U)))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_addr_ns 
                                    = ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))
                                        ? 4U : 3U);
                            }
                        }
                    }
                }
            }
        } else {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                          >> 5U)))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_addr_ns = 0U;
                                }
                            }
                        }
                    }
                } else {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_addr_ns = 5U;
                                }
                            }
                        } else {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_addr_ns 
                                    = ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))
                                        ? 2U : 0U);
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__irq_rd_pos_x 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__IRQ_read) 
           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__irq_rd1)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__irq_wr_pos_x 
        = ((4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state)) 
           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__irq_wr1)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_en_ns 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_en_cs;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                  >> 7U)))) {
        if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_en_ns = 0U;
                                }
                            }
                        }
                    }
                } else {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_en_ns = 1U;
                                }
                            }
                        }
                    }
                }
            }
        } else {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_cs))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_en_ns = 0U;
                                    }
                                } else {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_en_ns = 1U;
                                }
                            }
                        }
                    }
                }
            } else {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs) 
                                      >> 2U)))) {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))) {
                                    if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_cs))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_en_ns = 0U;
                                    }
                                } else {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_en_ns = 1U;
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_wr_data_ns 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_wr_data_cs;
    if ((0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                      >> 6U)))) {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                          >> 5U)))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                  >> 3U)))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_wr_data_ns = 9U;
                                }
                            }
                        }
                    }
                } else {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                  >> 3U)))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_wr_data_ns = 9U;
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))) {
            if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                  >> 3U)))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_wr_data_ns = 2U;
                                }
                            }
                        }
                    }
                } else {
                    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                          >> 1U)))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_wr_data_ns 
                                    = ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))
                                        ? 5U : (0xffU 
                                                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spif_address_cs));
                            }
                        } else {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                          >> 1U)))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_wr_data_ns 
                                    = ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))
                                        ? 5U : (0xffU 
                                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spif_address_cs 
                                                   >> 8U)));
                            }
                        }
                    } else {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                          >> 1U)))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_wr_data_ns 
                                    = ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))
                                        ? 5U : (0xffU 
                                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spif_address_cs 
                                                   >> 0x10U)));
                            }
                        } else {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                          >> 1U)))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_wr_data_ns 
                                    = ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))
                                        ? 5U : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spif_wr_data_cs));
                            }
                        }
                    }
                }
            } else {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                  >> 3U)))) {
                        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                      >> 2U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                          >> 1U)))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_wr_data_ns 
                                    = ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))
                                        ? 5U : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spif_wr_data_cs));
                            }
                        }
                    }
                }
            }
        } else {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                          >> 5U)))) {
                if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_wr_data_ns 
                                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_06__DOT__data_cs;
                                }
                            }
                        }
                    }
                } else {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                  >> 3U)))) {
                        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))) {
                            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs) 
                                          >> 1U)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_wr_data_ns = 1U;
                                }
                            }
                        } else {
                            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_wr_data_ns 
                                    = ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))
                                        ? 0x80U : 0x14U);
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__dmi_req_ready 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_src__DOT__req_src_q) 
           == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_src__DOT__ack_q));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__timer_250ns_value 
        = ((0U == (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_04__DOT__data_cs) 
                         >> 6U))) ? 0x32U : ((1U == 
                                              (3U & 
                                               ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_04__DOT__data_cs) 
                                                >> 6U)))
                                              ? 0x19U
                                              : ((2U 
                                                  == 
                                                  (3U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_04__DOT__data_cs) 
                                                      >> 6U)))
                                                  ? 0xcU
                                                  : 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__jtag_resp_ready 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_src__DOT__req_src_q) 
           == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_src__DOT__ack_q));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__timer_125ns_value 
        = ((0U == (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_04__DOT__data_cs) 
                         >> 6U))) ? 0x1aU : ((1U == 
                                              (3U & 
                                               ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_04__DOT__data_cs) 
                                                >> 6U)))
                                              ? 0xdU
                                              : ((2U 
                                                  == 
                                                  (3U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_04__DOT__data_cs) 
                                                      >> 6U)))
                                                  ? 6U
                                                  : 3U)));
    vlTOPp->__Vtableidx24 = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_04__DOT__data_cs) 
                                   >> 6U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__timer_100ns_value 
        = vlTOPp->__Vtable24_core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__timer_100ns_value
        [vlTOPp->__Vtableidx24];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__timer_200ns_value 
        = vlTOPp->__Vtable24_core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__timer_200ns_value
        [vlTOPp->__Vtableidx24];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__timer_1us_value 
        = vlTOPp->__Vtable24_core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__timer_1us_value
        [vlTOPp->__Vtableidx24];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__timer_10us_value 
        = vlTOPp->__Vtable24_core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__timer_10us_value
        [vlTOPp->__Vtableidx24];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_in_stage__DOT__s_rise_ls_clk 
        = (1U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_in_stage__DOT__r_ls_clk_sync) 
                     >> 2U)) & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_in_stage__DOT__r_ls_clk_sync) 
                                >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_in_stage__DOT__s_rise_ls_clk 
        = (1U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_in_stage__DOT__r_ls_clk_sync) 
                     >> 2U)) & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_in_stage__DOT__r_ls_clk_sync) 
                                >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_in_stage__DOT__s_rise_ls_clk 
        = (1U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_in_stage__DOT__r_ls_clk_sync) 
                     >> 2U)) & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_in_stage__DOT__r_ls_clk_sync) 
                                >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_in_stage__DOT__s_rise_ls_clk 
        = (1U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_in_stage__DOT__r_ls_clk_sync) 
                     >> 2U)) & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_in_stage__DOT__r_ls_clk_sync) 
                                >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_sample_wd 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_sample_wd;
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_sample_wd 
                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_sample_wd;
            } else {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_sample_wd 
                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_sample_wd;
                }
            }
        } else {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS) 
                          >> 1U)))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_sample_wd 
                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_sample_wd;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_sample_wd 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_sample_wd;
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_sample_wd 
                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_sample_wd;
            } else {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_sample_wd 
                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_sample_wd;
                }
            }
        } else {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS) 
                          >> 1U)))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_sample_wd 
                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_sample_wd;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__parity_bit_next 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__parity_bit;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS) 
                  >> 2U)))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__parity_bit_next 
                    = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__parity_bit) 
                             ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__reg_data)));
            }
        } else {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__parity_bit_next = 0U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__parity_bit_next 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__parity_bit;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS) 
                  >> 2U)))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__parity_bit_next 
                    = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__parity_bit) 
                             ^ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_rx_sync) 
                                >> 2U)));
            }
        } else {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__parity_bit_next = 0U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__parity_bit_next 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__parity_bit;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS) 
                  >> 2U)))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__parity_bit_next 
                    = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__parity_bit) 
                             ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__reg_data)));
            }
        } else {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__parity_bit_next = 0U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__parity_bit_next 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__parity_bit;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS) 
                  >> 2U)))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__parity_bit_next 
                    = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__parity_bit) 
                             ^ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_rx_sync) 
                                >> 2U)));
            }
        } else {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__parity_bit_next = 0U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_data_tx_dc_ready = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS)))) {
                if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__r_uart_en_tx_sync))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_data_tx_dc_ready = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_data_tx_dc_ready = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS)))) {
                if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__r_uart_en_tx_sync))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_data_tx_dc_ready = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data_tx_ready = 0U;
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data_tx_ready 
            = (1U & ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))
                      ? ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS) 
                             >> 1U)) & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS)))
                      : (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS) 
                          >> 1U) | (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS)))));
    } else {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data_tx_ready = 1U;
            }
        } else {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS) 
                          >> 1U)))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data_tx_ready = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data_tx_ready = 0U;
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data_tx_ready 
            = (1U & ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))
                      ? ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS) 
                             >> 1U)) & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS)))
                      : (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS) 
                          >> 1U) | (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS)))));
    } else {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data_tx_ready = 1U;
            }
        } else {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS) 
                          >> 1U)))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data_tx_ready = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__s_target_bits 
        = ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__r_uart_bits))
            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__r_uart_bits))
                ? 7U : 6U) : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__r_uart_bits))
                               ? 5U : 4U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__s_target_bits 
        = ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__r_uart_bits))
            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__r_uart_bits))
                ? 7U : 6U) : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__r_uart_bits))
                               ? 5U : 4U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__s_rx_fall 
        = (1U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_rx_sync) 
                     >> 1U)) & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_rx_sync) 
                                >> 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__s_rx_fall 
        = (1U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_rx_sync) 
                     >> 1U)) & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_rx_sync) 
                                >> 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__s_target_bits 
        = ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__r_uart_bits))
            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__r_uart_bits))
                ? 7U : 6U) : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__r_uart_bits))
                               ? 5U : 4U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__s_target_bits 
        = ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__r_uart_bits))
            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__r_uart_bits))
                ? 7U : 6U) : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__r_uart_bits))
                               ? 5U : 4U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data_rx_valid = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS) 
                  >> 3U)))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS) 
                          >> 1U)))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data_rx_valid = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data_rx_valid = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS) 
                  >> 3U)))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS) 
                          >> 1U)))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data_rx_valid = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_uart_gen__BRA__0__KET____DOT__i_uart__uart_tx_o = 1U;
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS) 
                      >> 1U)))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_uart_gen__BRA__0__KET____DOT__i_uart__uart_tx_o = 1U;
        }
    } else {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_uart_gen__BRA__0__KET____DOT__i_uart__uart_tx_o 
                = (1U & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS))
                          ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__parity_bit)
                          : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__reg_data)));
        } else {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_uart_gen__BRA__0__KET____DOT__i_uart__uart_tx_o = 0U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_uart_gen__BRA__1__KET____DOT__i_uart__uart_tx_o = 1U;
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS) 
                      >> 1U)))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_uart_gen__BRA__1__KET____DOT__i_uart__uart_tx_o = 1U;
        }
    } else {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_uart_gen__BRA__1__KET____DOT__i_uart__uart_tx_o 
                = (1U & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS))
                          ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__parity_bit)
                          : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__reg_data)));
        } else {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_uart_gen__BRA__1__KET____DOT__i_uart__uart_tx_o = 0U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__s_clock_enable 
        = (1U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__state) 
                     >> 1U)) & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__state))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__s_clock_enable 
        = (1U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__state) 
                     >> 1U)) & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__state))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__s_clock_enable 
        = (1U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__state) 
                     >> 1U)) & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__state))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
        = ((0xe3U >= (0xffU & ((IData)(0x39U) * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr))))
            ? (0x1ffffffffffffffULL & (((0U == (0x1fU 
                                                & ((IData)(0x39U) 
                                                   * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr))))
                                         ? 0ULL : ((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ram__DOT__data_ram[
                                                                   ((IData)(2U) 
                                                                    + 
                                                                    (7U 
                                                                     & (((IData)(0x39U) 
                                                                         * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr)) 
                                                                        >> 5U)))])) 
                                                   << 
                                                   ((IData)(0x40U) 
                                                    - 
                                                    (0x1fU 
                                                     & ((IData)(0x39U) 
                                                        * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr)))))) 
                                       | (((QData)((IData)(
                                                           vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ram__DOT__data_ram[
                                                           ((IData)(1U) 
                                                            + 
                                                            (7U 
                                                             & (((IData)(0x39U) 
                                                                 * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr)) 
                                                                >> 5U)))])) 
                                           << ((0U 
                                                == 
                                                (0x1fU 
                                                 & ((IData)(0x39U) 
                                                    * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr))))
                                                ? 0x20U
                                                : ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x39U) 
                                                       * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr)))))) 
                                          | ((QData)((IData)(
                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ram__DOT__data_ram[
                                                             (7U 
                                                              & (((IData)(0x39U) 
                                                                  * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr)) 
                                                                 >> 5U))])) 
                                             >> (0x1fU 
                                                 & ((IData)(0x39U) 
                                                    * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr)))))))
            : 0ULL);
    vlTOPp->core_v_mcu__DOT__s_fpgaio_in = (0x6ffffffffffULL 
                                            & vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
    vlTOPp->core_v_mcu__DOT__s_fpgaio_in = (0x5ffffffffffULL 
                                            & vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
    vlTOPp->core_v_mcu__DOT__s_fpgaio_in = (0x3ffffffffffULL 
                                            & vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_fifo__DOT__full 
        = (4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_fifo__DOT__elements));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_l2_req 
        = (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_fifo__DOT__elements));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_filter_fifo__DOT__full 
        = (4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_filter_fifo__DOT__elements));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_valid 
        = (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_filter_fifo__DOT__elements));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__i_fifo__DOT__i_fifo__DOT__full 
        = (4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__i_fifo__DOT__i_fifo__DOT__elements));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__s_fifo_in_valid 
        = (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__i_fifo__DOT__i_fifo__DOT__elements));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__baudgen_en = 0U;
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS) 
                      >> 1U)))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__baudgen_en = 1U;
        }
    } else {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__baudgen_en = 1U;
        } else {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__baudgen_en = 1U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__baudgen_en = 0U;
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS) 
                      >> 1U)))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__baudgen_en = 1U;
        }
    } else {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__baudgen_en = 1U;
        } else {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__baudgen_en = 1U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_r_valid 
        = ((0x17U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_r_valid)) 
           | (((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_enable_inout_efpga))
                ? (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__s_lint_VALID))
                : 1U) << 3U));
    if ((9U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_resp_dly))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound6 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_data;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__ext_data_o[0U] 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound6;
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__ext_data_o[0U] = 0xdeadbeefU;
    }
    if ((0xaU == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_resp_dly))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound6 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_data;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__ext_data_o[1U] 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound6;
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__ext_data_o[1U] = 0xdeadbeefU;
    }
    if ((0xbU == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_resp_dly))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound6 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_data;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__ext_data_o[2U] 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound6;
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__ext_data_o[2U] = 0xdeadbeefU;
    }
    if ((9U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_resp_dly))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound5 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_valid;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_tx_ext_valid 
            = ((6U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_tx_ext_valid)) 
               | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound5));
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_tx_ext_valid 
            = (6U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_tx_ext_valid));
    }
    if ((0xaU == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_resp_dly))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound5 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_valid;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_tx_ext_valid 
            = ((5U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_tx_ext_valid)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound5) 
                  << 1U));
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_tx_ext_valid 
            = (5U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_tx_ext_valid));
    }
    if ((0xbU == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_resp_dly))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound5 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_valid;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_tx_ext_valid 
            = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_tx_ext_valid)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT____Vlvbound5) 
                  << 2U));
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_tx_ext_valid 
            = (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_tx_ext_valid));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_id_cfg 
        = ((0xfeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_id_cfg)) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__r_stream_id));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_sot 
        = ((0xfeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_sot)) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__r_sot));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_id_cfg 
        = ((0xfdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_id_cfg)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__r_stream_id) 
              << 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_sot 
        = ((0xfdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_sot)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__r_sot) 
              << 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_id_cfg 
        = ((0xfbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_id_cfg)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__r_stream_id) 
              << 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_sot 
        = ((0xfbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_sot)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__r_sot) 
              << 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_id_cfg 
        = ((0xf7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_id_cfg)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__r_stream_id) 
              << 3U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_sot 
        = ((0xf7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_sot)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__r_sot) 
              << 3U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_id_cfg 
        = ((0xefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_id_cfg)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__r_stream_id) 
              << 4U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_sot 
        = ((0xefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_sot)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__r_sot) 
              << 4U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_id_cfg 
        = ((0xdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_id_cfg)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__r_stream_id) 
              << 5U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_sot 
        = ((0xdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_sot)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__r_sot) 
              << 5U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_id_cfg 
        = ((0xbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_id_cfg)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__r_stream_id) 
              << 6U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_sot 
        = ((0xbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_sot)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__r_sot) 
              << 6U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_id_cfg 
        = ((0x7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_id_cfg)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__r_stream_id) 
              << 7U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_sot 
        = ((0x7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_sot)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__r_sot) 
              << 7U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_cfg 
        = ((0xfffcU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_cfg)) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__r_stream));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_cfg 
        = ((0xfff3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_cfg)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__r_stream) 
              << 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_cfg 
        = ((0xffcfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_cfg)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__r_stream) 
              << 4U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_cfg 
        = ((0xff3fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_cfg)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__r_stream) 
              << 6U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_cfg 
        = ((0xfcffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_cfg)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__r_stream) 
              << 8U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_cfg 
        = ((0xf3ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_cfg)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__r_stream) 
              << 0xaU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_cfg 
        = ((0xcfffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_cfg)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__r_stream) 
              << 0xcU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_cfg 
        = ((0x3fffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_cfg)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__r_stream) 
              << 0xeU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_counter__DOT__s_is_update 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_counter__DOT__r_sawtooth)
            ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_counter__DOT__r_counter) 
               == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_counter__DOT__r_end))
            : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_counter__DOT__r_direction) 
               & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_counter__DOT__r_counter) 
                  == ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_counter__DOT__r_start) 
                      - (IData)(1U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_counter__DOT__s_is_update 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_counter__DOT__r_sawtooth)
            ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_counter__DOT__r_counter) 
               == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_counter__DOT__r_end))
            : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_counter__DOT__r_direction) 
               & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_counter__DOT__r_counter) 
                  == ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_counter__DOT__r_start) 
                      - (IData)(1U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_counter__DOT__s_is_update 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_counter__DOT__r_sawtooth)
            ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_counter__DOT__r_counter) 
               == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_counter__DOT__r_end))
            : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_counter__DOT__r_direction) 
               & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_counter__DOT__r_counter) 
                  == ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_counter__DOT__r_start) 
                      - (IData)(1U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_counter__DOT__s_is_update 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_counter__DOT__r_sawtooth)
            ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_counter__DOT__r_counter) 
               == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_counter__DOT__r_end))
            : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_counter__DOT__r_direction) 
               & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_counter__DOT__r_counter) 
                  == ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_counter__DOT__r_start) 
                      - (IData)(1U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__s_fifo_out_req 
        = ((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__i_fifo__DOT__i_fifo__DOT__elements)) 
           & ((7U & ((IData)(4U) - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__i_fifo__DOT__i_fifo__DOT__elements))) 
              != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__i_fifo__DOT__r_inflight)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[0U] 
        = ((0xfff00000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[0U]) 
           | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__r_counters);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[0U] 
        = ((0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[0U]) 
           | (0xfff00000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__r_counters 
                             << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[1U] 
        = ((0xffffff00U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[1U]) 
           | (0xfffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__r_counters 
                          >> 0xcU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[1U] 
        = ((0xf00000ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[1U]) 
           | (0xffffff00U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__r_counters 
                             << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[1U] 
        = ((0xfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[1U]) 
           | (0xf0000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__r_counters 
                             << 0x1cU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[2U] 
        = ((0xffff0000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[2U]) 
           | (0xfffffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__r_counters 
                            >> 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[2U] 
        = ((0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[2U]) 
           | (0xffff0000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__r_counters 
                             << 0x10U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[3U] 
        = ((0xfffffff0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[3U]) 
           | (0xffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__r_counters 
                         >> 0x10U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[3U] 
        = ((0xff00000fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[3U]) 
           | (0xfffffff0U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__r_counters 
                             << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[3U] 
        = ((0xffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[3U]) 
           | (0xff000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__r_counters 
                             << 0x18U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[4U] 
        = ((0xfffff000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[4U]) 
           | (0xffffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__r_counters 
                           >> 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[4U] 
        = ((0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[4U]) 
           | (0xfffff000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__r_counters 
                             << 0xcU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[5U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__r_counters;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[0U] 
        = ((0xfff80000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[0U]) 
           | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__r_addresses);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[0U] 
        = ((0x7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[0U]) 
           | (0xfff80000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__r_addresses 
                             << 0x13U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[1U] 
        = ((0xffffffc0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[1U]) 
           | (0x7ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__r_addresses 
                          >> 0xdU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[1U] 
        = ((0xfe00003fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[1U]) 
           | (0xffffffc0U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__r_addresses 
                             << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[1U] 
        = ((0x1ffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[1U]) 
           | (0xfe000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__r_addresses 
                             << 0x19U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[2U] 
        = ((0xfffff000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[2U]) 
           | (0x1ffffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__r_addresses 
                            >> 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[2U] 
        = ((0x80000fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[2U]) 
           | (0xfffff000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__r_addresses 
                             << 0xcU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[2U] 
        = ((0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[2U]) 
           | (0x80000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__r_addresses 
                             << 0x1fU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[3U] 
        = ((0xfffc0000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[3U]) 
           | (0x7fffffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__r_addresses 
                             >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[3U] 
        = ((0x3ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[3U]) 
           | (0xfffc0000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__r_addresses 
                             << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[4U] 
        = ((0xffffffe0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[4U]) 
           | (0x3ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__r_addresses 
                          >> 0xeU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[4U] 
        = ((0xff00001fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[4U]) 
           | (0xffffffe0U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__r_addresses 
                             << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[4U] 
        = ((0xffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[4U]) 
           | (0xff000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__r_addresses 
                             << 0x18U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[5U] 
        = ((0xfffff800U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[5U]) 
           | (0xffffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__r_addresses 
                           >> 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[0U] 
        = ((0xfff00000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[0U]) 
           | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__r_counters);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[0U] 
        = ((0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[0U]) 
           | (0xfff00000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__r_counters 
                             << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[1U] 
        = ((0xffffff00U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[1U]) 
           | (0xfffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__r_counters 
                          >> 0xcU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[1U] 
        = ((0xf00000ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[1U]) 
           | (0xffffff00U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__r_counters 
                             << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[1U] 
        = ((0xfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[1U]) 
           | (0xf0000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__r_counters 
                             << 0x1cU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[2U] 
        = ((0xffff0000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[2U]) 
           | (0xfffffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__r_counters 
                            >> 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[2U] 
        = ((0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[2U]) 
           | (0xffff0000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__r_counters 
                             << 0x10U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[3U] 
        = ((0xfffffff0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[3U]) 
           | (0xffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__r_counters 
                         >> 0x10U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[3U] 
        = ((0xff00000fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[3U]) 
           | (0xfffffff0U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__r_counters 
                             << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[3U] 
        = ((0xffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[3U]) 
           | (0xff000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__r_counters 
                             << 0x18U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[4U] 
        = ((0xfffff000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[4U]) 
           | (0xffffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__r_counters 
                           >> 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[4U] 
        = ((0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[4U]) 
           | (0xfffff000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__r_counters 
                             << 0xcU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[0U] 
        = ((0xfff80000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[0U]) 
           | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__r_addresses);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[0U] 
        = ((0x7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[0U]) 
           | (0xfff80000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__r_addresses 
                             << 0x13U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[1U] 
        = ((0xffffffc0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[1U]) 
           | (0x7ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__r_addresses 
                          >> 0xdU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[1U] 
        = ((0xfe00003fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[1U]) 
           | (0xffffffc0U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__r_addresses 
                             << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[1U] 
        = ((0x1ffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[1U]) 
           | (0xfe000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__r_addresses 
                             << 0x19U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[2U] 
        = ((0xfffff000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[2U]) 
           | (0x1ffffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__r_addresses 
                            >> 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[2U] 
        = ((0x80000fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[2U]) 
           | (0xfffff000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__r_addresses 
                             << 0xcU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[2U] 
        = ((0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[2U]) 
           | (0x80000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__r_addresses 
                             << 0x1fU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[3U] 
        = ((0xfffc0000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[3U]) 
           | (0x7fffffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__r_addresses 
                             >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[3U] 
        = ((0x3ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[3U]) 
           | (0xfffc0000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__r_addresses 
                             << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[4U] 
        = ((0xffffe0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[4U]) 
           | (0x3ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__r_addresses 
                          >> 0xeU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[4U] 
        = ((0x1fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[4U]) 
           | (0xffffffe0U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__r_addresses 
                             << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_events 
        = ((0xfeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_events)) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__r_event));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_events 
        = ((0xfdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_events)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__r_event) 
              << 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_events 
        = ((0xfbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_events)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__r_event) 
              << 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_events 
        = ((0xf7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_events)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__r_event) 
              << 3U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_events 
        = ((0xefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_events)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__r_event) 
              << 4U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_events 
        = ((0xdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_events)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__r_event) 
              << 5U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_events 
        = ((0xbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_events)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__r_event) 
              << 6U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_events 
        = ((0x7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_events)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__r_event) 
              << 7U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_events 
        = ((0x1feU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_events)) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__r_event));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_events 
        = ((0x1fdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_events)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__r_event) 
              << 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_events 
        = ((0x1fbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_events)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__r_event) 
              << 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_events 
        = ((0x1f7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_events)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__r_event) 
              << 3U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_events 
        = ((0x1efU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_events)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__r_event) 
              << 4U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_events 
        = ((0x1dfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_events)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__r_event) 
              << 5U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_events 
        = ((0x1bfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_events)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__r_event) 
              << 6U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_events 
        = ((0x17fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_events)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__r_event) 
              << 7U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_events 
        = ((0xffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_events)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__r_event) 
              << 8U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_is_na = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_rx_state) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_rx_state) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_is_na = 1U;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_rmode 
        = (3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_ram_control);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_wmode 
        = (3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_ram_control 
                 >> 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_rmode 
        = (3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_ram_control 
                 >> 4U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_wmode 
        = (3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_ram_control 
                 >> 6U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_rmode 
        = (3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_ram_control 
                 >> 8U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_wmode 
        = (3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_ram_control 
                 >> 0xaU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_rmode 
        = (3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_ram_control);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_wmode 
        = (3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_ram_control 
                 >> 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_rmode 
        = (3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_ram_control 
                 >> 4U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wmode 
        = (3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_ram_control 
                 >> 6U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_rmode 
        = (3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_ram_control 
                 >> 8U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wmode 
        = (3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_ram_control 
                 >> 0xaU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__lint_RDATA 
        = ((0x1ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__lint_RDATA) 
           | (0xfffffe00U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__lint_RDATA));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__lint_RDATA 
        = ((0xfffffffcU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__lint_RDATA) 
           | (3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__lint_RDATA));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__lint_RDATA 
        = ((0xfffffe03U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__lint_RDATA) 
           | (0x1fcU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__lint_RDATA));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_be_p1 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_be_p1;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_wdata_p0 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p0;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_be_p0 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_be_p0;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_wdata_p3 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p3;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_be_p3 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_be_p3;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_wdata_p2 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p2;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_be_p2 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_be_p2;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_wdata_p1 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p1;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_raddr 
        = ((0xffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_raddr)) 
           | (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_raddr 
        = ((0xffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_raddr)) 
           | (2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_raddr 
        = ((0xffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_raddr)) 
           | (4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_raddr 
        = ((0xfdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_raddr)) 
           | (0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_raddr 
        = ((0xfbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_raddr)) 
           | (0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_raddr 
        = ((0xf7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_raddr)) 
           | (0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_raddr 
        = ((0xeffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_raddr)) 
           | (0x100U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_raddr 
        = ((0xdffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_raddr)) 
           | (0x200U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_raddr 
        = ((0xbffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_raddr)) 
           | (0x400U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_raddr 
        = ((0x7ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_raddr)) 
           | (0x800U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_raddr 
        = ((0xff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_raddr)) 
           | (8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_raddr 
        = ((0xfefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_raddr)) 
           | (0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_raddr 
        = ((0xffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_raddr)) 
           | (4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_raddr 
        = ((0xff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_raddr)) 
           | (8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_raddr 
        = ((0xfefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_raddr)) 
           | (0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_raddr 
        = ((0xfdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_raddr)) 
           | (0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_raddr 
        = ((0xfbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_raddr)) 
           | (0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_raddr 
        = ((0xf7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_raddr)) 
           | (0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_raddr 
        = ((0xeffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_raddr)) 
           | (0x100U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_raddr 
        = ((0xdffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_raddr)) 
           | (0x200U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_raddr 
        = ((0xffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_raddr)) 
           | (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_raddr 
        = ((0xffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_raddr)) 
           | (2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_raddr 
        = ((0xbffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_raddr)) 
           | (0x400U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_raddr 
        = ((0x7ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_raddr)) 
           | (0x800U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_raddr 
        = ((0xffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_raddr)) 
           | (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_raddr 
        = ((0xffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_raddr)) 
           | (2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_raddr 
        = ((0xffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_raddr)) 
           | (4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_raddr 
        = ((0xff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_raddr)) 
           | (8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_raddr 
        = ((0xfefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_raddr)) 
           | (0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_raddr 
        = ((0xfdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_raddr)) 
           | (0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_raddr 
        = ((0xfbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_raddr)) 
           | (0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_raddr 
        = ((0xf7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_raddr)) 
           | (0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_raddr 
        = ((0xeffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_raddr)) 
           | (0x100U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_raddr 
        = ((0xdffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_raddr)) 
           | (0x200U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_raddr 
        = ((0xbffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_raddr)) 
           | (0x400U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_raddr 
        = ((0x7ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_raddr)) 
           | (0x800U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_raddr 
        = ((0xffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_raddr)) 
           | (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_raddr 
        = ((0xffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_raddr)) 
           | (2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_raddr 
        = ((0xffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_raddr)) 
           | (4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_raddr 
        = ((0xfdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_raddr)) 
           | (0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_raddr 
        = ((0xfbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_raddr)) 
           | (0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_raddr 
        = ((0xf7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_raddr)) 
           | (0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_raddr 
        = ((0xeffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_raddr)) 
           | (0x100U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_raddr 
        = ((0xdffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_raddr)) 
           | (0x200U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_raddr 
        = ((0xbffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_raddr)) 
           | (0x400U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_raddr 
        = ((0x7ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_raddr)) 
           | (0x800U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_raddr 
        = ((0xff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_raddr)) 
           | (8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_raddr 
        = ((0xfefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_raddr)) 
           | (0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_raddr 
        = ((0xffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_raddr)) 
           | (4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_raddr 
        = ((0xff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_raddr)) 
           | (8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_raddr 
        = ((0xfefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_raddr)) 
           | (0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_raddr 
        = ((0xfdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_raddr)) 
           | (0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_raddr 
        = ((0xfbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_raddr)) 
           | (0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_raddr 
        = ((0xf7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_raddr)) 
           | (0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_raddr 
        = ((0xeffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_raddr)) 
           | (0x100U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_raddr 
        = ((0xdffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_raddr)) 
           | (0x200U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_raddr 
        = ((0xffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_raddr)) 
           | (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_raddr 
        = ((0xffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_raddr)) 
           | (2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_raddr 
        = ((0xbffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_raddr)) 
           | (0x400U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_raddr 
        = ((0x7ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_raddr)) 
           | (0x800U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_raddr 
        = ((0xffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_raddr)) 
           | (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_raddr 
        = ((0xffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_raddr)) 
           | (2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_raddr 
        = ((0xffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_raddr)) 
           | (4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_raddr 
        = ((0xff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_raddr)) 
           | (8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_raddr 
        = ((0xfefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_raddr)) 
           | (0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_raddr 
        = ((0xfdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_raddr)) 
           | (0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_raddr 
        = ((0xfbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_raddr)) 
           | (0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_raddr 
        = ((0xf7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_raddr)) 
           | (0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_raddr 
        = ((0xeffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_raddr)) 
           | (0x100U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_raddr 
        = ((0xdffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_raddr)) 
           | (0x200U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_raddr 
        = ((0xbffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_raddr)) 
           | (0x400U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_raddr 
        = ((0x7ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_raddr)) 
           | (0x800U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p1 
        = ((0xffffcU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p1) 
           | (3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p1));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p1 
        = ((0xffff3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p1) 
           | (0xcU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p1));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p0 
        = ((0x3fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p0) 
           | (0xfc000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p0));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p0 
        = ((0xff3ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p0) 
           | (0xc00U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p0));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p0 
        = ((0xfcfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p0) 
           | (0x3000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p0));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p0 
        = ((0xfffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p0) 
           | (0x10U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p0));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p0 
        = ((0xffc1fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p0) 
           | (0x3e0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p0));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p0 
        = ((0xffffcU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p0) 
           | (3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p0));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p0 
        = ((0xffff3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p0) 
           | (0xcU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p0));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p3 
        = ((0x3fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p3) 
           | (0xfc000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p3));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p3 
        = ((0xff3ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p3) 
           | (0xc00U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p3));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p3 
        = ((0xfcfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p3) 
           | (0x3000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p3));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p3 
        = ((0xfffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p3) 
           | (0x10U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p3));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p3 
        = ((0xffc1fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p3) 
           | (0x3e0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p3));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p3 
        = ((0xffffcU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p3) 
           | (3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p3));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p3 
        = ((0xffff3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p3) 
           | (0xcU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p3));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p2 
        = ((0x3fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p2) 
           | (0xfc000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p2));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p2 
        = ((0xff3ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p2) 
           | (0xc00U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p2));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p2 
        = ((0xfcfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p2) 
           | (0x3000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p2));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p2 
        = ((0xfffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p2) 
           | (0x10U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p2));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p2 
        = ((0xffc1fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p2) 
           | (0x3e0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p2));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p2 
        = ((0xffffcU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p2) 
           | (3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p2));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p2 
        = ((0xffff3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p2) 
           | (0xcU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p2));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p1 
        = ((0x3fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p1) 
           | (0xfc000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p1));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p1 
        = ((0xff3ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p1) 
           | (0xc00U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p1));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p1 
        = ((0xfcfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p1) 
           | (0x3000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p1));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p1 
        = ((0xfffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p1) 
           | (0x10U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p1));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p1 
        = ((0xffc1fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p1) 
           | (0x3e0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p1));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_wmode 
        = (3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_ram_control 
                 >> 0xaU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wmode 
        = (3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_ram_control 
                 >> 0xaU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_wmode 
        = ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_wmode)) 
           | (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_ram_control 
                    >> 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_wmode 
        = ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_wmode)) 
           | (2U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_ram_control 
                    >> 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_wmode 
        = ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_wmode)) 
           | (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_ram_control 
                    >> 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_wmode 
        = ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_wmode)) 
           | (2U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_ram_control 
                    >> 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_wmode 
        = ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_wmode)) 
           | (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_ram_control 
                    >> 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_wmode 
        = ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_wmode)) 
           | (2U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_ram_control 
                    >> 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wmode 
        = ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wmode)) 
           | (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_ram_control 
                    >> 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wmode 
        = ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wmode)) 
           | (2U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_ram_control 
                    >> 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_waddr 
        = ((0xffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_waddr)) 
           | (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_waddr 
        = ((0xffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_waddr)) 
           | (2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_waddr 
        = ((0xbffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_waddr)) 
           | (0x400U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_waddr 
        = ((0x7ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_waddr)) 
           | (0x800U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_waddr 
        = ((0xffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_waddr)) 
           | (4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_waddr 
        = ((0xff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_waddr)) 
           | (8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_waddr 
        = ((0xfefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_waddr)) 
           | (0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_waddr 
        = ((0xfdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_waddr)) 
           | (0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_waddr 
        = ((0xfbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_waddr)) 
           | (0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_waddr 
        = ((0xf7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_waddr)) 
           | (0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_waddr 
        = ((0xeffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_waddr)) 
           | (0x100U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_waddr 
        = ((0xdffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_waddr)) 
           | (0x200U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_waddr 
        = ((0xffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_waddr)) 
           | (4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_waddr 
        = ((0xff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_waddr)) 
           | (8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_waddr 
        = ((0xfefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_waddr)) 
           | (0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_waddr 
        = ((0xfdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_waddr)) 
           | (0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_waddr 
        = ((0xfbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_waddr)) 
           | (0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_waddr 
        = ((0xf7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_waddr)) 
           | (0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_waddr 
        = ((0xeffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_waddr)) 
           | (0x100U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_waddr 
        = ((0xdffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_waddr)) 
           | (0x200U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_waddr 
        = ((0xffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_waddr)) 
           | (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_waddr 
        = ((0xffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_waddr)) 
           | (2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_waddr 
        = ((0xbffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_waddr)) 
           | (0x400U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_waddr 
        = ((0x7ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_waddr)) 
           | (0x800U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_waddr 
        = ((0xffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_waddr)) 
           | (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_waddr 
        = ((0xffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_waddr)) 
           | (2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_waddr 
        = ((0xffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_waddr)) 
           | (4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_waddr 
        = ((0xff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_waddr)) 
           | (8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_waddr 
        = ((0xfefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_waddr)) 
           | (0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_waddr 
        = ((0xfdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_waddr)) 
           | (0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_waddr 
        = ((0xfbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_waddr)) 
           | (0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_waddr 
        = ((0xf7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_waddr)) 
           | (0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_waddr 
        = ((0xeffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_waddr)) 
           | (0x100U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_waddr 
        = ((0xdffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_waddr)) 
           | (0x200U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_waddr 
        = ((0xbffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_waddr)) 
           | (0x400U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_waddr 
        = ((0x7ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_waddr)) 
           | (0x800U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_waddr 
        = ((0xffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_waddr)) 
           | (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_waddr 
        = ((0xffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_waddr)) 
           | (2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_waddr 
        = ((0xbffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_waddr)) 
           | (0x400U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_waddr 
        = ((0x7ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_waddr)) 
           | (0x800U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_waddr 
        = ((0xffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_waddr)) 
           | (4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_waddr 
        = ((0xff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_waddr)) 
           | (8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_waddr 
        = ((0xfefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_waddr)) 
           | (0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_waddr 
        = ((0xfdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_waddr)) 
           | (0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_waddr 
        = ((0xfbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_waddr)) 
           | (0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_waddr 
        = ((0xf7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_waddr)) 
           | (0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_waddr 
        = ((0xeffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_waddr)) 
           | (0x100U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_waddr 
        = ((0xdffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_waddr)) 
           | (0x200U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_waddr 
        = ((0xffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_waddr)) 
           | (4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_waddr 
        = ((0xff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_waddr)) 
           | (8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_waddr 
        = ((0xfefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_waddr)) 
           | (0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_waddr 
        = ((0xfdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_waddr)) 
           | (0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_waddr 
        = ((0xfbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_waddr)) 
           | (0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_waddr 
        = ((0xf7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_waddr)) 
           | (0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_waddr 
        = ((0xeffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_waddr)) 
           | (0x100U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_waddr 
        = ((0xdffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_waddr)) 
           | (0x200U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_waddr 
        = ((0xffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_waddr)) 
           | (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_waddr 
        = ((0xffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_waddr)) 
           | (2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_waddr 
        = ((0xbffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_waddr)) 
           | (0x400U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_waddr 
        = ((0x7ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_waddr)) 
           | (0x800U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_waddr 
        = ((0xffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_waddr)) 
           | (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_waddr 
        = ((0xffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_waddr)) 
           | (2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_waddr 
        = ((0xffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_waddr)) 
           | (4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_waddr 
        = ((0xff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_waddr)) 
           | (8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_waddr 
        = ((0xfefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_waddr)) 
           | (0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_waddr 
        = ((0xfdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_waddr)) 
           | (0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_waddr 
        = ((0xfbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_waddr)) 
           | (0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_waddr 
        = ((0xf7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_waddr)) 
           | (0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_waddr 
        = ((0xeffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_waddr)) 
           | (0x100U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_waddr 
        = ((0xdffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_waddr)) 
           | (0x200U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_waddr 
        = ((0xbffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_waddr)) 
           | (0x400U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_waddr 
        = ((0x7ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_waddr)) 
           | (0x800U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_mode 
        = ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_mode)) 
           | (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                    >> 0xcU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_mode 
        = ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_mode)) 
           | (2U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                    >> 0xcU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_mode 
        = ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_mode)) 
           | (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                    >> 0xcU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_mode 
        = ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_mode)) 
           | (2U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                    >> 0xcU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_mode 
        = ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_mode)) 
           | (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                    >> 0xcU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_mode 
        = ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_mode)) 
           | (2U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                    >> 0xcU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_mode 
        = ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_mode)) 
           | (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                    >> 0xcU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_mode 
        = ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_mode)) 
           | (2U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                    >> 0xcU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__is_not_saturation 
        = (1U & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                  ? (((0x1ffffU == (0x1ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                >> 7U))) 
                      | (~ (IData)((0U != (0x1ffffU 
                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                              >> 7U)))))) 
                     | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                            >> 6U)) & (~ (IData)((0U 
                                                  != 
                                                  (0xffffU 
                                                   & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                      >> 8U)))))))
                  : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                      ? (((0x1ffffU == (0x1ffffU & 
                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 7U))) | 
                          (~ (IData)((0U != (0x1ffffU 
                                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                >> 7U)))))) 
                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                >> 6U)) & (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0xffffU 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                          >> 8U)))))))
                      : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                          ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (((3U == (3U 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                     >> 0x16U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0x12U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                  >> 0x17U))))
                                      : (((7U == (7U 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                     >> 0x15U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0x12U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (3U 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0x16U))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfU == 
                                           (0xfU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                             >> 0x14U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0x12U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (7U 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0x15U)))))))
                                      : (((0x1fU == 
                                           (0x1fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                             >> 0x13U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0x12U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0x14U)))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fU == 
                                           (0x3fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                             >> 0x12U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0x12U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0x13U)))))))
                                      : (((0x7fU == 
                                           (0x7fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                             >> 0x11U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0x11U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0x12U))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffU == 
                                           (0xffU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                             >> 0x10U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0x10U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0x11U)))))))
                                      : (((0x1ffU == 
                                           (0x1ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                               >> 0xfU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0xfU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0x10U))))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffU == 
                                           (0x3ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                               >> 0xeU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0xeU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0xfU)))))))
                                      : (((0x7ffU == 
                                           (0x7ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                               >> 0xdU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0xdU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0xeU))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffU == 
                                           (0xfffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                               >> 0xcU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0xcU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0xdU)))))))
                                      : (((0x1fffU 
                                           == (0x1fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                  >> 0xbU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0xbU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0xcU)))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffU 
                                           == (0x3fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                  >> 0xaU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0xaU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0xbU)))))))
                                      : (((0x7fffU 
                                           == (0x7fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                  >> 9U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 9U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0xaU))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffU 
                                           == (0xffffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                  >> 8U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 8U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 9U)))))))
                                      : (((0x1ffffU 
                                           == (0x1ffffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                  >> 7U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 7U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 8U))))))))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__is_not_saturation 
        = (1U & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                  ? (((0x1ffffU == (0x1ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                >> 7U))) 
                      | (~ (IData)((0U != (0x1ffffU 
                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                              >> 7U)))))) 
                     | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                            >> 6U)) & (~ (IData)((0U 
                                                  != 
                                                  (0xffffU 
                                                   & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                      >> 8U)))))))
                  : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                      ? (((0x1ffffU == (0x1ffffU & 
                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 7U))) | 
                          (~ (IData)((0U != (0x1ffffU 
                                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                >> 7U)))))) 
                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                >> 6U)) & (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0xffffU 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                          >> 8U)))))))
                      : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                          ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (((3U == (3U 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                     >> 0x16U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0x12U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                  >> 0x17U))))
                                      : (((7U == (7U 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                     >> 0x15U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0x12U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (3U 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0x16U))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfU == 
                                           (0xfU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                             >> 0x14U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0x12U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (7U 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0x15U)))))))
                                      : (((0x1fU == 
                                           (0x1fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                             >> 0x13U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0x12U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0x14U)))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fU == 
                                           (0x3fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                             >> 0x12U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0x12U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0x13U)))))))
                                      : (((0x7fU == 
                                           (0x7fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                             >> 0x11U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0x11U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0x12U))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffU == 
                                           (0xffU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                             >> 0x10U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0x10U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0x11U)))))))
                                      : (((0x1ffU == 
                                           (0x1ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                               >> 0xfU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0xfU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0x10U))))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffU == 
                                           (0x3ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                               >> 0xeU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0xeU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0xfU)))))))
                                      : (((0x7ffU == 
                                           (0x7ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                               >> 0xdU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0xdU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0xeU))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffU == 
                                           (0xfffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                               >> 0xcU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0xcU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0xdU)))))))
                                      : (((0x1fffU 
                                           == (0x1fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                  >> 0xbU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0xbU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0xcU)))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffU 
                                           == (0x3fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                  >> 0xaU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0xaU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0xbU)))))))
                                      : (((0x7fffU 
                                           == (0x7fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                  >> 9U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 9U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0xaU))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffU 
                                           == (0xffffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                  >> 8U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 8U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 9U)))))))
                                      : (((0x1ffffU 
                                           == (0x1ffffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                  >> 7U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 7U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 8U))))))))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__is_not_saturation 
        = (1U & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                  ? (((0x1ffffU == (0x1ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                >> 7U))) 
                      | (~ (IData)((0U != (0x1ffffU 
                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                              >> 7U)))))) 
                     | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                            >> 6U)) & (~ (IData)((0U 
                                                  != 
                                                  (0xffffU 
                                                   & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                      >> 8U)))))))
                  : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                      ? (((0x1ffffU == (0x1ffffU & 
                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 7U))) | 
                          (~ (IData)((0U != (0x1ffffU 
                                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                >> 7U)))))) 
                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                >> 6U)) & (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0xffffU 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                          >> 8U)))))))
                      : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                          ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (((3U == (3U 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                     >> 0x16U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0x12U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                  >> 0x17U))))
                                      : (((7U == (7U 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                     >> 0x15U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0x12U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (3U 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0x16U))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfU == 
                                           (0xfU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                             >> 0x14U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0x12U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (7U 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0x15U)))))))
                                      : (((0x1fU == 
                                           (0x1fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                             >> 0x13U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0x12U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0x14U)))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fU == 
                                           (0x3fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                             >> 0x12U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0x12U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0x13U)))))))
                                      : (((0x7fU == 
                                           (0x7fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                             >> 0x11U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0x11U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0x12U))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffU == 
                                           (0xffU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                             >> 0x10U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0x10U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0x11U)))))))
                                      : (((0x1ffU == 
                                           (0x1ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                               >> 0xfU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0xfU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0x10U))))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffU == 
                                           (0x3ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                               >> 0xeU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0xeU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0xfU)))))))
                                      : (((0x7ffU == 
                                           (0x7ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                               >> 0xdU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0xdU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0xeU))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffU == 
                                           (0xfffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                               >> 0xcU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0xcU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0xdU)))))))
                                      : (((0x1fffU 
                                           == (0x1fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                  >> 0xbU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0xbU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0xcU)))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffU 
                                           == (0x3fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                  >> 0xaU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0xaU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0xbU)))))))
                                      : (((0x7fffU 
                                           == (0x7fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                  >> 9U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 9U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0xaU))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffU 
                                           == (0xffffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                  >> 8U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 8U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 9U)))))))
                                      : (((0x1ffffU 
                                           == (0x1ffffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                  >> 7U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 7U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 8U))))))))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__is_not_saturation 
        = (1U & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                  ? (((0x1ffffU == (0x1ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                >> 7U))) 
                      | (~ (IData)((0U != (0x1ffffU 
                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                              >> 7U)))))) 
                     | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                            >> 6U)) & (~ (IData)((0U 
                                                  != 
                                                  (0xffffU 
                                                   & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                      >> 8U)))))))
                  : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                      ? (((0x1ffffU == (0x1ffffU & 
                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 7U))) | 
                          (~ (IData)((0U != (0x1ffffU 
                                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                >> 7U)))))) 
                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                >> 6U)) & (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0xffffU 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                          >> 8U)))))))
                      : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                          ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (((3U == (3U 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                     >> 0x16U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0x12U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                  >> 0x17U))))
                                      : (((7U == (7U 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                     >> 0x15U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0x12U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (3U 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0x16U))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfU == 
                                           (0xfU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                             >> 0x14U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0x12U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (7U 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0x15U)))))))
                                      : (((0x1fU == 
                                           (0x1fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                             >> 0x13U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0x12U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0x14U)))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fU == 
                                           (0x3fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                             >> 0x12U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0x12U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0x13U)))))))
                                      : (((0x7fU == 
                                           (0x7fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                             >> 0x11U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0x11U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0x12U))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffU == 
                                           (0xffU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                             >> 0x10U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0x10U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0x11U)))))))
                                      : (((0x1ffU == 
                                           (0x1ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                               >> 0xfU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0xfU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0x10U))))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffU == 
                                           (0x3ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                               >> 0xeU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0xeU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0xfU)))))))
                                      : (((0x7ffU == 
                                           (0x7ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                               >> 0xdU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0xdU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0xeU))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffU == 
                                           (0xfffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                               >> 0xcU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0xcU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0xdU)))))))
                                      : (((0x1fffU 
                                           == (0x1fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                  >> 0xbU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0xbU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0xcU)))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffU 
                                           == (0x3fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                  >> 0xaU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0xaU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0xbU)))))))
                                      : (((0x7fffU 
                                           == (0x7fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                  >> 9U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 9U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0xaU))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffU 
                                           == (0xffffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                  >> 8U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 8U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 9U)))))))
                                      : (((0x1ffffU 
                                           == (0x1ffffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                  >> 7U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 7U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 8U))))))))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__is_not_saturation 
        = (1U & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                  ? (((0x1ffffU == (0x1ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                >> 3U))) 
                      | (~ (IData)((0U != (0x1ffffU 
                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                              >> 3U)))))) 
                     | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                            >> 6U)) & (~ (IData)((0U 
                                                  != 
                                                  (0xffffU 
                                                   & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                      >> 4U)))))))
                  : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                      ? (((0x1ffffU == (0x1ffffU & 
                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                         >> 3U))) | 
                          (~ (IData)((0U != (0x1ffffU 
                                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                >> 3U)))))) 
                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                >> 6U)) & (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0xffffU 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                          >> 4U)))))))
                      : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                          ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((3U == (3U 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                     >> 0x12U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (3U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0x12U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 0x13U))))
                                      : (((7U == (7U 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                     >> 0x11U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (7U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0x11U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (3U 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0x12U))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfU == 
                                           (0xfU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                             >> 0x10U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0x10U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (7U 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0x11U)))))))
                                      : (((0x1fU == 
                                           (0x1fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                             >> 0xfU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xfU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0x10U)))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fU == 
                                           (0x3fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                             >> 0xeU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xeU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xfU)))))))
                                      : (((0x7fU == 
                                           (0x7fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                             >> 0xdU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xdU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xeU))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffU == 
                                           (0xffU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                             >> 0xcU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xcU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xdU)))))))
                                      : (((0x1ffU == 
                                           (0x1ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                               >> 0xbU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xbU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xcU))))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffU == 
                                           (0x3ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                               >> 0xaU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xaU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xbU)))))))
                                      : (((0x7ffU == 
                                           (0x7ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                               >> 9U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 9U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xaU))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffU == 
                                           (0xfffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                               >> 8U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 8U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 9U)))))))
                                      : (((0x1fffU 
                                           == (0x1fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 7U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 7U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 8U)))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffU 
                                           == (0x3fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 6U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 6U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 7U)))))))
                                      : (((0x7fffU 
                                           == (0x7fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 5U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 5U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 6U))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffU 
                                           == (0xffffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 4U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 4U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 5U)))))))
                                      : (((0x1ffffU 
                                           == (0x1ffffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 3U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 3U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 4U))))))))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__is_not_saturation 
        = (1U & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                  ? (((0x1ffffU == (0x1ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                >> 3U))) 
                      | (~ (IData)((0U != (0x1ffffU 
                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                              >> 3U)))))) 
                     | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                            >> 6U)) & (~ (IData)((0U 
                                                  != 
                                                  (0xffffU 
                                                   & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                      >> 4U)))))))
                  : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                      ? (((0x1ffffU == (0x1ffffU & 
                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                         >> 3U))) | 
                          (~ (IData)((0U != (0x1ffffU 
                                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                >> 3U)))))) 
                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                >> 6U)) & (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0xffffU 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                          >> 4U)))))))
                      : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                          ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((3U == (3U 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                     >> 0x12U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (3U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0x12U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 0x13U))))
                                      : (((7U == (7U 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                     >> 0x11U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (7U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0x11U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (3U 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0x12U))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfU == 
                                           (0xfU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                             >> 0x10U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0x10U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (7U 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0x11U)))))))
                                      : (((0x1fU == 
                                           (0x1fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                             >> 0xfU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xfU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0x10U)))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fU == 
                                           (0x3fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                             >> 0xeU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xeU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xfU)))))))
                                      : (((0x7fU == 
                                           (0x7fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                             >> 0xdU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xdU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xeU))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffU == 
                                           (0xffU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                             >> 0xcU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xcU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xdU)))))))
                                      : (((0x1ffU == 
                                           (0x1ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                               >> 0xbU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xbU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xcU))))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffU == 
                                           (0x3ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                               >> 0xaU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xaU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xbU)))))))
                                      : (((0x7ffU == 
                                           (0x7ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                               >> 9U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 9U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xaU))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffU == 
                                           (0xfffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                               >> 8U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 8U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 9U)))))))
                                      : (((0x1fffU 
                                           == (0x1fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 7U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 7U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 8U)))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffU 
                                           == (0x3fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 6U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 6U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 7U)))))))
                                      : (((0x7fffU 
                                           == (0x7fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 5U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 5U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 6U))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffU 
                                           == (0xffffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 4U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 4U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 5U)))))))
                                      : (((0x1ffffU 
                                           == (0x1ffffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 3U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 3U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 4U))))))))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__is_not_saturation 
        = (1U & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                  ? (((0x1ffffU == (0x1ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                >> 3U))) 
                      | (~ (IData)((0U != (0x1ffffU 
                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                              >> 3U)))))) 
                     | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                            >> 6U)) & (~ (IData)((0U 
                                                  != 
                                                  (0xffffU 
                                                   & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                      >> 4U)))))))
                  : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                      ? (((0x1ffffU == (0x1ffffU & 
                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                         >> 3U))) | 
                          (~ (IData)((0U != (0x1ffffU 
                                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                >> 3U)))))) 
                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                >> 6U)) & (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0xffffU 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                          >> 4U)))))))
                      : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                          ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((3U == (3U 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                     >> 0x12U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (3U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0x12U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 0x13U))))
                                      : (((7U == (7U 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                     >> 0x11U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (7U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0x11U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (3U 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0x12U))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfU == 
                                           (0xfU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                             >> 0x10U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0x10U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (7U 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0x11U)))))))
                                      : (((0x1fU == 
                                           (0x1fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                             >> 0xfU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xfU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0x10U)))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fU == 
                                           (0x3fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                             >> 0xeU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xeU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xfU)))))))
                                      : (((0x7fU == 
                                           (0x7fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                             >> 0xdU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xdU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xeU))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffU == 
                                           (0xffU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                             >> 0xcU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xcU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xdU)))))))
                                      : (((0x1ffU == 
                                           (0x1ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                               >> 0xbU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xbU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xcU))))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffU == 
                                           (0x3ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                               >> 0xaU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xaU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xbU)))))))
                                      : (((0x7ffU == 
                                           (0x7ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                               >> 9U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 9U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xaU))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffU == 
                                           (0xfffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                               >> 8U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 8U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 9U)))))))
                                      : (((0x1fffU 
                                           == (0x1fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 7U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 7U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 8U)))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffU 
                                           == (0x3fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 6U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 6U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 7U)))))))
                                      : (((0x7fffU 
                                           == (0x7fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 5U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 5U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 6U))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffU 
                                           == (0xffffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 4U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 4U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 5U)))))))
                                      : (((0x1ffffU 
                                           == (0x1ffffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 3U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 3U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 4U))))))))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__is_not_saturation 
        = (1U & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                  ? (((0x1ffffU == (0x1ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                >> 3U))) 
                      | (~ (IData)((0U != (0x1ffffU 
                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                              >> 3U)))))) 
                     | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                            >> 6U)) & (~ (IData)((0U 
                                                  != 
                                                  (0xffffU 
                                                   & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                      >> 4U)))))))
                  : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                      ? (((0x1ffffU == (0x1ffffU & 
                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                         >> 3U))) | 
                          (~ (IData)((0U != (0x1ffffU 
                                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                >> 3U)))))) 
                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                >> 6U)) & (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0xffffU 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                          >> 4U)))))))
                      : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                          ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((3U == (3U 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                     >> 0x12U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (3U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0x12U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 0x13U))))
                                      : (((7U == (7U 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                     >> 0x11U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (7U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0x11U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (3U 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0x12U))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfU == 
                                           (0xfU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                             >> 0x10U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0x10U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (7U 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0x11U)))))))
                                      : (((0x1fU == 
                                           (0x1fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                             >> 0xfU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xfU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0x10U)))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fU == 
                                           (0x3fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                             >> 0xeU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xeU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xfU)))))))
                                      : (((0x7fU == 
                                           (0x7fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                             >> 0xdU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xdU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xeU))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffU == 
                                           (0xffU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                             >> 0xcU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xcU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xdU)))))))
                                      : (((0x1ffU == 
                                           (0x1ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                               >> 0xbU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xbU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xcU))))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffU == 
                                           (0x3ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                               >> 0xaU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xaU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xbU)))))))
                                      : (((0x7ffU == 
                                           (0x7ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                               >> 9U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 9U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xaU))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffU == 
                                           (0xfffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                               >> 8U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 8U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 9U)))))))
                                      : (((0x1fffU 
                                           == (0x1fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 7U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 7U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 8U)))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffU 
                                           == (0x3fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 6U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 6U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 7U)))))))
                                      : (((0x7fffU 
                                           == (0x7fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 5U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 5U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 6U))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffU 
                                           == (0xffffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 4U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 4U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 5U)))))))
                                      : (((0x1ffffU 
                                           == (0x1ffffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 3U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 3U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 4U))))))))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__is_not_saturation 
        = (1U & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                  ? (((0x1ffffU == (0x1ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                >> 3U))) 
                      | (~ (IData)((0U != (0x1ffffU 
                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                              >> 3U)))))) 
                     | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                            >> 6U)) & (~ (IData)((0U 
                                                  != 
                                                  (0xffffU 
                                                   & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                      >> 4U)))))))
                  : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                      ? (((0x1ffffU == (0x1ffffU & 
                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                         >> 3U))) | 
                          (~ (IData)((0U != (0x1ffffU 
                                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                >> 3U)))))) 
                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                >> 6U)) & (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0xffffU 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                          >> 4U)))))))
                      : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                          ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((3U == (3U 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                     >> 0x12U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (3U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0x12U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 0x13U))))
                                      : (((7U == (7U 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                     >> 0x11U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (7U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0x11U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (3U 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0x12U))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfU == 
                                           (0xfU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                             >> 0x10U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0x10U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (7U 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0x11U)))))))
                                      : (((0x1fU == 
                                           (0x1fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                             >> 0xfU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xfU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0x10U)))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fU == 
                                           (0x3fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                             >> 0xeU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xeU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xfU)))))))
                                      : (((0x7fU == 
                                           (0x7fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                             >> 0xdU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xdU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xeU))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffU == 
                                           (0xffU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                             >> 0xcU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xcU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xdU)))))))
                                      : (((0x1ffU == 
                                           (0x1ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                               >> 0xbU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xbU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xcU))))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffU == 
                                           (0x3ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                               >> 0xaU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xaU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xbU)))))))
                                      : (((0x7ffU == 
                                           (0x7ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                               >> 9U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 9U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xaU))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffU == 
                                           (0xfffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                               >> 8U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 8U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 9U)))))))
                                      : (((0x1fffU 
                                           == (0x1fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 7U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 7U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 8U)))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffU 
                                           == (0x3fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 6U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 6U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 7U)))))))
                                      : (((0x7fffU 
                                           == (0x7fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 5U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 5U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 6U))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffU 
                                           == (0xffffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 4U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 4U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 5U)))))))
                                      : (((0x1ffffU 
                                           == (0x1ffffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 3U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 3U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 4U))))))))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__is_not_saturation 
        = (1U & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                  ? (((0x1ffffU == (0x1ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                >> 3U))) 
                      | (~ (IData)((0U != (0x1ffffU 
                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                              >> 3U)))))) 
                     | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                            >> 6U)) & (~ (IData)((0U 
                                                  != 
                                                  (0xffffU 
                                                   & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                      >> 4U)))))))
                  : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                      ? (((0x1ffffU == (0x1ffffU & 
                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                         >> 3U))) | 
                          (~ (IData)((0U != (0x1ffffU 
                                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                >> 3U)))))) 
                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                >> 6U)) & (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0xffffU 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                          >> 4U)))))))
                      : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                          ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((3U == (3U 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                     >> 0x12U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (3U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0x12U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 0x13U))))
                                      : (((7U == (7U 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                     >> 0x11U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (7U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0x11U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (3U 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0x12U))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfU == 
                                           (0xfU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                             >> 0x10U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0x10U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (7U 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0x11U)))))))
                                      : (((0x1fU == 
                                           (0x1fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                             >> 0xfU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xfU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0x10U)))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fU == 
                                           (0x3fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                             >> 0xeU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xeU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xfU)))))))
                                      : (((0x7fU == 
                                           (0x7fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                             >> 0xdU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xdU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xeU))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffU == 
                                           (0xffU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                             >> 0xcU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xcU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xdU)))))))
                                      : (((0x1ffU == 
                                           (0x1ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                               >> 0xbU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xbU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xcU))))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffU == 
                                           (0x3ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                               >> 0xaU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xaU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xbU)))))))
                                      : (((0x7ffU == 
                                           (0x7ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                               >> 9U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 9U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xaU))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffU == 
                                           (0xfffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                               >> 8U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 8U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 9U)))))))
                                      : (((0x1fffU 
                                           == (0x1fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 7U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 7U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 8U)))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffU 
                                           == (0x3fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 6U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 6U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 7U)))))))
                                      : (((0x7fffU 
                                           == (0x7fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 5U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 5U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 6U))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffU 
                                           == (0xffffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 4U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 4U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 5U)))))))
                                      : (((0x1ffffU 
                                           == (0x1ffffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 3U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 3U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 4U))))))))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__is_not_saturation 
        = (1U & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                  ? (((0x1ffffU == (0x1ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                >> 3U))) 
                      | (~ (IData)((0U != (0x1ffffU 
                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                              >> 3U)))))) 
                     | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                            >> 6U)) & (~ (IData)((0U 
                                                  != 
                                                  (0xffffU 
                                                   & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                      >> 4U)))))))
                  : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                      ? (((0x1ffffU == (0x1ffffU & 
                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                         >> 3U))) | 
                          (~ (IData)((0U != (0x1ffffU 
                                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                >> 3U)))))) 
                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                >> 6U)) & (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0xffffU 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                          >> 4U)))))))
                      : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                          ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((3U == (3U 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                     >> 0x12U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (3U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0x12U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 0x13U))))
                                      : (((7U == (7U 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                     >> 0x11U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (7U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0x11U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (3U 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0x12U))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfU == 
                                           (0xfU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                             >> 0x10U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0x10U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (7U 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0x11U)))))))
                                      : (((0x1fU == 
                                           (0x1fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                             >> 0xfU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xfU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0x10U)))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fU == 
                                           (0x3fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                             >> 0xeU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xeU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xfU)))))))
                                      : (((0x7fU == 
                                           (0x7fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                             >> 0xdU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xdU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xeU))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffU == 
                                           (0xffU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                             >> 0xcU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xcU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xdU)))))))
                                      : (((0x1ffU == 
                                           (0x1ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                               >> 0xbU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xbU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xcU))))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffU == 
                                           (0x3ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                               >> 0xaU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xaU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xbU)))))))
                                      : (((0x7ffU == 
                                           (0x7ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                               >> 9U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 9U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xaU))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffU == 
                                           (0xfffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                               >> 8U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 8U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 9U)))))))
                                      : (((0x1fffU 
                                           == (0x1fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 7U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 7U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 8U)))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffU 
                                           == (0x3fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 6U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 6U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 7U)))))))
                                      : (((0x7fffU 
                                           == (0x7fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 5U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 5U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 6U))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffU 
                                           == (0xffffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 4U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 4U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 5U)))))))
                                      : (((0x1ffffU 
                                           == (0x1ffffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 3U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 3U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 4U))))))))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__is_not_saturation 
        = (1U & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                  ? (((0x1ffffU == (0x1ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                >> 3U))) 
                      | (~ (IData)((0U != (0x1ffffU 
                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                              >> 3U)))))) 
                     | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                            >> 6U)) & (~ (IData)((0U 
                                                  != 
                                                  (0xffffU 
                                                   & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                      >> 4U)))))))
                  : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                      ? (((0x1ffffU == (0x1ffffU & 
                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                         >> 3U))) | 
                          (~ (IData)((0U != (0x1ffffU 
                                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                >> 3U)))))) 
                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                >> 6U)) & (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0xffffU 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                          >> 4U)))))))
                      : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                          ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((3U == (3U 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                     >> 0x12U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (3U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0x12U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 0x13U))))
                                      : (((7U == (7U 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                     >> 0x11U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (7U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0x11U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (3U 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0x12U))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfU == 
                                           (0xfU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                             >> 0x10U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0x10U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (7U 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0x11U)))))))
                                      : (((0x1fU == 
                                           (0x1fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                             >> 0xfU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xfU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0x10U)))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fU == 
                                           (0x3fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                             >> 0xeU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xeU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xfU)))))))
                                      : (((0x7fU == 
                                           (0x7fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                             >> 0xdU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xdU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xeU))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffU == 
                                           (0xffU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                             >> 0xcU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xcU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xdU)))))))
                                      : (((0x1ffU == 
                                           (0x1ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                               >> 0xbU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xbU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xcU))))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffU == 
                                           (0x3ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                               >> 0xaU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 0xaU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xbU)))))))
                                      : (((0x7ffU == 
                                           (0x7ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                               >> 9U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 9U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 0xaU))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffU == 
                                           (0xfffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                               >> 8U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 8U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 9U)))))))
                                      : (((0x1fffU 
                                           == (0x1fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 7U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 7U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 8U)))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffU 
                                           == (0x3fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 6U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 6U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 7U)))))))
                                      : (((0x7fffU 
                                           == (0x7fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 5U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 5U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 6U))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffU 
                                           == (0xffffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 4U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 4U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 5U)))))))
                                      : (((0x1ffffU 
                                           == (0x1ffffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 3U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                            >> 3U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                              >> 4U))))))))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__is_not_saturation 
        = (1U & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                  ? (((0x1ffffU == (0x1ffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                >> 7U))) 
                      | (~ (IData)((0U != (0x1ffffU 
                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                              >> 7U)))))) 
                     | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                            >> 6U)) & (~ (IData)((0U 
                                                  != 
                                                  (0xffffU 
                                                   & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                      >> 8U)))))))
                  : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                      ? (((0x1ffffU == (0x1ffffU & 
                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 7U))) | 
                          (~ (IData)((0U != (0x1ffffU 
                                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                >> 7U)))))) 
                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                >> 6U)) & (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0xffffU 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                          >> 8U)))))))
                      : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                          ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (((3U == (3U 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                     >> 0x16U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0x12U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                  >> 0x17U))))
                                      : (((7U == (7U 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                     >> 0x15U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0x12U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (3U 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0x16U))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfU == 
                                           (0xfU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                             >> 0x14U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0x12U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (7U 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0x15U)))))))
                                      : (((0x1fU == 
                                           (0x1fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                             >> 0x13U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0x12U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0x14U)))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fU == 
                                           (0x3fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                             >> 0x12U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0x12U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0x13U)))))))
                                      : (((0x7fU == 
                                           (0x7fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                             >> 0x11U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0x11U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0x12U))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffU == 
                                           (0xffU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                             >> 0x10U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0x10U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0x11U)))))))
                                      : (((0x1ffU == 
                                           (0x1ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                               >> 0xfU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0xfU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0x10U))))))))))
                          : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3ffU == 
                                           (0x3ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                               >> 0xeU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0xeU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0xfU)))))))
                                      : (((0x7ffU == 
                                           (0x7ffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                               >> 0xdU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0xdU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0xeU))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xfffU == 
                                           (0xfffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                               >> 0xcU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xfffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0xcU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7ffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0xdU)))))))
                                      : (((0x1fffU 
                                           == (0x1fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                  >> 0xbU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0xbU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xfffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0xcU)))))))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0x3fffU 
                                           == (0x3fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                  >> 0xaU))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x3fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 0xaU)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x1fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0xbU)))))))
                                      : (((0x7fffU 
                                           == (0x7fffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                  >> 9U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7fffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 9U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x3fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 0xaU))))))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (((0xffffU 
                                           == (0xffffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                  >> 8U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0xffffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 8U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0x7fffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 9U)))))))
                                      : (((0x1ffffU 
                                           == (0x1ffffU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                  >> 7U))) 
                                          | (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x1ffffU 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                            >> 7U)))))) 
                                         | ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                >> 6U)) 
                                            & (~ (IData)(
                                                         (0U 
                                                          != 
                                                          (0xffffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                              >> 8U))))))))))))));
}
