Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jul  1 13:13:32 2022
| Host         : LAPTOP-ISQIQK2U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file gulf_top_timing_summary_routed.rpt -pb gulf_top_timing_summary_routed.pb -rpx gulf_top_timing_summary_routed.rpx -warn_on_violation
| Design       : gulf_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.827      -31.494                     25                   25        0.337        0.000                      0                   25       -1.375       -4.235                      14                    14  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)           Period(ns)      Frequency(MHz)
-----        ------------           ----------      --------------
sys_clk_pin  {0.000 0.390}          0.780           1282.051        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.827      -31.494                     25                   25        0.337        0.000                      0                   25       -1.375       -4.235                      14                    14  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           25  Failing Endpoints,  Worst Slack       -1.827ns,  Total Violation      -31.494ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.337ns,  Total Violation        0.000ns
PW    :           14  Failing Endpoints,  Worst Slack       -1.375ns,  Total Violation       -4.235ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.827ns  (required time - arrival time)
  Source:                 statemachine/adr_v_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            statemachine/adr_v_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.780ns  (sys_clk_pin rise@0.780ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 1.794ns (69.666%)  route 0.781ns (30.334%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 6.403 - 0.780 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_o_OBUF_BUFG_inst/O
                         net (fo=14, routed)          2.056     6.130    statemachine/clk_i
    SLICE_X112Y107       FDRE                                         r  statemachine/adr_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDRE (Prop_fdre_C_Q)         0.518     6.648 r  statemachine/adr_v_reg[4]/Q
                         net (fo=46, routed)          0.486     7.133    statemachine/Q[4]
    SLICE_X110Y107       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.658 r  statemachine/adr_v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.658    statemachine/adr_v_reg[4]_i_2_n_0
    SLICE_X110Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.772 r  statemachine/adr_v_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.772    statemachine/adr_v_reg[8]_i_2_n_0
    SLICE_X110Y109       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.106 r  statemachine/adr_v_reg[11]_i_4/O[1]
                         net (fo=1, routed)           0.295     8.402    statemachine/data0[10]
    SLICE_X113Y109       LUT2 (Prop_lut2_I0_O)        0.303     8.705 r  statemachine/adr_v[10]_i_1/O
                         net (fo=1, routed)           0.000     8.705    statemachine/adr_v[10]
    SLICE_X113Y109       FDRE                                         r  statemachine/adr_v_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.780     0.780 r  
    H16                                               0.000     0.780 r  clk_i (IN)
                         net (fo=0)                   0.000     0.780    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.160 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293     4.453    clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.544 r  clk_o_OBUF_BUFG_inst/O
                         net (fo=14, routed)          1.858     6.403    statemachine/clk_i
    SLICE_X113Y109       FDRE                                         r  statemachine/adr_v_reg[10]/C
                         clock pessimism              0.481     6.884    
                         clock uncertainty           -0.035     6.848    
    SLICE_X113Y109       FDRE (Setup_fdre_C_D)        0.029     6.877    statemachine/adr_v_reg[10]
  -------------------------------------------------------------------
                         required time                          6.877    
                         arrival time                          -8.705    
  -------------------------------------------------------------------
                         slack                                 -1.827    

Slack (VIOLATED) :        -1.826ns  (required time - arrival time)
  Source:                 statemachine/adr_v_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            statemachine/adr_v_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.780ns  (sys_clk_pin rise@0.780ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 1.680ns (65.189%)  route 0.897ns (34.811%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 6.403 - 0.780 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_o_OBUF_BUFG_inst/O
                         net (fo=14, routed)          2.056     6.130    statemachine/clk_i
    SLICE_X112Y107       FDRE                                         r  statemachine/adr_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDRE (Prop_fdre_C_Q)         0.518     6.648 r  statemachine/adr_v_reg[4]/Q
                         net (fo=46, routed)          0.486     7.133    statemachine/Q[4]
    SLICE_X110Y107       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.658 r  statemachine/adr_v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.658    statemachine/adr_v_reg[4]_i_2_n_0
    SLICE_X110Y108       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.992 r  statemachine/adr_v_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.411     8.404    statemachine/data0[6]
    SLICE_X111Y109       LUT2 (Prop_lut2_I0_O)        0.303     8.707 r  statemachine/adr_v[6]_i_1/O
                         net (fo=1, routed)           0.000     8.707    statemachine/adr_v[6]
    SLICE_X111Y109       FDRE                                         r  statemachine/adr_v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.780     0.780 r  
    H16                                               0.000     0.780 r  clk_i (IN)
                         net (fo=0)                   0.000     0.780    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.160 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293     4.453    clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.544 r  clk_o_OBUF_BUFG_inst/O
                         net (fo=14, routed)          1.858     6.403    statemachine/clk_i
    SLICE_X111Y109       FDRE                                         r  statemachine/adr_v_reg[6]/C
                         clock pessimism              0.481     6.884    
                         clock uncertainty           -0.035     6.848    
    SLICE_X111Y109       FDRE (Setup_fdre_C_D)        0.032     6.880    statemachine/adr_v_reg[6]
  -------------------------------------------------------------------
                         required time                          6.880    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                 -1.826    

Slack (VIOLATED) :        -1.800ns  (required time - arrival time)
  Source:                 statemachine/adr_v_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            statemachine/adr_v_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.780ns  (sys_clk_pin rise@0.780ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 1.662ns (65.208%)  route 0.887ns (34.792%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns = ( 6.404 - 0.780 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_o_OBUF_BUFG_inst/O
                         net (fo=14, routed)          2.056     6.130    statemachine/clk_i
    SLICE_X112Y107       FDRE                                         r  statemachine/adr_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDRE (Prop_fdre_C_Q)         0.518     6.648 r  statemachine/adr_v_reg[4]/Q
                         net (fo=46, routed)          0.486     7.133    statemachine/Q[4]
    SLICE_X110Y107       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.658 r  statemachine/adr_v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.658    statemachine/adr_v_reg[4]_i_2_n_0
    SLICE_X110Y108       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.971 r  statemachine/adr_v_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.401     8.372    statemachine/data0[8]
    SLICE_X113Y108       LUT2 (Prop_lut2_I0_O)        0.306     8.678 r  statemachine/adr_v[8]_i_1/O
                         net (fo=1, routed)           0.000     8.678    statemachine/adr_v[8]
    SLICE_X113Y108       FDRE                                         r  statemachine/adr_v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.780     0.780 r  
    H16                                               0.000     0.780 r  clk_i (IN)
                         net (fo=0)                   0.000     0.780    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.160 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293     4.453    clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.544 r  clk_o_OBUF_BUFG_inst/O
                         net (fo=14, routed)          1.859     6.404    statemachine/clk_i
    SLICE_X113Y108       FDRE                                         r  statemachine/adr_v_reg[8]/C
                         clock pessimism              0.481     6.885    
                         clock uncertainty           -0.035     6.849    
    SLICE_X113Y108       FDRE (Setup_fdre_C_D)        0.029     6.878    statemachine/adr_v_reg[8]
  -------------------------------------------------------------------
                         required time                          6.878    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                 -1.800    

Slack (VIOLATED) :        -1.769ns  (required time - arrival time)
  Source:                 statemachine/adr_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            statemachine/adr_v_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.780ns  (sys_clk_pin rise@0.780ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.828ns (32.905%)  route 1.688ns (67.095%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 6.403 - 0.780 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_o_OBUF_BUFG_inst/O
                         net (fo=14, routed)          2.056     6.130    statemachine/clk_i
    SLICE_X113Y107       FDRE                                         r  statemachine/adr_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  statemachine/adr_v_reg[2]/Q
                         net (fo=46, routed)          0.655     7.241    statemachine/Q[2]
    SLICE_X113Y107       LUT4 (Prop_lut4_I0_O)        0.124     7.365 r  statemachine/adr_v[11]_i_6/O
                         net (fo=1, routed)           0.416     7.781    statemachine/adr_v[11]_i_6_n_0
    SLICE_X112Y108       LUT6 (Prop_lut6_I4_O)        0.124     7.905 r  statemachine/adr_v[11]_i_5/O
                         net (fo=11, routed)          0.617     8.522    statemachine/adr_v[11]_i_5_n_0
    SLICE_X111Y109       LUT2 (Prop_lut2_I1_O)        0.124     8.646 r  statemachine/adr_v[11]_i_3/O
                         net (fo=1, routed)           0.000     8.646    statemachine/adr_v[11]
    SLICE_X111Y109       FDRE                                         r  statemachine/adr_v_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.780     0.780 r  
    H16                                               0.000     0.780 r  clk_i (IN)
                         net (fo=0)                   0.000     0.780    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.160 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293     4.453    clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.544 r  clk_o_OBUF_BUFG_inst/O
                         net (fo=14, routed)          1.858     6.403    statemachine/clk_i
    SLICE_X111Y109       FDRE                                         r  statemachine/adr_v_reg[11]/C
                         clock pessimism              0.481     6.884    
                         clock uncertainty           -0.035     6.848    
    SLICE_X111Y109       FDRE (Setup_fdre_C_D)        0.029     6.877    statemachine/adr_v_reg[11]
  -------------------------------------------------------------------
                         required time                          6.877    
                         arrival time                          -8.646    
  -------------------------------------------------------------------
                         slack                                 -1.769    

Slack (VIOLATED) :        -1.725ns  (required time - arrival time)
  Source:                 statemachine/adr_v_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            statemachine/adr_v_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.780ns  (sys_clk_pin rise@0.780ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 1.584ns (63.969%)  route 0.892ns (36.031%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns = ( 6.404 - 0.780 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_o_OBUF_BUFG_inst/O
                         net (fo=14, routed)          2.056     6.130    statemachine/clk_i
    SLICE_X112Y107       FDRE                                         r  statemachine/adr_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDRE (Prop_fdre_C_Q)         0.518     6.648 r  statemachine/adr_v_reg[4]/Q
                         net (fo=46, routed)          0.486     7.133    statemachine/Q[4]
    SLICE_X110Y107       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.658 r  statemachine/adr_v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.658    statemachine/adr_v_reg[4]_i_2_n_0
    SLICE_X110Y108       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.897 r  statemachine/adr_v_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.407     8.304    statemachine/data0[7]
    SLICE_X111Y108       LUT2 (Prop_lut2_I0_O)        0.302     8.606 r  statemachine/adr_v[7]_i_1/O
                         net (fo=1, routed)           0.000     8.606    statemachine/adr_v[7]
    SLICE_X111Y108       FDRE                                         r  statemachine/adr_v_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.780     0.780 r  
    H16                                               0.000     0.780 r  clk_i (IN)
                         net (fo=0)                   0.000     0.780    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.160 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293     4.453    clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.544 r  clk_o_OBUF_BUFG_inst/O
                         net (fo=14, routed)          1.859     6.404    statemachine/clk_i
    SLICE_X111Y108       FDRE                                         r  statemachine/adr_v_reg[7]/C
                         clock pessimism              0.481     6.885    
                         clock uncertainty           -0.035     6.849    
    SLICE_X111Y108       FDRE (Setup_fdre_C_D)        0.032     6.881    statemachine/adr_v_reg[7]
  -------------------------------------------------------------------
                         required time                          6.881    
                         arrival time                          -8.606    
  -------------------------------------------------------------------
                         slack                                 -1.725    

Slack (VIOLATED) :        -1.709ns  (required time - arrival time)
  Source:                 statemachine/adr_v_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            statemachine/adr_v_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.780ns  (sys_clk_pin rise@0.780ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 1.678ns (68.227%)  route 0.781ns (31.773%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns = ( 6.404 - 0.780 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_o_OBUF_BUFG_inst/O
                         net (fo=14, routed)          2.056     6.130    statemachine/clk_i
    SLICE_X112Y107       FDRE                                         r  statemachine/adr_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDRE (Prop_fdre_C_Q)         0.518     6.648 r  statemachine/adr_v_reg[4]/Q
                         net (fo=46, routed)          0.486     7.133    statemachine/Q[4]
    SLICE_X110Y107       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.658 r  statemachine/adr_v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.658    statemachine/adr_v_reg[4]_i_2_n_0
    SLICE_X110Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.772 r  statemachine/adr_v_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.772    statemachine/adr_v_reg[8]_i_2_n_0
    SLICE_X110Y109       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.994 r  statemachine/adr_v_reg[11]_i_4/O[0]
                         net (fo=1, routed)           0.296     8.290    statemachine/data0[9]
    SLICE_X111Y108       LUT2 (Prop_lut2_I0_O)        0.299     8.589 r  statemachine/adr_v[9]_i_1/O
                         net (fo=1, routed)           0.000     8.589    statemachine/adr_v[9]
    SLICE_X111Y108       FDRE                                         r  statemachine/adr_v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.780     0.780 r  
    H16                                               0.000     0.780 r  clk_i (IN)
                         net (fo=0)                   0.000     0.780    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.160 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293     4.453    clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.544 r  clk_o_OBUF_BUFG_inst/O
                         net (fo=14, routed)          1.859     6.404    statemachine/clk_i
    SLICE_X111Y108       FDRE                                         r  statemachine/adr_v_reg[9]/C
                         clock pessimism              0.481     6.885    
                         clock uncertainty           -0.035     6.849    
    SLICE_X111Y108       FDRE (Setup_fdre_C_D)        0.031     6.880    statemachine/adr_v_reg[9]
  -------------------------------------------------------------------
                         required time                          6.880    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                 -1.709    

Slack (VIOLATED) :        -1.675ns  (required time - arrival time)
  Source:                 statemachine/adr_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            statemachine/adr_v_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.780ns  (sys_clk_pin rise@0.780ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.828ns (33.786%)  route 1.623ns (66.214%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns = ( 6.404 - 0.780 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_o_OBUF_BUFG_inst/O
                         net (fo=14, routed)          2.056     6.130    statemachine/clk_i
    SLICE_X113Y107       FDRE                                         r  statemachine/adr_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  statemachine/adr_v_reg[2]/Q
                         net (fo=46, routed)          0.655     7.241    statemachine/Q[2]
    SLICE_X113Y107       LUT4 (Prop_lut4_I0_O)        0.124     7.365 r  statemachine/adr_v[11]_i_6/O
                         net (fo=1, routed)           0.416     7.781    statemachine/adr_v[11]_i_6_n_0
    SLICE_X112Y108       LUT6 (Prop_lut6_I4_O)        0.124     7.905 r  statemachine/adr_v[11]_i_5/O
                         net (fo=11, routed)          0.551     8.456    statemachine/adr_v[11]_i_5_n_0
    SLICE_X113Y107       LUT2 (Prop_lut2_I1_O)        0.124     8.580 r  statemachine/adr_v[2]_i_1/O
                         net (fo=1, routed)           0.000     8.580    statemachine/adr_v[2]
    SLICE_X113Y107       FDRE                                         r  statemachine/adr_v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.780     0.780 r  
    H16                                               0.000     0.780 r  clk_i (IN)
                         net (fo=0)                   0.000     0.780    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.160 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293     4.453    clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.544 r  clk_o_OBUF_BUFG_inst/O
                         net (fo=14, routed)          1.859     6.404    statemachine/clk_i
    SLICE_X113Y107       FDRE                                         r  statemachine/adr_v_reg[2]/C
                         clock pessimism              0.506     6.910    
                         clock uncertainty           -0.035     6.874    
    SLICE_X113Y107       FDRE (Setup_fdre_C_D)        0.031     6.905    statemachine/adr_v_reg[2]
  -------------------------------------------------------------------
                         required time                          6.905    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                 -1.675    

Slack (VIOLATED) :        -1.633ns  (required time - arrival time)
  Source:                 statemachine/adr_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            statemachine/adr_v_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.780ns  (sys_clk_pin rise@0.780ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 0.828ns (34.728%)  route 1.556ns (65.272%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns = ( 6.404 - 0.780 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_o_OBUF_BUFG_inst/O
                         net (fo=14, routed)          2.056     6.130    statemachine/clk_i
    SLICE_X113Y107       FDRE                                         r  statemachine/adr_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  statemachine/adr_v_reg[2]/Q
                         net (fo=46, routed)          0.655     7.241    statemachine/Q[2]
    SLICE_X113Y107       LUT4 (Prop_lut4_I0_O)        0.124     7.365 r  statemachine/adr_v[11]_i_6/O
                         net (fo=1, routed)           0.416     7.781    statemachine/adr_v[11]_i_6_n_0
    SLICE_X112Y108       LUT6 (Prop_lut6_I4_O)        0.124     7.905 r  statemachine/adr_v[11]_i_5/O
                         net (fo=11, routed)          0.485     8.390    statemachine/adr_v[11]_i_5_n_0
    SLICE_X113Y108       LUT2 (Prop_lut2_I1_O)        0.124     8.514 r  statemachine/adr_v[5]_i_1/O
                         net (fo=1, routed)           0.000     8.514    statemachine/adr_v[5]
    SLICE_X113Y108       FDRE                                         r  statemachine/adr_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.780     0.780 r  
    H16                                               0.000     0.780 r  clk_i (IN)
                         net (fo=0)                   0.000     0.780    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.160 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293     4.453    clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.544 r  clk_o_OBUF_BUFG_inst/O
                         net (fo=14, routed)          1.859     6.404    statemachine/clk_i
    SLICE_X113Y108       FDRE                                         r  statemachine/adr_v_reg[5]/C
                         clock pessimism              0.481     6.885    
                         clock uncertainty           -0.035     6.849    
    SLICE_X113Y108       FDRE (Setup_fdre_C_D)        0.032     6.881    statemachine/adr_v_reg[5]
  -------------------------------------------------------------------
                         required time                          6.881    
                         arrival time                          -8.514    
  -------------------------------------------------------------------
                         slack                                 -1.633    

Slack (VIOLATED) :        -1.622ns  (required time - arrival time)
  Source:                 statemachine/adr_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            statemachine/adr_v_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.780ns  (sys_clk_pin rise@0.780ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.828ns (34.929%)  route 1.543ns (65.071%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns = ( 6.404 - 0.780 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_o_OBUF_BUFG_inst/O
                         net (fo=14, routed)          2.056     6.130    statemachine/clk_i
    SLICE_X113Y107       FDRE                                         r  statemachine/adr_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  statemachine/adr_v_reg[2]/Q
                         net (fo=46, routed)          0.655     7.241    statemachine/Q[2]
    SLICE_X113Y107       LUT4 (Prop_lut4_I0_O)        0.124     7.365 r  statemachine/adr_v[11]_i_6/O
                         net (fo=1, routed)           0.416     7.781    statemachine/adr_v[11]_i_6_n_0
    SLICE_X112Y108       LUT6 (Prop_lut6_I4_O)        0.124     7.905 r  statemachine/adr_v[11]_i_5/O
                         net (fo=11, routed)          0.471     8.376    statemachine/adr_v[11]_i_5_n_0
    SLICE_X111Y107       LUT2 (Prop_lut2_I1_O)        0.124     8.500 r  statemachine/adr_v[1]_i_1/O
                         net (fo=1, routed)           0.000     8.500    statemachine/adr_v[1]
    SLICE_X111Y107       FDRE                                         r  statemachine/adr_v_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.780     0.780 r  
    H16                                               0.000     0.780 r  clk_i (IN)
                         net (fo=0)                   0.000     0.780    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.160 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293     4.453    clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.544 r  clk_o_OBUF_BUFG_inst/O
                         net (fo=14, routed)          1.859     6.404    statemachine/clk_i
    SLICE_X111Y107       FDRE                                         r  statemachine/adr_v_reg[1]/C
                         clock pessimism              0.481     6.885    
                         clock uncertainty           -0.035     6.849    
    SLICE_X111Y107       FDRE (Setup_fdre_C_D)        0.029     6.878    statemachine/adr_v_reg[1]
  -------------------------------------------------------------------
                         required time                          6.878    
                         arrival time                          -8.500    
  -------------------------------------------------------------------
                         slack                                 -1.622    

Slack (VIOLATED) :        -1.595ns  (required time - arrival time)
  Source:                 statemachine/adr_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            statemachine/adr_v_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.780ns  (sys_clk_pin rise@0.780ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.828ns (34.526%)  route 1.570ns (65.474%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns = ( 6.404 - 0.780 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_o_OBUF_BUFG_inst/O
                         net (fo=14, routed)          2.056     6.130    statemachine/clk_i
    SLICE_X113Y107       FDRE                                         r  statemachine/adr_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  statemachine/adr_v_reg[2]/Q
                         net (fo=46, routed)          0.655     7.241    statemachine/Q[2]
    SLICE_X113Y107       LUT4 (Prop_lut4_I0_O)        0.124     7.365 r  statemachine/adr_v[11]_i_6/O
                         net (fo=1, routed)           0.416     7.781    statemachine/adr_v[11]_i_6_n_0
    SLICE_X112Y108       LUT6 (Prop_lut6_I4_O)        0.124     7.905 r  statemachine/adr_v[11]_i_5/O
                         net (fo=11, routed)          0.499     8.404    statemachine/adr_v[11]_i_5_n_0
    SLICE_X112Y107       LUT2 (Prop_lut2_I1_O)        0.124     8.528 r  statemachine/adr_v[3]_i_1/O
                         net (fo=1, routed)           0.000     8.528    statemachine/adr_v[3]
    SLICE_X112Y107       FDRE                                         r  statemachine/adr_v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.780     0.780 r  
    H16                                               0.000     0.780 r  clk_i (IN)
                         net (fo=0)                   0.000     0.780    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.160 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293     4.453    clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.544 r  clk_o_OBUF_BUFG_inst/O
                         net (fo=14, routed)          1.859     6.404    statemachine/clk_i
    SLICE_X112Y107       FDRE                                         r  statemachine/adr_v_reg[3]/C
                         clock pessimism              0.484     6.888    
                         clock uncertainty           -0.035     6.852    
    SLICE_X112Y107       FDRE (Setup_fdre_C_D)        0.081     6.933    statemachine/adr_v_reg[3]
  -------------------------------------------------------------------
                         required time                          6.933    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                 -1.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 statemachine/adr_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            statemachine/adr_v_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.319%)  route 0.243ns (56.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_o_OBUF_BUFG_inst/O
                         net (fo=14, routed)          0.717     1.804    statemachine/clk_i
    SLICE_X113Y107       FDRE                                         r  statemachine/adr_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.141     1.945 f  statemachine/adr_v_reg[0]/Q
                         net (fo=47, routed)          0.243     2.188    statemachine/Q[0]
    SLICE_X113Y107       LUT1 (Prop_lut1_I0_O)        0.045     2.233 r  statemachine/adr_v[0]_i_1/O
                         net (fo=1, routed)           0.000     2.233    statemachine/adr_v[0]_i_1_n_0
    SLICE_X113Y107       FDRE                                         r  statemachine/adr_v_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_o_OBUF_BUFG_inst/O
                         net (fo=14, routed)          0.993     2.335    statemachine/clk_i
    SLICE_X113Y107       FDRE                                         r  statemachine/adr_v_reg[0]/C
                         clock pessimism             -0.532     1.804    
    SLICE_X113Y107       FDRE (Hold_fdre_C_D)         0.092     1.896    statemachine/adr_v_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 statemachine/state_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            statemachine/adr_v_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.651%)  route 0.221ns (51.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_o_OBUF_BUFG_inst/O
                         net (fo=14, routed)          0.717     1.804    statemachine/clk_i
    SLICE_X112Y108       FDRE                                         r  statemachine/state_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDRE (Prop_fdre_C_Q)         0.164     1.968 f  statemachine/state_s_reg/Q
                         net (fo=2, routed)           0.062     2.030    statemachine/state_s
    SLICE_X113Y108       LUT2 (Prop_lut2_I1_O)        0.045     2.075 r  statemachine/adr_v[11]_i_1/O
                         net (fo=12, routed)          0.158     2.233    statemachine/adr_v[11]_i_1_n_0
    SLICE_X112Y107       FDRE                                         r  statemachine/adr_v_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_o_OBUF_BUFG_inst/O
                         net (fo=14, routed)          0.993     2.335    statemachine/clk_i
    SLICE_X112Y107       FDRE                                         r  statemachine/adr_v_reg[3]/C
                         clock pessimism             -0.516     1.820    
    SLICE_X112Y107       FDRE (Hold_fdre_C_R)         0.009     1.829    statemachine/adr_v_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 statemachine/state_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            statemachine/adr_v_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.651%)  route 0.221ns (51.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_o_OBUF_BUFG_inst/O
                         net (fo=14, routed)          0.717     1.804    statemachine/clk_i
    SLICE_X112Y108       FDRE                                         r  statemachine/state_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDRE (Prop_fdre_C_Q)         0.164     1.968 f  statemachine/state_s_reg/Q
                         net (fo=2, routed)           0.062     2.030    statemachine/state_s
    SLICE_X113Y108       LUT2 (Prop_lut2_I1_O)        0.045     2.075 r  statemachine/adr_v[11]_i_1/O
                         net (fo=12, routed)          0.158     2.233    statemachine/adr_v[11]_i_1_n_0
    SLICE_X112Y107       FDRE                                         r  statemachine/adr_v_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_o_OBUF_BUFG_inst/O
                         net (fo=14, routed)          0.993     2.335    statemachine/clk_i
    SLICE_X112Y107       FDRE                                         r  statemachine/adr_v_reg[4]/C
                         clock pessimism             -0.516     1.820    
    SLICE_X112Y107       FDRE (Hold_fdre_C_R)         0.009     1.829    statemachine/adr_v_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 statemachine/state_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            statemachine/adr_v_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.755%)  route 0.211ns (50.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_o_OBUF_BUFG_inst/O
                         net (fo=14, routed)          0.717     1.804    statemachine/clk_i
    SLICE_X112Y108       FDRE                                         r  statemachine/state_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDRE (Prop_fdre_C_Q)         0.164     1.968 f  statemachine/state_s_reg/Q
                         net (fo=2, routed)           0.062     2.030    statemachine/state_s
    SLICE_X113Y108       LUT2 (Prop_lut2_I1_O)        0.045     2.075 r  statemachine/adr_v[11]_i_1/O
                         net (fo=12, routed)          0.149     2.224    statemachine/adr_v[11]_i_1_n_0
    SLICE_X111Y108       FDRE                                         r  statemachine/adr_v_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_o_OBUF_BUFG_inst/O
                         net (fo=14, routed)          0.993     2.335    statemachine/clk_i
    SLICE_X111Y108       FDRE                                         r  statemachine/adr_v_reg[7]/C
                         clock pessimism             -0.516     1.820    
    SLICE_X111Y108       FDRE (Hold_fdre_C_R)        -0.018     1.802    statemachine/adr_v_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 statemachine/state_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            statemachine/adr_v_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.755%)  route 0.211ns (50.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_o_OBUF_BUFG_inst/O
                         net (fo=14, routed)          0.717     1.804    statemachine/clk_i
    SLICE_X112Y108       FDRE                                         r  statemachine/state_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDRE (Prop_fdre_C_Q)         0.164     1.968 f  statemachine/state_s_reg/Q
                         net (fo=2, routed)           0.062     2.030    statemachine/state_s
    SLICE_X113Y108       LUT2 (Prop_lut2_I1_O)        0.045     2.075 r  statemachine/adr_v[11]_i_1/O
                         net (fo=12, routed)          0.149     2.224    statemachine/adr_v[11]_i_1_n_0
    SLICE_X111Y108       FDRE                                         r  statemachine/adr_v_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_o_OBUF_BUFG_inst/O
                         net (fo=14, routed)          0.993     2.335    statemachine/clk_i
    SLICE_X111Y108       FDRE                                         r  statemachine/adr_v_reg[9]/C
                         clock pessimism             -0.516     1.820    
    SLICE_X111Y108       FDRE (Hold_fdre_C_R)        -0.018     1.802    statemachine/adr_v_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 statemachine/state_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            statemachine/adr_v_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.209ns (49.040%)  route 0.217ns (50.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_o_OBUF_BUFG_inst/O
                         net (fo=14, routed)          0.717     1.804    statemachine/clk_i
    SLICE_X112Y108       FDRE                                         r  statemachine/state_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDRE (Prop_fdre_C_Q)         0.164     1.968 f  statemachine/state_s_reg/Q
                         net (fo=2, routed)           0.062     2.030    statemachine/state_s
    SLICE_X113Y108       LUT2 (Prop_lut2_I1_O)        0.045     2.075 r  statemachine/adr_v[11]_i_1/O
                         net (fo=12, routed)          0.155     2.230    statemachine/adr_v[11]_i_1_n_0
    SLICE_X113Y108       FDRE                                         r  statemachine/adr_v_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_o_OBUF_BUFG_inst/O
                         net (fo=14, routed)          0.993     2.335    statemachine/clk_i
    SLICE_X113Y108       FDRE                                         r  statemachine/adr_v_reg[5]/C
                         clock pessimism             -0.519     1.817    
    SLICE_X113Y108       FDRE (Hold_fdre_C_R)        -0.018     1.799    statemachine/adr_v_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 statemachine/state_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            statemachine/adr_v_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.209ns (49.040%)  route 0.217ns (50.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_o_OBUF_BUFG_inst/O
                         net (fo=14, routed)          0.717     1.804    statemachine/clk_i
    SLICE_X112Y108       FDRE                                         r  statemachine/state_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDRE (Prop_fdre_C_Q)         0.164     1.968 f  statemachine/state_s_reg/Q
                         net (fo=2, routed)           0.062     2.030    statemachine/state_s
    SLICE_X113Y108       LUT2 (Prop_lut2_I1_O)        0.045     2.075 r  statemachine/adr_v[11]_i_1/O
                         net (fo=12, routed)          0.155     2.230    statemachine/adr_v[11]_i_1_n_0
    SLICE_X113Y108       FDRE                                         r  statemachine/adr_v_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_o_OBUF_BUFG_inst/O
                         net (fo=14, routed)          0.993     2.335    statemachine/clk_i
    SLICE_X113Y108       FDRE                                         r  statemachine/adr_v_reg[8]/C
                         clock pessimism             -0.519     1.817    
    SLICE_X113Y108       FDRE (Hold_fdre_C_R)        -0.018     1.799    statemachine/adr_v_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 statemachine/state_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            statemachine/adr_v_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.651%)  route 0.221ns (51.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_o_OBUF_BUFG_inst/O
                         net (fo=14, routed)          0.717     1.804    statemachine/clk_i
    SLICE_X112Y108       FDRE                                         r  statemachine/state_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDRE (Prop_fdre_C_Q)         0.164     1.968 f  statemachine/state_s_reg/Q
                         net (fo=2, routed)           0.062     2.030    statemachine/state_s
    SLICE_X113Y108       LUT2 (Prop_lut2_I1_O)        0.045     2.075 r  statemachine/adr_v[11]_i_1/O
                         net (fo=12, routed)          0.158     2.233    statemachine/adr_v[11]_i_1_n_0
    SLICE_X113Y107       FDRE                                         r  statemachine/adr_v_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_o_OBUF_BUFG_inst/O
                         net (fo=14, routed)          0.993     2.335    statemachine/clk_i
    SLICE_X113Y107       FDRE                                         r  statemachine/adr_v_reg[0]/C
                         clock pessimism             -0.516     1.820    
    SLICE_X113Y107       FDRE (Hold_fdre_C_R)        -0.018     1.802    statemachine/adr_v_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 statemachine/state_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            statemachine/adr_v_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.651%)  route 0.221ns (51.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_o_OBUF_BUFG_inst/O
                         net (fo=14, routed)          0.717     1.804    statemachine/clk_i
    SLICE_X112Y108       FDRE                                         r  statemachine/state_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDRE (Prop_fdre_C_Q)         0.164     1.968 f  statemachine/state_s_reg/Q
                         net (fo=2, routed)           0.062     2.030    statemachine/state_s
    SLICE_X113Y108       LUT2 (Prop_lut2_I1_O)        0.045     2.075 r  statemachine/adr_v[11]_i_1/O
                         net (fo=12, routed)          0.158     2.233    statemachine/adr_v[11]_i_1_n_0
    SLICE_X113Y107       FDRE                                         r  statemachine/adr_v_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_o_OBUF_BUFG_inst/O
                         net (fo=14, routed)          0.993     2.335    statemachine/clk_i
    SLICE_X113Y107       FDRE                                         r  statemachine/adr_v_reg[2]/C
                         clock pessimism             -0.516     1.820    
    SLICE_X113Y107       FDRE (Hold_fdre_C_R)        -0.018     1.802    statemachine/adr_v_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 statemachine/state_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            statemachine/state_s_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.209ns (47.010%)  route 0.236ns (52.990%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_o_OBUF_BUFG_inst/O
                         net (fo=14, routed)          0.717     1.804    statemachine/clk_i
    SLICE_X112Y108       FDRE                                         r  statemachine/state_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDRE (Prop_fdre_C_Q)         0.164     1.968 f  statemachine/state_s_reg/Q
                         net (fo=2, routed)           0.123     2.091    statemachine/state_s
    SLICE_X112Y109       LUT2 (Prop_lut2_I1_O)        0.045     2.136 r  statemachine/state_s_i_1/O
                         net (fo=1, routed)           0.112     2.248    statemachine/state_s_i_1_n_0
    SLICE_X112Y108       FDRE                                         r  statemachine/state_s_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_o_OBUF_BUFG_inst/O
                         net (fo=14, routed)          0.993     2.335    statemachine/clk_i
    SLICE_X112Y108       FDRE                                         r  statemachine/state_s_reg/C
                         clock pessimism             -0.532     1.804    
    SLICE_X112Y108       FDRE (Hold_fdre_C_CE)       -0.016     1.788    statemachine/state_s_reg
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.461    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 0.390 }
Period(ns):         0.780
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         0.780       -1.375     BUFGCTRL_X0Y16  clk_o_OBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         0.780       -0.220     SLICE_X113Y107  statemachine/adr_v_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         0.780       -0.220     SLICE_X113Y109  statemachine/adr_v_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         0.780       -0.220     SLICE_X111Y109  statemachine/adr_v_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         0.780       -0.220     SLICE_X111Y107  statemachine/adr_v_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         0.780       -0.220     SLICE_X113Y107  statemachine/adr_v_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         0.780       -0.220     SLICE_X112Y107  statemachine/adr_v_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         0.780       -0.220     SLICE_X112Y107  statemachine/adr_v_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         0.780       -0.220     SLICE_X113Y108  statemachine/adr_v_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         0.780       -0.220     SLICE_X111Y109  statemachine/adr_v_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.390       -0.110     SLICE_X113Y107  statemachine/adr_v_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.390       -0.110     SLICE_X113Y109  statemachine/adr_v_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.390       -0.110     SLICE_X111Y109  statemachine/adr_v_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.390       -0.110     SLICE_X111Y107  statemachine/adr_v_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.390       -0.110     SLICE_X113Y107  statemachine/adr_v_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.390       -0.110     SLICE_X112Y107  statemachine/adr_v_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.390       -0.110     SLICE_X112Y107  statemachine/adr_v_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.390       -0.110     SLICE_X113Y108  statemachine/adr_v_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.390       -0.110     SLICE_X111Y109  statemachine/adr_v_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.390       -0.110     SLICE_X111Y108  statemachine/adr_v_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.390       -0.110     SLICE_X113Y107  statemachine/adr_v_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.390       -0.110     SLICE_X113Y107  statemachine/adr_v_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.390       -0.110     SLICE_X113Y109  statemachine/adr_v_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.390       -0.110     SLICE_X113Y109  statemachine/adr_v_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.390       -0.110     SLICE_X111Y109  statemachine/adr_v_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.390       -0.110     SLICE_X111Y109  statemachine/adr_v_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.390       -0.110     SLICE_X111Y107  statemachine/adr_v_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.390       -0.110     SLICE_X111Y107  statemachine/adr_v_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.390       -0.110     SLICE_X113Y107  statemachine/adr_v_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.390       -0.110     SLICE_X113Y107  statemachine/adr_v_reg[2]/C



