[{"DBLP title": "CD-ECC: content-dependent error correction codes for combating asymmetric nonvolatile memory operation errors.", "DBLP authors": ["Wujie Wen", "Mengjie Mao", "Xiaochun Zhu", "Seung H. Kang", "Danghui Wang", "Yiran Chen"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691090", "OA papers": [{"PaperId": "https://openalex.org/W4237357144", "PaperTitle": "CD-ECC: Content-dependent error correction codes for combating asymmetric nonvolatile memory operation errors", "Year": 2013, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"University of Pittsburgh": 3.0, "Qualcomm (United States)": 2.0, "Northwestern Polytechnical University": 1.0}, "Authors": ["Wujie Wen", "Mengjie Mao", "Xiaochun Zhu", "Seung Gul Kang", "Danghui Wang", "Yi Chen"]}]}, {"DBLP title": "ADAMS: asymmetric differential STT-RAM cell structure for reliable and high-performance applications.", "DBLP authors": ["Yaojun Zhang", "Ismail Bayram", "Yu Wang", "Hai Li", "Yiran Chen"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691091", "OA papers": [{"PaperId": "https://openalex.org/W4238549369", "PaperTitle": "ADAMS: Asymmetric differential STT-RAM cell structure for reliable and high-performance applications", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Shao-Liang Chen", "Ismail Bayram", "Yu Wang", "Hai Li", "Yi Chen"]}]}, {"DBLP title": "Design of cross-point metal-oxide ReRAM emphasizing reliability and cost.", "DBLP authors": ["Dimin Niu", "Cong Xu", "Naveen Muralimanohar", "Norman P. Jouppi", "Yuan Xie"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691092", "OA papers": [{"PaperId": "https://openalex.org/W4233317171", "PaperTitle": "Design of cross-point metal-oxide ReRAM emphasizing reliability and cost", "Year": 2013, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Pennsylvania State University": 3.0, "Hewlett-Packard (United States)": 2.0}, "Authors": ["Niu Dimin", "Cong Xu", "Naveen Muralimanohar", "Norman P. Jouppi", "Yuan Xie"]}]}, {"DBLP title": "Efficient aerial image simulation on multi-core SIMD CPU.", "DBLP authors": ["Pei-Ci Wu", "Tan Yan", "Hongbo Zhang", "Martin D. F. Wong"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691093", "OA papers": [{"PaperId": "https://openalex.org/W4232853593", "PaperTitle": "Efficient aerial image simulation on multi-core SIMD CPU", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0, "Synopsys (Switzerland)": 2.0}, "Authors": ["Pei-Ci Wu", "Tan Yan", "Hongbo Zhang", "Martin C.S. Wong"]}]}, {"DBLP title": "Optimally minimizing overlay violation in self-aligned double patterning decomposition for row-based standard cell layout in polynomial time.", "DBLP authors": ["Zigang Xiao", "Yuelin Du", "Haitong Tian", "Martin D. F. Wong"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691094", "OA papers": [{"PaperId": "https://openalex.org/W4252809058", "PaperTitle": "Optimally minimizing overlay violation in self-aligned double patterning decomposition for row-based standard cell layout in polynomial time", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Illinois Urbana-Champaign": 4.0}, "Authors": ["Zigang Xiao", "Yuelin Du", "Haitong Tian", "Martin C.S. Wong"]}]}, {"DBLP title": "Efficient analog layout prototyping by layout reuse with routing preservation.", "DBLP authors": ["Ching-Yu Chin", "Po-Cheng Pan", "Hung-Ming Chen", "Tung-Chieh Chen", "Jou-Chun Lin"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691095", "OA papers": [{"PaperId": "https://openalex.org/W4238154064", "PaperTitle": "Efficient analog layout prototyping by layout reuse with routing preservation", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Yang Ming Chiao Tung University": 4.0}, "Authors": ["Ching-Yu Chin", "Po-Cheng Pan", "Hung-Ming Chen", "Tung-Chieh Chen", "Jun Lin"]}]}, {"DBLP title": "On reconfiguration-oriented approximate adder design and its application.", "DBLP authors": ["Rong Ye", "Ting Wang", "Feng Yuan", "Rakesh Kumar", "Qiang Xu"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691096", "OA papers": [{"PaperId": "https://openalex.org/W4234974086", "PaperTitle": "On reconfiguration-oriented approximate adder design and its application", "Year": 2013, "CitationCount": 123, "EstimatedCitation": 123, "Affiliations": {"Chinese University of Hong Kong": 4.0, "University of Illinois Urbana-Champaign": 1.0}, "Authors": ["Rong Ye", "Ting Wang", "Feng Yuan", "Rakesh Kumar", "Qiang Xu"]}]}, {"DBLP title": "ForTER: a forward error correction scheme for timing error resilience.", "DBLP authors": ["Jie Zhang", "Feng Yuan", "Rong Ye", "Qiang Xu"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691097", "OA papers": [{"PaperId": "https://openalex.org/W4235985757", "PaperTitle": "ForTER: A forward error correction scheme for timing error resilience", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Chinese University of Hong Kong": 4.0}, "Authors": ["Jie Zhang", "Feng Yuan", "Rong Ye", "Qiang Xu"]}]}, {"DBLP title": "Aging-aware logic synthesis.", "DBLP authors": ["Mojtaba Ebrahimi", "Fabian Oboril", "Saman Kiamehr", "Mehdi Baradaran Tahoori"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691098", "OA papers": [{"PaperId": "https://openalex.org/W4205623694", "PaperTitle": "Aging-aware logic synthesis", "Year": 2013, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Karlsruhe Institute of Technology": 4.0}, "Authors": ["Mojtaba Ebrahimi", "Fabian Oboril", "Saman Kiamehr", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Model-based hardware design.", "DBLP authors": ["Girish Venkataramani", "Kiran Kintali", "Sudeepa Prakash", "Stephan van Beek"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691099", "OA papers": [{"PaperId": "https://openalex.org/W4232605025", "PaperTitle": "Model-based hardware design", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"MathWorks (United States)": 3.0, "MathWorks, Inc., Eindhoven, Netherlands": 1.0}, "Authors": ["Girish Venkataramani", "Kiran K. Kintali", "Sudeepa Prakash", "Stephan van Beek"]}]}, {"DBLP title": "BAG: a designer-oriented integrated framework for the development of AMS circuit generators.", "DBLP authors": ["John Crossley", "Alberto Puggelli", "Hanh-Phuc Le", "B. Yang", "R. Nancollas", "Kwangmo Jung", "Lingkai Kong", "Nathan Narevsky", "Yue Lu", "Nicholas Sutardja", "E. J. An", "Alberto L. Sangiovanni-Vincentelli", "Elad Alon"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691100", "OA papers": [{"PaperId": "https://openalex.org/W4232735308", "PaperTitle": "BAG: A designer-oriented integrated framework for the development of AMS circuit generators", "Year": 2013, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {}, "Authors": ["J. Crossley", "Alberto Puggelli", "H. H. Le", "B. Z. Yang", "R. Nancollas", "Kurt Jung", "Ling Bing Kong", "Nathan Narevsky", "Ying Lu", "Nicholas Sutardja", "E. J. An", "Alberto Sangiovanni-Vincentelli", "Elad Alon"]}]}, {"DBLP title": "Improved SAT-based ATPG: more constraints, better compaction.", "DBLP authors": ["Stephan Eggersgl\u00fc\u00df", "Robert Wille", "Rolf Drechsler"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691102", "OA papers": [{"PaperId": "https://openalex.org/W4256313551", "PaperTitle": "Improved SAT-based ATPG: More constraints, better compaction", "Year": 2013, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of Bremen": 3.0}, "Authors": ["Stephan Eggersgluss", "Robert Wille", "Rolf Drechsler"]}]}, {"DBLP title": "Automatic test pattern generation for delay defects using timed characteristic functions.", "DBLP authors": ["Shin-Yann Ho", "Shuo-Ren Lin", "Ko-Lung Yuan", "Chien-Yen Kuo", "Kuan-Yu Liao", "Jie-Hong R. Jiang", "Chien-Mo James Li"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691103", "OA papers": [{"PaperId": "https://openalex.org/W4230185113", "PaperTitle": "Automatic test pattern generation for delay defects using timed characteristic functions", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Shin-Yann Ho", "Shuo-Ren Lin", "Ko-Lung Yuan", "Chien-Yen Kuo", "Kuan-Yu Liao", "Jie-Hong R. Jiang", "Chien-Mo Li"]}]}, {"DBLP title": "DREAMS: DFM rule EvAluation using manufactured silicon.", "DBLP authors": ["Ronald D. Blanton", "Fa Wang", "Cheng Xue", "Pranab K. Nag", "Yang Xue", "Xin Li"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691104", "OA papers": [{"PaperId": "https://openalex.org/W4212898332", "PaperTitle": "DREAMS: DFM Rule EvAluation using Manufactured Silicon", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Carnegie Mellon University": 6.0}, "Authors": ["Ronald E. Blanton", "Fuqiang Wang", "Charlie Changli Xue", "Pranab K. Nag", "Yong Xue", "Xin Li"]}]}, {"DBLP title": "Stochastic error rate estimation for adaptive speed control with field delay testing.", "DBLP authors": ["Shoichi Iizuka", "Masafumi Mizuno", "Dan Kuroda", "Masanori Hashimoto", "Takao Onoye"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691105", "OA papers": [{"PaperId": "https://openalex.org/W4246882010", "PaperTitle": "Stochastic error rate estimation for adaptive speed control with field delay testing", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Osaka University": 5.0}, "Authors": ["Shoichi Iizuka", "Masafumi Mizuno", "Dan Kuroda", "Masanori Hashimoto", "Takao Onoye"]}]}, {"DBLP title": "Security-aware mapping for CAN-based real-time distributed automotive systems.", "DBLP authors": ["Chung-Wei Lin", "Qi Zhu", "Calvin Phung", "Alberto L. Sangiovanni-Vincentelli"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691106", "OA papers": [{"PaperId": "https://openalex.org/W4234297325", "PaperTitle": "Security-aware mapping for CAN-based real-time distributed automotive systems", "Year": 2013, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"University of California, Berkeley": 2.0, "University of California, Riverside": 2.0}, "Authors": ["Chung-Wei Lin", "Qi Zhu", "Calvin Phung", "Alberto Sangiovanni-Vincentelli"]}]}, {"DBLP title": "Dynamic server power capping for enabling data center participation in power markets.", "DBLP authors": ["Hao Chen", "Can Hankendi", "Michael C. Caramanis", "Ayse K. Coskun"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691107", "OA papers": [{"PaperId": "https://openalex.org/W4253258895", "PaperTitle": "Dynamic server power capping for enabling data center participation in power markets", "Year": 2013, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Boston University": 4.0}, "Authors": ["Hao Chen", "Can Hankendi", "Michael C. Caramanis", "Ayse K. Coskun"]}]}, {"DBLP title": "An energy efficient approximate adder with carry skip for error resilient neuromorphic VLSI systems.", "DBLP authors": ["Yongtae Kim", "Yong Zhang", "Peng Li"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691108", "OA papers": [{"PaperId": "https://openalex.org/W4240268885", "PaperTitle": "An energy efficient approximate adder with carry skip for error resilient neuromorphic VLSI systems", "Year": 2013, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {}, "Authors": ["Yong-Tae Kim", "Yong Zhang", "Peng Li"]}]}, {"DBLP title": "PROTON: an automatic place-and-route tool for optical networks-on-chip.", "DBLP authors": ["Anja Boos", "Luca Ramini", "Ulf Schlichtmann", "Davide Bertozzi"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691109", "OA papers": [{"PaperId": "https://openalex.org/W4249396650", "PaperTitle": "PROTON: An automatic place-and-route tool for optical Networks-on-Chip", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}, "Authors": ["Anja M. Boos", "Luca Ramini", "Ulf Schlichtmann", "Davide Bertozzi"]}]}, {"DBLP title": "A new methodology to address the growing productivity gap in analog design.", "DBLP authors": ["David White"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691111", "OA papers": [{"PaperId": "https://openalex.org/W4251893977", "PaperTitle": "A new methodology to address the growing productivity gap in analog design", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["David White"]}]}, {"DBLP title": "Agent-based distributed power management for kilo-core processors.", "DBLP authors": ["Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691112", "OA papers": [{"PaperId": "https://openalex.org/W2065752271", "PaperTitle": "Agent-based distributed power management for Kilo-core processors: Special Session: &#x201C;Keeping Kilo-core chips cool: New directions and emerging solutions&#x201D;", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Karlsruhe Institute of Technology": 2.0}, "Authors": ["Muhammad Shafique", "Jorg Henkel"]}]}, {"DBLP title": "A high-performance triple patterning layout decomposer with balanced density.", "DBLP authors": ["Bei Yu", "Yen-Hung Lin", "Gerard Luk-Pat", "Duo Ding", "Kevin Lucas", "David Z. Pan"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691114", "OA papers": [{"PaperId": "https://openalex.org/W2949126383", "PaperTitle": "A high-performance triple patterning layout decomposer with balanced density", "Year": 2013, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"The University of Texas at Austin": 2.0, "National Yang Ming Chiao Tung University": 1.0, "Synopsys (United States)": 2.0, "Oracle (United States)": 1.0}, "Authors": ["Bei Yu", "Yen-Hung Lin", "Gerard Luk-Pat", "Duo Ding", "Kevin Lucas", "David Z. Pan"]}]}, {"DBLP title": "Layout decomposition with pairwise coloring for multiple patterning lithography.", "DBLP authors": ["Ye Zhang", "Wai-Shing Luk", "Hai Zhou", "Changhao Yan", "Xuan Zeng"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691115", "OA papers": [{"PaperId": "https://openalex.org/W4240075604", "PaperTitle": "Layout decomposition with pairwise coloring for multiple patterning lithography", "Year": 2013, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Shanghai Fudan Microelectronics (China)": 2.0, "Fudan University": 2.0, "Northwestern University": 1.0}, "Authors": ["Ye Zhang", "Wai-Shing Luk", "Hai Zhou", "Changhao Yan", "Xuan Zeng"]}]}, {"DBLP title": "Constrained pattern assignment for standard cell based triple patterning lithography.", "DBLP authors": ["Haitong Tian", "Yuelin Du", "Hongbo Zhang", "Zigang Xiao", "Martin D. F. Wong"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691116", "OA papers": [{"PaperId": "https://openalex.org/W4251247564", "PaperTitle": "Constrained pattern assignment for standard cell based triple patterning lithography", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Illinois Urbana-Champaign": 4.0, "Synopsys (United States)": 1.0}, "Authors": ["Haitong Tian", "Yuelin Du", "Hongbo Zhang", "Zigang Xiao", "Martin C.S. Wong"]}]}, {"DBLP title": "Block copolymer directed self-assembly (DSA) aware contact layer optimization for 10 nm 1D standard cell library.", "DBLP authors": ["Yuelin Du", "Daifeng Guo", "Martin D. F. Wong", "He Yi", "H.-S. Philip Wong", "Hongbo Zhang", "Qiang Ma"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691117", "OA papers": [{"PaperId": "https://openalex.org/W4248126276", "PaperTitle": "Block copolymer directed self-assembly (DSA) aware contact layer optimization for 10 nm 1D standard cell library", "Year": 2013, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0, "Stanford University": 2.0, "Synopsys (Switzerland)": 2.0}, "Authors": ["Yuelin Du", "Daifeng Guo", "Martin C.S. Wong", "He Yi", "H.-S. Philip Wong", "Hongbo Zhang", "Qiang Ma"]}]}, {"DBLP title": "SDC-based modulo scheduling for pipeline synthesis.", "DBLP authors": ["Zhiru Zhang", "Bin Liu"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691121", "OA papers": [{"PaperId": "https://openalex.org/W4239489018", "PaperTitle": "SDC-based modulo scheduling for pipeline synthesis", "Year": 2013, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"Cornell University": 1.0, "Micron (United States)": 1.0}, "Authors": ["Zhiru Zhang", "Bin Liu"]}]}, {"DBLP title": "Slack matching mode-based asynchronous circuits for average-case performance.", "DBLP authors": ["Mehrdad Najibi", "Peter A. Beerel"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691122", "OA papers": [{"PaperId": "https://openalex.org/W4233532211", "PaperTitle": "Slack matching mode-based asynchronous circuits for average-case performance", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Mehrdad Najibi", "Peter A. Beerel"]}]}, {"DBLP title": "Sensitization criterion for threshold logic circuits and its application.", "DBLP authors": ["Chen-Kuan Tsai", "Chun-Yao Wang", "Ching-Yi Huang", "Yung-Chih Chen"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691123", "OA papers": [{"PaperId": "https://openalex.org/W4230224256", "PaperTitle": "Sensitization criterion for threshold logic circuits and its application", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Chen-Kuan Tsai", "Chun-Yao Wang", "Ching-Yi Huang", "Yung-Chih Chen"]}]}, {"DBLP title": "FPGA acceleration of enhanced boolean constraint propagation for SAT solvers.", "DBLP authors": ["Jason Thong", "Nicola Nicolici"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691124", "OA papers": [{"PaperId": "https://openalex.org/W4237740194", "PaperTitle": "FPGA acceleration of enhanced boolean constraint propagation for SAT solvers", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Jason Thong", "Nicola Nicolici"]}]}, {"DBLP title": "Dynamic thermal management in mobile devices considering the thermal coupling between battery and application processor.", "DBLP authors": ["Qing Xie", "Jaemin Kim", "Yanzhi Wang", "Donghwa Shin", "Naehyuck Chang", "Massoud Pedram"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691125", "OA papers": [{"PaperId": "https://openalex.org/W4245924006", "PaperTitle": "Dynamic thermal management in mobile devices considering the thermal coupling between battery and application processor", "Year": 2013, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {}, "Authors": ["Qing Xie", "Jae-Min Kim", "Yanzhi Wang", "Donghwa Shin", "Naehyuck Chang", "Massoud Pedram"]}]}, {"DBLP title": "Formal verification of distributed dynamic thermal management.", "DBLP authors": ["Muhammad Ismail", "Osman Hasan", "Thomas Ebi", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691126", "OA papers": [{"PaperId": "https://openalex.org/W4241032855", "PaperTitle": "Formal verification of distributed dynamic thermal management", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Muhammad Hussain Ismail", "Osman Hasan", "Thomas Ebi", "Muhammad Shafique", "Jorg Henkel"]}]}, {"DBLP title": "STEAM: a fast compact thermal model for two-phase cooling of integrated circuits.", "DBLP authors": ["Arvind Sridhar", "Yassir Madhour", "David Atienza", "Thomas Brunschwiler", "John Richard Thome"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691127", "OA papers": [{"PaperId": "https://openalex.org/W4251798365", "PaperTitle": "STEAM: A fast compact thermal model for two-phase cooling of integrated circuits", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 4.0, "IBM Research - Zurich": 1.0}, "Authors": ["Arvind Sridhar", "Yassir Madhour", "David Atienza", "Thomas Brunschwiler", "John R. Thome"]}]}, {"DBLP title": "ICCAD-2013 CAD contest in mask optimization and benchmark suite.", "DBLP authors": ["Shayak Banerjee", "Zhuo Li", "Sani R. Nassif"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691131", "OA papers": [{"PaperId": "https://openalex.org/W4232775057", "PaperTitle": "ICCAD-2013 CAD contest in mask optimization and benchmark suite", "Year": 2013, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {}, "Authors": ["Shayak Banerjee", "Zhuo Li", "Sani R. Nassif"]}]}, {"DBLP title": "Compact lateral thermal resistance modeling and characterization for TSV and TSV array.", "DBLP authors": ["Zao Liu", "Sahana Swarup", "Sheldon X.-D. Tan"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691132", "OA papers": [{"PaperId": "https://openalex.org/W4247913067", "PaperTitle": "Compact lateral thermal resistance modeling and characterization for TSV and TSV array", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Zao Liu", "Sahana Swarup", "Sheldon X.-D. Tan"]}]}, {"DBLP title": "On accurate full-chip extraction and optimization of TSV-to-TSV coupling elements in 3D ICs.", "DBLP authors": ["Yarui Peng", "Taigon Song", "Dusan Petranovic", "Sung Kyu Lim"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691133", "OA papers": [{"PaperId": "https://openalex.org/W4252118812", "PaperTitle": "On accurate full-chip extraction and optimization of TSV-to-TSV coupling elements in 3D ICs", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Yarui Peng", "Taigon Song", "Dusan Petranovic", "Sung Kyu Lim"]}]}, {"DBLP title": "The impact of shallow trench isolation effects on circuit performance.", "DBLP authors": ["Sravan K. Marella", "Sachin S. Sapatnekar"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691134", "OA papers": [{"PaperId": "https://openalex.org/W4249780641", "PaperTitle": "The impact of shallow trench isolation effects on circuit performance", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Minnesota": 2.0}, "Authors": ["Sravan K. Marella", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "Diagnosing root causes of system level performance violations.", "DBLP authors": ["Lingyi Liu", "Xuanyu Zhong", "Xiaotao Chen", "Shobha Vasudevan"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691135", "OA papers": [{"PaperId": "https://openalex.org/W4242900016", "PaperTitle": "Diagnosing root causes of system level performance violations", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0, "Huawei Technologies (United States)": 1.0}, "Authors": ["Liu Lingyi", "Xuanyu Zhong", "Xiaotao Chen", "Shobha Vasudevan"]}]}, {"DBLP title": "Automatic concolic test generation with virtual prototypes for post-silicon validation.", "DBLP authors": ["Kai Cong", "Fei Xie", "Li Lei"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691136", "OA papers": [{"PaperId": "https://openalex.org/W4248972379", "PaperTitle": "Automatic concolic test generation with virtual prototypes for post-silicon validation", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Portland State University": 3.0}, "Authors": ["Kai Cong", "Fei Xie", "Li Lei"]}]}, {"DBLP title": "Hybrid checking for microarchitectural validation of microprocessor designs on acceleration platforms.", "DBLP authors": ["Debapriya Chatterjee", "Biruk Mammo", "Doowon Lee", "Raviv Gal", "Ronny Morad", "Amir Nahir", "Avi Ziv", "Valeria Bertacco"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691137", "OA papers": [{"PaperId": "https://openalex.org/W4255628757", "PaperTitle": "Hybrid checking for microarchitectural validation of microprocessor designs on acceleration platforms", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Debapriya Chatterjee", "Biruk Mammo", "Doowon Lee", "Raviv Gal", "Ronny Morad", "Amir Nahir", "Avi Ziv", "Valeria Bertacco"]}]}, {"DBLP title": "Improving platform energy: chip area trade-off in near-threshold computing environment.", "DBLP authors": ["Hao Wang", "Abhishek A. Sinkar", "Nam Sung Kim"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691138", "OA papers": [{"PaperId": "https://openalex.org/W4241823165", "PaperTitle": "Improving platform energy-chip area trade-off in near-threshold computing environment", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Hao Wang", "Abhishek A. Sinkar", "Nam Kim"]}]}, {"DBLP title": "Leveraging rule-based designs for automatic power domain partitioning.", "DBLP authors": ["Abhinav Agarwal", "Arvind"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691139", "OA papers": [{"PaperId": "https://openalex.org/W4247771894", "PaperTitle": "Leveraging rule-based designs for automatic power domain partitioning", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Abhinav Agarwal", "None Arvind"]}]}, {"DBLP title": "Performance boosting under reliability and power constraints.", "DBLP authors": ["Youngtaek Kim", "Lizy Kurian John", "Indrani Paul", "Srilatha Manne", "Michael J. Schulte"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691140", "OA papers": [{"PaperId": "https://openalex.org/W4243963795", "PaperTitle": "Performance boosting under reliability and power constraints", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Young-Taek Kim", "Lizy K. John", "Indrani Paul", "Srilatha Manne", "Michael J. Schulte"]}]}, {"DBLP title": "LatchPlanner: latch placement algorithm for datapath-oriented high-performance VLSI designs.", "DBLP authors": ["Minsik Cho", "Hua Xiang", "Haoxing Ren", "Matthew M. Ziegler", "Ruchir Puri"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691141", "OA papers": [{"PaperId": "https://openalex.org/W4239982286", "PaperTitle": "LatchPlanner: Latch placement algorithm for datapath-oriented high-performance VLSI designs", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Minsik Cho", "Hua Xiang", "Haoxing Ren", "Matthew M. Ziegler", "Ruchir Puri"]}]}, {"DBLP title": "Methodology for standard cell compliance and detailed placement for triple patterning lithography.", "DBLP authors": ["Bei Yu", "Xiaoqing Xu", "Jhih-Rong Gao", "David Z. Pan"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691142", "OA papers": [{"PaperId": "https://openalex.org/W2949058971", "PaperTitle": "Methodology for standard cell compliance and detailed placement for triple patterning lithography", "Year": 2013, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"The University of Texas at Austin": 4.0}, "Authors": ["Bei Yu", "Xiaoqing Xu", "Jhih-Rong Gao", "David Z. Pan"]}]}, {"DBLP title": "POLAR: placement based on novel rough legalization and refinement.", "DBLP authors": ["Tao Lin", "Chris Chu", "Joseph R. Shinnerl", "Ismail Bustany", "Ivailo Nedelchev"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691143", "OA papers": [{"PaperId": "https://openalex.org/W4236282544", "PaperTitle": "POLAR: Placement based on novel rough legalization and refinement", "Year": 2013, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Iowa State University": 2.0, "Mentor Technologies": 3.0}, "Authors": ["Tao Lin", "Chris Chu", "Joseph R. Shinnerl", "Ismail Bustany", "Ivailo Nedelchev"]}]}, {"DBLP title": "Transient modeling of TSV-wire electromigration and lifetime analysis of power distribution network for 3D ICs.", "DBLP authors": ["Xin Zhao", "Yang Wan", "Michael Scheuermann", "Sung Kyu Lim"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691144", "OA papers": [{"PaperId": "https://openalex.org/W4241489344", "PaperTitle": "Transient modeling of TSV-wire electromigration and lifetime analysis of power distribution network for 3D ICs", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"IBM Systems and Technology Group, NY, USA": 1.0, "Georgia Institute of Technology": 2.0, "IBM T. J. Watson Research Center, NY, USA": 1.0}, "Authors": ["Xin Zhao", "Yang Wan", "Michael R. Scheuermann", "Sung Kyu Lim"]}]}, {"DBLP title": "Novel crack sensor for TSV-based 3D integrated circuits: design and deployment perspectives.", "DBLP authors": ["Chun Zhang", "Moongon Jung", "Sung Kyu Lim", "Yiyu Shi"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691145", "OA papers": [{"PaperId": "https://openalex.org/W4237995375", "PaperTitle": "Novel crack sensor for TSV-based 3D integrated circuits: Design and deployment perspectives", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Missouri University of Science and Technology": 2.0, "Institute of Technology of Cambodia": 2.0}, "Authors": ["Chun Zhang", "Moongon Jung", "Sung Kyu Lim", "Yiyu Shi"]}]}, {"DBLP title": "Electromigration study for multi-scale power/ground vias in TSV-based 3D ICs.", "DBLP authors": ["Jiwoo Pak", "Sung Kyu Lim", "David Z. Pan"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691146", "OA papers": [{"PaperId": "https://openalex.org/W4241913437", "PaperTitle": "Electromigration study for multi-scale power/ground vias in TSV-based 3D ICs", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"The University of Texas at Austin": 2.0, "Georgia Institute of Technology": 1.0}, "Authors": ["Jiwoo Pak", "Sung Kyu Lim", "David Z. Pan"]}]}, {"DBLP title": "Scalable and efficient analog parametric fault identification.", "DBLP authors": ["Mustafa Berke Yelten", "Suriyaprakash Natarajan", "Bin Xue", "Prashant Goteti"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691147", "OA papers": [{"PaperId": "https://openalex.org/W4246250124", "PaperTitle": "Scalable and efficient analog parametric fault identification", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Intel (United States)": 4.0}, "Authors": ["Mustafa Berke Yelten", "Suriyaprakash Natarajan", "Bin Xue", "Prashant Goteti"]}]}, {"DBLP title": "An IDDQ-based source driver IC design-for-test technique.", "DBLP authors": ["S.-S. Lin", "C.-L. Kao", "J.-L. Huang", "C.-C. Lee", "X.-L. Huang"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691148", "OA papers": [{"PaperId": "https://openalex.org/W4252310117", "PaperTitle": "An IDDQ-based source driver IC design-for-test technique", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Simon Lin", "Chia-Hung Kao", "J.C. Huang", "Chun-Sing Lee", "X. T. Huang"]}]}, {"DBLP title": "Hardware Trojans in wireless cryptographic ICs: silicon demonstration & detection method evaluation.", "DBLP authors": ["Yu Liu", "Yier Jin", "Yiorgos Makris"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691149", "OA papers": [{"PaperId": "https://openalex.org/W4246349508", "PaperTitle": "Hardware Trojans in wireless cryptographic ICs: Silicon demonstration &amp; detection method evaluation", "Year": 2013, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"The University of Texas at Dallas": 2.0, "University of Central Florida": 1.0}, "Authors": ["Yu Liu", "Yier Jin", "Yiorgos Makris"]}]}, {"DBLP title": "AMBER: adaptive energy management for on-chip hybrid video memories.", "DBLP authors": ["Muhammad Usman Karim Khan", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691150", "OA papers": [{"PaperId": "https://openalex.org/W4249782802", "PaperTitle": "AMBER: Adaptive energy management for on-chip hybrid video memories", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Muhammad Shahzeb Khan", "Muhammad Shafique", "Jorg Henkel"]}]}, {"DBLP title": "Thread-criticality aware dynamic cache reconfiguration in multi-core system.", "DBLP authors": ["Po-Yang Hsu", "TingTing Hwang"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691151", "OA papers": [{"PaperId": "https://openalex.org/W4250777194", "PaperTitle": "Thread-criticality aware dynamic cache reconfiguration in multi-core system", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Po-Yang Hsu", "TingTing Hwang"]}]}, {"DBLP title": "A disturb-alleviation scheme for 3D flash memory.", "DBLP authors": ["Yu-Ming Chang", "Yuan-Hao Chang", "Tei-Wei Kuo", "Hsiang-Pang Li", "Yung-Chun Li"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691152", "OA papers": [{"PaperId": "https://openalex.org/W4242736959", "PaperTitle": "A disturb-alleviation scheme for 3D flash memory", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Yu-Ming Chang", "Yuan-Hao Chang", "Tei-Wei Kuo", "Hsiang-Pang Li", "Yung-Chun Li"]}]}, {"DBLP title": "Unleashing the potential of MLC STT-RAM caches.", "DBLP authors": ["Xiuyuan Bi", "Mengjie Mao", "Danghui Wang", "Hai Li"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691153", "OA papers": [{"PaperId": "https://openalex.org/W4238440425", "PaperTitle": "Unleashing the potential of MLC STT-RAM caches", "Year": 2013, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {}, "Authors": ["Xiuyuan Bi", "Mengjie Mao", "Danghui Wang", "Hai Li"]}]}, {"DBLP title": "Eagle-eye: a near-optimal statistical framework for noise sensor placement.", "DBLP authors": ["Tao Wang", "Chun Zhang", "Jinjun Xiong", "Yiyu Shi"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691154", "OA papers": [{"PaperId": "https://openalex.org/W4234491053", "PaperTitle": "Eagle-Eye: A near-optimal statistical framework for noise sensor placement", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Missouri University of Science and Technology": 3.0, "IBM Research - Thomas J. Watson Research Center": 1.0}, "Authors": ["Tao Wang", "Chun Zhang", "Jinjun Xiong", "Yiyu Shi"]}]}, {"DBLP title": "Joint sizing and adaptive independent gate control for FinFET circuits operating in multiple voltage regimes using the logical effort method.", "DBLP authors": ["Xue Lin", "Yanzhi Wang", "Massoud Pedram"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691155", "OA papers": [{"PaperId": "https://openalex.org/W4252820003", "PaperTitle": "Joint sizing and adaptive independent gate control for FinFET circuits operating in multiple voltage regimes using the logical effort method", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Southern California": 3.0}, "Authors": ["Xue Lin", "Yanzhi Wang", "Massoud Pedram"]}]}, {"DBLP title": "High-performance gate sizing with a signoff timer.", "DBLP authors": ["Andrew B. Kahng", "Seokhyeong Kang", "Hyein Lee", "Igor L. Markov", "Pankit Thapar"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691156", "OA papers": [{"PaperId": "https://openalex.org/W4238153486", "PaperTitle": "High-performance gate sizing with a signoff timer", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"UC San Diego Health System": 3.0, "University of Michigan\u2013Ann Arbor": 2.0}, "Authors": ["Andrew B. Kahng", "Seokhyeong Kang", "Hye-In Lee", "Igor L. Markov", "Pankit Thapar"]}]}, {"DBLP title": "Efficient PVT independent abstraction of large IP blocks for hierarchical power analysis.", "DBLP authors": ["Nagu R. Dhanwada", "David J. Hathaway", "Victor V. Zyuban", "Peng Peng", "Karl Moody", "William W. Dungan", "Arun Joseph", "Rahul M. Rao", "Christopher J. Gonzalez"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691157", "OA papers": [{"PaperId": "https://openalex.org/W4248324254", "PaperTitle": "Efficient PVT independent abstraction of large IP blocks for hierarchical power analysis", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Electronics Design (Estonia )": 6.0, "Phoenix Contact (United States)": 2.0}, "Authors": ["Nagu Dhanwada", "David H. Hathaway", "Victor Zyuban", "Peng Peng", "Karl L. Moody", "William T. Dungan", "Arun A. Joseph", "Ramesh R. Rao", "Chris M. Gonzalez"]}]}, {"DBLP title": "Place and route for massively parallel hardware-accelerated functional verification.", "DBLP authors": ["Michael D. Moffitt", "Gernot E. G\u00fcnther", "Kevin A. Pasnik"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691158", "OA papers": [{"PaperId": "https://openalex.org/W4248808211", "PaperTitle": "Place and route for massively parallel hardware-accelerated functional verification", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Michael D. Moffitt", "Gernot E. Gunther", "Kevin Anthony Pasnik"]}]}, {"DBLP title": "Techniques and challenges of implementing large scale logic design models in massively parallel fine-grained multiprocessor systems.", "DBLP authors": ["Platon Beletsky", "Michael Bershteyn", "Alexandre Birguer", "Chunkuen Ho", "Viktor Salitrennik"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691159", "OA papers": [{"PaperId": "https://openalex.org/W4233046450", "PaperTitle": "Techniques and challenges of implementing large scale logic design models in massively parallel fine-grained multiprocessor systems", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Platon Beletsky", "Chunkuen Ho", "Mike Bershteyn", "Viktor Salitrennik", "Alexandre Birguer"]}]}, {"DBLP title": "Fast statistical analysis of rare circuit failure events via scaled-sigma sampling for high-dimensional variation space.", "DBLP authors": ["Shupeng Sun", "Xin Li", "Hongzhou Liu", "Kangsheng Luo", "Ben Gu"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691160", "OA papers": [{"PaperId": "https://openalex.org/W4232939033", "PaperTitle": "Fast statistical analysis of rare circuit failure events via scaled-sigma sampling for high-dimensional variation space", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Shupeng Sun", "Xin Li", "Hongzhou Liu", "Kangsheng Luo", "Ben J. Gu"]}]}, {"DBLP title": "Verifying start-up failures in coupled ring oscillators in presence of variability using predictive global optimization.", "DBLP authors": ["Taehwan Kim", "Do-Gyoon Song", "Sangho Youn", "Jaejin Park", "Hojin Park", "Jaeha Kim"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691161", "OA papers": [{"PaperId": "https://openalex.org/W4246353400", "PaperTitle": "Verifying start-up failures in coupled ring oscillators in presence of variability using predictive global optimization", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Seoul National University": 4.0, "Samsung (South Korea)": 2.0}, "Authors": ["Tae-Hwan Kim", "Dogyoon Song", "Sangho Youn", "Jaejin Park", "Ho-Jin Park", "Jaeha Kim"]}]}, {"DBLP title": "An efficient graph sparsification approach to scalable harmonic balance (HB) analysis of strongly nonlinear RF circuits.", "DBLP authors": ["Lengfei Han", "Xueqian Zhao", "Zhuo Feng"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691162", "OA papers": [{"PaperId": "https://openalex.org/W4254680793", "PaperTitle": "An efficient graph sparsification approach to scalable harmonic balance (HB) analysis of strongly nonlinear RF circuits", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Lengfei Han", "Xueqian Zhao", "Zhuo Feng"]}]}, {"DBLP title": "Modeling and analysis of (nonstationary) low frequency noise in nano devices: a synergistic approach based on stochastic chemical kinetics.", "DBLP authors": ["Ahmet Gokcen Mahmutoglu", "Alper Demir", "Jaijeet S. Roychowdhury"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691163", "OA papers": [{"PaperId": "https://openalex.org/W4235378497", "PaperTitle": "Modeling and analysis of (nonstationary) low frequency noise in nano devices: A synergistic approach based on stochastic chemical kinetics", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["A. Gokcen Mahmutoglu", "Alper Demir", "Jaijeet Roychowdhury"]}]}, {"DBLP title": "MOMA: mapping of memory-intensive software-pipelined applications for systems with multiple memory controllers.", "DBLP authors": ["Janmartin Jahn", "Santiago Pagani", "Jian-Jia Chen", "J\u00f6rg Henkel"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691164", "OA papers": [{"PaperId": "https://openalex.org/W4239073362", "PaperTitle": "MOMA: Mapping of memory-intensive software-pipelined applications for systems with multiple memory controllers", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Karlsruhe Institute of Technology": 4.0}, "Authors": ["Janmartin Jahn", "Santiago Pagani", "Jian-Jia Chen", "Jorg Henkel"]}]}, {"DBLP title": "An efficient compiler framework for cache bypassing on GPUs.", "DBLP authors": ["Xiaolong Xie", "Yun Liang", "Guangyu Sun", "Deming Chen"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691165", "OA papers": [{"PaperId": "https://openalex.org/W4237024478", "PaperTitle": "An efficient compiler framework for cache bypassing on GPUs", "Year": 2013, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {}, "Authors": ["Xiaolong Xie", "Yun Liang", "Guangyu Sun", "Deming Chen"]}]}, {"DBLP title": "A just-in-time customizable processor.", "DBLP authors": ["Liang Chen", "Joseph Tarango", "Tulika Mitra", "Philip Brisk"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691166", "OA papers": [{"PaperId": "https://openalex.org/W4251518289", "PaperTitle": "A Just-in-Time Customizable processor", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"National University of Singapore": 2.0, "University of California, Riverside": 2.0}, "Authors": ["Lei Chen", "Joseph Tarango", "Tulika Mitra", "Philip Brisk"]}]}, {"DBLP title": "Temperature tracking: an innovative run-time approach for hardware Trojan detection.", "DBLP authors": ["Domenic Forte", "Chongxi Bao", "Ankur Srivastava"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691167", "OA papers": [{"PaperId": "https://openalex.org/W4231825163", "PaperTitle": "Temperature tracking: An innovative run-time approach for hardware Trojan detection", "Year": 2013, "CitationCount": 63, "EstimatedCitation": 63, "Affiliations": {"University of Connecticut": 1.0, "University of Mary": 2.0}, "Authors": ["Domenic Forte", "Chongxi Bao", "Ankur Srivastava"]}]}, {"DBLP title": "Redundancy-aware electromigration checking for mesh power grids.", "DBLP authors": ["Sandeep Chatterjee", "Mohammad Fawaz", "Farid N. Najm"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691168", "OA papers": [{"PaperId": "https://openalex.org/W4251821671", "PaperTitle": "Redundancy-aware Electromigration checking for mesh power grids", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Toronto": 3.0}, "Authors": ["Sandeep Chatterjee", "Mohammad Fawaz", "Farid N. Najm"]}]}, {"DBLP title": "Scalable power grid transient analysis via MOR-assisted time-domain simulations.", "DBLP authors": ["Jia Wang", "Xuanxing Xiong"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691169", "OA papers": [{"PaperId": "https://openalex.org/W4229632828", "PaperTitle": "Scalable power grid transient analysis via MOR-assisted time-domain simulations", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Illinois Institute of Technology": 2.0}, "Authors": ["Jia Wang", "Xuanxing Xiong"]}]}, {"DBLP title": "A vectorless framework for power grid electromigration checking.", "DBLP authors": ["Mohammad Fawaz", "Sandeep Chatterjee", "Farid N. Najm"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691170", "OA papers": [{"PaperId": "https://openalex.org/W4251368852", "PaperTitle": "A Vectorless framework for power grid electromigration checking", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Mohammad Fawaz", "Sandeep Chatterjee", "Farid N. Najm"]}]}, {"DBLP title": "Parallel power grid analysis using preconditioned GMRES solver on CPU-GPU platforms.", "DBLP authors": ["Xuexin Liu", "Hai Wang", "Sheldon X.-D. Tan"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691171", "OA papers": [{"PaperId": "https://openalex.org/W4247202174", "PaperTitle": "Parallel power grid analysis using preconditioned GMRES solver on CPU-GPU platforms", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Xue-Xin Liu", "Hai Wang", "Sheldon X.-D. Tan"]}]}, {"DBLP title": "Spin torque devices in embedded memory: model studies and design space exploration.", "DBLP authors": ["Arijit Raychowdhury"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691173", "OA papers": [{"PaperId": "https://openalex.org/W4241947024", "PaperTitle": "Spin torque devices in embedded memory: Model studies and design space exploration", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Arijit Raychowdhury"]}]}, {"DBLP title": "Exploring Boolean and non-Boolean computing with spin torque devices.", "DBLP authors": ["Kaushik Roy", "Mrigank Sharad", "Deliang Fan", "Karthik Yogendra"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691174", "OA papers": [{"PaperId": "https://openalex.org/W4239867536", "PaperTitle": "Exploring Boolean and non-Boolean computing with spin torque devices", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Kaushik Roy", "Mrigank Sharad", "Deliang Fan", "Karthik Yogendra"]}]}, {"DBLP title": "Why the design productivity gap never happened.", "DBLP authors": ["Harry Foster"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691175", "OA papers": [{"PaperId": "https://openalex.org/W4244763186", "PaperTitle": "Why the design productivity gap never happened", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Harry Foster"]}]}, {"DBLP title": "Depth controlled symmetric function fanin tree restructure.", "DBLP authors": ["Hua Xiang", "Lakshmi N. Reddy", "Louise Trevillyan", "Ruchir Puri"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691176", "OA papers": [{"PaperId": "https://openalex.org/W4253205779", "PaperTitle": "Depth controlled symmetric function fanin tree restructure", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 3.0, "IBM (United States)": 1.0}, "Authors": ["Hua Xiang", "Lakshmi Reddy", "Louise H. Trevillyan", "Ruchir Puri"]}]}, {"DBLP title": "In-placement clock-tree aware multi-bit flip-flop generation for power optimization.", "DBLP authors": ["Chih-Cheng Hsu", "Yu-Chuan Chen", "Mark Po-Hung Lin"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691177", "OA papers": [{"PaperId": "https://openalex.org/W4244551607", "PaperTitle": "In-placement clock-tree aware multi-bit flip-flop generation for power optimization", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Chih-Cheng Hsu", "Yuchuan Chen", "Mark Po-Hung Lin"]}]}, {"DBLP title": "Clock power minimization using structured latch templates and decision tree induction.", "DBLP authors": ["Samuel I. Ward", "Natarajan Viswanathan", "Nancy Y. Zhou", "Cliff C. N. Sze", "Zhuo Li", "Charles J. Alpert", "David Z. Pan"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691178", "OA papers": [{"PaperId": "https://openalex.org/W4246483360", "PaperTitle": "Clock power minimization using structured latch templates and decision tree induction", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Samuel R. Ward", "Natarajan Viswanathan", "Nancy Zhou", "Cliff Sze", "Zhuo Li", "Charles J. Alpert", "David Z. Pan"]}]}, {"DBLP title": "FPGA simulation engine for customized construction of neural microcircuits.", "DBLP authors": ["Hugh T. Blair", "Jason Cong", "Di Wu"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691179", "OA papers": [{"PaperId": "https://openalex.org/W4249366018", "PaperTitle": "FPGA simulation engine for customized construction of neural microcircuits", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, Los Angeles": 3.0}, "Authors": ["Hugh T. Blair", "Jason Cong", "Di Wu"]}]}, {"DBLP title": "Sample preparation for many-reactant bioassay on DMFBs using common dilution operation sharing.", "DBLP authors": ["Chia-Hung Liu", "Hao-Han Chang", "Tung-Che Liang", "Juinn-Dar Huang"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691180", "OA papers": [{"PaperId": "https://openalex.org/W4237610050", "PaperTitle": "Sample preparation for many-reactant bioassay on DMFBs using common dilution operation sharing", "Year": 2013, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"National Yang Ming Chiao Tung University": 4.0}, "Authors": ["Chia-Hung Liu", "Hao-Han Chang", "Tung-Che Liang", "Juinn-Dar Huang"]}]}, {"DBLP title": "Optimization of polymerase chain reaction on a cyberphysical digital microfluidic biochip.", "DBLP authors": ["Yan Luo", "Bhargab B. Bhattacharya", "Tsung-Yi Ho", "Krishnendu Chakrabarty"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691181", "OA papers": [{"PaperId": "https://openalex.org/W4251311439", "PaperTitle": "Optimization of polymerase chain reaction on a cyberphysical digital microfluidic biochip", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Duke University": 2.0, "Indian Statistical Institute": 1.0, "National Cheng Kung University": 1.0}, "Authors": ["Yan Luo", "Bhargab B. Bhattacharya", "Tsung-Yi Ho", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Optimization of interconnects between accelerators and shared memories in dark silicon.", "DBLP authors": ["Jason Cong", "Bingjun Xiao"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691182", "OA papers": [{"PaperId": "https://openalex.org/W4243951013", "PaperTitle": "Optimization of interconnects between accelerators and shared memories in dark silicon", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Jason Cong", "Bingjun Xiao"]}]}, {"DBLP title": "A polynomial time algorithm for solving the word-length optimization problem.", "DBLP authors": ["Karthick Parashar", "Daniel M\u00e9nard", "Olivier Sentieys"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691183", "OA papers": [{"PaperId": "https://openalex.org/W4236085238", "PaperTitle": "A polynomial time algorithm for solving the word-length optimization problem", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Imperial College London": 0.5, "French Institute for Research in Computer Science and Automation": 1.5, "Universidad Evang\u00e9lica Boliviana": 0.5, "University of Rennes": 0.5}, "Authors": ["Karthick Parashar", "Daniel Menard", "Olivier Sentieys"]}]}, {"DBLP title": "DHASER: dynamic heterogeneous adaptation for soft-error resiliency in ASIP-based multi-core systems.", "DBLP authors": ["Tuo Li", "Muhammad Shafique", "Semeen Rehman", "Jude Angelo Ambrose", "J\u00f6rg Henkel", "Sri Parameswaran"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691184", "OA papers": [{"PaperId": "https://openalex.org/W4239725571", "PaperTitle": "DHASER: Dynamic heterogeneous adaptation for soft-error resiliency in ASIP-based multi-core systems", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"UNSW Sydney": 3.0, "Karlsruhe Institute of Technology": 3.0}, "Authors": ["Tuo Li", "Muhammad Shafique", "Semeen Rehman", "Jude Angelo Ambrose", "Jorg Henkel", "Sri Parameswaran"]}]}, {"DBLP title": "Trace alignment algorithms for offline workload analysis of heterogeneous architectures.", "DBLP authors": ["Muhammet Mustafa Ozdal", "Aamer Jaleel", "Paolo Narv\u00e1ez", "Steven M. Burns", "Ganapati Srinivasa"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691185", "OA papers": [{"PaperId": "https://openalex.org/W4251162882", "PaperTitle": "Trace alignment algorithms for offline workload analysis of heterogeneous architectures", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Intel (United States)": 5.0}, "Authors": ["Muhammet Mustafa Ozdal", "Aamer Jaleel", "Paolo Narvaez", "Steven M. Burns", "Ganapati N. Srinivasa"]}]}, {"DBLP title": "From statistical model checking to statistical model inference: characterizing the effect of process variations in analog circuits.", "DBLP authors": ["Yan Zhang", "Sriram Sankaranarayanan", "Fabio Somenzi", "Xin Chen", "Erika \u00c1brah\u00e1m"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691186", "OA papers": [{"PaperId": "https://openalex.org/W4236959331", "PaperTitle": "From statistical model checking to statistical model inference: Characterizing the effect of process variations in analog circuits", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Colorado Boulder": 3.0, "RWTH Aachen University": 2.0}, "Authors": ["Yan Zhang", "Sriram Sankaranarayanan", "Fabio Somenzi", "Xin Chen", "Erika \u00c1brah\u00e1m"]}]}, {"DBLP title": "Hardware implementation of BLTL property checkers for acceleration of statistical model checking.", "DBLP authors": ["Kosuke Oshima", "Takeshi Matsumoto", "Masahiro Fujita"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691187", "OA papers": [{"PaperId": "https://openalex.org/W4232094520", "PaperTitle": "Hardware implementation of BLTL property checkers for acceleration of statistical model checking", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"The University of Tokyo": 3.0}, "Authors": ["Kosuke Oshima", "Takeshi Matsumoto", "Masahiro Fujita"]}]}, {"DBLP title": "Proof logging for computer algebra based SMT solving.", "DBLP authors": ["Oliver Marx", "Markus Wedler", "Dominik Stoffel", "Wolfgang Kunz", "Alexander Dreyer"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691188", "OA papers": [{"PaperId": "https://openalex.org/W2394690389", "PaperTitle": "Proof logging for computer algebra based SMT solving", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Kaiserslautern": 4.0, "Fraunhofer Institute for Industrial Mathematics": 1.0}, "Authors": ["Oliver Marx", "Markus Wedler", "Dominik Stoffel", "Wolfgang G. Kunz", "Alexander Dreyer"]}]}, {"DBLP title": "Conquering the scheduling alternative explosion problem of SystemC symbolic simulation.", "DBLP authors": ["Chun-Nan Chou", "Chen-Kai Chu", "Chung-Yang (Ric) Huang"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691189", "OA papers": [{"PaperId": "https://openalex.org/W4253532935", "PaperTitle": "Conquering the scheduling alternative explosion problem of SystemC symbolic simulation", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["Chun-Nan Chou", "Chen-Kai Chu", "Chung-Yang (Ric) Huang"]}]}, {"DBLP title": "Comprehensive technique for designing and synthesizing TSV fault-tolerant 3D clock trees.", "DBLP authors": ["Heechun Park", "Taewhan Kim"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691190", "OA papers": [{"PaperId": "https://openalex.org/W4237101485", "PaperTitle": "Comprehensive technique for designing and synthesizing TSV Fault-tolerant 3D clock trees", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Heechun Park", "Taewhan Kim"]}]}, {"DBLP title": "Low-power timing closure methodology for ultra-low voltage designs.", "DBLP authors": ["Wen-Pin Tu", "Chung-Han Chou", "Shih-Hsu Huang", "Shih-Chieh Chang", "Yow-Tyng Nieh", "Chien-Yung Chou"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691191", "OA papers": [{"PaperId": "https://openalex.org/W4234883153", "PaperTitle": "Low-power timing closure methodology for ultra-low voltage designs", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Wen-Pin Tu", "Chung-Han Chou", "Shih-Hsu Huang", "Shih-Chieh Chang", "Yow-Tyng Nieh", "Chien-Yung Chou"]}]}, {"DBLP title": "Incremental multiple-scan chain ordering for ECO flip-flop insertion.", "DBLP authors": ["Andrew B. Kahng", "Ilgweon Kang", "Siddhartha Nath"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691192", "OA papers": [{"PaperId": "https://openalex.org/W4253089744", "PaperTitle": "Incremental Multiple-Scan Chain Ordering for ECO Flip-Flop insertion", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"CSE Department, CA": 3.0}, "Authors": ["Andrew B. Kahng", "Ilgweon Kang", "Siddhartha Sankar Nath"]}]}, {"DBLP title": "Post-route alleviation of dense meander segments in high-performance printed circuit boards.", "DBLP authors": ["Tsun-Ming Tseng", "Bing Li", "Tsung-Yi Ho", "Ulf Schlichtmann"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691193", "OA papers": [{"PaperId": "https://openalex.org/W4246820607", "PaperTitle": "Post-route alleviation of dense meander segments in high-performance printed circuit boards", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Tsun-Ming Tseng", "Bing Li", "Tsung-Yi Ho", "Ulf Schlichtmann"]}]}, {"DBLP title": "Digital logic with molecular reactions.", "DBLP authors": ["Hua Jiang", "Marc D. Riedel", "Keshab K. Parhi"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691194", "OA papers": [{"PaperId": "https://openalex.org/W4214777351", "PaperTitle": "Digital logic with molecular reactions", "Year": 2013, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of Minnesota": 3.0}, "Authors": ["Hua Jiang", "Marc D. Riedel", "Keshab K. Parhi"]}]}, {"DBLP title": "Noise in genetic circuits: hindrance or chance?", "DBLP authors": ["Cheng-Ju Pan", "Hsiao-Chun Huang"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691195", "OA papers": [{"PaperId": "https://openalex.org/W4239090544", "PaperTitle": "Noise in genetic circuits: Hindrance or chance?", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Cheng-Ju Pan", "Hsiao-Chun Huang"]}]}, {"DBLP title": "Sequential logic to transform probabilities.", "DBLP authors": ["Naman Saraf", "Kia Bazargan"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691196", "OA papers": [{"PaperId": "https://openalex.org/W4236121286", "PaperTitle": "Sequential logic to transform probabilities", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Naman Saraf", "Kia Bazargan"]}]}, {"DBLP title": "Automated generation of efficient instruction decoders for instruction set simulators.", "DBLP authors": ["Nicolas Fournel", "Luc Michel", "Fr\u00e9d\u00e9ric P\u00e9trot"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691197", "OA papers": [{"PaperId": "https://openalex.org/W4229508793", "PaperTitle": "Automated generation of efficient instruction decoders for Instruction Set Simulators", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Grenoble Institute of Technology": 3.0}, "Authors": ["Nicolas Fournel", "Laurence Michel", "Fr\u00e9d\u00e9ric P\u00e9trot"]}]}, {"DBLP title": "Dynamic bandwidth scaling for embedded DSPs with 3D-stacked DRAM and wide I/Os.", "DBLP authors": ["Daniel W. Chang", "Young Hoon Son", "Jung Ho Ahn", "Hoyoung Kim", "Minwook Ahn", "Michael J. Schulte", "Nam Sung Kim"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691198", "OA papers": [{"PaperId": "https://openalex.org/W4229786264", "PaperTitle": "Dynamic bandwidth scaling for embedded DSPs with 3D-stacked DRAM and wide I/Os", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Wisconsin\u2013Madison": 3.0, "Seoul National University of Science and Technology": 2.0, "Samsung (South Korea)": 2.0}, "Authors": ["Daniel T. Chang", "Young Jun Son", "Jung Yong Ahn", "Ho-Young Kim", "Minwook Ahn", "Michael J. Schulte", "Nam Kim"]}]}, {"DBLP title": "ISOMER: integrated selection, partitioning, and placement methodology for reconfigurable architectures.", "DBLP authors": ["Rana Muhammad Bilal", "Rehan Hafiz", "Muhammad Shafique", "Saad Shoaib", "Asim Munawar", "J\u00f6rg Henkel"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691199", "OA papers": [{"PaperId": "https://openalex.org/W4235708305", "PaperTitle": "ISOMER: Integrated selection, partitioning, and placement methodology for reconfigurable architectures", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National University of Sciences and Technology": 3.0, "Karlsruhe Institute of Technology": 2.0, "IBM Research - Tokyo": 1.0}, "Authors": ["Rana Muhammad Aadil", "Rehan Hafiz", "Muhammad Shafique", "Saad Shoaib", "Asim Munawar", "Jorg Henkel"]}]}, {"DBLP title": "Generalized Boolean symmetries through nested partition refinement.", "DBLP authors": ["Hadi Katebi", "Karem A. Sakallah", "Igor L. Markov"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691200", "OA papers": [{"PaperId": "https://openalex.org/W4244472662", "PaperTitle": "Generalized Boolean symmetries through nested partition refinement", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Hadi Katebi", "Karem A. Sakallah", "Igor L. Markov"]}]}, {"DBLP title": "Encoding multi-valued functions for symmetry.", "DBLP authors": ["Ko-Lung Yuan", "Chien-Yen Kuo", "Jie-Hong R. Jiang", "Meng-Yen Li"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691201", "OA papers": [{"PaperId": "https://openalex.org/W4230713342", "PaperTitle": "Encoding multi-valued functions for symmetry", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Ko-Lung Yuan", "Chien-Yen Kuo", "Jie-Hong R. Jiang", "Lianqing Liu"]}]}, {"DBLP title": "Approximate logic synthesis under general error magnitude and frequency constraints.", "DBLP authors": ["Jin Miao", "Andreas Gerstlauer", "Michael Orshansky"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691202", "OA papers": [{"PaperId": "https://openalex.org/W4231091214", "PaperTitle": "Approximate logic synthesis under general error magnitude and frequency constraints", "Year": 2013, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {}, "Authors": ["Jin Miao", "Andreas Gerstlauer", "Michael Orshansky"]}]}, {"DBLP title": "Partial synthesis through sampling with and without specification.", "DBLP authors": ["Masahiro Fujita", "Satoshi Jo", "Shohei Ono", "Takeshi Matsumoto"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691203", "OA papers": [{"PaperId": "https://openalex.org/W4235567996", "PaperTitle": "Partial synthesis through sampling with and without specification", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"The University of Tokyo": 4.0}, "Authors": ["Masahiro Fujita", "Satoshi Jo", "Shohei Ono", "Takeshi Matsumoto"]}]}, {"DBLP title": "Bayesian model fusion: a statistical framework for efficient pre-silicon validation and post-silicon tuning of complex analog and mixed-signal circuits.", "DBLP authors": ["Xin Li", "Fa Wang", "Shupeng Sun", "Chenjie Gu"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691204", "OA papers": [{"PaperId": "https://openalex.org/W4252410013", "PaperTitle": "Bayesian Model Fusion: A statistical framework for efficient pre-silicon validation and post-silicon tuning of complex analog and mixed-signal circuits", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Xin Li", "Fa Wang", "Shupeng Sun", "Chenjie Gu"]}]}, {"DBLP title": "Uncertainty quantification for integrated circuits: stochastic spectral methods.", "DBLP authors": ["Zheng Zhang", "Ibrahim M. Elfadel", "Luca Daniel"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691205", "OA papers": [{"PaperId": "https://openalex.org/W2617032002", "PaperTitle": "Uncertainty quantification for integrated circuits: Stochastic spectral methods", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Massachusetts Institute of Technology": 2.0}, "Authors": ["Ibrahim M. Elfadel", "Zheng Gang Zhang", "Daniel K. Sodickson"]}]}, {"DBLP title": "Simulation of temporal stochastic phenomena in electronic and biological systems: a comparative review, examples and synergies.", "DBLP authors": ["Alper Demir", "Burak Erman"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691206", "OA papers": [{"PaperId": "https://openalex.org/W4240879727", "PaperTitle": "Simulation of temporal stochastic phenomena in electronic and biological systems: A comparative review, examples and synergies", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Ko\u00e7 University": 2.0}, "Authors": ["Alper Demir", "Burak Erman"]}]}, {"DBLP title": "Hardware security: threat models and metrics.", "DBLP authors": ["Masoud Rostami", "Farinaz Koushanfar", "Jeyavijayan Rajendran", "Ramesh Karri"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691207", "OA papers": [{"PaperId": "https://openalex.org/W4247267706", "PaperTitle": "Hardware security: Threat models and metrics", "Year": 2013, "CitationCount": 63, "EstimatedCitation": 63, "Affiliations": {}, "Authors": ["M. Rostami", "Farinaz Koushanfar", "Jeyavijayan Rajendran", "Ramesh Karri"]}]}, {"DBLP title": "A proof-carrying based framework for trusted microprocessor IP.", "DBLP authors": ["Yier Jin", "Yiorgos Makris"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691208", "OA papers": [{"PaperId": "https://openalex.org/W4237770726", "PaperTitle": "A proof-carrying based framework for trusted microprocessor IP", "Year": 2013, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {}, "Authors": ["Yier Jin", "Yiorgos Makris"]}]}, {"DBLP title": "A write-time based memristive PUF for hardware security applications.", "DBLP authors": ["Garrett S. Rose", "Nathan R. McDonald", "Lok-Kwong Yan", "Bryant T. Wysocki"], "year": 2013, "doi": "https://doi.org/10.1109/ICCAD.2013.6691209", "OA papers": [{"PaperId": "https://openalex.org/W4234063673", "PaperTitle": "A write-time based memristive PUF for hardware security applications", "Year": 2013, "CitationCount": 49, "EstimatedCitation": 49, "Affiliations": {"United States Air Force Research Laboratory": 4.0}, "Authors": ["Garrett S. Rose", "Nathan McDonald", "Lok-Kwong Yan", "Bryant Wysocki"]}]}]