
Measurement_System:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         00026568  00000470  60000470  00008470  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.exidx    00000008  20000000  600269d8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         000005d8  20000008  600269e0  00030008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          0000c668  200005e0  60026fb8  000305e0  2**2
                  ALLOC
  5 .comment      00000637  00000000  00000000  000305e0  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00001368  00000000  00000000  00030c17  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00002f52  00000000  00000000  00031f7f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0001bdc9  00000000  00000000  00034ed1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000038a2  00000000  00000000  00050c9a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000d737  00000000  00000000  0005453c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00004ac8  00000000  00000000  00061c74  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    0000875c  00000000  00000000  0006673c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00006ad9  00000000  00000000  0006ee98  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 000ef077  00000000  00000000  00075971  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  001649e8  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 000012b8  00000000  00000000  00164a0d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .init:

00000000 <__vector_table_vma_base_address>:
   0:	20010000 	.word	0x20010000
   4:	00000299 	.word	0x00000299
   8:	00000309 	.word	0x00000309
   c:	0000030b 	.word	0x0000030b
  10:	0000030d 	.word	0x0000030d
  14:	0000030f 	.word	0x0000030f
  18:	00000311 	.word	0x00000311
	...
  2c:	00013de1 	.word	0x00013de1
  30:	00000315 	.word	0x00000315
  34:	00000000 	.word	0x00000000
  38:	00014071 	.word	0x00014071
  3c:	000140c1 	.word	0x000140c1
  40:	0000031b 	.word	0x0000031b
  44:	00009ba9 	.word	0x00009ba9
  48:	0000031f 	.word	0x0000031f
  4c:	00000321 	.word	0x00000321
  50:	00000323 	.word	0x00000323
  54:	00005375 	.word	0x00005375
  58:	00000327 	.word	0x00000327
  5c:	00000329 	.word	0x00000329
  60:	0000032b 	.word	0x0000032b
  64:	0000032d 	.word	0x0000032d
  68:	00002475 	.word	0x00002475
  6c:	000024a1 	.word	0x000024a1
  70:	00000333 	.word	0x00000333
  74:	00000335 	.word	0x00000335
  78:	00003cd5 	.word	0x00003cd5
  7c:	00000339 	.word	0x00000339
  80:	0000033b 	.word	0x0000033b
  84:	00003d01 	.word	0x00003d01
  88:	0000033f 	.word	0x0000033f
  8c:	00000341 	.word	0x00000341
  90:	00000343 	.word	0x00000343
  94:	00000345 	.word	0x00000345
  98:	00000347 	.word	0x00000347
  9c:	00000349 	.word	0x00000349
  a0:	0000034b 	.word	0x0000034b
	...
  bc:	0000034d 	.word	0x0000034d
  c0:	0000034f 	.word	0x0000034f
  c4:	00000351 	.word	0x00000351
  c8:	00000353 	.word	0x00000353
  cc:	00000355 	.word	0x00000355
  d0:	00000357 	.word	0x00000357
  d4:	00000359 	.word	0x00000359
  d8:	0000035b 	.word	0x0000035b
  dc:	0000035d 	.word	0x0000035d
  e0:	00000a51 	.word	0x00000a51
  e4:	00000361 	.word	0x00000361
  e8:	00000363 	.word	0x00000363
  ec:	00000365 	.word	0x00000365
  f0:	00000367 	.word	0x00000367
  f4:	00000369 	.word	0x00000369
  f8:	0000036b 	.word	0x0000036b
  fc:	0000036d 	.word	0x0000036d
 100:	0000036f 	.word	0x0000036f
 104:	00000371 	.word	0x00000371
 108:	00000373 	.word	0x00000373
 10c:	00000375 	.word	0x00000375
 110:	00000377 	.word	0x00000377
 114:	00000379 	.word	0x00000379
 118:	0000037b 	.word	0x0000037b
 11c:	0000037d 	.word	0x0000037d
 120:	0000037f 	.word	0x0000037f
 124:	00000381 	.word	0x00000381
 128:	00000383 	.word	0x00000383
 12c:	00000385 	.word	0x00000385
 130:	00000387 	.word	0x00000387
 134:	00000389 	.word	0x00000389
 138:	0000038b 	.word	0x0000038b
 13c:	0000038d 	.word	0x0000038d
 140:	0000038f 	.word	0x0000038f
 144:	00000391 	.word	0x00000391
 148:	00000393 	.word	0x00000393
 14c:	00000395 	.word	0x00000395
 150:	00000397 	.word	0x00000397
 154:	00000399 	.word	0x00000399
 158:	0000039b 	.word	0x0000039b
 15c:	0000039d 	.word	0x0000039d
 160:	0000039f 	.word	0x0000039f
 164:	000003a1 	.word	0x000003a1
 168:	000003a3 	.word	0x000003a3
 16c:	000003a5 	.word	0x000003a5
 170:	000003a7 	.word	0x000003a7
 174:	000003a9 	.word	0x000003a9
 178:	000003ab 	.word	0x000003ab
 17c:	000003ad 	.word	0x000003ad
 180:	000003af 	.word	0x000003af
 184:	000003b1 	.word	0x000003b1
 188:	000003b3 	.word	0x000003b3
 18c:	000003b5 	.word	0x000003b5
 190:	000003b7 	.word	0x000003b7
 194:	000003b9 	.word	0x000003b9
 198:	000003bb 	.word	0x000003bb
 19c:	000003bd 	.word	0x000003bd
 1a0:	000003bf 	.word	0x000003bf
 1a4:	000003c1 	.word	0x000003c1
 1a8:	000003c3 	.word	0x000003c3
 1ac:	000003c5 	.word	0x000003c5
 1b0:	000003c7 	.word	0x000003c7
 1b4:	000003c9 	.word	0x000003c9
 1b8:	000003cb 	.word	0x000003cb
 1bc:	000003cd 	.word	0x000003cd
 1c0:	000003cf 	.word	0x000003cf
 1c4:	000003d1 	.word	0x000003d1
 1c8:	000003d3 	.word	0x000003d3
 1cc:	000003d5 	.word	0x000003d5
 1d0:	000003d7 	.word	0x000003d7
 1d4:	000003d9 	.word	0x000003d9
 1d8:	000003db 	.word	0x000003db
 1dc:	000003dd 	.word	0x000003dd
 1e0:	000003df 	.word	0x000003df
 1e4:	000003e1 	.word	0x000003e1
 1e8:	000003e3 	.word	0x000003e3
 1ec:	000003e5 	.word	0x000003e5
 1f0:	000003e7 	.word	0x000003e7
 1f4:	000003e9 	.word	0x000003e9
 1f8:	000003eb 	.word	0x000003eb
 1fc:	000003ed 	.word	0x000003ed
 200:	000003ef 	.word	0x000003ef
 204:	000003f1 	.word	0x000003f1
 208:	000003f3 	.word	0x000003f3
 20c:	000003f5 	.word	0x000003f5
 210:	000003f7 	.word	0x000003f7
 214:	000003f9 	.word	0x000003f9
 218:	00007b75 	.word	0x00007b75
 21c:	00007b9d 	.word	0x00007b9d
 220:	00007bc5 	.word	0x00007bc5
 224:	00007bed 	.word	0x00007bed
 228:	00007c15 	.word	0x00007c15
 22c:	00007c3d 	.word	0x00007c3d
 230:	00007c65 	.word	0x00007c65
 234:	00007c8d 	.word	0x00007c8d
 238:	00007cb5 	.word	0x00007cb5
 23c:	00007cdd 	.word	0x00007cdd
 240:	00007d05 	.word	0x00007d05
 244:	00007d2d 	.word	0x00007d2d
 248:	00007d55 	.word	0x00007d55
 24c:	00007d7d 	.word	0x00007d7d
 250:	00007da5 	.word	0x00007da5
 254:	00007dcd 	.word	0x00007dcd
 258:	00007df5 	.word	0x00007df5
 25c:	00007e1d 	.word	0x00007e1d
 260:	00007e45 	.word	0x00007e45
 264:	00007e6d 	.word	0x00007e6d
 268:	00007e95 	.word	0x00007e95
 26c:	00007ebd 	.word	0x00007ebd
 270:	00007ee5 	.word	0x00007ee5
 274:	00007f0d 	.word	0x00007f0d
 278:	00007f35 	.word	0x00007f35
 27c:	00007f5d 	.word	0x00007f5d
 280:	00007f85 	.word	0x00007f85
 284:	00007fad 	.word	0x00007fad
 288:	00007fd5 	.word	0x00007fd5
 28c:	00007ffd 	.word	0x00007ffd
 290:	00008025 	.word	0x00008025
 294:	0000804d 	.word	0x0000804d

00000298 <Reset_Handler>:
 298:	4868      	ldr	r0, [pc, #416]	; (43c <ACE_ADC2_FifoEmpty_IRQHandler+0x44>)
 29a:	4780      	blx	r0
 29c:	4868      	ldr	r0, [pc, #416]	; (440 <ACE_ADC2_FifoEmpty_IRQHandler+0x48>)
 29e:	2800      	cmp	r0, #0
 2a0:	d10b      	bne.n	2ba <copy_data>
 2a2:	4868      	ldr	r0, [pc, #416]	; (444 <ACE_ADC2_FifoEmpty_IRQHandler+0x4c>)
 2a4:	4968      	ldr	r1, [pc, #416]	; (448 <ACE_ADC2_FifoEmpty_IRQHandler+0x50>)
 2a6:	4a69      	ldr	r2, [pc, #420]	; (44c <ACE_ADC2_FifoEmpty_IRQHandler+0x54>)
 2a8:	4288      	cmp	r0, r1
 2aa:	d006      	beq.n	2ba <copy_data>

000002ac <copy_code_loop>:
 2ac:	4291      	cmp	r1, r2
 2ae:	bf1c      	itt	ne
 2b0:	f850 3b04 	ldrne.w	r3, [r0], #4
 2b4:	f841 3b04 	strne.w	r3, [r1], #4
 2b8:	d1f8      	bne.n	2ac <copy_code_loop>

000002ba <copy_data>:
 2ba:	4865      	ldr	r0, [pc, #404]	; (450 <ACE_ADC2_FifoEmpty_IRQHandler+0x58>)
 2bc:	4965      	ldr	r1, [pc, #404]	; (454 <ACE_ADC2_FifoEmpty_IRQHandler+0x5c>)
 2be:	4a66      	ldr	r2, [pc, #408]	; (458 <ACE_ADC2_FifoEmpty_IRQHandler+0x60>)
 2c0:	4288      	cmp	r0, r1
 2c2:	d006      	beq.n	2d2 <clear_bss>

000002c4 <copy_data_loop>:
 2c4:	4291      	cmp	r1, r2
 2c6:	bf1c      	itt	ne
 2c8:	f850 3b04 	ldrne.w	r3, [r0], #4
 2cc:	f841 3b04 	strne.w	r3, [r1], #4
 2d0:	d1f8      	bne.n	2c4 <copy_data_loop>

000002d2 <clear_bss>:
 2d2:	4862      	ldr	r0, [pc, #392]	; (45c <ACE_ADC2_FifoEmpty_IRQHandler+0x64>)
 2d4:	4962      	ldr	r1, [pc, #392]	; (460 <ACE_ADC2_FifoEmpty_IRQHandler+0x68>)
 2d6:	4a63      	ldr	r2, [pc, #396]	; (464 <ACE_ADC2_FifoEmpty_IRQHandler+0x6c>)

000002d8 <clear_bss_loop>:
 2d8:	4291      	cmp	r1, r2
 2da:	bf18      	it	ne
 2dc:	f841 0b04 	strne.w	r0, [r1], #4
 2e0:	d1fa      	bne.n	2d8 <clear_bss_loop>
	...

000002f0 <call_glob_ctor>:
 2f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 468 <ACE_ADC2_FifoEmpty_IRQHandler+0x70>
 2f4:	f20f 0e03 	addw	lr, pc, #3
 2f8:	4700      	bx	r0

000002fa <branch_to_main>:
 2fa:	f04f 0000 	mov.w	r0, #0
 2fe:	f04f 0100 	mov.w	r1, #0
 302:	f8df f168 	ldr.w	pc, [pc, #360]	; 46c <ACE_ADC2_FifoEmpty_IRQHandler+0x74>

00000306 <ExitLoop>:
 306:	e7fe      	b.n	306 <ExitLoop>

00000308 <NMI_Handler>:
 308:	e7fe      	b.n	308 <NMI_Handler>

0000030a <HardFault_Handler>:
 30a:	e7fe      	b.n	30a <HardFault_Handler>

0000030c <MemManage_Handler>:
 30c:	e7fe      	b.n	30c <MemManage_Handler>

0000030e <BusFault_Handler>:
 30e:	e7fe      	b.n	30e <BusFault_Handler>

00000310 <UsageFault_Handler>:
 310:	e7fe      	b.n	310 <UsageFault_Handler>
 312:	e7fe      	b.n	312 <UsageFault_Handler+0x2>

00000314 <DebugMon_Handler>:
 314:	e7fe      	b.n	314 <DebugMon_Handler>
 316:	e7fe      	b.n	316 <DebugMon_Handler+0x2>
 318:	e7fe      	b.n	318 <DebugMon_Handler+0x4>

0000031a <WdogWakeup_IRQHandler>:
 31a:	e7fe      	b.n	31a <WdogWakeup_IRQHandler>
 31c:	e7fe      	b.n	31c <WdogWakeup_IRQHandler+0x2>

0000031e <BrownOut_3_3V_IRQHandler>:
 31e:	e7fe      	b.n	31e <BrownOut_3_3V_IRQHandler>

00000320 <RTC_Match_IRQHandler>:
 320:	e7fe      	b.n	320 <RTC_Match_IRQHandler>

00000322 <RTCIF_Pub_IRQHandler>:
 322:	e7fe      	b.n	322 <RTCIF_Pub_IRQHandler>
 324:	e7fe      	b.n	324 <RTCIF_Pub_IRQHandler+0x2>

00000326 <IAP_IRQHandler>:
 326:	e7fe      	b.n	326 <IAP_IRQHandler>

00000328 <ENVM0_IRQHandler>:
 328:	e7fe      	b.n	328 <ENVM0_IRQHandler>

0000032a <ENVM1_IRQHandler>:
 32a:	e7fe      	b.n	32a <ENVM1_IRQHandler>

0000032c <DMA_IRQHandler>:
 32c:	e7fe      	b.n	32c <DMA_IRQHandler>
 32e:	e7fe      	b.n	32e <DMA_IRQHandler+0x2>
 330:	e7fe      	b.n	330 <DMA_IRQHandler+0x4>

00000332 <SPI0_IRQHandler>:
 332:	e7fe      	b.n	332 <SPI0_IRQHandler>

00000334 <SPI1_IRQHandler>:
 334:	e7fe      	b.n	334 <SPI1_IRQHandler>
 336:	e7fe      	b.n	336 <SPI1_IRQHandler+0x2>

00000338 <I2C0_SMBAlert_IRQHandler>:
 338:	e7fe      	b.n	338 <I2C0_SMBAlert_IRQHandler>

0000033a <I2C0_SMBus_IRQHandler>:
 33a:	e7fe      	b.n	33a <I2C0_SMBus_IRQHandler>
 33c:	e7fe      	b.n	33c <I2C0_SMBus_IRQHandler+0x2>

0000033e <I2C1_SMBAlert_IRQHandler>:
 33e:	e7fe      	b.n	33e <I2C1_SMBAlert_IRQHandler>

00000340 <I2C1_SMBus_IRQHandler>:
 340:	e7fe      	b.n	340 <I2C1_SMBus_IRQHandler>

00000342 <Timer1_IRQHandler>:
 342:	e7fe      	b.n	342 <Timer1_IRQHandler>

00000344 <Timer2_IRQHandler>:
 344:	e7fe      	b.n	344 <Timer2_IRQHandler>

00000346 <PLL_Lock_IRQHandler>:
 346:	e7fe      	b.n	346 <PLL_Lock_IRQHandler>

00000348 <PLL_LockLost_IRQHandler>:
 348:	e7fe      	b.n	348 <PLL_LockLost_IRQHandler>

0000034a <CommError_IRQHandler>:
 34a:	e7fe      	b.n	34a <CommError_IRQHandler>

0000034c <Fabric_IRQHandler>:
 34c:	e7fe      	b.n	34c <Fabric_IRQHandler>

0000034e <GPIO0_IRQHandler>:
 34e:	e7fe      	b.n	34e <GPIO0_IRQHandler>

00000350 <GPIO1_IRQHandler>:
 350:	e7fe      	b.n	350 <GPIO1_IRQHandler>

00000352 <GPIO2_IRQHandler>:
 352:	e7fe      	b.n	352 <GPIO2_IRQHandler>

00000354 <GPIO3_IRQHandler>:
 354:	e7fe      	b.n	354 <GPIO3_IRQHandler>

00000356 <GPIO4_IRQHandler>:
 356:	e7fe      	b.n	356 <GPIO4_IRQHandler>

00000358 <GPIO5_IRQHandler>:
 358:	e7fe      	b.n	358 <GPIO5_IRQHandler>

0000035a <GPIO6_IRQHandler>:
 35a:	e7fe      	b.n	35a <GPIO6_IRQHandler>

0000035c <GPIO7_IRQHandler>:
 35c:	e7fe      	b.n	35c <GPIO7_IRQHandler>
 35e:	e7fe      	b.n	35e <GPIO7_IRQHandler+0x2>

00000360 <GPIO9_IRQHandler>:
 360:	e7fe      	b.n	360 <GPIO9_IRQHandler>

00000362 <GPIO10_IRQHandler>:
 362:	e7fe      	b.n	362 <GPIO10_IRQHandler>

00000364 <GPIO11_IRQHandler>:
 364:	e7fe      	b.n	364 <GPIO11_IRQHandler>

00000366 <GPIO12_IRQHandler>:
 366:	e7fe      	b.n	366 <GPIO12_IRQHandler>

00000368 <GPIO13_IRQHandler>:
 368:	e7fe      	b.n	368 <GPIO13_IRQHandler>

0000036a <GPIO14_IRQHandler>:
 36a:	e7fe      	b.n	36a <GPIO14_IRQHandler>

0000036c <GPIO15_IRQHandler>:
 36c:	e7fe      	b.n	36c <GPIO15_IRQHandler>

0000036e <GPIO16_IRQHandler>:
 36e:	e7fe      	b.n	36e <GPIO16_IRQHandler>

00000370 <GPIO17_IRQHandler>:
 370:	e7fe      	b.n	370 <GPIO17_IRQHandler>

00000372 <GPIO18_IRQHandler>:
 372:	e7fe      	b.n	372 <GPIO18_IRQHandler>

00000374 <GPIO19_IRQHandler>:
 374:	e7fe      	b.n	374 <GPIO19_IRQHandler>

00000376 <GPIO20_IRQHandler>:
 376:	e7fe      	b.n	376 <GPIO20_IRQHandler>

00000378 <GPIO21_IRQHandler>:
 378:	e7fe      	b.n	378 <GPIO21_IRQHandler>

0000037a <GPIO22_IRQHandler>:
 37a:	e7fe      	b.n	37a <GPIO22_IRQHandler>

0000037c <GPIO23_IRQHandler>:
 37c:	e7fe      	b.n	37c <GPIO23_IRQHandler>

0000037e <GPIO24_IRQHandler>:
 37e:	e7fe      	b.n	37e <GPIO24_IRQHandler>

00000380 <GPIO25_IRQHandler>:
 380:	e7fe      	b.n	380 <GPIO25_IRQHandler>

00000382 <GPIO26_IRQHandler>:
 382:	e7fe      	b.n	382 <GPIO26_IRQHandler>

00000384 <GPIO27_IRQHandler>:
 384:	e7fe      	b.n	384 <GPIO27_IRQHandler>

00000386 <GPIO28_IRQHandler>:
 386:	e7fe      	b.n	386 <GPIO28_IRQHandler>

00000388 <GPIO29_IRQHandler>:
 388:	e7fe      	b.n	388 <GPIO29_IRQHandler>

0000038a <GPIO30_IRQHandler>:
 38a:	e7fe      	b.n	38a <GPIO30_IRQHandler>

0000038c <GPIO31_IRQHandler>:
 38c:	e7fe      	b.n	38c <GPIO31_IRQHandler>

0000038e <ACE_PC0_Flag0_IRQHandler>:
 38e:	e7fe      	b.n	38e <ACE_PC0_Flag0_IRQHandler>

00000390 <ACE_PC0_Flag1_IRQHandler>:
 390:	e7fe      	b.n	390 <ACE_PC0_Flag1_IRQHandler>

00000392 <ACE_PC0_Flag2_IRQHandler>:
 392:	e7fe      	b.n	392 <ACE_PC0_Flag2_IRQHandler>

00000394 <ACE_PC0_Flag3_IRQHandler>:
 394:	e7fe      	b.n	394 <ACE_PC0_Flag3_IRQHandler>

00000396 <ACE_PC1_Flag0_IRQHandler>:
 396:	e7fe      	b.n	396 <ACE_PC1_Flag0_IRQHandler>

00000398 <ACE_PC1_Flag1_IRQHandler>:
 398:	e7fe      	b.n	398 <ACE_PC1_Flag1_IRQHandler>

0000039a <ACE_PC1_Flag2_IRQHandler>:
 39a:	e7fe      	b.n	39a <ACE_PC1_Flag2_IRQHandler>

0000039c <ACE_PC1_Flag3_IRQHandler>:
 39c:	e7fe      	b.n	39c <ACE_PC1_Flag3_IRQHandler>

0000039e <ACE_PC2_Flag0_IRQHandler>:
 39e:	e7fe      	b.n	39e <ACE_PC2_Flag0_IRQHandler>

000003a0 <ACE_PC2_Flag1_IRQHandler>:
 3a0:	e7fe      	b.n	3a0 <ACE_PC2_Flag1_IRQHandler>

000003a2 <ACE_PC2_Flag2_IRQHandler>:
 3a2:	e7fe      	b.n	3a2 <ACE_PC2_Flag2_IRQHandler>

000003a4 <ACE_PC2_Flag3_IRQHandler>:
 3a4:	e7fe      	b.n	3a4 <ACE_PC2_Flag3_IRQHandler>

000003a6 <ACE_ADC0_DataValid_IRQHandler>:
 3a6:	e7fe      	b.n	3a6 <ACE_ADC0_DataValid_IRQHandler>

000003a8 <ACE_ADC1_DataValid_IRQHandler>:
 3a8:	e7fe      	b.n	3a8 <ACE_ADC1_DataValid_IRQHandler>

000003aa <ACE_ADC2_DataValid_IRQHandler>:
 3aa:	e7fe      	b.n	3aa <ACE_ADC2_DataValid_IRQHandler>

000003ac <ACE_ADC0_CalDone_IRQHandler>:
 3ac:	e7fe      	b.n	3ac <ACE_ADC0_CalDone_IRQHandler>

000003ae <ACE_ADC1_CalDone_IRQHandler>:
 3ae:	e7fe      	b.n	3ae <ACE_ADC1_CalDone_IRQHandler>

000003b0 <ACE_ADC2_CalDone_IRQHandler>:
 3b0:	e7fe      	b.n	3b0 <ACE_ADC2_CalDone_IRQHandler>

000003b2 <ACE_ADC0_CalStart_IRQHandler>:
 3b2:	e7fe      	b.n	3b2 <ACE_ADC0_CalStart_IRQHandler>

000003b4 <ACE_ADC1_CalStart_IRQHandler>:
 3b4:	e7fe      	b.n	3b4 <ACE_ADC1_CalStart_IRQHandler>

000003b6 <ACE_ADC2_CalStart_IRQHandler>:
 3b6:	e7fe      	b.n	3b6 <ACE_ADC2_CalStart_IRQHandler>

000003b8 <ACE_Comp0_Fall_IRQHandler>:
 3b8:	e7fe      	b.n	3b8 <ACE_Comp0_Fall_IRQHandler>

000003ba <ACE_Comp1_Fall_IRQHandler>:
 3ba:	e7fe      	b.n	3ba <ACE_Comp1_Fall_IRQHandler>

000003bc <ACE_Comp2_Fall_IRQHandler>:
 3bc:	e7fe      	b.n	3bc <ACE_Comp2_Fall_IRQHandler>

000003be <ACE_Comp3_Fall_IRQHandler>:
 3be:	e7fe      	b.n	3be <ACE_Comp3_Fall_IRQHandler>

000003c0 <ACE_Comp4_Fall_IRQHandler>:
 3c0:	e7fe      	b.n	3c0 <ACE_Comp4_Fall_IRQHandler>

000003c2 <ACE_Comp5_Fall_IRQHandler>:
 3c2:	e7fe      	b.n	3c2 <ACE_Comp5_Fall_IRQHandler>

000003c4 <ACE_Comp6_Fall_IRQHandler>:
 3c4:	e7fe      	b.n	3c4 <ACE_Comp6_Fall_IRQHandler>

000003c6 <ACE_Comp7_Fall_IRQHandler>:
 3c6:	e7fe      	b.n	3c6 <ACE_Comp7_Fall_IRQHandler>

000003c8 <ACE_Comp8_Fall_IRQHandler>:
 3c8:	e7fe      	b.n	3c8 <ACE_Comp8_Fall_IRQHandler>

000003ca <ACE_Comp9_Fall_IRQHandler>:
 3ca:	e7fe      	b.n	3ca <ACE_Comp9_Fall_IRQHandler>

000003cc <ACE_Comp10_Fall_IRQHandler>:
 3cc:	e7fe      	b.n	3cc <ACE_Comp10_Fall_IRQHandler>

000003ce <ACE_Comp11_Fall_IRQHandler>:
 3ce:	e7fe      	b.n	3ce <ACE_Comp11_Fall_IRQHandler>

000003d0 <ACE_Comp0_Rise_IRQHandler>:
 3d0:	e7fe      	b.n	3d0 <ACE_Comp0_Rise_IRQHandler>

000003d2 <ACE_Comp1_Rise_IRQHandler>:
 3d2:	e7fe      	b.n	3d2 <ACE_Comp1_Rise_IRQHandler>

000003d4 <ACE_Comp2_Rise_IRQHandler>:
 3d4:	e7fe      	b.n	3d4 <ACE_Comp2_Rise_IRQHandler>

000003d6 <ACE_Comp3_Rise_IRQHandler>:
 3d6:	e7fe      	b.n	3d6 <ACE_Comp3_Rise_IRQHandler>

000003d8 <ACE_Comp4_Rise_IRQHandler>:
 3d8:	e7fe      	b.n	3d8 <ACE_Comp4_Rise_IRQHandler>

000003da <ACE_Comp5_Rise_IRQHandler>:
 3da:	e7fe      	b.n	3da <ACE_Comp5_Rise_IRQHandler>

000003dc <ACE_Comp6_Rise_IRQHandler>:
 3dc:	e7fe      	b.n	3dc <ACE_Comp6_Rise_IRQHandler>

000003de <ACE_Comp7_Rise_IRQHandler>:
 3de:	e7fe      	b.n	3de <ACE_Comp7_Rise_IRQHandler>

000003e0 <ACE_Comp8_Rise_IRQHandler>:
 3e0:	e7fe      	b.n	3e0 <ACE_Comp8_Rise_IRQHandler>

000003e2 <ACE_Comp9_Rise_IRQHandler>:
 3e2:	e7fe      	b.n	3e2 <ACE_Comp9_Rise_IRQHandler>

000003e4 <ACE_Comp10_Rise_IRQHandler>:
 3e4:	e7fe      	b.n	3e4 <ACE_Comp10_Rise_IRQHandler>

000003e6 <ACE_Comp11_Rise_IRQHandler>:
 3e6:	e7fe      	b.n	3e6 <ACE_Comp11_Rise_IRQHandler>

000003e8 <ACE_ADC0_FifoFull_IRQHandler>:
 3e8:	e7fe      	b.n	3e8 <ACE_ADC0_FifoFull_IRQHandler>

000003ea <ACE_ADC0_FifoAFull_IRQHandler>:
 3ea:	e7fe      	b.n	3ea <ACE_ADC0_FifoAFull_IRQHandler>

000003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
 3ec:	e7fe      	b.n	3ec <ACE_ADC0_FifoEmpty_IRQHandler>

000003ee <ACE_ADC1_FifoFull_IRQHandler>:
 3ee:	e7fe      	b.n	3ee <ACE_ADC1_FifoFull_IRQHandler>

000003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
 3f0:	e7fe      	b.n	3f0 <ACE_ADC1_FifoAFull_IRQHandler>

000003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
 3f2:	e7fe      	b.n	3f2 <ACE_ADC1_FifoEmpty_IRQHandler>

000003f4 <ACE_ADC2_FifoFull_IRQHandler>:
 3f4:	e7fe      	b.n	3f4 <ACE_ADC2_FifoFull_IRQHandler>

000003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
 3f6:	e7fe      	b.n	3f6 <ACE_ADC2_FifoAFull_IRQHandler>

000003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
 3f8:	e7fe      	b.n	3f8 <ACE_ADC2_FifoEmpty_IRQHandler>
 3fa:	e7fe      	b.n	3fa <ACE_ADC2_FifoEmpty_IRQHandler+0x2>
 3fc:	e7fe      	b.n	3fc <ACE_ADC2_FifoEmpty_IRQHandler+0x4>
 3fe:	e7fe      	b.n	3fe <ACE_ADC2_FifoEmpty_IRQHandler+0x6>
 400:	e7fe      	b.n	400 <ACE_ADC2_FifoEmpty_IRQHandler+0x8>
 402:	e7fe      	b.n	402 <ACE_ADC2_FifoEmpty_IRQHandler+0xa>
 404:	e7fe      	b.n	404 <ACE_ADC2_FifoEmpty_IRQHandler+0xc>
 406:	e7fe      	b.n	406 <ACE_ADC2_FifoEmpty_IRQHandler+0xe>
 408:	e7fe      	b.n	408 <ACE_ADC2_FifoEmpty_IRQHandler+0x10>
 40a:	e7fe      	b.n	40a <ACE_ADC2_FifoEmpty_IRQHandler+0x12>
 40c:	e7fe      	b.n	40c <ACE_ADC2_FifoEmpty_IRQHandler+0x14>
 40e:	e7fe      	b.n	40e <ACE_ADC2_FifoEmpty_IRQHandler+0x16>
 410:	e7fe      	b.n	410 <ACE_ADC2_FifoEmpty_IRQHandler+0x18>
 412:	e7fe      	b.n	412 <ACE_ADC2_FifoEmpty_IRQHandler+0x1a>
 414:	e7fe      	b.n	414 <ACE_ADC2_FifoEmpty_IRQHandler+0x1c>
 416:	e7fe      	b.n	416 <ACE_ADC2_FifoEmpty_IRQHandler+0x1e>
 418:	e7fe      	b.n	418 <ACE_ADC2_FifoEmpty_IRQHandler+0x20>
 41a:	e7fe      	b.n	41a <ACE_ADC2_FifoEmpty_IRQHandler+0x22>
 41c:	e7fe      	b.n	41c <ACE_ADC2_FifoEmpty_IRQHandler+0x24>
 41e:	e7fe      	b.n	41e <ACE_ADC2_FifoEmpty_IRQHandler+0x26>
 420:	e7fe      	b.n	420 <ACE_ADC2_FifoEmpty_IRQHandler+0x28>
 422:	e7fe      	b.n	422 <ACE_ADC2_FifoEmpty_IRQHandler+0x2a>
 424:	e7fe      	b.n	424 <ACE_ADC2_FifoEmpty_IRQHandler+0x2c>
 426:	e7fe      	b.n	426 <ACE_ADC2_FifoEmpty_IRQHandler+0x2e>
 428:	e7fe      	b.n	428 <ACE_ADC2_FifoEmpty_IRQHandler+0x30>
 42a:	e7fe      	b.n	42a <ACE_ADC2_FifoEmpty_IRQHandler+0x32>
 42c:	e7fe      	b.n	42c <ACE_ADC2_FifoEmpty_IRQHandler+0x34>
 42e:	e7fe      	b.n	42e <ACE_ADC2_FifoEmpty_IRQHandler+0x36>
 430:	e7fe      	b.n	430 <ACE_ADC2_FifoEmpty_IRQHandler+0x38>
 432:	e7fe      	b.n	432 <ACE_ADC2_FifoEmpty_IRQHandler+0x3a>
 434:	e7fe      	b.n	434 <ACE_ADC2_FifoEmpty_IRQHandler+0x3c>
 436:	e7fe      	b.n	436 <ACE_ADC2_FifoEmpty_IRQHandler+0x3e>
 438:	e7fe      	b.n	438 <ACE_ADC2_FifoEmpty_IRQHandler+0x40>
 43a:	0000      	.short	0x0000
 43c:	00009ee5 	.word	0x00009ee5
 440:	00000001 	.word	0x00000001
 444:	60000470 	.word	0x60000470
 448:	00000470 	.word	0x00000470
 44c:	20000008 	.word	0x20000008
 450:	600269e0 	.word	0x600269e0
 454:	20000008 	.word	0x20000008
 458:	200005e0 	.word	0x200005e0
 45c:	00000000 	.word	0x00000000
 460:	200005e0 	.word	0x200005e0
 464:	2000cc48 	.word	0x2000cc48
 468:	00014a49 	.word	0x00014a49
 46c:	00000909 	.word	0x00000909

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
     470:	f240 53e0 	movw	r3, #1504	; 0x5e0
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
     484:	f240 0008 	movw	r0, #8
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <MSS_GPIO_set_outputs>:
static __INLINE void
MSS_GPIO_set_outputs
(
   uint32_t value
)
{
     4a0:	b480      	push	{r7}
     4a2:	b083      	sub	sp, #12
     4a4:	af00      	add	r7, sp, #0
     4a6:	6078      	str	r0, [r7, #4]
    GPIO->GPIO_OUT = value;
     4a8:	f243 0300 	movw	r3, #12288	; 0x3000
     4ac:	f2c4 0301 	movt	r3, #16385	; 0x4001
     4b0:	687a      	ldr	r2, [r7, #4]
     4b2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
     4b6:	f107 070c 	add.w	r7, r7, #12
     4ba:	46bd      	mov	sp, r7
     4bc:	bc80      	pop	{r7}
     4be:	4770      	bx	lr

000004c0 <vParTestInitialise>:
static volatile unsigned long ulGPIOState = 0UL;

/*-----------------------------------------------------------*/

void vParTestInitialise( void )
{
     4c0:	b580      	push	{r7, lr}
     4c2:	b082      	sub	sp, #8
     4c4:	af00      	add	r7, sp, #0
long x;

	/* Initialise the GPIO */
	MSS_GPIO_init();
     4c6:	f003 fc6b 	bl	3da0 <MSS_GPIO_init>

	/* Set up GPIO for the LEDs. */
	for( x = 0; x < partstMAX_LEDS; x++ )
     4ca:	f04f 0300 	mov.w	r3, #0
     4ce:	607b      	str	r3, [r7, #4]
     4d0:	e00a      	b.n	4e8 <vParTestInitialise+0x28>
	{
		MSS_GPIO_config( ( mss_gpio_id_t ) x , MSS_GPIO_OUTPUT_MODE );
     4d2:	687b      	ldr	r3, [r7, #4]
     4d4:	b2db      	uxtb	r3, r3
     4d6:	4618      	mov	r0, r3
     4d8:	f04f 0105 	mov.w	r1, #5
     4dc:	f003 fc96 	bl	3e0c <MSS_GPIO_config>

	/* Initialise the GPIO */
	MSS_GPIO_init();

	/* Set up GPIO for the LEDs. */
	for( x = 0; x < partstMAX_LEDS; x++ )
     4e0:	687b      	ldr	r3, [r7, #4]
     4e2:	f103 0301 	add.w	r3, r3, #1
     4e6:	607b      	str	r3, [r7, #4]
     4e8:	687b      	ldr	r3, [r7, #4]
     4ea:	2b07      	cmp	r3, #7
     4ec:	ddf1      	ble.n	4d2 <vParTestInitialise+0x12>
	{
		MSS_GPIO_config( ( mss_gpio_id_t ) x , MSS_GPIO_OUTPUT_MODE );
	}

	/* All LEDs start off. */
	ulGPIOState = 0xffffffffUL;
     4ee:	f240 53e4 	movw	r3, #1508	; 0x5e4
     4f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4f6:	f04f 32ff 	mov.w	r2, #4294967295
     4fa:	601a      	str	r2, [r3, #0]
	MSS_GPIO_set_outputs( ulGPIOState );
     4fc:	f240 53e4 	movw	r3, #1508	; 0x5e4
     500:	f2c2 0300 	movt	r3, #8192	; 0x2000
     504:	681b      	ldr	r3, [r3, #0]
     506:	4618      	mov	r0, r3
     508:	f7ff ffca 	bl	4a0 <MSS_GPIO_set_outputs>
}
     50c:	f107 0708 	add.w	r7, r7, #8
     510:	46bd      	mov	sp, r7
     512:	bd80      	pop	{r7, pc}

00000514 <vParTestSetLED>:
/*-----------------------------------------------------------*/

void vParTestSetLED( unsigned portBASE_TYPE uxLED, signed portBASE_TYPE xValue )
{
     514:	b580      	push	{r7, lr}
     516:	b082      	sub	sp, #8
     518:	af00      	add	r7, sp, #0
     51a:	6078      	str	r0, [r7, #4]
     51c:	6039      	str	r1, [r7, #0]
	if( uxLED < partstMAX_LEDS )
     51e:	687b      	ldr	r3, [r7, #4]
     520:	2b07      	cmp	r3, #7
     522:	d833      	bhi.n	58c <vParTestSetLED+0x78>
	{
		/* A critical section is used as the LEDs are also accessed from an
		interrupt. */
		taskENTER_CRITICAL();
     524:	f013 fd38 	bl	13f98 <vPortEnterCritical>
		{
			if( xValue == pdTRUE )
     528:	683b      	ldr	r3, [r7, #0]
     52a:	2b01      	cmp	r3, #1
     52c:	d113      	bne.n	556 <vParTestSetLED+0x42>
			{
				ulGPIOState &= ~( 1UL << uxLED );
     52e:	687b      	ldr	r3, [r7, #4]
     530:	f04f 0201 	mov.w	r2, #1
     534:	fa02 f303 	lsl.w	r3, r2, r3
     538:	ea6f 0203 	mvn.w	r2, r3
     53c:	f240 53e4 	movw	r3, #1508	; 0x5e4
     540:	f2c2 0300 	movt	r3, #8192	; 0x2000
     544:	681b      	ldr	r3, [r3, #0]
     546:	ea02 0203 	and.w	r2, r2, r3
     54a:	f240 53e4 	movw	r3, #1508	; 0x5e4
     54e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     552:	601a      	str	r2, [r3, #0]
     554:	e010      	b.n	578 <vParTestSetLED+0x64>
			}
			else
			{
				ulGPIOState |= ( 1UL << uxLED );
     556:	687b      	ldr	r3, [r7, #4]
     558:	f04f 0201 	mov.w	r2, #1
     55c:	fa02 f203 	lsl.w	r2, r2, r3
     560:	f240 53e4 	movw	r3, #1508	; 0x5e4
     564:	f2c2 0300 	movt	r3, #8192	; 0x2000
     568:	681b      	ldr	r3, [r3, #0]
     56a:	ea42 0203 	orr.w	r2, r2, r3
     56e:	f240 53e4 	movw	r3, #1508	; 0x5e4
     572:	f2c2 0300 	movt	r3, #8192	; 0x2000
     576:	601a      	str	r2, [r3, #0]
			}
			
			MSS_GPIO_set_outputs( ulGPIOState );
     578:	f240 53e4 	movw	r3, #1508	; 0x5e4
     57c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     580:	681b      	ldr	r3, [r3, #0]
     582:	4618      	mov	r0, r3
     584:	f7ff ff8c 	bl	4a0 <MSS_GPIO_set_outputs>
		}
		taskEXIT_CRITICAL();
     588:	f013 fd3e 	bl	14008 <vPortExitCritical>
	}
}
     58c:	f107 0708 	add.w	r7, r7, #8
     590:	46bd      	mov	sp, r7
     592:	bd80      	pop	{r7, pc}

00000594 <vParTestSetLEDFromISR>:
/*-----------------------------------------------------------*/

void vParTestSetLEDFromISR( unsigned portBASE_TYPE uxLED, signed portBASE_TYPE xValue )
{
     594:	b580      	push	{r7, lr}
     596:	b086      	sub	sp, #24
     598:	af00      	add	r7, sp, #0
     59a:	6078      	str	r0, [r7, #4]
     59c:	6039      	str	r1, [r7, #0]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
     59e:	f3ef 8211 	mrs	r2, BASEPRI
     5a2:	f04f 0328 	mov.w	r3, #40	; 0x28
     5a6:	f383 8811 	msr	BASEPRI, r3
     5aa:	f3bf 8f6f 	isb	sy
     5ae:	f3bf 8f4f 	dsb	sy
     5b2:	613a      	str	r2, [r7, #16]
     5b4:	60fb      	str	r3, [r7, #12]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
     5b6:	693b      	ldr	r3, [r7, #16]
unsigned portBASE_TYPE uxInterruptFlags;

	uxInterruptFlags = portSET_INTERRUPT_MASK_FROM_ISR();
     5b8:	60bb      	str	r3, [r7, #8]
	{
		if( uxLED < partstMAX_LEDS )
     5ba:	687b      	ldr	r3, [r7, #4]
     5bc:	2b07      	cmp	r3, #7
     5be:	d82f      	bhi.n	620 <vParTestSetLEDFromISR+0x8c>
		{
			if( xValue == pdTRUE )
     5c0:	683b      	ldr	r3, [r7, #0]
     5c2:	2b01      	cmp	r3, #1
     5c4:	d113      	bne.n	5ee <vParTestSetLEDFromISR+0x5a>
			{
				ulGPIOState &= ~( 1UL << uxLED );
     5c6:	687b      	ldr	r3, [r7, #4]
     5c8:	f04f 0201 	mov.w	r2, #1
     5cc:	fa02 f303 	lsl.w	r3, r2, r3
     5d0:	ea6f 0203 	mvn.w	r2, r3
     5d4:	f240 53e4 	movw	r3, #1508	; 0x5e4
     5d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5dc:	681b      	ldr	r3, [r3, #0]
     5de:	ea02 0203 	and.w	r2, r2, r3
     5e2:	f240 53e4 	movw	r3, #1508	; 0x5e4
     5e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5ea:	601a      	str	r2, [r3, #0]
     5ec:	e010      	b.n	610 <vParTestSetLEDFromISR+0x7c>
			}
			else
			{
				ulGPIOState |= ( 1UL << uxLED );
     5ee:	687b      	ldr	r3, [r7, #4]
     5f0:	f04f 0201 	mov.w	r2, #1
     5f4:	fa02 f203 	lsl.w	r2, r2, r3
     5f8:	f240 53e4 	movw	r3, #1508	; 0x5e4
     5fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     600:	681b      	ldr	r3, [r3, #0]
     602:	ea42 0203 	orr.w	r2, r2, r3
     606:	f240 53e4 	movw	r3, #1508	; 0x5e4
     60a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     60e:	601a      	str	r2, [r3, #0]
			}

			MSS_GPIO_set_outputs( ulGPIOState );
     610:	f240 53e4 	movw	r3, #1508	; 0x5e4
     614:	f2c2 0300 	movt	r3, #8192	; 0x2000
     618:	681b      	ldr	r3, [r3, #0]
     61a:	4618      	mov	r0, r3
     61c:	f7ff ff40 	bl	4a0 <MSS_GPIO_set_outputs>
     620:	68bb      	ldr	r3, [r7, #8]
     622:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
     624:	697b      	ldr	r3, [r7, #20]
     626:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxInterruptFlags );
}
     62a:	f107 0718 	add.w	r7, r7, #24
     62e:	46bd      	mov	sp, r7
     630:	bd80      	pop	{r7, pc}
     632:	bf00      	nop

00000634 <vParTestToggleLED>:
/*-----------------------------------------------------------*/

void vParTestToggleLED( unsigned portBASE_TYPE uxLED )
{
     634:	b580      	push	{r7, lr}
     636:	b082      	sub	sp, #8
     638:	af00      	add	r7, sp, #0
     63a:	6078      	str	r0, [r7, #4]
	if( uxLED < partstMAX_LEDS )
     63c:	687b      	ldr	r3, [r7, #4]
     63e:	2b07      	cmp	r3, #7
     640:	d83d      	bhi.n	6be <vParTestToggleLED+0x8a>
	{
		/* A critical section is used as the LEDs are also accessed from an
		interrupt. */
		taskENTER_CRITICAL();
     642:	f013 fca9 	bl	13f98 <vPortEnterCritical>
		{
			if( ( ulGPIOState & ( 1UL << uxLED ) ) != 0UL )
     646:	f240 53e4 	movw	r3, #1508	; 0x5e4
     64a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     64e:	681a      	ldr	r2, [r3, #0]
     650:	687b      	ldr	r3, [r7, #4]
     652:	fa22 f303 	lsr.w	r3, r2, r3
     656:	f003 0301 	and.w	r3, r3, #1
     65a:	b2db      	uxtb	r3, r3
     65c:	2b00      	cmp	r3, #0
     65e:	d013      	beq.n	688 <vParTestToggleLED+0x54>
			{
				ulGPIOState &= ~( 1UL << uxLED );
     660:	687b      	ldr	r3, [r7, #4]
     662:	f04f 0201 	mov.w	r2, #1
     666:	fa02 f303 	lsl.w	r3, r2, r3
     66a:	ea6f 0203 	mvn.w	r2, r3
     66e:	f240 53e4 	movw	r3, #1508	; 0x5e4
     672:	f2c2 0300 	movt	r3, #8192	; 0x2000
     676:	681b      	ldr	r3, [r3, #0]
     678:	ea02 0203 	and.w	r2, r2, r3
     67c:	f240 53e4 	movw	r3, #1508	; 0x5e4
     680:	f2c2 0300 	movt	r3, #8192	; 0x2000
     684:	601a      	str	r2, [r3, #0]
     686:	e010      	b.n	6aa <vParTestToggleLED+0x76>
			}
			else
			{
				ulGPIOState |= ( 1UL << uxLED );
     688:	687b      	ldr	r3, [r7, #4]
     68a:	f04f 0201 	mov.w	r2, #1
     68e:	fa02 f203 	lsl.w	r2, r2, r3
     692:	f240 53e4 	movw	r3, #1508	; 0x5e4
     696:	f2c2 0300 	movt	r3, #8192	; 0x2000
     69a:	681b      	ldr	r3, [r3, #0]
     69c:	ea42 0203 	orr.w	r2, r2, r3
     6a0:	f240 53e4 	movw	r3, #1508	; 0x5e4
     6a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6a8:	601a      	str	r2, [r3, #0]
			}
			
			MSS_GPIO_set_outputs( ulGPIOState );
     6aa:	f240 53e4 	movw	r3, #1508	; 0x5e4
     6ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6b2:	681b      	ldr	r3, [r3, #0]
     6b4:	4618      	mov	r0, r3
     6b6:	f7ff fef3 	bl	4a0 <MSS_GPIO_set_outputs>
		}
		taskEXIT_CRITICAL();
     6ba:	f013 fca5 	bl	14008 <vPortExitCritical>
	}
}
     6be:	f107 0708 	add.w	r7, r7, #8
     6c2:	46bd      	mov	sp, r7
     6c4:	bd80      	pop	{r7, pc}
     6c6:	bf00      	nop

000006c8 <lParTestGetLEDState>:
/*-----------------------------------------------------------*/

long lParTestGetLEDState( unsigned long ulLED )
{
     6c8:	b580      	push	{r7, lr}
     6ca:	b084      	sub	sp, #16
     6cc:	af00      	add	r7, sp, #0
     6ce:	6078      	str	r0, [r7, #4]
long lReturn = pdFALSE;
     6d0:	f04f 0300 	mov.w	r3, #0
     6d4:	60fb      	str	r3, [r7, #12]

	if( ulLED < partstMAX_LEDS )
     6d6:	687b      	ldr	r3, [r7, #4]
     6d8:	2b07      	cmp	r3, #7
     6da:	d812      	bhi.n	702 <lParTestGetLEDState+0x3a>
	{
		taskENTER_CRITICAL();
     6dc:	f013 fc5c 	bl	13f98 <vPortEnterCritical>
		{
			if( ( ulGPIOState & ( 1UL << ulLED ) ) == 0UL )
     6e0:	f240 53e4 	movw	r3, #1508	; 0x5e4
     6e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6e8:	681a      	ldr	r2, [r3, #0]
     6ea:	687b      	ldr	r3, [r7, #4]
     6ec:	fa22 f303 	lsr.w	r3, r2, r3
     6f0:	f003 0301 	and.w	r3, r3, #1
     6f4:	2b00      	cmp	r3, #0
     6f6:	d102      	bne.n	6fe <lParTestGetLEDState+0x36>
			{
				lReturn = pdTRUE;
     6f8:	f04f 0301 	mov.w	r3, #1
     6fc:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
     6fe:	f013 fc83 	bl	14008 <vPortExitCritical>
	}

	return lReturn;
     702:	68fb      	ldr	r3, [r7, #12]
}
     704:	4618      	mov	r0, r3
     706:	f107 0710 	add.w	r7, r7, #16
     70a:	46bd      	mov	sp, r7
     70c:	bd80      	pop	{r7, pc}
     70e:	bf00      	nop

00000710 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
     710:	b480      	push	{r7}
     712:	b083      	sub	sp, #12
     714:	af00      	add	r7, sp, #0
     716:	4603      	mov	r3, r0
     718:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
     71a:	f24e 1300 	movw	r3, #57600	; 0xe100
     71e:	f2ce 0300 	movt	r3, #57344	; 0xe000
     722:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     726:	ea4f 1252 	mov.w	r2, r2, lsr #5
     72a:	88f9      	ldrh	r1, [r7, #6]
     72c:	f001 011f 	and.w	r1, r1, #31
     730:	f04f 0001 	mov.w	r0, #1
     734:	fa00 f101 	lsl.w	r1, r0, r1
     738:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     73c:	f107 070c 	add.w	r7, r7, #12
     740:	46bd      	mov	sp, r7
     742:	bc80      	pop	{r7}
     744:	4770      	bx	lr
     746:	bf00      	nop

00000748 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
     748:	b480      	push	{r7}
     74a:	b083      	sub	sp, #12
     74c:	af00      	add	r7, sp, #0
     74e:	4603      	mov	r3, r0
     750:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
     752:	f24e 1300 	movw	r3, #57600	; 0xe100
     756:	f2ce 0300 	movt	r3, #57344	; 0xe000
     75a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     75e:	ea4f 1252 	mov.w	r2, r2, lsr #5
     762:	88f9      	ldrh	r1, [r7, #6]
     764:	f001 011f 	and.w	r1, r1, #31
     768:	f04f 0001 	mov.w	r0, #1
     76c:	fa00 f101 	lsl.w	r1, r0, r1
     770:	f102 0220 	add.w	r2, r2, #32
     774:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     778:	f107 070c 	add.w	r7, r7, #12
     77c:	46bd      	mov	sp, r7
     77e:	bc80      	pop	{r7}
     780:	4770      	bx	lr
     782:	bf00      	nop

00000784 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
     784:	b480      	push	{r7}
     786:	b083      	sub	sp, #12
     788:	af00      	add	r7, sp, #0
     78a:	4603      	mov	r3, r0
     78c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
     78e:	f24e 1300 	movw	r3, #57600	; 0xe100
     792:	f2ce 0300 	movt	r3, #57344	; 0xe000
     796:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     79a:	ea4f 1252 	mov.w	r2, r2, lsr #5
     79e:	88f9      	ldrh	r1, [r7, #6]
     7a0:	f001 011f 	and.w	r1, r1, #31
     7a4:	f04f 0001 	mov.w	r0, #1
     7a8:	fa00 f101 	lsl.w	r1, r0, r1
     7ac:	f102 0260 	add.w	r2, r2, #96	; 0x60
     7b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     7b4:	f107 070c 	add.w	r7, r7, #12
     7b8:	46bd      	mov	sp, r7
     7ba:	bc80      	pop	{r7}
     7bc:	4770      	bx	lr
     7be:	bf00      	nop

000007c0 <NVIC_SetPriority>:
 * interrupt, or negative to specify an internal (core) interrupt.
 *
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
     7c0:	b480      	push	{r7}
     7c2:	b083      	sub	sp, #12
     7c4:	af00      	add	r7, sp, #0
     7c6:	4603      	mov	r3, r0
     7c8:	6039      	str	r1, [r7, #0]
     7ca:	80fb      	strh	r3, [r7, #6]
  if(IRQn < 0) {
     7cc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
     7d0:	2b00      	cmp	r3, #0
     7d2:	da10      	bge.n	7f6 <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M3 System Interrupts */
     7d4:	f64e 5300 	movw	r3, #60672	; 0xed00
     7d8:	f2ce 0300 	movt	r3, #57344	; 0xe000
     7dc:	88fa      	ldrh	r2, [r7, #6]
     7de:	f002 020f 	and.w	r2, r2, #15
     7e2:	f1a2 0104 	sub.w	r1, r2, #4
     7e6:	683a      	ldr	r2, [r7, #0]
     7e8:	b2d2      	uxtb	r2, r2
     7ea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     7ee:	b2d2      	uxtb	r2, r2
     7f0:	440b      	add	r3, r1
     7f2:	761a      	strb	r2, [r3, #24]
     7f4:	e00d      	b.n	812 <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
     7f6:	f24e 1300 	movw	r3, #57600	; 0xe100
     7fa:	f2ce 0300 	movt	r3, #57344	; 0xe000
     7fe:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
     802:	683a      	ldr	r2, [r7, #0]
     804:	b2d2      	uxtb	r2, r2
     806:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     80a:	b2d2      	uxtb	r2, r2
     80c:	440b      	add	r3, r1
     80e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
     812:	f107 070c 	add.w	r7, r7, #12
     816:	46bd      	mov	sp, r7
     818:	bc80      	pop	{r7}
     81a:	4770      	bx	lr

0000081c <MSS_TIM64_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE 
 */
static __INLINE void MSS_TIM64_init( mss_timer_mode_t mode )
{
     81c:	b580      	push	{r7, lr}
     81e:	b082      	sub	sp, #8
     820:	af00      	add	r7, sp, #0
     822:	4603      	mov	r3, r0
     824:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );         /* disable timer 1 interrupt within NVIC */
     826:	f04f 0014 	mov.w	r0, #20
     82a:	f7ff ff8d 	bl	748 <NVIC_DisableIRQ>
    NVIC_DisableIRQ( Timer2_IRQn );         /* disable timer 2 interrupt within NVIC */
     82e:	f04f 0015 	mov.w	r0, #21
     832:	f7ff ff89 	bl	748 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
     836:	f242 0300 	movw	r3, #8192	; 0x2000
     83a:	f2ce 0304 	movt	r3, #57348	; 0xe004
     83e:	f242 0200 	movw	r2, #8192	; 0x2000
     842:	f2ce 0204 	movt	r2, #57348	; 0xe004
     846:	6b12      	ldr	r2, [r2, #48]	; 0x30
     848:	f022 0240 	bic.w	r2, r2, #64	; 0x40
     84c:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 1U;                     /* switch to 64 bits mode */
     84e:	f245 0300 	movw	r3, #20480	; 0x5000
     852:	f2c4 0300 	movt	r3, #16384	; 0x4000
     856:	f04f 0201 	mov.w	r2, #1
     85a:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM64ENABLE = 0U;            /* disable timer */
     85c:	f240 0300 	movw	r3, #0
     860:	f2c4 230a 	movt	r3, #16906	; 0x420a
     864:	f04f 0200 	mov.w	r2, #0
     868:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
    TIMER_BITBAND->TIM64INTEN = 0U;             /* disable interrupt */
     86c:	f240 0300 	movw	r3, #0
     870:	f2c4 230a 	movt	r3, #16906	; 0x420a
     874:	f04f 0200 	mov.w	r2, #0
     878:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
    TIMER_BITBAND->TIM64MODE = (uint32_t)mode;  /* set mode (continuous/one-shot) */
     87c:	f240 0300 	movw	r3, #0
     880:	f2c4 230a 	movt	r3, #16906	; 0x420a
     884:	79fa      	ldrb	r2, [r7, #7]
     886:	f8c3 2904 	str.w	r2, [r3, #2308]	; 0x904
    
    TIMER->TIM1_RIS = 1U;                   /* clear timer 1 interrupt */
     88a:	f245 0300 	movw	r3, #20480	; 0x5000
     88e:	f2c4 0300 	movt	r3, #16384	; 0x4000
     892:	f04f 0201 	mov.w	r2, #1
     896:	611a      	str	r2, [r3, #16]
    TIMER->TIM2_RIS = 1U;                   /* clear timer 2 interrupt */
     898:	f245 0300 	movw	r3, #20480	; 0x5000
     89c:	f2c4 0300 	movt	r3, #16384	; 0x4000
     8a0:	f04f 0201 	mov.w	r2, #1
     8a4:	629a      	str	r2, [r3, #40]	; 0x28
    NVIC_ClearPendingIRQ( Timer1_IRQn );    /* clear timer 1 interrupt within NVIC */
     8a6:	f04f 0014 	mov.w	r0, #20
     8aa:	f7ff ff6b 	bl	784 <NVIC_ClearPendingIRQ>
    NVIC_ClearPendingIRQ( Timer2_IRQn );    /* clear timer 2 interrupt within NVIC */
     8ae:	f04f 0015 	mov.w	r0, #21
     8b2:	f7ff ff67 	bl	784 <NVIC_ClearPendingIRQ>
}
     8b6:	f107 0708 	add.w	r7, r7, #8
     8ba:	46bd      	mov	sp, r7
     8bc:	bd80      	pop	{r7, pc}
     8be:	bf00      	nop

000008c0 <MSS_TIM64_start>:
  The MSS_TIM64_start() function enables the 64-bit timer and starts its
  down-counter decrementing from the load_value specified in previous calls to
  the MSS_TIM64_load_immediate() or MSS_TIM64_load_background() functions.
 */
static __INLINE void MSS_TIM64_start( void )
{
     8c0:	b480      	push	{r7}
     8c2:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM64ENABLE = 1U;    /* enable timer */
     8c4:	f240 0300 	movw	r3, #0
     8c8:	f2c4 230a 	movt	r3, #16906	; 0x420a
     8cc:	f04f 0201 	mov.w	r2, #1
     8d0:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
}
     8d4:	46bd      	mov	sp, r7
     8d6:	bc80      	pop	{r7}
     8d8:	4770      	bx	lr
     8da:	bf00      	nop

000008dc <MSS_TIM64_load_immediate>:
static __INLINE void MSS_TIM64_load_immediate
(
    uint32_t load_value_u,
    uint32_t load_value_l
)
{
     8dc:	b480      	push	{r7}
     8de:	b083      	sub	sp, #12
     8e0:	af00      	add	r7, sp, #0
     8e2:	6078      	str	r0, [r7, #4]
     8e4:	6039      	str	r1, [r7, #0]
    TIMER->TIM64_LOADVAL_U = load_value_u;
     8e6:	f245 0300 	movw	r3, #20480	; 0x5000
     8ea:	f2c4 0300 	movt	r3, #16384	; 0x4000
     8ee:	687a      	ldr	r2, [r7, #4]
     8f0:	639a      	str	r2, [r3, #56]	; 0x38
    TIMER->TIM64_LOADVAL_L = load_value_l;
     8f2:	f245 0300 	movw	r3, #20480	; 0x5000
     8f6:	f2c4 0300 	movt	r3, #16384	; 0x4000
     8fa:	683a      	ldr	r2, [r7, #0]
     8fc:	63da      	str	r2, [r3, #60]	; 0x3c
}
     8fe:	f107 070c 	add.w	r7, r7, #12
     902:	46bd      	mov	sp, r7
     904:	bc80      	pop	{r7}
     906:	4770      	bx	lr

00000908 <main>:
|   (O)            (+)              (O)   |\n\r \
\_______________________________________/"


int main(void)
{
     908:	b580      	push	{r7, lr}
     90a:	b082      	sub	sp, #8
     90c:	af02      	add	r7, sp, #8
	/* Configure the NVIC, LED outputs and button inputs. */
	prvSetupHardware();
     90e:	f000 f90d 	bl	b2c <prvSetupHardware>

	/* Create the queue. */
	xQueue = xQueueCreate( mainQUEUE_LENGTH, sizeof( unsigned long ) );
     912:	f04f 0001 	mov.w	r0, #1
     916:	f04f 0104 	mov.w	r1, #4
     91a:	f04f 0200 	mov.w	r2, #0
     91e:	f00e fb9b 	bl	f058 <xQueueGenericCreate>
     922:	4602      	mov	r2, r0
     924:	f240 53e8 	movw	r3, #1512	; 0x5e8
     928:	f2c2 0300 	movt	r3, #8192	; 0x2000
     92c:	601a      	str	r2, [r3, #0]

	if( xQueue != NULL )
     92e:	f240 53e8 	movw	r3, #1512	; 0x5e8
     932:	f2c2 0300 	movt	r3, #8192	; 0x2000
     936:	681b      	ldr	r3, [r3, #0]
     938:	2b00      	cmp	r3, #0
     93a:	d068      	beq.n	a0e <main+0x106>
	{

		xTaskCreate( prvQueueReceiveTask, "Rx", configMINIMAL_STACK_SIZE, NULL, mainQUEUE_RECEIVE_TASK_PRIORITY, NULL );
     93c:	f04f 0302 	mov.w	r3, #2
     940:	9300      	str	r3, [sp, #0]
     942:	f04f 0300 	mov.w	r3, #0
     946:	9301      	str	r3, [sp, #4]
     948:	f640 20f5 	movw	r0, #2805	; 0xaf5
     94c:	f2c0 0000 	movt	r0, #0
     950:	f64a 017c 	movw	r1, #43132	; 0xa87c
     954:	f2c0 0101 	movt	r1, #1
     958:	f04f 025a 	mov.w	r2, #90	; 0x5a
     95c:	f04f 0300 	mov.w	r3, #0
     960:	f00f fd52 	bl	10408 <xTaskCreate>
		xTaskCreate( prvQueueSendTask, "TX", configMINIMAL_STACK_SIZE, NULL, mainQUEUE_SEND_TASK_PRIORITY, NULL );
     964:	f04f 0301 	mov.w	r3, #1
     968:	9300      	str	r3, [sp, #0]
     96a:	f04f 0300 	mov.w	r3, #0
     96e:	9301      	str	r3, [sp, #4]
     970:	f640 2089 	movw	r0, #2697	; 0xa89
     974:	f2c0 0000 	movt	r0, #0
     978:	f64a 0180 	movw	r1, #43136	; 0xa880
     97c:	f2c0 0101 	movt	r1, #1
     980:	f04f 025a 	mov.w	r2, #90	; 0x5a
     984:	f04f 0300 	mov.w	r3, #0
     988:	f00f fd3e 	bl	10408 <xTaskCreate>
		//printf( "\n\r********* Welcome to the Measurement System  *********\n\r" );


		/* Create the software timer that performs the 'check' functionality,
		as described at the top of this file. */
		xCheckTimer = xTimerCreate( "CheckTimer",					/* A text name, purely to help debugging. */
     98c:	f640 2311 	movw	r3, #2577	; 0xa11
     990:	f2c0 0300 	movt	r3, #0
     994:	9300      	str	r3, [sp, #0]
     996:	f64a 0084 	movw	r0, #43140	; 0xa884
     99a:	f2c0 0001 	movt	r0, #1
     99e:	f640 31b8 	movw	r1, #3000	; 0xbb8
     9a2:	f04f 0201 	mov.w	r2, #1
     9a6:	f04f 0300 	mov.w	r3, #0
     9aa:	f012 fc1d 	bl	131e8 <xTimerCreate>
     9ae:	4602      	mov	r2, r0
     9b0:	f240 53ec 	movw	r3, #1516	; 0x5ec
     9b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9b8:	601a      	str	r2, [r3, #0]
									( void * ) 0,					/* The ID is not used, so can be set to anything. */
									prvCheckTimerCallback			/* The callback function that inspects the status of all the other tasks. */
								  );

		/* Create the web server task. */
		xTaskCreate( vuIP_Task, "uIP", mainuIP_STACK_SIZE, NULL, mainuIP_TASK_PRIORITY, NULL );
     9ba:	f04f 0302 	mov.w	r3, #2
     9be:	9300      	str	r3, [sp, #0]
     9c0:	f04f 0300 	mov.w	r3, #0
     9c4:	9301      	str	r3, [sp, #4]
     9c6:	f640 50c5 	movw	r0, #3525	; 0xdc5
     9ca:	f2c0 0000 	movt	r0, #0
     9ce:	f64a 0190 	movw	r1, #43152	; 0xa890
     9d2:	f2c0 0101 	movt	r1, #1
     9d6:	f44f 7287 	mov.w	r2, #270	; 0x10e
     9da:	f04f 0300 	mov.w	r3, #0
     9de:	f00f fd13 	bl	10408 <xTaskCreate>

		xTaskCreate( uart_task, "uart_task" ,configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY+1, NULL);
     9e2:	f04f 0301 	mov.w	r3, #1
     9e6:	9300      	str	r3, [sp, #0]
     9e8:	f04f 0300 	mov.w	r3, #0
     9ec:	9301      	str	r3, [sp, #4]
     9ee:	f640 4029 	movw	r0, #3113	; 0xc29
     9f2:	f2c0 0000 	movt	r0, #0
     9f6:	f64a 0194 	movw	r1, #43156	; 0xa894
     9fa:	f2c0 0101 	movt	r1, #1
     9fe:	f04f 025a 	mov.w	r2, #90	; 0x5a
     a02:	f04f 0300 	mov.w	r3, #0
     a06:	f00f fcff 	bl	10408 <xTaskCreate>


		/* Start the tasks and timer running. */
		vTaskStartScheduler();
     a0a:	f010 fb6d 	bl	110e8 <vTaskStartScheduler>
	/* If all is well, the scheduler will now be running, and the following line
	will never be reached.  If the following line does execute, then there was
	insufficient FreeRTOS heap memory available for the idle and/or timer tasks
	to be created.  See the memory management section on the FreeRTOS web site
	for more details. */
	for( ;; );
     a0e:	e7fe      	b.n	a0e <main+0x106>

00000a10 <prvCheckTimerCallback>:




static void prvCheckTimerCallback( TimerHandle_t xTimer )
{
     a10:	b580      	push	{r7, lr}
     a12:	b084      	sub	sp, #16
     a14:	af02      	add	r7, sp, #8
     a16:	6078      	str	r0, [r7, #4]

	/* Have any errors been latch in pcStatusMessage?  If so, shorten the
	period of the check timer to mainERROR_CHECK_TIMER_PERIOD_MS milliseconds.
	This will result in an increase in the rate at which mainCHECK_LED
	toggles. */
	if( pcStatusMessage != NULL )
     a18:	f240 53f0 	movw	r3, #1520	; 0x5f0
     a1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a20:	681b      	ldr	r3, [r3, #0]
     a22:	2b00      	cmp	r3, #0
     a24:	d010      	beq.n	a48 <prvCheckTimerCallback+0x38>
	{
		/* This call to xTimerChangePeriod() uses a zero block time.  Functions
		called from inside of a timer callback function must *never* attempt
		to block. */
		xTimerChangePeriod( xCheckTimer, ( mainERROR_CHECK_TIMER_PERIOD_MS ), mainDONT_BLOCK );
     a26:	f240 53ec 	movw	r3, #1516	; 0x5ec
     a2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a2e:	681b      	ldr	r3, [r3, #0]
     a30:	f04f 0200 	mov.w	r2, #0
     a34:	9200      	str	r2, [sp, #0]
     a36:	4618      	mov	r0, r3
     a38:	f04f 0104 	mov.w	r1, #4
     a3c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
     a40:	f04f 0300 	mov.w	r3, #0
     a44:	f012 fc22 	bl	1328c <xTimerGenericCommand>
	}
}
     a48:	f107 0708 	add.w	r7, r7, #8
     a4c:	46bd      	mov	sp, r7
     a4e:	bd80      	pop	{r7, pc}

00000a50 <GPIO8_IRQHandler>:

/*-----------------------------------------------------------*/

/* The ISR executed when the user button is pushed. */
void GPIO8_IRQHandler( void )
{
     a50:	b580      	push	{r7, lr}
     a52:	b082      	sub	sp, #8
     a54:	af00      	add	r7, sp, #0
portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
     a56:	f04f 0300 	mov.w	r3, #0
     a5a:	607b      	str	r3, [r7, #4]

//DO SOMETHING IF INTERUPTED BY BUTTON ON GPIO8 (SW1)


	/* Clear the interrupt before leaving. */
    MSS_GPIO_clear_irq( MSS_GPIO_8 );
     a5c:	f04f 0008 	mov.w	r0, #8
     a60:	f003 fb00 	bl	4064 <MSS_GPIO_clear_irq>
	/* If calling xTimerResetFromISR() caused a task (in this case the timer
	service/daemon task) to unblock, and the unblocked task has a priority
	higher than or equal to the task that was interrupted, then
	xHigherPriorityTaskWoken will now be set to pdTRUE, and calling
	portEND_SWITCHING_ISR() will ensure the unblocked task runs next. */
	portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
     a64:	687b      	ldr	r3, [r7, #4]
     a66:	2b00      	cmp	r3, #0
     a68:	d00a      	beq.n	a80 <GPIO8_IRQHandler+0x30>
     a6a:	f64e 5304 	movw	r3, #60676	; 0xed04
     a6e:	f2ce 0300 	movt	r3, #57344	; 0xe000
     a72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
     a76:	601a      	str	r2, [r3, #0]
     a78:	f3bf 8f4f 	dsb	sy
     a7c:	f3bf 8f6f 	isb	sy
}
     a80:	f107 0708 	add.w	r7, r7, #8
     a84:	46bd      	mov	sp, r7
     a86:	bd80      	pop	{r7, pc}

00000a88 <prvQueueSendTask>:
/*-----------------------------------------------------------*/

static void prvQueueSendTask( void *pvParameters )
{
     a88:	b590      	push	{r4, r7, lr}
     a8a:	b087      	sub	sp, #28
     a8c:	af02      	add	r7, sp, #8
     a8e:	6078      	str	r0, [r7, #4]
TickType_t xNextWakeTime;
const unsigned long ulValueToSend = 100UL;
     a90:	f04f 0364 	mov.w	r3, #100	; 0x64
     a94:	60bb      	str	r3, [r7, #8]
	/* The timer command queue will have been filled when the timer test tasks
	were created in main() (this is part of the test they perform).  Therefore,
	while the check timer can be created in main(), it cannot be started from
	main().  Once the scheduler has started, the timer service task will drain
	the command queue, and now the check timer can be started successfully. */
	xTimerStart( xCheckTimer, portMAX_DELAY );
     a96:	f240 53ec 	movw	r3, #1516	; 0x5ec
     a9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a9e:	681c      	ldr	r4, [r3, #0]
     aa0:	f010 fc78 	bl	11394 <xTaskGetTickCount>
     aa4:	4603      	mov	r3, r0
     aa6:	f04f 32ff 	mov.w	r2, #4294967295
     aaa:	9200      	str	r2, [sp, #0]
     aac:	4620      	mov	r0, r4
     aae:	f04f 0101 	mov.w	r1, #1
     ab2:	461a      	mov	r2, r3
     ab4:	f04f 0300 	mov.w	r3, #0
     ab8:	f012 fbe8 	bl	1328c <xTimerGenericCommand>

	/* Initialise xNextWakeTime - this only needs to be done once. */
	xNextWakeTime = xTaskGetTickCount();
     abc:	f010 fc6a 	bl	11394 <xTaskGetTickCount>
     ac0:	4603      	mov	r3, r0
     ac2:	60fb      	str	r3, [r7, #12]
	{
		/* Place this task in the blocked state until it is time to run again.
		The block time is specified in ticks, the constant used converts ticks
		to ms.  While in the Blocked state this task will not consume any CPU
		time. */
		vTaskDelayUntil( &xNextWakeTime, mainQUEUE_SEND_FREQUENCY_MS );
     ac4:	f107 030c 	add.w	r3, r7, #12
     ac8:	4618      	mov	r0, r3
     aca:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
     ace:	f00f fedd 	bl	1088c <vTaskDelayUntil>

		/* Send to the queue - causing the queue receive task to unblock and
		toggle an LED.  0 is used as the block time so the sending operation
		will not block - it shouldn't need to block as the queue should always
		be empty at this point in the code. */
		xQueueSend( xQueue, &ulValueToSend, mainDONT_BLOCK );
     ad2:	f240 53e8 	movw	r3, #1512	; 0x5e8
     ad6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ada:	681a      	ldr	r2, [r3, #0]
     adc:	f107 0308 	add.w	r3, r7, #8
     ae0:	4610      	mov	r0, r2
     ae2:	4619      	mov	r1, r3
     ae4:	f04f 0200 	mov.w	r2, #0
     ae8:	f04f 0300 	mov.w	r3, #0
     aec:	f00e fbc8 	bl	f280 <xQueueGenericSend>
	}
     af0:	e7e8      	b.n	ac4 <prvQueueSendTask+0x3c>
     af2:	bf00      	nop

00000af4 <prvQueueReceiveTask>:
}
/*-----------------------------------------------------------*/

static void prvQueueReceiveTask( void *pvParameters )
{
     af4:	b580      	push	{r7, lr}
     af6:	b084      	sub	sp, #16
     af8:	af00      	add	r7, sp, #0
     afa:	6078      	str	r0, [r7, #4]
     afc:	e000      	b.n	b00 <prvQueueReceiveTask+0xc>
		is it the expected value?  If it is, toggle the LED. */
		if( ulReceivedValue == 100UL )
		{
			vParTestToggleLED( mainTASK_CONTROLLED_LED );
		}
	}
     afe:	bf00      	nop
	for( ;; )
	{
		/* Wait until something arrives in the queue - this task will block
		indefinitely provided INCLUDE_vTaskSuspend is set to 1 in
		FreeRTOSConfig.h. */
		xQueueReceive( xQueue, &ulReceivedValue, portMAX_DELAY );
     b00:	f240 53e8 	movw	r3, #1512	; 0x5e8
     b04:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b08:	681a      	ldr	r2, [r3, #0]
     b0a:	f107 030c 	add.w	r3, r7, #12
     b0e:	4610      	mov	r0, r2
     b10:	4619      	mov	r1, r3
     b12:	f04f 32ff 	mov.w	r2, #4294967295
     b16:	f00e fe03 	bl	f720 <xQueueReceive>

		/*  To get here something must have been received from the queue, but
		is it the expected value?  If it is, toggle the LED. */
		if( ulReceivedValue == 100UL )
     b1a:	68fb      	ldr	r3, [r7, #12]
     b1c:	2b64      	cmp	r3, #100	; 0x64
     b1e:	d1ee      	bne.n	afe <prvQueueReceiveTask+0xa>
		{
			vParTestToggleLED( mainTASK_CONTROLLED_LED );
     b20:	f04f 0005 	mov.w	r0, #5
     b24:	f7ff fd86 	bl	634 <vParTestToggleLED>
		}
	}
     b28:	e7ea      	b.n	b00 <prvQueueReceiveTask+0xc>
     b2a:	bf00      	nop

00000b2c <prvSetupHardware>:
}
/*-----------------------------------------------------------*/


static void prvSetupHardware( void )
{
     b2c:	b580      	push	{r7, lr}
     b2e:	af00      	add	r7, sp, #0
	SystemCoreClockUpdate();
     b30:	f009 f9de 	bl	9ef0 <SystemCoreClockUpdate>


	/* Configure the GPIO for the LEDs. */
	vParTestInitialise();
     b34:	f7ff fcc4 	bl	4c0 <vParTestInitialise>

    MSS_UART_init
     b38:	f64a 106c 	movw	r0, #43372	; 0xa96c
     b3c:	f2c2 0000 	movt	r0, #8192	; 0x2000
     b40:	f44f 4161 	mov.w	r1, #57600	; 0xe100
     b44:	f04f 0203 	mov.w	r2, #3
     b48:	f000 ff8a 	bl	1a60 <MSS_UART_init>
        MSS_UART_57600_BAUD,
        MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
    );

	/* ACE Initialization */
	ACE_init();
     b4c:	f008 f9d8 	bl	8f00 <ACE_init>

	/* Setup the GPIO and the NVIC for the switch used in this simple demo. */
	NVIC_SetPriority( GPIO8_IRQn, configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY );
     b50:	f04f 0028 	mov.w	r0, #40	; 0x28
     b54:	f04f 0105 	mov.w	r1, #5
     b58:	f7ff fe32 	bl	7c0 <NVIC_SetPriority>
    NVIC_EnableIRQ( GPIO8_IRQn );
     b5c:	f04f 0028 	mov.w	r0, #40	; 0x28
     b60:	f7ff fdd6 	bl	710 <NVIC_EnableIRQ>
    MSS_GPIO_config( MSS_GPIO_8, MSS_GPIO_INPUT_MODE | MSS_GPIO_IRQ_EDGE_NEGATIVE );
     b64:	f04f 0008 	mov.w	r0, #8
     b68:	f04f 0162 	mov.w	r1, #98	; 0x62
     b6c:	f003 f94e 	bl	3e0c <MSS_GPIO_config>
    MSS_GPIO_enable_irq( MSS_GPIO_8 );
     b70:	f04f 0008 	mov.w	r0, #8
     b74:	f003 fa1c 	bl	3fb0 <MSS_GPIO_enable_irq>
}
     b78:	bd80      	pop	{r7, pc}
     b7a:	bf00      	nop

00000b7c <vApplicationMallocFailedHook>:
/*-----------------------------------------------------------*/

void vApplicationMallocFailedHook( void )
{
     b7c:	b480      	push	{r7}
     b7e:	af00      	add	r7, sp, #0
	/* Called if a call to pvPortMalloc() fails because there is insufficient
	free memory available in the FreeRTOS heap.  pvPortMalloc() is called
	internally by FreeRTOS API functions that create tasks, queues, software
	timers, and semaphores.  The size of the FreeRTOS heap is set by the
	configTOTAL_HEAP_SIZE configuration constant in FreeRTOSConfig.h. */
	for( ;; );
     b80:	e7fe      	b.n	b80 <vApplicationMallocFailedHook+0x4>
     b82:	bf00      	nop

00000b84 <vApplicationStackOverflowHook>:
}
/*-----------------------------------------------------------*/

void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName )
{
     b84:	b480      	push	{r7}
     b86:	b085      	sub	sp, #20
     b88:	af00      	add	r7, sp, #0
     b8a:	6078      	str	r0, [r7, #4]
     b8c:	6039      	str	r1, [r7, #0]

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
     b8e:	f04f 0328 	mov.w	r3, #40	; 0x28
     b92:	f383 8811 	msr	BASEPRI, r3
     b96:	f3bf 8f6f 	isb	sy
     b9a:	f3bf 8f4f 	dsb	sy
     b9e:	60fb      	str	r3, [r7, #12]

	/* Run time stack overflow checking is performed if
	configconfigCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
	function is called if a stack overflow is detected. */
	taskDISABLE_INTERRUPTS();
	for( ;; );
     ba0:	e7fe      	b.n	ba0 <vApplicationStackOverflowHook+0x1c>
     ba2:	bf00      	nop

00000ba4 <vApplicationIdleHook>:
}
/*-----------------------------------------------------------*/

void vApplicationIdleHook( void )
{
     ba4:	b580      	push	{r7, lr}
     ba6:	b082      	sub	sp, #8
     ba8:	af00      	add	r7, sp, #0
volatile size_t xFreeStackSpace;

	/* This function is called on each cycle of the idle task.  In this case it
	does nothing useful, other than report the amount of FreeRTOS heap that
	remains unallocated. */
	xFreeStackSpace = xPortGetFreeHeapSize();
     baa:	f013 f86f 	bl	13c8c <xPortGetFreeHeapSize>
     bae:	4603      	mov	r3, r0
     bb0:	607b      	str	r3, [r7, #4]

	if( xFreeStackSpace > 100 )
     bb2:	687b      	ldr	r3, [r7, #4]
		/* By now, the kernel has allocated everything it is going to, so
		if there is a lot of heap remaining unallocated then
		the value of configTOTAL_HEAP_SIZE in FreeRTOSConfig.h can be
		reduced accordingly. */
	}
}
     bb4:	f107 0708 	add.w	r7, r7, #8
     bb8:	46bd      	mov	sp, r7
     bba:	bd80      	pop	{r7, pc}

00000bbc <pcGetTaskStatusMessage>:
/*-----------------------------------------------------------*/

char *pcGetTaskStatusMessage( void )
{
     bbc:	b480      	push	{r7}
     bbe:	af00      	add	r7, sp, #0
	/* Not bothered about a critical section here although technically because
	of the task priorities the pointer could change it will be atomic if not
	near atomic and its not critical. */
	if( pcStatusMessage == NULL )
     bc0:	f240 53f0 	movw	r3, #1520	; 0x5f0
     bc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     bc8:	681b      	ldr	r3, [r3, #0]
     bca:	2b00      	cmp	r3, #0
     bcc:	d104      	bne.n	bd8 <pcGetTaskStatusMessage+0x1c>
	{
		return "All tasks running without error";
     bce:	f64a 03a0 	movw	r3, #43168	; 0xa8a0
     bd2:	f2c0 0301 	movt	r3, #1
     bd6:	e004      	b.n	be2 <pcGetTaskStatusMessage+0x26>
	}
	else
	{
		return ( char * ) pcStatusMessage;
     bd8:	f240 53f0 	movw	r3, #1520	; 0x5f0
     bdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     be0:	681b      	ldr	r3, [r3, #0]
	}
}
     be2:	4618      	mov	r0, r3
     be4:	46bd      	mov	sp, r7
     be6:	bc80      	pop	{r7}
     be8:	4770      	bx	lr
     bea:	bf00      	nop

00000bec <vMainConfigureTimerForRunTimeStats>:
/*-----------------------------------------------------------*/

void vMainConfigureTimerForRunTimeStats( void )
{
     bec:	b580      	push	{r7, lr}
     bee:	b082      	sub	sp, #8
     bf0:	af00      	add	r7, sp, #0
const unsigned long ulMax32BitValue = 0xffffffffUL;
     bf2:	f04f 33ff 	mov.w	r3, #4294967295
     bf6:	607b      	str	r3, [r7, #4]

	MSS_TIM64_init( MSS_TIMER_PERIODIC_MODE );
     bf8:	f04f 0000 	mov.w	r0, #0
     bfc:	f7ff fe0e 	bl	81c <MSS_TIM64_init>
	MSS_TIM64_load_immediate( ulMax32BitValue, ulMax32BitValue );
     c00:	6878      	ldr	r0, [r7, #4]
     c02:	6879      	ldr	r1, [r7, #4]
     c04:	f7ff fe6a 	bl	8dc <MSS_TIM64_load_immediate>
	MSS_TIM64_start();
     c08:	f7ff fe5a 	bl	8c0 <MSS_TIM64_start>
}
     c0c:	f107 0708 	add.w	r7, r7, #8
     c10:	46bd      	mov	sp, r7
     c12:	bd80      	pop	{r7, pc}

00000c14 <ulGetRunTimeCounterValue>:
/*-----------------------------------------------------------*/

unsigned long ulGetRunTimeCounterValue( void )
{
     c14:	b480      	push	{r7}
     c16:	af00      	add	r7, sp, #0
	return 0UL;
     c18:	f04f 0300 	mov.w	r3, #0
}
     c1c:	4618      	mov	r0, r3
     c1e:	46bd      	mov	sp, r7
     c20:	bc80      	pop	{r7}
     c22:	4770      	bx	lr
     c24:	0000      	lsls	r0, r0, #0
	...

00000c28 <uart_task>:


void uart_task(void *para)
{
     c28:	b580      	push	{r7, lr}
     c2a:	b088      	sub	sp, #32
     c2c:	af00      	add	r7, sp, #0
     c2e:	6078      	str	r0, [r7, #4]
	uart_string_print((uint8_t *) "\n********* Welcome to the Measurement System  *********\n\r");
     c30:	f64a 00c0 	movw	r0, #43200	; 0xa8c0
     c34:	f2c0 0001 	movt	r0, #1
     c38:	f009 fbd6 	bl	a3e8 <uart_string_print>

	for( ;; )
		{
			uart_string_print((uint8_t *)"\n\r");
     c3c:	f64a 00fc 	movw	r0, #43260	; 0xa8fc
     c40:	f2c0 0001 	movt	r0, #1
     c44:	f009 fbd0 	bl	a3e8 <uart_string_print>
			uart_string_print((uint8_t *) "********* SmartFusion Play Menu **************\n\r" );
     c48:	f64a 1000 	movw	r0, #43264	; 0xa900
     c4c:	f2c0 0001 	movt	r0, #1
     c50:	f009 fbca 	bl	a3e8 <uart_string_print>
			uart_string_print((uint8_t *) "********* 0.  Multimeter *********************\n\r" );
     c54:	f64a 1034 	movw	r0, #43316	; 0xa934
     c58:	f2c0 0001 	movt	r0, #1
     c5c:	f009 fbc4 	bl	a3e8 <uart_string_print>
			uart_string_print((uint8_t *) "\n");
     c60:	f64a 1068 	movw	r0, #43368	; 0xa968
     c64:	f2c0 0001 	movt	r0, #1
     c68:	f009 fbbe 	bl	a3e8 <uart_string_print>

	        do
	        {
	            rx_size = MSS_UART_get_rx(&g_mss_uart0, &key, 1);
     c6c:	f64a 106c 	movw	r0, #43372	; 0xa96c
     c70:	f2c2 0000 	movt	r0, #8192	; 0x2000
     c74:	f240 51f4 	movw	r1, #1524	; 0x5f4
     c78:	f2c2 0100 	movt	r1, #8192	; 0x2000
     c7c:	f04f 0201 	mov.w	r2, #1
     c80:	f001 f96a 	bl	1f58 <MSS_UART_get_rx>
     c84:	4603      	mov	r3, r0
     c86:	b2da      	uxtb	r2, r3
     c88:	f240 53f5 	movw	r3, #1525	; 0x5f5
     c8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c90:	701a      	strb	r2, [r3, #0]
	        }while(rx_size == 0);
     c92:	f240 53f5 	movw	r3, #1525	; 0x5f5
     c96:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c9a:	781b      	ldrb	r3, [r3, #0]
     c9c:	2b00      	cmp	r3, #0
     c9e:	d0e5      	beq.n	c6c <uart_task+0x44>

	        rx_size = 0;
     ca0:	f240 53f5 	movw	r3, #1525	; 0x5f5
     ca4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ca8:	f04f 0200 	mov.w	r2, #0
     cac:	701a      	strb	r2, [r3, #0]
	        inMultimeter = 0;
     cae:	f64a 1339 	movw	r3, #43321	; 0xa939
     cb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cb6:	f04f 0200 	mov.w	r2, #0
     cba:	701a      	strb	r2, [r3, #0]
	        switch(key)
     cbc:	f240 53f4 	movw	r3, #1524	; 0x5f4
     cc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cc4:	781b      	ldrb	r3, [r3, #0]
     cc6:	2b30      	cmp	r3, #48	; 0x30
     cc8:	d116      	bne.n	cf8 <uart_task+0xd0>
	            case MULTIMETER:
	            {
	                //inWebTask = 0;
	                //inLedTask = 0;

	                std_menu = 0;
     cca:	f64a 1338 	movw	r3, #43320	; 0xa938
     cce:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cd2:	f04f 0200 	mov.w	r2, #0
     cd6:	701a      	strb	r2, [r3, #0]
	                char voltage_str[20];
//	                char voltage_val_str[5];
//	                strcpy(voltage_str, "Voltage: ");
//	                fprintf(voltage_val_str, "%5.2f", 42.6);
//	                strcat(voltage_str,voltage_val_str);
	                gcvt(55.3, 6, voltage_str);
     cd8:	f107 030c 	add.w	r3, r7, #12
     cdc:	a10e      	add	r1, pc, #56	; (adr r1, d18 <uart_task+0xf0>)
     cde:	e9d1 0100 	ldrd	r0, r1, [r1]
     ce2:	f04f 0206 	mov.w	r2, #6
     ce6:	f013 fe47 	bl	14978 <gcvt>
	                //strcat(voltage_str, " mV");

	                uart_string_print((uint8_t *)voltage_str);
     cea:	f107 030c 	add.w	r3, r7, #12
     cee:	4618      	mov	r0, r3
     cf0:	f009 fb7a 	bl	a3e8 <uart_string_print>

	                break;
     cf4:	bf00      	nop
	            	uart_string_print((uint8_t *)"**** Please Enter Your Choice      ****** \n\r");
	                break;
	            }

	        }
		}
     cf6:	e7a1      	b.n	c3c <uart_task+0x14>
	                break;
	            }

	            default:  /* If selected key is out of range */
	            {
	            	uart_string_print((uint8_t *)"Invalid Key \n\r");
     cf8:	f64a 106c 	movw	r0, #43372	; 0xa96c
     cfc:	f2c0 0001 	movt	r0, #1
     d00:	f009 fb72 	bl	a3e8 <uart_string_print>
	            	uart_string_print((uint8_t *)"**** Please Enter Your Choice      ****** \n\r");
     d04:	f64a 107c 	movw	r0, #43388	; 0xa97c
     d08:	f2c0 0001 	movt	r0, #1
     d0c:	f009 fb6c 	bl	a3e8 <uart_string_print>
	                break;
	            }

	        }
		}
     d10:	e794      	b.n	c3c <uart_task+0x14>
     d12:	bf00      	nop
     d14:	f3af 8000 	nop.w
     d18:	66666666 	.word	0x66666666
     d1c:	404ba666 	.word	0x404ba666

00000d20 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
     d20:	b480      	push	{r7}
     d22:	b083      	sub	sp, #12
     d24:	af00      	add	r7, sp, #0
     d26:	4603      	mov	r3, r0
     d28:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
     d2a:	f24e 1300 	movw	r3, #57600	; 0xe100
     d2e:	f2ce 0300 	movt	r3, #57344	; 0xe000
     d32:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     d36:	ea4f 1252 	mov.w	r2, r2, lsr #5
     d3a:	88f9      	ldrh	r1, [r7, #6]
     d3c:	f001 011f 	and.w	r1, r1, #31
     d40:	f04f 0001 	mov.w	r0, #1
     d44:	fa00 f101 	lsl.w	r1, r0, r1
     d48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     d4c:	f107 070c 	add.w	r7, r7, #12
     d50:	46bd      	mov	sp, r7
     d52:	bc80      	pop	{r7}
     d54:	4770      	bx	lr
     d56:	bf00      	nop

00000d58 <NVIC_SetPriority>:
 * interrupt, or negative to specify an internal (core) interrupt.
 *
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
     d58:	b480      	push	{r7}
     d5a:	b083      	sub	sp, #12
     d5c:	af00      	add	r7, sp, #0
     d5e:	4603      	mov	r3, r0
     d60:	6039      	str	r1, [r7, #0]
     d62:	80fb      	strh	r3, [r7, #6]
  if(IRQn < 0) {
     d64:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
     d68:	2b00      	cmp	r3, #0
     d6a:	da10      	bge.n	d8e <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M3 System Interrupts */
     d6c:	f64e 5300 	movw	r3, #60672	; 0xed00
     d70:	f2ce 0300 	movt	r3, #57344	; 0xe000
     d74:	88fa      	ldrh	r2, [r7, #6]
     d76:	f002 020f 	and.w	r2, r2, #15
     d7a:	f1a2 0104 	sub.w	r1, r2, #4
     d7e:	683a      	ldr	r2, [r7, #0]
     d80:	b2d2      	uxtb	r2, r2
     d82:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     d86:	b2d2      	uxtb	r2, r2
     d88:	440b      	add	r3, r1
     d8a:	761a      	strb	r2, [r3, #24]
     d8c:	e00d      	b.n	daa <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
     d8e:	f24e 1300 	movw	r3, #57600	; 0xe100
     d92:	f2ce 0300 	movt	r3, #57344	; 0xe000
     d96:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
     d9a:	683a      	ldr	r2, [r7, #0]
     d9c:	b2d2      	uxtb	r2, r2
     d9e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     da2:	b2d2      	uxtb	r2, r2
     da4:	440b      	add	r3, r1
     da6:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
     daa:	f107 070c 	add.w	r7, r7, #12
     dae:	46bd      	mov	sp, r7
     db0:	bc80      	pop	{r7}
     db2:	4770      	bx	lr

00000db4 <clock_time>:
QueueHandle_t xEMACEventQueue = NULL;

/*-----------------------------------------------------------*/

clock_time_t clock_time( void )
{
     db4:	b580      	push	{r7, lr}
     db6:	af00      	add	r7, sp, #0
	return xTaskGetTickCount();
     db8:	f010 faec 	bl	11394 <xTaskGetTickCount>
     dbc:	4603      	mov	r3, r0
}
     dbe:	4618      	mov	r0, r3
     dc0:	bd80      	pop	{r7, pc}
     dc2:	bf00      	nop

00000dc4 <vuIP_Task>:
/*-----------------------------------------------------------*/

void vuIP_Task( void *pvParameters )
{
     dc4:	b590      	push	{r4, r7, lr}
     dc6:	b087      	sub	sp, #28
     dc8:	af00      	add	r7, sp, #0
     dca:	6078      	str	r0, [r7, #4]
portBASE_TYPE i;
unsigned long ulNewEvent = 0UL, ulUIP_Events = 0UL;
     dcc:	f04f 0300 	mov.w	r3, #0
     dd0:	60bb      	str	r3, [r7, #8]
     dd2:	f04f 0300 	mov.w	r3, #0
     dd6:	613b      	str	r3, [r7, #16]

	/* Just to prevent compiler warnings about the unused parameter. */
	( void ) pvParameters;

	/* Initialise the uIP stack, configuring for web server usage. */
	prvInitialise_uIP();
     dd8:	f000 f8fe 	bl	fd8 <prvInitialise_uIP>

	/* Initialise the MAC and PHY. */
	prvInitEmac();
     ddc:	f000 fa06 	bl	11ec <prvInitEmac>
     de0:	e000      	b.n	de4 <vuIP_Task+0x20>
		if( ulUIP_Events == pdFALSE )
		{
			xQueueReceive( xEMACEventQueue, &ulNewEvent, portMAX_DELAY );
			ulUIP_Events |= ulNewEvent;
		}
	}
     de2:	bf00      	nop
	prvInitEmac();

	for( ;; )
	{
		/* Is there received data ready to be processed? */
		lPacketLength = MSS_MAC_rx_packet();
     de4:	f003 fff6 	bl	4dd4 <MSS_MAC_rx_packet>
     de8:	4603      	mov	r3, r0
     dea:	617b      	str	r3, [r7, #20]

		/* Statements to be executed if data has been received on the Ethernet. */
		if( ( lPacketLength > 0 ) && ( uip_buf != NULL ) )
     dec:	697b      	ldr	r3, [r7, #20]
     dee:	2b00      	cmp	r3, #0
     df0:	dd4f      	ble.n	e92 <vuIP_Task+0xce>
     df2:	f240 6314 	movw	r3, #1556	; 0x614
     df6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     dfa:	681b      	ldr	r3, [r3, #0]
     dfc:	2b00      	cmp	r3, #0
     dfe:	d048      	beq.n	e92 <vuIP_Task+0xce>
		{
			uip_len = ( u16_t ) lPacketLength;
     e00:	697b      	ldr	r3, [r7, #20]
     e02:	b29a      	uxth	r2, r3
     e04:	f64a 33b0 	movw	r3, #43952	; 0xabb0
     e08:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e0c:	801a      	strh	r2, [r3, #0]

			/* Standard uIP loop taken from the uIP manual. */
			if( xHeader->type == htons( UIP_ETHTYPE_IP ) )
     e0e:	f240 6314 	movw	r3, #1556	; 0x614
     e12:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e16:	681b      	ldr	r3, [r3, #0]
     e18:	7b1a      	ldrb	r2, [r3, #12]
     e1a:	7b5b      	ldrb	r3, [r3, #13]
     e1c:	ea4f 2303 	mov.w	r3, r3, lsl #8
     e20:	ea43 0302 	orr.w	r3, r3, r2
     e24:	b29c      	uxth	r4, r3
     e26:	f44f 6000 	mov.w	r0, #2048	; 0x800
     e2a:	f00c fb21 	bl	d470 <htons>
     e2e:	4603      	mov	r3, r0
     e30:	429c      	cmp	r4, r3
     e32:	d10f      	bne.n	e54 <vuIP_Task+0x90>
			{
				uip_arp_ipin();
				uip_input();
     e34:	f04f 0001 	mov.w	r0, #1
     e38:	f00a fa42 	bl	b2c0 <uip_process>

				/* If the above function invocation resulted in data that
				should be sent out on the network, the global variable
				uip_len is set to a value > 0. */
				if( uip_len > 0 )
     e3c:	f64a 33b0 	movw	r3, #43952	; 0xabb0
     e40:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e44:	881b      	ldrh	r3, [r3, #0]
     e46:	2b00      	cmp	r3, #0
     e48:	d028      	beq.n	e9c <vuIP_Task+0xd8>
				{
					uip_arp_out();
     e4a:	f00c ff07 	bl	dc5c <uip_arp_out>
					vEMACWrite();
     e4e:	f000 f9eb 	bl	1228 <vEMACWrite>
	{
		/* Is there received data ready to be processed? */
		lPacketLength = MSS_MAC_rx_packet();

		/* Statements to be executed if data has been received on the Ethernet. */
		if( ( lPacketLength > 0 ) && ( uip_buf != NULL ) )
     e52:	e028      	b.n	ea6 <vuIP_Task+0xe2>
				{
					uip_arp_out();
					vEMACWrite();
				}
			}
			else if( xHeader->type == htons( UIP_ETHTYPE_ARP ) )
     e54:	f240 6314 	movw	r3, #1556	; 0x614
     e58:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e5c:	681b      	ldr	r3, [r3, #0]
     e5e:	7b1a      	ldrb	r2, [r3, #12]
     e60:	7b5b      	ldrb	r3, [r3, #13]
     e62:	ea4f 2303 	mov.w	r3, r3, lsl #8
     e66:	ea43 0302 	orr.w	r3, r3, r2
     e6a:	b29c      	uxth	r4, r3
     e6c:	f640 0006 	movw	r0, #2054	; 0x806
     e70:	f00c fafe 	bl	d470 <htons>
     e74:	4603      	mov	r3, r0
     e76:	429c      	cmp	r4, r3
     e78:	d112      	bne.n	ea0 <vuIP_Task+0xdc>
			{
				uip_arp_arpin();
     e7a:	f00c fd6b 	bl	d954 <uip_arp_arpin>

				/* If the above function invocation resulted in data that
				should be sent out on the network, the global variable
				uip_len is set to a value > 0. */
				if( uip_len > 0 )
     e7e:	f64a 33b0 	movw	r3, #43952	; 0xabb0
     e82:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e86:	881b      	ldrh	r3, [r3, #0]
     e88:	2b00      	cmp	r3, #0
     e8a:	d00b      	beq.n	ea4 <vuIP_Task+0xe0>
				{
					vEMACWrite();
     e8c:	f000 f9cc 	bl	1228 <vEMACWrite>
	{
		/* Is there received data ready to be processed? */
		lPacketLength = MSS_MAC_rx_packet();

		/* Statements to be executed if data has been received on the Ethernet. */
		if( ( lPacketLength > 0 ) && ( uip_buf != NULL ) )
     e90:	e009      	b.n	ea6 <vuIP_Task+0xe2>
			}
		}
		else
		{
			/* Clear the RX event latched in ulUIP_Events - if one was latched. */
			ulUIP_Events &= ~uipETHERNET_RX_EVENT;
     e92:	693b      	ldr	r3, [r7, #16]
     e94:	f023 0301 	bic.w	r3, r3, #1
     e98:	613b      	str	r3, [r7, #16]
     e9a:	e004      	b.n	ea6 <vuIP_Task+0xe2>
	{
		/* Is there received data ready to be processed? */
		lPacketLength = MSS_MAC_rx_packet();

		/* Statements to be executed if data has been received on the Ethernet. */
		if( ( lPacketLength > 0 ) && ( uip_buf != NULL ) )
     e9c:	bf00      	nop
     e9e:	e002      	b.n	ea6 <vuIP_Task+0xe2>
     ea0:	bf00      	nop
     ea2:	e000      	b.n	ea6 <vuIP_Task+0xe2>
     ea4:	bf00      	nop
			/* Clear the RX event latched in ulUIP_Events - if one was latched. */
			ulUIP_Events &= ~uipETHERNET_RX_EVENT;
		}

		/* Statements to be executed if the TCP/IP period timer has expired. */
		if( ( ulUIP_Events & uipPERIODIC_TIMER_EVENT ) != 0UL )
     ea6:	693b      	ldr	r3, [r7, #16]
     ea8:	f003 0308 	and.w	r3, r3, #8
     eac:	2b00      	cmp	r3, #0
     eae:	d033      	beq.n	f18 <vuIP_Task+0x154>
		{
			ulUIP_Events &= ~uipPERIODIC_TIMER_EVENT;
     eb0:	693b      	ldr	r3, [r7, #16]
     eb2:	f023 0308 	bic.w	r3, r3, #8
     eb6:	613b      	str	r3, [r7, #16]

			if( uip_buf != NULL )
     eb8:	f240 6314 	movw	r3, #1556	; 0x614
     ebc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ec0:	681b      	ldr	r3, [r3, #0]
     ec2:	2b00      	cmp	r3, #0
     ec4:	d028      	beq.n	f18 <vuIP_Task+0x154>
			{
				for( i = 0; i < UIP_CONNS; i++ )
     ec6:	f04f 0300 	mov.w	r3, #0
     eca:	60fb      	str	r3, [r7, #12]
     ecc:	e021      	b.n	f12 <vuIP_Task+0x14e>
				{
					uip_periodic( i );
     ece:	68fb      	ldr	r3, [r7, #12]
     ed0:	f04f 02cc 	mov.w	r2, #204	; 0xcc
     ed4:	fb02 f203 	mul.w	r2, r2, r3
     ed8:	f64a 33c8 	movw	r3, #43976	; 0xabc8
     edc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ee0:	441a      	add	r2, r3
     ee2:	f64a 33c4 	movw	r3, #43972	; 0xabc4
     ee6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     eea:	601a      	str	r2, [r3, #0]
     eec:	f04f 0002 	mov.w	r0, #2
     ef0:	f00a f9e6 	bl	b2c0 <uip_process>

					/* If the above function invocation resulted in data that
					should be sent out on the network, the global variable
					uip_len is set to a value > 0. */
					if( uip_len > 0 )
     ef4:	f64a 33b0 	movw	r3, #43952	; 0xabb0
     ef8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     efc:	881b      	ldrh	r3, [r3, #0]
     efe:	2b00      	cmp	r3, #0
     f00:	d003      	beq.n	f0a <vuIP_Task+0x146>
					{
						uip_arp_out();
     f02:	f00c feab 	bl	dc5c <uip_arp_out>
						vEMACWrite();
     f06:	f000 f98f 	bl	1228 <vEMACWrite>
		{
			ulUIP_Events &= ~uipPERIODIC_TIMER_EVENT;

			if( uip_buf != NULL )
			{
				for( i = 0; i < UIP_CONNS; i++ )
     f0a:	68fb      	ldr	r3, [r7, #12]
     f0c:	f103 0301 	add.w	r3, r3, #1
     f10:	60fb      	str	r3, [r7, #12]
     f12:	68fb      	ldr	r3, [r7, #12]
     f14:	2b27      	cmp	r3, #39	; 0x27
     f16:	ddda      	ble.n	ece <vuIP_Task+0x10a>
				}
			}
		}

		/* Statements to be executed if the ARP timer has expired. */
		if( ( ulUIP_Events & uipARP_TIMER_EVENT ) != 0 )
     f18:	693b      	ldr	r3, [r7, #16]
     f1a:	f003 0304 	and.w	r3, r3, #4
     f1e:	2b00      	cmp	r3, #0
     f20:	d005      	beq.n	f2e <vuIP_Task+0x16a>
		{
			ulUIP_Events &= ~uipARP_TIMER_EVENT;
     f22:	693b      	ldr	r3, [r7, #16]
     f24:	f023 0304 	bic.w	r3, r3, #4
     f28:	613b      	str	r3, [r7, #16]
			uip_arp_timer();
     f2a:	f00c fb61 	bl	d5f0 <uip_arp_timer>
		}

		/* If all latched events have been cleared - block until another event
		occurs. */
		if( ulUIP_Events == pdFALSE )
     f2e:	693b      	ldr	r3, [r7, #16]
     f30:	2b00      	cmp	r3, #0
     f32:	f47f af56 	bne.w	de2 <vuIP_Task+0x1e>
		{
			xQueueReceive( xEMACEventQueue, &ulNewEvent, portMAX_DELAY );
     f36:	f240 53fc 	movw	r3, #1532	; 0x5fc
     f3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f3e:	681a      	ldr	r2, [r3, #0]
     f40:	f107 0308 	add.w	r3, r7, #8
     f44:	4610      	mov	r0, r2
     f46:	4619      	mov	r1, r3
     f48:	f04f 32ff 	mov.w	r2, #4294967295
     f4c:	f00e fbe8 	bl	f720 <xQueueReceive>
			ulUIP_Events |= ulNewEvent;
     f50:	68bb      	ldr	r3, [r7, #8]
     f52:	693a      	ldr	r2, [r7, #16]
     f54:	ea42 0303 	orr.w	r3, r2, r3
     f58:	613b      	str	r3, [r7, #16]
		}
	}
     f5a:	e743      	b.n	de4 <vuIP_Task+0x20>

00000f5c <prvSetMACAddress>:
}
/*-----------------------------------------------------------*/

static void prvSetMACAddress( void )
{
     f5c:	b480      	push	{r7}
     f5e:	b083      	sub	sp, #12
     f60:	af00      	add	r7, sp, #0
struct uip_eth_addr xAddr;

	/* Configure the MAC address in the uIP stack. */
	xAddr.addr[ 0 ] = configMAC_ADDR0;
     f62:	f04f 0300 	mov.w	r3, #0
     f66:	703b      	strb	r3, [r7, #0]
	xAddr.addr[ 1 ] = configMAC_ADDR1;
     f68:	f04f 0312 	mov.w	r3, #18
     f6c:	707b      	strb	r3, [r7, #1]
	xAddr.addr[ 2 ] = configMAC_ADDR2;
     f6e:	f04f 0313 	mov.w	r3, #19
     f72:	70bb      	strb	r3, [r7, #2]
	xAddr.addr[ 3 ] = configMAC_ADDR3;
     f74:	f04f 0310 	mov.w	r3, #16
     f78:	70fb      	strb	r3, [r7, #3]
	xAddr.addr[ 4 ] = configMAC_ADDR4;
     f7a:	f04f 0315 	mov.w	r3, #21
     f7e:	713b      	strb	r3, [r7, #4]
	xAddr.addr[ 5 ] = configMAC_ADDR5;
     f80:	f04f 0311 	mov.w	r3, #17
     f84:	717b      	strb	r3, [r7, #5]
	uip_setethaddr( xAddr );
     f86:	783a      	ldrb	r2, [r7, #0]
     f88:	f642 63ec 	movw	r3, #12012	; 0x2eec
     f8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f90:	701a      	strb	r2, [r3, #0]
     f92:	787a      	ldrb	r2, [r7, #1]
     f94:	f642 63ec 	movw	r3, #12012	; 0x2eec
     f98:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f9c:	705a      	strb	r2, [r3, #1]
     f9e:	78ba      	ldrb	r2, [r7, #2]
     fa0:	f642 63ec 	movw	r3, #12012	; 0x2eec
     fa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fa8:	709a      	strb	r2, [r3, #2]
     faa:	78fa      	ldrb	r2, [r7, #3]
     fac:	f642 63ec 	movw	r3, #12012	; 0x2eec
     fb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fb4:	70da      	strb	r2, [r3, #3]
     fb6:	793a      	ldrb	r2, [r7, #4]
     fb8:	f642 63ec 	movw	r3, #12012	; 0x2eec
     fbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fc0:	711a      	strb	r2, [r3, #4]
     fc2:	797a      	ldrb	r2, [r7, #5]
     fc4:	f642 63ec 	movw	r3, #12012	; 0x2eec
     fc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fcc:	715a      	strb	r2, [r3, #5]
}
     fce:	f107 070c 	add.w	r7, r7, #12
     fd2:	46bd      	mov	sp, r7
     fd4:	bc80      	pop	{r7}
     fd6:	4770      	bx	lr

00000fd8 <prvInitialise_uIP>:
/*-----------------------------------------------------------*/

static void prvInitialise_uIP( void )
{
     fd8:	b580      	push	{r7, lr}
     fda:	b088      	sub	sp, #32
     fdc:	af02      	add	r7, sp, #8
uip_ipaddr_t xIPAddr;
TimerHandle_t xARPTimer, xPeriodicTimer;

	uip_init();
     fde:	f009 ff51 	bl	ae84 <uip_init>
	uip_ipaddr( &xIPAddr, configIP_ADDR0, configIP_ADDR1, configIP_ADDR2, configIP_ADDR3 );
     fe2:	f06f 033f 	mvn.w	r3, #63	; 0x3f
     fe6:	713b      	strb	r3, [r7, #4]
     fe8:	f06f 0357 	mvn.w	r3, #87	; 0x57
     fec:	717b      	strb	r3, [r7, #5]
     fee:	f04f 0300 	mov.w	r3, #0
     ff2:	71bb      	strb	r3, [r7, #6]
     ff4:	f06f 0337 	mvn.w	r3, #55	; 0x37
     ff8:	71fb      	strb	r3, [r7, #7]
	uip_sethostaddr( &xIPAddr );
     ffa:	793a      	ldrb	r2, [r7, #4]
     ffc:	f64c 4338 	movw	r3, #52280	; 0xcc38
    1000:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1004:	701a      	strb	r2, [r3, #0]
    1006:	797a      	ldrb	r2, [r7, #5]
    1008:	f64c 4338 	movw	r3, #52280	; 0xcc38
    100c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1010:	705a      	strb	r2, [r3, #1]
    1012:	79ba      	ldrb	r2, [r7, #6]
    1014:	f64c 4338 	movw	r3, #52280	; 0xcc38
    1018:	f2c2 0300 	movt	r3, #8192	; 0x2000
    101c:	709a      	strb	r2, [r3, #2]
    101e:	79fa      	ldrb	r2, [r7, #7]
    1020:	f64c 4338 	movw	r3, #52280	; 0xcc38
    1024:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1028:	70da      	strb	r2, [r3, #3]
	uip_ipaddr( &xIPAddr, configNET_MASK0, configNET_MASK1, configNET_MASK2, configNET_MASK3 );
    102a:	f04f 33ff 	mov.w	r3, #4294967295
    102e:	713b      	strb	r3, [r7, #4]
    1030:	f04f 33ff 	mov.w	r3, #4294967295
    1034:	717b      	strb	r3, [r7, #5]
    1036:	f04f 33ff 	mov.w	r3, #4294967295
    103a:	71bb      	strb	r3, [r7, #6]
    103c:	f04f 0300 	mov.w	r3, #0
    1040:	71fb      	strb	r3, [r7, #7]
	uip_setnetmask( &xIPAddr );
    1042:	793a      	ldrb	r2, [r7, #4]
    1044:	f64c 4334 	movw	r3, #52276	; 0xcc34
    1048:	f2c2 0300 	movt	r3, #8192	; 0x2000
    104c:	701a      	strb	r2, [r3, #0]
    104e:	797a      	ldrb	r2, [r7, #5]
    1050:	f64c 4334 	movw	r3, #52276	; 0xcc34
    1054:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1058:	705a      	strb	r2, [r3, #1]
    105a:	79ba      	ldrb	r2, [r7, #6]
    105c:	f64c 4334 	movw	r3, #52276	; 0xcc34
    1060:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1064:	709a      	strb	r2, [r3, #2]
    1066:	79fa      	ldrb	r2, [r7, #7]
    1068:	f64c 4334 	movw	r3, #52276	; 0xcc34
    106c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1070:	70da      	strb	r2, [r3, #3]
	prvSetMACAddress();
    1072:	f7ff ff73 	bl	f5c <prvSetMACAddress>
	httpd_init();
    1076:	f00d feb5 	bl	ede4 <httpd_init>

	/* Create the queue used to sent TCP/IP events to the uIP stack. */
	xEMACEventQueue = xQueueCreate( uipEVENT_QUEUE_LENGTH, sizeof( unsigned long ) );
    107a:	f04f 000a 	mov.w	r0, #10
    107e:	f04f 0104 	mov.w	r1, #4
    1082:	f04f 0200 	mov.w	r2, #0
    1086:	f00d ffe7 	bl	f058 <xQueueGenericCreate>
    108a:	4602      	mov	r2, r0
    108c:	f240 53fc 	movw	r3, #1532	; 0x5fc
    1090:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1094:	601a      	str	r2, [r3, #0]

	/* Create and start the uIP timers. */
	xARPTimer = xTimerCreate( 	"ARPTimer", /* Just a name that is helpful for debugging, not used by the kernel. */
    1096:	f241 237d 	movw	r3, #4733	; 0x127d
    109a:	f2c0 0300 	movt	r3, #0
    109e:	9300      	str	r3, [sp, #0]
    10a0:	f64a 10ac 	movw	r0, #43436	; 0xa9ac
    10a4:	f2c0 0001 	movt	r0, #1
    10a8:	f242 7110 	movw	r1, #10000	; 0x2710
    10ac:	f04f 0201 	mov.w	r2, #1
    10b0:	f04f 0300 	mov.w	r3, #0
    10b4:	f012 f898 	bl	131e8 <xTimerCreate>
    10b8:	4603      	mov	r3, r0
    10ba:	60bb      	str	r3, [r7, #8]
								pdTRUE, /* Autor-reload. */
								( void * ) uipARP_TIMER,
								prvUIPTimerCallback
							);

	xPeriodicTimer = xTimerCreate( 	"PeriodicTimer",
    10bc:	f241 237d 	movw	r3, #4733	; 0x127d
    10c0:	f2c0 0300 	movt	r3, #0
    10c4:	9300      	str	r3, [sp, #0]
    10c6:	f64a 10b8 	movw	r0, #43448	; 0xa9b8
    10ca:	f2c0 0001 	movt	r0, #1
    10ce:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
    10d2:	f04f 0201 	mov.w	r2, #1
    10d6:	f04f 0301 	mov.w	r3, #1
    10da:	f012 f885 	bl	131e8 <xTimerCreate>
    10de:	4603      	mov	r3, r0
    10e0:	60fb      	str	r3, [r7, #12]
									( void * ) uipPERIODIC_TIMER,
									prvUIPTimerCallback
								);

	/* Sanity check that the timers were indeed created. */
	configASSERT( xARPTimer );
    10e2:	68bb      	ldr	r3, [r7, #8]
    10e4:	2b00      	cmp	r3, #0
    10e6:	d109      	bne.n	10fc <PROCESS_STACK_SIZE+0xfc>
    10e8:	f04f 0328 	mov.w	r3, #40	; 0x28
    10ec:	f383 8811 	msr	BASEPRI, r3
    10f0:	f3bf 8f6f 	isb	sy
    10f4:	f3bf 8f4f 	dsb	sy
    10f8:	613b      	str	r3, [r7, #16]
    10fa:	e7fe      	b.n	10fa <PROCESS_STACK_SIZE+0xfa>
	configASSERT( xPeriodicTimer );
    10fc:	68fb      	ldr	r3, [r7, #12]
    10fe:	2b00      	cmp	r3, #0
    1100:	d109      	bne.n	1116 <PROCESS_STACK_SIZE+0x116>
    1102:	f04f 0328 	mov.w	r3, #40	; 0x28
    1106:	f383 8811 	msr	BASEPRI, r3
    110a:	f3bf 8f6f 	isb	sy
    110e:	f3bf 8f4f 	dsb	sy
    1112:	617b      	str	r3, [r7, #20]
    1114:	e7fe      	b.n	1114 <PROCESS_STACK_SIZE+0x114>

	/* These commands will block indefinitely until they succeed, so there is
	no point in checking their return values. */
	xTimerStart( xARPTimer, portMAX_DELAY );
    1116:	f010 f93d 	bl	11394 <xTaskGetTickCount>
    111a:	4603      	mov	r3, r0
    111c:	f04f 32ff 	mov.w	r2, #4294967295
    1120:	9200      	str	r2, [sp, #0]
    1122:	68b8      	ldr	r0, [r7, #8]
    1124:	f04f 0101 	mov.w	r1, #1
    1128:	461a      	mov	r2, r3
    112a:	f04f 0300 	mov.w	r3, #0
    112e:	f012 f8ad 	bl	1328c <xTimerGenericCommand>
	xTimerStart( xPeriodicTimer, portMAX_DELAY );
    1132:	f010 f92f 	bl	11394 <xTaskGetTickCount>
    1136:	4603      	mov	r3, r0
    1138:	f04f 32ff 	mov.w	r2, #4294967295
    113c:	9200      	str	r2, [sp, #0]
    113e:	68f8      	ldr	r0, [r7, #12]
    1140:	f04f 0101 	mov.w	r1, #1
    1144:	461a      	mov	r2, r3
    1146:	f04f 0300 	mov.w	r3, #0
    114a:	f012 f89f 	bl	1328c <xTimerGenericCommand>
}
    114e:	f107 0718 	add.w	r7, r7, #24
    1152:	46bd      	mov	sp, r7
    1154:	bd80      	pop	{r7, pc}
    1156:	bf00      	nop

00001158 <prvEMACEventListener>:
/*-----------------------------------------------------------*/

static void prvEMACEventListener( unsigned long ulISREvents )
{
    1158:	b580      	push	{r7, lr}
    115a:	b086      	sub	sp, #24
    115c:	af00      	add	r7, sp, #0
    115e:	6078      	str	r0, [r7, #4]
long lHigherPriorityTaskWoken = pdFALSE;
    1160:	f04f 0300 	mov.w	r3, #0
    1164:	613b      	str	r3, [r7, #16]
const unsigned long ulRxEvent = uipETHERNET_RX_EVENT;
    1166:	f04f 0301 	mov.w	r3, #1
    116a:	60fb      	str	r3, [r7, #12]

	/* Sanity check that the event queue was indeed created. */
	configASSERT( xEMACEventQueue );
    116c:	f240 53fc 	movw	r3, #1532	; 0x5fc
    1170:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1174:	681b      	ldr	r3, [r3, #0]
    1176:	2b00      	cmp	r3, #0
    1178:	d109      	bne.n	118e <prvEMACEventListener+0x36>
    117a:	f04f 0328 	mov.w	r3, #40	; 0x28
    117e:	f383 8811 	msr	BASEPRI, r3
    1182:	f3bf 8f6f 	isb	sy
    1186:	f3bf 8f4f 	dsb	sy
    118a:	617b      	str	r3, [r7, #20]
    118c:	e7fe      	b.n	118c <prvEMACEventListener+0x34>

	if( ( ulISREvents & MSS_MAC_EVENT_PACKET_SEND ) != 0UL )
    118e:	687b      	ldr	r3, [r7, #4]
    1190:	f003 0301 	and.w	r3, r3, #1
    1194:	b2db      	uxtb	r3, r3
    1196:	2b00      	cmp	r3, #0
    1198:	d001      	beq.n	119e <prvEMACEventListener+0x46>
	{
		/* An Ethernet Tx event has occurred. */
		MSS_MAC_FreeTxBuffers();
    119a:	f005 fadd 	bl	6758 <MSS_MAC_FreeTxBuffers>
	}

	if( ( ulISREvents & MSS_MAC_EVENT_PACKET_RECEIVED ) != 0UL )
    119e:	687b      	ldr	r3, [r7, #4]
    11a0:	f003 0302 	and.w	r3, r3, #2
    11a4:	2b00      	cmp	r3, #0
    11a6:	d00f      	beq.n	11c8 <prvEMACEventListener+0x70>
	{
		/* An Ethernet Rx event has occurred. */
		xQueueSendFromISR( xEMACEventQueue, &ulRxEvent, &lHigherPriorityTaskWoken );
    11a8:	f240 53fc 	movw	r3, #1532	; 0x5fc
    11ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11b0:	6819      	ldr	r1, [r3, #0]
    11b2:	f107 020c 	add.w	r2, r7, #12
    11b6:	f107 0310 	add.w	r3, r7, #16
    11ba:	4608      	mov	r0, r1
    11bc:	4611      	mov	r1, r2
    11be:	461a      	mov	r2, r3
    11c0:	f04f 0300 	mov.w	r3, #0
    11c4:	f00e f974 	bl	f4b0 <xQueueGenericSendFromISR>
	}

	portEND_SWITCHING_ISR( lHigherPriorityTaskWoken );
    11c8:	693b      	ldr	r3, [r7, #16]
    11ca:	2b00      	cmp	r3, #0
    11cc:	d00a      	beq.n	11e4 <prvEMACEventListener+0x8c>
    11ce:	f64e 5304 	movw	r3, #60676	; 0xed04
    11d2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    11d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    11da:	601a      	str	r2, [r3, #0]
    11dc:	f3bf 8f4f 	dsb	sy
    11e0:	f3bf 8f6f 	isb	sy
}
    11e4:	f107 0718 	add.w	r7, r7, #24
    11e8:	46bd      	mov	sp, r7
    11ea:	bd80      	pop	{r7, pc}

000011ec <prvInitEmac>:
/*-----------------------------------------------------------*/

static void prvInitEmac( void )
{
    11ec:	b580      	push	{r7, lr}
    11ee:	b082      	sub	sp, #8
    11f0:	af00      	add	r7, sp, #0
const unsigned char ucPHYAddress = 1;
    11f2:	f04f 0301 	mov.w	r3, #1
    11f6:	71fb      	strb	r3, [r7, #7]

	/* Initialise the MAC and PHY hardware. */
	MSS_MAC_init( ucPHYAddress );
    11f8:	79fb      	ldrb	r3, [r7, #7]
    11fa:	4618      	mov	r0, r3
    11fc:	f002 ff9c 	bl	4138 <MSS_MAC_init>

	/* Register the event listener.  The Ethernet interrupt handler will call
	this listener whenever an Rx or a Tx interrupt occurs. */
	MSS_MAC_set_callback( ( MSS_MAC_callback_t ) prvEMACEventListener );
    1200:	f241 1059 	movw	r0, #4441	; 0x1159
    1204:	f2c0 0000 	movt	r0, #0
    1208:	f004 f952 	bl	54b0 <MSS_MAC_set_callback>

    /* Setup the EMAC and the NVIC for MAC interrupts. */
    NVIC_SetPriority( EthernetMAC_IRQn, configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY );
    120c:	f04f 0005 	mov.w	r0, #5
    1210:	f04f 0105 	mov.w	r1, #5
    1214:	f7ff fda0 	bl	d58 <NVIC_SetPriority>
    NVIC_EnableIRQ( EthernetMAC_IRQn );
    1218:	f04f 0005 	mov.w	r0, #5
    121c:	f7ff fd80 	bl	d20 <NVIC_EnableIRQ>
}
    1220:	f107 0708 	add.w	r7, r7, #8
    1224:	46bd      	mov	sp, r7
    1226:	bd80      	pop	{r7, pc}

00001228 <vEMACWrite>:
/*-----------------------------------------------------------*/

void vEMACWrite( void )
{
    1228:	b580      	push	{r7, lr}
    122a:	b084      	sub	sp, #16
    122c:	af00      	add	r7, sp, #0
const long lMaxAttempts = 10;
    122e:	f04f 030a 	mov.w	r3, #10
    1232:	607b      	str	r3, [r7, #4]
long lAttempt;
const TickType_t xShortDelay = ( 5 / portTICK_PERIOD_MS );
    1234:	f04f 0305 	mov.w	r3, #5
    1238:	60fb      	str	r3, [r7, #12]

	/* Try to send data to the Ethernet.  Keep trying for a while if data cannot
	be sent immediately.  Note that this will actually cause the data to be sent
	twice to get around delayed ACK problems when communicating with non real-
	time TCP/IP stacks (such as a Windows machine). */
	for( lAttempt = 0; lAttempt < lMaxAttempts; lAttempt++ )
    123a:	f04f 0300 	mov.w	r3, #0
    123e:	60bb      	str	r3, [r7, #8]
    1240:	e011      	b.n	1266 <vEMACWrite+0x3e>
	{
		if( MSS_MAC_tx_packet( uip_len ) != 0 )
    1242:	f64a 33b0 	movw	r3, #43952	; 0xabb0
    1246:	f2c2 0300 	movt	r3, #8192	; 0x2000
    124a:	881b      	ldrh	r3, [r3, #0]
    124c:	4618      	mov	r0, r3
    124e:	f003 fae5 	bl	481c <MSS_MAC_tx_packet>
    1252:	4603      	mov	r3, r0
    1254:	2b00      	cmp	r3, #0
    1256:	d10b      	bne.n	1270 <vEMACWrite+0x48>
		{
			break;
		}
		else
		{
			vTaskDelay( xShortDelay );
    1258:	68f8      	ldr	r0, [r7, #12]
    125a:	f00f fb9f 	bl	1099c <vTaskDelay>

	/* Try to send data to the Ethernet.  Keep trying for a while if data cannot
	be sent immediately.  Note that this will actually cause the data to be sent
	twice to get around delayed ACK problems when communicating with non real-
	time TCP/IP stacks (such as a Windows machine). */
	for( lAttempt = 0; lAttempt < lMaxAttempts; lAttempt++ )
    125e:	68bb      	ldr	r3, [r7, #8]
    1260:	f103 0301 	add.w	r3, r3, #1
    1264:	60bb      	str	r3, [r7, #8]
    1266:	68ba      	ldr	r2, [r7, #8]
    1268:	687b      	ldr	r3, [r7, #4]
    126a:	429a      	cmp	r2, r3
    126c:	dbe9      	blt.n	1242 <vEMACWrite+0x1a>
    126e:	e000      	b.n	1272 <vEMACWrite+0x4a>
	{
		if( MSS_MAC_tx_packet( uip_len ) != 0 )
		{
			break;
    1270:	bf00      	nop
		else
		{
			vTaskDelay( xShortDelay );
		}
	}
}
    1272:	f107 0710 	add.w	r7, r7, #16
    1276:	46bd      	mov	sp, r7
    1278:	bd80      	pop	{r7, pc}
    127a:	bf00      	nop

0000127c <prvUIPTimerCallback>:
/*-----------------------------------------------------------*/

static void prvUIPTimerCallback( TimerHandle_t xTimer )
{
    127c:	b580      	push	{r7, lr}
    127e:	b082      	sub	sp, #8
    1280:	af00      	add	r7, sp, #0
    1282:	6078      	str	r0, [r7, #4]
static const unsigned long ulPeriodicTimerExpired = uipPERIODIC_TIMER_EVENT;

	/* This is a time callback, so calls to xQueueSend() must not attempt to
	block.  As this callback is assigned to both the ARP and Periodic timers, the
	first thing to do is ascertain which timer it was that actually expired. */
	switch( ( int ) pvTimerGetTimerID( xTimer ) )
    1284:	6878      	ldr	r0, [r7, #4]
    1286:	f012 fbad 	bl	139e4 <pvTimerGetTimerID>
    128a:	4603      	mov	r3, r0
    128c:	2b00      	cmp	r3, #0
    128e:	d002      	beq.n	1296 <prvUIPTimerCallback+0x1a>
    1290:	2b01      	cmp	r3, #1
    1292:	d011      	beq.n	12b8 <prvUIPTimerCallback+0x3c>
    1294:	e020      	b.n	12d8 <prvUIPTimerCallback+0x5c>
	{
		case uipARP_TIMER		:	xQueueSend( xEMACEventQueue, &ulARPTimerExpired, uipDONT_BLOCK );
    1296:	f240 53fc 	movw	r3, #1532	; 0x5fc
    129a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    129e:	681b      	ldr	r3, [r3, #0]
    12a0:	4618      	mov	r0, r3
    12a2:	f64a 11e0 	movw	r1, #43488	; 0xa9e0
    12a6:	f2c0 0101 	movt	r1, #1
    12aa:	f04f 0200 	mov.w	r2, #0
    12ae:	f04f 0300 	mov.w	r3, #0
    12b2:	f00d ffe5 	bl	f280 <xQueueGenericSend>
									break;
    12b6:	e00f      	b.n	12d8 <prvUIPTimerCallback+0x5c>

		case uipPERIODIC_TIMER	:	xQueueSend( xEMACEventQueue, &ulPeriodicTimerExpired, uipDONT_BLOCK );
    12b8:	f240 53fc 	movw	r3, #1532	; 0x5fc
    12bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12c0:	681b      	ldr	r3, [r3, #0]
    12c2:	4618      	mov	r0, r3
    12c4:	f64a 11e4 	movw	r1, #43492	; 0xa9e4
    12c8:	f2c0 0101 	movt	r1, #1
    12cc:	f04f 0200 	mov.w	r2, #0
    12d0:	f04f 0300 	mov.w	r3, #0
    12d4:	f00d ffd4 	bl	f280 <xQueueGenericSend>
									break;

		default					:  	/* Should not get here. */
									break;
	}
}
    12d8:	f107 0708 	add.w	r7, r7, #8
    12dc:	46bd      	mov	sp, r7
    12de:	bd80      	pop	{r7, pc}

000012e0 <vApplicationProcessFormInput>:
/*-----------------------------------------------------------*/

void vApplicationProcessFormInput( char *pcInputString )
{
    12e0:	b580      	push	{r7, lr}
    12e2:	b084      	sub	sp, #16
    12e4:	af00      	add	r7, sp, #0
    12e6:	6078      	str	r0, [r7, #4]
char *c;

	/* Only interested in processing form input if this is the IO page. */
	c = strstr( pcInputString, "control.shtml" );
    12e8:	6878      	ldr	r0, [r7, #4]
    12ea:	f64a 11c8 	movw	r1, #43464	; 0xa9c8
    12ee:	f2c0 0101 	movt	r1, #1
    12f2:	f014 f8dd 	bl	154b0 <strstr>
    12f6:	4603      	mov	r3, r0
    12f8:	60fb      	str	r3, [r7, #12]

	if( c )
    12fa:	68fb      	ldr	r3, [r7, #12]
    12fc:	2b00      	cmp	r3, #0
    12fe:	d039      	beq.n	1374 <vApplicationProcessFormInput+0x94>
	{
		/* Is there a command in the string? */
		c = strstr( pcInputString, "?" );
    1300:	6878      	ldr	r0, [r7, #4]
    1302:	f04f 013f 	mov.w	r1, #63	; 0x3f
    1306:	f013 fdb1 	bl	14e6c <strchr>
    130a:	4603      	mov	r3, r0
    130c:	60fb      	str	r3, [r7, #12]
	    if( c )
    130e:	68fb      	ldr	r3, [r7, #12]
    1310:	2b00      	cmp	r3, #0
    1312:	d023      	beq.n	135c <vApplicationProcessFormInput+0x7c>
	    {
			/* Turn the LED's on or off in accordance with the check box status. */
			if( strstr( c, "LED0=1" ) != NULL )
    1314:	68f8      	ldr	r0, [r7, #12]
    1316:	f64a 11d8 	movw	r1, #43480	; 0xa9d8
    131a:	f2c0 0101 	movt	r1, #1
    131e:	f014 f8c7 	bl	154b0 <strstr>
    1322:	4603      	mov	r3, r0
    1324:	2b00      	cmp	r3, #0
    1326:	d00c      	beq.n	1342 <vApplicationProcessFormInput+0x62>
			{
				/* Turn the LEDs on. */
				vParTestSetLED( 3, 1 );
    1328:	f04f 0003 	mov.w	r0, #3
    132c:	f04f 0101 	mov.w	r1, #1
    1330:	f7ff f8f0 	bl	514 <vParTestSetLED>
				vParTestSetLED( 4, 1 );
    1334:	f04f 0004 	mov.w	r0, #4
    1338:	f04f 0101 	mov.w	r1, #1
    133c:	f7ff f8ea 	bl	514 <vParTestSetLED>
			}
			else
			{
				/* Turn the LEDs off. */
				vParTestSetLED( 3, 0 );
				vParTestSetLED( 4, 0 );
    1340:	e018      	b.n	1374 <vApplicationProcessFormInput+0x94>
				vParTestSetLED( 4, 1 );
			}
			else
			{
				/* Turn the LEDs off. */
				vParTestSetLED( 3, 0 );
    1342:	f04f 0003 	mov.w	r0, #3
    1346:	f04f 0100 	mov.w	r1, #0
    134a:	f7ff f8e3 	bl	514 <vParTestSetLED>
				vParTestSetLED( 4, 0 );
    134e:	f04f 0004 	mov.w	r0, #4
    1352:	f04f 0100 	mov.w	r1, #0
    1356:	f7ff f8dd 	bl	514 <vParTestSetLED>
    135a:	e00b      	b.n	1374 <vApplicationProcessFormInput+0x94>
			}
	    }
		else
		{
			/* Commands to turn LEDs off are not always explicit. */
			vParTestSetLED( 3, 0 );
    135c:	f04f 0003 	mov.w	r0, #3
    1360:	f04f 0100 	mov.w	r1, #0
    1364:	f7ff f8d6 	bl	514 <vParTestSetLED>
			vParTestSetLED( 4, 0 );
    1368:	f04f 0004 	mov.w	r0, #4
    136c:	f04f 0100 	mov.w	r1, #0
    1370:	f7ff f8d0 	bl	514 <vParTestSetLED>
		}
	}
}
    1374:	f107 0710 	add.w	r7, r7, #16
    1378:	46bd      	mov	sp, r7
    137a:	bd80      	pop	{r7, pc}

0000137c <nullfunction>:

static const struct httpd_cgi_call	*calls[] = { &tcp, &net, &io, &output , NULL };

/*---------------------------------------------------------------------------*/
static PT_THREAD( nullfunction ( struct httpd_state *s, char *ptr ) )
{
    137c:	b480      	push	{r7}
    137e:	b085      	sub	sp, #20
    1380:	af00      	add	r7, sp, #0
    1382:	6078      	str	r0, [r7, #4]
    1384:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    1386:	f04f 0301 	mov.w	r3, #1
    138a:	73fb      	strb	r3, [r7, #15]
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
	PSOCK_END( &s->sout );
    138c:	f04f 0300 	mov.w	r3, #0
    1390:	73fb      	strb	r3, [r7, #15]
    1392:	687b      	ldr	r3, [r7, #4]
    1394:	f04f 0200 	mov.w	r2, #0
    1398:	851a      	strh	r2, [r3, #40]	; 0x28
    139a:	f04f 0302 	mov.w	r3, #2
}
    139e:	4618      	mov	r0, r3
    13a0:	f107 0714 	add.w	r7, r7, #20
    13a4:	46bd      	mov	sp, r7
    13a6:	bc80      	pop	{r7}
    13a8:	4770      	bx	lr
    13aa:	bf00      	nop

000013ac <httpd_cgi>:

/*---------------------------------------------------------------------------*/
httpd_cgifunction httpd_cgi( char *name )
{
    13ac:	b590      	push	{r4, r7, lr}
    13ae:	b085      	sub	sp, #20
    13b0:	af00      	add	r7, sp, #0
    13b2:	6078      	str	r0, [r7, #4]
	const struct httpd_cgi_call **f;

	/* Find the matching name in the table, return the function. */
	for( f = calls; *f != NULL; ++f )
    13b4:	f240 0310 	movw	r3, #16
    13b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13bc:	60fb      	str	r3, [r7, #12]
    13be:	e019      	b.n	13f4 <httpd_cgi+0x48>
	{
		if( strncmp((*f)->name, name, strlen((*f)->name)) == 0 )
    13c0:	68fb      	ldr	r3, [r7, #12]
    13c2:	681b      	ldr	r3, [r3, #0]
    13c4:	681c      	ldr	r4, [r3, #0]
    13c6:	68fb      	ldr	r3, [r7, #12]
    13c8:	681b      	ldr	r3, [r3, #0]
    13ca:	681b      	ldr	r3, [r3, #0]
    13cc:	4618      	mov	r0, r3
    13ce:	f013 fe0b 	bl	14fe8 <strlen>
    13d2:	4603      	mov	r3, r0
    13d4:	4620      	mov	r0, r4
    13d6:	6879      	ldr	r1, [r7, #4]
    13d8:	461a      	mov	r2, r3
    13da:	f013 fe35 	bl	15048 <strncmp>
    13de:	4603      	mov	r3, r0
    13e0:	2b00      	cmp	r3, #0
    13e2:	d103      	bne.n	13ec <httpd_cgi+0x40>
		{
			return( *f )->function;
    13e4:	68fb      	ldr	r3, [r7, #12]
    13e6:	681b      	ldr	r3, [r3, #0]
    13e8:	685b      	ldr	r3, [r3, #4]
    13ea:	e00b      	b.n	1404 <httpd_cgi+0x58>
httpd_cgifunction httpd_cgi( char *name )
{
	const struct httpd_cgi_call **f;

	/* Find the matching name in the table, return the function. */
	for( f = calls; *f != NULL; ++f )
    13ec:	68fb      	ldr	r3, [r7, #12]
    13ee:	f103 0304 	add.w	r3, r3, #4
    13f2:	60fb      	str	r3, [r7, #12]
    13f4:	68fb      	ldr	r3, [r7, #12]
    13f6:	681b      	ldr	r3, [r3, #0]
    13f8:	2b00      	cmp	r3, #0
    13fa:	d1e1      	bne.n	13c0 <httpd_cgi+0x14>
		{
			return( *f )->function;
		}
	}

	return nullfunction;
    13fc:	f241 337d 	movw	r3, #4989	; 0x137d
    1400:	f2c0 0300 	movt	r3, #0
}
    1404:	4618      	mov	r0, r3
    1406:	f107 0714 	add.w	r7, r7, #20
    140a:	46bd      	mov	sp, r7
    140c:	bd90      	pop	{r4, r7, pc}
    140e:	bf00      	nop

00001410 <generate_tcp_stats>:
static const char	last_ack[] = /*  "LAST-ACK"*/ { 0x4c, 0x41, 0x53, 0x54, 0x2d, 0x41, 0x43, 0x4b, 0 };

static const char	*states[] = { closed, syn_rcvd, syn_sent, established, fin_wait_1, fin_wait_2, closing, time_wait, last_ack };

static unsigned short generate_tcp_stats( void *arg )
{
    1410:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1414:	b08e      	sub	sp, #56	; 0x38
    1416:	af0a      	add	r7, sp, #40	; 0x28
    1418:	6078      	str	r0, [r7, #4]
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;
    141a:	687b      	ldr	r3, [r7, #4]
    141c:	60fb      	str	r3, [r7, #12]

	conn = &uip_conns[s->count];
    141e:	68fb      	ldr	r3, [r7, #12]
    1420:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    1424:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    1428:	fb02 f203 	mul.w	r2, r2, r3
    142c:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    1430:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1434:	4413      	add	r3, r2
    1436:	60bb      	str	r3, [r7, #8]
	return sprintf( ( char * ) uip_appdata,
    1438:	f64a 33c0 	movw	r3, #43968	; 0xabc0
    143c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1440:	681b      	ldr	r3, [r3, #0]
    1442:	461e      	mov	r6, r3
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
    1444:	68bb      	ldr	r3, [r7, #8]
    1446:	889b      	ldrh	r3, [r3, #4]
    1448:	4618      	mov	r0, r3
    144a:	f00c f811 	bl	d470 <htons>
    144e:	4603      	mov	r3, r0
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    1450:	461d      	mov	r5, r3
    1452:	68bb      	ldr	r3, [r7, #8]
    1454:	881b      	ldrh	r3, [r3, #0]
    1456:	4618      	mov	r0, r3
    1458:	f00c f80a 	bl	d470 <htons>
    145c:	4603      	mov	r3, r0
    145e:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1462:	b29b      	uxth	r3, r3
    1464:	461c      	mov	r4, r3
    1466:	68bb      	ldr	r3, [r7, #8]
    1468:	881b      	ldrh	r3, [r3, #0]
    146a:	4618      	mov	r0, r3
    146c:	f00c f800 	bl	d470 <htons>
    1470:	4603      	mov	r3, r0
    1472:	f003 09ff 	and.w	r9, r3, #255	; 0xff
    1476:	68bb      	ldr	r3, [r7, #8]
    1478:	885b      	ldrh	r3, [r3, #2]
    147a:	4618      	mov	r0, r3
    147c:	f00b fff8 	bl	d470 <htons>
    1480:	4603      	mov	r3, r0
    1482:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1486:	b29b      	uxth	r3, r3
    1488:	469a      	mov	sl, r3
    148a:	68bb      	ldr	r3, [r7, #8]
    148c:	885b      	ldrh	r3, [r3, #2]
    148e:	4618      	mov	r0, r3
    1490:	f00b ffee 	bl	d470 <htons>
    1494:	4603      	mov	r3, r0
    1496:	f003 08ff 	and.w	r8, r3, #255	; 0xff
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
    149a:	68bb      	ldr	r3, [r7, #8]
    149c:	88db      	ldrh	r3, [r3, #6]
    149e:	4618      	mov	r0, r3
    14a0:	f00b ffe6 	bl	d470 <htons>
    14a4:	4603      	mov	r3, r0
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    14a6:	469e      	mov	lr, r3
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
    14a8:	68bb      	ldr	r3, [r7, #8]
    14aa:	7e5b      	ldrb	r3, [r3, #25]
    14ac:	f003 020f 	and.w	r2, r3, #15
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    14b0:	f240 0324 	movw	r3, #36	; 0x24
    14b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14b8:	f853 c022 	ldr.w	ip, [r3, r2, lsl #2]
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
    14bc:	68bb      	ldr	r3, [r7, #8]
    14be:	7edb      	ldrb	r3, [r3, #27]
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    14c0:	4618      	mov	r0, r3
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
    14c2:	68bb      	ldr	r3, [r7, #8]
    14c4:	7e9b      	ldrb	r3, [r3, #26]
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    14c6:	4619      	mov	r1, r3
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
					 (uip_outstanding(conn)) ? '*' : ' ', (uip_stopped(conn)) ? '!' : ' ' );
    14c8:	68bb      	ldr	r3, [r7, #8]
    14ca:	8a1b      	ldrh	r3, [r3, #16]
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    14cc:	2b00      	cmp	r3, #0
    14ce:	d002      	beq.n	14d6 <generate_tcp_stats+0xc6>
    14d0:	f04f 022a 	mov.w	r2, #42	; 0x2a
    14d4:	e001      	b.n	14da <generate_tcp_stats+0xca>
    14d6:	f04f 0220 	mov.w	r2, #32
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
					 (uip_outstanding(conn)) ? '*' : ' ', (uip_stopped(conn)) ? '!' : ' ' );
    14da:	68bb      	ldr	r3, [r7, #8]
    14dc:	7e5b      	ldrb	r3, [r3, #25]
    14de:	f003 0310 	and.w	r3, r3, #16
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    14e2:	2b00      	cmp	r3, #0
    14e4:	d002      	beq.n	14ec <generate_tcp_stats+0xdc>
    14e6:	f04f 0321 	mov.w	r3, #33	; 0x21
    14ea:	e001      	b.n	14f0 <generate_tcp_stats+0xe0>
    14ec:	f04f 0320 	mov.w	r3, #32
    14f0:	f8cd 9000 	str.w	r9, [sp]
    14f4:	f8cd a004 	str.w	sl, [sp, #4]
    14f8:	f8cd 8008 	str.w	r8, [sp, #8]
    14fc:	f8cd e00c 	str.w	lr, [sp, #12]
    1500:	f8cd c010 	str.w	ip, [sp, #16]
    1504:	9005      	str	r0, [sp, #20]
    1506:	9106      	str	r1, [sp, #24]
    1508:	9207      	str	r2, [sp, #28]
    150a:	9308      	str	r3, [sp, #32]
    150c:	4630      	mov	r0, r6
    150e:	f64a 2118 	movw	r1, #43544	; 0xaa18
    1512:	f2c0 0101 	movt	r1, #1
    1516:	462a      	mov	r2, r5
    1518:	4623      	mov	r3, r4
    151a:	f013 fc5d 	bl	14dd8 <sprintf>
    151e:	4603      	mov	r3, r0
    1520:	b29b      	uxth	r3, r3
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
					 (uip_outstanding(conn)) ? '*' : ' ', (uip_stopped(conn)) ? '!' : ' ' );
}
    1522:	4618      	mov	r0, r3
    1524:	f107 0710 	add.w	r7, r7, #16
    1528:	46bd      	mov	sp, r7
    152a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    152e:	bf00      	nop

00001530 <tcp_stats>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( tcp_stats ( struct httpd_state *s, char *ptr ) )
{
    1530:	b580      	push	{r7, lr}
    1532:	b084      	sub	sp, #16
    1534:	af00      	add	r7, sp, #0
    1536:	6078      	str	r0, [r7, #4]
    1538:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    153a:	f04f 0301 	mov.w	r3, #1
    153e:	73fb      	strb	r3, [r7, #15]
    1540:	687b      	ldr	r3, [r7, #4]
    1542:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    1544:	2b00      	cmp	r3, #0
    1546:	d002      	beq.n	154e <tcp_stats+0x1e>
    1548:	2b85      	cmp	r3, #133	; 0x85
    154a:	d01e      	beq.n	158a <tcp_stats+0x5a>
    154c:	e03c      	b.n	15c8 <tcp_stats+0x98>
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
	for( s->count = 0; s->count < UIP_CONNS; ++s->count )
    154e:	687b      	ldr	r3, [r7, #4]
    1550:	f04f 0200 	mov.w	r2, #0
    1554:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
    1558:	e031      	b.n	15be <tcp_stats+0x8e>
	{
		if( (uip_conns[s->count].tcpstateflags & UIP_TS_MASK) != UIP_CLOSED )
    155a:	687b      	ldr	r3, [r7, #4]
    155c:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    1560:	461a      	mov	r2, r3
    1562:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    1566:	f2c2 0300 	movt	r3, #8192	; 0x2000
    156a:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    156e:	fb01 f202 	mul.w	r2, r1, r2
    1572:	4413      	add	r3, r2
    1574:	f103 0318 	add.w	r3, r3, #24
    1578:	785b      	ldrb	r3, [r3, #1]
    157a:	f003 030f 	and.w	r3, r3, #15
    157e:	2b00      	cmp	r3, #0
    1580:	d014      	beq.n	15ac <tcp_stats+0x7c>
		{
			PSOCK_GENERATOR_SEND( &s->sout, generate_tcp_stats, s );
    1582:	687b      	ldr	r3, [r7, #4]
    1584:	f04f 0285 	mov.w	r2, #133	; 0x85
    1588:	851a      	strh	r2, [r3, #40]	; 0x28
    158a:	687b      	ldr	r3, [r7, #4]
    158c:	f103 0328 	add.w	r3, r3, #40	; 0x28
    1590:	4618      	mov	r0, r3
    1592:	f241 4111 	movw	r1, #5137	; 0x1411
    1596:	f2c0 0100 	movt	r1, #0
    159a:	687a      	ldr	r2, [r7, #4]
    159c:	f009 f8ee 	bl	a77c <psock_generator_send>
    15a0:	4603      	mov	r3, r0
    15a2:	2b00      	cmp	r3, #0
    15a4:	d102      	bne.n	15ac <tcp_stats+0x7c>
    15a6:	f04f 0300 	mov.w	r3, #0
    15aa:	e016      	b.n	15da <tcp_stats+0xaa>
static PT_THREAD( tcp_stats ( struct httpd_state *s, char *ptr ) )
{
	PSOCK_BEGIN( &s->sout );
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
	for( s->count = 0; s->count < UIP_CONNS; ++s->count )
    15ac:	687b      	ldr	r3, [r7, #4]
    15ae:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    15b2:	f103 0301 	add.w	r3, r3, #1
    15b6:	b29a      	uxth	r2, r3
    15b8:	687b      	ldr	r3, [r7, #4]
    15ba:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
    15be:	687b      	ldr	r3, [r7, #4]
    15c0:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    15c4:	2b27      	cmp	r3, #39	; 0x27
    15c6:	d9c8      	bls.n	155a <tcp_stats+0x2a>
		{
			PSOCK_GENERATOR_SEND( &s->sout, generate_tcp_stats, s );
		}
	}

	PSOCK_END( &s->sout );
    15c8:	f04f 0300 	mov.w	r3, #0
    15cc:	73fb      	strb	r3, [r7, #15]
    15ce:	687b      	ldr	r3, [r7, #4]
    15d0:	f04f 0200 	mov.w	r2, #0
    15d4:	851a      	strh	r2, [r3, #40]	; 0x28
    15d6:	f04f 0302 	mov.w	r3, #2
}
    15da:	4618      	mov	r0, r3
    15dc:	f107 0710 	add.w	r7, r7, #16
    15e0:	46bd      	mov	sp, r7
    15e2:	bd80      	pop	{r7, pc}

000015e4 <generate_net_stats>:

/*---------------------------------------------------------------------------*/
static unsigned short generate_net_stats( void *arg )
{
    15e4:	b580      	push	{r7, lr}
    15e6:	b084      	sub	sp, #16
    15e8:	af00      	add	r7, sp, #0
    15ea:	6078      	str	r0, [r7, #4]
	struct httpd_state	*s = ( struct httpd_state * ) arg;
    15ec:	687b      	ldr	r3, [r7, #4]
    15ee:	60fb      	str	r3, [r7, #12]
	return sprintf( ( char * ) uip_appdata, "%5u\n", (( uip_stats_t * ) &uip_stat)[s->count] );
    15f0:	f64a 33c0 	movw	r3, #43968	; 0xabc0
    15f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15f8:	681b      	ldr	r3, [r3, #0]
    15fa:	461a      	mov	r2, r3
    15fc:	68fb      	ldr	r3, [r7, #12]
    15fe:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    1602:	ea4f 0143 	mov.w	r1, r3, lsl #1
    1606:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    160a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    160e:	440b      	add	r3, r1
    1610:	881b      	ldrh	r3, [r3, #0]
    1612:	4610      	mov	r0, r2
    1614:	f64a 2178 	movw	r1, #43640	; 0xaa78
    1618:	f2c0 0101 	movt	r1, #1
    161c:	461a      	mov	r2, r3
    161e:	f013 fbdb 	bl	14dd8 <sprintf>
    1622:	4603      	mov	r3, r0
    1624:	b29b      	uxth	r3, r3
}
    1626:	4618      	mov	r0, r3
    1628:	f107 0710 	add.w	r7, r7, #16
    162c:	46bd      	mov	sp, r7
    162e:	bd80      	pop	{r7, pc}

00001630 <net_stats>:

static PT_THREAD( net_stats ( struct httpd_state *s, char *ptr ) )
{
    1630:	b580      	push	{r7, lr}
    1632:	b084      	sub	sp, #16
    1634:	af00      	add	r7, sp, #0
    1636:	6078      	str	r0, [r7, #4]
    1638:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    163a:	f04f 0301 	mov.w	r3, #1
    163e:	73fb      	strb	r3, [r7, #15]
    1640:	687b      	ldr	r3, [r7, #4]
    1642:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    1644:	2b00      	cmp	r3, #0
    1646:	d002      	beq.n	164e <net_stats+0x1e>
    1648:	2b9b      	cmp	r3, #155	; 0x9b
    164a:	d00a      	beq.n	1662 <net_stats+0x32>
    164c:	e028      	b.n	16a0 <net_stats+0x70>
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
#if UIP_STATISTICS
	for( s->count = 0; s->count < sizeof(uip_stat) / sizeof(uip_stats_t); ++s->count )
    164e:	687b      	ldr	r3, [r7, #4]
    1650:	f04f 0200 	mov.w	r2, #0
    1654:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
    1658:	e01d      	b.n	1696 <net_stats+0x66>
	{
		PSOCK_GENERATOR_SEND( &s->sout, generate_net_stats, s );
    165a:	687b      	ldr	r3, [r7, #4]
    165c:	f04f 029b 	mov.w	r2, #155	; 0x9b
    1660:	851a      	strh	r2, [r3, #40]	; 0x28
    1662:	687b      	ldr	r3, [r7, #4]
    1664:	f103 0328 	add.w	r3, r3, #40	; 0x28
    1668:	4618      	mov	r0, r3
    166a:	f241 51e5 	movw	r1, #5605	; 0x15e5
    166e:	f2c0 0100 	movt	r1, #0
    1672:	687a      	ldr	r2, [r7, #4]
    1674:	f009 f882 	bl	a77c <psock_generator_send>
    1678:	4603      	mov	r3, r0
    167a:	2b00      	cmp	r3, #0
    167c:	d102      	bne.n	1684 <net_stats+0x54>
    167e:	f04f 0300 	mov.w	r3, #0
    1682:	e016      	b.n	16b2 <net_stats+0x82>
{
	PSOCK_BEGIN( &s->sout );
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
#if UIP_STATISTICS
	for( s->count = 0; s->count < sizeof(uip_stat) / sizeof(uip_stats_t); ++s->count )
    1684:	687b      	ldr	r3, [r7, #4]
    1686:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    168a:	f103 0301 	add.w	r3, r3, #1
    168e:	b29a      	uxth	r2, r3
    1690:	687b      	ldr	r3, [r7, #4]
    1692:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
    1696:	687b      	ldr	r3, [r7, #4]
    1698:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    169c:	2b1b      	cmp	r3, #27
    169e:	d9dc      	bls.n	165a <net_stats+0x2a>
		PSOCK_GENERATOR_SEND( &s->sout, generate_net_stats, s );
	}

#endif /* UIP_STATISTICS */

	PSOCK_END( &s->sout );
    16a0:	f04f 0300 	mov.w	r3, #0
    16a4:	73fb      	strb	r3, [r7, #15]
    16a6:	687b      	ldr	r3, [r7, #4]
    16a8:	f04f 0200 	mov.w	r2, #0
    16ac:	851a      	strh	r2, [r3, #40]	; 0x28
    16ae:	f04f 0302 	mov.w	r3, #2
}
    16b2:	4618      	mov	r0, r3
    16b4:	f107 0710 	add.w	r7, r7, #16
    16b8:	46bd      	mov	sp, r7
    16ba:	bd80      	pop	{r7, pc}

000016bc <generate_io_state>:
/*---------------------------------------------------------------------------*/
char			*pcStatus;
unsigned long	ulString;

static unsigned short generate_io_state( void *arg )
{
    16bc:	b580      	push	{r7, lr}
    16be:	b082      	sub	sp, #8
    16c0:	af00      	add	r7, sp, #0
    16c2:	6078      	str	r0, [r7, #4]
	extern long lParTestGetLEDState( unsigned long ulLED );
	( void ) arg;

	/* Are the dynamically setable LEDs currently on or off? */
	if( lParTestGetLEDState( 3 ) )
    16c4:	f04f 0003 	mov.w	r0, #3
    16c8:	f7fe fffe 	bl	6c8 <lParTestGetLEDState>
    16cc:	4603      	mov	r3, r0
    16ce:	2b00      	cmp	r3, #0
    16d0:	d009      	beq.n	16e6 <generate_io_state+0x2a>
	{
		pcStatus = "checked";
    16d2:	f64a 1340 	movw	r3, #43328	; 0xa940
    16d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16da:	f64a 2280 	movw	r2, #43648	; 0xaa80
    16de:	f2c0 0201 	movt	r2, #1
    16e2:	601a      	str	r2, [r3, #0]
    16e4:	e008      	b.n	16f8 <generate_io_state+0x3c>
	}
	else
	{
		pcStatus = "";
    16e6:	f64a 1340 	movw	r3, #43328	; 0xa940
    16ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16ee:	f64a 2288 	movw	r2, #43656	; 0xaa88
    16f2:	f2c0 0201 	movt	r2, #1
    16f6:	601a      	str	r2, [r3, #0]
	}

	sprintf( uip_appdata, "<input type=\"checkbox\" name=\"LED0\" value=\"1\" %s>LED<p>", pcStatus );
    16f8:	f64a 33c0 	movw	r3, #43968	; 0xabc0
    16fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1700:	681b      	ldr	r3, [r3, #0]
    1702:	461a      	mov	r2, r3
    1704:	f64a 1340 	movw	r3, #43328	; 0xa940
    1708:	f2c2 0300 	movt	r3, #8192	; 0x2000
    170c:	681b      	ldr	r3, [r3, #0]
    170e:	4610      	mov	r0, r2
    1710:	f64a 218c 	movw	r1, #43660	; 0xaa8c
    1714:	f2c0 0101 	movt	r1, #1
    1718:	461a      	mov	r2, r3
    171a:	f013 fb5d 	bl	14dd8 <sprintf>

	return strlen( uip_appdata );
    171e:	f64a 33c0 	movw	r3, #43968	; 0xabc0
    1722:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1726:	681b      	ldr	r3, [r3, #0]
    1728:	4618      	mov	r0, r3
    172a:	f013 fc5d 	bl	14fe8 <strlen>
    172e:	4603      	mov	r3, r0
    1730:	b29b      	uxth	r3, r3
}
    1732:	4618      	mov	r0, r3
    1734:	f107 0708 	add.w	r7, r7, #8
    1738:	46bd      	mov	sp, r7
    173a:	bd80      	pop	{r7, pc}

0000173c <led_io>:


/*---------------------------------------------------------------------------*/
static PT_THREAD( led_io ( struct httpd_state *s, char *ptr ) )
{
    173c:	b580      	push	{r7, lr}
    173e:	b084      	sub	sp, #16
    1740:	af00      	add	r7, sp, #0
    1742:	6078      	str	r0, [r7, #4]
    1744:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    1746:	f04f 0301 	mov.w	r3, #1
    174a:	73fb      	strb	r3, [r7, #15]
    174c:	687b      	ldr	r3, [r7, #4]
    174e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    1750:	2b00      	cmp	r3, #0
    1752:	d002      	beq.n	175a <led_io+0x1e>
    1754:	2bc2      	cmp	r3, #194	; 0xc2
    1756:	d004      	beq.n	1762 <led_io+0x26>
    1758:	e015      	b.n	1786 <led_io+0x4a>
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
	PSOCK_GENERATOR_SEND( &s->sout, generate_io_state, NULL );
    175a:	687b      	ldr	r3, [r7, #4]
    175c:	f04f 02c2 	mov.w	r2, #194	; 0xc2
    1760:	851a      	strh	r2, [r3, #40]	; 0x28
    1762:	687b      	ldr	r3, [r7, #4]
    1764:	f103 0328 	add.w	r3, r3, #40	; 0x28
    1768:	4618      	mov	r0, r3
    176a:	f241 61bd 	movw	r1, #5821	; 0x16bd
    176e:	f2c0 0100 	movt	r1, #0
    1772:	f04f 0200 	mov.w	r2, #0
    1776:	f009 f801 	bl	a77c <psock_generator_send>
    177a:	4603      	mov	r3, r0
    177c:	2b00      	cmp	r3, #0
    177e:	d102      	bne.n	1786 <led_io+0x4a>
    1780:	f04f 0300 	mov.w	r3, #0
    1784:	e008      	b.n	1798 <led_io+0x5c>
	PSOCK_END( &s->sout );
    1786:	f04f 0300 	mov.w	r3, #0
    178a:	73fb      	strb	r3, [r7, #15]
    178c:	687b      	ldr	r3, [r7, #4]
    178e:	f04f 0200 	mov.w	r2, #0
    1792:	851a      	strh	r2, [r3, #40]	; 0x28
    1794:	f04f 0302 	mov.w	r3, #2
}
    1798:	4618      	mov	r0, r3
    179a:	f107 0710 	add.w	r7, r7, #16
    179e:	46bd      	mov	sp, r7
    17a0:	bd80      	pop	{r7, pc}
    17a2:	bf00      	nop
    17a4:	0000      	lsls	r0, r0, #0
	...

000017a8 <pot_voltage>:


static PT_THREAD( pot_voltage ( struct httpd_state *s, char *ptr ) )
{
    17a8:	b590      	push	{r4, r7, lr}
    17aa:	b087      	sub	sp, #28
    17ac:	af02      	add	r7, sp, #8
    17ae:	6078      	str	r0, [r7, #4]
    17b0:	6039      	str	r1, [r7, #0]

	unsigned short usRawVoltage;
	const ace_channel_handle_t xVoltageChannel = ( ace_channel_handle_t ) 0;
    17b2:	f04f 0300 	mov.w	r3, #0
    17b6:	73bb      	strb	r3, [r7, #14]

		usRawVoltage = ( unsigned short ) ACE_get_ppe_sample( xVoltageChannel );
    17b8:	7bbb      	ldrb	r3, [r7, #14]
    17ba:	4618      	mov	r0, r3
    17bc:	f008 f9ca 	bl	9b54 <ACE_get_ppe_sample>
    17c0:	4603      	mov	r3, r0
    17c2:	81bb      	strh	r3, [r7, #12]
		usRawVoltage = usRawVoltage;

		static char buf[10];

		PSOCK_BEGIN( &s->sout );
    17c4:	f04f 0301 	mov.w	r3, #1
    17c8:	73fb      	strb	r3, [r7, #15]
    17ca:	687b      	ldr	r3, [r7, #4]
    17cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    17ce:	2b00      	cmp	r3, #0
    17d0:	d002      	beq.n	17d8 <pot_voltage+0x30>
    17d2:	2bd4      	cmp	r3, #212	; 0xd4
    17d4:	d021      	beq.n	181a <pot_voltage+0x72>
    17d6:	e038      	b.n	184a <pot_voltage+0xa2>
		snprintf( buf, sizeof(buf), "%.2f", usRawVoltage/10000.0 );
    17d8:	89bb      	ldrh	r3, [r7, #12]
    17da:	4618      	mov	r0, r3
    17dc:	f012 fe54 	bl	14488 <__aeabi_i2d>
    17e0:	4602      	mov	r2, r0
    17e2:	460b      	mov	r3, r1
    17e4:	4610      	mov	r0, r2
    17e6:	4619      	mov	r1, r3
    17e8:	a31f      	add	r3, pc, #124	; (adr r3, 1868 <pot_voltage+0xc0>)
    17ea:	e9d3 2300 	ldrd	r2, r3, [r3]
    17ee:	f012 ffdb 	bl	147a8 <__aeabi_ddiv>
    17f2:	4602      	mov	r2, r0
    17f4:	460b      	mov	r3, r1
    17f6:	e9cd 2300 	strd	r2, r3, [sp]
    17fa:	f240 6000 	movw	r0, #1536	; 0x600
    17fe:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1802:	f04f 010a 	mov.w	r1, #10
    1806:	f64a 22c4 	movw	r2, #43716	; 0xaac4
    180a:	f2c0 0201 	movt	r2, #1
    180e:	f013 fa75 	bl	14cfc <snprintf>
		PSOCK_SEND_STR( &s->sout, buf);
    1812:	687b      	ldr	r3, [r7, #4]
    1814:	f04f 02d4 	mov.w	r2, #212	; 0xd4
    1818:	851a      	strh	r2, [r3, #40]	; 0x28
    181a:	687b      	ldr	r3, [r7, #4]
    181c:	f103 0428 	add.w	r4, r3, #40	; 0x28
    1820:	f240 6000 	movw	r0, #1536	; 0x600
    1824:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1828:	f013 fbde 	bl	14fe8 <strlen>
    182c:	4603      	mov	r3, r0
    182e:	4620      	mov	r0, r4
    1830:	f240 6100 	movw	r1, #1536	; 0x600
    1834:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1838:	461a      	mov	r2, r3
    183a:	f008 ff55 	bl	a6e8 <psock_send>
    183e:	4603      	mov	r3, r0
    1840:	2b00      	cmp	r3, #0
    1842:	d102      	bne.n	184a <pot_voltage+0xa2>
    1844:	f04f 0300 	mov.w	r3, #0
    1848:	e008      	b.n	185c <pot_voltage+0xb4>
		PSOCK_END( &s->sout );
    184a:	f04f 0300 	mov.w	r3, #0
    184e:	73fb      	strb	r3, [r7, #15]
    1850:	687b      	ldr	r3, [r7, #4]
    1852:	f04f 0200 	mov.w	r2, #0
    1856:	851a      	strh	r2, [r3, #40]	; 0x28
    1858:	f04f 0302 	mov.w	r3, #2
}
    185c:	4618      	mov	r0, r3
    185e:	f107 0714 	add.w	r7, r7, #20
    1862:	46bd      	mov	sp, r7
    1864:	bd90      	pop	{r4, r7, pc}
    1866:	bf00      	nop
    1868:	00000000 	.word	0x00000000
    186c:	40c38800 	.word	0x40c38800

00001870 <NVIC_init>:

/***************************************************************************//**
 * 
 */
void NVIC_init( void )
{
    1870:	b480      	push	{r7}
    1872:	af00      	add	r7, sp, #0
     * Please use SmartFusion CMSIS-PAL provided NVIC control functions.
     * The use of the Actel HAL NVIC control functions is obsolete on SmartFusion
     * devices.
     * Simply remove the call to NVIC_init() from your application code.
     */
    ASSERT(0);
    1874:	be00      	bkpt	0x0000
}
    1876:	46bd      	mov	sp, r7
    1878:	bc80      	pop	{r7}
    187a:	4770      	bx	lr

0000187c <NVIC_set_handler>:
void NVIC_set_handler
(
    uint32_t interrupt_number,
    interrupt_handler_t handler
)
{
    187c:	b480      	push	{r7}
    187e:	b083      	sub	sp, #12
    1880:	af00      	add	r7, sp, #0
    1882:	6078      	str	r0, [r7, #4]
    1884:	6039      	str	r1, [r7, #0]
     * devices.
     * Please provide a function using the folowing prototype to handle interrupts
     * from peripherals implemeted in the SmartFusion FPGA fabric:
     *      void Fabric_IRQHandler( void )
     */
    ASSERT(0);
    1886:	be00      	bkpt	0x0000
}
    1888:	f107 070c 	add.w	r7, r7, #12
    188c:	46bd      	mov	sp, r7
    188e:	bc80      	pop	{r7}
    1890:	4770      	bx	lr
    1892:	bf00      	nop

00001894 <NVIC_set_priority>:
void NVIC_set_priority
(
    uint32_t interrupt_number,
    uint8_t priority_level
)
{
    1894:	b480      	push	{r7}
    1896:	b083      	sub	sp, #12
    1898:	af00      	add	r7, sp, #0
    189a:	6078      	str	r0, [r7, #4]
    189c:	460b      	mov	r3, r1
    189e:	70fb      	strb	r3, [r7, #3]
     * Please replace calls to NVIC_set_priority() with a call to the CMSIS-PAL
     * void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) function where
     * IRQn is set to Fabric_IRQn in order to set the priority of interrupts
     * generated from peripheral implemented in the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    18a0:	be00      	bkpt	0x0000
}
    18a2:	f107 070c 	add.w	r7, r7, #12
    18a6:	46bd      	mov	sp, r7
    18a8:	bc80      	pop	{r7}
    18aa:	4770      	bx	lr

000018ac <NVIC_enable_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_enable_interrupt( uint32_t interrupt_number )
{
    18ac:	b480      	push	{r7}
    18ae:	b083      	sub	sp, #12
    18b0:	af00      	add	r7, sp, #0
    18b2:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_enable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_EnableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to enable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    18b4:	be00      	bkpt	0x0000
}
    18b6:	f107 070c 	add.w	r7, r7, #12
    18ba:	46bd      	mov	sp, r7
    18bc:	bc80      	pop	{r7}
    18be:	4770      	bx	lr

000018c0 <NVIC_disable_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_disable_interrupt( uint32_t interrupt_number )
{
    18c0:	b480      	push	{r7}
    18c2:	b083      	sub	sp, #12
    18c4:	af00      	add	r7, sp, #0
    18c6:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_disable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_DisableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to disable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    18c8:	be00      	bkpt	0x0000
}
    18ca:	f107 070c 	add.w	r7, r7, #12
    18ce:	46bd      	mov	sp, r7
    18d0:	bc80      	pop	{r7}
    18d2:	4770      	bx	lr

000018d4 <NVIC_clear_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_clear_interrupt( uint32_t interrupt_number )
{
    18d4:	b480      	push	{r7}
    18d6:	b083      	sub	sp, #12
    18d8:	af00      	add	r7, sp, #0
    18da:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_clear_interrupt() with a call to the CMSIS-PAL
     * void NVIC_ClearPendingIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to clear interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    18dc:	be00      	bkpt	0x0000
}
    18de:	f107 070c 	add.w	r7, r7, #12
    18e2:	46bd      	mov	sp, r7
    18e4:	bc80      	pop	{r7}
    18e6:	4770      	bx	lr

000018e8 <HAL_disable_interrupts>:
    18e8:	f3ef 8010 	mrs	r0, PRIMASK
    18ec:	b672      	cpsid	i
    18ee:	4770      	bx	lr

000018f0 <HAL_restore_interrupts>:
    18f0:	f380 8810 	msr	PRIMASK, r0
    18f4:	4770      	bx	lr
	...

000018f8 <HAL_assert_fail>:
void HAL_assert_fail
(
    const uint8_t * file_name,
    uint32_t line_no
)
{
    18f8:	b480      	push	{r7}
    18fa:	b087      	sub	sp, #28
    18fc:	af00      	add	r7, sp, #0
    18fe:	6078      	str	r0, [r7, #4]
    1900:	6039      	str	r1, [r7, #0]
    while(1)
    {
        volatile const uint8_t * assert_file = file_name;
    1902:	687b      	ldr	r3, [r7, #4]
    1904:	617b      	str	r3, [r7, #20]
        volatile uint32_t assert_line = line_no;
    1906:	683b      	ldr	r3, [r7, #0]
    1908:	613b      	str	r3, [r7, #16]
        volatile char dummy;
		volatile uint32_t i_dummy;
		
		/* following lines to avoid compiler warnings: */
        dummy = *assert_file;
    190a:	697b      	ldr	r3, [r7, #20]
    190c:	781b      	ldrb	r3, [r3, #0]
    190e:	b2db      	uxtb	r3, r3
    1910:	73fb      	strb	r3, [r7, #15]
		i_dummy = assert_line;
    1912:	693b      	ldr	r3, [r7, #16]
    1914:	60bb      	str	r3, [r7, #8]
		i_dummy++;
    1916:	68bb      	ldr	r3, [r7, #8]
    1918:	f103 0301 	add.w	r3, r3, #1
    191c:	60bb      	str	r3, [r7, #8]
    }
    191e:	e7f0      	b.n	1902 <HAL_assert_fail+0xa>

00001920 <HW_set_32bit_reg>:
    1920:	6001      	str	r1, [r0, #0]
    1922:	4770      	bx	lr

00001924 <HW_get_32bit_reg>:
    1924:	6800      	ldr	r0, [r0, #0]
    1926:	4770      	bx	lr

00001928 <HW_set_32bit_reg_field>:
    1928:	b50e      	push	{r1, r2, r3, lr}
    192a:	fa03 f301 	lsl.w	r3, r3, r1
    192e:	ea03 0302 	and.w	r3, r3, r2
    1932:	6801      	ldr	r1, [r0, #0]
    1934:	ea6f 0202 	mvn.w	r2, r2
    1938:	ea01 0102 	and.w	r1, r1, r2
    193c:	ea41 0103 	orr.w	r1, r1, r3
    1940:	6001      	str	r1, [r0, #0]
    1942:	bd0e      	pop	{r1, r2, r3, pc}

00001944 <HW_get_32bit_reg_field>:
    1944:	6800      	ldr	r0, [r0, #0]
    1946:	ea00 0002 	and.w	r0, r0, r2
    194a:	fa20 f001 	lsr.w	r0, r0, r1
    194e:	4770      	bx	lr

00001950 <HW_set_16bit_reg>:
    1950:	8001      	strh	r1, [r0, #0]
    1952:	4770      	bx	lr

00001954 <HW_get_16bit_reg>:
    1954:	8800      	ldrh	r0, [r0, #0]
    1956:	4770      	bx	lr

00001958 <HW_set_16bit_reg_field>:
    1958:	b50e      	push	{r1, r2, r3, lr}
    195a:	fa03 f301 	lsl.w	r3, r3, r1
    195e:	ea03 0302 	and.w	r3, r3, r2
    1962:	8801      	ldrh	r1, [r0, #0]
    1964:	ea6f 0202 	mvn.w	r2, r2
    1968:	ea01 0102 	and.w	r1, r1, r2
    196c:	ea41 0103 	orr.w	r1, r1, r3
    1970:	8001      	strh	r1, [r0, #0]
    1972:	bd0e      	pop	{r1, r2, r3, pc}

00001974 <HW_get_16bit_reg_field>:
    1974:	8800      	ldrh	r0, [r0, #0]
    1976:	ea00 0002 	and.w	r0, r0, r2
    197a:	fa20 f001 	lsr.w	r0, r0, r1
    197e:	4770      	bx	lr

00001980 <HW_set_8bit_reg>:
    1980:	7001      	strb	r1, [r0, #0]
    1982:	4770      	bx	lr

00001984 <HW_get_8bit_reg>:
    1984:	7800      	ldrb	r0, [r0, #0]
    1986:	4770      	bx	lr

00001988 <HW_set_8bit_reg_field>:
    1988:	b50e      	push	{r1, r2, r3, lr}
    198a:	fa03 f301 	lsl.w	r3, r3, r1
    198e:	ea03 0302 	and.w	r3, r3, r2
    1992:	7801      	ldrb	r1, [r0, #0]
    1994:	ea6f 0202 	mvn.w	r2, r2
    1998:	ea01 0102 	and.w	r1, r1, r2
    199c:	ea41 0103 	orr.w	r1, r1, r3
    19a0:	7001      	strb	r1, [r0, #0]
    19a2:	bd0e      	pop	{r1, r2, r3, pc}

000019a4 <HW_get_8bit_reg_field>:
    19a4:	7800      	ldrb	r0, [r0, #0]
    19a6:	ea00 0002 	and.w	r0, r0, r2
    19aa:	fa20 f001 	lsr.w	r0, r0, r1
    19ae:	4770      	bx	lr

000019b0 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    19b0:	b480      	push	{r7}
    19b2:	b083      	sub	sp, #12
    19b4:	af00      	add	r7, sp, #0
    19b6:	4603      	mov	r3, r0
    19b8:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    19ba:	f24e 1300 	movw	r3, #57600	; 0xe100
    19be:	f2ce 0300 	movt	r3, #57344	; 0xe000
    19c2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    19c6:	ea4f 1252 	mov.w	r2, r2, lsr #5
    19ca:	88f9      	ldrh	r1, [r7, #6]
    19cc:	f001 011f 	and.w	r1, r1, #31
    19d0:	f04f 0001 	mov.w	r0, #1
    19d4:	fa00 f101 	lsl.w	r1, r0, r1
    19d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    19dc:	f107 070c 	add.w	r7, r7, #12
    19e0:	46bd      	mov	sp, r7
    19e2:	bc80      	pop	{r7}
    19e4:	4770      	bx	lr
    19e6:	bf00      	nop

000019e8 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    19e8:	b480      	push	{r7}
    19ea:	b083      	sub	sp, #12
    19ec:	af00      	add	r7, sp, #0
    19ee:	4603      	mov	r3, r0
    19f0:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    19f2:	f24e 1300 	movw	r3, #57600	; 0xe100
    19f6:	f2ce 0300 	movt	r3, #57344	; 0xe000
    19fa:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    19fe:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1a02:	88f9      	ldrh	r1, [r7, #6]
    1a04:	f001 011f 	and.w	r1, r1, #31
    1a08:	f04f 0001 	mov.w	r0, #1
    1a0c:	fa00 f101 	lsl.w	r1, r0, r1
    1a10:	f102 0220 	add.w	r2, r2, #32
    1a14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1a18:	f107 070c 	add.w	r7, r7, #12
    1a1c:	46bd      	mov	sp, r7
    1a1e:	bc80      	pop	{r7}
    1a20:	4770      	bx	lr
    1a22:	bf00      	nop

00001a24 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    1a24:	b480      	push	{r7}
    1a26:	b083      	sub	sp, #12
    1a28:	af00      	add	r7, sp, #0
    1a2a:	4603      	mov	r3, r0
    1a2c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1a2e:	f24e 1300 	movw	r3, #57600	; 0xe100
    1a32:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1a36:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1a3a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1a3e:	88f9      	ldrh	r1, [r7, #6]
    1a40:	f001 011f 	and.w	r1, r1, #31
    1a44:	f04f 0001 	mov.w	r0, #1
    1a48:	fa00 f101 	lsl.w	r1, r0, r1
    1a4c:	f102 0260 	add.w	r2, r2, #96	; 0x60
    1a50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1a54:	f107 070c 	add.w	r7, r7, #12
    1a58:	46bd      	mov	sp, r7
    1a5a:	bc80      	pop	{r7}
    1a5c:	4770      	bx	lr
    1a5e:	bf00      	nop

00001a60 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    1a60:	b580      	push	{r7, lr}
    1a62:	b088      	sub	sp, #32
    1a64:	af00      	add	r7, sp, #0
    1a66:	60f8      	str	r0, [r7, #12]
    1a68:	60b9      	str	r1, [r7, #8]
    1a6a:	4613      	mov	r3, r2
    1a6c:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
    1a6e:	f04f 0301 	mov.w	r3, #1
    1a72:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
    1a74:	f04f 0300 	mov.w	r3, #0
    1a78:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1a7a:	68fa      	ldr	r2, [r7, #12]
    1a7c:	f64a 136c 	movw	r3, #43372	; 0xa96c
    1a80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a84:	429a      	cmp	r2, r3
    1a86:	d007      	beq.n	1a98 <MSS_UART_init+0x38>
    1a88:	68fa      	ldr	r2, [r7, #12]
    1a8a:	f64a 1344 	movw	r3, #43332	; 0xa944
    1a8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a92:	429a      	cmp	r2, r3
    1a94:	d000      	beq.n	1a98 <MSS_UART_init+0x38>
    1a96:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
    1a98:	68bb      	ldr	r3, [r7, #8]
    1a9a:	2b00      	cmp	r3, #0
    1a9c:	d100      	bne.n	1aa0 <MSS_UART_init+0x40>
    1a9e:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
    1aa0:	f008 fa26 	bl	9ef0 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
    1aa4:	68fa      	ldr	r2, [r7, #12]
    1aa6:	f64a 136c 	movw	r3, #43372	; 0xa96c
    1aaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1aae:	429a      	cmp	r2, r3
    1ab0:	d12e      	bne.n	1b10 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
    1ab2:	68fb      	ldr	r3, [r7, #12]
    1ab4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1ab8:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
    1aba:	68fb      	ldr	r3, [r7, #12]
    1abc:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
    1ac0:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
    1ac2:	68fb      	ldr	r3, [r7, #12]
    1ac4:	f04f 020a 	mov.w	r2, #10
    1ac8:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
    1aca:	f240 03b0 	movw	r3, #176	; 0xb0
    1ace:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ad2:	681b      	ldr	r3, [r3, #0]
    1ad4:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
    1ad6:	f242 0300 	movw	r3, #8192	; 0x2000
    1ada:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1ade:	f242 0200 	movw	r2, #8192	; 0x2000
    1ae2:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1ae6:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1ae8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    1aec:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
    1aee:	f04f 000a 	mov.w	r0, #10
    1af2:	f7ff ff97 	bl	1a24 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
    1af6:	f242 0300 	movw	r3, #8192	; 0x2000
    1afa:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1afe:	f242 0200 	movw	r2, #8192	; 0x2000
    1b02:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1b06:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1b08:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    1b0c:	631a      	str	r2, [r3, #48]	; 0x30
    1b0e:	e031      	b.n	1b74 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
    1b10:	68fa      	ldr	r2, [r7, #12]
    1b12:	f240 0300 	movw	r3, #0
    1b16:	f2c4 0301 	movt	r3, #16385	; 0x4001
    1b1a:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
    1b1c:	68fa      	ldr	r2, [r7, #12]
    1b1e:	f240 0300 	movw	r3, #0
    1b22:	f2c4 2320 	movt	r3, #16928	; 0x4220
    1b26:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
    1b28:	68fb      	ldr	r3, [r7, #12]
    1b2a:	f04f 020b 	mov.w	r2, #11
    1b2e:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
    1b30:	f240 03b4 	movw	r3, #180	; 0xb4
    1b34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b38:	681b      	ldr	r3, [r3, #0]
    1b3a:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
    1b3c:	f242 0300 	movw	r3, #8192	; 0x2000
    1b40:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1b44:	f242 0200 	movw	r2, #8192	; 0x2000
    1b48:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1b4c:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1b4e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    1b52:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
    1b54:	f04f 000b 	mov.w	r0, #11
    1b58:	f7ff ff64 	bl	1a24 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
    1b5c:	f242 0300 	movw	r3, #8192	; 0x2000
    1b60:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1b64:	f242 0200 	movw	r2, #8192	; 0x2000
    1b68:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1b6c:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1b6e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    1b72:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
    1b74:	68fb      	ldr	r3, [r7, #12]
    1b76:	681b      	ldr	r3, [r3, #0]
    1b78:	f04f 0200 	mov.w	r2, #0
    1b7c:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
    1b7e:	68bb      	ldr	r3, [r7, #8]
    1b80:	2b00      	cmp	r3, #0
    1b82:	d021      	beq.n	1bc8 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
    1b84:	69ba      	ldr	r2, [r7, #24]
    1b86:	68bb      	ldr	r3, [r7, #8]
    1b88:	fbb2 f3f3 	udiv	r3, r2, r3
    1b8c:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
    1b8e:	69fb      	ldr	r3, [r7, #28]
    1b90:	f003 0308 	and.w	r3, r3, #8
    1b94:	2b00      	cmp	r3, #0
    1b96:	d006      	beq.n	1ba6 <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
    1b98:	69fb      	ldr	r3, [r7, #28]
    1b9a:	ea4f 1313 	mov.w	r3, r3, lsr #4
    1b9e:	f103 0301 	add.w	r3, r3, #1
    1ba2:	61fb      	str	r3, [r7, #28]
    1ba4:	e003      	b.n	1bae <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
    1ba6:	69fb      	ldr	r3, [r7, #28]
    1ba8:	ea4f 1313 	mov.w	r3, r3, lsr #4
    1bac:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    1bae:	69fa      	ldr	r2, [r7, #28]
    1bb0:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1bb4:	429a      	cmp	r2, r3
    1bb6:	d900      	bls.n	1bba <MSS_UART_init+0x15a>
    1bb8:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
    1bba:	69fa      	ldr	r2, [r7, #28]
    1bbc:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1bc0:	429a      	cmp	r2, r3
    1bc2:	d801      	bhi.n	1bc8 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
    1bc4:	69fb      	ldr	r3, [r7, #28]
    1bc6:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
    1bc8:	68fb      	ldr	r3, [r7, #12]
    1bca:	685b      	ldr	r3, [r3, #4]
    1bcc:	f04f 0201 	mov.w	r2, #1
    1bd0:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    1bd4:	68fb      	ldr	r3, [r7, #12]
    1bd6:	681b      	ldr	r3, [r3, #0]
    1bd8:	8afa      	ldrh	r2, [r7, #22]
    1bda:	ea4f 2212 	mov.w	r2, r2, lsr #8
    1bde:	b292      	uxth	r2, r2
    1be0:	b2d2      	uxtb	r2, r2
    1be2:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
    1be4:	68fb      	ldr	r3, [r7, #12]
    1be6:	681b      	ldr	r3, [r3, #0]
    1be8:	8afa      	ldrh	r2, [r7, #22]
    1bea:	b2d2      	uxtb	r2, r2
    1bec:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
    1bee:	68fb      	ldr	r3, [r7, #12]
    1bf0:	685b      	ldr	r3, [r3, #4]
    1bf2:	f04f 0200 	mov.w	r2, #0
    1bf6:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    1bfa:	68fb      	ldr	r3, [r7, #12]
    1bfc:	681b      	ldr	r3, [r3, #0]
    1bfe:	79fa      	ldrb	r2, [r7, #7]
    1c00:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
    1c02:	68fb      	ldr	r3, [r7, #12]
    1c04:	681b      	ldr	r3, [r3, #0]
    1c06:	f04f 020e 	mov.w	r2, #14
    1c0a:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
    1c0c:	68fb      	ldr	r3, [r7, #12]
    1c0e:	685b      	ldr	r3, [r3, #4]
    1c10:	f04f 0200 	mov.w	r2, #0
    1c14:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
    1c18:	68fb      	ldr	r3, [r7, #12]
    1c1a:	f04f 0200 	mov.w	r2, #0
    1c1e:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
    1c20:	68fb      	ldr	r3, [r7, #12]
    1c22:	f04f 0200 	mov.w	r2, #0
    1c26:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
    1c28:	68fb      	ldr	r3, [r7, #12]
    1c2a:	f04f 0200 	mov.w	r2, #0
    1c2e:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    1c30:	68fb      	ldr	r3, [r7, #12]
    1c32:	f04f 0200 	mov.w	r2, #0
    1c36:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
    1c38:	68fa      	ldr	r2, [r7, #12]
    1c3a:	f242 2355 	movw	r3, #8789	; 0x2255
    1c3e:	f2c0 0300 	movt	r3, #0
    1c42:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
    1c44:	68fb      	ldr	r3, [r7, #12]
    1c46:	f04f 0200 	mov.w	r2, #0
    1c4a:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
    1c4c:	68fb      	ldr	r3, [r7, #12]
    1c4e:	f04f 0200 	mov.w	r2, #0
    1c52:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
    1c54:	68fb      	ldr	r3, [r7, #12]
    1c56:	f04f 0200 	mov.w	r2, #0
    1c5a:	729a      	strb	r2, [r3, #10]
}
    1c5c:	f107 0720 	add.w	r7, r7, #32
    1c60:	46bd      	mov	sp, r7
    1c62:	bd80      	pop	{r7, pc}

00001c64 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    1c64:	b480      	push	{r7}
    1c66:	b089      	sub	sp, #36	; 0x24
    1c68:	af00      	add	r7, sp, #0
    1c6a:	60f8      	str	r0, [r7, #12]
    1c6c:	60b9      	str	r1, [r7, #8]
    1c6e:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
    1c70:	f04f 0300 	mov.w	r3, #0
    1c74:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1c76:	68fa      	ldr	r2, [r7, #12]
    1c78:	f64a 136c 	movw	r3, #43372	; 0xa96c
    1c7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c80:	429a      	cmp	r2, r3
    1c82:	d007      	beq.n	1c94 <MSS_UART_polled_tx+0x30>
    1c84:	68fa      	ldr	r2, [r7, #12]
    1c86:	f64a 1344 	movw	r3, #43332	; 0xa944
    1c8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c8e:	429a      	cmp	r2, r3
    1c90:	d000      	beq.n	1c94 <MSS_UART_polled_tx+0x30>
    1c92:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
    1c94:	68bb      	ldr	r3, [r7, #8]
    1c96:	2b00      	cmp	r3, #0
    1c98:	d100      	bne.n	1c9c <MSS_UART_polled_tx+0x38>
    1c9a:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    1c9c:	687b      	ldr	r3, [r7, #4]
    1c9e:	2b00      	cmp	r3, #0
    1ca0:	d100      	bne.n	1ca4 <MSS_UART_polled_tx+0x40>
    1ca2:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1ca4:	68fa      	ldr	r2, [r7, #12]
    1ca6:	f64a 136c 	movw	r3, #43372	; 0xa96c
    1caa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cae:	429a      	cmp	r2, r3
    1cb0:	d006      	beq.n	1cc0 <MSS_UART_polled_tx+0x5c>
    1cb2:	68fa      	ldr	r2, [r7, #12]
    1cb4:	f64a 1344 	movw	r3, #43332	; 0xa944
    1cb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cbc:	429a      	cmp	r2, r3
    1cbe:	d13d      	bne.n	1d3c <MSS_UART_polled_tx+0xd8>
    1cc0:	68bb      	ldr	r3, [r7, #8]
    1cc2:	2b00      	cmp	r3, #0
    1cc4:	d03a      	beq.n	1d3c <MSS_UART_polled_tx+0xd8>
    1cc6:	687b      	ldr	r3, [r7, #4]
    1cc8:	2b00      	cmp	r3, #0
    1cca:	d037      	beq.n	1d3c <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    1ccc:	68fb      	ldr	r3, [r7, #12]
    1cce:	681b      	ldr	r3, [r3, #0]
    1cd0:	7d1b      	ldrb	r3, [r3, #20]
    1cd2:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
    1cd4:	68fb      	ldr	r3, [r7, #12]
    1cd6:	7a9a      	ldrb	r2, [r3, #10]
    1cd8:	7efb      	ldrb	r3, [r7, #27]
    1cda:	ea42 0303 	orr.w	r3, r2, r3
    1cde:	b2da      	uxtb	r2, r3
    1ce0:	68fb      	ldr	r3, [r7, #12]
    1ce2:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
    1ce4:	7efb      	ldrb	r3, [r7, #27]
    1ce6:	f003 0320 	and.w	r3, r3, #32
    1cea:	2b00      	cmp	r3, #0
    1cec:	d023      	beq.n	1d36 <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
    1cee:	f04f 0310 	mov.w	r3, #16
    1cf2:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
    1cf4:	687b      	ldr	r3, [r7, #4]
    1cf6:	2b0f      	cmp	r3, #15
    1cf8:	d801      	bhi.n	1cfe <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
    1cfa:	687b      	ldr	r3, [r7, #4]
    1cfc:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1cfe:	f04f 0300 	mov.w	r3, #0
    1d02:	617b      	str	r3, [r7, #20]
    1d04:	e00e      	b.n	1d24 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
    1d06:	68fb      	ldr	r3, [r7, #12]
    1d08:	681b      	ldr	r3, [r3, #0]
    1d0a:	68b9      	ldr	r1, [r7, #8]
    1d0c:	693a      	ldr	r2, [r7, #16]
    1d0e:	440a      	add	r2, r1
    1d10:	7812      	ldrb	r2, [r2, #0]
    1d12:	701a      	strb	r2, [r3, #0]
    1d14:	693b      	ldr	r3, [r7, #16]
    1d16:	f103 0301 	add.w	r3, r3, #1
    1d1a:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1d1c:	697b      	ldr	r3, [r7, #20]
    1d1e:	f103 0301 	add.w	r3, r3, #1
    1d22:	617b      	str	r3, [r7, #20]
    1d24:	697a      	ldr	r2, [r7, #20]
    1d26:	69fb      	ldr	r3, [r7, #28]
    1d28:	429a      	cmp	r2, r3
    1d2a:	d3ec      	bcc.n	1d06 <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
    1d2c:	687a      	ldr	r2, [r7, #4]
    1d2e:	697b      	ldr	r3, [r7, #20]
    1d30:	ebc3 0302 	rsb	r3, r3, r2
    1d34:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
    1d36:	687b      	ldr	r3, [r7, #4]
    1d38:	2b00      	cmp	r3, #0
    1d3a:	d1c7      	bne.n	1ccc <MSS_UART_polled_tx+0x68>
    }
}
    1d3c:	f107 0724 	add.w	r7, r7, #36	; 0x24
    1d40:	46bd      	mov	sp, r7
    1d42:	bc80      	pop	{r7}
    1d44:	4770      	bx	lr
    1d46:	bf00      	nop

00001d48 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
    1d48:	b480      	push	{r7}
    1d4a:	b087      	sub	sp, #28
    1d4c:	af00      	add	r7, sp, #0
    1d4e:	6078      	str	r0, [r7, #4]
    1d50:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
    1d52:	f04f 0300 	mov.w	r3, #0
    1d56:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1d58:	687a      	ldr	r2, [r7, #4]
    1d5a:	f64a 136c 	movw	r3, #43372	; 0xa96c
    1d5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d62:	429a      	cmp	r2, r3
    1d64:	d007      	beq.n	1d76 <MSS_UART_polled_tx_string+0x2e>
    1d66:	687a      	ldr	r2, [r7, #4]
    1d68:	f64a 1344 	movw	r3, #43332	; 0xa944
    1d6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d70:	429a      	cmp	r2, r3
    1d72:	d000      	beq.n	1d76 <MSS_UART_polled_tx_string+0x2e>
    1d74:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
    1d76:	683b      	ldr	r3, [r7, #0]
    1d78:	2b00      	cmp	r3, #0
    1d7a:	d100      	bne.n	1d7e <MSS_UART_polled_tx_string+0x36>
    1d7c:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1d7e:	687a      	ldr	r2, [r7, #4]
    1d80:	f64a 136c 	movw	r3, #43372	; 0xa96c
    1d84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d88:	429a      	cmp	r2, r3
    1d8a:	d006      	beq.n	1d9a <MSS_UART_polled_tx_string+0x52>
    1d8c:	687a      	ldr	r2, [r7, #4]
    1d8e:	f64a 1344 	movw	r3, #43332	; 0xa944
    1d92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d96:	429a      	cmp	r2, r3
    1d98:	d138      	bne.n	1e0c <MSS_UART_polled_tx_string+0xc4>
    1d9a:	683b      	ldr	r3, [r7, #0]
    1d9c:	2b00      	cmp	r3, #0
    1d9e:	d035      	beq.n	1e0c <MSS_UART_polled_tx_string+0xc4>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
    1da0:	683a      	ldr	r2, [r7, #0]
    1da2:	68bb      	ldr	r3, [r7, #8]
    1da4:	4413      	add	r3, r2
    1da6:	781b      	ldrb	r3, [r3, #0]
    1da8:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    1daa:	e02c      	b.n	1e06 <MSS_UART_polled_tx_string+0xbe>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
    1dac:	687b      	ldr	r3, [r7, #4]
    1dae:	681b      	ldr	r3, [r3, #0]
    1db0:	7d1b      	ldrb	r3, [r3, #20]
    1db2:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
    1db4:	687b      	ldr	r3, [r7, #4]
    1db6:	7a9a      	ldrb	r2, [r3, #10]
    1db8:	7dfb      	ldrb	r3, [r7, #23]
    1dba:	ea42 0303 	orr.w	r3, r2, r3
    1dbe:	b2da      	uxtb	r2, r3
    1dc0:	687b      	ldr	r3, [r7, #4]
    1dc2:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
    1dc4:	7dfb      	ldrb	r3, [r7, #23]
    1dc6:	f003 0320 	and.w	r3, r3, #32
    1dca:	2b00      	cmp	r3, #0
    1dcc:	d0ee      	beq.n	1dac <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
    1dce:	f04f 0300 	mov.w	r3, #0
    1dd2:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    1dd4:	e011      	b.n	1dfa <MSS_UART_polled_tx_string+0xb2>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
    1dd6:	687b      	ldr	r3, [r7, #4]
    1dd8:	681b      	ldr	r3, [r3, #0]
    1dda:	693a      	ldr	r2, [r7, #16]
    1ddc:	b2d2      	uxtb	r2, r2
    1dde:	701a      	strb	r2, [r3, #0]
                ++fill_size;
    1de0:	68fb      	ldr	r3, [r7, #12]
    1de2:	f103 0301 	add.w	r3, r3, #1
    1de6:	60fb      	str	r3, [r7, #12]
                char_idx++;
    1de8:	68bb      	ldr	r3, [r7, #8]
    1dea:	f103 0301 	add.w	r3, r3, #1
    1dee:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
    1df0:	683a      	ldr	r2, [r7, #0]
    1df2:	68bb      	ldr	r3, [r7, #8]
    1df4:	4413      	add	r3, r2
    1df6:	781b      	ldrb	r3, [r3, #0]
    1df8:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    1dfa:	693b      	ldr	r3, [r7, #16]
    1dfc:	2b00      	cmp	r3, #0
    1dfe:	d002      	beq.n	1e06 <MSS_UART_polled_tx_string+0xbe>
    1e00:	68fb      	ldr	r3, [r7, #12]
    1e02:	2b0f      	cmp	r3, #15
    1e04:	d9e7      	bls.n	1dd6 <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    1e06:	693b      	ldr	r3, [r7, #16]
    1e08:	2b00      	cmp	r3, #0
    1e0a:	d1cf      	bne.n	1dac <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
    1e0c:	f107 071c 	add.w	r7, r7, #28
    1e10:	46bd      	mov	sp, r7
    1e12:	bc80      	pop	{r7}
    1e14:	4770      	bx	lr
    1e16:	bf00      	nop

00001e18 <MSS_UART_irq_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    1e18:	b580      	push	{r7, lr}
    1e1a:	b084      	sub	sp, #16
    1e1c:	af00      	add	r7, sp, #0
    1e1e:	60f8      	str	r0, [r7, #12]
    1e20:	60b9      	str	r1, [r7, #8]
    1e22:	607a      	str	r2, [r7, #4]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1e24:	68fa      	ldr	r2, [r7, #12]
    1e26:	f64a 136c 	movw	r3, #43372	; 0xa96c
    1e2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e2e:	429a      	cmp	r2, r3
    1e30:	d007      	beq.n	1e42 <MSS_UART_irq_tx+0x2a>
    1e32:	68fa      	ldr	r2, [r7, #12]
    1e34:	f64a 1344 	movw	r3, #43332	; 0xa944
    1e38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e3c:	429a      	cmp	r2, r3
    1e3e:	d000      	beq.n	1e42 <MSS_UART_irq_tx+0x2a>
    1e40:	be00      	bkpt	0x0000
    ASSERT( pbuff != ((uint8_t *)0) );
    1e42:	68bb      	ldr	r3, [r7, #8]
    1e44:	2b00      	cmp	r3, #0
    1e46:	d100      	bne.n	1e4a <MSS_UART_irq_tx+0x32>
    1e48:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    1e4a:	687b      	ldr	r3, [r7, #4]
    1e4c:	2b00      	cmp	r3, #0
    1e4e:	d100      	bne.n	1e52 <MSS_UART_irq_tx+0x3a>
    1e50:	be00      	bkpt	0x0000

    if ( ( tx_size > 0U ) && ( pbuff != ((uint8_t *)0) ) &&
    1e52:	687b      	ldr	r3, [r7, #4]
    1e54:	2b00      	cmp	r3, #0
    1e56:	d032      	beq.n	1ebe <MSS_UART_irq_tx+0xa6>
    1e58:	68bb      	ldr	r3, [r7, #8]
    1e5a:	2b00      	cmp	r3, #0
    1e5c:	d02f      	beq.n	1ebe <MSS_UART_irq_tx+0xa6>
       ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) )
    1e5e:	68fa      	ldr	r2, [r7, #12]
    1e60:	f64a 136c 	movw	r3, #43372	; 0xa96c
    1e64:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e68:	429a      	cmp	r2, r3
    1e6a:	d006      	beq.n	1e7a <MSS_UART_irq_tx+0x62>
    1e6c:	68fa      	ldr	r2, [r7, #12]
    1e6e:	f64a 1344 	movw	r3, #43332	; 0xa944
    1e72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e76:	429a      	cmp	r2, r3
    1e78:	d121      	bne.n	1ebe <MSS_UART_irq_tx+0xa6>
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
    1e7a:	68fb      	ldr	r3, [r7, #12]
    1e7c:	68ba      	ldr	r2, [r7, #8]
    1e7e:	60da      	str	r2, [r3, #12]
        this_uart->tx_buff_size = tx_size;
    1e80:	68fb      	ldr	r3, [r7, #12]
    1e82:	687a      	ldr	r2, [r7, #4]
    1e84:	611a      	str	r2, [r3, #16]
        this_uart->tx_idx = (uint16_t)0;
    1e86:	68fb      	ldr	r3, [r7, #12]
    1e88:	f04f 0200 	mov.w	r2, #0
    1e8c:	615a      	str	r2, [r3, #20]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    1e8e:	68fb      	ldr	r3, [r7, #12]
    1e90:	891b      	ldrh	r3, [r3, #8]
    1e92:	b21b      	sxth	r3, r3
    1e94:	4618      	mov	r0, r3
    1e96:	f7ff fdc5 	bl	1a24 <NVIC_ClearPendingIRQ>

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;
    1e9a:	68fa      	ldr	r2, [r7, #12]
    1e9c:	f242 2355 	movw	r3, #8789	; 0x2255
    1ea0:	f2c0 0300 	movt	r3, #0
    1ea4:	6213      	str	r3, [r2, #32]

        /* enables TX interrupt */
        this_uart->hw_reg_bit->IER_ETBEI = (uint32_t)1;
    1ea6:	68fb      	ldr	r3, [r7, #12]
    1ea8:	685b      	ldr	r3, [r3, #4]
    1eaa:	f04f 0201 	mov.w	r2, #1
    1eae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    1eb2:	68fb      	ldr	r3, [r7, #12]
    1eb4:	891b      	ldrh	r3, [r3, #8]
    1eb6:	b21b      	sxth	r3, r3
    1eb8:	4618      	mov	r0, r3
    1eba:	f7ff fd79 	bl	19b0 <NVIC_EnableIRQ>
    }
}
    1ebe:	f107 0710 	add.w	r7, r7, #16
    1ec2:	46bd      	mov	sp, r7
    1ec4:	bd80      	pop	{r7, pc}
    1ec6:	bf00      	nop

00001ec8 <MSS_UART_tx_complete>:
int8_t
MSS_UART_tx_complete
(
    mss_uart_instance_t * this_uart
)
{
    1ec8:	b480      	push	{r7}
    1eca:	b085      	sub	sp, #20
    1ecc:	af00      	add	r7, sp, #0
    1ece:	6078      	str	r0, [r7, #4]
    int8_t ret_value = 0;
    1ed0:	f04f 0300 	mov.w	r3, #0
    1ed4:	73bb      	strb	r3, [r7, #14]
    uint8_t status = 0U;
    1ed6:	f04f 0300 	mov.w	r3, #0
    1eda:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1edc:	687a      	ldr	r2, [r7, #4]
    1ede:	f64a 136c 	movw	r3, #43372	; 0xa96c
    1ee2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ee6:	429a      	cmp	r2, r3
    1ee8:	d007      	beq.n	1efa <MSS_UART_tx_complete+0x32>
    1eea:	687a      	ldr	r2, [r7, #4]
    1eec:	f64a 1344 	movw	r3, #43332	; 0xa944
    1ef0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ef4:	429a      	cmp	r2, r3
    1ef6:	d000      	beq.n	1efa <MSS_UART_tx_complete+0x32>
    1ef8:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    1efa:	687a      	ldr	r2, [r7, #4]
    1efc:	f64a 136c 	movw	r3, #43372	; 0xa96c
    1f00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f04:	429a      	cmp	r2, r3
    1f06:	d006      	beq.n	1f16 <MSS_UART_tx_complete+0x4e>
    1f08:	687a      	ldr	r2, [r7, #4]
    1f0a:	f64a 1344 	movw	r3, #43332	; 0xa944
    1f0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f12:	429a      	cmp	r2, r3
    1f14:	d117      	bne.n	1f46 <MSS_UART_tx_complete+0x7e>
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    1f16:	687b      	ldr	r3, [r7, #4]
    1f18:	681b      	ldr	r3, [r3, #0]
    1f1a:	7d1b      	ldrb	r3, [r3, #20]
    1f1c:	73fb      	strb	r3, [r7, #15]
        this_uart->status |= status;
    1f1e:	687b      	ldr	r3, [r7, #4]
    1f20:	7a9a      	ldrb	r2, [r3, #10]
    1f22:	7bfb      	ldrb	r3, [r7, #15]
    1f24:	ea42 0303 	orr.w	r3, r2, r3
    1f28:	b2da      	uxtb	r2, r3
    1f2a:	687b      	ldr	r3, [r7, #4]
    1f2c:	729a      	strb	r2, [r3, #10]

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
    1f2e:	687b      	ldr	r3, [r7, #4]
    1f30:	691b      	ldr	r3, [r3, #16]
    1f32:	2b00      	cmp	r3, #0
    1f34:	d107      	bne.n	1f46 <MSS_UART_tx_complete+0x7e>
             ( status & MSS_UART_TEMT ) )
    1f36:	7bfb      	ldrb	r3, [r7, #15]
    1f38:	f003 0340 	and.w	r3, r3, #64	; 0x40
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
    1f3c:	2b00      	cmp	r3, #0
    1f3e:	d002      	beq.n	1f46 <MSS_UART_tx_complete+0x7e>
             ( status & MSS_UART_TEMT ) )
        {
            ret_value = (int8_t)1;
    1f40:	f04f 0301 	mov.w	r3, #1
    1f44:	73bb      	strb	r3, [r7, #14]
        }
    }
    return ret_value;
    1f46:	7bbb      	ldrb	r3, [r7, #14]
    1f48:	b25b      	sxtb	r3, r3
}
    1f4a:	4618      	mov	r0, r3
    1f4c:	f107 0714 	add.w	r7, r7, #20
    1f50:	46bd      	mov	sp, r7
    1f52:	bc80      	pop	{r7}
    1f54:	4770      	bx	lr
    1f56:	bf00      	nop

00001f58 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
    1f58:	b480      	push	{r7}
    1f5a:	b087      	sub	sp, #28
    1f5c:	af00      	add	r7, sp, #0
    1f5e:	60f8      	str	r0, [r7, #12]
    1f60:	60b9      	str	r1, [r7, #8]
    1f62:	607a      	str	r2, [r7, #4]
    size_t rx_size = 0U;
    1f64:	f04f 0300 	mov.w	r3, #0
    1f68:	613b      	str	r3, [r7, #16]
    uint8_t status = 0U;
    1f6a:	f04f 0300 	mov.w	r3, #0
    1f6e:	75fb      	strb	r3, [r7, #23]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1f70:	68fa      	ldr	r2, [r7, #12]
    1f72:	f64a 136c 	movw	r3, #43372	; 0xa96c
    1f76:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f7a:	429a      	cmp	r2, r3
    1f7c:	d007      	beq.n	1f8e <MSS_UART_get_rx+0x36>
    1f7e:	68fa      	ldr	r2, [r7, #12]
    1f80:	f64a 1344 	movw	r3, #43332	; 0xa944
    1f84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f88:	429a      	cmp	r2, r3
    1f8a:	d000      	beq.n	1f8e <MSS_UART_get_rx+0x36>
    1f8c:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
    1f8e:	68bb      	ldr	r3, [r7, #8]
    1f90:	2b00      	cmp	r3, #0
    1f92:	d100      	bne.n	1f96 <MSS_UART_get_rx+0x3e>
    1f94:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
    1f96:	687b      	ldr	r3, [r7, #4]
    1f98:	2b00      	cmp	r3, #0
    1f9a:	d100      	bne.n	1f9e <MSS_UART_get_rx+0x46>
    1f9c:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1f9e:	68fa      	ldr	r2, [r7, #12]
    1fa0:	f64a 136c 	movw	r3, #43372	; 0xa96c
    1fa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fa8:	429a      	cmp	r2, r3
    1faa:	d006      	beq.n	1fba <MSS_UART_get_rx+0x62>
    1fac:	68fa      	ldr	r2, [r7, #12]
    1fae:	f64a 1344 	movw	r3, #43332	; 0xa944
    1fb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fb6:	429a      	cmp	r2, r3
    1fb8:	d134      	bne.n	2024 <MAIN_STACK_SIZE+0x24>
    1fba:	68bb      	ldr	r3, [r7, #8]
    1fbc:	2b00      	cmp	r3, #0
    1fbe:	d031      	beq.n	2024 <MAIN_STACK_SIZE+0x24>
    1fc0:	687b      	ldr	r3, [r7, #4]
    1fc2:	2b00      	cmp	r3, #0
    1fc4:	d02e      	beq.n	2024 <MAIN_STACK_SIZE+0x24>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
    1fc6:	68fb      	ldr	r3, [r7, #12]
    1fc8:	681b      	ldr	r3, [r3, #0]
    1fca:	7d1b      	ldrb	r3, [r3, #20]
    1fcc:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
    1fce:	68fb      	ldr	r3, [r7, #12]
    1fd0:	7a9a      	ldrb	r2, [r3, #10]
    1fd2:	7dfb      	ldrb	r3, [r7, #23]
    1fd4:	ea42 0303 	orr.w	r3, r2, r3
    1fd8:	b2da      	uxtb	r2, r3
    1fda:	68fb      	ldr	r3, [r7, #12]
    1fdc:	729a      	strb	r2, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    1fde:	e017      	b.n	2010 <MAIN_STACK_SIZE+0x10>
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
    1fe0:	68ba      	ldr	r2, [r7, #8]
    1fe2:	693b      	ldr	r3, [r7, #16]
    1fe4:	4413      	add	r3, r2
    1fe6:	68fa      	ldr	r2, [r7, #12]
    1fe8:	6812      	ldr	r2, [r2, #0]
    1fea:	7812      	ldrb	r2, [r2, #0]
    1fec:	b2d2      	uxtb	r2, r2
    1fee:	701a      	strb	r2, [r3, #0]
            ++rx_size;
    1ff0:	693b      	ldr	r3, [r7, #16]
    1ff2:	f103 0301 	add.w	r3, r3, #1
    1ff6:	613b      	str	r3, [r7, #16]
            status = this_uart->hw_reg->LSR;
    1ff8:	68fb      	ldr	r3, [r7, #12]
    1ffa:	681b      	ldr	r3, [r3, #0]
    1ffc:	7d1b      	ldrb	r3, [r3, #20]
    1ffe:	75fb      	strb	r3, [r7, #23]
            this_uart->status |= status;
    2000:	68fb      	ldr	r3, [r7, #12]
    2002:	7a9a      	ldrb	r2, [r3, #10]
    2004:	7dfb      	ldrb	r3, [r7, #23]
    2006:	ea42 0303 	orr.w	r3, r2, r3
    200a:	b2da      	uxtb	r2, r3
    200c:	68fb      	ldr	r3, [r7, #12]
    200e:	729a      	strb	r2, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    2010:	7dfb      	ldrb	r3, [r7, #23]
    2012:	f003 0301 	and.w	r3, r3, #1
    2016:	b2db      	uxtb	r3, r3
    2018:	2b00      	cmp	r3, #0
    201a:	d003      	beq.n	2024 <MAIN_STACK_SIZE+0x24>
    201c:	693a      	ldr	r2, [r7, #16]
    201e:	687b      	ldr	r3, [r7, #4]
    2020:	429a      	cmp	r2, r3
    2022:	d3dd      	bcc.n	1fe0 <MSS_UART_get_rx+0x88>
            ++rx_size;
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
    2024:	693b      	ldr	r3, [r7, #16]
}
    2026:	4618      	mov	r0, r3
    2028:	f107 071c 	add.w	r7, r7, #28
    202c:	46bd      	mov	sp, r7
    202e:	bc80      	pop	{r7}
    2030:	4770      	bx	lr
    2032:	bf00      	nop

00002034 <MSS_UART_enable_irq>:
MSS_UART_enable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    2034:	b580      	push	{r7, lr}
    2036:	b082      	sub	sp, #8
    2038:	af00      	add	r7, sp, #0
    203a:	6078      	str	r0, [r7, #4]
    203c:	460b      	mov	r3, r1
    203e:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2040:	687a      	ldr	r2, [r7, #4]
    2042:	f64a 136c 	movw	r3, #43372	; 0xa96c
    2046:	f2c2 0300 	movt	r3, #8192	; 0x2000
    204a:	429a      	cmp	r2, r3
    204c:	d007      	beq.n	205e <MSS_UART_enable_irq+0x2a>
    204e:	687a      	ldr	r2, [r7, #4]
    2050:	f64a 1344 	movw	r3, #43332	; 0xa944
    2054:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2058:	429a      	cmp	r2, r3
    205a:	d000      	beq.n	205e <MSS_UART_enable_irq+0x2a>
    205c:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    205e:	687a      	ldr	r2, [r7, #4]
    2060:	f64a 136c 	movw	r3, #43372	; 0xa96c
    2064:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2068:	429a      	cmp	r2, r3
    206a:	d006      	beq.n	207a <MSS_UART_enable_irq+0x46>
    206c:	687a      	ldr	r2, [r7, #4]
    206e:	f64a 1344 	movw	r3, #43332	; 0xa944
    2072:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2076:	429a      	cmp	r2, r3
    2078:	d116      	bne.n	20a8 <MSS_UART_enable_irq+0x74>
    {
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    207a:	687b      	ldr	r3, [r7, #4]
    207c:	891b      	ldrh	r3, [r3, #8]
    207e:	b21b      	sxth	r3, r3
    2080:	4618      	mov	r0, r3
    2082:	f7ff fccf 	bl	1a24 <NVIC_ClearPendingIRQ>
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= irq_mask;
    2086:	687b      	ldr	r3, [r7, #4]
    2088:	681b      	ldr	r3, [r3, #0]
    208a:	687a      	ldr	r2, [r7, #4]
    208c:	6812      	ldr	r2, [r2, #0]
    208e:	7912      	ldrb	r2, [r2, #4]
    2090:	b2d1      	uxtb	r1, r2
    2092:	78fa      	ldrb	r2, [r7, #3]
    2094:	ea41 0202 	orr.w	r2, r1, r2
    2098:	b2d2      	uxtb	r2, r2
    209a:	711a      	strb	r2, [r3, #4]

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    209c:	687b      	ldr	r3, [r7, #4]
    209e:	891b      	ldrh	r3, [r3, #8]
    20a0:	b21b      	sxth	r3, r3
    20a2:	4618      	mov	r0, r3
    20a4:	f7ff fc84 	bl	19b0 <NVIC_EnableIRQ>
    }
}
    20a8:	f107 0708 	add.w	r7, r7, #8
    20ac:	46bd      	mov	sp, r7
    20ae:	bd80      	pop	{r7, pc}

000020b0 <MSS_UART_disable_irq>:
MSS_UART_disable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    20b0:	b580      	push	{r7, lr}
    20b2:	b082      	sub	sp, #8
    20b4:	af00      	add	r7, sp, #0
    20b6:	6078      	str	r0, [r7, #4]
    20b8:	460b      	mov	r3, r1
    20ba:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    20bc:	687a      	ldr	r2, [r7, #4]
    20be:	f64a 136c 	movw	r3, #43372	; 0xa96c
    20c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20c6:	429a      	cmp	r2, r3
    20c8:	d007      	beq.n	20da <MSS_UART_disable_irq+0x2a>
    20ca:	687a      	ldr	r2, [r7, #4]
    20cc:	f64a 1344 	movw	r3, #43332	; 0xa944
    20d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20d4:	429a      	cmp	r2, r3
    20d6:	d000      	beq.n	20da <MSS_UART_disable_irq+0x2a>
    20d8:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    20da:	687a      	ldr	r2, [r7, #4]
    20dc:	f64a 136c 	movw	r3, #43372	; 0xa96c
    20e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20e4:	429a      	cmp	r2, r3
    20e6:	d006      	beq.n	20f6 <MSS_UART_disable_irq+0x46>
    20e8:	687a      	ldr	r2, [r7, #4]
    20ea:	f64a 1344 	movw	r3, #43332	; 0xa944
    20ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20f2:	429a      	cmp	r2, r3
    20f4:	d11c      	bne.n	2130 <MSS_UART_disable_irq+0x80>
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER &= ( (uint8_t)~irq_mask );
    20f6:	687b      	ldr	r3, [r7, #4]
    20f8:	681b      	ldr	r3, [r3, #0]
    20fa:	687a      	ldr	r2, [r7, #4]
    20fc:	6812      	ldr	r2, [r2, #0]
    20fe:	7912      	ldrb	r2, [r2, #4]
    2100:	b2d1      	uxtb	r1, r2
    2102:	78fa      	ldrb	r2, [r7, #3]
    2104:	ea6f 0202 	mvn.w	r2, r2
    2108:	b2d2      	uxtb	r2, r2
    210a:	ea01 0202 	and.w	r2, r1, r2
    210e:	b2d2      	uxtb	r2, r2
    2110:	711a      	strb	r2, [r3, #4]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2112:	687b      	ldr	r3, [r7, #4]
    2114:	891b      	ldrh	r3, [r3, #8]
    2116:	b21b      	sxth	r3, r3
    2118:	4618      	mov	r0, r3
    211a:	f7ff fc83 	bl	1a24 <NVIC_ClearPendingIRQ>

        if( irq_mask == IIRF_MASK )
    211e:	78fb      	ldrb	r3, [r7, #3]
    2120:	2b0f      	cmp	r3, #15
    2122:	d105      	bne.n	2130 <MSS_UART_disable_irq+0x80>
        {
            /* Disable UART instance interrupt in Cortex-M3 NVIC. */
            NVIC_DisableIRQ( this_uart->irqn );
    2124:	687b      	ldr	r3, [r7, #4]
    2126:	891b      	ldrh	r3, [r3, #8]
    2128:	b21b      	sxth	r3, r3
    212a:	4618      	mov	r0, r3
    212c:	f7ff fc5c 	bl	19e8 <NVIC_DisableIRQ>

        }
    }
}
    2130:	f107 0708 	add.w	r7, r7, #8
    2134:	46bd      	mov	sp, r7
    2136:	bd80      	pop	{r7, pc}

00002138 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    2138:	b580      	push	{r7, lr}
    213a:	b084      	sub	sp, #16
    213c:	af00      	add	r7, sp, #0
    213e:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2140:	687a      	ldr	r2, [r7, #4]
    2142:	f64a 136c 	movw	r3, #43372	; 0xa96c
    2146:	f2c2 0300 	movt	r3, #8192	; 0x2000
    214a:	429a      	cmp	r2, r3
    214c:	d007      	beq.n	215e <MSS_UART_isr+0x26>
    214e:	687a      	ldr	r2, [r7, #4]
    2150:	f64a 1344 	movw	r3, #43332	; 0xa944
    2154:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2158:	429a      	cmp	r2, r3
    215a:	d000      	beq.n	215e <MSS_UART_isr+0x26>
    215c:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    215e:	687a      	ldr	r2, [r7, #4]
    2160:	f64a 136c 	movw	r3, #43372	; 0xa96c
    2164:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2168:	429a      	cmp	r2, r3
    216a:	d006      	beq.n	217a <MSS_UART_isr+0x42>
    216c:	687a      	ldr	r2, [r7, #4]
    216e:	f64a 1344 	movw	r3, #43332	; 0xa944
    2172:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2176:	429a      	cmp	r2, r3
    2178:	d167      	bne.n	224a <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    217a:	687b      	ldr	r3, [r7, #4]
    217c:	681b      	ldr	r3, [r3, #0]
    217e:	7a1b      	ldrb	r3, [r3, #8]
    2180:	b2db      	uxtb	r3, r3
    2182:	f003 030f 	and.w	r3, r3, #15
    2186:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
    2188:	7bfb      	ldrb	r3, [r7, #15]
    218a:	2b0c      	cmp	r3, #12
    218c:	d854      	bhi.n	2238 <MSS_UART_isr+0x100>
    218e:	a201      	add	r2, pc, #4	; (adr r2, 2194 <MSS_UART_isr+0x5c>)
    2190:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    2194:	000021c9 	.word	0x000021c9
    2198:	00002239 	.word	0x00002239
    219c:	000021e5 	.word	0x000021e5
    21a0:	00002239 	.word	0x00002239
    21a4:	00002201 	.word	0x00002201
    21a8:	00002239 	.word	0x00002239
    21ac:	0000221d 	.word	0x0000221d
    21b0:	00002239 	.word	0x00002239
    21b4:	00002239 	.word	0x00002239
    21b8:	00002239 	.word	0x00002239
    21bc:	00002239 	.word	0x00002239
    21c0:	00002239 	.word	0x00002239
    21c4:	00002201 	.word	0x00002201
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
    21c8:	687b      	ldr	r3, [r7, #4]
    21ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    21cc:	2b00      	cmp	r3, #0
    21ce:	d100      	bne.n	21d2 <MSS_UART_isr+0x9a>
    21d0:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
    21d2:	687b      	ldr	r3, [r7, #4]
    21d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    21d6:	2b00      	cmp	r3, #0
    21d8:	d030      	beq.n	223c <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
    21da:	687b      	ldr	r3, [r7, #4]
    21dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    21de:	6878      	ldr	r0, [r7, #4]
    21e0:	4798      	blx	r3
                }
            }
            break;
    21e2:	e032      	b.n	224a <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
    21e4:	687b      	ldr	r3, [r7, #4]
    21e6:	6a1b      	ldr	r3, [r3, #32]
    21e8:	2b00      	cmp	r3, #0
    21ea:	d100      	bne.n	21ee <MSS_UART_isr+0xb6>
    21ec:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
    21ee:	687b      	ldr	r3, [r7, #4]
    21f0:	6a1b      	ldr	r3, [r3, #32]
    21f2:	2b00      	cmp	r3, #0
    21f4:	d024      	beq.n	2240 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
    21f6:	687b      	ldr	r3, [r7, #4]
    21f8:	6a1b      	ldr	r3, [r3, #32]
    21fa:	6878      	ldr	r0, [r7, #4]
    21fc:	4798      	blx	r3
                }
            }
            break;
    21fe:	e024      	b.n	224a <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
    2200:	687b      	ldr	r3, [r7, #4]
    2202:	69db      	ldr	r3, [r3, #28]
    2204:	2b00      	cmp	r3, #0
    2206:	d100      	bne.n	220a <MSS_UART_isr+0xd2>
    2208:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
    220a:	687b      	ldr	r3, [r7, #4]
    220c:	69db      	ldr	r3, [r3, #28]
    220e:	2b00      	cmp	r3, #0
    2210:	d018      	beq.n	2244 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
    2212:	687b      	ldr	r3, [r7, #4]
    2214:	69db      	ldr	r3, [r3, #28]
    2216:	6878      	ldr	r0, [r7, #4]
    2218:	4798      	blx	r3
                }
            }
            break;
    221a:	e016      	b.n	224a <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
    221c:	687b      	ldr	r3, [r7, #4]
    221e:	699b      	ldr	r3, [r3, #24]
    2220:	2b00      	cmp	r3, #0
    2222:	d100      	bne.n	2226 <MSS_UART_isr+0xee>
    2224:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
    2226:	687b      	ldr	r3, [r7, #4]
    2228:	699b      	ldr	r3, [r3, #24]
    222a:	2b00      	cmp	r3, #0
    222c:	d00c      	beq.n	2248 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
    222e:	687b      	ldr	r3, [r7, #4]
    2230:	699b      	ldr	r3, [r3, #24]
    2232:	6878      	ldr	r0, [r7, #4]
    2234:	4798      	blx	r3
                }
            }
            break;
    2236:	e008      	b.n	224a <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
    2238:	be00      	bkpt	0x0000
    223a:	e006      	b.n	224a <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
    223c:	bf00      	nop
    223e:	e004      	b.n	224a <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
    2240:	bf00      	nop
    2242:	e002      	b.n	224a <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
    2244:	bf00      	nop
    2246:	e000      	b.n	224a <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
    2248:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
    224a:	f107 0710 	add.w	r7, r7, #16
    224e:	46bd      	mov	sp, r7
    2250:	bd80      	pop	{r7, pc}
    2252:	bf00      	nop

00002254 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    2254:	b480      	push	{r7}
    2256:	b087      	sub	sp, #28
    2258:	af00      	add	r7, sp, #0
    225a:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    225c:	687a      	ldr	r2, [r7, #4]
    225e:	f64a 136c 	movw	r3, #43372	; 0xa96c
    2262:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2266:	429a      	cmp	r2, r3
    2268:	d007      	beq.n	227a <default_tx_handler+0x26>
    226a:	687a      	ldr	r2, [r7, #4]
    226c:	f64a 1344 	movw	r3, #43332	; 0xa944
    2270:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2274:	429a      	cmp	r2, r3
    2276:	d000      	beq.n	227a <default_tx_handler+0x26>
    2278:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    227a:	687b      	ldr	r3, [r7, #4]
    227c:	68db      	ldr	r3, [r3, #12]
    227e:	2b00      	cmp	r3, #0
    2280:	d100      	bne.n	2284 <default_tx_handler+0x30>
    2282:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
    2284:	687b      	ldr	r3, [r7, #4]
    2286:	691b      	ldr	r3, [r3, #16]
    2288:	2b00      	cmp	r3, #0
    228a:	d100      	bne.n	228e <default_tx_handler+0x3a>
    228c:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    228e:	687a      	ldr	r2, [r7, #4]
    2290:	f64a 136c 	movw	r3, #43372	; 0xa96c
    2294:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2298:	429a      	cmp	r2, r3
    229a:	d006      	beq.n	22aa <default_tx_handler+0x56>
    229c:	687a      	ldr	r2, [r7, #4]
    229e:	f64a 1344 	movw	r3, #43332	; 0xa944
    22a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22a6:	429a      	cmp	r2, r3
    22a8:	d152      	bne.n	2350 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
    22aa:	687b      	ldr	r3, [r7, #4]
    22ac:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    22ae:	2b00      	cmp	r3, #0
    22b0:	d04e      	beq.n	2350 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    22b2:	687b      	ldr	r3, [r7, #4]
    22b4:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    22b6:	2b00      	cmp	r3, #0
    22b8:	d04a      	beq.n	2350 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    22ba:	687b      	ldr	r3, [r7, #4]
    22bc:	681b      	ldr	r3, [r3, #0]
    22be:	7d1b      	ldrb	r3, [r3, #20]
    22c0:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
    22c2:	687b      	ldr	r3, [r7, #4]
    22c4:	7a9a      	ldrb	r2, [r3, #10]
    22c6:	7afb      	ldrb	r3, [r7, #11]
    22c8:	ea42 0303 	orr.w	r3, r2, r3
    22cc:	b2da      	uxtb	r2, r3
    22ce:	687b      	ldr	r3, [r7, #4]
    22d0:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
    22d2:	7afb      	ldrb	r3, [r7, #11]
    22d4:	f003 0320 	and.w	r3, r3, #32
    22d8:	2b00      	cmp	r3, #0
    22da:	d029      	beq.n	2330 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
    22dc:	f04f 0310 	mov.w	r3, #16
    22e0:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    22e2:	687b      	ldr	r3, [r7, #4]
    22e4:	691a      	ldr	r2, [r3, #16]
    22e6:	687b      	ldr	r3, [r7, #4]
    22e8:	695b      	ldr	r3, [r3, #20]
    22ea:	ebc3 0302 	rsb	r3, r3, r2
    22ee:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
    22f0:	697b      	ldr	r3, [r7, #20]
    22f2:	2b0f      	cmp	r3, #15
    22f4:	d801      	bhi.n	22fa <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
    22f6:	697b      	ldr	r3, [r7, #20]
    22f8:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    22fa:	f04f 0300 	mov.w	r3, #0
    22fe:	60fb      	str	r3, [r7, #12]
    2300:	e012      	b.n	2328 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    2302:	687b      	ldr	r3, [r7, #4]
    2304:	681b      	ldr	r3, [r3, #0]
    2306:	687a      	ldr	r2, [r7, #4]
    2308:	68d1      	ldr	r1, [r2, #12]
    230a:	687a      	ldr	r2, [r7, #4]
    230c:	6952      	ldr	r2, [r2, #20]
    230e:	440a      	add	r2, r1
    2310:	7812      	ldrb	r2, [r2, #0]
    2312:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
    2314:	687b      	ldr	r3, [r7, #4]
    2316:	695b      	ldr	r3, [r3, #20]
    2318:	f103 0201 	add.w	r2, r3, #1
    231c:	687b      	ldr	r3, [r7, #4]
    231e:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    2320:	68fb      	ldr	r3, [r7, #12]
    2322:	f103 0301 	add.w	r3, r3, #1
    2326:	60fb      	str	r3, [r7, #12]
    2328:	68fa      	ldr	r2, [r7, #12]
    232a:	693b      	ldr	r3, [r7, #16]
    232c:	429a      	cmp	r2, r3
    232e:	d3e8      	bcc.n	2302 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
    2330:	687b      	ldr	r3, [r7, #4]
    2332:	695a      	ldr	r2, [r3, #20]
    2334:	687b      	ldr	r3, [r7, #4]
    2336:	691b      	ldr	r3, [r3, #16]
    2338:	429a      	cmp	r2, r3
    233a:	d109      	bne.n	2350 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    233c:	687b      	ldr	r3, [r7, #4]
    233e:	f04f 0200 	mov.w	r2, #0
    2342:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
    2344:	687b      	ldr	r3, [r7, #4]
    2346:	685b      	ldr	r3, [r3, #4]
    2348:	f04f 0200 	mov.w	r2, #0
    234c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
    2350:	f107 071c 	add.w	r7, r7, #28
    2354:	46bd      	mov	sp, r7
    2356:	bc80      	pop	{r7}
    2358:	4770      	bx	lr
    235a:	bf00      	nop

0000235c <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
    235c:	b580      	push	{r7, lr}
    235e:	b084      	sub	sp, #16
    2360:	af00      	add	r7, sp, #0
    2362:	60f8      	str	r0, [r7, #12]
    2364:	60b9      	str	r1, [r7, #8]
    2366:	4613      	mov	r3, r2
    2368:	71fb      	strb	r3, [r7, #7]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    236a:	68fa      	ldr	r2, [r7, #12]
    236c:	f64a 136c 	movw	r3, #43372	; 0xa96c
    2370:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2374:	429a      	cmp	r2, r3
    2376:	d007      	beq.n	2388 <MSS_UART_set_rx_handler+0x2c>
    2378:	68fa      	ldr	r2, [r7, #12]
    237a:	f64a 1344 	movw	r3, #43332	; 0xa944
    237e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2382:	429a      	cmp	r2, r3
    2384:	d000      	beq.n	2388 <MSS_UART_set_rx_handler+0x2c>
    2386:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    2388:	68bb      	ldr	r3, [r7, #8]
    238a:	2b00      	cmp	r3, #0
    238c:	d100      	bne.n	2390 <MSS_UART_set_rx_handler+0x34>
    238e:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
    2390:	79fb      	ldrb	r3, [r7, #7]
    2392:	2bc0      	cmp	r3, #192	; 0xc0
    2394:	d900      	bls.n	2398 <MSS_UART_set_rx_handler+0x3c>
    2396:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2398:	68fa      	ldr	r2, [r7, #12]
    239a:	f64a 136c 	movw	r3, #43372	; 0xa96c
    239e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23a2:	429a      	cmp	r2, r3
    23a4:	d006      	beq.n	23b4 <MSS_UART_set_rx_handler+0x58>
    23a6:	68fa      	ldr	r2, [r7, #12]
    23a8:	f64a 1344 	movw	r3, #43332	; 0xa944
    23ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23b0:	429a      	cmp	r2, r3
    23b2:	d123      	bne.n	23fc <MSS_UART_set_rx_handler+0xa0>
    23b4:	68bb      	ldr	r3, [r7, #8]
    23b6:	2b00      	cmp	r3, #0
    23b8:	d020      	beq.n	23fc <MSS_UART_set_rx_handler+0xa0>
    23ba:	79fb      	ldrb	r3, [r7, #7]
    23bc:	2bc0      	cmp	r3, #192	; 0xc0
    23be:	d81d      	bhi.n	23fc <MSS_UART_set_rx_handler+0xa0>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
    23c0:	68fb      	ldr	r3, [r7, #12]
    23c2:	68ba      	ldr	r2, [r7, #8]
    23c4:	61da      	str	r2, [r3, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
    23c6:	68fb      	ldr	r3, [r7, #12]
    23c8:	681a      	ldr	r2, [r3, #0]
    23ca:	79fb      	ldrb	r3, [r7, #7]
    23cc:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    23d0:	f043 030a 	orr.w	r3, r3, #10
    23d4:	b2db      	uxtb	r3, r3
    23d6:	7213      	strb	r3, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    23d8:	68fb      	ldr	r3, [r7, #12]
    23da:	891b      	ldrh	r3, [r3, #8]
    23dc:	b21b      	sxth	r3, r3
    23de:	4618      	mov	r0, r3
    23e0:	f7ff fb20 	bl	1a24 <NVIC_ClearPendingIRQ>

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
    23e4:	68fb      	ldr	r3, [r7, #12]
    23e6:	685b      	ldr	r3, [r3, #4]
    23e8:	f04f 0201 	mov.w	r2, #1
    23ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    23f0:	68fb      	ldr	r3, [r7, #12]
    23f2:	891b      	ldrh	r3, [r3, #8]
    23f4:	b21b      	sxth	r3, r3
    23f6:	4618      	mov	r0, r3
    23f8:	f7ff fada 	bl	19b0 <NVIC_EnableIRQ>
    }
}
    23fc:	f107 0710 	add.w	r7, r7, #16
    2400:	46bd      	mov	sp, r7
    2402:	bd80      	pop	{r7, pc}

00002404 <MSS_UART_set_loopback>:
MSS_UART_set_loopback
(
    mss_uart_instance_t *   this_uart,
    mss_uart_loopback_t     loopback
)
{
    2404:	b480      	push	{r7}
    2406:	b083      	sub	sp, #12
    2408:	af00      	add	r7, sp, #0
    240a:	6078      	str	r0, [r7, #4]
    240c:	460b      	mov	r3, r1
    240e:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2410:	687a      	ldr	r2, [r7, #4]
    2412:	f64a 136c 	movw	r3, #43372	; 0xa96c
    2416:	f2c2 0300 	movt	r3, #8192	; 0x2000
    241a:	429a      	cmp	r2, r3
    241c:	d007      	beq.n	242e <MSS_UART_set_loopback+0x2a>
    241e:	687a      	ldr	r2, [r7, #4]
    2420:	f64a 1344 	movw	r3, #43332	; 0xa944
    2424:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2428:	429a      	cmp	r2, r3
    242a:	d000      	beq.n	242e <MSS_UART_set_loopback+0x2a>
    242c:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    242e:	687a      	ldr	r2, [r7, #4]
    2430:	f64a 136c 	movw	r3, #43372	; 0xa96c
    2434:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2438:	429a      	cmp	r2, r3
    243a:	d006      	beq.n	244a <MSS_UART_set_loopback+0x46>
    243c:	687a      	ldr	r2, [r7, #4]
    243e:	f64a 1344 	movw	r3, #43332	; 0xa944
    2442:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2446:	429a      	cmp	r2, r3
    2448:	d10f      	bne.n	246a <MSS_UART_set_loopback+0x66>
    {
        if ( loopback == MSS_UART_LOOPBACK_OFF )
    244a:	78fb      	ldrb	r3, [r7, #3]
    244c:	2b00      	cmp	r3, #0
    244e:	d106      	bne.n	245e <MSS_UART_set_loopback+0x5a>
        {
            this_uart->hw_reg_bit->MCR_LOOP = 0U;
    2450:	687b      	ldr	r3, [r7, #4]
    2452:	685b      	ldr	r3, [r3, #4]
    2454:	f04f 0200 	mov.w	r2, #0
    2458:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    245c:	e005      	b.n	246a <MSS_UART_set_loopback+0x66>
        }
        else
        {
            this_uart->hw_reg_bit->MCR_LOOP = 1U;
    245e:	687b      	ldr	r3, [r7, #4]
    2460:	685b      	ldr	r3, [r3, #4]
    2462:	f04f 0201 	mov.w	r2, #1
    2466:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
        }
    }
}
    246a:	f107 070c 	add.w	r7, r7, #12
    246e:	46bd      	mov	sp, r7
    2470:	bc80      	pop	{r7}
    2472:	4770      	bx	lr

00002474 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
    2474:	4668      	mov	r0, sp
    2476:	f020 0107 	bic.w	r1, r0, #7
    247a:	468d      	mov	sp, r1
    247c:	b589      	push	{r0, r3, r7, lr}
    247e:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
    2480:	f64a 106c 	movw	r0, #43372	; 0xa96c
    2484:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2488:	f7ff fe56 	bl	2138 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
    248c:	f04f 000a 	mov.w	r0, #10
    2490:	f7ff fac8 	bl	1a24 <NVIC_ClearPendingIRQ>
}
    2494:	46bd      	mov	sp, r7
    2496:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    249a:	4685      	mov	sp, r0
    249c:	4770      	bx	lr
    249e:	bf00      	nop

000024a0 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
    24a0:	4668      	mov	r0, sp
    24a2:	f020 0107 	bic.w	r1, r0, #7
    24a6:	468d      	mov	sp, r1
    24a8:	b589      	push	{r0, r3, r7, lr}
    24aa:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
    24ac:	f64a 1044 	movw	r0, #43332	; 0xa944
    24b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    24b4:	f7ff fe40 	bl	2138 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
    24b8:	f04f 000b 	mov.w	r0, #11
    24bc:	f7ff fab2 	bl	1a24 <NVIC_ClearPendingIRQ>
}
    24c0:	46bd      	mov	sp, r7
    24c2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    24c6:	4685      	mov	sp, r0
    24c8:	4770      	bx	lr
    24ca:	bf00      	nop

000024cc <MSS_UART_set_rxstatus_handler>:
MSS_UART_set_rxstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    24cc:	b580      	push	{r7, lr}
    24ce:	b082      	sub	sp, #8
    24d0:	af00      	add	r7, sp, #0
    24d2:	6078      	str	r0, [r7, #4]
    24d4:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    24d6:	687a      	ldr	r2, [r7, #4]
    24d8:	f64a 136c 	movw	r3, #43372	; 0xa96c
    24dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24e0:	429a      	cmp	r2, r3
    24e2:	d007      	beq.n	24f4 <MSS_UART_set_rxstatus_handler+0x28>
    24e4:	687a      	ldr	r2, [r7, #4]
    24e6:	f64a 1344 	movw	r3, #43332	; 0xa944
    24ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24ee:	429a      	cmp	r2, r3
    24f0:	d000      	beq.n	24f4 <MSS_UART_set_rxstatus_handler+0x28>
    24f2:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    24f4:	683b      	ldr	r3, [r7, #0]
    24f6:	2b00      	cmp	r3, #0
    24f8:	d100      	bne.n	24fc <MSS_UART_set_rxstatus_handler+0x30>
    24fa:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    24fc:	687a      	ldr	r2, [r7, #4]
    24fe:	f64a 136c 	movw	r3, #43372	; 0xa96c
    2502:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2506:	429a      	cmp	r2, r3
    2508:	d006      	beq.n	2518 <MSS_UART_set_rxstatus_handler+0x4c>
    250a:	687a      	ldr	r2, [r7, #4]
    250c:	f64a 1344 	movw	r3, #43332	; 0xa944
    2510:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2514:	429a      	cmp	r2, r3
    2516:	d117      	bne.n	2548 <MSS_UART_set_rxstatus_handler+0x7c>
    2518:	683b      	ldr	r3, [r7, #0]
    251a:	2b00      	cmp	r3, #0
    251c:	d014      	beq.n	2548 <MSS_UART_set_rxstatus_handler+0x7c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->linests_handler = handler;
    251e:	687b      	ldr	r3, [r7, #4]
    2520:	683a      	ldr	r2, [r7, #0]
    2522:	619a      	str	r2, [r3, #24]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2524:	687b      	ldr	r3, [r7, #4]
    2526:	891b      	ldrh	r3, [r3, #8]
    2528:	b21b      	sxth	r3, r3
    252a:	4618      	mov	r0, r3
    252c:	f7ff fa7a 	bl	1a24 <NVIC_ClearPendingIRQ>

        /* Enable receiver line status interrupt. */
        this_uart->hw_reg_bit->IER_ELSI = 1U;
    2530:	687b      	ldr	r3, [r7, #4]
    2532:	685b      	ldr	r3, [r3, #4]
    2534:	f04f 0201 	mov.w	r2, #1
    2538:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    253c:	687b      	ldr	r3, [r7, #4]
    253e:	891b      	ldrh	r3, [r3, #8]
    2540:	b21b      	sxth	r3, r3
    2542:	4618      	mov	r0, r3
    2544:	f7ff fa34 	bl	19b0 <NVIC_EnableIRQ>
    }
}
    2548:	f107 0708 	add.w	r7, r7, #8
    254c:	46bd      	mov	sp, r7
    254e:	bd80      	pop	{r7, pc}

00002550 <MSS_UART_set_tx_handler>:
MSS_UART_set_tx_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    2550:	b580      	push	{r7, lr}
    2552:	b082      	sub	sp, #8
    2554:	af00      	add	r7, sp, #0
    2556:	6078      	str	r0, [r7, #4]
    2558:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    255a:	687a      	ldr	r2, [r7, #4]
    255c:	f64a 136c 	movw	r3, #43372	; 0xa96c
    2560:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2564:	429a      	cmp	r2, r3
    2566:	d007      	beq.n	2578 <MSS_UART_set_tx_handler+0x28>
    2568:	687a      	ldr	r2, [r7, #4]
    256a:	f64a 1344 	movw	r3, #43332	; 0xa944
    256e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2572:	429a      	cmp	r2, r3
    2574:	d000      	beq.n	2578 <MSS_UART_set_tx_handler+0x28>
    2576:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    2578:	683b      	ldr	r3, [r7, #0]
    257a:	2b00      	cmp	r3, #0
    257c:	d100      	bne.n	2580 <MSS_UART_set_tx_handler+0x30>
    257e:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2580:	687a      	ldr	r2, [r7, #4]
    2582:	f64a 136c 	movw	r3, #43372	; 0xa96c
    2586:	f2c2 0300 	movt	r3, #8192	; 0x2000
    258a:	429a      	cmp	r2, r3
    258c:	d006      	beq.n	259c <MSS_UART_set_tx_handler+0x4c>
    258e:	687a      	ldr	r2, [r7, #4]
    2590:	f64a 1344 	movw	r3, #43332	; 0xa944
    2594:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2598:	429a      	cmp	r2, r3
    259a:	d11f      	bne.n	25dc <MSS_UART_set_tx_handler+0x8c>
    259c:	683b      	ldr	r3, [r7, #0]
    259e:	2b00      	cmp	r3, #0
    25a0:	d01c      	beq.n	25dc <MSS_UART_set_tx_handler+0x8c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->tx_handler = handler;
    25a2:	687b      	ldr	r3, [r7, #4]
    25a4:	683a      	ldr	r2, [r7, #0]
    25a6:	621a      	str	r2, [r3, #32]

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
    25a8:	687b      	ldr	r3, [r7, #4]
    25aa:	f04f 0200 	mov.w	r2, #0
    25ae:	60da      	str	r2, [r3, #12]
        this_uart->tx_buff_size = 0U;
    25b0:	687b      	ldr	r3, [r7, #4]
    25b2:	f04f 0200 	mov.w	r2, #0
    25b6:	611a      	str	r2, [r3, #16]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    25b8:	687b      	ldr	r3, [r7, #4]
    25ba:	891b      	ldrh	r3, [r3, #8]
    25bc:	b21b      	sxth	r3, r3
    25be:	4618      	mov	r0, r3
    25c0:	f7ff fa30 	bl	1a24 <NVIC_ClearPendingIRQ>

        /* Enable transmitter holding register Empty interrupt. */
        this_uart->hw_reg_bit->IER_ETBEI = 1U;
    25c4:	687b      	ldr	r3, [r7, #4]
    25c6:	685b      	ldr	r3, [r3, #4]
    25c8:	f04f 0201 	mov.w	r2, #1
    25cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    25d0:	687b      	ldr	r3, [r7, #4]
    25d2:	891b      	ldrh	r3, [r3, #8]
    25d4:	b21b      	sxth	r3, r3
    25d6:	4618      	mov	r0, r3
    25d8:	f7ff f9ea 	bl	19b0 <NVIC_EnableIRQ>
    }
}
    25dc:	f107 0708 	add.w	r7, r7, #8
    25e0:	46bd      	mov	sp, r7
    25e2:	bd80      	pop	{r7, pc}

000025e4 <MSS_UART_set_modemstatus_handler>:
MSS_UART_set_modemstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    25e4:	b580      	push	{r7, lr}
    25e6:	b082      	sub	sp, #8
    25e8:	af00      	add	r7, sp, #0
    25ea:	6078      	str	r0, [r7, #4]
    25ec:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    25ee:	687a      	ldr	r2, [r7, #4]
    25f0:	f64a 136c 	movw	r3, #43372	; 0xa96c
    25f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    25f8:	429a      	cmp	r2, r3
    25fa:	d007      	beq.n	260c <MSS_UART_set_modemstatus_handler+0x28>
    25fc:	687a      	ldr	r2, [r7, #4]
    25fe:	f64a 1344 	movw	r3, #43332	; 0xa944
    2602:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2606:	429a      	cmp	r2, r3
    2608:	d000      	beq.n	260c <MSS_UART_set_modemstatus_handler+0x28>
    260a:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    260c:	683b      	ldr	r3, [r7, #0]
    260e:	2b00      	cmp	r3, #0
    2610:	d100      	bne.n	2614 <MSS_UART_set_modemstatus_handler+0x30>
    2612:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2614:	687a      	ldr	r2, [r7, #4]
    2616:	f64a 136c 	movw	r3, #43372	; 0xa96c
    261a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    261e:	429a      	cmp	r2, r3
    2620:	d006      	beq.n	2630 <MSS_UART_set_modemstatus_handler+0x4c>
    2622:	687a      	ldr	r2, [r7, #4]
    2624:	f64a 1344 	movw	r3, #43332	; 0xa944
    2628:	f2c2 0300 	movt	r3, #8192	; 0x2000
    262c:	429a      	cmp	r2, r3
    262e:	d117      	bne.n	2660 <MSS_UART_set_modemstatus_handler+0x7c>
    2630:	683b      	ldr	r3, [r7, #0]
    2632:	2b00      	cmp	r3, #0
    2634:	d014      	beq.n	2660 <MSS_UART_set_modemstatus_handler+0x7c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->modemsts_handler = handler;
    2636:	687b      	ldr	r3, [r7, #4]
    2638:	683a      	ldr	r2, [r7, #0]
    263a:	625a      	str	r2, [r3, #36]	; 0x24

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    263c:	687b      	ldr	r3, [r7, #4]
    263e:	891b      	ldrh	r3, [r3, #8]
    2640:	b21b      	sxth	r3, r3
    2642:	4618      	mov	r0, r3
    2644:	f7ff f9ee 	bl	1a24 <NVIC_ClearPendingIRQ>

        /* Enable modem status interrupt. */
        this_uart->hw_reg_bit->IER_EDSSI = 1U;
    2648:	687b      	ldr	r3, [r7, #4]
    264a:	685b      	ldr	r3, [r3, #4]
    264c:	f04f 0201 	mov.w	r2, #1
    2650:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2654:	687b      	ldr	r3, [r7, #4]
    2656:	891b      	ldrh	r3, [r3, #8]
    2658:	b21b      	sxth	r3, r3
    265a:	4618      	mov	r0, r3
    265c:	f7ff f9a8 	bl	19b0 <NVIC_EnableIRQ>
    }
}
    2660:	f107 0708 	add.w	r7, r7, #8
    2664:	46bd      	mov	sp, r7
    2666:	bd80      	pop	{r7, pc}

00002668 <MSS_UART_fill_tx_fifo>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    2668:	b480      	push	{r7}
    266a:	b089      	sub	sp, #36	; 0x24
    266c:	af00      	add	r7, sp, #0
    266e:	60f8      	str	r0, [r7, #12]
    2670:	60b9      	str	r1, [r7, #8]
    2672:	607a      	str	r2, [r7, #4]
    uint8_t status = 0U;
    2674:	f04f 0300 	mov.w	r3, #0
    2678:	75fb      	strb	r3, [r7, #23]
    size_t size_sent = 0U;
    267a:	f04f 0300 	mov.w	r3, #0
    267e:	61bb      	str	r3, [r7, #24]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2680:	68fa      	ldr	r2, [r7, #12]
    2682:	f64a 136c 	movw	r3, #43372	; 0xa96c
    2686:	f2c2 0300 	movt	r3, #8192	; 0x2000
    268a:	429a      	cmp	r2, r3
    268c:	d007      	beq.n	269e <MSS_UART_fill_tx_fifo+0x36>
    268e:	68fa      	ldr	r2, [r7, #12]
    2690:	f64a 1344 	movw	r3, #43332	; 0xa944
    2694:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2698:	429a      	cmp	r2, r3
    269a:	d000      	beq.n	269e <MSS_UART_fill_tx_fifo+0x36>
    269c:	be00      	bkpt	0x0000
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    269e:	68bb      	ldr	r3, [r7, #8]
    26a0:	2b00      	cmp	r3, #0
    26a2:	d100      	bne.n	26a6 <MSS_UART_fill_tx_fifo+0x3e>
    26a4:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0 );
    26a6:	687b      	ldr	r3, [r7, #4]
    26a8:	2b00      	cmp	r3, #0
    26aa:	d100      	bne.n	26ae <MSS_UART_fill_tx_fifo+0x46>
    26ac:	be00      	bkpt	0x0000

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
    26ae:	68fa      	ldr	r2, [r7, #12]
    26b0:	f64a 136c 	movw	r3, #43372	; 0xa96c
    26b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26b8:	429a      	cmp	r2, r3
    26ba:	d006      	beq.n	26ca <MSS_UART_fill_tx_fifo+0x62>
    26bc:	68fa      	ldr	r2, [r7, #12]
    26be:	f64a 1344 	movw	r3, #43332	; 0xa944
    26c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26c6:	429a      	cmp	r2, r3
    26c8:	d131      	bne.n	272e <MSS_UART_fill_tx_fifo+0xc6>
    26ca:	68bb      	ldr	r3, [r7, #8]
    26cc:	2b00      	cmp	r3, #0
    26ce:	d02e      	beq.n	272e <MSS_UART_fill_tx_fifo+0xc6>
    26d0:	687b      	ldr	r3, [r7, #4]
    26d2:	2b00      	cmp	r3, #0
    26d4:	d02b      	beq.n	272e <MSS_UART_fill_tx_fifo+0xc6>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    {
        status = this_uart->hw_reg->LSR;
    26d6:	68fb      	ldr	r3, [r7, #12]
    26d8:	681b      	ldr	r3, [r3, #0]
    26da:	7d1b      	ldrb	r3, [r3, #20]
    26dc:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
    26de:	68fb      	ldr	r3, [r7, #12]
    26e0:	7a9a      	ldrb	r2, [r3, #10]
    26e2:	7dfb      	ldrb	r3, [r7, #23]
    26e4:	ea42 0303 	orr.w	r3, r2, r3
    26e8:	b2da      	uxtb	r2, r3
    26ea:	68fb      	ldr	r3, [r7, #12]
    26ec:	729a      	strb	r2, [r3, #10]

        if( status & MSS_UART_THRE )
    26ee:	7dfb      	ldrb	r3, [r7, #23]
    26f0:	f003 0320 	and.w	r3, r3, #32
    26f4:	2b00      	cmp	r3, #0
    26f6:	d01a      	beq.n	272e <MSS_UART_fill_tx_fifo+0xc6>
        {
            uint32_t fill_size = TX_FIFO_SIZE;
    26f8:	f04f 0310 	mov.w	r3, #16
    26fc:	61fb      	str	r3, [r7, #28]

            if ( tx_size < TX_FIFO_SIZE )
    26fe:	687b      	ldr	r3, [r7, #4]
    2700:	2b0f      	cmp	r3, #15
    2702:	d801      	bhi.n	2708 <MSS_UART_fill_tx_fifo+0xa0>
            {
                fill_size = tx_size;
    2704:	687b      	ldr	r3, [r7, #4]
    2706:	61fb      	str	r3, [r7, #28]
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    2708:	f04f 0300 	mov.w	r3, #0
    270c:	61bb      	str	r3, [r7, #24]
    270e:	e00a      	b.n	2726 <MSS_UART_fill_tx_fifo+0xbe>
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
    2710:	68fb      	ldr	r3, [r7, #12]
    2712:	681b      	ldr	r3, [r3, #0]
    2714:	68b9      	ldr	r1, [r7, #8]
    2716:	69ba      	ldr	r2, [r7, #24]
    2718:	440a      	add	r2, r1
    271a:	7812      	ldrb	r2, [r2, #0]
    271c:	701a      	strb	r2, [r3, #0]
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    271e:	69bb      	ldr	r3, [r7, #24]
    2720:	f103 0301 	add.w	r3, r3, #1
    2724:	61bb      	str	r3, [r7, #24]
    2726:	69ba      	ldr	r2, [r7, #24]
    2728:	69fb      	ldr	r3, [r7, #28]
    272a:	429a      	cmp	r2, r3
    272c:	d3f0      	bcc.n	2710 <MSS_UART_fill_tx_fifo+0xa8>
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
    272e:	69bb      	ldr	r3, [r7, #24]
}
    2730:	4618      	mov	r0, r3
    2732:	f107 0724 	add.w	r7, r7, #36	; 0x24
    2736:	46bd      	mov	sp, r7
    2738:	bc80      	pop	{r7}
    273a:	4770      	bx	lr

0000273c <MSS_UART_get_rx_status>:
uint8_t
MSS_UART_get_rx_status
(
    mss_uart_instance_t * this_uart
)
{
    273c:	b480      	push	{r7}
    273e:	b085      	sub	sp, #20
    2740:	af00      	add	r7, sp, #0
    2742:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_INVALID_PARAM;
    2744:	f04f 33ff 	mov.w	r3, #4294967295
    2748:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    274a:	687a      	ldr	r2, [r7, #4]
    274c:	f64a 136c 	movw	r3, #43372	; 0xa96c
    2750:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2754:	429a      	cmp	r2, r3
    2756:	d007      	beq.n	2768 <MSS_UART_get_rx_status+0x2c>
    2758:	687a      	ldr	r2, [r7, #4]
    275a:	f64a 1344 	movw	r3, #43332	; 0xa944
    275e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2762:	429a      	cmp	r2, r3
    2764:	d000      	beq.n	2768 <MSS_UART_get_rx_status+0x2c>
    2766:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2768:	687a      	ldr	r2, [r7, #4]
    276a:	f64a 136c 	movw	r3, #43372	; 0xa96c
    276e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2772:	429a      	cmp	r2, r3
    2774:	d006      	beq.n	2784 <MSS_UART_get_rx_status+0x48>
    2776:	687a      	ldr	r2, [r7, #4]
    2778:	f64a 1344 	movw	r3, #43332	; 0xa944
    277c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2780:	429a      	cmp	r2, r3
    2782:	d113      	bne.n	27ac <MSS_UART_get_rx_status+0x70>
         * Bit 2 - Parity error status
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
    2784:	687b      	ldr	r3, [r7, #4]
    2786:	7a9a      	ldrb	r2, [r3, #10]
    2788:	687b      	ldr	r3, [r7, #4]
    278a:	681b      	ldr	r3, [r3, #0]
    278c:	7d1b      	ldrb	r3, [r3, #20]
    278e:	b2db      	uxtb	r3, r3
    2790:	ea42 0303 	orr.w	r3, r2, r3
    2794:	b2da      	uxtb	r2, r3
    2796:	687b      	ldr	r3, [r7, #4]
    2798:	729a      	strb	r2, [r3, #10]
        status = (this_uart->status & STATUS_ERROR_MASK );
    279a:	687b      	ldr	r3, [r7, #4]
    279c:	7a9b      	ldrb	r3, [r3, #10]
    279e:	f023 0361 	bic.w	r3, r3, #97	; 0x61
    27a2:	73fb      	strb	r3, [r7, #15]
        /* Clear the sticky status after reading */
        this_uart->status = 0U;
    27a4:	687b      	ldr	r3, [r7, #4]
    27a6:	f04f 0200 	mov.w	r2, #0
    27aa:	729a      	strb	r2, [r3, #10]
    }
    return status;
    27ac:	7bfb      	ldrb	r3, [r7, #15]
}
    27ae:	4618      	mov	r0, r3
    27b0:	f107 0714 	add.w	r7, r7, #20
    27b4:	46bd      	mov	sp, r7
    27b6:	bc80      	pop	{r7}
    27b8:	4770      	bx	lr
    27ba:	bf00      	nop

000027bc <MSS_UART_get_modem_status>:
uint8_t
MSS_UART_get_modem_status
(
    mss_uart_instance_t * this_uart
)
{
    27bc:	b480      	push	{r7}
    27be:	b085      	sub	sp, #20
    27c0:	af00      	add	r7, sp, #0
    27c2:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_INVALID_PARAM;
    27c4:	f04f 33ff 	mov.w	r3, #4294967295
    27c8:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    27ca:	687a      	ldr	r2, [r7, #4]
    27cc:	f64a 136c 	movw	r3, #43372	; 0xa96c
    27d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27d4:	429a      	cmp	r2, r3
    27d6:	d007      	beq.n	27e8 <MSS_UART_get_modem_status+0x2c>
    27d8:	687a      	ldr	r2, [r7, #4]
    27da:	f64a 1344 	movw	r3, #43332	; 0xa944
    27de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27e2:	429a      	cmp	r2, r3
    27e4:	d000      	beq.n	27e8 <MSS_UART_get_modem_status+0x2c>
    27e6:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    27e8:	687a      	ldr	r2, [r7, #4]
    27ea:	f64a 136c 	movw	r3, #43372	; 0xa96c
    27ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27f2:	429a      	cmp	r2, r3
    27f4:	d006      	beq.n	2804 <MSS_UART_get_modem_status+0x48>
    27f6:	687a      	ldr	r2, [r7, #4]
    27f8:	f64a 1344 	movw	r3, #43332	; 0xa944
    27fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2800:	429a      	cmp	r2, r3
    2802:	d103      	bne.n	280c <MSS_UART_get_modem_status+0x50>
         * Bit 4 - Clear To Send
         * Bit 5 - Data Set Ready
         * Bit 6 - Ring Indicator
         * Bit 7 - Data Carrier Detect
         */
        status = this_uart->hw_reg->MSR;
    2804:	687b      	ldr	r3, [r7, #4]
    2806:	681b      	ldr	r3, [r3, #0]
    2808:	7e1b      	ldrb	r3, [r3, #24]
    280a:	73fb      	strb	r3, [r7, #15]
    }
    return status;
    280c:	7bfb      	ldrb	r3, [r7, #15]
}
    280e:	4618      	mov	r0, r3
    2810:	f107 0714 	add.w	r7, r7, #20
    2814:	46bd      	mov	sp, r7
    2816:	bc80      	pop	{r7}
    2818:	4770      	bx	lr
    281a:	bf00      	nop

0000281c <MSS_UART_get_tx_status>:
uint8_t
MSS_UART_get_tx_status
(
    mss_uart_instance_t * this_uart
)
{
    281c:	b480      	push	{r7}
    281e:	b085      	sub	sp, #20
    2820:	af00      	add	r7, sp, #0
    2822:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_TX_BUSY;
    2824:	f04f 0300 	mov.w	r3, #0
    2828:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    282a:	687a      	ldr	r2, [r7, #4]
    282c:	f64a 136c 	movw	r3, #43372	; 0xa96c
    2830:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2834:	429a      	cmp	r2, r3
    2836:	d007      	beq.n	2848 <MSS_UART_get_tx_status+0x2c>
    2838:	687a      	ldr	r2, [r7, #4]
    283a:	f64a 1344 	movw	r3, #43332	; 0xa944
    283e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2842:	429a      	cmp	r2, r3
    2844:	d000      	beq.n	2848 <MSS_UART_get_tx_status+0x2c>
    2846:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2848:	687a      	ldr	r2, [r7, #4]
    284a:	f64a 136c 	movw	r3, #43372	; 0xa96c
    284e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2852:	429a      	cmp	r2, r3
    2854:	d006      	beq.n	2864 <MSS_UART_get_tx_status+0x48>
    2856:	687a      	ldr	r2, [r7, #4]
    2858:	f64a 1344 	movw	r3, #43332	; 0xa944
    285c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2860:	429a      	cmp	r2, r3
    2862:	d10f      	bne.n	2884 <MSS_UART_get_tx_status+0x68>
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    2864:	687b      	ldr	r3, [r7, #4]
    2866:	681b      	ldr	r3, [r3, #0]
    2868:	7d1b      	ldrb	r3, [r3, #20]
    286a:	73fb      	strb	r3, [r7, #15]
        this_uart->status |= status;
    286c:	687b      	ldr	r3, [r7, #4]
    286e:	7a9a      	ldrb	r2, [r3, #10]
    2870:	7bfb      	ldrb	r3, [r7, #15]
    2872:	ea42 0303 	orr.w	r3, r2, r3
    2876:	b2da      	uxtb	r2, r3
    2878:	687b      	ldr	r3, [r7, #4]
    287a:	729a      	strb	r2, [r3, #10]
        /*
         * Extract the transmit status bits from the UART's Line Status Register.
         * Bit 5 - Transmitter Holding Register/FIFO Empty (THRE) status. (If = 1, TX FIFO is empty)
         * Bit 6 - Transmitter Empty (TEMT) status. (If = 1, both TX FIFO and shift register are empty)
         */
        status &= ( MSS_UART_THRE | MSS_UART_TEMT );
    287c:	7bfb      	ldrb	r3, [r7, #15]
    287e:	f003 0360 	and.w	r3, r3, #96	; 0x60
    2882:	73fb      	strb	r3, [r7, #15]
    }
    return status;
    2884:	7bfb      	ldrb	r3, [r7, #15]
}
    2886:	4618      	mov	r0, r3
    2888:	f107 0714 	add.w	r7, r7, #20
    288c:	46bd      	mov	sp, r7
    288e:	bc80      	pop	{r7}
    2890:	4770      	bx	lr
    2892:	bf00      	nop

00002894 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    2894:	b480      	push	{r7}
    2896:	b083      	sub	sp, #12
    2898:	af00      	add	r7, sp, #0
    289a:	4603      	mov	r3, r0
    289c:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    289e:	f24e 1300 	movw	r3, #57600	; 0xe100
    28a2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    28a6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    28aa:	ea4f 1252 	mov.w	r2, r2, lsr #5
    28ae:	88f9      	ldrh	r1, [r7, #6]
    28b0:	f001 011f 	and.w	r1, r1, #31
    28b4:	f04f 0001 	mov.w	r0, #1
    28b8:	fa00 f101 	lsl.w	r1, r0, r1
    28bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    28c0:	f107 070c 	add.w	r7, r7, #12
    28c4:	46bd      	mov	sp, r7
    28c6:	bc80      	pop	{r7}
    28c8:	4770      	bx	lr
    28ca:	bf00      	nop

000028cc <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    28cc:	b480      	push	{r7}
    28ce:	b083      	sub	sp, #12
    28d0:	af00      	add	r7, sp, #0
    28d2:	4603      	mov	r3, r0
    28d4:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    28d6:	f24e 1300 	movw	r3, #57600	; 0xe100
    28da:	f2ce 0300 	movt	r3, #57344	; 0xe000
    28de:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    28e2:	ea4f 1252 	mov.w	r2, r2, lsr #5
    28e6:	88f9      	ldrh	r1, [r7, #6]
    28e8:	f001 011f 	and.w	r1, r1, #31
    28ec:	f04f 0001 	mov.w	r0, #1
    28f0:	fa00 f101 	lsl.w	r1, r0, r1
    28f4:	f102 0220 	add.w	r2, r2, #32
    28f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    28fc:	f107 070c 	add.w	r7, r7, #12
    2900:	46bd      	mov	sp, r7
    2902:	bc80      	pop	{r7}
    2904:	4770      	bx	lr
    2906:	bf00      	nop

00002908 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    2908:	b480      	push	{r7}
    290a:	b083      	sub	sp, #12
    290c:	af00      	add	r7, sp, #0
    290e:	4603      	mov	r3, r0
    2910:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2912:	f24e 1300 	movw	r3, #57600	; 0xe100
    2916:	f2ce 0300 	movt	r3, #57344	; 0xe000
    291a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    291e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2922:	88f9      	ldrh	r1, [r7, #6]
    2924:	f001 011f 	and.w	r1, r1, #31
    2928:	f04f 0001 	mov.w	r0, #1
    292c:	fa00 f101 	lsl.w	r1, r0, r1
    2930:	f102 0260 	add.w	r2, r2, #96	; 0x60
    2934:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2938:	f107 070c 	add.w	r7, r7, #12
    293c:	46bd      	mov	sp, r7
    293e:	bc80      	pop	{r7}
    2940:	4770      	bx	lr
    2942:	bf00      	nop

00002944 <MSS_I2C_init>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t ser_address,
    mss_i2c_clock_divider_t ser_clock_speed
)
{
    2944:	b580      	push	{r7, lr}
    2946:	b084      	sub	sp, #16
    2948:	af00      	add	r7, sp, #0
    294a:	6078      	str	r0, [r7, #4]
    294c:	4613      	mov	r3, r2
    294e:	460a      	mov	r2, r1
    2950:	70fa      	strb	r2, [r7, #3]
    2952:	70bb      	strb	r3, [r7, #2]
    uint32_t primask;
    uint_fast16_t clock_speed = (uint_fast16_t)ser_clock_speed;
    2954:	78bb      	ldrb	r3, [r7, #2]
    2956:	60fb      	str	r3, [r7, #12]
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    2958:	687a      	ldr	r2, [r7, #4]
    295a:	f64a 1394 	movw	r3, #43412	; 0xa994
    295e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2962:	429a      	cmp	r2, r3
    2964:	d007      	beq.n	2976 <MSS_I2C_init+0x32>
    2966:	687a      	ldr	r2, [r7, #4]
    2968:	f64a 2308 	movw	r3, #43528	; 0xaa08
    296c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2970:	429a      	cmp	r2, r3
    2972:	d000      	beq.n	2976 <MSS_I2C_init+0x32>
    2974:	be00      	bkpt	0x0000
     * Initialize all items of the this_i2c data structure to zero. This
     * initializes all state variables to their init value. It relies on
     * the fact that NO_TRANSACTION, I2C_SUCCESS and I2C_RELEASE_BUS all
     * have an actual value of zero.
     */
    primask = disable_interrupts();
    2976:	f001 f98f 	bl	3c98 <disable_interrupts>
    297a:	4603      	mov	r3, r0
    297c:	60bb      	str	r3, [r7, #8]
    memset(this_i2c, 0, sizeof(mss_i2c_instance_t));
    297e:	6878      	ldr	r0, [r7, #4]
    2980:	f04f 0100 	mov.w	r1, #0
    2984:	f04f 0274 	mov.w	r2, #116	; 0x74
    2988:	f012 f94e 	bl	14c28 <memset>
    
    if ( this_i2c == &g_mss_i2c0 )
    298c:	687a      	ldr	r2, [r7, #4]
    298e:	f64a 1394 	movw	r3, #43412	; 0xa994
    2992:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2996:	429a      	cmp	r2, r3
    2998:	d12c      	bne.n	29f4 <MSS_I2C_init+0xb0>
    {
        this_i2c->irqn = I2C0_IRQn;
    299a:	687b      	ldr	r3, [r7, #4]
    299c:	f04f 020e 	mov.w	r2, #14
    29a0:	825a      	strh	r2, [r3, #18]
        this_i2c->hw_reg = I2C0;
    29a2:	687a      	ldr	r2, [r7, #4]
    29a4:	f242 0300 	movw	r3, #8192	; 0x2000
    29a8:	f2c4 0300 	movt	r3, #16384	; 0x4000
    29ac:	6153      	str	r3, [r2, #20]
        this_i2c->hw_reg_bit = I2C0_BITBAND;
    29ae:	687a      	ldr	r2, [r7, #4]
    29b0:	f240 0300 	movw	r3, #0
    29b4:	f2c4 2304 	movt	r3, #16900	; 0x4204
    29b8:	6193      	str	r3, [r2, #24]
        
        /* reset I2C0 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C0_SOFTRESET_MASK;
    29ba:	f242 0300 	movw	r3, #8192	; 0x2000
    29be:	f2ce 0304 	movt	r3, #57348	; 0xe004
    29c2:	f242 0200 	movw	r2, #8192	; 0x2000
    29c6:	f2ce 0204 	movt	r2, #57348	; 0xe004
    29ca:	6b12      	ldr	r2, [r2, #48]	; 0x30
    29cc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
    29d0:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended I2C0 interrupt */
        NVIC_ClearPendingIRQ( I2C0_IRQn );
    29d2:	f04f 000e 	mov.w	r0, #14
    29d6:	f7ff ff97 	bl	2908 <NVIC_ClearPendingIRQ>
        /* Take I2C0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C0_SOFTRESET_MASK;
    29da:	f242 0300 	movw	r3, #8192	; 0x2000
    29de:	f2ce 0304 	movt	r3, #57348	; 0xe004
    29e2:	f242 0200 	movw	r2, #8192	; 0x2000
    29e6:	f2ce 0204 	movt	r2, #57348	; 0xe004
    29ea:	6b12      	ldr	r2, [r2, #48]	; 0x30
    29ec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
    29f0:	631a      	str	r2, [r3, #48]	; 0x30
    29f2:	e02b      	b.n	2a4c <MSS_I2C_init+0x108>
    }
    else
    {
        this_i2c->irqn = I2C1_IRQn;
    29f4:	687b      	ldr	r3, [r7, #4]
    29f6:	f04f 0211 	mov.w	r2, #17
    29fa:	825a      	strh	r2, [r3, #18]
        this_i2c->hw_reg = I2C1;
    29fc:	687a      	ldr	r2, [r7, #4]
    29fe:	f242 0300 	movw	r3, #8192	; 0x2000
    2a02:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2a06:	6153      	str	r3, [r2, #20]
        this_i2c->hw_reg_bit = I2C1_BITBAND;
    2a08:	687a      	ldr	r2, [r7, #4]
    2a0a:	f240 0300 	movw	r3, #0
    2a0e:	f2c4 2324 	movt	r3, #16932	; 0x4224
    2a12:	6193      	str	r3, [r2, #24]
        
        /* reset I2C1 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C1_SOFTRESET_MASK;
    2a14:	f242 0300 	movw	r3, #8192	; 0x2000
    2a18:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2a1c:	f242 0200 	movw	r2, #8192	; 0x2000
    2a20:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2a24:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2a26:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    2a2a:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended I2C1 interrupt */
        NVIC_ClearPendingIRQ( I2C1_IRQn );
    2a2c:	f04f 0011 	mov.w	r0, #17
    2a30:	f7ff ff6a 	bl	2908 <NVIC_ClearPendingIRQ>
        /* Take I2C1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C1_SOFTRESET_MASK;
    2a34:	f242 0300 	movw	r3, #8192	; 0x2000
    2a38:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2a3c:	f242 0200 	movw	r2, #8192	; 0x2000
    2a40:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2a44:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2a46:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
    2a4a:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Use same base address for SMBus bitband access */
    this_i2c->hw_smb_reg_bit = (I2C_SMBus_BitBand_TypeDef *)this_i2c->hw_reg_bit;
    2a4c:	687b      	ldr	r3, [r7, #4]
    2a4e:	699b      	ldr	r3, [r3, #24]
    2a50:	461a      	mov	r2, r3
    2a52:	687b      	ldr	r3, [r7, #4]
    2a54:	61da      	str	r2, [r3, #28]

    /* Update Serial address of the device */
    this_i2c->ser_address = (uint_fast8_t)ser_address << 1u;
    2a56:	78fb      	ldrb	r3, [r7, #3]
    2a58:	ea4f 0243 	mov.w	r2, r3, lsl #1
    2a5c:	687b      	ldr	r3, [r7, #4]
    2a5e:	601a      	str	r2, [r3, #0]

    this_i2c->hw_reg_bit->CTRL_CR2 = (uint32_t)((clock_speed >> 2u) & 0x01u);
    2a60:	687b      	ldr	r3, [r7, #4]
    2a62:	699b      	ldr	r3, [r3, #24]
    2a64:	68fa      	ldr	r2, [r7, #12]
    2a66:	ea4f 0292 	mov.w	r2, r2, lsr #2
    2a6a:	f002 0201 	and.w	r2, r2, #1
    2a6e:	61da      	str	r2, [r3, #28]
    this_i2c->hw_reg_bit->CTRL_CR1 = (uint32_t)((clock_speed >> 1u) & 0x01u);
    2a70:	687b      	ldr	r3, [r7, #4]
    2a72:	699b      	ldr	r3, [r3, #24]
    2a74:	68fa      	ldr	r2, [r7, #12]
    2a76:	ea4f 0252 	mov.w	r2, r2, lsr #1
    2a7a:	f002 0201 	and.w	r2, r2, #1
    2a7e:	605a      	str	r2, [r3, #4]
    this_i2c->hw_reg_bit->CTRL_CR0 = (uint32_t)(clock_speed & 0x01u);
    2a80:	687b      	ldr	r3, [r7, #4]
    2a82:	699b      	ldr	r3, [r3, #24]
    2a84:	68fa      	ldr	r2, [r7, #12]
    2a86:	f002 0201 	and.w	r2, r2, #1
    2a8a:	601a      	str	r2, [r3, #0]
    this_i2c->hw_reg->ADDR = (uint8_t)this_i2c->ser_address;
    2a8c:	687b      	ldr	r3, [r7, #4]
    2a8e:	695b      	ldr	r3, [r3, #20]
    2a90:	687a      	ldr	r2, [r7, #4]
    2a92:	6812      	ldr	r2, [r2, #0]
    2a94:	b2d2      	uxtb	r2, r2
    2a96:	731a      	strb	r2, [r3, #12]
    this_i2c->hw_reg_bit->CTRL_ENS1 = 0x01u; /* set enable bit */
    2a98:	687b      	ldr	r3, [r7, #4]
    2a9a:	699b      	ldr	r3, [r3, #24]
    2a9c:	f04f 0201 	mov.w	r2, #1
    2aa0:	619a      	str	r2, [r3, #24]
    restore_interrupts( primask );
    2aa2:	68b8      	ldr	r0, [r7, #8]
    2aa4:	f001 f90a 	bl	3cbc <restore_interrupts>
}
    2aa8:	f107 0710 	add.w	r7, r7, #16
    2aac:	46bd      	mov	sp, r7
    2aae:	bd80      	pop	{r7, pc}

00002ab0 <MSS_I2C_write>:
    uint8_t serial_addr,
    const uint8_t * write_buffer,
    uint16_t write_size,
    uint8_t options
)
{
    2ab0:	b580      	push	{r7, lr}
    2ab2:	b086      	sub	sp, #24
    2ab4:	af00      	add	r7, sp, #0
    2ab6:	60f8      	str	r0, [r7, #12]
    2ab8:	607a      	str	r2, [r7, #4]
    2aba:	460a      	mov	r2, r1
    2abc:	72fa      	strb	r2, [r7, #11]
    2abe:	807b      	strh	r3, [r7, #2]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
    2ac0:	68fa      	ldr	r2, [r7, #12]
    2ac2:	f64a 1394 	movw	r3, #43412	; 0xa994
    2ac6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2aca:	429a      	cmp	r2, r3
    2acc:	d007      	beq.n	2ade <MSS_I2C_write+0x2e>
    2ace:	68fa      	ldr	r2, [r7, #12]
    2ad0:	f64a 2308 	movw	r3, #43528	; 0xaa08
    2ad4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ad8:	429a      	cmp	r2, r3
    2ada:	d000      	beq.n	2ade <MSS_I2C_write+0x2e>
    2adc:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    2ade:	f001 f8db 	bl	3c98 <disable_interrupts>
    2ae2:	4603      	mov	r3, r0
    2ae4:	617b      	str	r3, [r7, #20]

    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
    2ae6:	68fb      	ldr	r3, [r7, #12]
    2ae8:	7a1b      	ldrb	r3, [r3, #8]
    2aea:	2b00      	cmp	r3, #0
    2aec:	d103      	bne.n	2af6 <MSS_I2C_write+0x46>
    {
      this_i2c->transaction = MASTER_WRITE_TRANSACTION;
    2aee:	68fb      	ldr	r3, [r7, #12]
    2af0:	f04f 0201 	mov.w	r2, #1
    2af4:	721a      	strb	r2, [r3, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_WRITE_TRANSACTION ;
    2af6:	68fb      	ldr	r3, [r7, #12]
    2af8:	f04f 0201 	mov.w	r2, #1
    2afc:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    2b00:	7afb      	ldrb	r3, [r7, #11]
    2b02:	ea4f 0243 	mov.w	r2, r3, lsl #1
    2b06:	68fb      	ldr	r3, [r7, #12]
    2b08:	605a      	str	r2, [r3, #4]

    this_i2c->dir = WRITE_DIR;
    2b0a:	68fb      	ldr	r3, [r7, #12]
    2b0c:	f04f 0200 	mov.w	r2, #0
    2b10:	62da      	str	r2, [r3, #44]	; 0x2c

    this_i2c->master_tx_buffer = write_buffer;
    2b12:	68fb      	ldr	r3, [r7, #12]
    2b14:	687a      	ldr	r2, [r7, #4]
    2b16:	621a      	str	r2, [r3, #32]
    this_i2c->master_tx_size = write_size;
    2b18:	887a      	ldrh	r2, [r7, #2]
    2b1a:	68fb      	ldr	r3, [r7, #12]
    2b1c:	625a      	str	r2, [r3, #36]	; 0x24
    this_i2c->master_tx_idx = 0u;
    2b1e:	68fb      	ldr	r3, [r7, #12]
    2b20:	f04f 0200 	mov.w	r2, #0
    2b24:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
    2b26:	68fb      	ldr	r3, [r7, #12]
    2b28:	f04f 0201 	mov.w	r2, #1
    2b2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    this_i2c->options = options;
    2b30:	68fb      	ldr	r3, [r7, #12]
    2b32:	f897 2020 	ldrb.w	r2, [r7, #32]
    2b36:	741a      	strb	r2, [r3, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    2b38:	68fb      	ldr	r3, [r7, #12]
    2b3a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    2b3e:	b2db      	uxtb	r3, r3
    2b40:	2b01      	cmp	r3, #1
    2b42:	d105      	bne.n	2b50 <MSS_I2C_write+0xa0>
    {
        this_i2c->is_transaction_pending = 1u;
    2b44:	68fb      	ldr	r3, [r7, #12]
    2b46:	f04f 0201 	mov.w	r2, #1
    2b4a:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    2b4e:	e004      	b.n	2b5a <MSS_I2C_write+0xaa>
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    2b50:	68fb      	ldr	r3, [r7, #12]
    2b52:	699b      	ldr	r3, [r3, #24]
    2b54:	f04f 0201 	mov.w	r2, #1
    2b58:	615a      	str	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
    2b5a:	68fb      	ldr	r3, [r7, #12]
    2b5c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
    2b60:	2b01      	cmp	r3, #1
    2b62:	d111      	bne.n	2b88 <MSS_I2C_write+0xd8>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
    2b64:	68fb      	ldr	r3, [r7, #12]
    2b66:	699b      	ldr	r3, [r3, #24]
    2b68:	f04f 0200 	mov.w	r2, #0
    2b6c:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
    2b6e:	68fb      	ldr	r3, [r7, #12]
    2b70:	695b      	ldr	r3, [r3, #20]
    2b72:	791b      	ldrb	r3, [r3, #4]
    2b74:	74fb      	strb	r3, [r7, #19]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
    2b76:	7cfb      	ldrb	r3, [r7, #19]
    2b78:	b2db      	uxtb	r3, r3
    2b7a:	74fb      	strb	r3, [r7, #19]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
    2b7c:	68fb      	ldr	r3, [r7, #12]
    2b7e:	8a5b      	ldrh	r3, [r3, #18]
    2b80:	b21b      	sxth	r3, r3
    2b82:	4618      	mov	r0, r3
    2b84:	f7ff fec0 	bl	2908 <NVIC_ClearPendingIRQ>
    }

    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
    2b88:	68fb      	ldr	r3, [r7, #12]
    2b8a:	8a5b      	ldrh	r3, [r3, #18]
    2b8c:	b21b      	sxth	r3, r3
    2b8e:	4618      	mov	r0, r3
    2b90:	f7ff fe80 	bl	2894 <NVIC_EnableIRQ>

    restore_interrupts( primask );
    2b94:	6978      	ldr	r0, [r7, #20]
    2b96:	f001 f891 	bl	3cbc <restore_interrupts>
}
    2b9a:	f107 0718 	add.w	r7, r7, #24
    2b9e:	46bd      	mov	sp, r7
    2ba0:	bd80      	pop	{r7, pc}
    2ba2:	bf00      	nop

00002ba4 <MSS_I2C_read>:
    uint8_t serial_addr,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
    2ba4:	b580      	push	{r7, lr}
    2ba6:	b086      	sub	sp, #24
    2ba8:	af00      	add	r7, sp, #0
    2baa:	60f8      	str	r0, [r7, #12]
    2bac:	607a      	str	r2, [r7, #4]
    2bae:	460a      	mov	r2, r1
    2bb0:	72fa      	strb	r2, [r7, #11]
    2bb2:	807b      	strh	r3, [r7, #2]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
    2bb4:	68fa      	ldr	r2, [r7, #12]
    2bb6:	f64a 1394 	movw	r3, #43412	; 0xa994
    2bba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2bbe:	429a      	cmp	r2, r3
    2bc0:	d007      	beq.n	2bd2 <MSS_I2C_read+0x2e>
    2bc2:	68fa      	ldr	r2, [r7, #12]
    2bc4:	f64a 2308 	movw	r3, #43528	; 0xaa08
    2bc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2bcc:	429a      	cmp	r2, r3
    2bce:	d000      	beq.n	2bd2 <MSS_I2C_read+0x2e>
    2bd0:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    2bd2:	f001 f861 	bl	3c98 <disable_interrupts>
    2bd6:	4603      	mov	r3, r0
    2bd8:	617b      	str	r3, [r7, #20]
    
    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
    2bda:	68fb      	ldr	r3, [r7, #12]
    2bdc:	7a1b      	ldrb	r3, [r3, #8]
    2bde:	2b00      	cmp	r3, #0
    2be0:	d103      	bne.n	2bea <MSS_I2C_read+0x46>
    {
      this_i2c->transaction = MASTER_READ_TRANSACTION;
    2be2:	68fb      	ldr	r3, [r7, #12]
    2be4:	f04f 0202 	mov.w	r2, #2
    2be8:	721a      	strb	r2, [r3, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_READ_TRANSACTION ;
    2bea:	68fb      	ldr	r3, [r7, #12]
    2bec:	f04f 0202 	mov.w	r2, #2
    2bf0:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    2bf4:	7afb      	ldrb	r3, [r7, #11]
    2bf6:	ea4f 0243 	mov.w	r2, r3, lsl #1
    2bfa:	68fb      	ldr	r3, [r7, #12]
    2bfc:	605a      	str	r2, [r3, #4]

    this_i2c->dir = READ_DIR;
    2bfe:	68fb      	ldr	r3, [r7, #12]
    2c00:	f04f 0201 	mov.w	r2, #1
    2c04:	62da      	str	r2, [r3, #44]	; 0x2c

    this_i2c->master_rx_buffer = read_buffer;
    2c06:	68fb      	ldr	r3, [r7, #12]
    2c08:	687a      	ldr	r2, [r7, #4]
    2c0a:	631a      	str	r2, [r3, #48]	; 0x30
    this_i2c->master_rx_size = read_size;
    2c0c:	887a      	ldrh	r2, [r7, #2]
    2c0e:	68fb      	ldr	r3, [r7, #12]
    2c10:	635a      	str	r2, [r3, #52]	; 0x34
    this_i2c->master_rx_idx = 0u;
    2c12:	68fb      	ldr	r3, [r7, #12]
    2c14:	f04f 0200 	mov.w	r2, #0
    2c18:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
    2c1a:	68fb      	ldr	r3, [r7, #12]
    2c1c:	f04f 0201 	mov.w	r2, #1
    2c20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    this_i2c->options = options;
    2c24:	68fb      	ldr	r3, [r7, #12]
    2c26:	f897 2020 	ldrb.w	r2, [r7, #32]
    2c2a:	741a      	strb	r2, [r3, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    2c2c:	68fb      	ldr	r3, [r7, #12]
    2c2e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    2c32:	b2db      	uxtb	r3, r3
    2c34:	2b01      	cmp	r3, #1
    2c36:	d105      	bne.n	2c44 <MSS_I2C_read+0xa0>
    {
        this_i2c->is_transaction_pending = 1u;
    2c38:	68fb      	ldr	r3, [r7, #12]
    2c3a:	f04f 0201 	mov.w	r2, #1
    2c3e:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    2c42:	e004      	b.n	2c4e <MSS_I2C_read+0xaa>
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    2c44:	68fb      	ldr	r3, [r7, #12]
    2c46:	699b      	ldr	r3, [r3, #24]
    2c48:	f04f 0201 	mov.w	r2, #1
    2c4c:	615a      	str	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
    2c4e:	68fb      	ldr	r3, [r7, #12]
    2c50:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
    2c54:	2b01      	cmp	r3, #1
    2c56:	d111      	bne.n	2c7c <MSS_I2C_read+0xd8>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
    2c58:	68fb      	ldr	r3, [r7, #12]
    2c5a:	699b      	ldr	r3, [r3, #24]
    2c5c:	f04f 0200 	mov.w	r2, #0
    2c60:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
    2c62:	68fb      	ldr	r3, [r7, #12]
    2c64:	695b      	ldr	r3, [r3, #20]
    2c66:	791b      	ldrb	r3, [r3, #4]
    2c68:	74fb      	strb	r3, [r7, #19]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
    2c6a:	7cfb      	ldrb	r3, [r7, #19]
    2c6c:	b2db      	uxtb	r3, r3
    2c6e:	74fb      	strb	r3, [r7, #19]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
    2c70:	68fb      	ldr	r3, [r7, #12]
    2c72:	8a5b      	ldrh	r3, [r3, #18]
    2c74:	b21b      	sxth	r3, r3
    2c76:	4618      	mov	r0, r3
    2c78:	f7ff fe46 	bl	2908 <NVIC_ClearPendingIRQ>
    }
    
    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
    2c7c:	68fb      	ldr	r3, [r7, #12]
    2c7e:	8a5b      	ldrh	r3, [r3, #18]
    2c80:	b21b      	sxth	r3, r3
    2c82:	4618      	mov	r0, r3
    2c84:	f7ff fe06 	bl	2894 <NVIC_EnableIRQ>
    restore_interrupts( primask );
    2c88:	6978      	ldr	r0, [r7, #20]
    2c8a:	f001 f817 	bl	3cbc <restore_interrupts>
}
    2c8e:	f107 0718 	add.w	r7, r7, #24
    2c92:	46bd      	mov	sp, r7
    2c94:	bd80      	pop	{r7, pc}
    2c96:	bf00      	nop

00002c98 <MSS_I2C_write_read>:
    uint16_t offset_size,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
    2c98:	b580      	push	{r7, lr}
    2c9a:	b086      	sub	sp, #24
    2c9c:	af00      	add	r7, sp, #0
    2c9e:	60f8      	str	r0, [r7, #12]
    2ca0:	607a      	str	r2, [r7, #4]
    2ca2:	460a      	mov	r2, r1
    2ca4:	72fa      	strb	r2, [r7, #11]
    2ca6:	807b      	strh	r3, [r7, #2]
    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
    2ca8:	68fa      	ldr	r2, [r7, #12]
    2caa:	f64a 1394 	movw	r3, #43412	; 0xa994
    2cae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2cb2:	429a      	cmp	r2, r3
    2cb4:	d007      	beq.n	2cc6 <MSS_I2C_write_read+0x2e>
    2cb6:	68fa      	ldr	r2, [r7, #12]
    2cb8:	f64a 2308 	movw	r3, #43528	; 0xaa08
    2cbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2cc0:	429a      	cmp	r2, r3
    2cc2:	d000      	beq.n	2cc6 <MSS_I2C_write_read+0x2e>
    2cc4:	be00      	bkpt	0x0000
    ASSERT(offset_size > 0u);
    2cc6:	887b      	ldrh	r3, [r7, #2]
    2cc8:	2b00      	cmp	r3, #0
    2cca:	d100      	bne.n	2cce <MSS_I2C_write_read+0x36>
    2ccc:	be00      	bkpt	0x0000
    ASSERT(addr_offset != (const uint8_t *)0);
    2cce:	687b      	ldr	r3, [r7, #4]
    2cd0:	2b00      	cmp	r3, #0
    2cd2:	d100      	bne.n	2cd6 <MSS_I2C_write_read+0x3e>
    2cd4:	be00      	bkpt	0x0000
    ASSERT(read_size > 0u);
    2cd6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
    2cd8:	2b00      	cmp	r3, #0
    2cda:	d100      	bne.n	2cde <MSS_I2C_write_read+0x46>
    2cdc:	be00      	bkpt	0x0000
    ASSERT(read_buffer != (uint8_t *)0);
    2cde:	6a3b      	ldr	r3, [r7, #32]
    2ce0:	2b00      	cmp	r3, #0
    2ce2:	d100      	bne.n	2ce6 <MSS_I2C_write_read+0x4e>
    2ce4:	be00      	bkpt	0x0000

    if((read_size > 0u) && (offset_size > 0u))
    2ce6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
    2ce8:	2b00      	cmp	r3, #0
    2cea:	d06a      	beq.n	2dc2 <MSS_I2C_write_read+0x12a>
    2cec:	887b      	ldrh	r3, [r7, #2]
    2cee:	2b00      	cmp	r3, #0
    2cf0:	d067      	beq.n	2dc2 <MSS_I2C_write_read+0x12a>
    {
        uint32_t primask;
        volatile uint8_t stat_ctrl;

        primask = disable_interrupts();
    2cf2:	f000 ffd1 	bl	3c98 <disable_interrupts>
    2cf6:	4603      	mov	r3, r0
    2cf8:	617b      	str	r3, [r7, #20]

        /* Update the transaction only when there is no transaction going on I2C */
        if( this_i2c->transaction == NO_TRANSACTION)
    2cfa:	68fb      	ldr	r3, [r7, #12]
    2cfc:	7a1b      	ldrb	r3, [r3, #8]
    2cfe:	2b00      	cmp	r3, #0
    2d00:	d103      	bne.n	2d0a <MSS_I2C_write_read+0x72>
        {
            this_i2c->transaction = MASTER_RANDOM_READ_TRANSACTION;
    2d02:	68fb      	ldr	r3, [r7, #12]
    2d04:	f04f 0203 	mov.w	r2, #3
    2d08:	721a      	strb	r2, [r3, #8]
        }

        /* Update the Pending transaction information so that transaction can restarted */
        this_i2c->pending_transaction = MASTER_RANDOM_READ_TRANSACTION ;
    2d0a:	68fb      	ldr	r3, [r7, #12]
    2d0c:	f04f 0203 	mov.w	r2, #3
    2d10:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

        /* Update target address */
        this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    2d14:	7afb      	ldrb	r3, [r7, #11]
    2d16:	ea4f 0243 	mov.w	r2, r3, lsl #1
    2d1a:	68fb      	ldr	r3, [r7, #12]
    2d1c:	605a      	str	r2, [r3, #4]

        this_i2c->dir = WRITE_DIR;
    2d1e:	68fb      	ldr	r3, [r7, #12]
    2d20:	f04f 0200 	mov.w	r2, #0
    2d24:	62da      	str	r2, [r3, #44]	; 0x2c
        this_i2c->master_tx_buffer = addr_offset;
    2d26:	68fb      	ldr	r3, [r7, #12]
    2d28:	687a      	ldr	r2, [r7, #4]
    2d2a:	621a      	str	r2, [r3, #32]
        this_i2c->master_tx_size = offset_size;
    2d2c:	887a      	ldrh	r2, [r7, #2]
    2d2e:	68fb      	ldr	r3, [r7, #12]
    2d30:	625a      	str	r2, [r3, #36]	; 0x24
        this_i2c->master_tx_idx = 0u;
    2d32:	68fb      	ldr	r3, [r7, #12]
    2d34:	f04f 0200 	mov.w	r2, #0
    2d38:	629a      	str	r2, [r3, #40]	; 0x28

        this_i2c->master_rx_buffer = read_buffer;
    2d3a:	68fb      	ldr	r3, [r7, #12]
    2d3c:	6a3a      	ldr	r2, [r7, #32]
    2d3e:	631a      	str	r2, [r3, #48]	; 0x30
        this_i2c->master_rx_size = read_size;
    2d40:	8cba      	ldrh	r2, [r7, #36]	; 0x24
    2d42:	68fb      	ldr	r3, [r7, #12]
    2d44:	635a      	str	r2, [r3, #52]	; 0x34
        this_i2c->master_rx_idx = 0u;
    2d46:	68fb      	ldr	r3, [r7, #12]
    2d48:	f04f 0200 	mov.w	r2, #0
    2d4c:	639a      	str	r2, [r3, #56]	; 0x38

        /* Set I2C status in progress */
        this_i2c->master_status = MSS_I2C_IN_PROGRESS;
    2d4e:	68fb      	ldr	r3, [r7, #12]
    2d50:	f04f 0201 	mov.w	r2, #1
    2d54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        this_i2c->options = options;
    2d58:	68fb      	ldr	r3, [r7, #12]
    2d5a:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
    2d5e:	741a      	strb	r2, [r3, #16]

        if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    2d60:	68fb      	ldr	r3, [r7, #12]
    2d62:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    2d66:	b2db      	uxtb	r3, r3
    2d68:	2b01      	cmp	r3, #1
    2d6a:	d105      	bne.n	2d78 <MSS_I2C_write_read+0xe0>
        {
            this_i2c->is_transaction_pending = 1u;
    2d6c:	68fb      	ldr	r3, [r7, #12]
    2d6e:	f04f 0201 	mov.w	r2, #1
    2d72:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    2d76:	e004      	b.n	2d82 <MSS_I2C_write_read+0xea>
        }
        else
        {
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    2d78:	68fb      	ldr	r3, [r7, #12]
    2d7a:	699b      	ldr	r3, [r3, #24]
    2d7c:	f04f 0201 	mov.w	r2, #1
    2d80:	615a      	str	r2, [r3, #20]
        /*
         * Clear interrupts if required (depends on repeated starts).
         * Since the Bus is on hold, only then prior status needs to
         * be cleared.
         */
        if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
    2d82:	68fb      	ldr	r3, [r7, #12]
    2d84:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
    2d88:	2b01      	cmp	r3, #1
    2d8a:	d111      	bne.n	2db0 <MSS_I2C_write_read+0x118>
        {
            this_i2c->hw_reg_bit->CTRL_SI = 0u;
    2d8c:	68fb      	ldr	r3, [r7, #12]
    2d8e:	699b      	ldr	r3, [r3, #24]
    2d90:	f04f 0200 	mov.w	r2, #0
    2d94:	60da      	str	r2, [r3, #12]
            stat_ctrl = this_i2c->hw_reg->STATUS;
    2d96:	68fb      	ldr	r3, [r7, #12]
    2d98:	695b      	ldr	r3, [r3, #20]
    2d9a:	791b      	ldrb	r3, [r3, #4]
    2d9c:	74fb      	strb	r3, [r7, #19]
            stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
    2d9e:	7cfb      	ldrb	r3, [r7, #19]
    2da0:	b2db      	uxtb	r3, r3
    2da2:	74fb      	strb	r3, [r7, #19]
            NVIC_ClearPendingIRQ( this_i2c->irqn );
    2da4:	68fb      	ldr	r3, [r7, #12]
    2da6:	8a5b      	ldrh	r3, [r3, #18]
    2da8:	b21b      	sxth	r3, r3
    2daa:	4618      	mov	r0, r3
    2dac:	f7ff fdac 	bl	2908 <NVIC_ClearPendingIRQ>
        }

        /* Enable the interrupt. ( Re-enable) */
        NVIC_EnableIRQ( this_i2c->irqn );
    2db0:	68fb      	ldr	r3, [r7, #12]
    2db2:	8a5b      	ldrh	r3, [r3, #18]
    2db4:	b21b      	sxth	r3, r3
    2db6:	4618      	mov	r0, r3
    2db8:	f7ff fd6c 	bl	2894 <NVIC_EnableIRQ>

        restore_interrupts( primask );
    2dbc:	6978      	ldr	r0, [r7, #20]
    2dbe:	f000 ff7d 	bl	3cbc <restore_interrupts>
    }
}
    2dc2:	f107 0718 	add.w	r7, r7, #24
    2dc6:	46bd      	mov	sp, r7
    2dc8:	bd80      	pop	{r7, pc}
    2dca:	bf00      	nop

00002dcc <MSS_I2C_get_status>:
 */
mss_i2c_status_t MSS_I2C_get_status
(
    mss_i2c_instance_t * this_i2c
)
{
    2dcc:	b480      	push	{r7}
    2dce:	b085      	sub	sp, #20
    2dd0:	af00      	add	r7, sp, #0
    2dd2:	6078      	str	r0, [r7, #4]
    mss_i2c_status_t i2c_status ;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    2dd4:	687a      	ldr	r2, [r7, #4]
    2dd6:	f64a 1394 	movw	r3, #43412	; 0xa994
    2dda:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2dde:	429a      	cmp	r2, r3
    2de0:	d007      	beq.n	2df2 <MSS_I2C_get_status+0x26>
    2de2:	687a      	ldr	r2, [r7, #4]
    2de4:	f64a 2308 	movw	r3, #43528	; 0xaa08
    2de8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2dec:	429a      	cmp	r2, r3
    2dee:	d000      	beq.n	2df2 <MSS_I2C_get_status+0x26>
    2df0:	be00      	bkpt	0x0000

    i2c_status = this_i2c->master_status ;
    2df2:	687b      	ldr	r3, [r7, #4]
    2df4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
    2df8:	73fb      	strb	r3, [r7, #15]
    return i2c_status;
    2dfa:	7bfb      	ldrb	r3, [r7, #15]
}
    2dfc:	4618      	mov	r0, r3
    2dfe:	f107 0714 	add.w	r7, r7, #20
    2e02:	46bd      	mov	sp, r7
    2e04:	bc80      	pop	{r7}
    2e06:	4770      	bx	lr

00002e08 <MSS_I2C_wait_complete>:
mss_i2c_status_t MSS_I2C_wait_complete
(
    mss_i2c_instance_t * this_i2c,
    uint32_t timeout_ms
)
{
    2e08:	b480      	push	{r7}
    2e0a:	b085      	sub	sp, #20
    2e0c:	af00      	add	r7, sp, #0
    2e0e:	6078      	str	r0, [r7, #4]
    2e10:	6039      	str	r1, [r7, #0]
	mss_i2c_status_t i2c_status;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    2e12:	687a      	ldr	r2, [r7, #4]
    2e14:	f64a 1394 	movw	r3, #43412	; 0xa994
    2e18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e1c:	429a      	cmp	r2, r3
    2e1e:	d007      	beq.n	2e30 <MSS_I2C_wait_complete+0x28>
    2e20:	687a      	ldr	r2, [r7, #4]
    2e22:	f64a 2308 	movw	r3, #43528	; 0xaa08
    2e26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e2a:	429a      	cmp	r2, r3
    2e2c:	d000      	beq.n	2e30 <MSS_I2C_wait_complete+0x28>
    2e2e:	be00      	bkpt	0x0000
    
    this_i2c->master_timeout_ms = timeout_ms;
    2e30:	687b      	ldr	r3, [r7, #4]
    2e32:	683a      	ldr	r2, [r7, #0]
    2e34:	641a      	str	r2, [r3, #64]	; 0x40

    /* Run the loop until state returns I2C_FAILED  or I2C_SUCESS*/
    do {
        i2c_status = this_i2c->master_status;
    2e36:	687b      	ldr	r3, [r7, #4]
    2e38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
    2e3c:	73fb      	strb	r3, [r7, #15]
    } while(MSS_I2C_IN_PROGRESS == i2c_status);
    2e3e:	7bfb      	ldrb	r3, [r7, #15]
    2e40:	2b01      	cmp	r3, #1
    2e42:	d0f8      	beq.n	2e36 <MSS_I2C_wait_complete+0x2e>

    return i2c_status;
    2e44:	7bfb      	ldrb	r3, [r7, #15]
}
    2e46:	4618      	mov	r0, r3
    2e48:	f107 0714 	add.w	r7, r7, #20
    2e4c:	46bd      	mov	sp, r7
    2e4e:	bc80      	pop	{r7}
    2e50:	4770      	bx	lr
    2e52:	bf00      	nop

00002e54 <MSS_I2C_system_tick>:
void MSS_I2C_system_tick
(
    mss_i2c_instance_t * this_i2c,
    uint32_t ms_since_last_tick
)
{
    2e54:	b480      	push	{r7}
    2e56:	b083      	sub	sp, #12
    2e58:	af00      	add	r7, sp, #0
    2e5a:	6078      	str	r0, [r7, #4]
    2e5c:	6039      	str	r1, [r7, #0]
    if(this_i2c->master_timeout_ms != MSS_I2C_NO_TIMEOUT)
    2e5e:	687b      	ldr	r3, [r7, #4]
    2e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    2e62:	2b00      	cmp	r3, #0
    2e64:	d01e      	beq.n	2ea4 <MSS_I2C_system_tick+0x50>
    {
        if(this_i2c->master_timeout_ms > ms_since_last_tick)
    2e66:	687b      	ldr	r3, [r7, #4]
    2e68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    2e6a:	683b      	ldr	r3, [r7, #0]
    2e6c:	429a      	cmp	r2, r3
    2e6e:	d907      	bls.n	2e80 <MSS_I2C_system_tick+0x2c>
        {
            this_i2c->master_timeout_ms -= ms_since_last_tick;
    2e70:	687b      	ldr	r3, [r7, #4]
    2e72:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    2e74:	683b      	ldr	r3, [r7, #0]
    2e76:	ebc3 0202 	rsb	r2, r3, r2
    2e7a:	687b      	ldr	r3, [r7, #4]
    2e7c:	641a      	str	r2, [r3, #64]	; 0x40
    2e7e:	e011      	b.n	2ea4 <MSS_I2C_system_tick+0x50>
        else
        {
            /*
             * Mark current transaction as having timed out.
             */
            this_i2c->master_status = MSS_I2C_TIMED_OUT;
    2e80:	687b      	ldr	r3, [r7, #4]
    2e82:	f04f 0203 	mov.w	r2, #3
    2e86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
    2e8a:	687b      	ldr	r3, [r7, #4]
    2e8c:	f04f 0200 	mov.w	r2, #0
    2e90:	721a      	strb	r2, [r3, #8]
            this_i2c->is_transaction_pending = 0;
    2e92:	687b      	ldr	r3, [r7, #4]
    2e94:	f04f 0200 	mov.w	r2, #0
    2e98:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            
            /*
             * Make sure we do not incorrectly signal a timeout for subsequent
             * transactions.
             */
            this_i2c->master_timeout_ms = MSS_I2C_NO_TIMEOUT;
    2e9c:	687b      	ldr	r3, [r7, #4]
    2e9e:	f04f 0200 	mov.w	r2, #0
    2ea2:	641a      	str	r2, [r3, #64]	; 0x40
        }
    }
}
    2ea4:	f107 070c 	add.w	r7, r7, #12
    2ea8:	46bd      	mov	sp, r7
    2eaa:	bc80      	pop	{r7}
    2eac:	4770      	bx	lr
    2eae:	bf00      	nop

00002eb0 <MSS_I2C_set_slave_tx_buffer>:
(
    mss_i2c_instance_t * this_i2c,
    const uint8_t * tx_buffer,
    uint16_t tx_size
)
{
    2eb0:	b580      	push	{r7, lr}
    2eb2:	b086      	sub	sp, #24
    2eb4:	af00      	add	r7, sp, #0
    2eb6:	60f8      	str	r0, [r7, #12]
    2eb8:	60b9      	str	r1, [r7, #8]
    2eba:	4613      	mov	r3, r2
    2ebc:	80fb      	strh	r3, [r7, #6]
    uint32_t primask;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    2ebe:	68fa      	ldr	r2, [r7, #12]
    2ec0:	f64a 1394 	movw	r3, #43412	; 0xa994
    2ec4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ec8:	429a      	cmp	r2, r3
    2eca:	d007      	beq.n	2edc <MSS_I2C_set_slave_tx_buffer+0x2c>
    2ecc:	68fa      	ldr	r2, [r7, #12]
    2ece:	f64a 2308 	movw	r3, #43528	; 0xaa08
    2ed2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ed6:	429a      	cmp	r2, r3
    2ed8:	d000      	beq.n	2edc <MSS_I2C_set_slave_tx_buffer+0x2c>
    2eda:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    2edc:	f000 fedc 	bl	3c98 <disable_interrupts>
    2ee0:	4603      	mov	r3, r0
    2ee2:	617b      	str	r3, [r7, #20]
    
    this_i2c->slave_tx_buffer = tx_buffer;
    2ee4:	68fb      	ldr	r3, [r7, #12]
    2ee6:	68ba      	ldr	r2, [r7, #8]
    2ee8:	645a      	str	r2, [r3, #68]	; 0x44
    this_i2c->slave_tx_size = tx_size;
    2eea:	88fa      	ldrh	r2, [r7, #6]
    2eec:	68fb      	ldr	r3, [r7, #12]
    2eee:	649a      	str	r2, [r3, #72]	; 0x48
    this_i2c->slave_tx_idx = 0u;
    2ef0:	68fb      	ldr	r3, [r7, #12]
    2ef2:	f04f 0200 	mov.w	r2, #0
    2ef6:	64da      	str	r2, [r3, #76]	; 0x4c
    
    restore_interrupts( primask );
    2ef8:	6978      	ldr	r0, [r7, #20]
    2efa:	f000 fedf 	bl	3cbc <restore_interrupts>
}
    2efe:	f107 0718 	add.w	r7, r7, #24
    2f02:	46bd      	mov	sp, r7
    2f04:	bd80      	pop	{r7, pc}
    2f06:	bf00      	nop

00002f08 <MSS_I2C_set_slave_rx_buffer>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t * rx_buffer,
    uint16_t rx_size
)
{
    2f08:	b580      	push	{r7, lr}
    2f0a:	b086      	sub	sp, #24
    2f0c:	af00      	add	r7, sp, #0
    2f0e:	60f8      	str	r0, [r7, #12]
    2f10:	60b9      	str	r1, [r7, #8]
    2f12:	4613      	mov	r3, r2
    2f14:	80fb      	strh	r3, [r7, #6]
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    2f16:	68fa      	ldr	r2, [r7, #12]
    2f18:	f64a 1394 	movw	r3, #43412	; 0xa994
    2f1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f20:	429a      	cmp	r2, r3
    2f22:	d007      	beq.n	2f34 <MSS_I2C_set_slave_rx_buffer+0x2c>
    2f24:	68fa      	ldr	r2, [r7, #12]
    2f26:	f64a 2308 	movw	r3, #43528	; 0xaa08
    2f2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f2e:	429a      	cmp	r2, r3
    2f30:	d000      	beq.n	2f34 <MSS_I2C_set_slave_rx_buffer+0x2c>
    2f32:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    2f34:	f000 feb0 	bl	3c98 <disable_interrupts>
    2f38:	4603      	mov	r3, r0
    2f3a:	617b      	str	r3, [r7, #20]
    
    this_i2c->slave_rx_buffer = rx_buffer;
    2f3c:	68fb      	ldr	r3, [r7, #12]
    2f3e:	68ba      	ldr	r2, [r7, #8]
    2f40:	651a      	str	r2, [r3, #80]	; 0x50
    this_i2c->slave_rx_size = rx_size;
    2f42:	88fa      	ldrh	r2, [r7, #6]
    2f44:	68fb      	ldr	r3, [r7, #12]
    2f46:	655a      	str	r2, [r3, #84]	; 0x54
    this_i2c->slave_rx_idx = 0u;
    2f48:	68fb      	ldr	r3, [r7, #12]
    2f4a:	f04f 0200 	mov.w	r2, #0
    2f4e:	659a      	str	r2, [r3, #88]	; 0x58

    restore_interrupts( primask );
    2f50:	6978      	ldr	r0, [r7, #20]
    2f52:	f000 feb3 	bl	3cbc <restore_interrupts>
}
    2f56:	f107 0718 	add.w	r7, r7, #24
    2f5a:	46bd      	mov	sp, r7
    2f5c:	bd80      	pop	{r7, pc}
    2f5e:	bf00      	nop

00002f60 <MSS_I2C_set_slave_mem_offset_length>:
void MSS_I2C_set_slave_mem_offset_length
(
    mss_i2c_instance_t * this_i2c,
    uint8_t offset_length
)
{
    2f60:	b480      	push	{r7}
    2f62:	b083      	sub	sp, #12
    2f64:	af00      	add	r7, sp, #0
    2f66:	6078      	str	r0, [r7, #4]
    2f68:	460b      	mov	r3, r1
    2f6a:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    2f6c:	687a      	ldr	r2, [r7, #4]
    2f6e:	f64a 1394 	movw	r3, #43412	; 0xa994
    2f72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f76:	429a      	cmp	r2, r3
    2f78:	d007      	beq.n	2f8a <MSS_I2C_set_slave_mem_offset_length+0x2a>
    2f7a:	687a      	ldr	r2, [r7, #4]
    2f7c:	f64a 2308 	movw	r3, #43528	; 0xaa08
    2f80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f84:	429a      	cmp	r2, r3
    2f86:	d000      	beq.n	2f8a <MSS_I2C_set_slave_mem_offset_length+0x2a>
    2f88:	be00      	bkpt	0x0000
    ASSERT(offset_length <= MAX_OFFSET_LENGTH);
    2f8a:	78fb      	ldrb	r3, [r7, #3]
    2f8c:	2b02      	cmp	r3, #2
    2f8e:	d900      	bls.n	2f92 <MSS_I2C_set_slave_mem_offset_length+0x32>
    2f90:	be00      	bkpt	0x0000
    
    if(offset_length > MAX_OFFSET_LENGTH)
    2f92:	78fb      	ldrb	r3, [r7, #3]
    2f94:	2b02      	cmp	r3, #2
    2f96:	d904      	bls.n	2fa2 <MSS_I2C_set_slave_mem_offset_length+0x42>
    {
        this_i2c->slave_mem_offset_length = MAX_OFFSET_LENGTH;
    2f98:	687b      	ldr	r3, [r7, #4]
    2f9a:	f04f 0202 	mov.w	r2, #2
    2f9e:	661a      	str	r2, [r3, #96]	; 0x60
    2fa0:	e002      	b.n	2fa8 <MSS_I2C_set_slave_mem_offset_length+0x48>
    }
    else
    {
        this_i2c->slave_mem_offset_length = offset_length;
    2fa2:	78fa      	ldrb	r2, [r7, #3]
    2fa4:	687b      	ldr	r3, [r7, #4]
    2fa6:	661a      	str	r2, [r3, #96]	; 0x60
    }
}
    2fa8:	f107 070c 	add.w	r7, r7, #12
    2fac:	46bd      	mov	sp, r7
    2fae:	bc80      	pop	{r7}
    2fb0:	4770      	bx	lr
    2fb2:	bf00      	nop

00002fb4 <MSS_I2C_register_write_handler>:
void MSS_I2C_register_write_handler
(
    mss_i2c_instance_t * this_i2c,
    mss_i2c_slave_wr_handler_t handler
)
{
    2fb4:	b480      	push	{r7}
    2fb6:	b083      	sub	sp, #12
    2fb8:	af00      	add	r7, sp, #0
    2fba:	6078      	str	r0, [r7, #4]
    2fbc:	6039      	str	r1, [r7, #0]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    2fbe:	687a      	ldr	r2, [r7, #4]
    2fc0:	f64a 1394 	movw	r3, #43412	; 0xa994
    2fc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2fc8:	429a      	cmp	r2, r3
    2fca:	d007      	beq.n	2fdc <MSS_I2C_register_write_handler+0x28>
    2fcc:	687a      	ldr	r2, [r7, #4]
    2fce:	f64a 2308 	movw	r3, #43528	; 0xaa08
    2fd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2fd6:	429a      	cmp	r2, r3
    2fd8:	d000      	beq.n	2fdc <MSS_I2C_register_write_handler+0x28>
    2fda:	be00      	bkpt	0x0000

    this_i2c->slave_write_handler = handler;
    2fdc:	687b      	ldr	r3, [r7, #4]
    2fde:	683a      	ldr	r2, [r7, #0]
    2fe0:	665a      	str	r2, [r3, #100]	; 0x64
}
    2fe2:	f107 070c 	add.w	r7, r7, #12
    2fe6:	46bd      	mov	sp, r7
    2fe8:	bc80      	pop	{r7}
    2fea:	4770      	bx	lr

00002fec <MSS_I2C_enable_slave>:
 */
void MSS_I2C_enable_slave
(
    mss_i2c_instance_t * this_i2c
)
{
    2fec:	b580      	push	{r7, lr}
    2fee:	b084      	sub	sp, #16
    2ff0:	af00      	add	r7, sp, #0
    2ff2:	6078      	str	r0, [r7, #4]
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    2ff4:	687a      	ldr	r2, [r7, #4]
    2ff6:	f64a 1394 	movw	r3, #43412	; 0xa994
    2ffa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ffe:	429a      	cmp	r2, r3
    3000:	d007      	beq.n	3012 <MSS_I2C_enable_slave+0x26>
    3002:	687a      	ldr	r2, [r7, #4]
    3004:	f64a 2308 	movw	r3, #43528	; 0xaa08
    3008:	f2c2 0300 	movt	r3, #8192	; 0x2000
    300c:	429a      	cmp	r2, r3
    300e:	d000      	beq.n	3012 <MSS_I2C_enable_slave+0x26>
    3010:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    3012:	f000 fe41 	bl	3c98 <disable_interrupts>
    3016:	4603      	mov	r3, r0
    3018:	60fb      	str	r3, [r7, #12]

    /* Set the assert acknowledge bit. */
    this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    301a:	687b      	ldr	r3, [r7, #4]
    301c:	699b      	ldr	r3, [r3, #24]
    301e:	f04f 0201 	mov.w	r2, #1
    3022:	609a      	str	r2, [r3, #8]
    
    /* Enable slave */
    this_i2c->is_slave_enabled = 1u;
    3024:	687b      	ldr	r3, [r7, #4]
    3026:	f04f 0201 	mov.w	r2, #1
    302a:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    restore_interrupts( primask );
    302e:	68f8      	ldr	r0, [r7, #12]
    3030:	f000 fe44 	bl	3cbc <restore_interrupts>

    /* Enable Interrupt */
    NVIC_EnableIRQ( this_i2c->irqn );
    3034:	687b      	ldr	r3, [r7, #4]
    3036:	8a5b      	ldrh	r3, [r3, #18]
    3038:	b21b      	sxth	r3, r3
    303a:	4618      	mov	r0, r3
    303c:	f7ff fc2a 	bl	2894 <NVIC_EnableIRQ>
}
    3040:	f107 0710 	add.w	r7, r7, #16
    3044:	46bd      	mov	sp, r7
    3046:	bd80      	pop	{r7, pc}

00003048 <MSS_I2C_disable_slave>:
 */
void MSS_I2C_disable_slave
(
    mss_i2c_instance_t * this_i2c
)
{
    3048:	b580      	push	{r7, lr}
    304a:	b084      	sub	sp, #16
    304c:	af00      	add	r7, sp, #0
    304e:	6078      	str	r0, [r7, #4]
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    3050:	687a      	ldr	r2, [r7, #4]
    3052:	f64a 1394 	movw	r3, #43412	; 0xa994
    3056:	f2c2 0300 	movt	r3, #8192	; 0x2000
    305a:	429a      	cmp	r2, r3
    305c:	d007      	beq.n	306e <MSS_I2C_disable_slave+0x26>
    305e:	687a      	ldr	r2, [r7, #4]
    3060:	f64a 2308 	movw	r3, #43528	; 0xaa08
    3064:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3068:	429a      	cmp	r2, r3
    306a:	d000      	beq.n	306e <MSS_I2C_disable_slave+0x26>
    306c:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    306e:	f000 fe13 	bl	3c98 <disable_interrupts>
    3072:	4603      	mov	r3, r0
    3074:	60fb      	str	r3, [r7, #12]

    /* Reset the assert acknowledge bit. */
    this_i2c->hw_reg_bit->CTRL_AA = 0x00u;
    3076:	687b      	ldr	r3, [r7, #4]
    3078:	699b      	ldr	r3, [r3, #24]
    307a:	f04f 0200 	mov.w	r2, #0
    307e:	609a      	str	r2, [r3, #8]

    /* Disable slave */
    this_i2c->is_slave_enabled = 0u;
    3080:	687b      	ldr	r3, [r7, #4]
    3082:	f04f 0200 	mov.w	r2, #0
    3086:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    restore_interrupts( primask );
    308a:	68f8      	ldr	r0, [r7, #12]
    308c:	f000 fe16 	bl	3cbc <restore_interrupts>
}
    3090:	f107 0710 	add.w	r7, r7, #16
    3094:	46bd      	mov	sp, r7
    3096:	bd80      	pop	{r7, pc}

00003098 <enable_slave_if_required>:
 */
static void enable_slave_if_required
(
    mss_i2c_instance_t * this_i2c
)
{
    3098:	b480      	push	{r7}
    309a:	b083      	sub	sp, #12
    309c:	af00      	add	r7, sp, #0
    309e:	6078      	str	r0, [r7, #4]
    if( this_i2c->is_slave_enabled )
    30a0:	687b      	ldr	r3, [r7, #4]
    30a2:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
    30a6:	2b00      	cmp	r3, #0
    30a8:	d004      	beq.n	30b4 <enable_slave_if_required+0x1c>
    {
        this_i2c->hw_reg_bit->CTRL_AA = 1u;
    30aa:	687b      	ldr	r3, [r7, #4]
    30ac:	699b      	ldr	r3, [r3, #24]
    30ae:	f04f 0201 	mov.w	r2, #1
    30b2:	609a      	str	r2, [r3, #8]
    }
}
    30b4:	f107 070c 	add.w	r7, r7, #12
    30b8:	46bd      	mov	sp, r7
    30ba:	bc80      	pop	{r7}
    30bc:	4770      	bx	lr
    30be:	bf00      	nop

000030c0 <mss_i2c_isr>:
 */
static void mss_i2c_isr
(
    mss_i2c_instance_t * this_i2c
)
{
    30c0:	b580      	push	{r7, lr}
    30c2:	b084      	sub	sp, #16
    30c4:	af00      	add	r7, sp, #0
    30c6:	6078      	str	r0, [r7, #4]
    volatile uint8_t status;
    uint8_t data;
    uint8_t hold_bus;
    uint8_t clear_irq = 1u;
    30c8:	f04f 0301 	mov.w	r3, #1
    30cc:	73bb      	strb	r3, [r7, #14]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    30ce:	687a      	ldr	r2, [r7, #4]
    30d0:	f64a 1394 	movw	r3, #43412	; 0xa994
    30d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    30d8:	429a      	cmp	r2, r3
    30da:	d007      	beq.n	30ec <mss_i2c_isr+0x2c>
    30dc:	687a      	ldr	r2, [r7, #4]
    30de:	f64a 2308 	movw	r3, #43528	; 0xaa08
    30e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    30e6:	429a      	cmp	r2, r3
    30e8:	d000      	beq.n	30ec <mss_i2c_isr+0x2c>
    30ea:	be00      	bkpt	0x0000

    status = this_i2c->hw_reg->STATUS;
    30ec:	687b      	ldr	r3, [r7, #4]
    30ee:	695b      	ldr	r3, [r3, #20]
    30f0:	791b      	ldrb	r3, [r3, #4]
    30f2:	72fb      	strb	r3, [r7, #11]

    switch( status )
    30f4:	7afb      	ldrb	r3, [r7, #11]
    30f6:	b2db      	uxtb	r3, r3
    30f8:	f1a3 0308 	sub.w	r3, r3, #8
    30fc:	2bd0      	cmp	r3, #208	; 0xd0
    30fe:	f200 841c 	bhi.w	393a <mss_i2c_isr+0x87a>
    3102:	a201      	add	r2, pc, #4	; (adr r2, 3108 <mss_i2c_isr+0x48>)
    3104:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    3108:	0000344d 	.word	0x0000344d
    310c:	0000393b 	.word	0x0000393b
    3110:	0000393b 	.word	0x0000393b
    3114:	0000393b 	.word	0x0000393b
    3118:	0000393b 	.word	0x0000393b
    311c:	0000393b 	.word	0x0000393b
    3120:	0000393b 	.word	0x0000393b
    3124:	0000393b 	.word	0x0000393b
    3128:	0000344d 	.word	0x0000344d
    312c:	0000393b 	.word	0x0000393b
    3130:	0000393b 	.word	0x0000393b
    3134:	0000393b 	.word	0x0000393b
    3138:	0000393b 	.word	0x0000393b
    313c:	0000393b 	.word	0x0000393b
    3140:	0000393b 	.word	0x0000393b
    3144:	0000393b 	.word	0x0000393b
    3148:	000034f1 	.word	0x000034f1
    314c:	0000393b 	.word	0x0000393b
    3150:	0000393b 	.word	0x0000393b
    3154:	0000393b 	.word	0x0000393b
    3158:	0000393b 	.word	0x0000393b
    315c:	0000393b 	.word	0x0000393b
    3160:	0000393b 	.word	0x0000393b
    3164:	0000393b 	.word	0x0000393b
    3168:	000034cd 	.word	0x000034cd
    316c:	0000393b 	.word	0x0000393b
    3170:	0000393b 	.word	0x0000393b
    3174:	0000393b 	.word	0x0000393b
    3178:	0000393b 	.word	0x0000393b
    317c:	0000393b 	.word	0x0000393b
    3180:	0000393b 	.word	0x0000393b
    3184:	0000393b 	.word	0x0000393b
    3188:	000034f1 	.word	0x000034f1
    318c:	0000393b 	.word	0x0000393b
    3190:	0000393b 	.word	0x0000393b
    3194:	0000393b 	.word	0x0000393b
    3198:	0000393b 	.word	0x0000393b
    319c:	0000393b 	.word	0x0000393b
    31a0:	0000393b 	.word	0x0000393b
    31a4:	0000393b 	.word	0x0000393b
    31a8:	00003585 	.word	0x00003585
    31ac:	0000393b 	.word	0x0000393b
    31b0:	0000393b 	.word	0x0000393b
    31b4:	0000393b 	.word	0x0000393b
    31b8:	0000393b 	.word	0x0000393b
    31bc:	0000393b 	.word	0x0000393b
    31c0:	0000393b 	.word	0x0000393b
    31c4:	0000393b 	.word	0x0000393b
    31c8:	000034c1 	.word	0x000034c1
    31cc:	0000393b 	.word	0x0000393b
    31d0:	0000393b 	.word	0x0000393b
    31d4:	0000393b 	.word	0x0000393b
    31d8:	0000393b 	.word	0x0000393b
    31dc:	0000393b 	.word	0x0000393b
    31e0:	0000393b 	.word	0x0000393b
    31e4:	0000393b 	.word	0x0000393b
    31e8:	000035a9 	.word	0x000035a9
    31ec:	0000393b 	.word	0x0000393b
    31f0:	0000393b 	.word	0x0000393b
    31f4:	0000393b 	.word	0x0000393b
    31f8:	0000393b 	.word	0x0000393b
    31fc:	0000393b 	.word	0x0000393b
    3200:	0000393b 	.word	0x0000393b
    3204:	0000393b 	.word	0x0000393b
    3208:	000035f9 	.word	0x000035f9
    320c:	0000393b 	.word	0x0000393b
    3210:	0000393b 	.word	0x0000393b
    3214:	0000393b 	.word	0x0000393b
    3218:	0000393b 	.word	0x0000393b
    321c:	0000393b 	.word	0x0000393b
    3220:	0000393b 	.word	0x0000393b
    3224:	0000393b 	.word	0x0000393b
    3228:	0000361d 	.word	0x0000361d
    322c:	0000393b 	.word	0x0000393b
    3230:	0000393b 	.word	0x0000393b
    3234:	0000393b 	.word	0x0000393b
    3238:	0000393b 	.word	0x0000393b
    323c:	0000393b 	.word	0x0000393b
    3240:	0000393b 	.word	0x0000393b
    3244:	0000393b 	.word	0x0000393b
    3248:	00003657 	.word	0x00003657
    324c:	0000393b 	.word	0x0000393b
    3250:	0000393b 	.word	0x0000393b
    3254:	0000393b 	.word	0x0000393b
    3258:	0000393b 	.word	0x0000393b
    325c:	0000393b 	.word	0x0000393b
    3260:	0000393b 	.word	0x0000393b
    3264:	0000393b 	.word	0x0000393b
    3268:	000036f9 	.word	0x000036f9
    326c:	0000393b 	.word	0x0000393b
    3270:	0000393b 	.word	0x0000393b
    3274:	0000393b 	.word	0x0000393b
    3278:	0000393b 	.word	0x0000393b
    327c:	0000393b 	.word	0x0000393b
    3280:	0000393b 	.word	0x0000393b
    3284:	0000393b 	.word	0x0000393b
    3288:	000036ef 	.word	0x000036ef
    328c:	0000393b 	.word	0x0000393b
    3290:	0000393b 	.word	0x0000393b
    3294:	0000393b 	.word	0x0000393b
    3298:	0000393b 	.word	0x0000393b
    329c:	0000393b 	.word	0x0000393b
    32a0:	0000393b 	.word	0x0000393b
    32a4:	0000393b 	.word	0x0000393b
    32a8:	000036f9 	.word	0x000036f9
    32ac:	0000393b 	.word	0x0000393b
    32b0:	0000393b 	.word	0x0000393b
    32b4:	0000393b 	.word	0x0000393b
    32b8:	0000393b 	.word	0x0000393b
    32bc:	0000393b 	.word	0x0000393b
    32c0:	0000393b 	.word	0x0000393b
    32c4:	0000393b 	.word	0x0000393b
    32c8:	000036ef 	.word	0x000036ef
    32cc:	0000393b 	.word	0x0000393b
    32d0:	0000393b 	.word	0x0000393b
    32d4:	0000393b 	.word	0x0000393b
    32d8:	0000393b 	.word	0x0000393b
    32dc:	0000393b 	.word	0x0000393b
    32e0:	0000393b 	.word	0x0000393b
    32e4:	0000393b 	.word	0x0000393b
    32e8:	0000373b 	.word	0x0000373b
    32ec:	0000393b 	.word	0x0000393b
    32f0:	0000393b 	.word	0x0000393b
    32f4:	0000393b 	.word	0x0000393b
    32f8:	0000393b 	.word	0x0000393b
    32fc:	0000393b 	.word	0x0000393b
    3300:	0000393b 	.word	0x0000393b
    3304:	0000393b 	.word	0x0000393b
    3308:	000036bb 	.word	0x000036bb
    330c:	0000393b 	.word	0x0000393b
    3310:	0000393b 	.word	0x0000393b
    3314:	0000393b 	.word	0x0000393b
    3318:	0000393b 	.word	0x0000393b
    331c:	0000393b 	.word	0x0000393b
    3320:	0000393b 	.word	0x0000393b
    3324:	0000393b 	.word	0x0000393b
    3328:	0000373b 	.word	0x0000373b
    332c:	0000393b 	.word	0x0000393b
    3330:	0000393b 	.word	0x0000393b
    3334:	0000393b 	.word	0x0000393b
    3338:	0000393b 	.word	0x0000393b
    333c:	0000393b 	.word	0x0000393b
    3340:	0000393b 	.word	0x0000393b
    3344:	0000393b 	.word	0x0000393b
    3348:	000036bb 	.word	0x000036bb
    334c:	0000393b 	.word	0x0000393b
    3350:	0000393b 	.word	0x0000393b
    3354:	0000393b 	.word	0x0000393b
    3358:	0000393b 	.word	0x0000393b
    335c:	0000393b 	.word	0x0000393b
    3360:	0000393b 	.word	0x0000393b
    3364:	0000393b 	.word	0x0000393b
    3368:	00003797 	.word	0x00003797
    336c:	0000393b 	.word	0x0000393b
    3370:	0000393b 	.word	0x0000393b
    3374:	0000393b 	.word	0x0000393b
    3378:	0000393b 	.word	0x0000393b
    337c:	0000393b 	.word	0x0000393b
    3380:	0000393b 	.word	0x0000393b
    3384:	0000393b 	.word	0x0000393b
    3388:	0000386f 	.word	0x0000386f
    338c:	0000393b 	.word	0x0000393b
    3390:	0000393b 	.word	0x0000393b
    3394:	0000393b 	.word	0x0000393b
    3398:	0000393b 	.word	0x0000393b
    339c:	0000393b 	.word	0x0000393b
    33a0:	0000393b 	.word	0x0000393b
    33a4:	0000393b 	.word	0x0000393b
    33a8:	0000386f 	.word	0x0000386f
    33ac:	0000393b 	.word	0x0000393b
    33b0:	0000393b 	.word	0x0000393b
    33b4:	0000393b 	.word	0x0000393b
    33b8:	0000393b 	.word	0x0000393b
    33bc:	0000393b 	.word	0x0000393b
    33c0:	0000393b 	.word	0x0000393b
    33c4:	0000393b 	.word	0x0000393b
    33c8:	0000386f 	.word	0x0000386f
    33cc:	0000393b 	.word	0x0000393b
    33d0:	0000393b 	.word	0x0000393b
    33d4:	0000393b 	.word	0x0000393b
    33d8:	0000393b 	.word	0x0000393b
    33dc:	0000393b 	.word	0x0000393b
    33e0:	0000393b 	.word	0x0000393b
    33e4:	0000393b 	.word	0x0000393b
    33e8:	00003901 	.word	0x00003901
    33ec:	0000393b 	.word	0x0000393b
    33f0:	0000393b 	.word	0x0000393b
    33f4:	0000393b 	.word	0x0000393b
    33f8:	0000393b 	.word	0x0000393b
    33fc:	0000393b 	.word	0x0000393b
    3400:	0000393b 	.word	0x0000393b
    3404:	0000393b 	.word	0x0000393b
    3408:	00003901 	.word	0x00003901
    340c:	0000393b 	.word	0x0000393b
    3410:	0000393b 	.word	0x0000393b
    3414:	0000393b 	.word	0x0000393b
    3418:	0000393b 	.word	0x0000393b
    341c:	0000393b 	.word	0x0000393b
    3420:	0000393b 	.word	0x0000393b
    3424:	0000393b 	.word	0x0000393b
    3428:	0000393b 	.word	0x0000393b
    342c:	0000393b 	.word	0x0000393b
    3430:	0000393b 	.word	0x0000393b
    3434:	0000393b 	.word	0x0000393b
    3438:	0000393b 	.word	0x0000393b
    343c:	0000393b 	.word	0x0000393b
    3440:	0000393b 	.word	0x0000393b
    3444:	0000393b 	.word	0x0000393b
    3448:	00003841 	.word	0x00003841
    {
        /************** MASTER TRANSMITTER / RECEIVER *******************/
      
        case ST_START: /* start has been xmt'd */
        case ST_RESTART: /* repeated start has been xmt'd */
            this_i2c->hw_reg_bit->CTRL_STA = 0u;
    344c:	687b      	ldr	r3, [r7, #4]
    344e:	699b      	ldr	r3, [r3, #24]
    3450:	f04f 0200 	mov.w	r2, #0
    3454:	615a      	str	r2, [r3, #20]
            this_i2c->hw_reg->DATA = (uint8_t)this_i2c->target_addr;
    3456:	687b      	ldr	r3, [r7, #4]
    3458:	695b      	ldr	r3, [r3, #20]
    345a:	687a      	ldr	r2, [r7, #4]
    345c:	6852      	ldr	r2, [r2, #4]
    345e:	b2d2      	uxtb	r2, r2
    3460:	721a      	strb	r2, [r3, #8]
            this_i2c->hw_reg_bit->DATA_DIR = this_i2c->dir;
    3462:	687b      	ldr	r3, [r7, #4]
    3464:	699b      	ldr	r3, [r3, #24]
    3466:	687a      	ldr	r2, [r7, #4]
    3468:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    346a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
            if ( this_i2c->dir == WRITE_DIR )
    346e:	687b      	ldr	r3, [r7, #4]
    3470:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3472:	2b00      	cmp	r3, #0
    3474:	d104      	bne.n	3480 <mss_i2c_isr+0x3c0>
            {
                this_i2c->master_tx_idx = 0u;
    3476:	687b      	ldr	r3, [r7, #4]
    3478:	f04f 0200 	mov.w	r2, #0
    347c:	629a      	str	r2, [r3, #40]	; 0x28
    347e:	e007      	b.n	3490 <mss_i2c_isr+0x3d0>
            }
            else if ( this_i2c->dir == READ_DIR)
    3480:	687b      	ldr	r3, [r7, #4]
    3482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3484:	2b01      	cmp	r3, #1
    3486:	d103      	bne.n	3490 <mss_i2c_isr+0x3d0>
            {
                this_i2c->master_rx_idx = 0u;
    3488:	687b      	ldr	r3, [r7, #4]
    348a:	f04f 0200 	mov.w	r2, #0
    348e:	639a      	str	r2, [r3, #56]	; 0x38
            /*
             * Clear the pending transaction. This condition will be true if the slave 
             * has acquired the bus to carry out pending master transaction which 
             * it had received during its slave transmission or reception mode. 
             */
            if(this_i2c->is_transaction_pending)
    3490:	687b      	ldr	r3, [r7, #4]
    3492:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
    3496:	2b00      	cmp	r3, #0
    3498:	d004      	beq.n	34a4 <mss_i2c_isr+0x3e4>
            {
                this_i2c->is_transaction_pending = 0u;
    349a:	687b      	ldr	r3, [r7, #4]
    349c:	f04f 0200 	mov.w	r2, #0
    34a0:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71

            /*
             * Make sure to update proper transaction after master START
             * or RESTART
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
    34a4:	687b      	ldr	r3, [r7, #4]
    34a6:	7a1a      	ldrb	r2, [r3, #8]
    34a8:	687b      	ldr	r3, [r7, #4]
    34aa:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
    34ae:	429a      	cmp	r2, r3
    34b0:	f000 8267 	beq.w	3982 <mss_i2c_isr+0x8c2>
            {
                this_i2c->transaction = this_i2c->pending_transaction;
    34b4:	687b      	ldr	r3, [r7, #4]
    34b6:	f893 2072 	ldrb.w	r2, [r3, #114]	; 0x72
    34ba:	687b      	ldr	r3, [r7, #4]
    34bc:	721a      	strb	r2, [r3, #8]
            }
            break;
    34be:	e269      	b.n	3994 <mss_i2c_isr+0x8d4>
            
        case ST_LOST_ARB:
            /* Set start bit.  Let's keep trying!  Don't give up! */
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    34c0:	687b      	ldr	r3, [r7, #4]
    34c2:	699b      	ldr	r3, [r3, #24]
    34c4:	f04f 0201 	mov.w	r2, #1
    34c8:	615a      	str	r2, [r3, #20]
            break;
    34ca:	e263      	b.n	3994 <mss_i2c_isr+0x8d4>
            
        /******************* MASTER TRANSMITTER *************************/
        case ST_SLAW_NACK:
            /* SLA+W has been transmitted; not ACK has been received - let's stop. */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    34cc:	687b      	ldr	r3, [r7, #4]
    34ce:	699b      	ldr	r3, [r3, #24]
    34d0:	f04f 0201 	mov.w	r2, #1
    34d4:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
    34d6:	687b      	ldr	r3, [r7, #4]
    34d8:	f04f 0202 	mov.w	r2, #2
    34dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
    34e0:	687b      	ldr	r3, [r7, #4]
    34e2:	f04f 0200 	mov.w	r2, #0
    34e6:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
    34e8:	6878      	ldr	r0, [r7, #4]
    34ea:	f7ff fdd5 	bl	3098 <enable_slave_if_required>
            break;
    34ee:	e251      	b.n	3994 <mss_i2c_isr+0x8d4>
            
        case ST_SLAW_ACK:
        case ST_TX_DATA_ACK:
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
    34f0:	687b      	ldr	r3, [r7, #4]
    34f2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    34f4:	687b      	ldr	r3, [r7, #4]
    34f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    34f8:	429a      	cmp	r2, r3
    34fa:	d20d      	bcs.n	3518 <mss_i2c_isr+0x458>
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
    34fc:	687b      	ldr	r3, [r7, #4]
    34fe:	695a      	ldr	r2, [r3, #20]
    3500:	687b      	ldr	r3, [r7, #4]
    3502:	6a19      	ldr	r1, [r3, #32]
    3504:	687b      	ldr	r3, [r7, #4]
    3506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3508:	4419      	add	r1, r3
    350a:	7809      	ldrb	r1, [r1, #0]
    350c:	7211      	strb	r1, [r2, #8]
    350e:	f103 0201 	add.w	r2, r3, #1
    3512:	687b      	ldr	r3, [r7, #4]
    3514:	629a      	str	r2, [r3, #40]	; 0x28
                    NVIC_DisableIRQ( this_i2c->irqn );
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
            }
            break;
    3516:	e23d      	b.n	3994 <mss_i2c_isr+0x8d4>
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
            }
            else if ( this_i2c->transaction == MASTER_RANDOM_READ_TRANSACTION )
    3518:	687b      	ldr	r3, [r7, #4]
    351a:	7a1b      	ldrb	r3, [r3, #8]
    351c:	2b03      	cmp	r3, #3
    351e:	d109      	bne.n	3534 <mss_i2c_isr+0x474>
            {
                /* We are finished sending the address offset part of a random read transaction.
                 * It is is time to send a restart in order to change direction. */
                 this_i2c->dir = READ_DIR;
    3520:	687b      	ldr	r3, [r7, #4]
    3522:	f04f 0201 	mov.w	r2, #1
    3526:	62da      	str	r2, [r3, #44]	; 0x2c
                 this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    3528:	687b      	ldr	r3, [r7, #4]
    352a:	699b      	ldr	r3, [r3, #24]
    352c:	f04f 0201 	mov.w	r2, #1
    3530:	615a      	str	r2, [r3, #20]
                    NVIC_DisableIRQ( this_i2c->irqn );
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
            }
            break;
    3532:	e22f      	b.n	3994 <mss_i2c_isr+0x8d4>
            {
                /*
                 * Set the transaction back to NO_TRANSACTION to allow user to do further
                 * transaction
                 */
                this_i2c->transaction = NO_TRANSACTION;
    3534:	687b      	ldr	r3, [r7, #4]
    3536:	f04f 0200 	mov.w	r2, #0
    353a:	721a      	strb	r2, [r3, #8]
                hold_bus = this_i2c->options & MSS_I2C_HOLD_BUS;
    353c:	687b      	ldr	r3, [r7, #4]
    353e:	7c1b      	ldrb	r3, [r3, #16]
    3540:	f003 0301 	and.w	r3, r3, #1
    3544:	737b      	strb	r3, [r7, #13]

                /* Store the information of current I2C bus status in the bus_status*/
                this_i2c->bus_status  = hold_bus;
    3546:	687b      	ldr	r3, [r7, #4]
    3548:	7b7a      	ldrb	r2, [r7, #13]
    354a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
                if ( hold_bus == 0u )
    354e:	7b7b      	ldrb	r3, [r7, #13]
    3550:	2b00      	cmp	r3, #0
    3552:	d108      	bne.n	3566 <mss_i2c_isr+0x4a6>
                { 
                    this_i2c->hw_reg_bit->CTRL_STO = 0x01u; /*xmt stop condition */
    3554:	687b      	ldr	r3, [r7, #4]
    3556:	699b      	ldr	r3, [r3, #24]
    3558:	f04f 0201 	mov.w	r2, #1
    355c:	611a      	str	r2, [r3, #16]
                    enable_slave_if_required(this_i2c);
    355e:	6878      	ldr	r0, [r7, #4]
    3560:	f7ff fd9a 	bl	3098 <enable_slave_if_required>
    3564:	e008      	b.n	3578 <mss_i2c_isr+0x4b8>
                }
                else
                {
                    NVIC_DisableIRQ( this_i2c->irqn );
    3566:	687b      	ldr	r3, [r7, #4]
    3568:	8a5b      	ldrh	r3, [r3, #18]
    356a:	b21b      	sxth	r3, r3
    356c:	4618      	mov	r0, r3
    356e:	f7ff f9ad 	bl	28cc <NVIC_DisableIRQ>
                    clear_irq = 0u;
    3572:	f04f 0300 	mov.w	r3, #0
    3576:	73bb      	strb	r3, [r7, #14]
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
    3578:	687b      	ldr	r3, [r7, #4]
    357a:	f04f 0200 	mov.w	r2, #0
    357e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            }
            break;
    3582:	e207      	b.n	3994 <mss_i2c_isr+0x8d4>
            /* data byte SENT, ACK to be received
             * In fact, this means we've received a NACK (This may not be 
             * obvious, but if we've rec'd an ACK then we would be in state 
             * 0x28!) hence, let's send a stop bit
             */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    3584:	687b      	ldr	r3, [r7, #4]
    3586:	699b      	ldr	r3, [r3, #24]
    3588:	f04f 0201 	mov.w	r2, #1
    358c:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
    358e:	687b      	ldr	r3, [r7, #4]
    3590:	f04f 0202 	mov.w	r2, #2
    3594:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3598:	687b      	ldr	r3, [r7, #4]
    359a:	f04f 0200 	mov.w	r2, #0
    359e:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
    35a0:	6878      	ldr	r0, [r7, #4]
    35a2:	f7ff fd79 	bl	3098 <enable_slave_if_required>

            break;
    35a6:	e1f5      	b.n	3994 <mss_i2c_isr+0x8d4>
      /* STATUS codes 08H, 10H, 38H are all covered in MTX mode */
        case ST_SLAR_ACK: /* SLA+R tx'ed. */
            /* Let's make sure we ACK the first data byte received (set AA bit in CTRL) unless
             * the next byte is the last byte of the read transaction.
             */
            if(this_i2c->master_rx_size > 1u)
    35a8:	687b      	ldr	r3, [r7, #4]
    35aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    35ac:	2b01      	cmp	r3, #1
    35ae:	d905      	bls.n	35bc <mss_i2c_isr+0x4fc>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    35b0:	687b      	ldr	r3, [r7, #4]
    35b2:	699b      	ldr	r3, [r3, #24]
    35b4:	f04f 0201 	mov.w	r2, #1
    35b8:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
                this_i2c->master_status = MSS_I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
    35ba:	e1eb      	b.n	3994 <mss_i2c_isr+0x8d4>
             */
            if(this_i2c->master_rx_size > 1u)
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
            }
            else if(1u == this_i2c->master_rx_size)
    35bc:	687b      	ldr	r3, [r7, #4]
    35be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    35c0:	2b01      	cmp	r3, #1
    35c2:	d105      	bne.n	35d0 <mss_i2c_isr+0x510>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
    35c4:	687b      	ldr	r3, [r7, #4]
    35c6:	699b      	ldr	r3, [r3, #24]
    35c8:	f04f 0200 	mov.w	r2, #0
    35cc:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
                this_i2c->master_status = MSS_I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
    35ce:	e1e1      	b.n	3994 <mss_i2c_isr+0x8d4>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
            }
            else /* this_i2c->master_rx_size == 0u */
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    35d0:	687b      	ldr	r3, [r7, #4]
    35d2:	699b      	ldr	r3, [r3, #24]
    35d4:	f04f 0201 	mov.w	r2, #1
    35d8:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    35da:	687b      	ldr	r3, [r7, #4]
    35dc:	699b      	ldr	r3, [r3, #24]
    35de:	f04f 0201 	mov.w	r2, #1
    35e2:	611a      	str	r2, [r3, #16]
                this_i2c->master_status = MSS_I2C_SUCCESS;
    35e4:	687b      	ldr	r3, [r7, #4]
    35e6:	f04f 0200 	mov.w	r2, #0
    35ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
                this_i2c->transaction = NO_TRANSACTION;
    35ee:	687b      	ldr	r3, [r7, #4]
    35f0:	f04f 0200 	mov.w	r2, #0
    35f4:	721a      	strb	r2, [r3, #8]
            }
            break;
    35f6:	e1cd      	b.n	3994 <mss_i2c_isr+0x8d4>
            
        case ST_SLAR_NACK: /* SLA+R tx'ed; let's release the bus (send a stop condition) */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    35f8:	687b      	ldr	r3, [r7, #4]
    35fa:	699b      	ldr	r3, [r3, #24]
    35fc:	f04f 0201 	mov.w	r2, #1
    3600:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
    3602:	687b      	ldr	r3, [r7, #4]
    3604:	f04f 0202 	mov.w	r2, #2
    3608:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    360c:	687b      	ldr	r3, [r7, #4]
    360e:	f04f 0200 	mov.w	r2, #0
    3612:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
    3614:	6878      	ldr	r0, [r7, #4]
    3616:	f7ff fd3f 	bl	3098 <enable_slave_if_required>
            break;
    361a:	e1bb      	b.n	3994 <mss_i2c_isr+0x8d4>
          
        case ST_RX_DATA_ACK: /* Data byte received, ACK returned */
            /* First, get the data */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx++] = this_i2c->hw_reg->DATA;
    361c:	687b      	ldr	r3, [r7, #4]
    361e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    3620:	687b      	ldr	r3, [r7, #4]
    3622:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    3624:	441a      	add	r2, r3
    3626:	6879      	ldr	r1, [r7, #4]
    3628:	6949      	ldr	r1, [r1, #20]
    362a:	7a09      	ldrb	r1, [r1, #8]
    362c:	b2c9      	uxtb	r1, r1
    362e:	7011      	strb	r1, [r2, #0]
    3630:	f103 0201 	add.w	r2, r3, #1
    3634:	687b      	ldr	r3, [r7, #4]
    3636:	639a      	str	r2, [r3, #56]	; 0x38

            if( this_i2c->master_rx_idx >= (this_i2c->master_rx_size - 1u))
    3638:	687b      	ldr	r3, [r7, #4]
    363a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    363c:	687b      	ldr	r3, [r7, #4]
    363e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    3640:	f103 33ff 	add.w	r3, r3, #4294967295
    3644:	429a      	cmp	r2, r3
    3646:	f0c0 819e 	bcc.w	3986 <mss_i2c_isr+0x8c6>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
    364a:	687b      	ldr	r3, [r7, #4]
    364c:	699b      	ldr	r3, [r3, #24]
    364e:	f04f 0200 	mov.w	r2, #0
    3652:	609a      	str	r2, [r3, #8]
            }
            break;
    3654:	e19e      	b.n	3994 <mss_i2c_isr+0x8d4>
            
        case ST_RX_DATA_NACK: /* Data byte received, NACK returned */
            /* Get the data, then send a stop condition */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx] = this_i2c->hw_reg->DATA;
    3656:	687b      	ldr	r3, [r7, #4]
    3658:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    365a:	687b      	ldr	r3, [r7, #4]
    365c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    365e:	4413      	add	r3, r2
    3660:	687a      	ldr	r2, [r7, #4]
    3662:	6952      	ldr	r2, [r2, #20]
    3664:	7a12      	ldrb	r2, [r2, #8]
    3666:	b2d2      	uxtb	r2, r2
    3668:	701a      	strb	r2, [r3, #0]
          
            hold_bus = this_i2c->options &  MSS_I2C_HOLD_BUS; 
    366a:	687b      	ldr	r3, [r7, #4]
    366c:	7c1b      	ldrb	r3, [r3, #16]
    366e:	f003 0301 	and.w	r3, r3, #1
    3672:	737b      	strb	r3, [r7, #13]

            /* Store the information of current I2C bus status in the bus_status*/
            this_i2c->bus_status  = hold_bus;
    3674:	687b      	ldr	r3, [r7, #4]
    3676:	7b7a      	ldrb	r2, [r7, #13]
    3678:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
            if ( hold_bus == 0u )
    367c:	7b7b      	ldrb	r3, [r7, #13]
    367e:	2b00      	cmp	r3, #0
    3680:	d108      	bne.n	3694 <mss_i2c_isr+0x5d4>
            { 
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;  /*xmt stop condition */
    3682:	687b      	ldr	r3, [r7, #4]
    3684:	699b      	ldr	r3, [r3, #24]
    3686:	f04f 0201 	mov.w	r2, #1
    368a:	611a      	str	r2, [r3, #16]

                /* Bus is released, now we can start listening to bus, if it is slave */
                   enable_slave_if_required(this_i2c);
    368c:	6878      	ldr	r0, [r7, #4]
    368e:	f7ff fd03 	bl	3098 <enable_slave_if_required>
    3692:	e008      	b.n	36a6 <mss_i2c_isr+0x5e6>
            }
            else
            {
                NVIC_DisableIRQ( this_i2c->irqn );
    3694:	687b      	ldr	r3, [r7, #4]
    3696:	8a5b      	ldrh	r3, [r3, #18]
    3698:	b21b      	sxth	r3, r3
    369a:	4618      	mov	r0, r3
    369c:	f7ff f916 	bl	28cc <NVIC_DisableIRQ>
                clear_irq = 0u;
    36a0:	f04f 0300 	mov.w	r3, #0
    36a4:	73bb      	strb	r3, [r7, #14]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    36a6:	687b      	ldr	r3, [r7, #4]
    36a8:	f04f 0200 	mov.w	r2, #0
    36ac:	721a      	strb	r2, [r3, #8]
            this_i2c->master_status = MSS_I2C_SUCCESS;
    36ae:	687b      	ldr	r3, [r7, #4]
    36b0:	f04f 0200 	mov.w	r2, #0
    36b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            break;
    36b8:	e16c      	b.n	3994 <mss_i2c_isr+0x8d4>
        
        /******************** SLAVE RECEIVER **************************/
        case ST_GCA_NACK: /* NACK after, GCA addressing */
        case ST_SLA_NACK: /* Re-enable AA (assert ack) bit for future transmissions */
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    36ba:	687b      	ldr	r3, [r7, #4]
    36bc:	699b      	ldr	r3, [r3, #24]
    36be:	f04f 0201 	mov.w	r2, #1
    36c2:	609a      	str	r2, [r3, #8]
            
            this_i2c->transaction = NO_TRANSACTION;
    36c4:	687b      	ldr	r3, [r7, #4]
    36c6:	f04f 0200 	mov.w	r2, #0
    36ca:	721a      	strb	r2, [r3, #8]
            this_i2c->slave_status = MSS_I2C_SUCCESS;
    36cc:	687b      	ldr	r3, [r7, #4]
    36ce:	f04f 0200 	mov.w	r2, #0
    36d2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
            
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    36d6:	687b      	ldr	r3, [r7, #4]
    36d8:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
    36dc:	2b00      	cmp	r3, #0
    36de:	f000 8154 	beq.w	398a <mss_i2c_isr+0x8ca>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
    36e2:	687b      	ldr	r3, [r7, #4]
    36e4:	699b      	ldr	r3, [r3, #24]
    36e6:	f04f 0201 	mov.w	r2, #1
    36ea:	615a      	str	r2, [r3, #20]
            }
            break;
    36ec:	e152      	b.n	3994 <mss_i2c_isr+0x8d4>
        case ST_SLV_LA: /* Arbitr. lost (SLA rec'd) */
            /*
             *  We lost arbitration and either the GCE or our address was the
             *  one received so pend the master operation we were starting.
             */
            this_i2c->is_transaction_pending = 1u;
    36ee:	687b      	ldr	r3, [r7, #4]
    36f0:	f04f 0201 	mov.w	r2, #1
    36f4:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            /* Fall through to normal ST processing as we are now in slave mode */

        case ST_GCA: /* General call address received, ACK returned */
        case ST_SLAVE_SLAW: /* SLA+W received, ACK returned */

            this_i2c->transaction = WRITE_SLAVE_TRANSACTION;
    36f8:	687b      	ldr	r3, [r7, #4]
    36fa:	f04f 0204 	mov.w	r2, #4
    36fe:	721a      	strb	r2, [r3, #8]
            this_i2c->slave_rx_idx = 0u;
    3700:	687b      	ldr	r3, [r7, #4]
    3702:	f04f 0200 	mov.w	r2, #0
    3706:	659a      	str	r2, [r3, #88]	; 0x58
            this_i2c->random_read_addr = 0u;
    3708:	687b      	ldr	r3, [r7, #4]
    370a:	f04f 0200 	mov.w	r2, #0
    370e:	60da      	str	r2, [r3, #12]

             /* If Start Bit is set, clear it, but store that information since it is because of
              * pending transaction
              */
            if(this_i2c->hw_reg_bit->CTRL_STA)
    3710:	687b      	ldr	r3, [r7, #4]
    3712:	699b      	ldr	r3, [r3, #24]
    3714:	695b      	ldr	r3, [r3, #20]
    3716:	2b00      	cmp	r3, #0
    3718:	d009      	beq.n	372e <mss_i2c_isr+0x66e>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 0u ;
    371a:	687b      	ldr	r3, [r7, #4]
    371c:	699b      	ldr	r3, [r3, #24]
    371e:	f04f 0200 	mov.w	r2, #0
    3722:	615a      	str	r2, [r3, #20]
                this_i2c->is_transaction_pending = 1u;
    3724:	687b      	ldr	r3, [r7, #4]
    3726:	f04f 0201 	mov.w	r2, #1
    372a:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            }
            this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
    372e:	687b      	ldr	r3, [r7, #4]
    3730:	f04f 0201 	mov.w	r2, #1
    3734:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
            /* Fall through to put address as first byte in payload buffer */
#else
            /* Only break from this case if the slave address must NOT be included at the
             * beginning of the received write data. */
            break;
    3738:	e12c      	b.n	3994 <mss_i2c_isr+0x8d4>
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
    373a:	687b      	ldr	r3, [r7, #4]
    373c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
    373e:	2b00      	cmp	r3, #0
    3740:	d01c      	beq.n	377c <mss_i2c_isr+0x6bc>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
    3742:	687b      	ldr	r3, [r7, #4]
    3744:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    3746:	687b      	ldr	r3, [r7, #4]
    3748:	6d5b      	ldr	r3, [r3, #84]	; 0x54
             * beginning of the received write data. */
            break;
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
    374a:	429a      	cmp	r2, r3
    374c:	d216      	bcs.n	377c <mss_i2c_isr+0x6bc>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
            {
                data = this_i2c->hw_reg->DATA;
    374e:	687b      	ldr	r3, [r7, #4]
    3750:	695b      	ldr	r3, [r3, #20]
    3752:	7a1b      	ldrb	r3, [r3, #8]
    3754:	733b      	strb	r3, [r7, #12]
                this_i2c->slave_rx_buffer[this_i2c->slave_rx_idx++] = data;
    3756:	687b      	ldr	r3, [r7, #4]
    3758:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    375a:	687b      	ldr	r3, [r7, #4]
    375c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    375e:	441a      	add	r2, r3
    3760:	7b39      	ldrb	r1, [r7, #12]
    3762:	7011      	strb	r1, [r2, #0]
    3764:	f103 0201 	add.w	r2, r3, #1
    3768:	687b      	ldr	r3, [r7, #4]
    376a:	659a      	str	r2, [r3, #88]	; 0x58
                {
                    /* Ignore the slave address byte in the random read address
                       computation in the case where INCLUDE_SLA_IN_RX_PAYLOAD
                       is defined. */
#endif
                    this_i2c->random_read_addr = (this_i2c->random_read_addr << 8) + data;
    376c:	687b      	ldr	r3, [r7, #4]
    376e:	68db      	ldr	r3, [r3, #12]
    3770:	ea4f 2203 	mov.w	r2, r3, lsl #8
    3774:	7b3b      	ldrb	r3, [r7, #12]
    3776:	441a      	add	r2, r3
    3778:	687b      	ldr	r3, [r7, #4]
    377a:	60da      	str	r2, [r3, #12]
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
                }
#endif
            }
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
    377c:	687b      	ldr	r3, [r7, #4]
    377e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    3780:	687b      	ldr	r3, [r7, #4]
    3782:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    3784:	429a      	cmp	r2, r3
    3786:	f0c0 8102 	bcc.w	398e <mss_i2c_isr+0x8ce>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
    378a:	687b      	ldr	r3, [r7, #4]
    378c:	699b      	ldr	r3, [r3, #24]
    378e:	f04f 0200 	mov.w	r2, #0
    3792:	609a      	str	r2, [r3, #8]
            }
            break;
    3794:	e0fe      	b.n	3994 <mss_i2c_isr+0x8d4>
            /* STOP or repeated START occurred. */
            /* We cannot be sure if the transaction has actually completed as
             * this hardware state reports that either a STOP or repeated START
             * condition has occurred. We assume that this is a repeated START
             * if the transaction was a write from the master to this point.*/
            if ( this_i2c->transaction == WRITE_SLAVE_TRANSACTION )
    3796:	687b      	ldr	r3, [r7, #4]
    3798:	7a1b      	ldrb	r3, [r3, #8]
    379a:	2b04      	cmp	r3, #4
    379c:	d135      	bne.n	380a <mss_i2c_isr+0x74a>
            {
                if ( this_i2c->slave_rx_idx == this_i2c->slave_mem_offset_length )
    379e:	687b      	ldr	r3, [r7, #4]
    37a0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    37a2:	687b      	ldr	r3, [r7, #4]
    37a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    37a6:	429a      	cmp	r2, r3
    37a8:	d103      	bne.n	37b2 <mss_i2c_isr+0x6f2>
                {
                    this_i2c->slave_tx_idx = this_i2c->random_read_addr;
    37aa:	687b      	ldr	r3, [r7, #4]
    37ac:	68da      	ldr	r2, [r3, #12]
    37ae:	687b      	ldr	r3, [r7, #4]
    37b0:	64da      	str	r2, [r3, #76]	; 0x4c
                }
                {
                    /* Call the slave's write transaction handler if it exists. */
                    if ( this_i2c->slave_write_handler != 0u )
    37b2:	687b      	ldr	r3, [r7, #4]
    37b4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    37b6:	2b00      	cmp	r3, #0
    37b8:	d021      	beq.n	37fe <mss_i2c_isr+0x73e>
                    {
                        mss_i2c_slave_handler_ret_t h_ret;
                        h_ret = this_i2c->slave_write_handler( this_i2c, this_i2c->slave_rx_buffer, (uint16_t)this_i2c->slave_rx_idx );
    37ba:	687b      	ldr	r3, [r7, #4]
    37bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    37be:	687a      	ldr	r2, [r7, #4]
    37c0:	6d11      	ldr	r1, [r2, #80]	; 0x50
    37c2:	687a      	ldr	r2, [r7, #4]
    37c4:	6d92      	ldr	r2, [r2, #88]	; 0x58
    37c6:	b292      	uxth	r2, r2
    37c8:	6878      	ldr	r0, [r7, #4]
    37ca:	4798      	blx	r3
    37cc:	4603      	mov	r3, r0
    37ce:	73fb      	strb	r3, [r7, #15]
                        if ( MSS_I2C_REENABLE_SLAVE_RX == h_ret )
    37d0:	7bfb      	ldrb	r3, [r7, #15]
    37d2:	2b00      	cmp	r3, #0
    37d4:	d108      	bne.n	37e8 <mss_i2c_isr+0x728>
                        {
                            /* There is a small risk that the write handler could
                             * call MSS_I2C_disable_slave() but return
                             * MSS_I2C_REENABLE_SLAVE_RX in error so we only
                             * enable ACKs if still in slave mode. */
                             enable_slave_if_required(this_i2c);
    37d6:	6878      	ldr	r0, [r7, #4]
    37d8:	f7ff fc5e 	bl	3098 <enable_slave_if_required>
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    37dc:	687b      	ldr	r3, [r7, #4]
    37de:	699b      	ldr	r3, [r3, #24]
    37e0:	f04f 0201 	mov.w	r2, #1
    37e4:	609a      	str	r2, [r3, #8]
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    37e6:	e017      	b.n	3818 <mss_i2c_isr+0x758>
                             enable_slave_if_required(this_i2c);
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                        }
                        else
                        {
                            this_i2c->hw_reg_bit->CTRL_AA = 0u;
    37e8:	687b      	ldr	r3, [r7, #4]
    37ea:	699b      	ldr	r3, [r3, #24]
    37ec:	f04f 0200 	mov.w	r2, #0
    37f0:	609a      	str	r2, [r3, #8]
                            /* Clear slave mode flag as well otherwise in mixed
                             * master/slave applications, the AA bit will get set by
                             * subsequent master operations. */
                            this_i2c->is_slave_enabled = 0u;
    37f2:	687b      	ldr	r3, [r7, #4]
    37f4:	f04f 0200 	mov.w	r2, #0
    37f8:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    37fc:	e00c      	b.n	3818 <mss_i2c_isr+0x758>
    37fe:	687b      	ldr	r3, [r7, #4]
    3800:	699b      	ldr	r3, [r3, #24]
    3802:	f04f 0201 	mov.w	r2, #1
    3806:	609a      	str	r2, [r3, #8]
    3808:	e006      	b.n	3818 <mss_i2c_isr+0x758>
            {
                /*
                 * Reset slave_tx_idx so that a subsequent read will result in the slave's
                 * transmit buffer being sent from the first byte.
                 */
                this_i2c->slave_tx_idx = 0u;
    380a:	687b      	ldr	r3, [r7, #4]
    380c:	f04f 0200 	mov.w	r2, #0
    3810:	64da      	str	r2, [r3, #76]	; 0x4c
                /*
                 * See if we need to re-enable acknowledgement as some error conditions, such
                 * as a master prematurely ending a transfer, can see us get here with AA set
                 * to 0 which will disable slave operation if we are not careful.
                 */
                enable_slave_if_required(this_i2c);
    3812:	6878      	ldr	r0, [r7, #4]
    3814:	f7ff fc40 	bl	3098 <enable_slave_if_required>
            }

            /* Mark any previous master write transaction as complete. */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
    3818:	687b      	ldr	r3, [r7, #4]
    381a:	f04f 0200 	mov.w	r2, #0
    381e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    3822:	687b      	ldr	r3, [r7, #4]
    3824:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
    3828:	2b00      	cmp	r3, #0
    382a:	d004      	beq.n	3836 <mss_i2c_isr+0x776>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
    382c:	687b      	ldr	r3, [r7, #4]
    382e:	699b      	ldr	r3, [r3, #24]
    3830:	f04f 0201 	mov.w	r2, #1
    3834:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3836:	687b      	ldr	r3, [r7, #4]
    3838:	f04f 0200 	mov.w	r2, #0
    383c:	721a      	strb	r2, [r3, #8]
            break;
    383e:	e0a9      	b.n	3994 <mss_i2c_isr+0x8d4>
        case ST_SLV_RST: /* SMBUS ONLY: timeout state. must clear interrupt */
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction.
             */
            this_i2c->transaction = NO_TRANSACTION;
    3840:	687b      	ldr	r3, [r7, #4]
    3842:	f04f 0200 	mov.w	r2, #0
    3846:	721a      	strb	r2, [r3, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
    3848:	687b      	ldr	r3, [r7, #4]
    384a:	f04f 0200 	mov.w	r2, #0
    384e:	64da      	str	r2, [r3, #76]	; 0x4c
            /*
             * Clear status to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    3850:	687b      	ldr	r3, [r7, #4]
    3852:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    3856:	b2db      	uxtb	r3, r3
    3858:	2b01      	cmp	r3, #1
    385a:	d104      	bne.n	3866 <mss_i2c_isr+0x7a6>
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
    385c:	687b      	ldr	r3, [r7, #4]
    385e:	f04f 0202 	mov.w	r2, #2
    3862:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
            }

            enable_slave_if_required(this_i2c); /* Make sure AA is set correctly */
    3866:	6878      	ldr	r0, [r7, #4]
    3868:	f7ff fc16 	bl	3098 <enable_slave_if_required>

            break;
    386c:	e092      	b.n	3994 <mss_i2c_isr+0x8d4>
            
        /****************** SLAVE TRANSMITTER **************************/
        case ST_SLAVE_SLAR_ACK: /* SLA+R received, ACK returned */
        case ST_SLARW_LA:   /* Arbitration lost, SLA+R received, ACK returned */
        case ST_RACK: /* Data tx'ed, ACK received */
            if ( status == ST_SLAVE_SLAR_ACK )
    386e:	7afb      	ldrb	r3, [r7, #11]
    3870:	b2db      	uxtb	r3, r3
    3872:	2ba8      	cmp	r3, #168	; 0xa8
    3874:	d11b      	bne.n	38ae <mss_i2c_isr+0x7ee>
            {
                this_i2c->transaction = READ_SLAVE_TRANSACTION;
    3876:	687b      	ldr	r3, [r7, #4]
    3878:	f04f 0205 	mov.w	r2, #5
    387c:	721a      	strb	r2, [r3, #8]
                this_i2c->random_read_addr = 0u;
    387e:	687b      	ldr	r3, [r7, #4]
    3880:	f04f 0200 	mov.w	r2, #0
    3884:	60da      	str	r2, [r3, #12]

                this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
    3886:	687b      	ldr	r3, [r7, #4]
    3888:	f04f 0201 	mov.w	r2, #1
    388c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

                /* If Start Bit is set, clear it, but store that information since it is because of
                 * pending transaction
                 */
                if(this_i2c->hw_reg_bit->CTRL_STA)
    3890:	687b      	ldr	r3, [r7, #4]
    3892:	699b      	ldr	r3, [r3, #24]
    3894:	695b      	ldr	r3, [r3, #20]
    3896:	2b00      	cmp	r3, #0
    3898:	d009      	beq.n	38ae <mss_i2c_isr+0x7ee>
                {
                    this_i2c->hw_reg_bit->CTRL_STA = 0u ;
    389a:	687b      	ldr	r3, [r7, #4]
    389c:	699b      	ldr	r3, [r3, #24]
    389e:	f04f 0200 	mov.w	r2, #0
    38a2:	615a      	str	r2, [r3, #20]
                    this_i2c->is_transaction_pending = 1u;
    38a4:	687b      	ldr	r3, [r7, #4]
    38a6:	f04f 0201 	mov.w	r2, #1
    38aa:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
                }
            }
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size)
    38ae:	687b      	ldr	r3, [r7, #4]
    38b0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    38b2:	687b      	ldr	r3, [r7, #4]
    38b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    38b6:	429a      	cmp	r2, r3
    38b8:	d305      	bcc.n	38c6 <mss_i2c_isr+0x806>
            {
                /* Ensure 0xFF is returned to the master when the slave specifies
                 * an empty transmit buffer. */
                this_i2c->hw_reg->DATA = 0xFFu;
    38ba:	687b      	ldr	r3, [r7, #4]
    38bc:	695b      	ldr	r3, [r3, #20]
    38be:	f04f 32ff 	mov.w	r2, #4294967295
    38c2:	721a      	strb	r2, [r3, #8]
    38c4:	e00c      	b.n	38e0 <mss_i2c_isr+0x820>
            }
            else
            {
                /* Load the data the data byte to be sent to the master. */
                this_i2c->hw_reg->DATA = this_i2c->slave_tx_buffer[this_i2c->slave_tx_idx++];
    38c6:	687b      	ldr	r3, [r7, #4]
    38c8:	695a      	ldr	r2, [r3, #20]
    38ca:	687b      	ldr	r3, [r7, #4]
    38cc:	6c59      	ldr	r1, [r3, #68]	; 0x44
    38ce:	687b      	ldr	r3, [r7, #4]
    38d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    38d2:	4419      	add	r1, r3
    38d4:	7809      	ldrb	r1, [r1, #0]
    38d6:	7211      	strb	r1, [r2, #8]
    38d8:	f103 0201 	add.w	r2, r3, #1
    38dc:	687b      	ldr	r3, [r7, #4]
    38de:	64da      	str	r2, [r3, #76]	; 0x4c
            }
            /* Determine if this is the last data byte to send to the master. */
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size) /* last byte? */
    38e0:	687b      	ldr	r3, [r7, #4]
    38e2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    38e4:	687b      	ldr	r3, [r7, #4]
    38e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    38e8:	429a      	cmp	r2, r3
    38ea:	d352      	bcc.n	3992 <mss_i2c_isr+0x8d2>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
    38ec:	687b      	ldr	r3, [r7, #4]
    38ee:	699b      	ldr	r3, [r3, #24]
    38f0:	f04f 0200 	mov.w	r2, #0
    38f4:	609a      	str	r2, [r3, #8]
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
    38f6:	687b      	ldr	r3, [r7, #4]
    38f8:	f04f 0200 	mov.w	r2, #0
    38fc:	64da      	str	r2, [r3, #76]	; 0x4c
            }
            break;
    38fe:	e049      	b.n	3994 <mss_i2c_isr+0x8d4>
        case ST_SLAVE_RNACK:    /* Data byte has been transmitted; not-ACK has been received. */
        case ST_FINAL: /* Last Data byte tx'ed, ACK received */
            /* We assume that the transaction will be stopped by the master.
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte. */
            this_i2c->slave_tx_idx = 0u;
    3900:	687b      	ldr	r3, [r7, #4]
    3902:	f04f 0200 	mov.w	r2, #0
    3906:	64da      	str	r2, [r3, #76]	; 0x4c
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3908:	687b      	ldr	r3, [r7, #4]
    390a:	699b      	ldr	r3, [r3, #24]
    390c:	f04f 0201 	mov.w	r2, #1
    3910:	609a      	str	r2, [r3, #8]

            /*  Mark previous state as complete */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
    3912:	687b      	ldr	r3, [r7, #4]
    3914:	f04f 0200 	mov.w	r2, #0
    3918:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    391c:	687b      	ldr	r3, [r7, #4]
    391e:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
    3922:	2b00      	cmp	r3, #0
    3924:	d004      	beq.n	3930 <mss_i2c_isr+0x870>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
    3926:	687b      	ldr	r3, [r7, #4]
    3928:	699b      	ldr	r3, [r3, #24]
    392a:	f04f 0201 	mov.w	r2, #1
    392e:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3930:	687b      	ldr	r3, [r7, #4]
    3932:	f04f 0200 	mov.w	r2, #0
    3936:	721a      	strb	r2, [r3, #8]
            break;
    3938:	e02c      	b.n	3994 <mss_i2c_isr+0x8d4>
        case ST_RESET_ACTIVATED:
        case ST_BUS_ERROR: /* Bus error during MST or selected slave modes */
        default:
            /* Some undefined state has encountered. Clear Start bit to make
             * sure, next good transaction happen */
            this_i2c->hw_reg_bit->CTRL_STA = 0x00u;
    393a:	687b      	ldr	r3, [r7, #4]
    393c:	699b      	ldr	r3, [r3, #24]
    393e:	f04f 0200 	mov.w	r2, #0
    3942:	615a      	str	r2, [r3, #20]
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3944:	687b      	ldr	r3, [r7, #4]
    3946:	f04f 0200 	mov.w	r2, #0
    394a:	721a      	strb	r2, [r3, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
    394c:	687b      	ldr	r3, [r7, #4]
    394e:	f04f 0200 	mov.w	r2, #0
    3952:	64da      	str	r2, [r3, #76]	; 0x4c
            /*
             * Clear statuses to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->master_status)
    3954:	687b      	ldr	r3, [r7, #4]
    3956:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
    395a:	b2db      	uxtb	r3, r3
    395c:	2b01      	cmp	r3, #1
    395e:	d104      	bne.n	396a <mss_i2c_isr+0x8aa>
            {
                this_i2c->master_status = MSS_I2C_FAILED;
    3960:	687b      	ldr	r3, [r7, #4]
    3962:	f04f 0202 	mov.w	r2, #2
    3966:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            }

            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    396a:	687b      	ldr	r3, [r7, #4]
    396c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    3970:	b2db      	uxtb	r3, r3
    3972:	2b01      	cmp	r3, #1
    3974:	d10e      	bne.n	3994 <mss_i2c_isr+0x8d4>
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
    3976:	687b      	ldr	r3, [r7, #4]
    3978:	f04f 0202 	mov.w	r2, #2
    397c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
    3980:	e008      	b.n	3994 <mss_i2c_isr+0x8d4>
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
            {
                this_i2c->transaction = this_i2c->pending_transaction;
            }
            break;
    3982:	bf00      	nop
    3984:	e006      	b.n	3994 <mss_i2c_isr+0x8d4>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
            }
            break;
    3986:	bf00      	nop
    3988:	e004      	b.n	3994 <mss_i2c_isr+0x8d4>
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
            }
            break;
    398a:	bf00      	nop
    398c:	e002      	b.n	3994 <mss_i2c_isr+0x8d4>
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
            }
            break;
    398e:	bf00      	nop
    3990:	e000      	b.n	3994 <mss_i2c_isr+0x8d4>
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
            }
            break;
    3992:	bf00      	nop


            break;
    }
    
    if ( clear_irq )
    3994:	7bbb      	ldrb	r3, [r7, #14]
    3996:	2b00      	cmp	r3, #0
    3998:	d004      	beq.n	39a4 <mss_i2c_isr+0x8e4>
    {
        /* clear interrupt. */
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
    399a:	687b      	ldr	r3, [r7, #4]
    399c:	699b      	ldr	r3, [r3, #24]
    399e:	f04f 0200 	mov.w	r2, #0
    39a2:	60da      	str	r2, [r3, #12]
    }
    
    /* Read the status register to ensure the last I2C registers write took place
     * in a system built around a bus making use of posted writes. */
    status = this_i2c->hw_reg->STATUS;
    39a4:	687b      	ldr	r3, [r7, #4]
    39a6:	695b      	ldr	r3, [r3, #20]
    39a8:	791b      	ldrb	r3, [r3, #4]
    39aa:	72fb      	strb	r3, [r7, #11]
}
    39ac:	f107 0710 	add.w	r7, r7, #16
    39b0:	46bd      	mov	sp, r7
    39b2:	bd80      	pop	{r7, pc}

000039b4 <MSS_I2C_smbus_init>:
void MSS_I2C_smbus_init
(
    mss_i2c_instance_t * this_i2c,
    uint8_t frequency
)
{
    39b4:	b480      	push	{r7}
    39b6:	b083      	sub	sp, #12
    39b8:	af00      	add	r7, sp, #0
    39ba:	6078      	str	r0, [r7, #4]
    39bc:	460b      	mov	r3, r1
    39be:	70fb      	strb	r3, [r7, #3]
    /* Set the frequency before enabling time out logic */
    this_i2c->hw_reg->FREQ = frequency;
    39c0:	687b      	ldr	r3, [r7, #4]
    39c2:	695b      	ldr	r3, [r3, #20]
    39c4:	78fa      	ldrb	r2, [r7, #3]
    39c6:	751a      	strb	r2, [r3, #20]

    /* Enable SMBUS */
    this_i2c->hw_reg->SMBUS = MSS_INIT_AND_ENABLE_SMBUS;
    39c8:	687b      	ldr	r3, [r7, #4]
    39ca:	695b      	ldr	r3, [r3, #20]
    39cc:	f04f 0254 	mov.w	r2, #84	; 0x54
    39d0:	741a      	strb	r2, [r3, #16]
}
    39d2:	f107 070c 	add.w	r7, r7, #12
    39d6:	46bd      	mov	sp, r7
    39d8:	bc80      	pop	{r7}
    39da:	4770      	bx	lr

000039dc <MSS_I2C_enable_smbus_irq>:
void MSS_I2C_enable_smbus_irq
(
    mss_i2c_instance_t * this_i2c,
    uint8_t  irq_type
)
{
    39dc:	b580      	push	{r7, lr}
    39de:	b082      	sub	sp, #8
    39e0:	af00      	add	r7, sp, #0
    39e2:	6078      	str	r0, [r7, #4]
    39e4:	460b      	mov	r3, r1
    39e6:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    39e8:	687a      	ldr	r2, [r7, #4]
    39ea:	f64a 1394 	movw	r3, #43412	; 0xa994
    39ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    39f2:	429a      	cmp	r2, r3
    39f4:	d007      	beq.n	3a06 <MSS_I2C_enable_smbus_irq+0x2a>
    39f6:	687a      	ldr	r2, [r7, #4]
    39f8:	f64a 2308 	movw	r3, #43528	; 0xaa08
    39fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3a00:	429a      	cmp	r2, r3
    3a02:	d000      	beq.n	3a06 <MSS_I2C_enable_smbus_irq+0x2a>
    3a04:	be00      	bkpt	0x0000

	/* Enable any interrupts selected by the user */
    if ( this_i2c == &g_mss_i2c0 )
    3a06:	687a      	ldr	r2, [r7, #4]
    3a08:	f64a 1394 	movw	r3, #43412	; 0xa994
    3a0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3a10:	429a      	cmp	r2, r3
    3a12:	d127      	bne.n	3a64 <MSS_I2C_enable_smbus_irq+0x88>
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    3a14:	78fb      	ldrb	r3, [r7, #3]
    3a16:	f003 0301 	and.w	r3, r3, #1
    3a1a:	b2db      	uxtb	r3, r3
    3a1c:	2b00      	cmp	r3, #0
    3a1e:	d00d      	beq.n	3a3c <MSS_I2C_enable_smbus_irq+0x60>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
        	NVIC_ClearPendingIRQ( I2C0_SMBAlert_IRQn );
    3a20:	f04f 000f 	mov.w	r0, #15
    3a24:	f7fe ff70 	bl	2908 <NVIC_ClearPendingIRQ>
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x01u;
    3a28:	687b      	ldr	r3, [r7, #4]
    3a2a:	69db      	ldr	r3, [r3, #28]
    3a2c:	f04f 0201 	mov.w	r2, #1
    3a30:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C0_SMBAlert_IRQn );
    3a34:	f04f 000f 	mov.w	r0, #15
    3a38:	f7fe ff2c 	bl	2894 <NVIC_EnableIRQ>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    3a3c:	78fb      	ldrb	r3, [r7, #3]
    3a3e:	f003 0302 	and.w	r3, r3, #2
    3a42:	2b00      	cmp	r3, #0
    3a44:	d036      	beq.n	3ab4 <MSS_I2C_enable_smbus_irq+0xd8>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C0_SMBus_IRQn );
    3a46:	f04f 0010 	mov.w	r0, #16
    3a4a:	f7fe ff5d 	bl	2908 <NVIC_ClearPendingIRQ>
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
    3a4e:	687b      	ldr	r3, [r7, #4]
    3a50:	69db      	ldr	r3, [r3, #28]
    3a52:	f04f 0201 	mov.w	r2, #1
    3a56:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C0_SMBus_IRQn );
    3a5a:	f04f 0010 	mov.w	r0, #16
    3a5e:	f7fe ff19 	bl	2894 <NVIC_EnableIRQ>
    3a62:	e028      	b.n	3ab6 <MSS_I2C_enable_smbus_irq+0xda>
        }
    }
    else
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    3a64:	78fb      	ldrb	r3, [r7, #3]
    3a66:	f003 0301 	and.w	r3, r3, #1
    3a6a:	b2db      	uxtb	r3, r3
    3a6c:	2b00      	cmp	r3, #0
    3a6e:	d00d      	beq.n	3a8c <MSS_I2C_enable_smbus_irq+0xb0>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C1_SMBAlert_IRQn );
    3a70:	f04f 0012 	mov.w	r0, #18
    3a74:	f7fe ff48 	bl	2908 <NVIC_ClearPendingIRQ>
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x01u;
    3a78:	687b      	ldr	r3, [r7, #4]
    3a7a:	69db      	ldr	r3, [r3, #28]
    3a7c:	f04f 0201 	mov.w	r2, #1
    3a80:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBAlert_IRQn );
    3a84:	f04f 0012 	mov.w	r0, #18
    3a88:	f7fe ff04 	bl	2894 <NVIC_EnableIRQ>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    3a8c:	78fb      	ldrb	r3, [r7, #3]
    3a8e:	f003 0302 	and.w	r3, r3, #2
    3a92:	2b00      	cmp	r3, #0
    3a94:	d00f      	beq.n	3ab6 <MSS_I2C_enable_smbus_irq+0xda>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C1_SMBus_IRQn );
    3a96:	f04f 0013 	mov.w	r0, #19
    3a9a:	f7fe ff35 	bl	2908 <NVIC_ClearPendingIRQ>
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
    3a9e:	687b      	ldr	r3, [r7, #4]
    3aa0:	69db      	ldr	r3, [r3, #28]
    3aa2:	f04f 0201 	mov.w	r2, #1
    3aa6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBus_IRQn );
    3aaa:	f04f 0013 	mov.w	r0, #19
    3aae:	f7fe fef1 	bl	2894 <NVIC_EnableIRQ>
    3ab2:	e000      	b.n	3ab6 <MSS_I2C_enable_smbus_irq+0xda>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C0_SMBus_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C0_SMBus_IRQn );
    3ab4:	bf00      	nop
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBus_IRQn );
        }
    }
}
    3ab6:	f107 0708 	add.w	r7, r7, #8
    3aba:	46bd      	mov	sp, r7
    3abc:	bd80      	pop	{r7, pc}
    3abe:	bf00      	nop

00003ac0 <MSS_I2C_disable_smbus_irq>:
void MSS_I2C_disable_smbus_irq
(
    mss_i2c_instance_t * this_i2c,
    uint8_t  irq_type
)
{
    3ac0:	b580      	push	{r7, lr}
    3ac2:	b082      	sub	sp, #8
    3ac4:	af00      	add	r7, sp, #0
    3ac6:	6078      	str	r0, [r7, #4]
    3ac8:	460b      	mov	r3, r1
    3aca:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    3acc:	687a      	ldr	r2, [r7, #4]
    3ace:	f64a 1394 	movw	r3, #43412	; 0xa994
    3ad2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3ad6:	429a      	cmp	r2, r3
    3ad8:	d007      	beq.n	3aea <MSS_I2C_disable_smbus_irq+0x2a>
    3ada:	687a      	ldr	r2, [r7, #4]
    3adc:	f64a 2308 	movw	r3, #43528	; 0xaa08
    3ae0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3ae4:	429a      	cmp	r2, r3
    3ae6:	d000      	beq.n	3aea <MSS_I2C_disable_smbus_irq+0x2a>
    3ae8:	be00      	bkpt	0x0000

	/* Disable any interrupts selected by the user */
    if ( this_i2c == &g_mss_i2c0 )
    3aea:	687a      	ldr	r2, [r7, #4]
    3aec:	f64a 1394 	movw	r3, #43412	; 0xa994
    3af0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3af4:	429a      	cmp	r2, r3
    3af6:	d11f      	bne.n	3b38 <MSS_I2C_disable_smbus_irq+0x78>
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    3af8:	78fb      	ldrb	r3, [r7, #3]
    3afa:	f003 0301 	and.w	r3, r3, #1
    3afe:	b2db      	uxtb	r3, r3
    3b00:	2b00      	cmp	r3, #0
    3b02:	d009      	beq.n	3b18 <MSS_I2C_disable_smbus_irq+0x58>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x00u;
    3b04:	687b      	ldr	r3, [r7, #4]
    3b06:	69db      	ldr	r3, [r3, #28]
    3b08:	f04f 0200 	mov.w	r2, #0
    3b0c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
            NVIC_DisableIRQ( I2C0_SMBAlert_IRQn );
    3b10:	f04f 000f 	mov.w	r0, #15
    3b14:	f7fe feda 	bl	28cc <NVIC_DisableIRQ>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    3b18:	78fb      	ldrb	r3, [r7, #3]
    3b1a:	f003 0302 	and.w	r3, r3, #2
    3b1e:	2b00      	cmp	r3, #0
    3b20:	d02a      	beq.n	3b78 <MSS_I2C_disable_smbus_irq+0xb8>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
    3b22:	687b      	ldr	r3, [r7, #4]
    3b24:	69db      	ldr	r3, [r3, #28]
    3b26:	f04f 0200 	mov.w	r2, #0
    3b2a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            NVIC_DisableIRQ( I2C0_SMBus_IRQn );
    3b2e:	f04f 0010 	mov.w	r0, #16
    3b32:	f7fe fecb 	bl	28cc <NVIC_DisableIRQ>
    3b36:	e020      	b.n	3b7a <MSS_I2C_disable_smbus_irq+0xba>
        }
    }
    else
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    3b38:	78fb      	ldrb	r3, [r7, #3]
    3b3a:	f003 0301 	and.w	r3, r3, #1
    3b3e:	b2db      	uxtb	r3, r3
    3b40:	2b00      	cmp	r3, #0
    3b42:	d009      	beq.n	3b58 <MSS_I2C_disable_smbus_irq+0x98>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x00u;
    3b44:	687b      	ldr	r3, [r7, #4]
    3b46:	69db      	ldr	r3, [r3, #28]
    3b48:	f04f 0200 	mov.w	r2, #0
    3b4c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
            NVIC_DisableIRQ( I2C1_SMBAlert_IRQn );
    3b50:	f04f 0012 	mov.w	r0, #18
    3b54:	f7fe feba 	bl	28cc <NVIC_DisableIRQ>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    3b58:	78fb      	ldrb	r3, [r7, #3]
    3b5a:	f003 0302 	and.w	r3, r3, #2
    3b5e:	2b00      	cmp	r3, #0
    3b60:	d00b      	beq.n	3b7a <MSS_I2C_disable_smbus_irq+0xba>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
    3b62:	687b      	ldr	r3, [r7, #4]
    3b64:	69db      	ldr	r3, [r3, #28]
    3b66:	f04f 0200 	mov.w	r2, #0
    3b6a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            NVIC_DisableIRQ( I2C1_SMBus_IRQn );
    3b6e:	f04f 0013 	mov.w	r0, #19
    3b72:	f7fe feab 	bl	28cc <NVIC_DisableIRQ>
    3b76:	e000      	b.n	3b7a <MSS_I2C_disable_smbus_irq+0xba>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
            NVIC_DisableIRQ( I2C0_SMBus_IRQn );
    3b78:	bf00      	nop
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
            NVIC_DisableIRQ( I2C1_SMBus_IRQn );
        }
    }
}
    3b7a:	f107 0708 	add.w	r7, r7, #8
    3b7e:	46bd      	mov	sp, r7
    3b80:	bd80      	pop	{r7, pc}
    3b82:	bf00      	nop

00003b84 <MSS_I2C_suspend_smbus_slave>:
 */
void MSS_I2C_suspend_smbus_slave
(
    mss_i2c_instance_t * this_i2c
)
{
    3b84:	b480      	push	{r7}
    3b86:	b083      	sub	sp, #12
    3b88:	af00      	add	r7, sp, #0
    3b8a:	6078      	str	r0, [r7, #4]
    /* Active low output so 0 asserts condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBSUS_NO = 0x00u;
    3b8c:	687b      	ldr	r3, [r7, #4]
    3b8e:	69db      	ldr	r3, [r3, #28]
    3b90:	f04f 0200 	mov.w	r2, #0
    3b94:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}
    3b98:	f107 070c 	add.w	r7, r7, #12
    3b9c:	46bd      	mov	sp, r7
    3b9e:	bc80      	pop	{r7}
    3ba0:	4770      	bx	lr
    3ba2:	bf00      	nop

00003ba4 <MSS_I2C_resume_smbus_slave>:
 */
void MSS_I2C_resume_smbus_slave
(
    mss_i2c_instance_t * this_i2c
)
{
    3ba4:	b480      	push	{r7}
    3ba6:	b083      	sub	sp, #12
    3ba8:	af00      	add	r7, sp, #0
    3baa:	6078      	str	r0, [r7, #4]
    /* Active low output so 1 clears condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBSUS_NO = 0x01u;
    3bac:	687b      	ldr	r3, [r7, #4]
    3bae:	69db      	ldr	r3, [r3, #28]
    3bb0:	f04f 0201 	mov.w	r2, #1
    3bb4:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}
    3bb8:	f107 070c 	add.w	r7, r7, #12
    3bbc:	46bd      	mov	sp, r7
    3bbe:	bc80      	pop	{r7}
    3bc0:	4770      	bx	lr
    3bc2:	bf00      	nop

00003bc4 <MSS_I2C_reset_smbus>:
 */
void MSS_I2C_reset_smbus
(
    mss_i2c_instance_t * this_i2c
)
{
    3bc4:	b480      	push	{r7}
    3bc6:	b083      	sub	sp, #12
    3bc8:	af00      	add	r7, sp, #0
    3bca:	6078      	str	r0, [r7, #4]
    this_i2c->hw_smb_reg_bit->SMB_SMBus_Reset = 0x01u;
    3bcc:	687b      	ldr	r3, [r7, #4]
    3bce:	69db      	ldr	r3, [r3, #28]
    3bd0:	f04f 0201 	mov.w	r2, #1
    3bd4:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
}
    3bd8:	f107 070c 	add.w	r7, r7, #12
    3bdc:	46bd      	mov	sp, r7
    3bde:	bc80      	pop	{r7}
    3be0:	4770      	bx	lr
    3be2:	bf00      	nop

00003be4 <MSS_I2C_set_smbus_alert>:
 */
void MSS_I2C_set_smbus_alert
(
    mss_i2c_instance_t * this_i2c
)
{
    3be4:	b480      	push	{r7}
    3be6:	b083      	sub	sp, #12
    3be8:	af00      	add	r7, sp, #0
    3bea:	6078      	str	r0, [r7, #4]
    /* Active low output so 0 asserts condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBALERT_NO = 0x00u;
    3bec:	687b      	ldr	r3, [r7, #4]
    3bee:	69db      	ldr	r3, [r3, #28]
    3bf0:	f04f 0200 	mov.w	r2, #0
    3bf4:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
    3bf8:	f107 070c 	add.w	r7, r7, #12
    3bfc:	46bd      	mov	sp, r7
    3bfe:	bc80      	pop	{r7}
    3c00:	4770      	bx	lr
    3c02:	bf00      	nop

00003c04 <MSS_I2C_clear_smbus_alert>:
 */
void MSS_I2C_clear_smbus_alert
(
    mss_i2c_instance_t * this_i2c
)
{
    3c04:	b480      	push	{r7}
    3c06:	b083      	sub	sp, #12
    3c08:	af00      	add	r7, sp, #0
    3c0a:	6078      	str	r0, [r7, #4]
    /* Active low output so 1 clears condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBALERT_NO = 0x01u;
    3c0c:	687b      	ldr	r3, [r7, #4]
    3c0e:	69db      	ldr	r3, [r3, #28]
    3c10:	f04f 0201 	mov.w	r2, #1
    3c14:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
    3c18:	f107 070c 	add.w	r7, r7, #12
    3c1c:	46bd      	mov	sp, r7
    3c1e:	bc80      	pop	{r7}
    3c20:	4770      	bx	lr
    3c22:	bf00      	nop

00003c24 <MSS_I2C_set_gca>:

void MSS_I2C_set_gca
(
    mss_i2c_instance_t * this_i2c
)
{
    3c24:	b480      	push	{r7}
    3c26:	b083      	sub	sp, #12
    3c28:	af00      	add	r7, sp, #0
    3c2a:	6078      	str	r0, [r7, #4]
    /* accept GC addressing. */
    this_i2c->hw_reg_bit->ADDR_GC = 0x01u;
    3c2c:	687b      	ldr	r3, [r7, #4]
    3c2e:	699b      	ldr	r3, [r3, #24]
    3c30:	f04f 0201 	mov.w	r2, #1
    3c34:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
    3c38:	f107 070c 	add.w	r7, r7, #12
    3c3c:	46bd      	mov	sp, r7
    3c3e:	bc80      	pop	{r7}
    3c40:	4770      	bx	lr
    3c42:	bf00      	nop

00003c44 <MSS_I2C_clear_gca>:
 */
void MSS_I2C_clear_gca
(
    mss_i2c_instance_t * this_i2c
)
{
    3c44:	b480      	push	{r7}
    3c46:	b083      	sub	sp, #12
    3c48:	af00      	add	r7, sp, #0
    3c4a:	6078      	str	r0, [r7, #4]
    /* Disable GC addressing. */
    this_i2c->hw_reg_bit->ADDR_GC = 0u;
    3c4c:	687b      	ldr	r3, [r7, #4]
    3c4e:	699b      	ldr	r3, [r3, #24]
    3c50:	f04f 0200 	mov.w	r2, #0
    3c54:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
    3c58:	f107 070c 	add.w	r7, r7, #12
    3c5c:	46bd      	mov	sp, r7
    3c5e:	bc80      	pop	{r7}
    3c60:	4770      	bx	lr
    3c62:	bf00      	nop

00003c64 <MSS_I2C_set_user_data>:
void MSS_I2C_set_user_data
(
    mss_i2c_instance_t * this_i2c,
    void * p_user_data
)
{
    3c64:	b480      	push	{r7}
    3c66:	b083      	sub	sp, #12
    3c68:	af00      	add	r7, sp, #0
    3c6a:	6078      	str	r0, [r7, #4]
    3c6c:	6039      	str	r1, [r7, #0]
    this_i2c->p_user_data = p_user_data ;
    3c6e:	687b      	ldr	r3, [r7, #4]
    3c70:	683a      	ldr	r2, [r7, #0]
    3c72:	66da      	str	r2, [r3, #108]	; 0x6c
}
    3c74:	f107 070c 	add.w	r7, r7, #12
    3c78:	46bd      	mov	sp, r7
    3c7a:	bc80      	pop	{r7}
    3c7c:	4770      	bx	lr
    3c7e:	bf00      	nop

00003c80 <MSS_I2C_get_user_data>:
 */
void * MSS_I2C_get_user_data
(
    mss_i2c_instance_t * this_i2c
)
{
    3c80:	b480      	push	{r7}
    3c82:	b083      	sub	sp, #12
    3c84:	af00      	add	r7, sp, #0
    3c86:	6078      	str	r0, [r7, #4]
    return( this_i2c->p_user_data);
    3c88:	687b      	ldr	r3, [r7, #4]
    3c8a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
}
    3c8c:	4618      	mov	r0, r3
    3c8e:	f107 070c 	add.w	r7, r7, #12
    3c92:	46bd      	mov	sp, r7
    3c94:	bc80      	pop	{r7}
    3c96:	4770      	bx	lr

00003c98 <disable_interrupts>:
/*------------------------------------------------------------------------------
 *
 */
static uint32_t disable_interrupts( void )
{
    3c98:	b580      	push	{r7, lr}
    3c9a:	b082      	sub	sp, #8
    3c9c:	af00      	add	r7, sp, #0
    uint32_t primask;
    primask = __get_PRIMASK();
    3c9e:	f006 f80f 	bl	9cc0 <__get_PRIMASK>
    3ca2:	4603      	mov	r3, r0
    3ca4:	607b      	str	r3, [r7, #4]
    __set_PRIMASK(1u);
    3ca6:	f04f 0001 	mov.w	r0, #1
    3caa:	f006 f819 	bl	9ce0 <__set_PRIMASK>
    return primask;
    3cae:	687b      	ldr	r3, [r7, #4]
}
    3cb0:	4618      	mov	r0, r3
    3cb2:	f107 0708 	add.w	r7, r7, #8
    3cb6:	46bd      	mov	sp, r7
    3cb8:	bd80      	pop	{r7, pc}
    3cba:	bf00      	nop

00003cbc <restore_interrupts>:

/*------------------------------------------------------------------------------
 *
 */
static void restore_interrupts( uint32_t primask )
{
    3cbc:	b580      	push	{r7, lr}
    3cbe:	b082      	sub	sp, #8
    3cc0:	af00      	add	r7, sp, #0
    3cc2:	6078      	str	r0, [r7, #4]
    __set_PRIMASK( primask );
    3cc4:	6878      	ldr	r0, [r7, #4]
    3cc6:	f006 f80b 	bl	9ce0 <__set_PRIMASK>
}
    3cca:	f107 0708 	add.w	r7, r7, #8
    3cce:	46bd      	mov	sp, r7
    3cd0:	bd80      	pop	{r7, pc}
    3cd2:	bf00      	nop

00003cd4 <I2C0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C0_IRQHandler( void )
#else
void I2C0_IRQHandler( void )
#endif
{
    3cd4:	4668      	mov	r0, sp
    3cd6:	f020 0107 	bic.w	r1, r0, #7
    3cda:	468d      	mov	sp, r1
    3cdc:	b589      	push	{r0, r3, r7, lr}
    3cde:	af00      	add	r7, sp, #0
    mss_i2c_isr( &g_mss_i2c0 );
    3ce0:	f64a 1094 	movw	r0, #43412	; 0xa994
    3ce4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3ce8:	f7ff f9ea 	bl	30c0 <mss_i2c_isr>
    NVIC_ClearPendingIRQ( I2C0_IRQn );
    3cec:	f04f 000e 	mov.w	r0, #14
    3cf0:	f7fe fe0a 	bl	2908 <NVIC_ClearPendingIRQ>
}
    3cf4:	46bd      	mov	sp, r7
    3cf6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3cfa:	4685      	mov	sp, r0
    3cfc:	4770      	bx	lr
    3cfe:	bf00      	nop

00003d00 <I2C1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C1_IRQHandler( void )
#else
void I2C1_IRQHandler( void )
#endif
{
    3d00:	4668      	mov	r0, sp
    3d02:	f020 0107 	bic.w	r1, r0, #7
    3d06:	468d      	mov	sp, r1
    3d08:	b589      	push	{r0, r3, r7, lr}
    3d0a:	af00      	add	r7, sp, #0
    mss_i2c_isr( &g_mss_i2c1 );
    3d0c:	f64a 2008 	movw	r0, #43528	; 0xaa08
    3d10:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3d14:	f7ff f9d4 	bl	30c0 <mss_i2c_isr>
    NVIC_ClearPendingIRQ( I2C1_IRQn );
    3d18:	f04f 0011 	mov.w	r0, #17
    3d1c:	f7fe fdf4 	bl	2908 <NVIC_ClearPendingIRQ>
}
    3d20:	46bd      	mov	sp, r7
    3d22:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3d26:	4685      	mov	sp, r0
    3d28:	4770      	bx	lr
    3d2a:	bf00      	nop

00003d2c <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    3d2c:	b480      	push	{r7}
    3d2e:	b083      	sub	sp, #12
    3d30:	af00      	add	r7, sp, #0
    3d32:	4603      	mov	r3, r0
    3d34:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    3d36:	f24e 1300 	movw	r3, #57600	; 0xe100
    3d3a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3d3e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    3d42:	ea4f 1252 	mov.w	r2, r2, lsr #5
    3d46:	88f9      	ldrh	r1, [r7, #6]
    3d48:	f001 011f 	and.w	r1, r1, #31
    3d4c:	f04f 0001 	mov.w	r0, #1
    3d50:	fa00 f101 	lsl.w	r1, r0, r1
    3d54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    3d58:	f107 070c 	add.w	r7, r7, #12
    3d5c:	46bd      	mov	sp, r7
    3d5e:	bc80      	pop	{r7}
    3d60:	4770      	bx	lr
    3d62:	bf00      	nop

00003d64 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    3d64:	b480      	push	{r7}
    3d66:	b083      	sub	sp, #12
    3d68:	af00      	add	r7, sp, #0
    3d6a:	4603      	mov	r3, r0
    3d6c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    3d6e:	f24e 1300 	movw	r3, #57600	; 0xe100
    3d72:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3d76:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    3d7a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    3d7e:	88f9      	ldrh	r1, [r7, #6]
    3d80:	f001 011f 	and.w	r1, r1, #31
    3d84:	f04f 0001 	mov.w	r0, #1
    3d88:	fa00 f101 	lsl.w	r1, r0, r1
    3d8c:	f102 0260 	add.w	r2, r2, #96	; 0x60
    3d90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    3d94:	f107 070c 	add.w	r7, r7, #12
    3d98:	46bd      	mov	sp, r7
    3d9a:	bc80      	pop	{r7}
    3d9c:	4770      	bx	lr
    3d9e:	bf00      	nop

00003da0 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
    3da0:	b580      	push	{r7, lr}
    3da2:	b082      	sub	sp, #8
    3da4:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    3da6:	f242 0300 	movw	r3, #8192	; 0x2000
    3daa:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3dae:	f242 0200 	movw	r2, #8192	; 0x2000
    3db2:	f2ce 0204 	movt	r2, #57348	; 0xe004
    3db6:	6b12      	ldr	r2, [r2, #48]	; 0x30
    3db8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    3dbc:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    3dbe:	f04f 0300 	mov.w	r3, #0
    3dc2:	607b      	str	r3, [r7, #4]
    3dc4:	e00e      	b.n	3de4 <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    3dc6:	687a      	ldr	r2, [r7, #4]
    3dc8:	f64a 4384 	movw	r3, #44164	; 0xac84
    3dcc:	f2c0 0301 	movt	r3, #1
    3dd0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    3dd4:	b21b      	sxth	r3, r3
    3dd6:	4618      	mov	r0, r3
    3dd8:	f7ff ffc4 	bl	3d64 <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    3ddc:	687b      	ldr	r3, [r7, #4]
    3dde:	f103 0301 	add.w	r3, r3, #1
    3de2:	607b      	str	r3, [r7, #4]
    3de4:	687b      	ldr	r3, [r7, #4]
    3de6:	2b1f      	cmp	r3, #31
    3de8:	d9ed      	bls.n	3dc6 <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
    3dea:	f242 0300 	movw	r3, #8192	; 0x2000
    3dee:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3df2:	f242 0200 	movw	r2, #8192	; 0x2000
    3df6:	f2ce 0204 	movt	r2, #57348	; 0xe004
    3dfa:	6b12      	ldr	r2, [r2, #48]	; 0x30
    3dfc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    3e00:	631a      	str	r2, [r3, #48]	; 0x30
}
    3e02:	f107 0708 	add.w	r7, r7, #8
    3e06:	46bd      	mov	sp, r7
    3e08:	bd80      	pop	{r7, pc}
    3e0a:	bf00      	nop

00003e0c <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
    3e0c:	b480      	push	{r7}
    3e0e:	b085      	sub	sp, #20
    3e10:	af00      	add	r7, sp, #0
    3e12:	4603      	mov	r3, r0
    3e14:	6039      	str	r1, [r7, #0]
    3e16:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    3e18:	79fb      	ldrb	r3, [r7, #7]
    3e1a:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    3e1c:	68fb      	ldr	r3, [r7, #12]
    3e1e:	2b1f      	cmp	r3, #31
    3e20:	d900      	bls.n	3e24 <MSS_GPIO_config+0x18>
    3e22:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    3e24:	68fb      	ldr	r3, [r7, #12]
    3e26:	2b1f      	cmp	r3, #31
    3e28:	d808      	bhi.n	3e3c <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    3e2a:	68fa      	ldr	r2, [r7, #12]
    3e2c:	f64a 4304 	movw	r3, #44036	; 0xac04
    3e30:	f2c0 0301 	movt	r3, #1
    3e34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3e38:	683a      	ldr	r2, [r7, #0]
    3e3a:	601a      	str	r2, [r3, #0]
    }
}
    3e3c:	f107 0714 	add.w	r7, r7, #20
    3e40:	46bd      	mov	sp, r7
    3e42:	bc80      	pop	{r7}
    3e44:	4770      	bx	lr
    3e46:	bf00      	nop

00003e48 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
    3e48:	b480      	push	{r7}
    3e4a:	b085      	sub	sp, #20
    3e4c:	af00      	add	r7, sp, #0
    3e4e:	4602      	mov	r2, r0
    3e50:	460b      	mov	r3, r1
    3e52:	71fa      	strb	r2, [r7, #7]
    3e54:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
    3e56:	79fb      	ldrb	r3, [r7, #7]
    3e58:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    3e5a:	68fb      	ldr	r3, [r7, #12]
    3e5c:	2b1f      	cmp	r3, #31
    3e5e:	d900      	bls.n	3e62 <MSS_GPIO_set_output+0x1a>
    3e60:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    3e62:	68fb      	ldr	r3, [r7, #12]
    3e64:	2b1f      	cmp	r3, #31
    3e66:	d809      	bhi.n	3e7c <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
    3e68:	f240 0300 	movw	r3, #0
    3e6c:	f2c4 2326 	movt	r3, #16934	; 0x4226
    3e70:	68fa      	ldr	r2, [r7, #12]
    3e72:	79b9      	ldrb	r1, [r7, #6]
    3e74:	f502 6288 	add.w	r2, r2, #1088	; 0x440
    3e78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
    3e7c:	f107 0714 	add.w	r7, r7, #20
    3e80:	46bd      	mov	sp, r7
    3e82:	bc80      	pop	{r7}
    3e84:	4770      	bx	lr
    3e86:	bf00      	nop

00003e88 <MSS_GPIO_drive_inout>:
void MSS_GPIO_drive_inout
(
    mss_gpio_id_t port_id,
    mss_gpio_inout_state_t inout_state
)
{
    3e88:	b480      	push	{r7}
    3e8a:	b087      	sub	sp, #28
    3e8c:	af00      	add	r7, sp, #0
    3e8e:	4602      	mov	r2, r0
    3e90:	460b      	mov	r3, r1
    3e92:	71fa      	strb	r2, [r7, #7]
    3e94:	71bb      	strb	r3, [r7, #6]
    uint32_t outputs_state;
    uint32_t config;
    uint32_t gpio_idx = (uint32_t)port_id;
    3e96:	79fb      	ldrb	r3, [r7, #7]
    3e98:	617b      	str	r3, [r7, #20]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    3e9a:	697b      	ldr	r3, [r7, #20]
    3e9c:	2b1f      	cmp	r3, #31
    3e9e:	d900      	bls.n	3ea2 <MSS_GPIO_drive_inout+0x1a>
    3ea0:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    3ea2:	697b      	ldr	r3, [r7, #20]
    3ea4:	2b1f      	cmp	r3, #31
    3ea6:	d87d      	bhi.n	3fa4 <MSS_GPIO_drive_inout+0x11c>
    {
        switch( inout_state )
    3ea8:	79bb      	ldrb	r3, [r7, #6]
    3eaa:	2b01      	cmp	r3, #1
    3eac:	d004      	beq.n	3eb8 <MSS_GPIO_drive_inout+0x30>
    3eae:	2b02      	cmp	r3, #2
    3eb0:	d060      	beq.n	3f74 <MSS_GPIO_drive_inout+0xec>
    3eb2:	2b00      	cmp	r3, #0
    3eb4:	d02e      	beq.n	3f14 <MSS_GPIO_drive_inout+0x8c>
    3eb6:	e074      	b.n	3fa2 <MSS_GPIO_drive_inout+0x11a>
        {
        case MSS_GPIO_DRIVE_HIGH:
            /* Set output high */
            outputs_state = GPIO->GPIO_OUT;
    3eb8:	f243 0300 	movw	r3, #12288	; 0x3000
    3ebc:	f2c4 0301 	movt	r3, #16385	; 0x4001
    3ec0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    3ec4:	60fb      	str	r3, [r7, #12]
            outputs_state |= (uint32_t)1 << gpio_idx;
    3ec6:	697b      	ldr	r3, [r7, #20]
    3ec8:	f04f 0201 	mov.w	r2, #1
    3ecc:	fa02 f303 	lsl.w	r3, r2, r3
    3ed0:	68fa      	ldr	r2, [r7, #12]
    3ed2:	ea42 0303 	orr.w	r3, r2, r3
    3ed6:	60fb      	str	r3, [r7, #12]
            GPIO->GPIO_OUT = outputs_state;
    3ed8:	f243 0300 	movw	r3, #12288	; 0x3000
    3edc:	f2c4 0301 	movt	r3, #16385	; 0x4001
    3ee0:	68fa      	ldr	r2, [r7, #12]
    3ee2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    3ee6:	697a      	ldr	r2, [r7, #20]
    3ee8:	f64a 4304 	movw	r3, #44036	; 0xac04
    3eec:	f2c0 0301 	movt	r3, #1
    3ef0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3ef4:	681b      	ldr	r3, [r3, #0]
    3ef6:	613b      	str	r3, [r7, #16]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
    3ef8:	693b      	ldr	r3, [r7, #16]
    3efa:	f043 0304 	orr.w	r3, r3, #4
    3efe:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    3f00:	697a      	ldr	r2, [r7, #20]
    3f02:	f64a 4304 	movw	r3, #44036	; 0xac04
    3f06:	f2c0 0301 	movt	r3, #1
    3f0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3f0e:	693a      	ldr	r2, [r7, #16]
    3f10:	601a      	str	r2, [r3, #0]
            break;
    3f12:	e047      	b.n	3fa4 <MSS_GPIO_drive_inout+0x11c>
            
        case MSS_GPIO_DRIVE_LOW:
            /* Set output low */
            outputs_state = GPIO->GPIO_OUT;
    3f14:	f243 0300 	movw	r3, #12288	; 0x3000
    3f18:	f2c4 0301 	movt	r3, #16385	; 0x4001
    3f1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    3f20:	60fb      	str	r3, [r7, #12]
            outputs_state &= ~((uint32_t)((uint32_t)1 << gpio_idx));
    3f22:	697b      	ldr	r3, [r7, #20]
    3f24:	f04f 0201 	mov.w	r2, #1
    3f28:	fa02 f303 	lsl.w	r3, r2, r3
    3f2c:	ea6f 0303 	mvn.w	r3, r3
    3f30:	68fa      	ldr	r2, [r7, #12]
    3f32:	ea02 0303 	and.w	r3, r2, r3
    3f36:	60fb      	str	r3, [r7, #12]
            GPIO->GPIO_OUT = outputs_state;
    3f38:	f243 0300 	movw	r3, #12288	; 0x3000
    3f3c:	f2c4 0301 	movt	r3, #16385	; 0x4001
    3f40:	68fa      	ldr	r2, [r7, #12]
    3f42:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    3f46:	697a      	ldr	r2, [r7, #20]
    3f48:	f64a 4304 	movw	r3, #44036	; 0xac04
    3f4c:	f2c0 0301 	movt	r3, #1
    3f50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3f54:	681b      	ldr	r3, [r3, #0]
    3f56:	613b      	str	r3, [r7, #16]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
    3f58:	693b      	ldr	r3, [r7, #16]
    3f5a:	f043 0304 	orr.w	r3, r3, #4
    3f5e:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    3f60:	697a      	ldr	r2, [r7, #20]
    3f62:	f64a 4304 	movw	r3, #44036	; 0xac04
    3f66:	f2c0 0301 	movt	r3, #1
    3f6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3f6e:	693a      	ldr	r2, [r7, #16]
    3f70:	601a      	str	r2, [r3, #0]
            break;
    3f72:	e017      	b.n	3fa4 <MSS_GPIO_drive_inout+0x11c>
            
        case MSS_GPIO_HIGH_Z:
            /* Disable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    3f74:	697a      	ldr	r2, [r7, #20]
    3f76:	f64a 4304 	movw	r3, #44036	; 0xac04
    3f7a:	f2c0 0301 	movt	r3, #1
    3f7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3f82:	681b      	ldr	r3, [r3, #0]
    3f84:	613b      	str	r3, [r7, #16]
            config &= ~OUTPUT_BUFFER_ENABLE_MASK;
    3f86:	693b      	ldr	r3, [r7, #16]
    3f88:	f023 0304 	bic.w	r3, r3, #4
    3f8c:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    3f8e:	697a      	ldr	r2, [r7, #20]
    3f90:	f64a 4304 	movw	r3, #44036	; 0xac04
    3f94:	f2c0 0301 	movt	r3, #1
    3f98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3f9c:	693a      	ldr	r2, [r7, #16]
    3f9e:	601a      	str	r2, [r3, #0]
            break;
    3fa0:	e000      	b.n	3fa4 <MSS_GPIO_drive_inout+0x11c>
            
        default:
            ASSERT(0);
    3fa2:	be00      	bkpt	0x0000
            break;
        }
    }
}
    3fa4:	f107 071c 	add.w	r7, r7, #28
    3fa8:	46bd      	mov	sp, r7
    3faa:	bc80      	pop	{r7}
    3fac:	4770      	bx	lr
    3fae:	bf00      	nop

00003fb0 <MSS_GPIO_enable_irq>:
 */
void MSS_GPIO_enable_irq
(
    mss_gpio_id_t port_id
)
{
    3fb0:	b580      	push	{r7, lr}
    3fb2:	b084      	sub	sp, #16
    3fb4:	af00      	add	r7, sp, #0
    3fb6:	4603      	mov	r3, r0
    3fb8:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    3fba:	79fb      	ldrb	r3, [r7, #7]
    3fbc:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    3fbe:	68fb      	ldr	r3, [r7, #12]
    3fc0:	2b1f      	cmp	r3, #31
    3fc2:	d900      	bls.n	3fc6 <MSS_GPIO_enable_irq+0x16>
    3fc4:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    3fc6:	68fb      	ldr	r3, [r7, #12]
    3fc8:	2b1f      	cmp	r3, #31
    3fca:	d81e      	bhi.n	400a <MSS_GPIO_enable_irq+0x5a>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    3fcc:	68fa      	ldr	r2, [r7, #12]
    3fce:	f64a 4304 	movw	r3, #44036	; 0xac04
    3fd2:	f2c0 0301 	movt	r3, #1
    3fd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3fda:	681b      	ldr	r3, [r3, #0]
    3fdc:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
    3fde:	68fa      	ldr	r2, [r7, #12]
    3fe0:	f64a 4304 	movw	r3, #44036	; 0xac04
    3fe4:	f2c0 0301 	movt	r3, #1
    3fe8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3fec:	68ba      	ldr	r2, [r7, #8]
    3fee:	f042 0208 	orr.w	r2, r2, #8
    3ff2:	601a      	str	r2, [r3, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
    3ff4:	68fa      	ldr	r2, [r7, #12]
    3ff6:	f64a 4384 	movw	r3, #44164	; 0xac84
    3ffa:	f2c0 0301 	movt	r3, #1
    3ffe:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    4002:	b21b      	sxth	r3, r3
    4004:	4618      	mov	r0, r3
    4006:	f7ff fe91 	bl	3d2c <NVIC_EnableIRQ>
    }
}
    400a:	f107 0710 	add.w	r7, r7, #16
    400e:	46bd      	mov	sp, r7
    4010:	bd80      	pop	{r7, pc}
    4012:	bf00      	nop

00004014 <MSS_GPIO_disable_irq>:
 */
void MSS_GPIO_disable_irq
(
    mss_gpio_id_t port_id
)
{
    4014:	b480      	push	{r7}
    4016:	b085      	sub	sp, #20
    4018:	af00      	add	r7, sp, #0
    401a:	4603      	mov	r3, r0
    401c:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    401e:	79fb      	ldrb	r3, [r7, #7]
    4020:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    4022:	68fb      	ldr	r3, [r7, #12]
    4024:	2b1f      	cmp	r3, #31
    4026:	d900      	bls.n	402a <MSS_GPIO_disable_irq+0x16>
    4028:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    402a:	68fb      	ldr	r3, [r7, #12]
    402c:	2b1f      	cmp	r3, #31
    402e:	d813      	bhi.n	4058 <MSS_GPIO_disable_irq+0x44>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    4030:	68fa      	ldr	r2, [r7, #12]
    4032:	f64a 4304 	movw	r3, #44036	; 0xac04
    4036:	f2c0 0301 	movt	r3, #1
    403a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    403e:	681b      	ldr	r3, [r3, #0]
    4040:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value & ~GPIO_INT_ENABLE_MASK);
    4042:	68fa      	ldr	r2, [r7, #12]
    4044:	f64a 4304 	movw	r3, #44036	; 0xac04
    4048:	f2c0 0301 	movt	r3, #1
    404c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4050:	68ba      	ldr	r2, [r7, #8]
    4052:	f022 0208 	bic.w	r2, r2, #8
    4056:	601a      	str	r2, [r3, #0]
    }
}
    4058:	f107 0714 	add.w	r7, r7, #20
    405c:	46bd      	mov	sp, r7
    405e:	bc80      	pop	{r7}
    4060:	4770      	bx	lr
    4062:	bf00      	nop

00004064 <MSS_GPIO_clear_irq>:
 */
void MSS_GPIO_clear_irq
(
    mss_gpio_id_t port_id
)
{
    4064:	b580      	push	{r7, lr}
    4066:	b084      	sub	sp, #16
    4068:	af00      	add	r7, sp, #0
    406a:	4603      	mov	r3, r0
    406c:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    406e:	79fb      	ldrb	r3, [r7, #7]
    4070:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    4072:	68fb      	ldr	r3, [r7, #12]
    4074:	2b1f      	cmp	r3, #31
    4076:	d900      	bls.n	407a <MSS_GPIO_clear_irq+0x16>
    4078:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    407a:	68fb      	ldr	r3, [r7, #12]
    407c:	2b1f      	cmp	r3, #31
    407e:	d815      	bhi.n	40ac <MSS_GPIO_clear_irq+0x48>
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
    4080:	f243 0300 	movw	r3, #12288	; 0x3000
    4084:	f2c4 0301 	movt	r3, #16385	; 0x4001
    4088:	68fa      	ldr	r2, [r7, #12]
    408a:	f04f 0101 	mov.w	r1, #1
    408e:	fa01 f202 	lsl.w	r2, r1, r2
    4092:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
    4096:	68fa      	ldr	r2, [r7, #12]
    4098:	f64a 4384 	movw	r3, #44164	; 0xac84
    409c:	f2c0 0301 	movt	r3, #1
    40a0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    40a4:	b21b      	sxth	r3, r3
    40a6:	4618      	mov	r0, r3
    40a8:	f7ff fe5c 	bl	3d64 <NVIC_ClearPendingIRQ>
    }
}
    40ac:	f107 0710 	add.w	r7, r7, #16
    40b0:	46bd      	mov	sp, r7
    40b2:	bd80      	pop	{r7, pc}

000040b4 <mss_mac_crc32>:
(
    uint32_t value,
    const uint8_t *data,
    uint32_t data_length
)
{
    40b4:	b480      	push	{r7}
    40b6:	b087      	sub	sp, #28
    40b8:	af00      	add	r7, sp, #0
    40ba:	60f8      	str	r0, [r7, #12]
    40bc:	60b9      	str	r1, [r7, #8]
    40be:	607a      	str	r2, [r7, #4]
  uint32_t a;
  
  for(a=0; a<data_length; a++) {
    40c0:	f04f 0300 	mov.w	r3, #0
    40c4:	617b      	str	r3, [r7, #20]
    40c6:	e019      	b.n	40fc <mss_mac_crc32+0x48>
	value = crc32_table[(value ^ data[a]) & 0xff] ^ (value >> 8);
    40c8:	68ba      	ldr	r2, [r7, #8]
    40ca:	697b      	ldr	r3, [r7, #20]
    40cc:	4413      	add	r3, r2
    40ce:	781b      	ldrb	r3, [r3, #0]
    40d0:	461a      	mov	r2, r3
    40d2:	68fb      	ldr	r3, [r7, #12]
    40d4:	ea82 0303 	eor.w	r3, r2, r3
    40d8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    40dc:	f64a 43c4 	movw	r3, #44228	; 0xacc4
    40e0:	f2c0 0301 	movt	r3, #1
    40e4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    40e8:	68fb      	ldr	r3, [r7, #12]
    40ea:	ea4f 2313 	mov.w	r3, r3, lsr #8
    40ee:	ea82 0303 	eor.w	r3, r2, r3
    40f2:	60fb      	str	r3, [r7, #12]
    uint32_t data_length
)
{
  uint32_t a;
  
  for(a=0; a<data_length; a++) {
    40f4:	697b      	ldr	r3, [r7, #20]
    40f6:	f103 0301 	add.w	r3, r3, #1
    40fa:	617b      	str	r3, [r7, #20]
    40fc:	697a      	ldr	r2, [r7, #20]
    40fe:	687b      	ldr	r3, [r7, #4]
    4100:	429a      	cmp	r2, r3
    4102:	d3e1      	bcc.n	40c8 <mss_mac_crc32+0x14>
	value = crc32_table[(value ^ data[a]) & 0xff] ^ (value >> 8);
  }
  
  return value;
    4104:	68fb      	ldr	r3, [r7, #12]
}
    4106:	4618      	mov	r0, r3
    4108:	f107 071c 	add.w	r7, r7, #28
    410c:	46bd      	mov	sp, r7
    410e:	bc80      	pop	{r7}
    4110:	4770      	bx	lr
    4112:	bf00      	nop

00004114 <mss_ethernet_crc>:
mss_ethernet_crc
(
    const uint8_t *data,
    uint32_t data_length
)
{
    4114:	b580      	push	{r7, lr}
    4116:	b082      	sub	sp, #8
    4118:	af00      	add	r7, sp, #0
    411a:	6078      	str	r0, [r7, #4]
    411c:	6039      	str	r1, [r7, #0]
	return mss_mac_crc32( 0xffffffffUL, data, data_length );
    411e:	f04f 30ff 	mov.w	r0, #4294967295
    4122:	6879      	ldr	r1, [r7, #4]
    4124:	683a      	ldr	r2, [r7, #0]
    4126:	f7ff ffc5 	bl	40b4 <mss_mac_crc32>
    412a:	4603      	mov	r3, r0
}
    412c:	4618      	mov	r0, r3
    412e:	f107 0708 	add.w	r7, r7, #8
    4132:	46bd      	mov	sp, r7
    4134:	bd80      	pop	{r7, pc}
    4136:	bf00      	nop

00004138 <MSS_MAC_init>:
void
MSS_MAC_init
(
	uint8_t phy_address
)
{
    4138:	b580      	push	{r7, lr}
    413a:	b08a      	sub	sp, #40	; 0x28
    413c:	af00      	add	r7, sp, #0
    413e:	4603      	mov	r3, r0
    4140:	71fb      	strb	r3, [r7, #7]
    const uint8_t mac_address[6] = { DEFAULT_MAC_ADDRESS };
    4142:	f24b 2214 	movw	r2, #45588	; 0xb214
    4146:	f2c0 0201 	movt	r2, #1
    414a:	f107 030c 	add.w	r3, r7, #12
    414e:	e892 0003 	ldmia.w	r2, {r0, r1}
    4152:	6018      	str	r0, [r3, #0]
    4154:	f103 0304 	add.w	r3, r3, #4
    4158:	8019      	strh	r1, [r3, #0]
    int32_t a;

	/* To start with all buffers are free. */
	for( a = 0; a < macNUM_BUFFERS; a++ )
    415a:	f04f 0300 	mov.w	r3, #0
    415e:	617b      	str	r3, [r7, #20]
    4160:	e00b      	b.n	417a <MSS_MAC_init+0x42>
	{
		ucMACBufferInUse[ a ] = pdFALSE;
    4162:	697a      	ldr	r2, [r7, #20]
    4164:	f642 63c8 	movw	r3, #11976	; 0x2ec8
    4168:	f2c2 0300 	movt	r3, #8192	; 0x2000
    416c:	f04f 0100 	mov.w	r1, #0
    4170:	5499      	strb	r1, [r3, r2]
{
    const uint8_t mac_address[6] = { DEFAULT_MAC_ADDRESS };
    int32_t a;

	/* To start with all buffers are free. */
	for( a = 0; a < macNUM_BUFFERS; a++ )
    4172:	697b      	ldr	r3, [r7, #20]
    4174:	f103 0301 	add.w	r3, r3, #1
    4178:	617b      	str	r3, [r7, #20]
    417a:	697b      	ldr	r3, [r7, #20]
    417c:	2b06      	cmp	r3, #6
    417e:	ddf0      	ble.n	4162 <MSS_MAC_init+0x2a>
	{
		ucMACBufferInUse[ a ] = pdFALSE;
	}
	
    /* Try to reset chip */
    MAC_BITBAND->CSR0_SWR = 1u;
    4180:	f240 0300 	movw	r3, #0
    4184:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4188:	f04f 0201 	mov.w	r2, #1
    418c:	601a      	str	r2, [r3, #0]

    do
    {
    	vTaskDelay( 10 );
    418e:	f04f 000a 	mov.w	r0, #10
    4192:	f00c fc03 	bl	1099c <vTaskDelay>
    } while ( 1u == MAC_BITBAND->CSR0_SWR );
    4196:	f240 0300 	movw	r3, #0
    419a:	f2c4 2306 	movt	r3, #16902	; 0x4206
    419e:	681b      	ldr	r3, [r3, #0]
    41a0:	2b01      	cmp	r3, #1
    41a2:	d0f4      	beq.n	418e <MSS_MAC_init+0x56>

    /* Check reset values of some registers to constrol
     * base address validity */
    configASSERT( MAC->CSR0 == 0xFE000000uL );
    41a4:	f243 0300 	movw	r3, #12288	; 0x3000
    41a8:	f2c4 0300 	movt	r3, #16384	; 0x4000
    41ac:	681b      	ldr	r3, [r3, #0]
    41ae:	f1b3 4f7e 	cmp.w	r3, #4261412864	; 0xfe000000
    41b2:	d009      	beq.n	41c8 <MSS_MAC_init+0x90>
    41b4:	f04f 0328 	mov.w	r3, #40	; 0x28
    41b8:	f383 8811 	msr	BASEPRI, r3
    41bc:	f3bf 8f6f 	isb	sy
    41c0:	f3bf 8f4f 	dsb	sy
    41c4:	61bb      	str	r3, [r7, #24]
    41c6:	e7fe      	b.n	41c6 <MSS_MAC_init+0x8e>
    configASSERT( MAC->CSR5 == 0xF0000000uL );
    41c8:	f243 0300 	movw	r3, #12288	; 0x3000
    41cc:	f2c4 0300 	movt	r3, #16384	; 0x4000
    41d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    41d2:	f1b3 4f70 	cmp.w	r3, #4026531840	; 0xf0000000
    41d6:	d009      	beq.n	41ec <MSS_MAC_init+0xb4>
    41d8:	f04f 0328 	mov.w	r3, #40	; 0x28
    41dc:	f383 8811 	msr	BASEPRI, r3
    41e0:	f3bf 8f6f 	isb	sy
    41e4:	f3bf 8f4f 	dsb	sy
    41e8:	61fb      	str	r3, [r7, #28]
    41ea:	e7fe      	b.n	41ea <MSS_MAC_init+0xb2>
    configASSERT( MAC->CSR6 == 0x32000040uL );
    41ec:	f243 0300 	movw	r3, #12288	; 0x3000
    41f0:	f2c4 0300 	movt	r3, #16384	; 0x4000
    41f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    41f6:	f240 0340 	movw	r3, #64	; 0x40
    41fa:	f2c3 2300 	movt	r3, #12800	; 0x3200
    41fe:	429a      	cmp	r2, r3
    4200:	d009      	beq.n	4216 <MSS_MAC_init+0xde>
    4202:	f04f 0328 	mov.w	r3, #40	; 0x28
    4206:	f383 8811 	msr	BASEPRI, r3
    420a:	f3bf 8f6f 	isb	sy
    420e:	f3bf 8f4f 	dsb	sy
    4212:	623b      	str	r3, [r7, #32]
    4214:	e7fe      	b.n	4214 <MSS_MAC_init+0xdc>

    /* Instance setup */
    MAC_memset_All( &g_mss_mac, 0u );
    4216:	f64a 207c 	movw	r0, #43644	; 0xaa7c
    421a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    421e:	f04f 0100 	mov.w	r1, #0
    4222:	f002 f857 	bl	62d4 <MAC_memset_All>

    g_mss_mac.base_address = MAC_BASE;
    4226:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    422a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    422e:	f243 0200 	movw	r2, #12288	; 0x3000
    4232:	f2c4 0200 	movt	r2, #16384	; 0x4000
    4236:	601a      	str	r2, [r3, #0]
    g_mss_mac.phy_address = phy_address;
    4238:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    423c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4240:	79fa      	ldrb	r2, [r7, #7]
    4242:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8

    for( a=0; a<RX_RING_SIZE; a++ )
    4246:	f04f 0300 	mov.w	r3, #0
    424a:	617b      	str	r3, [r7, #20]
    424c:	e03b      	b.n	42c6 <MSS_MAC_init+0x18e>
    {
        /* Give the ownership to the MAC */
        g_mss_mac.rx_descriptors[a].descriptor_0 = RDES0_OWN;
    424e:	697a      	ldr	r2, [r7, #20]
    4250:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4254:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4258:	ea4f 1202 	mov.w	r2, r2, lsl #4
    425c:	4413      	add	r3, r2
    425e:	f103 0398 	add.w	r3, r3, #152	; 0x98
    4262:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    4266:	601a      	str	r2, [r3, #0]
        g_mss_mac.rx_descriptors[a].descriptor_1 = (MSS_RX_BUFF_SIZE << RDES1_RBS1_OFFSET);
    4268:	697a      	ldr	r2, [r7, #20]
    426a:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    426e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4272:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4276:	4413      	add	r3, r2
    4278:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    427c:	f44f 62be 	mov.w	r2, #1520	; 0x5f0
    4280:	601a      	str	r2, [r3, #0]
		
		/* Allocate a buffer to the descriptor, then mark the buffer as in use
		(not free). */
        g_mss_mac.rx_descriptors[a].buffer_1 = ( unsigned long ) &( xMACBuffers.ucBuffer[ a ][ 0 ] );
    4282:	6979      	ldr	r1, [r7, #20]
    4284:	f240 6318 	movw	r3, #1560	; 0x618
    4288:	f2c2 0300 	movt	r3, #8192	; 0x2000
    428c:	697a      	ldr	r2, [r7, #20]
    428e:	f44f 60ba 	mov.w	r0, #1488	; 0x5d0
    4292:	fb00 f202 	mul.w	r2, r0, r2
    4296:	4413      	add	r3, r2
    4298:	461a      	mov	r2, r3
    429a:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    429e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    42a2:	f101 010a 	add.w	r1, r1, #10
    42a6:	ea4f 1101 	mov.w	r1, r1, lsl #4
    42aa:	440b      	add	r3, r1
    42ac:	601a      	str	r2, [r3, #0]
		ucMACBufferInUse[ a ] = pdTRUE;
    42ae:	697a      	ldr	r2, [r7, #20]
    42b0:	f642 63c8 	movw	r3, #11976	; 0x2ec8
    42b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    42b8:	f04f 0101 	mov.w	r1, #1
    42bc:	5499      	strb	r1, [r3, r2]
    MAC_memset_All( &g_mss_mac, 0u );

    g_mss_mac.base_address = MAC_BASE;
    g_mss_mac.phy_address = phy_address;

    for( a=0; a<RX_RING_SIZE; a++ )
    42be:	697b      	ldr	r3, [r7, #20]
    42c0:	f103 0301 	add.w	r3, r3, #1
    42c4:	617b      	str	r3, [r7, #20]
    42c6:	697b      	ldr	r3, [r7, #20]
    42c8:	2b04      	cmp	r3, #4
    42ca:	ddc0      	ble.n	424e <MSS_MAC_init+0x116>
		/* Allocate a buffer to the descriptor, then mark the buffer as in use
		(not free). */
        g_mss_mac.rx_descriptors[a].buffer_1 = ( unsigned long ) &( xMACBuffers.ucBuffer[ a ][ 0 ] );
		ucMACBufferInUse[ a ] = pdTRUE;
    }
    g_mss_mac.rx_descriptors[RX_RING_SIZE-1].descriptor_1 |= RDES1_RER;
    42cc:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    42d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    42d4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
    42d8:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
    42dc:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    42e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    42e4:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

    for( a = 0; a < TX_RING_SIZE; a++ )
    42e8:	f04f 0300 	mov.w	r3, #0
    42ec:	617b      	str	r3, [r7, #20]
    42ee:	e010      	b.n	4312 <MSS_MAC_init+0x1da>
    {
		/* Buffers only get allocated to the Tx buffers when something is
		actually tranmitted. */
        g_mss_mac.tx_descriptors[a].buffer_1 = ( unsigned long ) NULL;
    42f0:	697a      	ldr	r2, [r7, #20]
    42f2:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    42f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    42fa:	ea4f 1202 	mov.w	r2, r2, lsl #4
    42fe:	4413      	add	r3, r2
    4300:	f103 037c 	add.w	r3, r3, #124	; 0x7c
    4304:	f04f 0200 	mov.w	r2, #0
    4308:	601a      	str	r2, [r3, #0]
        g_mss_mac.rx_descriptors[a].buffer_1 = ( unsigned long ) &( xMACBuffers.ucBuffer[ a ][ 0 ] );
		ucMACBufferInUse[ a ] = pdTRUE;
    }
    g_mss_mac.rx_descriptors[RX_RING_SIZE-1].descriptor_1 |= RDES1_RER;

    for( a = 0; a < TX_RING_SIZE; a++ )
    430a:	697b      	ldr	r3, [r7, #20]
    430c:	f103 0301 	add.w	r3, r3, #1
    4310:	617b      	str	r3, [r7, #20]
    4312:	697b      	ldr	r3, [r7, #20]
    4314:	2b01      	cmp	r3, #1
    4316:	ddeb      	ble.n	42f0 <MSS_MAC_init+0x1b8>
    {
		/* Buffers only get allocated to the Tx buffers when something is
		actually tranmitted. */
        g_mss_mac.tx_descriptors[a].buffer_1 = ( unsigned long ) NULL;
    }
    g_mss_mac.tx_descriptors[TX_RING_SIZE - 1].descriptor_1 |= TDES1_TER;
    4318:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    431c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4320:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    4324:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
    4328:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    432c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4330:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Configurable settings */
    MAC_BITBAND->CSR0_DBO = DESCRIPTOR_BYTE_ORDERING_MODE;
    4334:	f240 0300 	movw	r3, #0
    4338:	f2c4 2306 	movt	r3, #16902	; 0x4206
    433c:	f04f 0200 	mov.w	r2, #0
    4340:	651a      	str	r2, [r3, #80]	; 0x50
    MAC->CSR0 = (MAC->CSR0 & ~CSR0_PBL_MASK) | ((uint32_t)PROGRAMMABLE_BURST_LENGTH << CSR0_PBL_SHIFT);
    4342:	f243 0300 	movw	r3, #12288	; 0x3000
    4346:	f2c4 0300 	movt	r3, #16384	; 0x4000
    434a:	f243 0200 	movw	r2, #12288	; 0x3000
    434e:	f2c4 0200 	movt	r2, #16384	; 0x4000
    4352:	6812      	ldr	r2, [r2, #0]
    4354:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
    4358:	601a      	str	r2, [r3, #0]
    MAC_BITBAND->CSR0_BLE = BUFFER_BYTE_ORDERING_MODE;
    435a:	f240 0300 	movw	r3, #0
    435e:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4362:	f04f 0200 	mov.w	r2, #0
    4366:	61da      	str	r2, [r3, #28]
    MAC_BITBAND->CSR0_BAR = (uint32_t)BUS_ARBITRATION_SCHEME;
    4368:	f240 0300 	movw	r3, #0
    436c:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4370:	f04f 0200 	mov.w	r2, #0
    4374:	605a      	str	r2, [r3, #4]

    /* Fixed settings */
    /* No space between descriptors */
    MAC->CSR0 = MAC->CSR0 &~ CSR0_DSL_MASK;
    4376:	f243 0300 	movw	r3, #12288	; 0x3000
    437a:	f2c4 0300 	movt	r3, #16384	; 0x4000
    437e:	f243 0200 	movw	r2, #12288	; 0x3000
    4382:	f2c4 0200 	movt	r2, #16384	; 0x4000
    4386:	6812      	ldr	r2, [r2, #0]
    4388:	f022 027c 	bic.w	r2, r2, #124	; 0x7c
    438c:	601a      	str	r2, [r3, #0]
    /* General-purpose timer works in continuous mode */
    MAC_BITBAND->CSR11_CON = 1u;
    438e:	f240 0300 	movw	r3, #0
    4392:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4396:	f04f 0201 	mov.w	r2, #1
    439a:	f8c3 2b40 	str.w	r2, [r3, #2880]	; 0xb40
    /* Start general-purpose */
    MAC->CSR11 =  (MAC->CSR11 & ~CSR11_TIM_MASK) | (0x0000FFFFuL << CSR11_TIM_SHIFT);
    439e:	f243 0300 	movw	r3, #12288	; 0x3000
    43a2:	f2c4 0300 	movt	r3, #16384	; 0x4000
    43a6:	f243 0200 	movw	r2, #12288	; 0x3000
    43aa:	f2c4 0200 	movt	r2, #16384	; 0x4000
    43ae:	6d92      	ldr	r2, [r2, #88]	; 0x58
    43b0:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    43b4:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    43b8:	659a      	str	r2, [r3, #88]	; 0x58

	/* Ensure promiscous mode is off (it should be by default anyway). */
	MAC_BITBAND->CSR6_PR = 0;
    43ba:	f240 0300 	movw	r3, #0
    43be:	f2c4 2306 	movt	r3, #16902	; 0x4206
    43c2:	f04f 0200 	mov.w	r2, #0
    43c6:	f8c3 2618 	str.w	r2, [r3, #1560]	; 0x618
	
	/* Perfect filter. */
	MAC_BITBAND->CSR6_HP = 1;
    43ca:	f240 0300 	movw	r3, #0
    43ce:	f2c4 2306 	movt	r3, #16902	; 0x4206
    43d2:	f04f 0201 	mov.w	r2, #1
    43d6:	f8c3 2600 	str.w	r2, [r3, #1536]	; 0x600
	
	/* Pass multcast. */
	MAC_BITBAND->CSR6_PM = 1;
    43da:	f240 0300 	movw	r3, #0
    43de:	f2c4 2306 	movt	r3, #16902	; 0x4206
    43e2:	f04f 0201 	mov.w	r2, #1
    43e6:	f8c3 261c 	str.w	r2, [r3, #1564]	; 0x61c
	
    /* Set descriptors */
    MAC->CSR3 = (uint32_t)&(g_mss_mac.rx_descriptors[0].descriptor_0);
    43ea:	f243 0300 	movw	r3, #12288	; 0x3000
    43ee:	f2c4 0300 	movt	r3, #16384	; 0x4000
    43f2:	4a24      	ldr	r2, [pc, #144]	; (4484 <MSS_MAC_init+0x34c>)
    43f4:	619a      	str	r2, [r3, #24]
    MAC->CSR4 = (uint32_t)&(g_mss_mac.tx_descriptors[0].descriptor_0);
    43f6:	f243 0300 	movw	r3, #12288	; 0x3000
    43fa:	f2c4 0300 	movt	r3, #16384	; 0x4000
    43fe:	4a22      	ldr	r2, [pc, #136]	; (4488 <MSS_MAC_init+0x350>)
    4400:	621a      	str	r2, [r3, #32]

	/* enable normal interrupts */
    MAC_BITBAND->CSR7_NIE = 1u;
    4402:	f240 0300 	movw	r3, #0
    4406:	f2c4 2306 	movt	r3, #16902	; 0x4206
    440a:	f04f 0201 	mov.w	r2, #1
    440e:	f8c3 2740 	str.w	r2, [r3, #1856]	; 0x740

    /* Set default MAC address and reset mac filters */
   	MAC_memcpy( g_mss_mac.mac_address, mac_address, 6u );
    4412:	f107 030c 	add.w	r3, r7, #12
    4416:	481d      	ldr	r0, [pc, #116]	; (448c <MSS_MAC_init+0x354>)
    4418:	4619      	mov	r1, r3
    441a:	f04f 0206 	mov.w	r2, #6
    441e:	f002 f97d 	bl	671c <MAC_memcpy>
 	MSS_MAC_set_mac_address((uint8_t *)mac_address);
    4422:	f107 030c 	add.w	r3, r7, #12
    4426:	4618      	mov	r0, r3
    4428:	f000 fe66 	bl	50f8 <MSS_MAC_set_mac_address>
	
    /* Detect PHY */
    if( g_mss_mac.phy_address > MSS_PHY_ADDRESS_MAX )
    442c:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4430:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4434:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
    4438:	2b1f      	cmp	r3, #31
    443a:	d913      	bls.n	4464 <MSS_MAC_init+0x32c>
    {
    	PHY_probe();
    443c:	f002 fbd2 	bl	6be4 <PHY_probe>
    	configASSERT( g_mss_mac.phy_address <= MSS_PHY_ADDRESS_MAX );
    4440:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4444:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4448:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
    444c:	2b1f      	cmp	r3, #31
    444e:	d909      	bls.n	4464 <MSS_MAC_init+0x32c>
    4450:	f04f 0328 	mov.w	r3, #40	; 0x28
    4454:	f383 8811 	msr	BASEPRI, r3
    4458:	f3bf 8f6f 	isb	sy
    445c:	f3bf 8f4f 	dsb	sy
    4460:	627b      	str	r3, [r7, #36]	; 0x24
    4462:	e7fe      	b.n	4462 <MSS_MAC_init+0x32a>
    }

    /* Reset PHY */
    PHY_reset();
    4464:	f002 fc00 	bl	6c68 <PHY_reset>

	/* Configure chip according to PHY status */
    MSS_MAC_auto_setup_link();
    4468:	f000 fdde 	bl	5028 <MSS_MAC_auto_setup_link>
	
	/* Ensure uip_buf starts by pointing somewhere. */
	uip_buf = MAC_obtain_buffer();	
    446c:	f002 f9b8 	bl	67e0 <MAC_obtain_buffer>
    4470:	4602      	mov	r2, r0
    4472:	f240 6314 	movw	r3, #1556	; 0x614
    4476:	f2c2 0300 	movt	r3, #8192	; 0x2000
    447a:	601a      	str	r2, [r3, #0]
}
    447c:	f107 0728 	add.w	r7, r7, #40	; 0x28
    4480:	46bd      	mov	sp, r7
    4482:	bd80      	pop	{r7, pc}
    4484:	2000ab14 	.word	0x2000ab14
    4488:	2000aaf0 	.word	0x2000aaf0
    448c:	2000aa82 	.word	0x2000aa82

00004490 <MSS_MAC_configure>:
void
MSS_MAC_configure
(
    uint32_t configuration
)
{
    4490:	b580      	push	{r7, lr}
    4492:	b086      	sub	sp, #24
    4494:	af00      	add	r7, sp, #0
    4496:	6078      	str	r0, [r7, #4]
    int32_t ret;

    ret = MAC_stop_transmission();
    4498:	f001 fd90 	bl	5fbc <MAC_stop_transmission>
    449c:	4603      	mov	r3, r0
    449e:	60fb      	str	r3, [r7, #12]
    configASSERT( ret == MAC_OK );
    44a0:	68fb      	ldr	r3, [r7, #12]
    44a2:	2b00      	cmp	r3, #0
    44a4:	d009      	beq.n	44ba <MSS_MAC_configure+0x2a>
    44a6:	f04f 0328 	mov.w	r3, #40	; 0x28
    44aa:	f383 8811 	msr	BASEPRI, r3
    44ae:	f3bf 8f6f 	isb	sy
    44b2:	f3bf 8f4f 	dsb	sy
    44b6:	613b      	str	r3, [r7, #16]
    44b8:	e7fe      	b.n	44b8 <MSS_MAC_configure+0x28>

    ret = MAC_stop_receiving();
    44ba:	f001 fdbd 	bl	6038 <MAC_stop_receiving>
    44be:	4603      	mov	r3, r0
    44c0:	60fb      	str	r3, [r7, #12]
    configASSERT( ret == MAC_OK );
    44c2:	68fb      	ldr	r3, [r7, #12]
    44c4:	2b00      	cmp	r3, #0
    44c6:	d009      	beq.n	44dc <MSS_MAC_configure+0x4c>
    44c8:	f04f 0328 	mov.w	r3, #40	; 0x28
    44cc:	f383 8811 	msr	BASEPRI, r3
    44d0:	f3bf 8f6f 	isb	sy
    44d4:	f3bf 8f4f 	dsb	sy
    44d8:	617b      	str	r3, [r7, #20]
    44da:	e7fe      	b.n	44da <MSS_MAC_configure+0x4a>

    MAC_BITBAND->CSR6_RA = (uint32_t)(((configuration & MSS_MAC_CFG_RECEIVE_ALL) != 0u) ? 1u : 0u );
    44dc:	f240 0300 	movw	r3, #0
    44e0:	f2c4 2306 	movt	r3, #16902	; 0x4206
    44e4:	687a      	ldr	r2, [r7, #4]
    44e6:	f002 0201 	and.w	r2, r2, #1
    44ea:	b2d2      	uxtb	r2, r2
    44ec:	2a00      	cmp	r2, #0
    44ee:	d002      	beq.n	44f6 <MSS_MAC_configure+0x66>
    44f0:	f04f 0201 	mov.w	r2, #1
    44f4:	e001      	b.n	44fa <MSS_MAC_configure+0x6a>
    44f6:	f04f 0200 	mov.w	r2, #0
    44fa:	f8c3 2678 	str.w	r2, [r3, #1656]	; 0x678
    MAC_BITBAND->CSR6_TTM = (((configuration & MSS_MAC_CFG_TRANSMIT_THRESHOLD_MODE) != 0u) ? 1u : 0u );
    44fe:	f240 0300 	movw	r3, #0
    4502:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4506:	687a      	ldr	r2, [r7, #4]
    4508:	f002 0202 	and.w	r2, r2, #2
    450c:	2a00      	cmp	r2, #0
    450e:	d002      	beq.n	4516 <MSS_MAC_configure+0x86>
    4510:	f04f 0201 	mov.w	r2, #1
    4514:	e001      	b.n	451a <MSS_MAC_configure+0x8a>
    4516:	f04f 0200 	mov.w	r2, #0
    451a:	f8c3 2658 	str.w	r2, [r3, #1624]	; 0x658
    MAC_BITBAND->CSR6_SF = (uint32_t)(((configuration & MSS_MAC_CFG_STORE_AND_FORWARD) != 0u) ? 1u : 0u );
    451e:	f240 0300 	movw	r3, #0
    4522:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4526:	687a      	ldr	r2, [r7, #4]
    4528:	f002 0204 	and.w	r2, r2, #4
    452c:	2a00      	cmp	r2, #0
    452e:	d002      	beq.n	4536 <MSS_MAC_configure+0xa6>
    4530:	f04f 0201 	mov.w	r2, #1
    4534:	e001      	b.n	453a <MSS_MAC_configure+0xaa>
    4536:	f04f 0200 	mov.w	r2, #0
    453a:	f8c3 2654 	str.w	r2, [r3, #1620]	; 0x654

    switch( configuration & MSS_MAC_CFG_THRESHOLD_CONTROL_11 ) {
    453e:	687b      	ldr	r3, [r7, #4]
    4540:	f003 0318 	and.w	r3, r3, #24
    4544:	2b18      	cmp	r3, #24
    4546:	d86c      	bhi.n	4622 <MSS_MAC_configure+0x192>
    4548:	a201      	add	r2, pc, #4	; (adr r2, 4550 <MSS_MAC_configure+0xc0>)
    454a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    454e:	bf00      	nop
    4550:	000045b5 	.word	0x000045b5
    4554:	00004623 	.word	0x00004623
    4558:	00004623 	.word	0x00004623
    455c:	00004623 	.word	0x00004623
    4560:	00004623 	.word	0x00004623
    4564:	00004623 	.word	0x00004623
    4568:	00004623 	.word	0x00004623
    456c:	00004623 	.word	0x00004623
    4570:	000045cf 	.word	0x000045cf
    4574:	00004623 	.word	0x00004623
    4578:	00004623 	.word	0x00004623
    457c:	00004623 	.word	0x00004623
    4580:	00004623 	.word	0x00004623
    4584:	00004623 	.word	0x00004623
    4588:	00004623 	.word	0x00004623
    458c:	00004623 	.word	0x00004623
    4590:	000045ed 	.word	0x000045ed
    4594:	00004623 	.word	0x00004623
    4598:	00004623 	.word	0x00004623
    459c:	00004623 	.word	0x00004623
    45a0:	00004623 	.word	0x00004623
    45a4:	00004623 	.word	0x00004623
    45a8:	00004623 	.word	0x00004623
    45ac:	00004623 	.word	0x00004623
    45b0:	0000460b 	.word	0x0000460b
    case MSS_MAC_CFG_THRESHOLD_CONTROL_00:
        MAC->CSR6 = MAC->CSR6 & ~CSR6_TR_MASK;
    45b4:	f243 0300 	movw	r3, #12288	; 0x3000
    45b8:	f2c4 0300 	movt	r3, #16384	; 0x4000
    45bc:	f243 0200 	movw	r2, #12288	; 0x3000
    45c0:	f2c4 0200 	movt	r2, #16384	; 0x4000
    45c4:	6b12      	ldr	r2, [r2, #48]	; 0x30
    45c6:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
    45ca:	631a      	str	r2, [r3, #48]	; 0x30
        break;
    45cc:	e029      	b.n	4622 <MSS_MAC_configure+0x192>
    case MSS_MAC_CFG_THRESHOLD_CONTROL_01:
        MAC->CSR6 = (MAC->CSR6 & ~CSR6_TR_MASK) | ((uint32_t)1 << CSR6_TR_SHIFT );
    45ce:	f243 0300 	movw	r3, #12288	; 0x3000
    45d2:	f2c4 0300 	movt	r3, #16384	; 0x4000
    45d6:	f243 0200 	movw	r2, #12288	; 0x3000
    45da:	f2c4 0200 	movt	r2, #16384	; 0x4000
    45de:	6b12      	ldr	r2, [r2, #48]	; 0x30
    45e0:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
    45e4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    45e8:	631a      	str	r2, [r3, #48]	; 0x30
        break;
    45ea:	e01a      	b.n	4622 <MSS_MAC_configure+0x192>
    case MSS_MAC_CFG_THRESHOLD_CONTROL_10:
        MAC->CSR6 = (MAC->CSR6 & ~CSR6_TR_MASK) | ((uint32_t)2 << CSR6_TR_SHIFT );
    45ec:	f243 0300 	movw	r3, #12288	; 0x3000
    45f0:	f2c4 0300 	movt	r3, #16384	; 0x4000
    45f4:	f243 0200 	movw	r2, #12288	; 0x3000
    45f8:	f2c4 0200 	movt	r2, #16384	; 0x4000
    45fc:	6b12      	ldr	r2, [r2, #48]	; 0x30
    45fe:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
    4602:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
    4606:	631a      	str	r2, [r3, #48]	; 0x30
        break;
    4608:	e00b      	b.n	4622 <MSS_MAC_configure+0x192>
    case MSS_MAC_CFG_THRESHOLD_CONTROL_11:
        MAC->CSR6 = (MAC->CSR6 & ~CSR6_TR_MASK) | ((uint32_t)3 << CSR6_TR_SHIFT );
    460a:	f243 0300 	movw	r3, #12288	; 0x3000
    460e:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4612:	f243 0200 	movw	r2, #12288	; 0x3000
    4616:	f2c4 0200 	movt	r2, #16384	; 0x4000
    461a:	6b12      	ldr	r2, [r2, #48]	; 0x30
    461c:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
    4620:	631a      	str	r2, [r3, #48]	; 0x30
        break;
    default:
        break;
    }
    MAC_BITBAND->CSR6_FD = (uint32_t)(((configuration & MSS_MAC_CFG_FULL_DUPLEX_MODE) != 0u) ? 1u : 0u );
    4622:	f240 0300 	movw	r3, #0
    4626:	f2c4 2306 	movt	r3, #16902	; 0x4206
    462a:	687a      	ldr	r2, [r7, #4]
    462c:	f002 0220 	and.w	r2, r2, #32
    4630:	2a00      	cmp	r2, #0
    4632:	d002      	beq.n	463a <MSS_MAC_configure+0x1aa>
    4634:	f04f 0201 	mov.w	r2, #1
    4638:	e001      	b.n	463e <MSS_MAC_configure+0x1ae>
    463a:	f04f 0200 	mov.w	r2, #0
    463e:	f8c3 2624 	str.w	r2, [r3, #1572]	; 0x624
    MAC_BITBAND->CSR6_PM = (uint32_t)(((configuration & MSS_MAC_CFG_PASS_ALL_MULTICAST) != 0u) ? 1u : 0u );
    4642:	f240 0300 	movw	r3, #0
    4646:	f2c4 2306 	movt	r3, #16902	; 0x4206
    464a:	687a      	ldr	r2, [r7, #4]
    464c:	f002 0240 	and.w	r2, r2, #64	; 0x40
    4650:	2a00      	cmp	r2, #0
    4652:	d002      	beq.n	465a <MSS_MAC_configure+0x1ca>
    4654:	f04f 0201 	mov.w	r2, #1
    4658:	e001      	b.n	465e <MSS_MAC_configure+0x1ce>
    465a:	f04f 0200 	mov.w	r2, #0
    465e:	f8c3 261c 	str.w	r2, [r3, #1564]	; 0x61c
    MAC_BITBAND->CSR6_PR = (uint32_t)(((configuration & MSS_MAC_CFG_PROMISCUOUS_MODE) != 0u) ? 1u : 0u );
    4662:	f240 0300 	movw	r3, #0
    4666:	f2c4 2306 	movt	r3, #16902	; 0x4206
    466a:	687a      	ldr	r2, [r7, #4]
    466c:	f002 0280 	and.w	r2, r2, #128	; 0x80
    4670:	2a00      	cmp	r2, #0
    4672:	d002      	beq.n	467a <MSS_MAC_configure+0x1ea>
    4674:	f04f 0201 	mov.w	r2, #1
    4678:	e001      	b.n	467e <MSS_MAC_configure+0x1ee>
    467a:	f04f 0200 	mov.w	r2, #0
    467e:	f8c3 2618 	str.w	r2, [r3, #1560]	; 0x618
    MAC_BITBAND->CSR6_PB = (uint32_t)(((configuration & MSS_MAC_CFG_PASS_BAD_FRAMES) != 0u) ? 1u : 0u );
    4682:	f240 0300 	movw	r3, #0
    4686:	f2c4 2306 	movt	r3, #16902	; 0x4206
    468a:	687a      	ldr	r2, [r7, #4]
    468c:	f402 7200 	and.w	r2, r2, #512	; 0x200
    4690:	2a00      	cmp	r2, #0
    4692:	d002      	beq.n	469a <MSS_MAC_configure+0x20a>
    4694:	f04f 0201 	mov.w	r2, #1
    4698:	e001      	b.n	469e <MSS_MAC_configure+0x20e>
    469a:	f04f 0200 	mov.w	r2, #0
    469e:	f8c3 260c 	str.w	r2, [r3, #1548]	; 0x60c
    PHY_set_link_type( (uint8_t)
    46a2:	687b      	ldr	r3, [r7, #4]
    46a4:	b2db      	uxtb	r3, r3
    46a6:	f003 0302 	and.w	r3, r3, #2
        ((((configuration & MSS_MAC_CFG_TRANSMIT_THRESHOLD_MODE) != 0u) ? MSS_MAC_LINK_STATUS_100MB : 0u ) |
        (((configuration & MSS_MAC_CFG_FULL_DUPLEX_MODE) != 0u) ? MSS_MAC_LINK_STATUS_FDX : 0u )) );
    46aa:	687a      	ldr	r2, [r7, #4]
    46ac:	f002 0220 	and.w	r2, r2, #32
    }
    MAC_BITBAND->CSR6_FD = (uint32_t)(((configuration & MSS_MAC_CFG_FULL_DUPLEX_MODE) != 0u) ? 1u : 0u );
    MAC_BITBAND->CSR6_PM = (uint32_t)(((configuration & MSS_MAC_CFG_PASS_ALL_MULTICAST) != 0u) ? 1u : 0u );
    MAC_BITBAND->CSR6_PR = (uint32_t)(((configuration & MSS_MAC_CFG_PROMISCUOUS_MODE) != 0u) ? 1u : 0u );
    MAC_BITBAND->CSR6_PB = (uint32_t)(((configuration & MSS_MAC_CFG_PASS_BAD_FRAMES) != 0u) ? 1u : 0u );
    PHY_set_link_type( (uint8_t)
    46b0:	2a00      	cmp	r2, #0
    46b2:	d002      	beq.n	46ba <MSS_MAC_configure+0x22a>
    46b4:	f04f 0204 	mov.w	r2, #4
    46b8:	e001      	b.n	46be <MSS_MAC_configure+0x22e>
    46ba:	f04f 0200 	mov.w	r2, #0
    46be:	ea43 0302 	orr.w	r3, r3, r2
    46c2:	b2db      	uxtb	r3, r3
    46c4:	4618      	mov	r0, r3
    46c6:	f002 fb43 	bl	6d50 <PHY_set_link_type>
        ((((configuration & MSS_MAC_CFG_TRANSMIT_THRESHOLD_MODE) != 0u) ? MSS_MAC_LINK_STATUS_100MB : 0u ) |
        (((configuration & MSS_MAC_CFG_FULL_DUPLEX_MODE) != 0u) ? MSS_MAC_LINK_STATUS_FDX : 0u )) );

    MSS_MAC_auto_setup_link();
    46ca:	f000 fcad 	bl	5028 <MSS_MAC_auto_setup_link>
}
    46ce:	f107 0718 	add.w	r7, r7, #24
    46d2:	46bd      	mov	sp, r7
    46d4:	bd80      	pop	{r7, pc}
    46d6:	bf00      	nop

000046d8 <MSS_MAC_get_configuration>:
 *    - #MSS_MAC_CFG_HASH_PERFECT_RECEIVE_FILTERING_MODE
 * @see   MAC_configure()
 */
int32_t
MSS_MAC_get_configuration( void )
{
    46d8:	b480      	push	{r7}
    46da:	b083      	sub	sp, #12
    46dc:	af00      	add	r7, sp, #0
    uint32_t configuration;

    configuration = 0u;
    46de:	f04f 0300 	mov.w	r3, #0
    46e2:	607b      	str	r3, [r7, #4]
    if( MAC_BITBAND->CSR6_RA != 0u ) {
    46e4:	f240 0300 	movw	r3, #0
    46e8:	f2c4 2306 	movt	r3, #16902	; 0x4206
    46ec:	f8d3 3678 	ldr.w	r3, [r3, #1656]	; 0x678
    46f0:	2b00      	cmp	r3, #0
    46f2:	d003      	beq.n	46fc <MSS_MAC_get_configuration+0x24>
        configuration |= MSS_MAC_CFG_RECEIVE_ALL;
    46f4:	687b      	ldr	r3, [r7, #4]
    46f6:	f043 0301 	orr.w	r3, r3, #1
    46fa:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_TTM != 0u ) {
    46fc:	f240 0300 	movw	r3, #0
    4700:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4704:	f8d3 3658 	ldr.w	r3, [r3, #1624]	; 0x658
    4708:	2b00      	cmp	r3, #0
    470a:	d003      	beq.n	4714 <MSS_MAC_get_configuration+0x3c>
        configuration |= MSS_MAC_CFG_TRANSMIT_THRESHOLD_MODE;
    470c:	687b      	ldr	r3, [r7, #4]
    470e:	f043 0302 	orr.w	r3, r3, #2
    4712:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_SF != 0u ) {
    4714:	f240 0300 	movw	r3, #0
    4718:	f2c4 2306 	movt	r3, #16902	; 0x4206
    471c:	f8d3 3654 	ldr.w	r3, [r3, #1620]	; 0x654
    4720:	2b00      	cmp	r3, #0
    4722:	d003      	beq.n	472c <MSS_MAC_get_configuration+0x54>
        configuration |= MSS_MAC_CFG_STORE_AND_FORWARD;
    4724:	687b      	ldr	r3, [r7, #4]
    4726:	f043 0304 	orr.w	r3, r3, #4
    472a:	607b      	str	r3, [r7, #4]
    }

    switch( (MAC->CSR6 & CSR6_TR_MASK) >> CSR6_TR_SHIFT ) {
    472c:	f243 0300 	movw	r3, #12288	; 0x3000
    4730:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    4736:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
    473a:	ea4f 3393 	mov.w	r3, r3, lsr #14
    473e:	2b02      	cmp	r3, #2
    4740:	d008      	beq.n	4754 <MSS_MAC_get_configuration+0x7c>
    4742:	2b03      	cmp	r3, #3
    4744:	d00b      	beq.n	475e <MSS_MAC_get_configuration+0x86>
    4746:	2b01      	cmp	r3, #1
    4748:	d10d      	bne.n	4766 <MSS_MAC_get_configuration+0x8e>
    case 1: configuration |= MSS_MAC_CFG_THRESHOLD_CONTROL_01; break;
    474a:	687b      	ldr	r3, [r7, #4]
    474c:	f043 0308 	orr.w	r3, r3, #8
    4750:	607b      	str	r3, [r7, #4]
    4752:	e008      	b.n	4766 <MSS_MAC_get_configuration+0x8e>
    case 2: configuration |= MSS_MAC_CFG_THRESHOLD_CONTROL_10; break;
    4754:	687b      	ldr	r3, [r7, #4]
    4756:	f043 0310 	orr.w	r3, r3, #16
    475a:	607b      	str	r3, [r7, #4]
    475c:	e003      	b.n	4766 <MSS_MAC_get_configuration+0x8e>
    case 3: configuration |= MSS_MAC_CFG_THRESHOLD_CONTROL_11; break;
    475e:	687b      	ldr	r3, [r7, #4]
    4760:	f043 0318 	orr.w	r3, r3, #24
    4764:	607b      	str	r3, [r7, #4]
    default: break;
    }
    if( MAC_BITBAND->CSR6_FD != 0u ) {
    4766:	f240 0300 	movw	r3, #0
    476a:	f2c4 2306 	movt	r3, #16902	; 0x4206
    476e:	f8d3 3624 	ldr.w	r3, [r3, #1572]	; 0x624
    4772:	2b00      	cmp	r3, #0
    4774:	d003      	beq.n	477e <MSS_MAC_get_configuration+0xa6>
        configuration |= MSS_MAC_CFG_FULL_DUPLEX_MODE;
    4776:	687b      	ldr	r3, [r7, #4]
    4778:	f043 0320 	orr.w	r3, r3, #32
    477c:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_PM != 0u ) {
    477e:	f240 0300 	movw	r3, #0
    4782:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4786:	f8d3 361c 	ldr.w	r3, [r3, #1564]	; 0x61c
    478a:	2b00      	cmp	r3, #0
    478c:	d003      	beq.n	4796 <MSS_MAC_get_configuration+0xbe>
        configuration |= MSS_MAC_CFG_PASS_ALL_MULTICAST;
    478e:	687b      	ldr	r3, [r7, #4]
    4790:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    4794:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_PR != 0u ) {
    4796:	f240 0300 	movw	r3, #0
    479a:	f2c4 2306 	movt	r3, #16902	; 0x4206
    479e:	f8d3 3618 	ldr.w	r3, [r3, #1560]	; 0x618
    47a2:	2b00      	cmp	r3, #0
    47a4:	d003      	beq.n	47ae <MSS_MAC_get_configuration+0xd6>
        configuration |= MSS_MAC_CFG_PROMISCUOUS_MODE;
    47a6:	687b      	ldr	r3, [r7, #4]
    47a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    47ac:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_IF != 0u ) {
    47ae:	f240 0300 	movw	r3, #0
    47b2:	f2c4 2306 	movt	r3, #16902	; 0x4206
    47b6:	f8d3 3610 	ldr.w	r3, [r3, #1552]	; 0x610
    47ba:	2b00      	cmp	r3, #0
    47bc:	d003      	beq.n	47c6 <MSS_MAC_get_configuration+0xee>
        configuration |= MSS_MAC_CFG_INVERSE_FILTERING;
    47be:	687b      	ldr	r3, [r7, #4]
    47c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    47c4:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_PB != 0u ) {
    47c6:	f240 0300 	movw	r3, #0
    47ca:	f2c4 2306 	movt	r3, #16902	; 0x4206
    47ce:	f8d3 360c 	ldr.w	r3, [r3, #1548]	; 0x60c
    47d2:	2b00      	cmp	r3, #0
    47d4:	d003      	beq.n	47de <MSS_MAC_get_configuration+0x106>
        configuration |= MSS_MAC_CFG_PASS_BAD_FRAMES;
    47d6:	687b      	ldr	r3, [r7, #4]
    47d8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    47dc:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_HO != 0u ) {
    47de:	f240 0300 	movw	r3, #0
    47e2:	f2c4 2306 	movt	r3, #16902	; 0x4206
    47e6:	f8d3 3608 	ldr.w	r3, [r3, #1544]	; 0x608
    47ea:	2b00      	cmp	r3, #0
    47ec:	d003      	beq.n	47f6 <MSS_MAC_get_configuration+0x11e>
        configuration |= MSS_MAC_CFG_HASH_ONLY_FILTERING_MODE;
    47ee:	687b      	ldr	r3, [r7, #4]
    47f0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    47f4:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_HP != 0u ) {
    47f6:	f240 0300 	movw	r3, #0
    47fa:	f2c4 2306 	movt	r3, #16902	; 0x4206
    47fe:	f8d3 3600 	ldr.w	r3, [r3, #1536]	; 0x600
    4802:	2b00      	cmp	r3, #0
    4804:	d003      	beq.n	480e <MSS_MAC_get_configuration+0x136>
        configuration |= MSS_MAC_CFG_HASH_PERFECT_RECEIVE_FILTERING_MODE;
    4806:	687b      	ldr	r3, [r7, #4]
    4808:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    480c:	607b      	str	r3, [r7, #4]
    }

    return (int32_t)configuration;
    480e:	687b      	ldr	r3, [r7, #4]
}
    4810:	4618      	mov	r0, r3
    4812:	f107 070c 	add.w	r7, r7, #12
    4816:	46bd      	mov	sp, r7
    4818:	bc80      	pop	{r7}
    481a:	4770      	bx	lr

0000481c <MSS_MAC_tx_packet>:
int32_t
MSS_MAC_tx_packet
(
    unsigned short usLength
)
{
    481c:	b580      	push	{r7, lr}
    481e:	b08a      	sub	sp, #40	; 0x28
    4820:	af00      	add	r7, sp, #0
    4822:	4603      	mov	r3, r0
    4824:	80fb      	strh	r3, [r7, #6]
	uint32_t desc;
	unsigned long ulDescriptor;
    int32_t error = MAC_OK;
    4826:	f04f 0300 	mov.w	r3, #0
    482a:	617b      	str	r3, [r7, #20]

    configASSERT( uip_buf != NULL_buffer );
    482c:	f240 6314 	movw	r3, #1556	; 0x614
    4830:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4834:	681a      	ldr	r2, [r3, #0]
    4836:	f240 630c 	movw	r3, #1548	; 0x60c
    483a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    483e:	681b      	ldr	r3, [r3, #0]
    4840:	429a      	cmp	r2, r3
    4842:	d109      	bne.n	4858 <MSS_MAC_tx_packet+0x3c>
    4844:	f04f 0328 	mov.w	r3, #40	; 0x28
    4848:	f383 8811 	msr	BASEPRI, r3
    484c:	f3bf 8f6f 	isb	sy
    4850:	f3bf 8f4f 	dsb	sy
    4854:	61bb      	str	r3, [r7, #24]
    4856:	e7fe      	b.n	4856 <MSS_MAC_tx_packet+0x3a>

	configASSERT( usLength >= 12 );
    4858:	88fb      	ldrh	r3, [r7, #6]
    485a:	2b0b      	cmp	r3, #11
    485c:	d809      	bhi.n	4872 <MSS_MAC_tx_packet+0x56>
    485e:	f04f 0328 	mov.w	r3, #40	; 0x28
    4862:	f383 8811 	msr	BASEPRI, r3
    4866:	f3bf 8f6f 	isb	sy
    486a:	f3bf 8f4f 	dsb	sy
    486e:	61fb      	str	r3, [r7, #28]
    4870:	e7fe      	b.n	4870 <MSS_MAC_tx_packet+0x54>

    if( (g_mss_mac.flags & FLAG_EXCEED_LIMIT) == 0u )
    4872:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4876:	f2c2 0300 	movt	r3, #8192	; 0x2000
    487a:	791b      	ldrb	r3, [r3, #4]
    487c:	f003 0308 	and.w	r3, r3, #8
    4880:	2b00      	cmp	r3, #0
    4882:	d10e      	bne.n	48a2 <MSS_MAC_tx_packet+0x86>
    {
		configASSERT( usLength <= MSS_MAX_PACKET_SIZE );
    4884:	88fa      	ldrh	r2, [r7, #6]
    4886:	f240 53ea 	movw	r3, #1514	; 0x5ea
    488a:	429a      	cmp	r2, r3
    488c:	d909      	bls.n	48a2 <MSS_MAC_tx_packet+0x86>
    488e:	f04f 0328 	mov.w	r3, #40	; 0x28
    4892:	f383 8811 	msr	BASEPRI, r3
    4896:	f3bf 8f6f 	isb	sy
    489a:	f3bf 8f4f 	dsb	sy
    489e:	623b      	str	r3, [r7, #32]
    48a0:	e7fe      	b.n	48a0 <MSS_MAC_tx_packet+0x84>
	}

	taskENTER_CRITICAL();
    48a2:	f00f fb79 	bl	13f98 <vPortEnterCritical>
	{
		/* Check both Tx descriptors are free, meaning the double send has completed. */
		if( ( ( (g_mss_mac.tx_descriptors[ 0 ].descriptor_0) & TDES0_OWN) == TDES0_OWN ) || ( ( (g_mss_mac.tx_descriptors[ 1 ].descriptor_0) & TDES0_OWN) == TDES0_OWN ) )
    48a6:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    48aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    48ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    48b0:	2b00      	cmp	r3, #0
    48b2:	db07      	blt.n	48c4 <MSS_MAC_tx_packet+0xa8>
    48b4:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    48b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    48bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
    48c0:	2b00      	cmp	r3, #0
    48c2:	da02      	bge.n	48ca <MSS_MAC_tx_packet+0xae>
		{
			error = MAC_BUFFER_IS_FULL;
    48c4:	f06f 0303 	mvn.w	r3, #3
    48c8:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
    48ca:	f00f fb9d 	bl	14008 <vPortExitCritical>

	configASSERT( ( g_mss_mac.tx_desc_index == 0 ) );
    48ce:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    48d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    48d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    48d8:	2b00      	cmp	r3, #0
    48da:	d009      	beq.n	48f0 <MSS_MAC_tx_packet+0xd4>
    48dc:	f04f 0328 	mov.w	r3, #40	; 0x28
    48e0:	f383 8811 	msr	BASEPRI, r3
    48e4:	f3bf 8f6f 	isb	sy
    48e8:	f3bf 8f4f 	dsb	sy
    48ec:	627b      	str	r3, [r7, #36]	; 0x24
    48ee:	e7fe      	b.n	48ee <MSS_MAC_tx_packet+0xd2>
	
	if( error == MAC_OK )
    48f0:	697b      	ldr	r3, [r7, #20]
    48f2:	2b00      	cmp	r3, #0
    48f4:	f040 820d 	bne.w	4d12 <MSS_MAC_tx_packet+0x4f6>
	{
		/* Ensure nothing is going to get sent until both descriptors are ready.
		This is done to	prevent a Tx end occurring prior to the second descriptor
		being ready. */
		MAC_BITBAND->CSR6_ST = 0u;
    48f8:	f240 0300 	movw	r3, #0
    48fc:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4900:	f04f 0200 	mov.w	r2, #0
    4904:	f8c3 2634 	str.w	r2, [r3, #1588]	; 0x634

		/* Assumed TX_RING_SIZE == 2.  A #error directive checks this is the
		case. */
		taskENTER_CRITICAL();
    4908:	f00f fb46 	bl	13f98 <vPortEnterCritical>
		{
			for( ulDescriptor = 0; ulDescriptor < TX_RING_SIZE; ulDescriptor++ )
    490c:	f04f 0300 	mov.w	r3, #0
    4910:	613b      	str	r3, [r7, #16]
    4912:	e1f8      	b.n	4d06 <MSS_MAC_tx_packet+0x4ea>
			{
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_1 = 0u;
    4914:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4918:	f2c2 0300 	movt	r3, #8192	; 0x2000
    491c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    491e:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4922:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4926:	f102 0207 	add.w	r2, r2, #7
    492a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    492e:	4413      	add	r3, r2
    4930:	f103 0308 	add.w	r3, r3, #8
    4934:	f04f 0200 	mov.w	r2, #0
    4938:	601a      	str	r2, [r3, #0]
	
				if( (g_mss_mac.flags & FLAG_CRC_DISABLE) != 0u ) {
    493a:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    493e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4942:	791b      	ldrb	r3, [r3, #4]
    4944:	f003 0304 	and.w	r3, r3, #4
    4948:	2b00      	cmp	r3, #0
    494a:	d023      	beq.n	4994 <MSS_MAC_tx_packet+0x178>
					g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_1 |= TDES1_AC;
    494c:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4950:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4954:	6f19      	ldr	r1, [r3, #112]	; 0x70
    4956:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    495a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    495e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    4960:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4964:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4968:	f102 0207 	add.w	r2, r2, #7
    496c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4970:	4413      	add	r3, r2
    4972:	f103 0308 	add.w	r3, r3, #8
    4976:	681b      	ldr	r3, [r3, #0]
    4978:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
    497c:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4980:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4984:	f101 0107 	add.w	r1, r1, #7
    4988:	ea4f 1101 	mov.w	r1, r1, lsl #4
    498c:	440b      	add	r3, r1
    498e:	f103 0308 	add.w	r3, r3, #8
    4992:	601a      	str	r2, [r3, #0]
				}
	
				/* Every buffer can hold a full frame so they are always first and last
				   descriptor */
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_1 |= TDES1_LS | TDES1_FS;
    4994:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4998:	f2c2 0300 	movt	r3, #8192	; 0x2000
    499c:	6f19      	ldr	r1, [r3, #112]	; 0x70
    499e:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    49a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    49a6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    49a8:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    49ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    49b0:	f102 0207 	add.w	r2, r2, #7
    49b4:	ea4f 1202 	mov.w	r2, r2, lsl #4
    49b8:	4413      	add	r3, r2
    49ba:	f103 0308 	add.w	r3, r3, #8
    49be:	681b      	ldr	r3, [r3, #0]
    49c0:	f043 42c0 	orr.w	r2, r3, #1610612736	; 0x60000000
    49c4:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    49c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    49cc:	f101 0107 	add.w	r1, r1, #7
    49d0:	ea4f 1101 	mov.w	r1, r1, lsl #4
    49d4:	440b      	add	r3, r1
    49d6:	f103 0308 	add.w	r3, r3, #8
    49da:	601a      	str	r2, [r3, #0]
	
				/* set data size */
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_1 |= usLength;
    49dc:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    49e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    49e4:	6f19      	ldr	r1, [r3, #112]	; 0x70
    49e6:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    49ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    49ee:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    49f0:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    49f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    49f8:	f102 0207 	add.w	r2, r2, #7
    49fc:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4a00:	4413      	add	r3, r2
    4a02:	f103 0308 	add.w	r3, r3, #8
    4a06:	681a      	ldr	r2, [r3, #0]
    4a08:	88fb      	ldrh	r3, [r7, #6]
    4a0a:	ea42 0203 	orr.w	r2, r2, r3
    4a0e:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4a12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4a16:	f101 0107 	add.w	r1, r1, #7
    4a1a:	ea4f 1101 	mov.w	r1, r1, lsl #4
    4a1e:	440b      	add	r3, r1
    4a20:	f103 0308 	add.w	r3, r3, #8
    4a24:	601a      	str	r2, [r3, #0]
	
				/* reset end of ring */
				g_mss_mac.tx_descriptors[TX_RING_SIZE-1].descriptor_1 |= TDES1_TER;
    4a26:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4a2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4a2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    4a32:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
    4a36:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4a3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4a3e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	
				if( usLength > MSS_TX_BUFF_SIZE ) /* FLAG_EXCEED_LIMIT */
    4a42:	88fa      	ldrh	r2, [r7, #6]
    4a44:	f240 53ec 	movw	r3, #1516	; 0x5ec
    4a48:	429a      	cmp	r2, r3
    4a4a:	d902      	bls.n	4a52 <MSS_MAC_tx_packet+0x236>
				{
					usLength = (uint16_t)MSS_TX_BUFF_SIZE;
    4a4c:	f240 53ec 	movw	r3, #1516	; 0x5ec
    4a50:	80fb      	strh	r3, [r7, #6]
				}
	
				/* The data buffer is assigned to the Tx descriptor. */
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].buffer_1 = ( unsigned long ) uip_buf;
    4a52:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4a56:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4a5a:	6f19      	ldr	r1, [r3, #112]	; 0x70
    4a5c:	f240 6314 	movw	r3, #1556	; 0x614
    4a60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4a64:	681b      	ldr	r3, [r3, #0]
    4a66:	461a      	mov	r2, r3
    4a68:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4a6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4a70:	ea4f 1101 	mov.w	r1, r1, lsl #4
    4a74:	440b      	add	r3, r1
    4a76:	f103 037c 	add.w	r3, r3, #124	; 0x7c
    4a7a:	601a      	str	r2, [r3, #0]
	
				/* update counters */
				desc = g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_0;
    4a7c:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4a80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4a84:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    4a86:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4a8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4a8e:	f102 0207 	add.w	r2, r2, #7
    4a92:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4a96:	4413      	add	r3, r2
    4a98:	f103 0304 	add.w	r3, r3, #4
    4a9c:	681b      	ldr	r3, [r3, #0]
    4a9e:	60fb      	str	r3, [r7, #12]
				if( (desc & TDES0_LO) != 0u ) {
    4aa0:	68fb      	ldr	r3, [r7, #12]
    4aa2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    4aa6:	2b00      	cmp	r3, #0
    4aa8:	d027      	beq.n	4afa <MSS_MAC_tx_packet+0x2de>
					g_mss_mac.statistics.tx_loss_of_carrier++;
    4aaa:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4aae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4ab2:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
    4ab6:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4aba:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
    4abe:	ea4f 6303 	mov.w	r3, r3, lsl #24
    4ac2:	ea43 0302 	orr.w	r3, r3, r2
    4ac6:	f103 0201 	add.w	r2, r3, #1
    4aca:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4ace:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4ad2:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    4ad6:	ea4f 2101 	mov.w	r1, r1, lsl #8
    4ada:	f8d3 0118 	ldr.w	r0, [r3, #280]	; 0x118
    4ade:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    4ae2:	ea40 0101 	orr.w	r1, r0, r1
    4ae6:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
    4aea:	ea4f 6212 	mov.w	r2, r2, lsr #24
    4aee:	f04f 0100 	mov.w	r1, #0
    4af2:	ea41 0202 	orr.w	r2, r1, r2
    4af6:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
				}
				if( (desc & TDES0_NC) != 0u ) {
    4afa:	68fb      	ldr	r3, [r7, #12]
    4afc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
    4b00:	2b00      	cmp	r3, #0
    4b02:	d027      	beq.n	4b54 <MSS_MAC_tx_packet+0x338>
					g_mss_mac.statistics.tx_no_carrier++;
    4b04:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4b08:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4b0c:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
    4b10:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4b14:	f893 3120 	ldrb.w	r3, [r3, #288]	; 0x120
    4b18:	ea4f 6303 	mov.w	r3, r3, lsl #24
    4b1c:	ea43 0302 	orr.w	r3, r3, r2
    4b20:	f103 0201 	add.w	r2, r3, #1
    4b24:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4b28:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4b2c:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    4b30:	ea4f 2101 	mov.w	r1, r1, lsl #8
    4b34:	f8d3 011c 	ldr.w	r0, [r3, #284]	; 0x11c
    4b38:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    4b3c:	ea40 0101 	orr.w	r1, r0, r1
    4b40:	f8c3 111c 	str.w	r1, [r3, #284]	; 0x11c
    4b44:	ea4f 6212 	mov.w	r2, r2, lsr #24
    4b48:	f04f 0100 	mov.w	r1, #0
    4b4c:	ea41 0202 	orr.w	r2, r1, r2
    4b50:	f883 2120 	strb.w	r2, [r3, #288]	; 0x120
				}
				if( (desc & TDES0_LC) != 0u ) {
    4b54:	68fb      	ldr	r3, [r7, #12]
    4b56:	f403 7300 	and.w	r3, r3, #512	; 0x200
    4b5a:	2b00      	cmp	r3, #0
    4b5c:	d027      	beq.n	4bae <MSS_MAC_tx_packet+0x392>
					g_mss_mac.statistics.tx_late_collision++;
    4b5e:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4b62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4b66:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    4b6a:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4b6e:	f893 3124 	ldrb.w	r3, [r3, #292]	; 0x124
    4b72:	ea4f 6303 	mov.w	r3, r3, lsl #24
    4b76:	ea43 0302 	orr.w	r3, r3, r2
    4b7a:	f103 0201 	add.w	r2, r3, #1
    4b7e:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4b82:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4b86:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    4b8a:	ea4f 2101 	mov.w	r1, r1, lsl #8
    4b8e:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    4b92:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    4b96:	ea40 0101 	orr.w	r1, r0, r1
    4b9a:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
    4b9e:	ea4f 6212 	mov.w	r2, r2, lsr #24
    4ba2:	f04f 0100 	mov.w	r1, #0
    4ba6:	ea41 0202 	orr.w	r2, r1, r2
    4baa:	f883 2124 	strb.w	r2, [r3, #292]	; 0x124
				}
				if( (desc & TDES0_EC) != 0u ) {
    4bae:	68fb      	ldr	r3, [r7, #12]
    4bb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
    4bb4:	2b00      	cmp	r3, #0
    4bb6:	d027      	beq.n	4c08 <MSS_MAC_tx_packet+0x3ec>
					g_mss_mac.statistics.tx_excessive_collision++;
    4bb8:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4bbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4bc0:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    4bc4:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4bc8:	f893 3128 	ldrb.w	r3, [r3, #296]	; 0x128
    4bcc:	ea4f 6303 	mov.w	r3, r3, lsl #24
    4bd0:	ea43 0302 	orr.w	r3, r3, r2
    4bd4:	f103 0201 	add.w	r2, r3, #1
    4bd8:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4bdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4be0:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    4be4:	ea4f 2101 	mov.w	r1, r1, lsl #8
    4be8:	f8d3 0124 	ldr.w	r0, [r3, #292]	; 0x124
    4bec:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    4bf0:	ea40 0101 	orr.w	r1, r0, r1
    4bf4:	f8c3 1124 	str.w	r1, [r3, #292]	; 0x124
    4bf8:	ea4f 6212 	mov.w	r2, r2, lsr #24
    4bfc:	f04f 0100 	mov.w	r1, #0
    4c00:	ea41 0202 	orr.w	r2, r1, r2
    4c04:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
				}
				if( (desc & TDES0_UF) != 0u ) {
    4c08:	68fb      	ldr	r3, [r7, #12]
    4c0a:	f003 0302 	and.w	r3, r3, #2
    4c0e:	2b00      	cmp	r3, #0
    4c10:	d027      	beq.n	4c62 <MSS_MAC_tx_packet+0x446>
					g_mss_mac.statistics.tx_underflow_error++;
    4c12:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4c16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4c1a:	f8d3 212c 	ldr.w	r2, [r3, #300]	; 0x12c
    4c1e:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4c22:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
    4c26:	ea4f 6303 	mov.w	r3, r3, lsl #24
    4c2a:	ea43 0302 	orr.w	r3, r3, r2
    4c2e:	f103 0201 	add.w	r2, r3, #1
    4c32:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4c36:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4c3a:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    4c3e:	ea4f 2101 	mov.w	r1, r1, lsl #8
    4c42:	f8d3 012c 	ldr.w	r0, [r3, #300]	; 0x12c
    4c46:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    4c4a:	ea40 0101 	orr.w	r1, r0, r1
    4c4e:	f8c3 112c 	str.w	r1, [r3, #300]	; 0x12c
    4c52:	ea4f 6212 	mov.w	r2, r2, lsr #24
    4c56:	f04f 0100 	mov.w	r1, #0
    4c5a:	ea41 0202 	orr.w	r2, r1, r2
    4c5e:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
				}
				g_mss_mac.statistics.tx_collision_count +=
    4c62:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4c66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4c6a:	f8d3 2128 	ldr.w	r2, [r3, #296]	; 0x128
    4c6e:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4c72:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
    4c76:	ea4f 6303 	mov.w	r3, r3, lsl #24
    4c7a:	ea43 0302 	orr.w	r3, r3, r2
    4c7e:	461a      	mov	r2, r3
					(desc >> TDES0_CC_OFFSET) & TDES0_CC_MASK;
    4c80:	68fb      	ldr	r3, [r7, #12]
    4c82:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    4c86:	f003 030f 	and.w	r3, r3, #15
					g_mss_mac.statistics.tx_excessive_collision++;
				}
				if( (desc & TDES0_UF) != 0u ) {
					g_mss_mac.statistics.tx_underflow_error++;
				}
				g_mss_mac.statistics.tx_collision_count +=
    4c8a:	441a      	add	r2, r3
    4c8c:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4c90:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4c94:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    4c98:	ea4f 2101 	mov.w	r1, r1, lsl #8
    4c9c:	f8d3 0128 	ldr.w	r0, [r3, #296]	; 0x128
    4ca0:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    4ca4:	ea40 0101 	orr.w	r1, r0, r1
    4ca8:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
    4cac:	ea4f 6212 	mov.w	r2, r2, lsr #24
    4cb0:	f04f 0100 	mov.w	r1, #0
    4cb4:	ea41 0202 	orr.w	r2, r1, r2
    4cb8:	f883 212c 	strb.w	r2, [r3, #300]	; 0x12c
					(desc >> TDES0_CC_OFFSET) & TDES0_CC_MASK;
	
				/* Give ownership of descriptor to the MAC */
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_0 = TDES0_OWN;
    4cbc:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4cc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4cc4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    4cc6:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4cca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4cce:	f102 0207 	add.w	r2, r2, #7
    4cd2:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4cd6:	4413      	add	r3, r2
    4cd8:	f103 0304 	add.w	r3, r3, #4
    4cdc:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    4ce0:	601a      	str	r2, [r3, #0]
				
				g_mss_mac.tx_desc_index = (g_mss_mac.tx_desc_index + 1u) % (uint32_t)TX_RING_SIZE;
    4ce2:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4ce6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4cea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    4cec:	f103 0301 	add.w	r3, r3, #1
    4cf0:	f003 0201 	and.w	r2, r3, #1
    4cf4:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4cf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4cfc:	671a      	str	r2, [r3, #112]	; 0x70

		/* Assumed TX_RING_SIZE == 2.  A #error directive checks this is the
		case. */
		taskENTER_CRITICAL();
		{
			for( ulDescriptor = 0; ulDescriptor < TX_RING_SIZE; ulDescriptor++ )
    4cfe:	693b      	ldr	r3, [r7, #16]
    4d00:	f103 0301 	add.w	r3, r3, #1
    4d04:	613b      	str	r3, [r7, #16]
    4d06:	693b      	ldr	r3, [r7, #16]
    4d08:	2b01      	cmp	r3, #1
    4d0a:	f67f ae03 	bls.w	4914 <MSS_MAC_tx_packet+0xf8>
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_0 = TDES0_OWN;
				
				g_mss_mac.tx_desc_index = (g_mss_mac.tx_desc_index + 1u) % (uint32_t)TX_RING_SIZE;
			}		
		}
		taskEXIT_CRITICAL();
    4d0e:	f00f f97b 	bl	14008 <vPortExitCritical>
    }
	
    if (error == MAC_OK)
    4d12:	697b      	ldr	r3, [r7, #20]
    4d14:	2b00      	cmp	r3, #0
    4d16:	d119      	bne.n	4d4c <MSS_MAC_tx_packet+0x530>
    {
        error = (int32_t)usLength;
    4d18:	88fb      	ldrh	r3, [r7, #6]
    4d1a:	617b      	str	r3, [r7, #20]
		
		/* Start sending now both descriptors are set up.  This is done to
		prevent a Tx end occurring prior to the second descriptor being
		ready. */
		MAC_BITBAND->CSR6_ST = 1u;
    4d1c:	f240 0300 	movw	r3, #0
    4d20:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4d24:	f04f 0201 	mov.w	r2, #1
    4d28:	f8c3 2634 	str.w	r2, [r3, #1588]	; 0x634
		MAC->CSR1 = 1u;
    4d2c:	f243 0300 	movw	r3, #12288	; 0x3000
    4d30:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4d34:	f04f 0201 	mov.w	r2, #1
    4d38:	609a      	str	r2, [r3, #8]
		
		/* The buffer pointed to by uip_buf is now assigned to a Tx descriptor.
		Find anothere free buffer for uip_buf. */
		uip_buf = MAC_obtain_buffer();
    4d3a:	f001 fd51 	bl	67e0 <MAC_obtain_buffer>
    4d3e:	4602      	mov	r2, r0
    4d40:	f240 6314 	movw	r3, #1556	; 0x614
    4d44:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4d48:	601a      	str	r2, [r3, #0]
    4d4a:	e002      	b.n	4d52 <MSS_MAC_tx_packet+0x536>
    }
    else
    {
        error = 0;
    4d4c:	f04f 0300 	mov.w	r3, #0
    4d50:	617b      	str	r3, [r7, #20]
    }
    return ( error );
    4d52:	697b      	ldr	r3, [r7, #20]
}
    4d54:	4618      	mov	r0, r3
    4d56:	f107 0728 	add.w	r7, r7, #40	; 0x28
    4d5a:	46bd      	mov	sp, r7
    4d5c:	bd80      	pop	{r7, pc}
    4d5e:	bf00      	nop

00004d60 <MSS_MAC_rx_pckt_size>:
int32_t
MSS_MAC_rx_pckt_size
(
    void
)
{
    4d60:	b580      	push	{r7, lr}
    4d62:	b082      	sub	sp, #8
    4d64:	af00      	add	r7, sp, #0
    int32_t retval;
    MAC_dismiss_bad_frames();
    4d66:	f001 f9a5 	bl	60b4 <MAC_dismiss_bad_frames>

    if( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &	RDES0_OWN) != 0u )
    4d6a:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4d6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4d72:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    4d76:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4d7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4d7e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4d82:	4413      	add	r3, r2
    4d84:	f103 0398 	add.w	r3, r3, #152	; 0x98
    4d88:	681b      	ldr	r3, [r3, #0]
    4d8a:	2b00      	cmp	r3, #0
    4d8c:	da03      	bge.n	4d96 <MSS_MAC_rx_pckt_size+0x36>
    {
    	/* Current descriptor is empty */
    	retval = 0;
    4d8e:	f04f 0300 	mov.w	r3, #0
    4d92:	603b      	str	r3, [r7, #0]
    4d94:	e018      	b.n	4dc8 <MSS_MAC_rx_pckt_size+0x68>
    }
    else
    {
        uint32_t frame_length;
        frame_length = ( g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 >> RDES0_FL_OFFSET ) & RDES0_FL_MASK;
    4d96:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4d9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4d9e:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    4da2:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4da6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4daa:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4dae:	4413      	add	r3, r2
    4db0:	f103 0398 	add.w	r3, r3, #152	; 0x98
    4db4:	681b      	ldr	r3, [r3, #0]
    4db6:	ea4f 4313 	mov.w	r3, r3, lsr #16
    4dba:	ea4f 4383 	mov.w	r3, r3, lsl #18
    4dbe:	ea4f 4393 	mov.w	r3, r3, lsr #18
    4dc2:	607b      	str	r3, [r7, #4]
        retval = (int32_t)( frame_length );
    4dc4:	687b      	ldr	r3, [r7, #4]
    4dc6:	603b      	str	r3, [r7, #0]
    }
    return retval;
    4dc8:	683b      	ldr	r3, [r7, #0]
}
    4dca:	4618      	mov	r0, r3
    4dcc:	f107 0708 	add.w	r7, r7, #8
    4dd0:	46bd      	mov	sp, r7
    4dd2:	bd80      	pop	{r7, pc}

00004dd4 <MSS_MAC_rx_packet>:
int32_t
MSS_MAC_rx_packet
(
	void
)
{
    4dd4:	b590      	push	{r4, r7, lr}
    4dd6:	b083      	sub	sp, #12
    4dd8:	af00      	add	r7, sp, #0
	uint16_t frame_length=0u;
    4dda:	f04f 0300 	mov.w	r3, #0
    4dde:	80fb      	strh	r3, [r7, #6]

    MAC_dismiss_bad_frames();
    4de0:	f001 f968 	bl	60b4 <MAC_dismiss_bad_frames>

    if( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 & RDES0_OWN) == 0u )
    4de4:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4de8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4dec:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    4df0:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4df4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4df8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4dfc:	4413      	add	r3, r2
    4dfe:	f103 0398 	add.w	r3, r3, #152	; 0x98
    4e02:	681b      	ldr	r3, [r3, #0]
    4e04:	2b00      	cmp	r3, #0
    4e06:	db56      	blt.n	4eb6 <MSS_MAC_rx_packet+0xe2>
    {
        frame_length = ( (
    	    g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 >>
    4e08:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4e0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e10:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    4e14:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4e18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e1c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4e20:	4413      	add	r3, r2
    4e22:	f103 0398 	add.w	r3, r3, #152	; 0x98
    4e26:	681b      	ldr	r3, [r3, #0]
    4e28:	ea4f 4313 	mov.w	r3, r3, lsr #16

    MAC_dismiss_bad_frames();

    if( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 & RDES0_OWN) == 0u )
    {
        frame_length = ( (
    4e2c:	b29b      	uxth	r3, r3
    4e2e:	ea4f 4383 	mov.w	r3, r3, lsl #18
    4e32:	ea4f 4393 	mov.w	r3, r3, lsr #18
    4e36:	80fb      	strh	r3, [r7, #6]
    	    g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 >>
    	    RDES0_FL_OFFSET ) & RDES0_FL_MASK );

        /* strip crc */
        frame_length -= 4u;
    4e38:	88fb      	ldrh	r3, [r7, #6]
    4e3a:	f1a3 0304 	sub.w	r3, r3, #4
    4e3e:	80fb      	strh	r3, [r7, #6]

        if( frame_length > macBUFFER_SIZE ) {
    4e40:	88fb      	ldrh	r3, [r7, #6]
    4e42:	f5b3 6fba 	cmp.w	r3, #1488	; 0x5d0
    4e46:	d902      	bls.n	4e4e <MSS_MAC_rx_packet+0x7a>
        	return MAC_NOT_ENOUGH_SPACE;
    4e48:	f06f 0304 	mvn.w	r3, #4
    4e4c:	e034      	b.n	4eb8 <MSS_MAC_rx_packet+0xe4>
        }

		/* uip_buf is about to point to the buffer that contains the received
		data, mark the buffer that uip_buf is currently pointing to as free
		again. */
		MAC_release_buffer( uip_buf );
    4e4e:	f240 6314 	movw	r3, #1556	; 0x614
    4e52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e56:	681b      	ldr	r3, [r3, #0]
    4e58:	4618      	mov	r0, r3
    4e5a:	f001 fd7d 	bl	6958 <MAC_release_buffer>
        uip_buf = ( unsigned char * ) g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].buffer_1;
    4e5e:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4e62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e66:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    4e6a:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4e6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e72:	f102 020a 	add.w	r2, r2, #10
    4e76:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4e7a:	4413      	add	r3, r2
    4e7c:	681b      	ldr	r3, [r3, #0]
    4e7e:	461a      	mov	r2, r3
    4e80:	f240 6314 	movw	r3, #1556	; 0x614
    4e84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e88:	601a      	str	r2, [r3, #0]
		
		/* The buffer the Rx descriptor was pointing to is now in use by the
		uIP stack - allocate a new buffer to the Rx descriptor. */
		g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].buffer_1 = ( unsigned long ) MAC_obtain_buffer();
    4e8a:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4e8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e92:	f8d3 4094 	ldr.w	r4, [r3, #148]	; 0x94
    4e96:	f001 fca3 	bl	67e0 <MAC_obtain_buffer>
    4e9a:	4603      	mov	r3, r0
    4e9c:	461a      	mov	r2, r3
    4e9e:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4ea2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4ea6:	f104 010a 	add.w	r1, r4, #10
    4eaa:	ea4f 1101 	mov.w	r1, r1, lsl #4
    4eae:	440b      	add	r3, r1
    4eb0:	601a      	str	r2, [r3, #0]

        MSS_MAC_prepare_rx_descriptor();
    4eb2:	f000 fcb9 	bl	5828 <MSS_MAC_prepare_rx_descriptor>
    }
    return ((int32_t)frame_length);
    4eb6:	88fb      	ldrh	r3, [r7, #6]
}
    4eb8:	4618      	mov	r0, r3
    4eba:	f107 070c 	add.w	r7, r7, #12
    4ebe:	46bd      	mov	sp, r7
    4ec0:	bd90      	pop	{r4, r7, pc}
    4ec2:	bf00      	nop

00004ec4 <MSS_MAC_rx_packet_ptrset>:
MSS_MAC_rx_packet_ptrset
(
    uint8_t **pacData,
    uint32_t time_out
)
{
    4ec4:	b580      	push	{r7, lr}
    4ec6:	b084      	sub	sp, #16
    4ec8:	af00      	add	r7, sp, #0
    4eca:	6078      	str	r0, [r7, #4]
    4ecc:	6039      	str	r1, [r7, #0]
	uint16_t frame_length = 0u;
    4ece:	f04f 0300 	mov.w	r3, #0
    4ed2:	813b      	strh	r3, [r7, #8]
    int8_t exit = 0;
    4ed4:	f04f 0300 	mov.w	r3, #0
    4ed8:	72fb      	strb	r3, [r7, #11]

    configASSERT(  (time_out == MSS_MAC_BLOCKING) ||
    4eda:	683b      	ldr	r3, [r7, #0]
    4edc:	f1b3 3fff 	cmp.w	r3, #4294967295
    4ee0:	d009      	beq.n	4ef6 <MSS_MAC_rx_packet_ptrset+0x32>
    4ee2:	683b      	ldr	r3, [r7, #0]
    4ee4:	2b00      	cmp	r3, #0
    4ee6:	d006      	beq.n	4ef6 <MSS_MAC_rx_packet_ptrset+0x32>
    4ee8:	683b      	ldr	r3, [r7, #0]
    4eea:	2b00      	cmp	r3, #0
    4eec:	d006      	beq.n	4efc <MSS_MAC_rx_packet_ptrset+0x38>
    4eee:	683b      	ldr	r3, [r7, #0]
    4ef0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
    4ef4:	d802      	bhi.n	4efc <MSS_MAC_rx_packet_ptrset+0x38>
    4ef6:	f04f 0301 	mov.w	r3, #1
    4efa:	e001      	b.n	4f00 <MSS_MAC_rx_packet_ptrset+0x3c>
    4efc:	f04f 0300 	mov.w	r3, #0
    4f00:	2b00      	cmp	r3, #0
    4f02:	d109      	bne.n	4f18 <MSS_MAC_rx_packet_ptrset+0x54>
    4f04:	f04f 0328 	mov.w	r3, #40	; 0x28
    4f08:	f383 8811 	msr	BASEPRI, r3
    4f0c:	f3bf 8f6f 	isb	sy
    4f10:	f3bf 8f4f 	dsb	sy
    4f14:	60fb      	str	r3, [r7, #12]
    4f16:	e7fe      	b.n	4f16 <MSS_MAC_rx_packet_ptrset+0x52>
    			(time_out == MSS_MAC_NONBLOCKING) ||
    			((time_out >= 1) && (time_out <= 0x01000000UL)) );

    MAC_dismiss_bad_frames();
    4f18:	f001 f8cc 	bl	60b4 <MAC_dismiss_bad_frames>

    /* wait for a packet */
	if( time_out != MSS_MAC_BLOCKING ) {
    4f1c:	683b      	ldr	r3, [r7, #0]
    4f1e:	f1b3 3fff 	cmp.w	r3, #4294967295
    4f22:	d018      	beq.n	4f56 <MSS_MAC_rx_packet_ptrset+0x92>
		if( time_out == MSS_MAC_NONBLOCKING ) {
    4f24:	683b      	ldr	r3, [r7, #0]
    4f26:	2b00      	cmp	r3, #0
    4f28:	d104      	bne.n	4f34 <MSS_MAC_rx_packet_ptrset+0x70>
    		MAC_set_time_out( 0u );
    4f2a:	f04f 0000 	mov.w	r0, #0
    4f2e:	f001 f913 	bl	6158 <MAC_set_time_out>
		} else {
    		MAC_set_time_out( time_out );
		}
	}

    while( ((g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    4f32:	e011      	b.n	4f58 <MSS_MAC_rx_packet_ptrset+0x94>
    /* wait for a packet */
	if( time_out != MSS_MAC_BLOCKING ) {
		if( time_out == MSS_MAC_NONBLOCKING ) {
    		MAC_set_time_out( 0u );
		} else {
    		MAC_set_time_out( time_out );
    4f34:	6838      	ldr	r0, [r7, #0]
    4f36:	f001 f90f 	bl	6158 <MAC_set_time_out>
		}
	}

    while( ((g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    4f3a:	e00d      	b.n	4f58 <MSS_MAC_rx_packet_ptrset+0x94>
    	RDES0_OWN) != 0u) && (exit == 0) )
    {
    	if( time_out != MSS_MAC_BLOCKING )
    4f3c:	683b      	ldr	r3, [r7, #0]
    4f3e:	f1b3 3fff 	cmp.w	r3, #4294967295
    4f42:	d009      	beq.n	4f58 <MSS_MAC_rx_packet_ptrset+0x94>
    	{
    		if( MAC_get_time_out() == 0u ) {
    4f44:	f001 f930 	bl	61a8 <MAC_get_time_out>
    4f48:	4603      	mov	r3, r0
    4f4a:	2b00      	cmp	r3, #0
    4f4c:	d104      	bne.n	4f58 <MSS_MAC_rx_packet_ptrset+0x94>
    			exit = 1;
    4f4e:	f04f 0301 	mov.w	r3, #1
    4f52:	72fb      	strb	r3, [r7, #11]
    4f54:	e000      	b.n	4f58 <MSS_MAC_rx_packet_ptrset+0x94>
		} else {
    		MAC_set_time_out( time_out );
		}
	}

    while( ((g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    4f56:	bf00      	nop
    4f58:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4f5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f60:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    4f64:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4f68:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f6c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4f70:	4413      	add	r3, r2
    4f72:	f103 0398 	add.w	r3, r3, #152	; 0x98
    4f76:	681b      	ldr	r3, [r3, #0]
    4f78:	2b00      	cmp	r3, #0
    4f7a:	da03      	bge.n	4f84 <MSS_MAC_rx_packet_ptrset+0xc0>
    4f7c:	f997 300b 	ldrsb.w	r3, [r7, #11]
    4f80:	2b00      	cmp	r3, #0
    4f82:	d0db      	beq.n	4f3c <MSS_MAC_rx_packet_ptrset+0x78>
    			exit = 1;
    		}
    	}
    }

    if(exit == 0)
    4f84:	f997 300b 	ldrsb.w	r3, [r7, #11]
    4f88:	2b00      	cmp	r3, #0
    4f8a:	d12e      	bne.n	4fea <MSS_MAC_rx_packet_ptrset+0x126>
    {
        frame_length = ( (
    	    g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 >>
    4f8c:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4f90:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f94:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    4f98:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4f9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4fa0:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4fa4:	4413      	add	r3, r2
    4fa6:	f103 0398 	add.w	r3, r3, #152	; 0x98
    4faa:	681b      	ldr	r3, [r3, #0]
    4fac:	ea4f 4313 	mov.w	r3, r3, lsr #16
    	}
    }

    if(exit == 0)
    {
        frame_length = ( (
    4fb0:	b29b      	uxth	r3, r3
    4fb2:	ea4f 4383 	mov.w	r3, r3, lsl #18
    4fb6:	ea4f 4393 	mov.w	r3, r3, lsr #18
    4fba:	813b      	strh	r3, [r7, #8]
    	    g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 >>
    	    RDES0_FL_OFFSET ) & RDES0_FL_MASK );

        /* strip crc */
        frame_length -= 4u;
    4fbc:	893b      	ldrh	r3, [r7, #8]
    4fbe:	f1a3 0304 	sub.w	r3, r3, #4
    4fc2:	813b      	strh	r3, [r7, #8]
       /* Here we are setting the buffer 'pacData' address to the address
          RX descriptor address. After this is called, the following function
          must be called 'MAC_prepare_rx_descriptor'
          to prepare the current rx descriptor for receiving the next packet.
       */
    	*pacData = (uint8_t *)g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].buffer_1 ;
    4fc4:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4fc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4fcc:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    4fd0:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    4fd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4fd8:	f102 020a 	add.w	r2, r2, #10
    4fdc:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4fe0:	4413      	add	r3, r2
    4fe2:	681b      	ldr	r3, [r3, #0]
    4fe4:	461a      	mov	r2, r3
    4fe6:	687b      	ldr	r3, [r7, #4]
    4fe8:	601a      	str	r2, [r3, #0]

    }
    return ((int32_t)frame_length);
    4fea:	893b      	ldrh	r3, [r7, #8]
}
    4fec:	4618      	mov	r0, r3
    4fee:	f107 0710 	add.w	r7, r7, #16
    4ff2:	46bd      	mov	sp, r7
    4ff4:	bd80      	pop	{r7, pc}
    4ff6:	bf00      	nop

00004ff8 <MSS_MAC_link_status>:
int32_t
MSS_MAC_link_status
(
    void
)
{
    4ff8:	b580      	push	{r7, lr}
    4ffa:	b082      	sub	sp, #8
    4ffc:	af00      	add	r7, sp, #0
	uint32_t link;

    link = PHY_link_status();
    4ffe:	f001 fe6b 	bl	6cd8 <PHY_link_status>
    5002:	4603      	mov	r3, r0
    5004:	607b      	str	r3, [r7, #4]
    if( link == MSS_MAC_LINK_STATUS_LINK ) {
    5006:	687b      	ldr	r3, [r7, #4]
    5008:	2b01      	cmp	r3, #1
    500a:	d106      	bne.n	501a <MSS_MAC_link_status+0x22>
    	link |= PHY_link_type();
    500c:	f001 fe7c 	bl	6d08 <PHY_link_type>
    5010:	4603      	mov	r3, r0
    5012:	687a      	ldr	r2, [r7, #4]
    5014:	ea42 0303 	orr.w	r3, r2, r3
    5018:	607b      	str	r3, [r7, #4]
    }

    return ((int32_t)link);
    501a:	687b      	ldr	r3, [r7, #4]
}
    501c:	4618      	mov	r0, r3
    501e:	f107 0708 	add.w	r7, r7, #8
    5022:	46bd      	mov	sp, r7
    5024:	bd80      	pop	{r7, pc}
    5026:	bf00      	nop

00005028 <MSS_MAC_auto_setup_link>:
int32_t
MSS_MAC_auto_setup_link
(
    void
)
{
    5028:	b580      	push	{r7, lr}
    502a:	b084      	sub	sp, #16
    502c:	af00      	add	r7, sp, #0
	int32_t link;

    PHY_auto_negotiate();
    502e:	f001 fe2b 	bl	6c88 <PHY_auto_negotiate>

    link = MSS_MAC_link_status();
    5032:	f7ff ffe1 	bl	4ff8 <MSS_MAC_link_status>
    5036:	4603      	mov	r3, r0
    5038:	603b      	str	r3, [r7, #0]

    if( (link & MSS_MAC_LINK_STATUS_LINK) != 0u ) {
    503a:	683b      	ldr	r3, [r7, #0]
    503c:	f003 0301 	and.w	r3, r3, #1
    5040:	b2db      	uxtb	r3, r3
    5042:	2b00      	cmp	r3, #0
    5044:	d051      	beq.n	50ea <MSS_MAC_auto_setup_link+0xc2>
    	int32_t ret;
	    ret = MAC_stop_transmission();
    5046:	f000 ffb9 	bl	5fbc <MAC_stop_transmission>
    504a:	4603      	mov	r3, r0
    504c:	607b      	str	r3, [r7, #4]
	    MAC_CHECK( ret == MAC_OK, ret );
    504e:	687b      	ldr	r3, [r7, #4]
    5050:	2b00      	cmp	r3, #0
    5052:	d013      	beq.n	507c <MSS_MAC_auto_setup_link+0x54>
    5054:	687b      	ldr	r3, [r7, #4]
    5056:	b2da      	uxtb	r2, r3
    5058:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    505c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5060:	715a      	strb	r2, [r3, #5]
    5062:	687b      	ldr	r3, [r7, #4]
    5064:	2b00      	cmp	r3, #0
    5066:	d009      	beq.n	507c <MSS_MAC_auto_setup_link+0x54>
    5068:	f04f 0328 	mov.w	r3, #40	; 0x28
    506c:	f383 8811 	msr	BASEPRI, r3
    5070:	f3bf 8f6f 	isb	sy
    5074:	f3bf 8f4f 	dsb	sy
    5078:	60bb      	str	r3, [r7, #8]
    507a:	e7fe      	b.n	507a <MSS_MAC_auto_setup_link+0x52>

	    ret = MAC_stop_receiving();
    507c:	f000 ffdc 	bl	6038 <MAC_stop_receiving>
    5080:	4603      	mov	r3, r0
    5082:	607b      	str	r3, [r7, #4]
	    MAC_CHECK( ret == MAC_OK, ret );
    5084:	687b      	ldr	r3, [r7, #4]
    5086:	2b00      	cmp	r3, #0
    5088:	d013      	beq.n	50b2 <MSS_MAC_auto_setup_link+0x8a>
    508a:	687b      	ldr	r3, [r7, #4]
    508c:	b2da      	uxtb	r2, r3
    508e:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    5092:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5096:	715a      	strb	r2, [r3, #5]
    5098:	687b      	ldr	r3, [r7, #4]
    509a:	2b00      	cmp	r3, #0
    509c:	d009      	beq.n	50b2 <MSS_MAC_auto_setup_link+0x8a>
    509e:	f04f 0328 	mov.w	r3, #40	; 0x28
    50a2:	f383 8811 	msr	BASEPRI, r3
    50a6:	f3bf 8f6f 	isb	sy
    50aa:	f3bf 8f4f 	dsb	sy
    50ae:	60fb      	str	r3, [r7, #12]
    50b0:	e7fe      	b.n	50b0 <MSS_MAC_auto_setup_link+0x88>
        MAC_BITBAND->CSR6_TTM = (uint32_t)((((uint32_t)link & MSS_MAC_LINK_STATUS_100MB) != 0u) ? 1u : 0u );
    50b2:	f240 0300 	movw	r3, #0
    50b6:	f2c4 2306 	movt	r3, #16902	; 0x4206
    50ba:	683a      	ldr	r2, [r7, #0]
    50bc:	f002 0202 	and.w	r2, r2, #2
    50c0:	2a00      	cmp	r2, #0
    50c2:	d002      	beq.n	50ca <MSS_MAC_auto_setup_link+0xa2>
    50c4:	f04f 0201 	mov.w	r2, #1
    50c8:	e001      	b.n	50ce <MSS_MAC_auto_setup_link+0xa6>
    50ca:	f04f 0200 	mov.w	r2, #0
    50ce:	f8c3 2658 	str.w	r2, [r3, #1624]	; 0x658
        MAC_BITBAND->CSR6_FD = (uint32_t)((((uint32_t)link & MSS_MAC_LINK_STATUS_FDX) != 0u) ? 1u : 1u );
    50d2:	f240 0300 	movw	r3, #0
    50d6:	f2c4 2306 	movt	r3, #16902	; 0x4206
    50da:	f04f 0201 	mov.w	r2, #1
    50de:	f8c3 2624 	str.w	r2, [r3, #1572]	; 0x624
	    MAC_start_transmission();
    50e2:	f000 ff9b 	bl	601c <MAC_start_transmission>
	    MAC_start_receiving();
    50e6:	f000 ffd7 	bl	6098 <MAC_start_receiving>
    }

    return link;
    50ea:	683b      	ldr	r3, [r7, #0]
}
    50ec:	4618      	mov	r0, r3
    50ee:	f107 0710 	add.w	r7, r7, #16
    50f2:	46bd      	mov	sp, r7
    50f4:	bd80      	pop	{r7, pc}
    50f6:	bf00      	nop

000050f8 <MSS_MAC_set_mac_address>:
void
MSS_MAC_set_mac_address
(
    const uint8_t *new_address
)
{
    50f8:	b580      	push	{r7, lr}
    50fa:	b084      	sub	sp, #16
    50fc:	af00      	add	r7, sp, #0
    50fe:	6078      	str	r0, [r7, #4]
    /* Check if the new address is unicast */
    configASSERT( (new_address[0]&1) == 0 );
    5100:	687b      	ldr	r3, [r7, #4]
    5102:	781b      	ldrb	r3, [r3, #0]
    5104:	f003 0301 	and.w	r3, r3, #1
    5108:	2b00      	cmp	r3, #0
    510a:	d009      	beq.n	5120 <MSS_MAC_set_mac_address+0x28>
    510c:	f04f 0328 	mov.w	r3, #40	; 0x28
    5110:	f383 8811 	msr	BASEPRI, r3
    5114:	f3bf 8f6f 	isb	sy
    5118:	f3bf 8f4f 	dsb	sy
    511c:	60fb      	str	r3, [r7, #12]
    511e:	e7fe      	b.n	511e <MSS_MAC_set_mac_address+0x26>

   	MAC_memcpy( g_mss_mac.mac_address, new_address, 6u );
    5120:	481c      	ldr	r0, [pc, #112]	; (5194 <MSS_MAC_set_mac_address+0x9c>)
    5122:	6879      	ldr	r1, [r7, #4]
    5124:	f04f 0206 	mov.w	r2, #6
    5128:	f001 faf8 	bl	671c <MAC_memcpy>

   	if((g_mss_mac.flags & FLAG_PERFECT_FILTERING) != 0u ) {
    512c:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    5130:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5134:	791b      	ldrb	r3, [r3, #4]
    5136:	f003 0302 	and.w	r3, r3, #2
    513a:	2b00      	cmp	r3, #0
    513c:	d023      	beq.n	5186 <MSS_MAC_set_mac_address+0x8e>
		int32_t a;
	   	/* set unused filters to the new mac address */
		for( a=14*6; a>=0; a-=6 ) {
    513e:	f04f 0354 	mov.w	r3, #84	; 0x54
    5142:	60bb      	str	r3, [r7, #8]
    5144:	e01c      	b.n	5180 <MSS_MAC_set_mac_address+0x88>
			if( (g_mss_mac.mac_filter_data[a] & 1u) != 0u ) {
    5146:	68ba      	ldr	r2, [r7, #8]
    5148:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    514c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5150:	4413      	add	r3, r2
    5152:	7b1b      	ldrb	r3, [r3, #12]
    5154:	f003 0301 	and.w	r3, r3, #1
    5158:	b2db      	uxtb	r3, r3
    515a:	2b00      	cmp	r3, #0
    515c:	d003      	beq.n	5166 <MSS_MAC_set_mac_address+0x6e>
				/* Filters with multicast addresses are used */
				a = -1;
    515e:	f04f 33ff 	mov.w	r3, #4294967295
    5162:	60bb      	str	r3, [r7, #8]
    5164:	e008      	b.n	5178 <MSS_MAC_set_mac_address+0x80>
			} else {
				MAC_memcpy( &(g_mss_mac.mac_filter_data[a]),
    5166:	68ba      	ldr	r2, [r7, #8]
    5168:	4b0b      	ldr	r3, [pc, #44]	; (5198 <MSS_MAC_set_mac_address+0xa0>)
    516a:	4413      	add	r3, r2
    516c:	4618      	mov	r0, r3
    516e:	4909      	ldr	r1, [pc, #36]	; (5194 <MSS_MAC_set_mac_address+0x9c>)
    5170:	f04f 0206 	mov.w	r2, #6
    5174:	f001 fad2 	bl	671c <MAC_memcpy>
   	MAC_memcpy( g_mss_mac.mac_address, new_address, 6u );

   	if((g_mss_mac.flags & FLAG_PERFECT_FILTERING) != 0u ) {
		int32_t a;
	   	/* set unused filters to the new mac address */
		for( a=14*6; a>=0; a-=6 ) {
    5178:	68bb      	ldr	r3, [r7, #8]
    517a:	f1a3 0306 	sub.w	r3, r3, #6
    517e:	60bb      	str	r3, [r7, #8]
    5180:	68bb      	ldr	r3, [r7, #8]
    5182:	2b00      	cmp	r3, #0
    5184:	dadf      	bge.n	5146 <MSS_MAC_set_mac_address+0x4e>
					g_mss_mac.mac_address, 6u );
			}
		}
   	}

   	MAC_send_setup_frame();
    5186:	f000 fd63 	bl	5c50 <MAC_send_setup_frame>
}
    518a:	f107 0710 	add.w	r7, r7, #16
    518e:	46bd      	mov	sp, r7
    5190:	bd80      	pop	{r7, pc}
    5192:	bf00      	nop
    5194:	2000aa82 	.word	0x2000aa82
    5198:	2000aa88 	.word	0x2000aa88

0000519c <MSS_MAC_get_mac_address>:
void
MSS_MAC_get_mac_address
(
    uint8_t *address
)
{
    519c:	b580      	push	{r7, lr}
    519e:	b082      	sub	sp, #8
    51a0:	af00      	add	r7, sp, #0
    51a2:	6078      	str	r0, [r7, #4]
   	MAC_memcpy( address, g_mss_mac.mac_address, 6u );
    51a4:	6878      	ldr	r0, [r7, #4]
    51a6:	4904      	ldr	r1, [pc, #16]	; (51b8 <MSS_MAC_get_mac_address+0x1c>)
    51a8:	f04f 0206 	mov.w	r2, #6
    51ac:	f001 fab6 	bl	671c <MAC_memcpy>
}
    51b0:	f107 0708 	add.w	r7, r7, #8
    51b4:	46bd      	mov	sp, r7
    51b6:	bd80      	pop	{r7, pc}
    51b8:	2000aa82 	.word	0x2000aa82

000051bc <MSS_MAC_set_mac_filters>:
MSS_MAC_set_mac_filters
(
	uint16_t filter_count,
	const uint8_t *filters
)
{
    51bc:	b580      	push	{r7, lr}
    51be:	b08a      	sub	sp, #40	; 0x28
    51c0:	af00      	add	r7, sp, #0
    51c2:	4603      	mov	r3, r0
    51c4:	6039      	str	r1, [r7, #0]
    51c6:	80fb      	strh	r3, [r7, #6]
    configASSERT( (filter_count==0) || (filters != NULL_buffer) );
    51c8:	88fb      	ldrh	r3, [r7, #6]
    51ca:	2b00      	cmp	r3, #0
    51cc:	d007      	beq.n	51de <MSS_MAC_set_mac_filters+0x22>
    51ce:	f240 630c 	movw	r3, #1548	; 0x60c
    51d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    51d6:	681b      	ldr	r3, [r3, #0]
    51d8:	683a      	ldr	r2, [r7, #0]
    51da:	429a      	cmp	r2, r3
    51dc:	d002      	beq.n	51e4 <MSS_MAC_set_mac_filters+0x28>
    51de:	f04f 0301 	mov.w	r3, #1
    51e2:	e001      	b.n	51e8 <MSS_MAC_set_mac_filters+0x2c>
    51e4:	f04f 0300 	mov.w	r3, #0
    51e8:	2b00      	cmp	r3, #0
    51ea:	d109      	bne.n	5200 <MSS_MAC_set_mac_filters+0x44>
    51ec:	f04f 0328 	mov.w	r3, #40	; 0x28
    51f0:	f383 8811 	msr	BASEPRI, r3
    51f4:	f3bf 8f6f 	isb	sy
    51f8:	f3bf 8f4f 	dsb	sy
    51fc:	623b      	str	r3, [r7, #32]
    51fe:	e7fe      	b.n	51fe <MSS_MAC_set_mac_filters+0x42>
    /* Check if the mac addresses is multicast */
    {
    	int32_t a;
    	for( a = 0u; a < filter_count; a++ ) {
    5200:	f04f 0300 	mov.w	r3, #0
    5204:	60fb      	str	r3, [r7, #12]
    5206:	e01c      	b.n	5242 <MSS_MAC_set_mac_filters+0x86>
    		configASSERT( (filters[a*6]&1) == 1 );
    5208:	68fa      	ldr	r2, [r7, #12]
    520a:	4613      	mov	r3, r2
    520c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5210:	4413      	add	r3, r2
    5212:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5216:	461a      	mov	r2, r3
    5218:	683b      	ldr	r3, [r7, #0]
    521a:	4413      	add	r3, r2
    521c:	781b      	ldrb	r3, [r3, #0]
    521e:	f003 0301 	and.w	r3, r3, #1
    5222:	2b00      	cmp	r3, #0
    5224:	d109      	bne.n	523a <MSS_MAC_set_mac_filters+0x7e>
    5226:	f04f 0328 	mov.w	r3, #40	; 0x28
    522a:	f383 8811 	msr	BASEPRI, r3
    522e:	f3bf 8f6f 	isb	sy
    5232:	f3bf 8f4f 	dsb	sy
    5236:	627b      	str	r3, [r7, #36]	; 0x24
    5238:	e7fe      	b.n	5238 <MSS_MAC_set_mac_filters+0x7c>
{
    configASSERT( (filter_count==0) || (filters != NULL_buffer) );
    /* Check if the mac addresses is multicast */
    {
    	int32_t a;
    	for( a = 0u; a < filter_count; a++ ) {
    523a:	68fb      	ldr	r3, [r7, #12]
    523c:	f103 0301 	add.w	r3, r3, #1
    5240:	60fb      	str	r3, [r7, #12]
    5242:	88fa      	ldrh	r2, [r7, #6]
    5244:	68fb      	ldr	r3, [r7, #12]
    5246:	429a      	cmp	r2, r3
    5248:	dcde      	bgt.n	5208 <MSS_MAC_set_mac_filters+0x4c>
    		configASSERT( (filters[a*6]&1) == 1 );
    	}
    }

    if( filter_count <= 15 ){
    524a:	88fb      	ldrh	r3, [r7, #6]
    524c:	2b0f      	cmp	r3, #15
    524e:	d833      	bhi.n	52b8 <MSS_MAC_set_mac_filters+0xfc>
    	int32_t a;
    	g_mss_mac.flags |= FLAG_PERFECT_FILTERING;
    5250:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    5254:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5258:	791b      	ldrb	r3, [r3, #4]
    525a:	f043 0302 	orr.w	r3, r3, #2
    525e:	b2da      	uxtb	r2, r3
    5260:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    5264:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5268:	711a      	strb	r2, [r3, #4]

    	/* copy new filters */
    	MAC_memcpy( g_mss_mac.mac_filter_data, filters, (uint32_t)(filter_count*6));
    526a:	88fa      	ldrh	r2, [r7, #6]
    526c:	4613      	mov	r3, r2
    526e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5272:	4413      	add	r3, r2
    5274:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5278:	483c      	ldr	r0, [pc, #240]	; (536c <MSS_MAC_set_mac_filters+0x1b0>)
    527a:	6839      	ldr	r1, [r7, #0]
    527c:	461a      	mov	r2, r3
    527e:	f001 fa4d 	bl	671c <MAC_memcpy>

    	/* set unused filters to our mac address */
    	for( a=filter_count; a<15; a++ ) {
    5282:	88fb      	ldrh	r3, [r7, #6]
    5284:	613b      	str	r3, [r7, #16]
    5286:	e013      	b.n	52b0 <MSS_MAC_set_mac_filters+0xf4>
   			MAC_memcpy( &(g_mss_mac.mac_filter_data[a*6]),
    5288:	693a      	ldr	r2, [r7, #16]
    528a:	4613      	mov	r3, r2
    528c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5290:	4413      	add	r3, r2
    5292:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5296:	461a      	mov	r2, r3
    5298:	4b34      	ldr	r3, [pc, #208]	; (536c <MSS_MAC_set_mac_filters+0x1b0>)
    529a:	4413      	add	r3, r2
    529c:	4618      	mov	r0, r3
    529e:	4934      	ldr	r1, [pc, #208]	; (5370 <MSS_MAC_set_mac_filters+0x1b4>)
    52a0:	f04f 0206 	mov.w	r2, #6
    52a4:	f001 fa3a 	bl	671c <MAC_memcpy>

    	/* copy new filters */
    	MAC_memcpy( g_mss_mac.mac_filter_data, filters, (uint32_t)(filter_count*6));

    	/* set unused filters to our mac address */
    	for( a=filter_count; a<15; a++ ) {
    52a8:	693b      	ldr	r3, [r7, #16]
    52aa:	f103 0301 	add.w	r3, r3, #1
    52ae:	613b      	str	r3, [r7, #16]
    52b0:	693b      	ldr	r3, [r7, #16]
    52b2:	2b0e      	cmp	r3, #14
    52b4:	dde8      	ble.n	5288 <MSS_MAC_set_mac_filters+0xcc>
    52b6:	e052      	b.n	535e <MSS_MAC_set_mac_filters+0x1a2>
    	}
    } else {
    	int32_t a,b;
    	uint32_t hash;

    	g_mss_mac.flags &= ~FLAG_PERFECT_FILTERING;
    52b8:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    52bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    52c0:	791b      	ldrb	r3, [r3, #4]
    52c2:	461a      	mov	r2, r3
    52c4:	f002 02fd 	and.w	r2, r2, #253	; 0xfd
    52c8:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    52cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    52d0:	711a      	strb	r2, [r3, #4]

    	/* reset hash table */
    	MAC_memset( g_mss_mac.mac_filter_data, 0u, 64u );
    52d2:	4826      	ldr	r0, [pc, #152]	; (536c <MSS_MAC_set_mac_filters+0x1b0>)
    52d4:	f04f 0100 	mov.w	r1, #0
    52d8:	f04f 0240 	mov.w	r2, #64	; 0x40
    52dc:	f000 ffde 	bl	629c <MAC_memset>

    	for( a=0, b=0; a<filter_count; a++, b+=6 ) {
    52e0:	f04f 0300 	mov.w	r3, #0
    52e4:	617b      	str	r3, [r7, #20]
    52e6:	f04f 0300 	mov.w	r3, #0
    52ea:	61bb      	str	r3, [r7, #24]
    52ec:	e033      	b.n	5356 <MSS_MAC_set_mac_filters+0x19a>
    		hash = mss_ethernet_crc( &(filters[b]), 6 ) & 0x1FF;
    52ee:	69ba      	ldr	r2, [r7, #24]
    52f0:	683b      	ldr	r3, [r7, #0]
    52f2:	4413      	add	r3, r2
    52f4:	4618      	mov	r0, r3
    52f6:	f04f 0106 	mov.w	r1, #6
    52fa:	f7fe ff0b 	bl	4114 <mss_ethernet_crc>
    52fe:	4603      	mov	r3, r0
    5300:	ea4f 53c3 	mov.w	r3, r3, lsl #23
    5304:	ea4f 53d3 	mov.w	r3, r3, lsr #23
    5308:	61fb      	str	r3, [r7, #28]
    		g_mss_mac.mac_filter_data[ hash / 8 ] |= 1 << (hash & 0x7);
    530a:	69fb      	ldr	r3, [r7, #28]
    530c:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    5310:	4619      	mov	r1, r3
    5312:	461a      	mov	r2, r3
    5314:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    5318:	f2c2 0300 	movt	r3, #8192	; 0x2000
    531c:	4413      	add	r3, r2
    531e:	7b1b      	ldrb	r3, [r3, #12]
    5320:	461a      	mov	r2, r3
    5322:	69fb      	ldr	r3, [r7, #28]
    5324:	f003 0307 	and.w	r3, r3, #7
    5328:	f04f 0001 	mov.w	r0, #1
    532c:	fa00 f303 	lsl.w	r3, r0, r3
    5330:	b2db      	uxtb	r3, r3
    5332:	ea42 0303 	orr.w	r3, r2, r3
    5336:	b2db      	uxtb	r3, r3
    5338:	b2da      	uxtb	r2, r3
    533a:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    533e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5342:	440b      	add	r3, r1
    5344:	731a      	strb	r2, [r3, #12]
    	g_mss_mac.flags &= ~FLAG_PERFECT_FILTERING;

    	/* reset hash table */
    	MAC_memset( g_mss_mac.mac_filter_data, 0u, 64u );

    	for( a=0, b=0; a<filter_count; a++, b+=6 ) {
    5346:	697b      	ldr	r3, [r7, #20]
    5348:	f103 0301 	add.w	r3, r3, #1
    534c:	617b      	str	r3, [r7, #20]
    534e:	69bb      	ldr	r3, [r7, #24]
    5350:	f103 0306 	add.w	r3, r3, #6
    5354:	61bb      	str	r3, [r7, #24]
    5356:	88fa      	ldrh	r2, [r7, #6]
    5358:	697b      	ldr	r3, [r7, #20]
    535a:	429a      	cmp	r2, r3
    535c:	dcc7      	bgt.n	52ee <MSS_MAC_set_mac_filters+0x132>
    		hash = mss_ethernet_crc( &(filters[b]), 6 ) & 0x1FF;
    		g_mss_mac.mac_filter_data[ hash / 8 ] |= 1 << (hash & 0x7);
    	}
    }

    MAC_send_setup_frame();
    535e:	f000 fc77 	bl	5c50 <MAC_send_setup_frame>
}
    5362:	f107 0728 	add.w	r7, r7, #40	; 0x28
    5366:	46bd      	mov	sp, r7
    5368:	bd80      	pop	{r7, pc}
    536a:	bf00      	nop
    536c:	2000aa88 	.word	0x2000aa88
    5370:	2000aa82 	.word	0x2000aa82

00005374 <EthernetMAC_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void EthernetMAC_IRQHandler( void )
#else
void EthernetMAC_IRQHandler( void )
#endif
{
    5374:	4668      	mov	r0, sp
    5376:	f020 0107 	bic.w	r1, r0, #7
    537a:	468d      	mov	sp, r1
    537c:	b581      	push	{r0, r7, lr}
    537e:	b083      	sub	sp, #12
    5380:	af00      	add	r7, sp, #0
    uint32_t events;
    uint32_t intr_status;

    events = 0u;
    5382:	f04f 0300 	mov.w	r3, #0
    5386:	603b      	str	r3, [r7, #0]
    intr_status = MAC->CSR5;
    5388:	f243 0300 	movw	r3, #12288	; 0x3000
    538c:	f2c4 0300 	movt	r3, #16384	; 0x4000
    5390:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5392:	607b      	str	r3, [r7, #4]

    if( (intr_status & CSR5_NIS_MASK) != 0u ) {
    5394:	687b      	ldr	r3, [r7, #4]
    5396:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
    539a:	2b00      	cmp	r3, #0
    539c:	d062      	beq.n	5464 <EthernetMAC_IRQHandler+0xf0>
    	if( (intr_status & CSR5_TI_MASK) != 0u ) { /* Transmit */
    539e:	687b      	ldr	r3, [r7, #4]
    53a0:	f003 0301 	and.w	r3, r3, #1
    53a4:	b2db      	uxtb	r3, r3
    53a6:	2b00      	cmp	r3, #0
    53a8:	d02b      	beq.n	5402 <EthernetMAC_IRQHandler+0x8e>
    		g_mss_mac.statistics.tx_interrupts++;
    53aa:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    53ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    53b2:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
    53b6:	ea4f 2212 	mov.w	r2, r2, lsr #8
    53ba:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
    53be:	ea4f 6303 	mov.w	r3, r3, lsl #24
    53c2:	ea43 0302 	orr.w	r3, r3, r2
    53c6:	f103 0201 	add.w	r2, r3, #1
    53ca:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    53ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    53d2:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    53d6:	ea4f 2101 	mov.w	r1, r1, lsl #8
    53da:	f8d3 0114 	ldr.w	r0, [r3, #276]	; 0x114
    53de:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    53e2:	ea40 0101 	orr.w	r1, r0, r1
    53e6:	f8c3 1114 	str.w	r1, [r3, #276]	; 0x114
    53ea:	ea4f 6212 	mov.w	r2, r2, lsr #24
    53ee:	f04f 0100 	mov.w	r1, #0
    53f2:	ea41 0202 	orr.w	r2, r1, r2
    53f6:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
    		events |= MSS_MAC_EVENT_PACKET_SEND;
    53fa:	683b      	ldr	r3, [r7, #0]
    53fc:	f043 0301 	orr.w	r3, r3, #1
    5400:	603b      	str	r3, [r7, #0]
    	}

    	if( (intr_status & CSR5_RI_MASK) != 0u ) { /* Receive */
    5402:	687b      	ldr	r3, [r7, #4]
    5404:	f003 0340 	and.w	r3, r3, #64	; 0x40
    5408:	2b00      	cmp	r3, #0
    540a:	d02b      	beq.n	5464 <EthernetMAC_IRQHandler+0xf0>
    		g_mss_mac.statistics.rx_interrupts++;
    540c:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    5410:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5414:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    5418:	ea4f 2212 	mov.w	r2, r2, lsr #8
    541c:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
    5420:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5424:	ea43 0302 	orr.w	r3, r3, r2
    5428:	f103 0201 	add.w	r2, r3, #1
    542c:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    5430:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5434:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5438:	ea4f 2101 	mov.w	r1, r1, lsl #8
    543c:	f8d3 00e8 	ldr.w	r0, [r3, #232]	; 0xe8
    5440:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5444:	ea40 0101 	orr.w	r1, r0, r1
    5448:	f8c3 10e8 	str.w	r1, [r3, #232]	; 0xe8
    544c:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5450:	f04f 0100 	mov.w	r1, #0
    5454:	ea41 0202 	orr.w	r2, r1, r2
    5458:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
    		events |= MSS_MAC_EVENT_PACKET_RECEIVED;
    545c:	683b      	ldr	r3, [r7, #0]
    545e:	f043 0302 	orr.w	r3, r3, #2
    5462:	603b      	str	r3, [r7, #0]
    	}
    }

    /* Clear interrupts */
    MAC->CSR5 = CSR5_INT_BITS;
    5464:	f243 0300 	movw	r3, #12288	; 0x3000
    5468:	f2c4 0300 	movt	r3, #16384	; 0x4000
    546c:	f64c 52e7 	movw	r2, #52711	; 0xcde7
    5470:	f2c0 0201 	movt	r2, #1
    5474:	629a      	str	r2, [r3, #40]	; 0x28

    if( (events != 0u) && (g_mss_mac.listener != NULL_callback) ) {
    5476:	683b      	ldr	r3, [r7, #0]
    5478:	2b00      	cmp	r3, #0
    547a:	d012      	beq.n	54a2 <EthernetMAC_IRQHandler+0x12e>
    547c:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    5480:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5484:	6eda      	ldr	r2, [r3, #108]	; 0x6c
    5486:	f240 6310 	movw	r3, #1552	; 0x610
    548a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    548e:	681b      	ldr	r3, [r3, #0]
    5490:	429a      	cmp	r2, r3
    5492:	d006      	beq.n	54a2 <EthernetMAC_IRQHandler+0x12e>
        g_mss_mac.listener( events );
    5494:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    5498:	f2c2 0300 	movt	r3, #8192	; 0x2000
    549c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    549e:	6838      	ldr	r0, [r7, #0]
    54a0:	4798      	blx	r3
    }
}
    54a2:	f107 070c 	add.w	r7, r7, #12
    54a6:	46bd      	mov	sp, r7
    54a8:	e8bd 4081 	ldmia.w	sp!, {r0, r7, lr}
    54ac:	4685      	mov	sp, r0
    54ae:	4770      	bx	lr

000054b0 <MSS_MAC_set_callback>:
void
MSS_MAC_set_callback
(
    MSS_MAC_callback_t listener
)
{
    54b0:	b480      	push	{r7}
    54b2:	b083      	sub	sp, #12
    54b4:	af00      	add	r7, sp, #0
    54b6:	6078      	str	r0, [r7, #4]
	/* disable tx and rx interrupts */
    MAC_BITBAND->CSR7_RIE = 0u;
    54b8:	f240 0300 	movw	r3, #0
    54bc:	f2c4 2306 	movt	r3, #16902	; 0x4206
    54c0:	f04f 0200 	mov.w	r2, #0
    54c4:	f8c3 2718 	str.w	r2, [r3, #1816]	; 0x718
    MAC_BITBAND->CSR7_TIE = 0u;
    54c8:	f240 0300 	movw	r3, #0
    54cc:	f2c4 2306 	movt	r3, #16902	; 0x4206
    54d0:	f04f 0200 	mov.w	r2, #0
    54d4:	f8c3 2700 	str.w	r2, [r3, #1792]	; 0x700

    g_mss_mac.listener = listener;
    54d8:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    54dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    54e0:	687a      	ldr	r2, [r7, #4]
    54e2:	66da      	str	r2, [r3, #108]	; 0x6c

	if( listener != NULL_callback ) {
    54e4:	f240 6310 	movw	r3, #1552	; 0x610
    54e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    54ec:	681b      	ldr	r3, [r3, #0]
    54ee:	687a      	ldr	r2, [r7, #4]
    54f0:	429a      	cmp	r2, r3
    54f2:	d00f      	beq.n	5514 <MSS_MAC_set_callback+0x64>
		/* enable tx and rx interrupts */
        MAC_BITBAND->CSR7_RIE = 1u;
    54f4:	f240 0300 	movw	r3, #0
    54f8:	f2c4 2306 	movt	r3, #16902	; 0x4206
    54fc:	f04f 0201 	mov.w	r2, #1
    5500:	f8c3 2718 	str.w	r2, [r3, #1816]	; 0x718
        MAC_BITBAND->CSR7_TIE = 1u;
    5504:	f240 0300 	movw	r3, #0
    5508:	f2c4 2306 	movt	r3, #16902	; 0x4206
    550c:	f04f 0201 	mov.w	r2, #1
    5510:	f8c3 2700 	str.w	r2, [r3, #1792]	; 0x700
	}
}
    5514:	f107 070c 	add.w	r7, r7, #12
    5518:	46bd      	mov	sp, r7
    551a:	bc80      	pop	{r7}
    551c:	4770      	bx	lr
    551e:	bf00      	nop

00005520 <MSS_MAC_last_error>:
const int8_t*
MSS_MAC_last_error
(
    void
)
{
    5520:	b480      	push	{r7}
    5522:	b083      	sub	sp, #12
    5524:	af00      	add	r7, sp, #0
	int8_t error_msg_nb;
    const int8_t* returnvalue;

	error_msg_nb = -(g_mss_mac.last_error);
    5526:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    552a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    552e:	795b      	ldrb	r3, [r3, #5]
    5530:	f1c3 0300 	rsb	r3, r3, #0
    5534:	70fb      	strb	r3, [r7, #3]
	if( error_msg_nb >= ERROR_MESSAGE_COUNT ) {
    5536:	f997 3003 	ldrsb.w	r3, [r7, #3]
    553a:	2b07      	cmp	r3, #7
    553c:	dd05      	ble.n	554a <MSS_MAC_last_error+0x2a>
		returnvalue = unknown_error;
    553e:	f24b 03c4 	movw	r3, #45252	; 0xb0c4
    5542:	f2c0 0301 	movt	r3, #1
    5546:	607b      	str	r3, [r7, #4]
    5548:	e00d      	b.n	5566 <MSS_MAC_last_error+0x46>
	} else {
		returnvalue = ErrorMessages[error_msg_nb];
    554a:	f24b 02d4 	movw	r2, #45268	; 0xb0d4
    554e:	f2c0 0201 	movt	r2, #1
    5552:	f997 1003 	ldrsb.w	r1, [r7, #3]
    5556:	460b      	mov	r3, r1
    5558:	ea4f 0383 	mov.w	r3, r3, lsl #2
    555c:	440b      	add	r3, r1
    555e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    5562:	4413      	add	r3, r2
    5564:	607b      	str	r3, [r7, #4]
	}
	return returnvalue;
    5566:	687b      	ldr	r3, [r7, #4]
}
    5568:	4618      	mov	r0, r3
    556a:	f107 070c 	add.w	r7, r7, #12
    556e:	46bd      	mov	sp, r7
    5570:	bc80      	pop	{r7}
    5572:	4770      	bx	lr

00005574 <MSS_MAC_get_statistics>:
uint32_t
MSS_MAC_get_statistics
(
    mss_mac_statistics_id_t stat_id
)
{
    5574:	b480      	push	{r7}
    5576:	b085      	sub	sp, #20
    5578:	af00      	add	r7, sp, #0
    557a:	4603      	mov	r3, r0
    557c:	71fb      	strb	r3, [r7, #7]
    uint32_t returnval = 0u;
    557e:	f04f 0300 	mov.w	r3, #0
    5582:	60fb      	str	r3, [r7, #12]

	switch( stat_id ) {
    5584:	79fb      	ldrb	r3, [r7, #7]
    5586:	2b11      	cmp	r3, #17
    5588:	f200 8147 	bhi.w	581a <MSS_MAC_get_statistics+0x2a6>
    558c:	a201      	add	r2, pc, #4	; (adr r2, 5594 <MSS_MAC_get_statistics+0x20>)
    558e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    5592:	bf00      	nop
    5594:	000055dd 	.word	0x000055dd
    5598:	000055fd 	.word	0x000055fd
    559c:	0000561d 	.word	0x0000561d
    55a0:	0000563d 	.word	0x0000563d
    55a4:	0000565d 	.word	0x0000565d
    55a8:	0000567d 	.word	0x0000567d
    55ac:	0000569d 	.word	0x0000569d
    55b0:	000056bd 	.word	0x000056bd
    55b4:	000056dd 	.word	0x000056dd
    55b8:	000056fd 	.word	0x000056fd
    55bc:	0000571d 	.word	0x0000571d
    55c0:	0000573d 	.word	0x0000573d
    55c4:	0000575d 	.word	0x0000575d
    55c8:	0000577d 	.word	0x0000577d
    55cc:	0000579d 	.word	0x0000579d
    55d0:	000057bd 	.word	0x000057bd
    55d4:	000057dd 	.word	0x000057dd
    55d8:	000057fd 	.word	0x000057fd
	case MSS_MAC_RX_INTERRUPTS:
		returnval = g_mss_mac.statistics.rx_interrupts;
    55dc:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    55e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    55e4:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    55e8:	ea4f 2212 	mov.w	r2, r2, lsr #8
    55ec:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
    55f0:	ea4f 6303 	mov.w	r3, r3, lsl #24
    55f4:	ea43 0302 	orr.w	r3, r3, r2
    55f8:	60fb      	str	r3, [r7, #12]
        break;
    55fa:	e10e      	b.n	581a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_FILTERING_FAIL:
		returnval = g_mss_mac.statistics.rx_filtering_fail;
    55fc:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    5600:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5604:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
    5608:	ea4f 2212 	mov.w	r2, r2, lsr #8
    560c:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
    5610:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5614:	ea43 0302 	orr.w	r3, r3, r2
    5618:	60fb      	str	r3, [r7, #12]
        break;
    561a:	e0fe      	b.n	581a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_DESCRIPTOR_ERROR:
		returnval = g_mss_mac.statistics.rx_descriptor_error;
    561c:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    5620:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5624:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
    5628:	ea4f 2212 	mov.w	r2, r2, lsr #8
    562c:	f893 30f4 	ldrb.w	r3, [r3, #244]	; 0xf4
    5630:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5634:	ea43 0302 	orr.w	r3, r3, r2
    5638:	60fb      	str	r3, [r7, #12]
        break;
    563a:	e0ee      	b.n	581a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_RUNT_FRAME:
		returnval = g_mss_mac.statistics.rx_runt_frame;
    563c:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    5640:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5644:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
    5648:	ea4f 2212 	mov.w	r2, r2, lsr #8
    564c:	f893 30f8 	ldrb.w	r3, [r3, #248]	; 0xf8
    5650:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5654:	ea43 0302 	orr.w	r3, r3, r2
    5658:	60fb      	str	r3, [r7, #12]
        break;
    565a:	e0de      	b.n	581a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_NOT_FIRST:
		returnval = g_mss_mac.statistics.rx_not_first;
    565c:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    5660:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5664:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
    5668:	ea4f 2212 	mov.w	r2, r2, lsr #8
    566c:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
    5670:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5674:	ea43 0302 	orr.w	r3, r3, r2
    5678:	60fb      	str	r3, [r7, #12]
        break;
    567a:	e0ce      	b.n	581a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_NOT_LAST:
		returnval = g_mss_mac.statistics.rx_not_last;
    567c:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    5680:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5684:	f8d3 20fc 	ldr.w	r2, [r3, #252]	; 0xfc
    5688:	ea4f 2212 	mov.w	r2, r2, lsr #8
    568c:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
    5690:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5694:	ea43 0302 	orr.w	r3, r3, r2
    5698:	60fb      	str	r3, [r7, #12]
        break;
    569a:	e0be      	b.n	581a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_FRAME_TOO_LONG:
		returnval = g_mss_mac.statistics.rx_frame_too_long;
    569c:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    56a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    56a4:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    56a8:	ea4f 2212 	mov.w	r2, r2, lsr #8
    56ac:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
    56b0:	ea4f 6303 	mov.w	r3, r3, lsl #24
    56b4:	ea43 0302 	orr.w	r3, r3, r2
    56b8:	60fb      	str	r3, [r7, #12]
        break;
    56ba:	e0ae      	b.n	581a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_COLLISION_SEEN:
		returnval = g_mss_mac.statistics.rx_collision_seen;
    56bc:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    56c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    56c4:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    56c8:	ea4f 2212 	mov.w	r2, r2, lsr #8
    56cc:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
    56d0:	ea4f 6303 	mov.w	r3, r3, lsl #24
    56d4:	ea43 0302 	orr.w	r3, r3, r2
    56d8:	60fb      	str	r3, [r7, #12]
        break;
    56da:	e09e      	b.n	581a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_CRC_ERROR:
		returnval = g_mss_mac.statistics.rx_crc_error;
    56dc:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    56e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    56e4:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
    56e8:	ea4f 2212 	mov.w	r2, r2, lsr #8
    56ec:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
    56f0:	ea4f 6303 	mov.w	r3, r3, lsl #24
    56f4:	ea43 0302 	orr.w	r3, r3, r2
    56f8:	60fb      	str	r3, [r7, #12]
        break;
    56fa:	e08e      	b.n	581a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_FIFO_OVERFLOW:
		returnval = g_mss_mac.statistics.rx_fifo_overflow;
    56fc:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    5700:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5704:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
    5708:	ea4f 2212 	mov.w	r2, r2, lsr #8
    570c:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
    5710:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5714:	ea43 0302 	orr.w	r3, r3, r2
    5718:	60fb      	str	r3, [r7, #12]
        break;
    571a:	e07e      	b.n	581a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_MISSED_FRAME:
		returnval = g_mss_mac.statistics.rx_missed_frame;
    571c:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    5720:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5724:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    5728:	ea4f 2212 	mov.w	r2, r2, lsr #8
    572c:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
    5730:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5734:	ea43 0302 	orr.w	r3, r3, r2
    5738:	60fb      	str	r3, [r7, #12]
        break;
    573a:	e06e      	b.n	581a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_INTERRUPTS:
		returnval = g_mss_mac.statistics.tx_interrupts;
    573c:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    5740:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5744:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
    5748:	ea4f 2212 	mov.w	r2, r2, lsr #8
    574c:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
    5750:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5754:	ea43 0302 	orr.w	r3, r3, r2
    5758:	60fb      	str	r3, [r7, #12]
        break;
    575a:	e05e      	b.n	581a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_LOSS_OF_CARRIER:
		returnval = g_mss_mac.statistics.tx_loss_of_carrier;
    575c:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    5760:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5764:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
    5768:	ea4f 2212 	mov.w	r2, r2, lsr #8
    576c:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
    5770:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5774:	ea43 0302 	orr.w	r3, r3, r2
    5778:	60fb      	str	r3, [r7, #12]
        break;
    577a:	e04e      	b.n	581a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_NO_CARRIER:
		returnval = g_mss_mac.statistics.tx_no_carrier;
    577c:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    5780:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5784:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
    5788:	ea4f 2212 	mov.w	r2, r2, lsr #8
    578c:	f893 3120 	ldrb.w	r3, [r3, #288]	; 0x120
    5790:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5794:	ea43 0302 	orr.w	r3, r3, r2
    5798:	60fb      	str	r3, [r7, #12]
        break;
    579a:	e03e      	b.n	581a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_LATE_COLLISION:
		returnval = g_mss_mac.statistics.tx_late_collision;
    579c:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    57a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    57a4:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    57a8:	ea4f 2212 	mov.w	r2, r2, lsr #8
    57ac:	f893 3124 	ldrb.w	r3, [r3, #292]	; 0x124
    57b0:	ea4f 6303 	mov.w	r3, r3, lsl #24
    57b4:	ea43 0302 	orr.w	r3, r3, r2
    57b8:	60fb      	str	r3, [r7, #12]
        break;
    57ba:	e02e      	b.n	581a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_EXCESSIVE_COLLISION:
		returnval = g_mss_mac.statistics.tx_excessive_collision;
    57bc:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    57c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    57c4:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    57c8:	ea4f 2212 	mov.w	r2, r2, lsr #8
    57cc:	f893 3128 	ldrb.w	r3, [r3, #296]	; 0x128
    57d0:	ea4f 6303 	mov.w	r3, r3, lsl #24
    57d4:	ea43 0302 	orr.w	r3, r3, r2
    57d8:	60fb      	str	r3, [r7, #12]
        break;
    57da:	e01e      	b.n	581a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_COLLISION_COUNT:
		returnval = g_mss_mac.statistics.tx_collision_count;
    57dc:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    57e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    57e4:	f8d3 2128 	ldr.w	r2, [r3, #296]	; 0x128
    57e8:	ea4f 2212 	mov.w	r2, r2, lsr #8
    57ec:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
    57f0:	ea4f 6303 	mov.w	r3, r3, lsl #24
    57f4:	ea43 0302 	orr.w	r3, r3, r2
    57f8:	60fb      	str	r3, [r7, #12]
        break;
    57fa:	e00e      	b.n	581a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_UNDERFLOW_ERROR:
		returnval = g_mss_mac.statistics.tx_underflow_error;
    57fc:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    5800:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5804:	f8d3 212c 	ldr.w	r2, [r3, #300]	; 0x12c
    5808:	ea4f 2212 	mov.w	r2, r2, lsr #8
    580c:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
    5810:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5814:	ea43 0302 	orr.w	r3, r3, r2
    5818:	60fb      	str	r3, [r7, #12]
        break;
    default:
        break;
	}

	return returnval;
    581a:	68fb      	ldr	r3, [r7, #12]
}
    581c:	4618      	mov	r0, r3
    581e:	f107 0714 	add.w	r7, r7, #20
    5822:	46bd      	mov	sp, r7
    5824:	bc80      	pop	{r7}
    5826:	4770      	bx	lr

00005828 <MSS_MAC_prepare_rx_descriptor>:
void
MSS_MAC_prepare_rx_descriptor
(
    void
)
{
    5828:	b580      	push	{r7, lr}
    582a:	b082      	sub	sp, #8
    582c:	af00      	add	r7, sp, #0
	uint32_t desc;

	/* update counters */
	desc = g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0;
    582e:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    5832:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5836:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    583a:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    583e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5842:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5846:	4413      	add	r3, r2
    5848:	f103 0398 	add.w	r3, r3, #152	; 0x98
    584c:	681b      	ldr	r3, [r3, #0]
    584e:	607b      	str	r3, [r7, #4]
	if( (desc & RDES0_FF) != 0u ) {
    5850:	687b      	ldr	r3, [r7, #4]
    5852:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
    5856:	2b00      	cmp	r3, #0
    5858:	d027      	beq.n	58aa <MSS_MAC_prepare_rx_descriptor+0x82>
		g_mss_mac.statistics.rx_filtering_fail++;
    585a:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    585e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5862:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
    5866:	ea4f 2212 	mov.w	r2, r2, lsr #8
    586a:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
    586e:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5872:	ea43 0302 	orr.w	r3, r3, r2
    5876:	f103 0201 	add.w	r2, r3, #1
    587a:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    587e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5882:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5886:	ea4f 2101 	mov.w	r1, r1, lsl #8
    588a:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    588e:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5892:	ea40 0101 	orr.w	r1, r0, r1
    5896:	f8c3 10ec 	str.w	r1, [r3, #236]	; 0xec
    589a:	ea4f 6212 	mov.w	r2, r2, lsr #24
    589e:	f04f 0100 	mov.w	r1, #0
    58a2:	ea41 0202 	orr.w	r2, r1, r2
    58a6:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
	}
	if( (desc & RDES0_DE) != 0u ) {
    58aa:	687b      	ldr	r3, [r7, #4]
    58ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    58b0:	2b00      	cmp	r3, #0
    58b2:	d027      	beq.n	5904 <MSS_MAC_prepare_rx_descriptor+0xdc>
		g_mss_mac.statistics.rx_descriptor_error++;
    58b4:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    58b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    58bc:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
    58c0:	ea4f 2212 	mov.w	r2, r2, lsr #8
    58c4:	f893 30f4 	ldrb.w	r3, [r3, #244]	; 0xf4
    58c8:	ea4f 6303 	mov.w	r3, r3, lsl #24
    58cc:	ea43 0302 	orr.w	r3, r3, r2
    58d0:	f103 0201 	add.w	r2, r3, #1
    58d4:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    58d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    58dc:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    58e0:	ea4f 2101 	mov.w	r1, r1, lsl #8
    58e4:	f8d3 00f0 	ldr.w	r0, [r3, #240]	; 0xf0
    58e8:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    58ec:	ea40 0101 	orr.w	r1, r0, r1
    58f0:	f8c3 10f0 	str.w	r1, [r3, #240]	; 0xf0
    58f4:	ea4f 6212 	mov.w	r2, r2, lsr #24
    58f8:	f04f 0100 	mov.w	r1, #0
    58fc:	ea41 0202 	orr.w	r2, r1, r2
    5900:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
	}
	if( (desc & RDES0_RF) != 0u ) {
    5904:	687b      	ldr	r3, [r7, #4]
    5906:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    590a:	2b00      	cmp	r3, #0
    590c:	d027      	beq.n	595e <MSS_MAC_prepare_rx_descriptor+0x136>
		g_mss_mac.statistics.rx_runt_frame++;
    590e:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    5912:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5916:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
    591a:	ea4f 2212 	mov.w	r2, r2, lsr #8
    591e:	f893 30f8 	ldrb.w	r3, [r3, #248]	; 0xf8
    5922:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5926:	ea43 0302 	orr.w	r3, r3, r2
    592a:	f103 0201 	add.w	r2, r3, #1
    592e:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    5932:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5936:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    593a:	ea4f 2101 	mov.w	r1, r1, lsl #8
    593e:	f8d3 00f4 	ldr.w	r0, [r3, #244]	; 0xf4
    5942:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5946:	ea40 0101 	orr.w	r1, r0, r1
    594a:	f8c3 10f4 	str.w	r1, [r3, #244]	; 0xf4
    594e:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5952:	f04f 0100 	mov.w	r1, #0
    5956:	ea41 0202 	orr.w	r2, r1, r2
    595a:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
	}
	if( (desc & RDES0_FS) == 0u ) {
    595e:	687b      	ldr	r3, [r7, #4]
    5960:	f403 7300 	and.w	r3, r3, #512	; 0x200
    5964:	2b00      	cmp	r3, #0
    5966:	d127      	bne.n	59b8 <MSS_MAC_prepare_rx_descriptor+0x190>
		g_mss_mac.statistics.rx_not_first++;
    5968:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    596c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5970:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
    5974:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5978:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
    597c:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5980:	ea43 0302 	orr.w	r3, r3, r2
    5984:	f103 0201 	add.w	r2, r3, #1
    5988:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    598c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5990:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5994:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5998:	f8d3 00f8 	ldr.w	r0, [r3, #248]	; 0xf8
    599c:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    59a0:	ea40 0101 	orr.w	r1, r0, r1
    59a4:	f8c3 10f8 	str.w	r1, [r3, #248]	; 0xf8
    59a8:	ea4f 6212 	mov.w	r2, r2, lsr #24
    59ac:	f04f 0100 	mov.w	r1, #0
    59b0:	ea41 0202 	orr.w	r2, r1, r2
    59b4:	f883 20fc 	strb.w	r2, [r3, #252]	; 0xfc
	}
	if( (desc & RDES0_LS) == 0u ) {
    59b8:	687b      	ldr	r3, [r7, #4]
    59ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
    59be:	2b00      	cmp	r3, #0
    59c0:	d127      	bne.n	5a12 <MSS_MAC_prepare_rx_descriptor+0x1ea>
		g_mss_mac.statistics.rx_not_last++;
    59c2:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    59c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    59ca:	f8d3 20fc 	ldr.w	r2, [r3, #252]	; 0xfc
    59ce:	ea4f 2212 	mov.w	r2, r2, lsr #8
    59d2:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
    59d6:	ea4f 6303 	mov.w	r3, r3, lsl #24
    59da:	ea43 0302 	orr.w	r3, r3, r2
    59de:	f103 0201 	add.w	r2, r3, #1
    59e2:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    59e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    59ea:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    59ee:	ea4f 2101 	mov.w	r1, r1, lsl #8
    59f2:	f8d3 00fc 	ldr.w	r0, [r3, #252]	; 0xfc
    59f6:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    59fa:	ea40 0101 	orr.w	r1, r0, r1
    59fe:	f8c3 10fc 	str.w	r1, [r3, #252]	; 0xfc
    5a02:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5a06:	f04f 0100 	mov.w	r1, #0
    5a0a:	ea41 0202 	orr.w	r2, r1, r2
    5a0e:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
	}
	if( (desc & RDES0_TL) != 0u ) {
    5a12:	687b      	ldr	r3, [r7, #4]
    5a14:	f003 0380 	and.w	r3, r3, #128	; 0x80
    5a18:	2b00      	cmp	r3, #0
    5a1a:	d027      	beq.n	5a6c <MSS_MAC_prepare_rx_descriptor+0x244>
		g_mss_mac.statistics.rx_frame_too_long++;
    5a1c:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    5a20:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a24:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    5a28:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5a2c:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
    5a30:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5a34:	ea43 0302 	orr.w	r3, r3, r2
    5a38:	f103 0201 	add.w	r2, r3, #1
    5a3c:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    5a40:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a44:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5a48:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5a4c:	f8d3 0100 	ldr.w	r0, [r3, #256]	; 0x100
    5a50:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5a54:	ea40 0101 	orr.w	r1, r0, r1
    5a58:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
    5a5c:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5a60:	f04f 0100 	mov.w	r1, #0
    5a64:	ea41 0202 	orr.w	r2, r1, r2
    5a68:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
	}
	if( (desc & RDES0_CS) != 0u ) {
    5a6c:	687b      	ldr	r3, [r7, #4]
    5a6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
    5a72:	2b00      	cmp	r3, #0
    5a74:	d027      	beq.n	5ac6 <MSS_MAC_prepare_rx_descriptor+0x29e>
		g_mss_mac.statistics.rx_collision_seen++;
    5a76:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    5a7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a7e:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    5a82:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5a86:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
    5a8a:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5a8e:	ea43 0302 	orr.w	r3, r3, r2
    5a92:	f103 0201 	add.w	r2, r3, #1
    5a96:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    5a9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a9e:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5aa2:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5aa6:	f8d3 0104 	ldr.w	r0, [r3, #260]	; 0x104
    5aaa:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5aae:	ea40 0101 	orr.w	r1, r0, r1
    5ab2:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
    5ab6:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5aba:	f04f 0100 	mov.w	r1, #0
    5abe:	ea41 0202 	orr.w	r2, r1, r2
    5ac2:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
	}
	if( (desc & RDES0_CE) != 0u ) {
    5ac6:	687b      	ldr	r3, [r7, #4]
    5ac8:	f003 0302 	and.w	r3, r3, #2
    5acc:	2b00      	cmp	r3, #0
    5ace:	d027      	beq.n	5b20 <MSS_MAC_prepare_rx_descriptor+0x2f8>
		g_mss_mac.statistics.rx_crc_error++;
    5ad0:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    5ad4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5ad8:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
    5adc:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5ae0:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
    5ae4:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5ae8:	ea43 0302 	orr.w	r3, r3, r2
    5aec:	f103 0201 	add.w	r2, r3, #1
    5af0:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    5af4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5af8:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5afc:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5b00:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
    5b04:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5b08:	ea40 0101 	orr.w	r1, r0, r1
    5b0c:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
    5b10:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5b14:	f04f 0100 	mov.w	r1, #0
    5b18:	ea41 0202 	orr.w	r2, r1, r2
    5b1c:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
	}

	desc = MAC->CSR8;
    5b20:	f243 0300 	movw	r3, #12288	; 0x3000
    5b24:	f2c4 0300 	movt	r3, #16384	; 0x4000
    5b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    5b2a:	607b      	str	r3, [r7, #4]
	g_mss_mac.statistics.rx_fifo_overflow +=
    5b2c:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    5b30:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5b34:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
    5b38:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5b3c:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
    5b40:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5b44:	ea43 0302 	orr.w	r3, r3, r2
    5b48:	461a      	mov	r2, r3
		(desc & (CSR8_OCO_MASK|CSR8_FOC_MASK)) >> CSR8_FOC_SHIFT;
    5b4a:	6879      	ldr	r1, [r7, #4]
    5b4c:	f240 0300 	movw	r3, #0
    5b50:	f6c1 73fe 	movt	r3, #8190	; 0x1ffe
    5b54:	ea01 0303 	and.w	r3, r1, r3
    5b58:	ea4f 4353 	mov.w	r3, r3, lsr #17
	if( (desc & RDES0_CE) != 0u ) {
		g_mss_mac.statistics.rx_crc_error++;
	}

	desc = MAC->CSR8;
	g_mss_mac.statistics.rx_fifo_overflow +=
    5b5c:	441a      	add	r2, r3
    5b5e:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    5b62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5b66:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5b6a:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5b6e:	f8d3 010c 	ldr.w	r0, [r3, #268]	; 0x10c
    5b72:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5b76:	ea40 0101 	orr.w	r1, r0, r1
    5b7a:	f8c3 110c 	str.w	r1, [r3, #268]	; 0x10c
    5b7e:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5b82:	f04f 0100 	mov.w	r1, #0
    5b86:	ea41 0202 	orr.w	r2, r1, r2
    5b8a:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
		(desc & (CSR8_OCO_MASK|CSR8_FOC_MASK)) >> CSR8_FOC_SHIFT;
	g_mss_mac.statistics.rx_missed_frame +=
    5b8e:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    5b92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5b96:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    5b9a:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5b9e:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
    5ba2:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5ba6:	ea43 0302 	orr.w	r3, r3, r2
    5baa:	461a      	mov	r2, r3
		(desc & (CSR8_MFO_MASK|CSR8_MFC_MASK));
    5bac:	687b      	ldr	r3, [r7, #4]
    5bae:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    5bb2:	f423 037e 	bic.w	r3, r3, #16646144	; 0xfe0000
	}

	desc = MAC->CSR8;
	g_mss_mac.statistics.rx_fifo_overflow +=
		(desc & (CSR8_OCO_MASK|CSR8_FOC_MASK)) >> CSR8_FOC_SHIFT;
	g_mss_mac.statistics.rx_missed_frame +=
    5bb6:	441a      	add	r2, r3
    5bb8:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    5bbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5bc0:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5bc4:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5bc8:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
    5bcc:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5bd0:	ea40 0101 	orr.w	r1, r0, r1
    5bd4:	f8c3 1110 	str.w	r1, [r3, #272]	; 0x110
    5bd8:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5bdc:	f04f 0100 	mov.w	r1, #0
    5be0:	ea41 0202 	orr.w	r2, r1, r2
    5be4:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
		(desc & (CSR8_MFO_MASK|CSR8_MFC_MASK));

	/* Give ownership of descriptor to the MAC */
	g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 = RDES0_OWN;
    5be8:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    5bec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5bf0:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    5bf4:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    5bf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5bfc:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5c00:	4413      	add	r3, r2
    5c02:	f103 0398 	add.w	r3, r3, #152	; 0x98
    5c06:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    5c0a:	601a      	str	r2, [r3, #0]
	g_mss_mac.rx_desc_index = (g_mss_mac.rx_desc_index + 1u) % RX_RING_SIZE;
    5c0c:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    5c10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5c14:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
    5c18:	f103 0101 	add.w	r1, r3, #1
    5c1c:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    5c20:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    5c24:	fba3 2301 	umull	r2, r3, r3, r1
    5c28:	ea4f 0293 	mov.w	r2, r3, lsr #2
    5c2c:	4613      	mov	r3, r2
    5c2e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    5c32:	4413      	add	r3, r2
    5c34:	ebc3 0201 	rsb	r2, r3, r1
    5c38:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    5c3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5c40:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

	/* Start receive */
    MAC_start_receiving();
    5c44:	f000 fa28 	bl	6098 <MAC_start_receiving>
}
    5c48:	f107 0708 	add.w	r7, r7, #8
    5c4c:	46bd      	mov	sp, r7
    5c4e:	bd80      	pop	{r7, pc}

00005c50 <MAC_send_setup_frame>:
static int32_t
MAC_send_setup_frame
(
    void
)
{
    5c50:	b580      	push	{r7, lr}
    5c52:	b0be      	sub	sp, #248	; 0xf8
    5c54:	af00      	add	r7, sp, #0
	uint8_t *data;
	int32_t a,b,c,d;
	int32_t ret;

    /* prepare descriptor */
	descriptor.descriptor_0 = TDES0_OWN;
    5c56:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
    5c5a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	descriptor.descriptor_1 = TDES1_SET | TDES1_TER |
    5c5e:	f240 03c0 	movw	r3, #192	; 0xc0
    5c62:	f6c0 2300 	movt	r3, #2560	; 0xa00
    5c66:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
		(sizeof(frame_data) << TDES1_TBS1_OFFSET);

	if( (g_mss_mac.flags & FLAG_PERFECT_FILTERING) == 0u ) {
    5c6a:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    5c6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5c72:	791b      	ldrb	r3, [r3, #4]
    5c74:	f003 0302 	and.w	r3, r3, #2
    5c78:	2b00      	cmp	r3, #0
    5c7a:	d105      	bne.n	5c88 <MAC_send_setup_frame+0x38>
		descriptor.descriptor_1 |= TDES1_FT0;
    5c7c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
    5c80:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
    5c84:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	}

	descriptor.buffer_1 = (uint32_t)frame_data;
    5c88:	f107 0304 	add.w	r3, r7, #4
    5c8c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	descriptor.buffer_2 = 0u;
    5c90:	f04f 0300 	mov.w	r3, #0
    5c94:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0

    /* prepare frame */
    if( (g_mss_mac.flags & FLAG_PERFECT_FILTERING) != 0u ) {
    5c98:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    5c9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5ca0:	791b      	ldrb	r3, [r3, #4]
    5ca2:	f003 0302 	and.w	r3, r3, #2
    5ca6:	2b00      	cmp	r3, #0
    5ca8:	d00c      	beq.n	5cc4 <MAC_send_setup_frame+0x74>
    	b = 0;
    5caa:	f04f 0300 	mov.w	r3, #0
    5cae:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    	d = 12;
    5cb2:	f04f 030c 	mov.w	r3, #12
    5cb6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    	c = 90;
    5cba:	f04f 035a 	mov.w	r3, #90	; 0x5a
    5cbe:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    5cc2:	e00b      	b.n	5cdc <MAC_send_setup_frame+0x8c>
    } else {
    	b = 156;
    5cc4:	f04f 039c 	mov.w	r3, #156	; 0x9c
    5cc8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    	d = 0;
    5ccc:	f04f 0300 	mov.w	r3, #0
    5cd0:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    	c = 64;
    5cd4:	f04f 0340 	mov.w	r3, #64	; 0x40
    5cd8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    }

   	data = g_mss_mac.mac_address;
    5cdc:	4bb4      	ldr	r3, [pc, #720]	; (5fb0 <MAC_send_setup_frame+0x360>)
    5cde:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
   	frame_data[b] = data[0];
    5ce2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    5ce6:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5cea:	7812      	ldrb	r2, [r2, #0]
    5cec:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5cf0:	440b      	add	r3, r1
    5cf2:	f803 2cf4 	strb.w	r2, [r3, #-244]
   	frame_data[b+1] = data[1];
    5cf6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    5cfa:	f103 0301 	add.w	r3, r3, #1
    5cfe:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5d02:	f102 0201 	add.w	r2, r2, #1
    5d06:	7812      	ldrb	r2, [r2, #0]
    5d08:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5d0c:	440b      	add	r3, r1
    5d0e:	f803 2cf4 	strb.w	r2, [r3, #-244]
   	frame_data[b+4] = data[2];
    5d12:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    5d16:	f103 0304 	add.w	r3, r3, #4
    5d1a:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5d1e:	f102 0202 	add.w	r2, r2, #2
    5d22:	7812      	ldrb	r2, [r2, #0]
    5d24:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5d28:	440b      	add	r3, r1
    5d2a:	f803 2cf4 	strb.w	r2, [r3, #-244]
   	frame_data[b+5] = data[3];
    5d2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    5d32:	f103 0305 	add.w	r3, r3, #5
    5d36:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5d3a:	f102 0203 	add.w	r2, r2, #3
    5d3e:	7812      	ldrb	r2, [r2, #0]
    5d40:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5d44:	440b      	add	r3, r1
    5d46:	f803 2cf4 	strb.w	r2, [r3, #-244]
   	frame_data[b+8] = data[4];
    5d4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    5d4e:	f103 0308 	add.w	r3, r3, #8
    5d52:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5d56:	f102 0204 	add.w	r2, r2, #4
    5d5a:	7812      	ldrb	r2, [r2, #0]
    5d5c:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5d60:	440b      	add	r3, r1
    5d62:	f803 2cf4 	strb.w	r2, [r3, #-244]
   	frame_data[b+9] = data[5];
    5d66:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    5d6a:	f103 0309 	add.w	r3, r3, #9
    5d6e:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5d72:	f102 0205 	add.w	r2, r2, #5
    5d76:	7812      	ldrb	r2, [r2, #0]
    5d78:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5d7c:	440b      	add	r3, r1
    5d7e:	f803 2cf4 	strb.w	r2, [r3, #-244]

   	data = g_mss_mac.mac_filter_data;
    5d82:	4b8c      	ldr	r3, [pc, #560]	; (5fb4 <MAC_send_setup_frame+0x364>)
    5d84:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    for( a = 0; a < c; ) {
    5d88:	f04f 0300 	mov.w	r3, #0
    5d8c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    5d90:	e081      	b.n	5e96 <MAC_send_setup_frame+0x246>
		frame_data[d] = data[a++];
    5d92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    5d96:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    5d9a:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5d9e:	440a      	add	r2, r1
    5da0:	7812      	ldrb	r2, [r2, #0]
    5da2:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5da6:	440b      	add	r3, r1
    5da8:	f803 2cf4 	strb.w	r2, [r3, #-244]
    5dac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    5db0:	f103 0301 	add.w	r3, r3, #1
    5db4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	frame_data[d+1] = data[a++];
    5db8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    5dbc:	f103 0301 	add.w	r3, r3, #1
    5dc0:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    5dc4:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5dc8:	440a      	add	r2, r1
    5dca:	7812      	ldrb	r2, [r2, #0]
    5dcc:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5dd0:	440b      	add	r3, r1
    5dd2:	f803 2cf4 	strb.w	r2, [r3, #-244]
    5dd6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    5dda:	f103 0301 	add.w	r3, r3, #1
    5dde:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	frame_data[d+4] = data[a++];
    5de2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    5de6:	f103 0304 	add.w	r3, r3, #4
    5dea:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    5dee:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5df2:	440a      	add	r2, r1
    5df4:	7812      	ldrb	r2, [r2, #0]
    5df6:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5dfa:	440b      	add	r3, r1
    5dfc:	f803 2cf4 	strb.w	r2, [r3, #-244]
    5e00:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    5e04:	f103 0301 	add.w	r3, r3, #1
    5e08:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	frame_data[d+5] = data[a++];
    5e0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    5e10:	f103 0305 	add.w	r3, r3, #5
    5e14:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    5e18:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5e1c:	440a      	add	r2, r1
    5e1e:	7812      	ldrb	r2, [r2, #0]
    5e20:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5e24:	440b      	add	r3, r1
    5e26:	f803 2cf4 	strb.w	r2, [r3, #-244]
    5e2a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    5e2e:	f103 0301 	add.w	r3, r3, #1
    5e32:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	frame_data[d+8] = data[a++];
    5e36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    5e3a:	f103 0308 	add.w	r3, r3, #8
    5e3e:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    5e42:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5e46:	440a      	add	r2, r1
    5e48:	7812      	ldrb	r2, [r2, #0]
    5e4a:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5e4e:	440b      	add	r3, r1
    5e50:	f803 2cf4 	strb.w	r2, [r3, #-244]
    5e54:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    5e58:	f103 0301 	add.w	r3, r3, #1
    5e5c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	frame_data[d+9] = data[a++];
    5e60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    5e64:	f103 0309 	add.w	r3, r3, #9
    5e68:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    5e6c:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5e70:	440a      	add	r2, r1
    5e72:	7812      	ldrb	r2, [r2, #0]
    5e74:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5e78:	440b      	add	r3, r1
    5e7a:	f803 2cf4 	strb.w	r2, [r3, #-244]
    5e7e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    5e82:	f103 0301 	add.w	r3, r3, #1
    5e86:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	d += 12;
    5e8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    5e8e:	f103 030c 	add.w	r3, r3, #12
    5e92:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
   	frame_data[b+5] = data[3];
   	frame_data[b+8] = data[4];
   	frame_data[b+9] = data[5];

   	data = g_mss_mac.mac_filter_data;
    for( a = 0; a < c; ) {
    5e96:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
    5e9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
    5e9e:	429a      	cmp	r2, r3
    5ea0:	f6ff af77 	blt.w	5d92 <MAC_send_setup_frame+0x142>
	   	frame_data[d+9] = data[a++];
	   	d += 12;
	}

	/* Stop transmission */
    ret = MAC_stop_transmission();
    5ea4:	f000 f88a 	bl	5fbc <MAC_stop_transmission>
    5ea8:	4603      	mov	r3, r0
    5eaa:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    configASSERT( ret == MAC_OK );
    5eae:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    5eb2:	2b00      	cmp	r3, #0
    5eb4:	d00a      	beq.n	5ecc <MAC_send_setup_frame+0x27c>
    5eb6:	f04f 0328 	mov.w	r3, #40	; 0x28
    5eba:	f383 8811 	msr	BASEPRI, r3
    5ebe:	f3bf 8f6f 	isb	sy
    5ec2:	f3bf 8f4f 	dsb	sy
    5ec6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    5eca:	e7fe      	b.n	5eca <MAC_send_setup_frame+0x27a>

    ret = MAC_stop_receiving();
    5ecc:	f000 f8b4 	bl	6038 <MAC_stop_receiving>
    5ed0:	4603      	mov	r3, r0
    5ed2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    configASSERT( ret == MAC_OK );
    5ed6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    5eda:	2b00      	cmp	r3, #0
    5edc:	d00a      	beq.n	5ef4 <MAC_send_setup_frame+0x2a4>
    5ede:	f04f 0328 	mov.w	r3, #40	; 0x28
    5ee2:	f383 8811 	msr	BASEPRI, r3
    5ee6:	f3bf 8f6f 	isb	sy
    5eea:	f3bf 8f4f 	dsb	sy
    5eee:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    5ef2:	e7fe      	b.n	5ef2 <MAC_send_setup_frame+0x2a2>

    /* Set descriptor */
    MAC->CSR4 = (uint32_t)&descriptor;
    5ef4:	f243 0300 	movw	r3, #12288	; 0x3000
    5ef8:	f2c4 0300 	movt	r3, #16384	; 0x4000
    5efc:	f107 02c4 	add.w	r2, r7, #196	; 0xc4
    5f00:	621a      	str	r2, [r3, #32]

	/* Start transmission */
    MAC_start_transmission();
    5f02:	f000 f88b 	bl	601c <MAC_start_transmission>

    /* Wait until transmission over */
    ret = MAC_OK;
    5f06:	f04f 0300 	mov.w	r3, #0
    5f0a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    MAC_set_time_out( (uint32_t)SETUP_FRAME_TIME_OUT );
    5f0e:	f242 7010 	movw	r0, #10000	; 0x2710
    5f12:	f000 f921 	bl	6158 <MAC_set_time_out>

    while( (((MAC->CSR5 & CSR5_TS_MASK) >> CSR5_TS_SHIFT) !=
    5f16:	e00f      	b.n	5f38 <MAC_send_setup_frame+0x2e8>
    	CSR5_TS_SUSPENDED) && (MAC_OK == ret) )
    {
    	/* transmit poll demand */
    	MAC->CSR1 = 1u;
    5f18:	f243 0300 	movw	r3, #12288	; 0x3000
    5f1c:	f2c4 0300 	movt	r3, #16384	; 0x4000
    5f20:	f04f 0201 	mov.w	r2, #1
    5f24:	609a      	str	r2, [r3, #8]
    	if( MAC_get_time_out() == 0u ) {
    5f26:	f000 f93f 	bl	61a8 <MAC_get_time_out>
    5f2a:	4603      	mov	r3, r0
    5f2c:	2b00      	cmp	r3, #0
    5f2e:	d103      	bne.n	5f38 <MAC_send_setup_frame+0x2e8>
    		ret = MAC_TIME_OUT;
    5f30:	f06f 0305 	mvn.w	r3, #5
    5f34:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8

    /* Wait until transmission over */
    ret = MAC_OK;
    MAC_set_time_out( (uint32_t)SETUP_FRAME_TIME_OUT );

    while( (((MAC->CSR5 & CSR5_TS_MASK) >> CSR5_TS_SHIFT) !=
    5f38:	f243 0300 	movw	r3, #12288	; 0x3000
    5f3c:	f2c4 0300 	movt	r3, #16384	; 0x4000
    5f40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5f42:	f403 03e0 	and.w	r3, r3, #7340032	; 0x700000
    5f46:	ea4f 5313 	mov.w	r3, r3, lsr #20
    5f4a:	2b06      	cmp	r3, #6
    5f4c:	d003      	beq.n	5f56 <MAC_send_setup_frame+0x306>
    5f4e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    5f52:	2b00      	cmp	r3, #0
    5f54:	d0e0      	beq.n	5f18 <MAC_send_setup_frame+0x2c8>
    	if( MAC_get_time_out() == 0u ) {
    		ret = MAC_TIME_OUT;
    	}
    }

	MAC_CHECK( MAC_stop_transmission() == MAC_OK, MAC_FAIL );
    5f56:	f000 f831 	bl	5fbc <MAC_stop_transmission>
    5f5a:	4603      	mov	r3, r0
    5f5c:	2b00      	cmp	r3, #0
    5f5e:	d016      	beq.n	5f8e <MAC_send_setup_frame+0x33e>
    5f60:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    5f64:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5f68:	f04f 32ff 	mov.w	r2, #4294967295
    5f6c:	715a      	strb	r2, [r3, #5]
    5f6e:	f000 f825 	bl	5fbc <MAC_stop_transmission>
    5f72:	4603      	mov	r3, r0
    5f74:	2b00      	cmp	r3, #0
    5f76:	d00a      	beq.n	5f8e <MAC_send_setup_frame+0x33e>
    5f78:	f04f 0328 	mov.w	r3, #40	; 0x28
    5f7c:	f383 8811 	msr	BASEPRI, r3
    5f80:	f3bf 8f6f 	isb	sy
    5f84:	f3bf 8f4f 	dsb	sy
    5f88:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    5f8c:	e7fe      	b.n	5f8c <MAC_send_setup_frame+0x33c>

    /* Set tx descriptor */
    MAC->CSR4 = (uint32_t)g_mss_mac.tx_descriptors;
    5f8e:	f243 0300 	movw	r3, #12288	; 0x3000
    5f92:	f2c4 0300 	movt	r3, #16384	; 0x4000
    5f96:	4a08      	ldr	r2, [pc, #32]	; (5fb8 <MAC_send_setup_frame+0x368>)
    5f98:	621a      	str	r2, [r3, #32]

    /* Start receiving and transmission */
    MAC_start_receiving();
    5f9a:	f000 f87d 	bl	6098 <MAC_start_receiving>
    MAC_start_transmission();
    5f9e:	f000 f83d 	bl	601c <MAC_start_transmission>

    return ret;
    5fa2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
}
    5fa6:	4618      	mov	r0, r3
    5fa8:	f107 07f8 	add.w	r7, r7, #248	; 0xf8
    5fac:	46bd      	mov	sp, r7
    5fae:	bd80      	pop	{r7, pc}
    5fb0:	2000aa82 	.word	0x2000aa82
    5fb4:	2000aa88 	.word	0x2000aa88
    5fb8:	2000aaf0 	.word	0x2000aaf0

00005fbc <MAC_stop_transmission>:
static int32_t
MAC_stop_transmission
(
    void
)
{
    5fbc:	b580      	push	{r7, lr}
    5fbe:	b082      	sub	sp, #8
    5fc0:	af00      	add	r7, sp, #0
    int32_t retval = MAC_OK;
    5fc2:	f04f 0300 	mov.w	r3, #0
    5fc6:	607b      	str	r3, [r7, #4]
    MAC_set_time_out( (uint16_t)STATE_CHANGE_TIME_OUT );
    5fc8:	f242 7010 	movw	r0, #10000	; 0x2710
    5fcc:	f000 f8c4 	bl	6158 <MAC_set_time_out>

	while( (((MAC->CSR5 & CSR5_TS_MASK) >> CSR5_TS_SHIFT) !=
    5fd0:	e00f      	b.n	5ff2 <MAC_stop_transmission+0x36>
		CSR5_TS_STOPPED) && (retval == MAC_OK) )
	{
    	MAC_BITBAND->CSR6_ST = 0u;
    5fd2:	f240 0300 	movw	r3, #0
    5fd6:	f2c4 2306 	movt	r3, #16902	; 0x4206
    5fda:	f04f 0200 	mov.w	r2, #0
    5fde:	f8c3 2634 	str.w	r2, [r3, #1588]	; 0x634
    	if( MAC_get_time_out() == 0u ) {
    5fe2:	f000 f8e1 	bl	61a8 <MAC_get_time_out>
    5fe6:	4603      	mov	r3, r0
    5fe8:	2b00      	cmp	r3, #0
    5fea:	d102      	bne.n	5ff2 <MAC_stop_transmission+0x36>
    		retval = MAC_TIME_OUT;
    5fec:	f06f 0305 	mvn.w	r3, #5
    5ff0:	607b      	str	r3, [r7, #4]
)
{
    int32_t retval = MAC_OK;
    MAC_set_time_out( (uint16_t)STATE_CHANGE_TIME_OUT );

	while( (((MAC->CSR5 & CSR5_TS_MASK) >> CSR5_TS_SHIFT) !=
    5ff2:	f243 0300 	movw	r3, #12288	; 0x3000
    5ff6:	f2c4 0300 	movt	r3, #16384	; 0x4000
    5ffa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5ffc:	f403 03e0 	and.w	r3, r3, #7340032	; 0x700000
    6000:	ea4f 5313 	mov.w	r3, r3, lsr #20
    6004:	2b00      	cmp	r3, #0
    6006:	d002      	beq.n	600e <MAC_stop_transmission+0x52>
    6008:	687b      	ldr	r3, [r7, #4]
    600a:	2b00      	cmp	r3, #0
    600c:	d0e1      	beq.n	5fd2 <MAC_stop_transmission+0x16>
    	MAC_BITBAND->CSR6_ST = 0u;
    	if( MAC_get_time_out() == 0u ) {
    		retval = MAC_TIME_OUT;
    	}
	}
	return retval;
    600e:	687b      	ldr	r3, [r7, #4]
}
    6010:	4618      	mov	r0, r3
    6012:	f107 0708 	add.w	r7, r7, #8
    6016:	46bd      	mov	sp, r7
    6018:	bd80      	pop	{r7, pc}
    601a:	bf00      	nop

0000601c <MAC_start_transmission>:
static void
MAC_start_transmission
(
    void
)
{
    601c:	b480      	push	{r7}
    601e:	af00      	add	r7, sp, #0
    MAC_BITBAND->CSR6_ST = 1u;
    6020:	f240 0300 	movw	r3, #0
    6024:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6028:	f04f 0201 	mov.w	r2, #1
    602c:	f8c3 2634 	str.w	r2, [r3, #1588]	; 0x634
}
    6030:	46bd      	mov	sp, r7
    6032:	bc80      	pop	{r7}
    6034:	4770      	bx	lr
    6036:	bf00      	nop

00006038 <MAC_stop_receiving>:
static int32_t
MAC_stop_receiving
(
    void
)
{
    6038:	b580      	push	{r7, lr}
    603a:	b082      	sub	sp, #8
    603c:	af00      	add	r7, sp, #0
    int32_t retval = MAC_OK;
    603e:	f04f 0300 	mov.w	r3, #0
    6042:	607b      	str	r3, [r7, #4]
    MAC_set_time_out( (uint16_t)STATE_CHANGE_TIME_OUT );
    6044:	f242 7010 	movw	r0, #10000	; 0x2710
    6048:	f000 f886 	bl	6158 <MAC_set_time_out>

	while( (((MAC->CSR5 & CSR5_RS_MASK) >> CSR5_RS_SHIFT) != CSR5_RS_STOPPED)
    604c:	e00f      	b.n	606e <MAC_stop_receiving+0x36>
            && (retval == MAC_OK) )
	{
    	MAC_BITBAND->CSR6_SR = 0u;
    604e:	f240 0300 	movw	r3, #0
    6052:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6056:	f04f 0200 	mov.w	r2, #0
    605a:	f8c3 2604 	str.w	r2, [r3, #1540]	; 0x604
    	if( MAC_get_time_out() == 0u ) {
    605e:	f000 f8a3 	bl	61a8 <MAC_get_time_out>
    6062:	4603      	mov	r3, r0
    6064:	2b00      	cmp	r3, #0
    6066:	d102      	bne.n	606e <MAC_stop_receiving+0x36>
    		retval = MAC_TIME_OUT;
    6068:	f06f 0305 	mvn.w	r3, #5
    606c:	607b      	str	r3, [r7, #4]
)
{
    int32_t retval = MAC_OK;
    MAC_set_time_out( (uint16_t)STATE_CHANGE_TIME_OUT );

	while( (((MAC->CSR5 & CSR5_RS_MASK) >> CSR5_RS_SHIFT) != CSR5_RS_STOPPED)
    606e:	f243 0300 	movw	r3, #12288	; 0x3000
    6072:	f2c4 0300 	movt	r3, #16384	; 0x4000
    6076:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6078:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
    607c:	ea4f 4353 	mov.w	r3, r3, lsr #17
    6080:	2b00      	cmp	r3, #0
    6082:	d002      	beq.n	608a <MAC_stop_receiving+0x52>
    6084:	687b      	ldr	r3, [r7, #4]
    6086:	2b00      	cmp	r3, #0
    6088:	d0e1      	beq.n	604e <MAC_stop_receiving+0x16>
    	if( MAC_get_time_out() == 0u ) {
    		retval = MAC_TIME_OUT;
    	}
	}

	return retval;
    608a:	687b      	ldr	r3, [r7, #4]
}
    608c:	4618      	mov	r0, r3
    608e:	f107 0708 	add.w	r7, r7, #8
    6092:	46bd      	mov	sp, r7
    6094:	bd80      	pop	{r7, pc}
    6096:	bf00      	nop

00006098 <MAC_start_receiving>:
static void
MAC_start_receiving
(
    void
)
{
    6098:	b480      	push	{r7}
    609a:	af00      	add	r7, sp, #0
    MAC_BITBAND->CSR6_SR = 1u;
    609c:	f240 0300 	movw	r3, #0
    60a0:	f2c4 2306 	movt	r3, #16902	; 0x4206
    60a4:	f04f 0201 	mov.w	r2, #1
    60a8:	f8c3 2604 	str.w	r2, [r3, #1540]	; 0x604
}
    60ac:	46bd      	mov	sp, r7
    60ae:	bc80      	pop	{r7}
    60b0:	4770      	bx	lr
    60b2:	bf00      	nop

000060b4 <MAC_dismiss_bad_frames>:
static int32_t
MAC_dismiss_bad_frames
(
    void
)
{
    60b4:	b580      	push	{r7, lr}
    60b6:	b082      	sub	sp, #8
    60b8:	af00      	add	r7, sp, #0
	int32_t dc = 0;
    60ba:	f04f 0300 	mov.w	r3, #0
    60be:	603b      	str	r3, [r7, #0]
	int8_t cont = 1;
    60c0:	f04f 0301 	mov.w	r3, #1
    60c4:	71fb      	strb	r3, [r7, #7]

	if( MAC_BITBAND->CSR6_PB != 0u ) {
    60c6:	f240 0300 	movw	r3, #0
    60ca:	f2c4 2306 	movt	r3, #16902	; 0x4206
    60ce:	f8d3 360c 	ldr.w	r3, [r3, #1548]	; 0x60c
    60d2:	2b00      	cmp	r3, #0
    60d4:	d023      	beq.n	611e <MAC_dismiss_bad_frames+0x6a>
		/* User wants bad frames too, don't dismiss anything */
		cont = 0;
    60d6:	f04f 0300 	mov.w	r3, #0
    60da:	71fb      	strb	r3, [r7, #7]
	}

	while( ( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    60dc:	e020      	b.n	6120 <MAC_dismiss_bad_frames+0x6c>
            RDES0_OWN) == 0u) && (cont == 1) ) /* Host owns this descriptor */
    {
    	/* check error summary */
    	if( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    60de:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    60e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    60e6:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    60ea:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    60ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    60f2:	ea4f 1202 	mov.w	r2, r2, lsl #4
    60f6:	4413      	add	r3, r2
    60f8:	f103 0398 	add.w	r3, r3, #152	; 0x98
    60fc:	681b      	ldr	r3, [r3, #0]
    60fe:	f403 4303 	and.w	r3, r3, #33536	; 0x8300
    6102:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
    6106:	d006      	beq.n	6116 <MAC_dismiss_bad_frames+0x62>
    		(RDES0_ES | RDES0_LS | RDES0_FS)) != (RDES0_LS | RDES0_FS) )
    	{
    		MSS_MAC_prepare_rx_descriptor();
    6108:	f7ff fb8e 	bl	5828 <MSS_MAC_prepare_rx_descriptor>
    		dc++;
    610c:	683b      	ldr	r3, [r7, #0]
    610e:	f103 0301 	add.w	r3, r3, #1
    6112:	603b      	str	r3, [r7, #0]
    6114:	e004      	b.n	6120 <MAC_dismiss_bad_frames+0x6c>
    	}
        else
        {
    		cont = 0;
    6116:	f04f 0300 	mov.w	r3, #0
    611a:	71fb      	strb	r3, [r7, #7]
    611c:	e000      	b.n	6120 <MAC_dismiss_bad_frames+0x6c>
	if( MAC_BITBAND->CSR6_PB != 0u ) {
		/* User wants bad frames too, don't dismiss anything */
		cont = 0;
	}

	while( ( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    611e:	bf00      	nop
    6120:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    6124:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6128:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    612c:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    6130:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6134:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6138:	4413      	add	r3, r2
    613a:	f103 0398 	add.w	r3, r3, #152	; 0x98
    613e:	681b      	ldr	r3, [r3, #0]
    6140:	2b00      	cmp	r3, #0
    6142:	db03      	blt.n	614c <MAC_dismiss_bad_frames+0x98>
    6144:	f997 3007 	ldrsb.w	r3, [r7, #7]
    6148:	2b01      	cmp	r3, #1
    614a:	d0c8      	beq.n	60de <MAC_dismiss_bad_frames+0x2a>
        {
    		cont = 0;
    	}
    }

	return dc;
    614c:	683b      	ldr	r3, [r7, #0]
}
    614e:	4618      	mov	r0, r3
    6150:	f107 0708 	add.w	r7, r7, #8
    6154:	46bd      	mov	sp, r7
    6156:	bd80      	pop	{r7, pc}

00006158 <MAC_set_time_out>:
static void
MAC_set_time_out
(
    uint32_t time_out
)
{
    6158:	b480      	push	{r7}
    615a:	b083      	sub	sp, #12
    615c:	af00      	add	r7, sp, #0
    615e:	6078      	str	r0, [r7, #4]
	g_mss_mac.time_out_value = (time_out * 122u) / 10u;
    6160:	687b      	ldr	r3, [r7, #4]
    6162:	f04f 027a 	mov.w	r2, #122	; 0x7a
    6166:	fb02 f203 	mul.w	r2, r2, r3
    616a:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    616e:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    6172:	fba3 1302 	umull	r1, r3, r3, r2
    6176:	ea4f 02d3 	mov.w	r2, r3, lsr #3
    617a:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    617e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6182:	669a      	str	r2, [r3, #104]	; 0x68

	g_mss_mac.last_timer_value = (uint16_t)( MAC->CSR11 & CSR11_TIM_MASK );
    6184:	f243 0300 	movw	r3, #12288	; 0x3000
    6188:	f2c4 0300 	movt	r3, #16384	; 0x4000
    618c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    618e:	b29a      	uxth	r2, r3
    6190:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    6194:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6198:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
}
    619c:	f107 070c 	add.w	r7, r7, #12
    61a0:	46bd      	mov	sp, r7
    61a2:	bc80      	pop	{r7}
    61a4:	4770      	bx	lr
    61a6:	bf00      	nop

000061a8 <MAC_get_time_out>:
static uint32_t
MAC_get_time_out
(
    void
)
{
    61a8:	b480      	push	{r7}
    61aa:	b083      	sub	sp, #12
    61ac:	af00      	add	r7, sp, #0
	uint32_t timer;
	uint32_t time = 0u;
    61ae:	f04f 0300 	mov.w	r3, #0
    61b2:	607b      	str	r3, [r7, #4]

	timer = ( MAC->CSR11 & CSR11_TIM_MASK );
    61b4:	f243 0300 	movw	r3, #12288	; 0x3000
    61b8:	f2c4 0300 	movt	r3, #16384	; 0x4000
    61bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    61be:	ea4f 4303 	mov.w	r3, r3, lsl #16
    61c2:	ea4f 4313 	mov.w	r3, r3, lsr #16
    61c6:	603b      	str	r3, [r7, #0]

	if( timer > g_mss_mac.last_timer_value ) {
    61c8:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    61cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    61d0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
    61d4:	461a      	mov	r2, r3
    61d6:	683b      	ldr	r3, [r7, #0]
    61d8:	429a      	cmp	r2, r3
    61da:	d202      	bcs.n	61e2 <MAC_get_time_out+0x3a>
		time = 0x0000ffffUL;
    61dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
    61e0:	607b      	str	r3, [r7, #4]
	}
	time += g_mss_mac.last_timer_value - timer;
    61e2:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    61e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    61ea:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
    61ee:	461a      	mov	r2, r3
    61f0:	683b      	ldr	r3, [r7, #0]
    61f2:	ebc3 0302 	rsb	r3, r3, r2
    61f6:	687a      	ldr	r2, [r7, #4]
    61f8:	4413      	add	r3, r2
    61fa:	607b      	str	r3, [r7, #4]

	if( MAC_BITBAND->CSR6_TTM == 0u ) {
    61fc:	f240 0300 	movw	r3, #0
    6200:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6204:	f8d3 3658 	ldr.w	r3, [r3, #1624]	; 0x658
    6208:	2b00      	cmp	r3, #0
    620a:	d107      	bne.n	621c <MAC_get_time_out+0x74>
		time *= 10u;
    620c:	687a      	ldr	r2, [r7, #4]
    620e:	4613      	mov	r3, r2
    6210:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6214:	4413      	add	r3, r2
    6216:	ea4f 0343 	mov.w	r3, r3, lsl #1
    621a:	607b      	str	r3, [r7, #4]
	}
	if( g_mss_mac.time_out_value <= time ){
    621c:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    6220:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6224:	6e9a      	ldr	r2, [r3, #104]	; 0x68
    6226:	687b      	ldr	r3, [r7, #4]
    6228:	429a      	cmp	r2, r3
    622a:	d807      	bhi.n	623c <MAC_get_time_out+0x94>
		g_mss_mac.time_out_value = 0u;
    622c:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    6230:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6234:	f04f 0200 	mov.w	r2, #0
    6238:	669a      	str	r2, [r3, #104]	; 0x68
    623a:	e00c      	b.n	6256 <MAC_get_time_out+0xae>
	} else {
		g_mss_mac.time_out_value -= time;
    623c:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    6240:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6244:	6e9a      	ldr	r2, [r3, #104]	; 0x68
    6246:	687b      	ldr	r3, [r7, #4]
    6248:	ebc3 0202 	rsb	r2, r3, r2
    624c:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    6250:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6254:	669a      	str	r2, [r3, #104]	; 0x68
	}

	g_mss_mac.last_timer_value = (uint16_t)timer;
    6256:	683b      	ldr	r3, [r7, #0]
    6258:	b29a      	uxth	r2, r3
    625a:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    625e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6262:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

	return ((g_mss_mac.time_out_value * 10u) / 122u);
    6266:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    626a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    626e:	6e9a      	ldr	r2, [r3, #104]	; 0x68
    6270:	4613      	mov	r3, r2
    6272:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6276:	4413      	add	r3, r2
    6278:	ea4f 0343 	mov.w	r3, r3, lsl #1
    627c:	461a      	mov	r2, r3
    627e:	f24c 533f 	movw	r3, #50495	; 0xc53f
    6282:	f2c4 3325 	movt	r3, #17189	; 0x4325
    6286:	fba3 1302 	umull	r1, r3, r3, r2
    628a:	ea4f 1353 	mov.w	r3, r3, lsr #5
}
    628e:	4618      	mov	r0, r3
    6290:	f107 070c 	add.w	r7, r7, #12
    6294:	46bd      	mov	sp, r7
    6296:	bc80      	pop	{r7}
    6298:	4770      	bx	lr
    629a:	bf00      	nop

0000629c <MAC_memset>:
/***************************************************************************//**
 * Fills the first n bytes of the memory area pointed to by s with the constant
 * byte c.
 */
static void MAC_memset(uint8_t *s, uint8_t c, uint32_t n)
{
    629c:	b480      	push	{r7}
    629e:	b087      	sub	sp, #28
    62a0:	af00      	add	r7, sp, #0
    62a2:	60f8      	str	r0, [r7, #12]
    62a4:	460b      	mov	r3, r1
    62a6:	607a      	str	r2, [r7, #4]
    62a8:	72fb      	strb	r3, [r7, #11]
    uint8_t *sb = s;
    62aa:	68fb      	ldr	r3, [r7, #12]
    62ac:	617b      	str	r3, [r7, #20]

    while( n > 0u ) {
    62ae:	e008      	b.n	62c2 <MAC_memset+0x26>
    	n--;
    62b0:	687b      	ldr	r3, [r7, #4]
    62b2:	f103 33ff 	add.w	r3, r3, #4294967295
    62b6:	607b      	str	r3, [r7, #4]
        sb[n] = c;
    62b8:	697a      	ldr	r2, [r7, #20]
    62ba:	687b      	ldr	r3, [r7, #4]
    62bc:	4413      	add	r3, r2
    62be:	7afa      	ldrb	r2, [r7, #11]
    62c0:	701a      	strb	r2, [r3, #0]
 */
static void MAC_memset(uint8_t *s, uint8_t c, uint32_t n)
{
    uint8_t *sb = s;

    while( n > 0u ) {
    62c2:	687b      	ldr	r3, [r7, #4]
    62c4:	2b00      	cmp	r3, #0
    62c6:	d1f3      	bne.n	62b0 <MAC_memset+0x14>
    	n--;
        sb[n] = c;
    }
}
    62c8:	f107 071c 	add.w	r7, r7, #28
    62cc:	46bd      	mov	sp, r7
    62ce:	bc80      	pop	{r7}
    62d0:	4770      	bx	lr
    62d2:	bf00      	nop

000062d4 <MAC_memset_All>:
 * Fills all fields of MAC_instance_t with c.
 *
 * @return          a pointer to the given MAC_instance_t s.
 */
static void MAC_memset_All(MAC_instance_t *s, uint32_t c)
{
    62d4:	b580      	push	{r7, lr}
    62d6:	b084      	sub	sp, #16
    62d8:	af00      	add	r7, sp, #0
    62da:	6078      	str	r0, [r7, #4]
    62dc:	6039      	str	r1, [r7, #0]
    int32_t count;
    s->base_address = (addr_t)c;
    62de:	687b      	ldr	r3, [r7, #4]
    62e0:	683a      	ldr	r2, [r7, #0]
    62e2:	601a      	str	r2, [r3, #0]
    s->flags = (uint8_t)c;
    62e4:	683b      	ldr	r3, [r7, #0]
    62e6:	b2da      	uxtb	r2, r3
    62e8:	687b      	ldr	r3, [r7, #4]
    62ea:	711a      	strb	r2, [r3, #4]
    s->last_error = (int8_t)c;
    62ec:	683b      	ldr	r3, [r7, #0]
    62ee:	b2da      	uxtb	r2, r3
    62f0:	687b      	ldr	r3, [r7, #4]
    62f2:	715a      	strb	r2, [r3, #5]
    s->last_timer_value = (uint16_t)c;
    62f4:	683b      	ldr	r3, [r7, #0]
    62f6:	b29a      	uxth	r2, r3
    62f8:	687b      	ldr	r3, [r7, #4]
    62fa:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    s->listener = NULL_callback;
    62fe:	f240 6310 	movw	r3, #1552	; 0x610
    6302:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6306:	681a      	ldr	r2, [r3, #0]
    6308:	687b      	ldr	r3, [r7, #4]
    630a:	66da      	str	r2, [r3, #108]	; 0x6c
   	MAC_memset( s->mac_address, (uint8_t)c, 6u );
    630c:	687b      	ldr	r3, [r7, #4]
    630e:	f103 0206 	add.w	r2, r3, #6
    6312:	683b      	ldr	r3, [r7, #0]
    6314:	b2db      	uxtb	r3, r3
    6316:	4610      	mov	r0, r2
    6318:	4619      	mov	r1, r3
    631a:	f04f 0206 	mov.w	r2, #6
    631e:	f7ff ffbd 	bl	629c <MAC_memset>
   	MAC_memset( s->mac_filter_data, (uint8_t)c, 90u );
    6322:	687b      	ldr	r3, [r7, #4]
    6324:	f103 020c 	add.w	r2, r3, #12
    6328:	683b      	ldr	r3, [r7, #0]
    632a:	b2db      	uxtb	r3, r3
    632c:	4610      	mov	r0, r2
    632e:	4619      	mov	r1, r3
    6330:	f04f 025a 	mov.w	r2, #90	; 0x5a
    6334:	f7ff ffb2 	bl	629c <MAC_memset>
    s->phy_address = (uint8_t)c;
    6338:	683b      	ldr	r3, [r7, #0]
    633a:	b2da      	uxtb	r2, r3
    633c:	687b      	ldr	r3, [r7, #4]
    633e:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
    s->rx_desc_index =c;
    6342:	687b      	ldr	r3, [r7, #4]
    6344:	683a      	ldr	r2, [r7, #0]
    6346:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    for(count = 0; count<RX_RING_SIZE ;count++)
    634a:	f04f 0300 	mov.w	r3, #0
    634e:	60fb      	str	r3, [r7, #12]
    6350:	e029      	b.n	63a6 <MAC_memset_All+0xd2>
    {
        s->rx_descriptors[count].buffer_1 = c;
    6352:	68fa      	ldr	r2, [r7, #12]
    6354:	687b      	ldr	r3, [r7, #4]
    6356:	f102 020a 	add.w	r2, r2, #10
    635a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    635e:	4413      	add	r3, r2
    6360:	683a      	ldr	r2, [r7, #0]
    6362:	601a      	str	r2, [r3, #0]
        s->rx_descriptors[count].buffer_2 = c;
    6364:	68fa      	ldr	r2, [r7, #12]
    6366:	687b      	ldr	r3, [r7, #4]
    6368:	f102 020a 	add.w	r2, r2, #10
    636c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6370:	4413      	add	r3, r2
    6372:	f103 0304 	add.w	r3, r3, #4
    6376:	683a      	ldr	r2, [r7, #0]
    6378:	601a      	str	r2, [r3, #0]
        s->rx_descriptors[count].descriptor_0 = c;
    637a:	68fa      	ldr	r2, [r7, #12]
    637c:	687b      	ldr	r3, [r7, #4]
    637e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6382:	4413      	add	r3, r2
    6384:	f103 0398 	add.w	r3, r3, #152	; 0x98
    6388:	683a      	ldr	r2, [r7, #0]
    638a:	601a      	str	r2, [r3, #0]
        s->rx_descriptors[count].descriptor_1 = c;
    638c:	68fa      	ldr	r2, [r7, #12]
    638e:	687b      	ldr	r3, [r7, #4]
    6390:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6394:	4413      	add	r3, r2
    6396:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    639a:	683a      	ldr	r2, [r7, #0]
    639c:	601a      	str	r2, [r3, #0]
    s->listener = NULL_callback;
   	MAC_memset( s->mac_address, (uint8_t)c, 6u );
   	MAC_memset( s->mac_filter_data, (uint8_t)c, 90u );
    s->phy_address = (uint8_t)c;
    s->rx_desc_index =c;
    for(count = 0; count<RX_RING_SIZE ;count++)
    639e:	68fb      	ldr	r3, [r7, #12]
    63a0:	f103 0301 	add.w	r3, r3, #1
    63a4:	60fb      	str	r3, [r7, #12]
    63a6:	68fb      	ldr	r3, [r7, #12]
    63a8:	2b04      	cmp	r3, #4
    63aa:	ddd2      	ble.n	6352 <MAC_memset_All+0x7e>
        s->rx_descriptors[count].buffer_1 = c;
        s->rx_descriptors[count].buffer_2 = c;
        s->rx_descriptors[count].descriptor_0 = c;
        s->rx_descriptors[count].descriptor_1 = c;
    }
    s->statistics.rx_collision_seen =c;
    63ac:	687b      	ldr	r3, [r7, #4]
    63ae:	683a      	ldr	r2, [r7, #0]
    63b0:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    63b4:	ea4f 2202 	mov.w	r2, r2, lsl #8
    63b8:	f8d3 1104 	ldr.w	r1, [r3, #260]	; 0x104
    63bc:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    63c0:	ea41 0202 	orr.w	r2, r1, r2
    63c4:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    63c8:	78fa      	ldrb	r2, [r7, #3]
    63ca:	f04f 0100 	mov.w	r1, #0
    63ce:	ea41 0202 	orr.w	r2, r1, r2
    63d2:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
    s->statistics.rx_crc_error = c;
    63d6:	687b      	ldr	r3, [r7, #4]
    63d8:	683a      	ldr	r2, [r7, #0]
    63da:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    63de:	ea4f 2202 	mov.w	r2, r2, lsl #8
    63e2:	f8d3 1108 	ldr.w	r1, [r3, #264]	; 0x108
    63e6:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    63ea:	ea41 0202 	orr.w	r2, r1, r2
    63ee:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    63f2:	78fa      	ldrb	r2, [r7, #3]
    63f4:	f04f 0100 	mov.w	r1, #0
    63f8:	ea41 0202 	orr.w	r2, r1, r2
    63fc:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
    s->statistics.rx_descriptor_error = c;
    6400:	687b      	ldr	r3, [r7, #4]
    6402:	683a      	ldr	r2, [r7, #0]
    6404:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6408:	ea4f 2202 	mov.w	r2, r2, lsl #8
    640c:	f8d3 10f0 	ldr.w	r1, [r3, #240]	; 0xf0
    6410:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6414:	ea41 0202 	orr.w	r2, r1, r2
    6418:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
    641c:	78fa      	ldrb	r2, [r7, #3]
    641e:	f04f 0100 	mov.w	r1, #0
    6422:	ea41 0202 	orr.w	r2, r1, r2
    6426:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
    s->statistics.rx_fifo_overflow = c;
    642a:	687b      	ldr	r3, [r7, #4]
    642c:	683a      	ldr	r2, [r7, #0]
    642e:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6432:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6436:	f8d3 110c 	ldr.w	r1, [r3, #268]	; 0x10c
    643a:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    643e:	ea41 0202 	orr.w	r2, r1, r2
    6442:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    6446:	78fa      	ldrb	r2, [r7, #3]
    6448:	f04f 0100 	mov.w	r1, #0
    644c:	ea41 0202 	orr.w	r2, r1, r2
    6450:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
    s->statistics.rx_filtering_fail = c;
    6454:	687b      	ldr	r3, [r7, #4]
    6456:	683a      	ldr	r2, [r7, #0]
    6458:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    645c:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6460:	f8d3 10ec 	ldr.w	r1, [r3, #236]	; 0xec
    6464:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6468:	ea41 0202 	orr.w	r2, r1, r2
    646c:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
    6470:	78fa      	ldrb	r2, [r7, #3]
    6472:	f04f 0100 	mov.w	r1, #0
    6476:	ea41 0202 	orr.w	r2, r1, r2
    647a:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
    s->statistics.rx_frame_too_long = c;
    647e:	687b      	ldr	r3, [r7, #4]
    6480:	683a      	ldr	r2, [r7, #0]
    6482:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6486:	ea4f 2202 	mov.w	r2, r2, lsl #8
    648a:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
    648e:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6492:	ea41 0202 	orr.w	r2, r1, r2
    6496:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    649a:	78fa      	ldrb	r2, [r7, #3]
    649c:	f04f 0100 	mov.w	r1, #0
    64a0:	ea41 0202 	orr.w	r2, r1, r2
    64a4:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
    s->statistics.rx_interrupts = c;
    64a8:	687b      	ldr	r3, [r7, #4]
    64aa:	683a      	ldr	r2, [r7, #0]
    64ac:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    64b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
    64b4:	f8d3 10e8 	ldr.w	r1, [r3, #232]	; 0xe8
    64b8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    64bc:	ea41 0202 	orr.w	r2, r1, r2
    64c0:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
    64c4:	78fa      	ldrb	r2, [r7, #3]
    64c6:	f04f 0100 	mov.w	r1, #0
    64ca:	ea41 0202 	orr.w	r2, r1, r2
    64ce:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
    s->statistics.rx_missed_frame = c;
    64d2:	687b      	ldr	r3, [r7, #4]
    64d4:	683a      	ldr	r2, [r7, #0]
    64d6:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    64da:	ea4f 2202 	mov.w	r2, r2, lsl #8
    64de:	f8d3 1110 	ldr.w	r1, [r3, #272]	; 0x110
    64e2:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    64e6:	ea41 0202 	orr.w	r2, r1, r2
    64ea:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    64ee:	78fa      	ldrb	r2, [r7, #3]
    64f0:	f04f 0100 	mov.w	r1, #0
    64f4:	ea41 0202 	orr.w	r2, r1, r2
    64f8:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
    s->statistics.rx_not_first = c;
    64fc:	687b      	ldr	r3, [r7, #4]
    64fe:	683a      	ldr	r2, [r7, #0]
    6500:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6504:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6508:	f8d3 10f8 	ldr.w	r1, [r3, #248]	; 0xf8
    650c:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6510:	ea41 0202 	orr.w	r2, r1, r2
    6514:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
    6518:	78fa      	ldrb	r2, [r7, #3]
    651a:	f04f 0100 	mov.w	r1, #0
    651e:	ea41 0202 	orr.w	r2, r1, r2
    6522:	f883 20fc 	strb.w	r2, [r3, #252]	; 0xfc
    s->statistics.rx_not_last = c;
    6526:	687b      	ldr	r3, [r7, #4]
    6528:	683a      	ldr	r2, [r7, #0]
    652a:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    652e:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6532:	f8d3 10fc 	ldr.w	r1, [r3, #252]	; 0xfc
    6536:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    653a:	ea41 0202 	orr.w	r2, r1, r2
    653e:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
    6542:	78fa      	ldrb	r2, [r7, #3]
    6544:	f04f 0100 	mov.w	r1, #0
    6548:	ea41 0202 	orr.w	r2, r1, r2
    654c:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
    s->statistics.rx_runt_frame = c;
    6550:	687b      	ldr	r3, [r7, #4]
    6552:	683a      	ldr	r2, [r7, #0]
    6554:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6558:	ea4f 2202 	mov.w	r2, r2, lsl #8
    655c:	f8d3 10f4 	ldr.w	r1, [r3, #244]	; 0xf4
    6560:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6564:	ea41 0202 	orr.w	r2, r1, r2
    6568:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
    656c:	78fa      	ldrb	r2, [r7, #3]
    656e:	f04f 0100 	mov.w	r1, #0
    6572:	ea41 0202 	orr.w	r2, r1, r2
    6576:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
    s->statistics.tx_collision_count = c;
    657a:	687b      	ldr	r3, [r7, #4]
    657c:	683a      	ldr	r2, [r7, #0]
    657e:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6582:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6586:	f8d3 1128 	ldr.w	r1, [r3, #296]	; 0x128
    658a:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    658e:	ea41 0202 	orr.w	r2, r1, r2
    6592:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
    6596:	78fa      	ldrb	r2, [r7, #3]
    6598:	f04f 0100 	mov.w	r1, #0
    659c:	ea41 0202 	orr.w	r2, r1, r2
    65a0:	f883 212c 	strb.w	r2, [r3, #300]	; 0x12c
    s->statistics.tx_excessive_collision = c;
    65a4:	687b      	ldr	r3, [r7, #4]
    65a6:	683a      	ldr	r2, [r7, #0]
    65a8:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    65ac:	ea4f 2202 	mov.w	r2, r2, lsl #8
    65b0:	f8d3 1124 	ldr.w	r1, [r3, #292]	; 0x124
    65b4:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    65b8:	ea41 0202 	orr.w	r2, r1, r2
    65bc:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
    65c0:	78fa      	ldrb	r2, [r7, #3]
    65c2:	f04f 0100 	mov.w	r1, #0
    65c6:	ea41 0202 	orr.w	r2, r1, r2
    65ca:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
    s->statistics.tx_interrupts = c;
    65ce:	687b      	ldr	r3, [r7, #4]
    65d0:	683a      	ldr	r2, [r7, #0]
    65d2:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    65d6:	ea4f 2202 	mov.w	r2, r2, lsl #8
    65da:	f8d3 1114 	ldr.w	r1, [r3, #276]	; 0x114
    65de:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    65e2:	ea41 0202 	orr.w	r2, r1, r2
    65e6:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    65ea:	78fa      	ldrb	r2, [r7, #3]
    65ec:	f04f 0100 	mov.w	r1, #0
    65f0:	ea41 0202 	orr.w	r2, r1, r2
    65f4:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
    s->statistics.tx_late_collision = c;
    65f8:	687b      	ldr	r3, [r7, #4]
    65fa:	683a      	ldr	r2, [r7, #0]
    65fc:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6600:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6604:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    6608:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    660c:	ea41 0202 	orr.w	r2, r1, r2
    6610:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    6614:	78fa      	ldrb	r2, [r7, #3]
    6616:	f04f 0100 	mov.w	r1, #0
    661a:	ea41 0202 	orr.w	r2, r1, r2
    661e:	f883 2124 	strb.w	r2, [r3, #292]	; 0x124
    s->statistics.tx_loss_of_carrier = c;
    6622:	687b      	ldr	r3, [r7, #4]
    6624:	683a      	ldr	r2, [r7, #0]
    6626:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    662a:	ea4f 2202 	mov.w	r2, r2, lsl #8
    662e:	f8d3 1118 	ldr.w	r1, [r3, #280]	; 0x118
    6632:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6636:	ea41 0202 	orr.w	r2, r1, r2
    663a:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
    663e:	78fa      	ldrb	r2, [r7, #3]
    6640:	f04f 0100 	mov.w	r1, #0
    6644:	ea41 0202 	orr.w	r2, r1, r2
    6648:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
    s->statistics.tx_no_carrier = c;
    664c:	687b      	ldr	r3, [r7, #4]
    664e:	683a      	ldr	r2, [r7, #0]
    6650:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6654:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6658:	f8d3 111c 	ldr.w	r1, [r3, #284]	; 0x11c
    665c:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6660:	ea41 0202 	orr.w	r2, r1, r2
    6664:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
    6668:	78fa      	ldrb	r2, [r7, #3]
    666a:	f04f 0100 	mov.w	r1, #0
    666e:	ea41 0202 	orr.w	r2, r1, r2
    6672:	f883 2120 	strb.w	r2, [r3, #288]	; 0x120
    s->statistics.tx_underflow_error = c;
    6676:	687b      	ldr	r3, [r7, #4]
    6678:	683a      	ldr	r2, [r7, #0]
    667a:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    667e:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6682:	f8d3 112c 	ldr.w	r1, [r3, #300]	; 0x12c
    6686:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    668a:	ea41 0202 	orr.w	r2, r1, r2
    668e:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
    6692:	78fa      	ldrb	r2, [r7, #3]
    6694:	f04f 0100 	mov.w	r1, #0
    6698:	ea41 0202 	orr.w	r2, r1, r2
    669c:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
    s->time_out_value = c;
    66a0:	687b      	ldr	r3, [r7, #4]
    66a2:	683a      	ldr	r2, [r7, #0]
    66a4:	669a      	str	r2, [r3, #104]	; 0x68
    s->tx_desc_index = c;
    66a6:	687b      	ldr	r3, [r7, #4]
    66a8:	683a      	ldr	r2, [r7, #0]
    66aa:	671a      	str	r2, [r3, #112]	; 0x70
    for(count = 0; count < TX_RING_SIZE ;count++)
    66ac:	f04f 0300 	mov.w	r3, #0
    66b0:	60fb      	str	r3, [r7, #12]
    66b2:	e02b      	b.n	670c <MAC_memset_All+0x438>
    {
        s->tx_descriptors[count].buffer_1 = c;
    66b4:	68fa      	ldr	r2, [r7, #12]
    66b6:	687b      	ldr	r3, [r7, #4]
    66b8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    66bc:	4413      	add	r3, r2
    66be:	f103 037c 	add.w	r3, r3, #124	; 0x7c
    66c2:	683a      	ldr	r2, [r7, #0]
    66c4:	601a      	str	r2, [r3, #0]
        s->tx_descriptors[count].buffer_2 = c;
    66c6:	68fa      	ldr	r2, [r7, #12]
    66c8:	687b      	ldr	r3, [r7, #4]
    66ca:	ea4f 1202 	mov.w	r2, r2, lsl #4
    66ce:	4413      	add	r3, r2
    66d0:	f103 0380 	add.w	r3, r3, #128	; 0x80
    66d4:	683a      	ldr	r2, [r7, #0]
    66d6:	601a      	str	r2, [r3, #0]
        s->tx_descriptors[count].descriptor_0 = c;
    66d8:	68fa      	ldr	r2, [r7, #12]
    66da:	687b      	ldr	r3, [r7, #4]
    66dc:	f102 0207 	add.w	r2, r2, #7
    66e0:	ea4f 1202 	mov.w	r2, r2, lsl #4
    66e4:	4413      	add	r3, r2
    66e6:	f103 0304 	add.w	r3, r3, #4
    66ea:	683a      	ldr	r2, [r7, #0]
    66ec:	601a      	str	r2, [r3, #0]
        s->tx_descriptors[count].descriptor_1 = c;
    66ee:	68fa      	ldr	r2, [r7, #12]
    66f0:	687b      	ldr	r3, [r7, #4]
    66f2:	f102 0207 	add.w	r2, r2, #7
    66f6:	ea4f 1202 	mov.w	r2, r2, lsl #4
    66fa:	4413      	add	r3, r2
    66fc:	f103 0308 	add.w	r3, r3, #8
    6700:	683a      	ldr	r2, [r7, #0]
    6702:	601a      	str	r2, [r3, #0]
    s->statistics.tx_loss_of_carrier = c;
    s->statistics.tx_no_carrier = c;
    s->statistics.tx_underflow_error = c;
    s->time_out_value = c;
    s->tx_desc_index = c;
    for(count = 0; count < TX_RING_SIZE ;count++)
    6704:	68fb      	ldr	r3, [r7, #12]
    6706:	f103 0301 	add.w	r3, r3, #1
    670a:	60fb      	str	r3, [r7, #12]
    670c:	68fb      	ldr	r3, [r7, #12]
    670e:	2b01      	cmp	r3, #1
    6710:	ddd0      	ble.n	66b4 <MAC_memset_All+0x3e0>
        s->tx_descriptors[count].buffer_1 = c;
        s->tx_descriptors[count].buffer_2 = c;
        s->tx_descriptors[count].descriptor_0 = c;
        s->tx_descriptors[count].descriptor_1 = c;
    }
}
    6712:	f107 0710 	add.w	r7, r7, #16
    6716:	46bd      	mov	sp, r7
    6718:	bd80      	pop	{r7, pc}
    671a:	bf00      	nop

0000671c <MAC_memcpy>:
 * The memory areas should not overlap.
 *
 * @return          a pointer to the memory area dest.
 */
static void MAC_memcpy(uint8_t *dest, const uint8_t *src, uint32_t n)
{
    671c:	b480      	push	{r7}
    671e:	b087      	sub	sp, #28
    6720:	af00      	add	r7, sp, #0
    6722:	60f8      	str	r0, [r7, #12]
    6724:	60b9      	str	r1, [r7, #8]
    6726:	607a      	str	r2, [r7, #4]
    uint8_t *d = dest;
    6728:	68fb      	ldr	r3, [r7, #12]
    672a:	617b      	str	r3, [r7, #20]

    while( n > 0u ) {
    672c:	e00b      	b.n	6746 <MAC_memcpy+0x2a>
    	n--;
    672e:	687b      	ldr	r3, [r7, #4]
    6730:	f103 33ff 	add.w	r3, r3, #4294967295
    6734:	607b      	str	r3, [r7, #4]
        d[n] = src[n];
    6736:	697a      	ldr	r2, [r7, #20]
    6738:	687b      	ldr	r3, [r7, #4]
    673a:	4413      	add	r3, r2
    673c:	68b9      	ldr	r1, [r7, #8]
    673e:	687a      	ldr	r2, [r7, #4]
    6740:	440a      	add	r2, r1
    6742:	7812      	ldrb	r2, [r2, #0]
    6744:	701a      	strb	r2, [r3, #0]
 */
static void MAC_memcpy(uint8_t *dest, const uint8_t *src, uint32_t n)
{
    uint8_t *d = dest;

    while( n > 0u ) {
    6746:	687b      	ldr	r3, [r7, #4]
    6748:	2b00      	cmp	r3, #0
    674a:	d1f0      	bne.n	672e <MAC_memcpy+0x12>
    	n--;
        d[n] = src[n];
    }
}
    674c:	f107 071c 	add.w	r7, r7, #28
    6750:	46bd      	mov	sp, r7
    6752:	bc80      	pop	{r7}
    6754:	4770      	bx	lr
    6756:	bf00      	nop

00006758 <MSS_MAC_FreeTxBuffers>:
 * Tx has completed, mark the buffers that were assigned to the Tx descriptors
 * as free again.
 *
 */
void MSS_MAC_FreeTxBuffers( void )
{
    6758:	b580      	push	{r7, lr}
    675a:	b082      	sub	sp, #8
    675c:	af00      	add	r7, sp, #0
	/* Check the buffers have not already been freed in the first of the
	two Tx interrupts - which could potentially happen if the second Tx completed
	during the interrupt for the first Tx. */
	if( g_mss_mac.tx_descriptors[ 0 ].buffer_1 != ( uint32_t ) NULL )
    675e:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    6762:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6766:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    6768:	2b00      	cmp	r3, #0
    676a:	d034      	beq.n	67d6 <MSS_MAC_FreeTxBuffers+0x7e>
	{
		if( ( ( (g_mss_mac.tx_descriptors[ 0 ].descriptor_0) & TDES0_OWN) == 0 ) && ( ( (g_mss_mac.tx_descriptors[ 1 ].descriptor_0) & TDES0_OWN) == 0 ) )
    676c:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    6770:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6774:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    6776:	2b00      	cmp	r3, #0
    6778:	db2d      	blt.n	67d6 <MSS_MAC_FreeTxBuffers+0x7e>
    677a:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    677e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6782:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
    6786:	2b00      	cmp	r3, #0
    6788:	db25      	blt.n	67d6 <MSS_MAC_FreeTxBuffers+0x7e>
		{
			configASSERT( g_mss_mac.tx_descriptors[ 0 ].buffer_1 == g_mss_mac.tx_descriptors[ 1 ].buffer_1 );
    678a:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    678e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6792:	6fda      	ldr	r2, [r3, #124]	; 0x7c
    6794:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    6798:	f2c2 0300 	movt	r3, #8192	; 0x2000
    679c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
    67a0:	429a      	cmp	r2, r3
    67a2:	d009      	beq.n	67b8 <MSS_MAC_FreeTxBuffers+0x60>
    67a4:	f04f 0328 	mov.w	r3, #40	; 0x28
    67a8:	f383 8811 	msr	BASEPRI, r3
    67ac:	f3bf 8f6f 	isb	sy
    67b0:	f3bf 8f4f 	dsb	sy
    67b4:	607b      	str	r3, [r7, #4]
    67b6:	e7fe      	b.n	67b6 <MSS_MAC_FreeTxBuffers+0x5e>
			MAC_release_buffer( ( unsigned char * ) g_mss_mac.tx_descriptors[ 0 ].buffer_1 );
    67b8:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    67bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    67c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    67c2:	4618      	mov	r0, r3
    67c4:	f000 f8c8 	bl	6958 <MAC_release_buffer>
			
			/* Just to mark the fact that the buffer has already been released. */
			g_mss_mac.tx_descriptors[ 0 ].buffer_1 = ( uint32_t ) NULL;
    67c8:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    67cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    67d0:	f04f 0200 	mov.w	r2, #0
    67d4:	67da      	str	r2, [r3, #124]	; 0x7c
		}
	}
}
    67d6:	f107 0708 	add.w	r7, r7, #8
    67da:	46bd      	mov	sp, r7
    67dc:	bd80      	pop	{r7, pc}
    67de:	bf00      	nop

000067e0 <MAC_obtain_buffer>:
 * as in use, then return its address.
 *
 * @return          a pointer to a free buffer.
 */
unsigned char *MAC_obtain_buffer( void )
{
    67e0:	b480      	push	{r7}
    67e2:	b089      	sub	sp, #36	; 0x24
    67e4:	af00      	add	r7, sp, #0
long lIndex, lAttempt = 0, lDescriptor, lBufferIsInUse;
    67e6:	f04f 0300 	mov.w	r3, #0
    67ea:	60bb      	str	r3, [r7, #8]
unsigned char *pcReturn = NULL;
    67ec:	f04f 0300 	mov.w	r3, #0
    67f0:	617b      	str	r3, [r7, #20]
unsigned char *pcBufferAddress;

	/* Find and return the address of a buffer that is not being used.  Mark
	the buffer as now in use. */
	while( ( lAttempt <= 1 ) && ( pcReturn == NULL ) )
    67f2:	e096      	b.n	6922 <MAC_obtain_buffer+0x142>
	{
		for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    67f4:	f04f 0300 	mov.w	r3, #0
    67f8:	607b      	str	r3, [r7, #4]
    67fa:	e01f      	b.n	683c <MAC_obtain_buffer+0x5c>
		{
			if( ucMACBufferInUse[ lIndex ] == pdFALSE )
    67fc:	687a      	ldr	r2, [r7, #4]
    67fe:	f642 63c8 	movw	r3, #11976	; 0x2ec8
    6802:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6806:	5c9b      	ldrb	r3, [r3, r2]
    6808:	2b00      	cmp	r3, #0
    680a:	d113      	bne.n	6834 <MAC_obtain_buffer+0x54>
			{
				pcReturn = &( xMACBuffers.ucBuffer[ lIndex ][ 0 ] );
    680c:	f240 6318 	movw	r3, #1560	; 0x618
    6810:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6814:	687a      	ldr	r2, [r7, #4]
    6816:	f44f 61ba 	mov.w	r1, #1488	; 0x5d0
    681a:	fb01 f202 	mul.w	r2, r1, r2
    681e:	4413      	add	r3, r2
    6820:	617b      	str	r3, [r7, #20]
				ucMACBufferInUse[ lIndex ] = pdTRUE;
    6822:	687a      	ldr	r2, [r7, #4]
    6824:	f642 63c8 	movw	r3, #11976	; 0x2ec8
    6828:	f2c2 0300 	movt	r3, #8192	; 0x2000
    682c:	f04f 0101 	mov.w	r1, #1
    6830:	5499      	strb	r1, [r3, r2]
				break;
    6832:	e006      	b.n	6842 <MAC_obtain_buffer+0x62>

	/* Find and return the address of a buffer that is not being used.  Mark
	the buffer as now in use. */
	while( ( lAttempt <= 1 ) && ( pcReturn == NULL ) )
	{
		for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    6834:	687b      	ldr	r3, [r7, #4]
    6836:	f103 0301 	add.w	r3, r3, #1
    683a:	607b      	str	r3, [r7, #4]
    683c:	687b      	ldr	r3, [r7, #4]
    683e:	2b06      	cmp	r3, #6
    6840:	dddc      	ble.n	67fc <MAC_obtain_buffer+0x1c>
				ucMACBufferInUse[ lIndex ] = pdTRUE;
				break;
			}
		}
		
		if( pcReturn == NULL )
    6842:	697b      	ldr	r3, [r7, #20]
    6844:	2b00      	cmp	r3, #0
    6846:	d168      	bne.n	691a <MAC_obtain_buffer+0x13a>
		{
			/* Did not find a buffer.  That should not really happen, but could if
			an interrupt was missed.  See if any buffers are marked as in use, but
			are not actually in use. */
			for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    6848:	f04f 0300 	mov.w	r3, #0
    684c:	607b      	str	r3, [r7, #4]
    684e:	e061      	b.n	6914 <MAC_obtain_buffer+0x134>
			{
				pcBufferAddress = &( xMACBuffers.ucBuffer[ lIndex ][ 0 ] );
    6850:	f240 6318 	movw	r3, #1560	; 0x618
    6854:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6858:	687a      	ldr	r2, [r7, #4]
    685a:	f44f 61ba 	mov.w	r1, #1488	; 0x5d0
    685e:	fb01 f202 	mul.w	r2, r1, r2
    6862:	4413      	add	r3, r2
    6864:	61bb      	str	r3, [r7, #24]
				lBufferIsInUse = pdFALSE;
    6866:	f04f 0300 	mov.w	r3, #0
    686a:	613b      	str	r3, [r7, #16]
				
				/* Is the buffer used by an Rx descriptor? */
				for( lDescriptor = 0; lDescriptor < RX_RING_SIZE; lDescriptor++ )
    686c:	f04f 0300 	mov.w	r3, #0
    6870:	60fb      	str	r3, [r7, #12]
    6872:	e015      	b.n	68a0 <MAC_obtain_buffer+0xc0>
				{
					if( g_mss_mac.rx_descriptors[ lDescriptor ].buffer_1 == ( uint32_t ) pcBufferAddress )
    6874:	68fa      	ldr	r2, [r7, #12]
    6876:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    687a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    687e:	f102 020a 	add.w	r2, r2, #10
    6882:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6886:	4413      	add	r3, r2
    6888:	681a      	ldr	r2, [r3, #0]
    688a:	69bb      	ldr	r3, [r7, #24]
    688c:	429a      	cmp	r2, r3
    688e:	d103      	bne.n	6898 <MAC_obtain_buffer+0xb8>
					{
						/* The buffer is in use by an Rx descriptor. */
						lBufferIsInUse = pdTRUE;
    6890:	f04f 0301 	mov.w	r3, #1
    6894:	613b      	str	r3, [r7, #16]
						break;
    6896:	e006      	b.n	68a6 <MAC_obtain_buffer+0xc6>
			{
				pcBufferAddress = &( xMACBuffers.ucBuffer[ lIndex ][ 0 ] );
				lBufferIsInUse = pdFALSE;
				
				/* Is the buffer used by an Rx descriptor? */
				for( lDescriptor = 0; lDescriptor < RX_RING_SIZE; lDescriptor++ )
    6898:	68fb      	ldr	r3, [r7, #12]
    689a:	f103 0301 	add.w	r3, r3, #1
    689e:	60fb      	str	r3, [r7, #12]
    68a0:	68fb      	ldr	r3, [r7, #12]
    68a2:	2b04      	cmp	r3, #4
    68a4:	dde6      	ble.n	6874 <MAC_obtain_buffer+0x94>
						lBufferIsInUse = pdTRUE;
						break;
					}
				}
				
				if( lBufferIsInUse != pdTRUE )
    68a6:	693b      	ldr	r3, [r7, #16]
    68a8:	2b01      	cmp	r3, #1
    68aa:	d01c      	beq.n	68e6 <MAC_obtain_buffer+0x106>
				{
					/* Is the buffer used by an Tx descriptor? */
					for( lDescriptor = 0; lDescriptor < TX_RING_SIZE; lDescriptor++ )
    68ac:	f04f 0300 	mov.w	r3, #0
    68b0:	60fb      	str	r3, [r7, #12]
    68b2:	e015      	b.n	68e0 <MAC_obtain_buffer+0x100>
					{
						if( g_mss_mac.tx_descriptors[ lDescriptor ].buffer_1 == ( uint32_t ) pcBufferAddress )
    68b4:	68fa      	ldr	r2, [r7, #12]
    68b6:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    68ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    68be:	ea4f 1202 	mov.w	r2, r2, lsl #4
    68c2:	4413      	add	r3, r2
    68c4:	f103 037c 	add.w	r3, r3, #124	; 0x7c
    68c8:	681a      	ldr	r2, [r3, #0]
    68ca:	69bb      	ldr	r3, [r7, #24]
    68cc:	429a      	cmp	r2, r3
    68ce:	d103      	bne.n	68d8 <MAC_obtain_buffer+0xf8>
						{
							/* The buffer is in use by an Tx descriptor. */
							lBufferIsInUse = pdTRUE;
    68d0:	f04f 0301 	mov.w	r3, #1
    68d4:	613b      	str	r3, [r7, #16]
							break;
    68d6:	e006      	b.n	68e6 <MAC_obtain_buffer+0x106>
				}
				
				if( lBufferIsInUse != pdTRUE )
				{
					/* Is the buffer used by an Tx descriptor? */
					for( lDescriptor = 0; lDescriptor < TX_RING_SIZE; lDescriptor++ )
    68d8:	68fb      	ldr	r3, [r7, #12]
    68da:	f103 0301 	add.w	r3, r3, #1
    68de:	60fb      	str	r3, [r7, #12]
    68e0:	68fb      	ldr	r3, [r7, #12]
    68e2:	2b01      	cmp	r3, #1
    68e4:	dde6      	ble.n	68b4 <MAC_obtain_buffer+0xd4>
				}
				
				/* If the buffer was not found to be in use by either a Tx or an
				Rx descriptor, but the buffer is marked as in use, then mark the
				buffer to be in it's correct state of "not in use". */
				if( ( lBufferIsInUse == pdFALSE ) && ( ucMACBufferInUse[ lIndex ] == pdTRUE ) )
    68e6:	693b      	ldr	r3, [r7, #16]
    68e8:	2b00      	cmp	r3, #0
    68ea:	d10f      	bne.n	690c <MAC_obtain_buffer+0x12c>
    68ec:	687a      	ldr	r2, [r7, #4]
    68ee:	f642 63c8 	movw	r3, #11976	; 0x2ec8
    68f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    68f6:	5c9b      	ldrb	r3, [r3, r2]
    68f8:	2b01      	cmp	r3, #1
    68fa:	d107      	bne.n	690c <MAC_obtain_buffer+0x12c>
				{
					ucMACBufferInUse[ lIndex ] = pdFALSE;
    68fc:	687a      	ldr	r2, [r7, #4]
    68fe:	f642 63c8 	movw	r3, #11976	; 0x2ec8
    6902:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6906:	f04f 0100 	mov.w	r1, #0
    690a:	5499      	strb	r1, [r3, r2]
		if( pcReturn == NULL )
		{
			/* Did not find a buffer.  That should not really happen, but could if
			an interrupt was missed.  See if any buffers are marked as in use, but
			are not actually in use. */
			for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    690c:	687b      	ldr	r3, [r7, #4]
    690e:	f103 0301 	add.w	r3, r3, #1
    6912:	607b      	str	r3, [r7, #4]
    6914:	687b      	ldr	r3, [r7, #4]
    6916:	2b06      	cmp	r3, #6
    6918:	dd9a      	ble.n	6850 <MAC_obtain_buffer+0x70>
			}
		}
																	
		/* If any buffer states were changed it might be that a buffer can now
		be obtained.  Try again, but only one more time. */
		lAttempt++;
    691a:	68bb      	ldr	r3, [r7, #8]
    691c:	f103 0301 	add.w	r3, r3, #1
    6920:	60bb      	str	r3, [r7, #8]
unsigned char *pcReturn = NULL;
unsigned char *pcBufferAddress;

	/* Find and return the address of a buffer that is not being used.  Mark
	the buffer as now in use. */
	while( ( lAttempt <= 1 ) && ( pcReturn == NULL ) )
    6922:	68bb      	ldr	r3, [r7, #8]
    6924:	2b01      	cmp	r3, #1
    6926:	dc03      	bgt.n	6930 <MAC_obtain_buffer+0x150>
    6928:	697b      	ldr	r3, [r7, #20]
    692a:	2b00      	cmp	r3, #0
    692c:	f43f af62 	beq.w	67f4 <MAC_obtain_buffer+0x14>
		/* If any buffer states were changed it might be that a buffer can now
		be obtained.  Try again, but only one more time. */
		lAttempt++;
	}
	
	configASSERT( pcReturn );
    6930:	697b      	ldr	r3, [r7, #20]
    6932:	2b00      	cmp	r3, #0
    6934:	d109      	bne.n	694a <MAC_obtain_buffer+0x16a>
    6936:	f04f 0328 	mov.w	r3, #40	; 0x28
    693a:	f383 8811 	msr	BASEPRI, r3
    693e:	f3bf 8f6f 	isb	sy
    6942:	f3bf 8f4f 	dsb	sy
    6946:	61fb      	str	r3, [r7, #28]
    6948:	e7fe      	b.n	6948 <MAC_obtain_buffer+0x168>
	return pcReturn;
    694a:	697b      	ldr	r3, [r7, #20]
}
    694c:	4618      	mov	r0, r3
    694e:	f107 0724 	add.w	r7, r7, #36	; 0x24
    6952:	46bd      	mov	sp, r7
    6954:	bc80      	pop	{r7}
    6956:	4770      	bx	lr

00006958 <MAC_release_buffer>:
/***************************************************************************//**
 * Return a buffer to the list of free buffers, it was in use, but is not now.
 *
 */
void MAC_release_buffer( unsigned char *pucBufferToRelease )
{
    6958:	b480      	push	{r7}
    695a:	b085      	sub	sp, #20
    695c:	af00      	add	r7, sp, #0
    695e:	6078      	str	r0, [r7, #4]
long lIndex;

	/* uip_buf is going to point to a different buffer - first ensure the buffer
	it is currently pointing to is marked as being free again. */
	for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    6960:	f04f 0300 	mov.w	r3, #0
    6964:	60bb      	str	r3, [r7, #8]
    6966:	e019      	b.n	699c <MAC_release_buffer+0x44>
	{
		if( pucBufferToRelease == &( xMACBuffers.ucBuffer[ lIndex ][ 0 ] ) )
    6968:	f240 6318 	movw	r3, #1560	; 0x618
    696c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6970:	68ba      	ldr	r2, [r7, #8]
    6972:	f44f 61ba 	mov.w	r1, #1488	; 0x5d0
    6976:	fb01 f202 	mul.w	r2, r1, r2
    697a:	441a      	add	r2, r3
    697c:	687b      	ldr	r3, [r7, #4]
    697e:	429a      	cmp	r2, r3
    6980:	d108      	bne.n	6994 <MAC_release_buffer+0x3c>
		{
			/* This is the buffer in use, mark it as being free. */
			ucMACBufferInUse[ lIndex ] = pdFALSE;
    6982:	68ba      	ldr	r2, [r7, #8]
    6984:	f642 63c8 	movw	r3, #11976	; 0x2ec8
    6988:	f2c2 0300 	movt	r3, #8192	; 0x2000
    698c:	f04f 0100 	mov.w	r1, #0
    6990:	5499      	strb	r1, [r3, r2]
			break;
    6992:	e006      	b.n	69a2 <MAC_release_buffer+0x4a>
{
long lIndex;

	/* uip_buf is going to point to a different buffer - first ensure the buffer
	it is currently pointing to is marked as being free again. */
	for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    6994:	68bb      	ldr	r3, [r7, #8]
    6996:	f103 0301 	add.w	r3, r3, #1
    699a:	60bb      	str	r3, [r7, #8]
    699c:	68bb      	ldr	r3, [r7, #8]
    699e:	2b06      	cmp	r3, #6
    69a0:	dde2      	ble.n	6968 <MAC_release_buffer+0x10>
			ucMACBufferInUse[ lIndex ] = pdFALSE;
			break;
		}
	}
	
	configASSERT( lIndex < macNUM_BUFFERS );
    69a2:	68bb      	ldr	r3, [r7, #8]
    69a4:	2b06      	cmp	r3, #6
    69a6:	dd09      	ble.n	69bc <MAC_release_buffer+0x64>
    69a8:	f04f 0328 	mov.w	r3, #40	; 0x28
    69ac:	f383 8811 	msr	BASEPRI, r3
    69b0:	f3bf 8f6f 	isb	sy
    69b4:	f3bf 8f4f 	dsb	sy
    69b8:	60fb      	str	r3, [r7, #12]
    69ba:	e7fe      	b.n	69ba <MAC_release_buffer+0x62>
}
    69bc:	f107 0714 	add.w	r7, r7, #20
    69c0:	46bd      	mov	sp, r7
    69c2:	bc80      	pop	{r7}
    69c4:	4770      	bx	lr
    69c6:	bf00      	nop

000069c8 <MDIO_management_clock>:
static void
MDIO_management_clock
(
    int32_t clock
)
{
    69c8:	b480      	push	{r7}
    69ca:	b085      	sub	sp, #20
    69cc:	af00      	add	r7, sp, #0
    69ce:	6078      	str	r0, [r7, #4]
	int32_t volatile a;
    
    MAC_BITBAND->CSR9_MDC = (uint32_t)clock;
    69d0:	f240 0300 	movw	r3, #0
    69d4:	f2c4 2306 	movt	r3, #16902	; 0x4206
    69d8:	687a      	ldr	r2, [r7, #4]
    69da:	f8c3 2940 	str.w	r2, [r3, #2368]	; 0x940
    
	/* delay for 1us */
	for( a = 0; a < ONEMICROSECOND; a++ ){}
    69de:	f04f 0300 	mov.w	r3, #0
    69e2:	60fb      	str	r3, [r7, #12]
    69e4:	e003      	b.n	69ee <MDIO_management_clock+0x26>
    69e6:	68fb      	ldr	r3, [r7, #12]
    69e8:	f103 0301 	add.w	r3, r3, #1
    69ec:	60fb      	str	r3, [r7, #12]
    69ee:	68fb      	ldr	r3, [r7, #12]
    69f0:	2b13      	cmp	r3, #19
    69f2:	d9f8      	bls.n	69e6 <MDIO_management_clock+0x1e>
}
    69f4:	f107 0714 	add.w	r7, r7, #20
    69f8:	46bd      	mov	sp, r7
    69fa:	bc80      	pop	{r7}
    69fc:	4770      	bx	lr
    69fe:	bf00      	nop

00006a00 <MDIO_send_cmd>:
MDIO_send_cmd
(
    uint8_t regad,
    mdio_cmd_t mdio_cmd
)
{
    6a00:	b580      	push	{r7, lr}
    6a02:	b084      	sub	sp, #16
    6a04:	af00      	add	r7, sp, #0
    6a06:	4602      	mov	r2, r0
    6a08:	460b      	mov	r3, r1
    6a0a:	71fa      	strb	r2, [r7, #7]
    6a0c:	71bb      	strb	r3, [r7, #6]
    int32_t i;
    uint16_t mask, data;

    /* enable MII output */
    MAC_BITBAND->CSR9_MDEN = 1;
    6a0e:	f240 0300 	movw	r3, #0
    6a12:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6a16:	f04f 0201 	mov.w	r2, #1
    6a1a:	f8c3 2948 	str.w	r2, [r3, #2376]	; 0x948

    /* send 32 1's preamble */
    MAC_BITBAND->CSR9_MDO = 1;
    6a1e:	f240 0300 	movw	r3, #0
    6a22:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6a26:	f04f 0201 	mov.w	r2, #1
    6a2a:	f8c3 2944 	str.w	r2, [r3, #2372]	; 0x944
    for (i = 0; i < PREAMBLECOUNT; i++) {
    6a2e:	f04f 0300 	mov.w	r3, #0
    6a32:	60bb      	str	r3, [r7, #8]
    6a34:	e00b      	b.n	6a4e <MDIO_send_cmd+0x4e>
    	MDIO_management_clock( 0 );
    6a36:	f04f 0000 	mov.w	r0, #0
    6a3a:	f7ff ffc5 	bl	69c8 <MDIO_management_clock>
    	MDIO_management_clock( 1 );
    6a3e:	f04f 0001 	mov.w	r0, #1
    6a42:	f7ff ffc1 	bl	69c8 <MDIO_management_clock>
    /* enable MII output */
    MAC_BITBAND->CSR9_MDEN = 1;

    /* send 32 1's preamble */
    MAC_BITBAND->CSR9_MDO = 1;
    for (i = 0; i < PREAMBLECOUNT; i++) {
    6a46:	68bb      	ldr	r3, [r7, #8]
    6a48:	f103 0301 	add.w	r3, r3, #1
    6a4c:	60bb      	str	r3, [r7, #8]
    6a4e:	68bb      	ldr	r3, [r7, #8]
    6a50:	2b1f      	cmp	r3, #31
    6a52:	d9f0      	bls.n	6a36 <MDIO_send_cmd+0x36>
    	MDIO_management_clock( 0 );
    	MDIO_management_clock( 1 );
    }

    /* calculate data bits */
    data = MDIO_START |
    6a54:	79bb      	ldrb	r3, [r7, #6]
    6a56:	2b00      	cmp	r3, #0
    6a58:	d102      	bne.n	6a60 <MDIO_send_cmd+0x60>
    6a5a:	f44f 42c0 	mov.w	r2, #24576	; 0x6000
    6a5e:	e001      	b.n	6a64 <MDIO_send_cmd+0x64>
    6a60:	f245 0202 	movw	r2, #20482	; 0x5002
    6a64:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    6a68:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6a6c:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
    6a70:	ea4f 13c3 	mov.w	r3, r3, lsl #7
    6a74:	b29b      	uxth	r3, r3
    6a76:	f403 6378 	and.w	r3, r3, #3968	; 0xf80
    6a7a:	ea42 0303 	orr.w	r3, r2, r3
    6a7e:	b29a      	uxth	r2, r3
    6a80:	79fb      	ldrb	r3, [r7, #7]
    6a82:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6a86:	b29b      	uxth	r3, r3
    6a88:	f003 037c 	and.w	r3, r3, #124	; 0x7c
    6a8c:	ea42 0303 	orr.w	r3, r2, r3
    6a90:	81fb      	strh	r3, [r7, #14]
    	(( mdio_cmd == MDIO_CMD_READ ) ? MDIO_READ : MDIO_WRITE ) |
    	((g_mss_mac.phy_address << MDIO_ADDR_OFFSET) & MDIO_ADDR_MASK) |
    	((regad << MDIO_REG_ADDR_OFFSET) & MDIO_REG_ADDR_MASK);

    /* sent out */
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    6a92:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    6a96:	81bb      	strh	r3, [r7, #12]
    6a98:	e02b      	b.n	6af2 <MDIO_send_cmd+0xf2>
    {
        if ((mask == 0x2) && (mdio_cmd == MDIO_CMD_READ)) {
    6a9a:	89bb      	ldrh	r3, [r7, #12]
    6a9c:	2b02      	cmp	r3, #2
    6a9e:	d10a      	bne.n	6ab6 <MDIO_send_cmd+0xb6>
    6aa0:	79bb      	ldrb	r3, [r7, #6]
    6aa2:	2b00      	cmp	r3, #0
    6aa4:	d107      	bne.n	6ab6 <MDIO_send_cmd+0xb6>
    		/* enable MII input */
            MAC_BITBAND->CSR9_MDEN = 0;
    6aa6:	f240 0300 	movw	r3, #0
    6aaa:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6aae:	f04f 0200 	mov.w	r2, #0
    6ab2:	f8c3 2948 	str.w	r2, [r3, #2376]	; 0x948
        }

    	MDIO_management_clock( 0 );
    6ab6:	f04f 0000 	mov.w	r0, #0
    6aba:	f7ff ff85 	bl	69c8 <MDIO_management_clock>

        /* prepare MDO */
        MAC_BITBAND->CSR9_MDO = (uint32_t)((mask & data) != 0 ? 1UL : 0UL);
    6abe:	f240 0300 	movw	r3, #0
    6ac2:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6ac6:	89b9      	ldrh	r1, [r7, #12]
    6ac8:	89fa      	ldrh	r2, [r7, #14]
    6aca:	ea01 0202 	and.w	r2, r1, r2
    6ace:	b292      	uxth	r2, r2
    6ad0:	2a00      	cmp	r2, #0
    6ad2:	d002      	beq.n	6ada <MDIO_send_cmd+0xda>
    6ad4:	f04f 0201 	mov.w	r2, #1
    6ad8:	e001      	b.n	6ade <MDIO_send_cmd+0xde>
    6ada:	f04f 0200 	mov.w	r2, #0
    6ade:	f8c3 2944 	str.w	r2, [r3, #2372]	; 0x944
        
    	MDIO_management_clock( 1 );
    6ae2:	f04f 0001 	mov.w	r0, #1
    6ae6:	f7ff ff6f 	bl	69c8 <MDIO_management_clock>
    	(( mdio_cmd == MDIO_CMD_READ ) ? MDIO_READ : MDIO_WRITE ) |
    	((g_mss_mac.phy_address << MDIO_ADDR_OFFSET) & MDIO_ADDR_MASK) |
    	((regad << MDIO_REG_ADDR_OFFSET) & MDIO_REG_ADDR_MASK);

    /* sent out */
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    6aea:	89bb      	ldrh	r3, [r7, #12]
    6aec:	ea4f 0353 	mov.w	r3, r3, lsr #1
    6af0:	81bb      	strh	r3, [r7, #12]
    6af2:	89bb      	ldrh	r3, [r7, #12]
    6af4:	2b00      	cmp	r3, #0
    6af6:	d1d0      	bne.n	6a9a <MDIO_send_cmd+0x9a>
        /* prepare MDO */
        MAC_BITBAND->CSR9_MDO = (uint32_t)((mask & data) != 0 ? 1UL : 0UL);
        
    	MDIO_management_clock( 1 );
    }
}
    6af8:	f107 0710 	add.w	r7, r7, #16
    6afc:	46bd      	mov	sp, r7
    6afe:	bd80      	pop	{r7, pc}

00006b00 <MDIO_read>:
static uint16_t
MDIO_read
(
    uint8_t regad
)
{
    6b00:	b580      	push	{r7, lr}
    6b02:	b084      	sub	sp, #16
    6b04:	af00      	add	r7, sp, #0
    6b06:	4603      	mov	r3, r0
    6b08:	71fb      	strb	r3, [r7, #7]
    uint16_t mask;
    uint16_t data;

    MDIO_send_cmd( regad, MDIO_CMD_READ);
    6b0a:	79fb      	ldrb	r3, [r7, #7]
    6b0c:	4618      	mov	r0, r3
    6b0e:	f04f 0100 	mov.w	r1, #0
    6b12:	f7ff ff75 	bl	6a00 <MDIO_send_cmd>

    /* read data */
    data = 0;
    6b16:	f04f 0300 	mov.w	r3, #0
    6b1a:	81fb      	strh	r3, [r7, #14]
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    6b1c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    6b20:	81bb      	strh	r3, [r7, #12]
    6b22:	e018      	b.n	6b56 <MDIO_read+0x56>
    {
    	MDIO_management_clock( 0 );
    6b24:	f04f 0000 	mov.w	r0, #0
    6b28:	f7ff ff4e 	bl	69c8 <MDIO_management_clock>

        /* read MDI */
        if(MAC_BITBAND-> CSR9_MDI != 0){
    6b2c:	f240 0300 	movw	r3, #0
    6b30:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6b34:	f8d3 394c 	ldr.w	r3, [r3, #2380]	; 0x94c
    6b38:	2b00      	cmp	r3, #0
    6b3a:	d004      	beq.n	6b46 <MDIO_read+0x46>
            data |= mask;
    6b3c:	89fa      	ldrh	r2, [r7, #14]
    6b3e:	89bb      	ldrh	r3, [r7, #12]
    6b40:	ea42 0303 	orr.w	r3, r2, r3
    6b44:	81fb      	strh	r3, [r7, #14]
        }

    	MDIO_management_clock( 1 );
    6b46:	f04f 0001 	mov.w	r0, #1
    6b4a:	f7ff ff3d 	bl	69c8 <MDIO_management_clock>

    MDIO_send_cmd( regad, MDIO_CMD_READ);

    /* read data */
    data = 0;
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    6b4e:	89bb      	ldrh	r3, [r7, #12]
    6b50:	ea4f 0353 	mov.w	r3, r3, lsr #1
    6b54:	81bb      	strh	r3, [r7, #12]
    6b56:	89bb      	ldrh	r3, [r7, #12]
    6b58:	2b00      	cmp	r3, #0
    6b5a:	d1e3      	bne.n	6b24 <MDIO_read+0x24>
        }

    	MDIO_management_clock( 1 );
    }

    MDIO_management_clock( 0 );
    6b5c:	f04f 0000 	mov.w	r0, #0
    6b60:	f7ff ff32 	bl	69c8 <MDIO_management_clock>

    return data;
    6b64:	89fb      	ldrh	r3, [r7, #14]
}
    6b66:	4618      	mov	r0, r3
    6b68:	f107 0710 	add.w	r7, r7, #16
    6b6c:	46bd      	mov	sp, r7
    6b6e:	bd80      	pop	{r7, pc}

00006b70 <MDIO_write>:
MDIO_write
(
    uint8_t regad,
    uint16_t data
)
{
    6b70:	b580      	push	{r7, lr}
    6b72:	b084      	sub	sp, #16
    6b74:	af00      	add	r7, sp, #0
    6b76:	4602      	mov	r2, r0
    6b78:	460b      	mov	r3, r1
    6b7a:	71fa      	strb	r2, [r7, #7]
    6b7c:	80bb      	strh	r3, [r7, #4]
    uint16_t mask;

    MDIO_send_cmd(regad, MDIO_CMD_WRITE);
    6b7e:	79fb      	ldrb	r3, [r7, #7]
    6b80:	4618      	mov	r0, r3
    6b82:	f04f 0101 	mov.w	r1, #1
    6b86:	f7ff ff3b 	bl	6a00 <MDIO_send_cmd>

    /* write data */
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    6b8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    6b8e:	81fb      	strh	r3, [r7, #14]
    6b90:	e01d      	b.n	6bce <MDIO_write+0x5e>
    {
    	MDIO_management_clock( 0 );
    6b92:	f04f 0000 	mov.w	r0, #0
    6b96:	f7ff ff17 	bl	69c8 <MDIO_management_clock>

        /* prepare MDO */
    	MAC_BITBAND->CSR9_MDO = (uint32_t)((mask & data) != 0 ? 1UL : 0UL);
    6b9a:	f240 0300 	movw	r3, #0
    6b9e:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6ba2:	89f9      	ldrh	r1, [r7, #14]
    6ba4:	88ba      	ldrh	r2, [r7, #4]
    6ba6:	ea01 0202 	and.w	r2, r1, r2
    6baa:	b292      	uxth	r2, r2
    6bac:	2a00      	cmp	r2, #0
    6bae:	d002      	beq.n	6bb6 <MDIO_write+0x46>
    6bb0:	f04f 0201 	mov.w	r2, #1
    6bb4:	e001      	b.n	6bba <MDIO_write+0x4a>
    6bb6:	f04f 0200 	mov.w	r2, #0
    6bba:	f8c3 2944 	str.w	r2, [r3, #2372]	; 0x944

    	MDIO_management_clock( 1 );
    6bbe:	f04f 0001 	mov.w	r0, #1
    6bc2:	f7ff ff01 	bl	69c8 <MDIO_management_clock>
    uint16_t mask;

    MDIO_send_cmd(regad, MDIO_CMD_WRITE);

    /* write data */
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    6bc6:	89fb      	ldrh	r3, [r7, #14]
    6bc8:	ea4f 0353 	mov.w	r3, r3, lsr #1
    6bcc:	81fb      	strh	r3, [r7, #14]
    6bce:	89fb      	ldrh	r3, [r7, #14]
    6bd0:	2b00      	cmp	r3, #0
    6bd2:	d1de      	bne.n	6b92 <MDIO_write+0x22>
    	MAC_BITBAND->CSR9_MDO = (uint32_t)((mask & data) != 0 ? 1UL : 0UL);

    	MDIO_management_clock( 1 );
    }

    MDIO_management_clock( 0 );
    6bd4:	f04f 0000 	mov.w	r0, #0
    6bd8:	f7ff fef6 	bl	69c8 <MDIO_management_clock>
}
    6bdc:	f107 0710 	add.w	r7, r7, #16
    6be0:	46bd      	mov	sp, r7
    6be2:	bd80      	pop	{r7, pc}

00006be4 <PHY_probe>:
 * Probe used PHY.
 *
 * return	PHY address. If PHY don't fount, returns 255.
 */
uint8_t PHY_probe( void )
{
    6be4:	b580      	push	{r7, lr}
    6be6:	b082      	sub	sp, #8
    6be8:	af00      	add	r7, sp, #0
	uint8_t phy;
	uint8_t phy_found;
	uint16_t reg;

	phy_found = 0;
    6bea:	f04f 0300 	mov.w	r3, #0
    6bee:	717b      	strb	r3, [r7, #5]
	for (phy = MSS_PHY_ADDRESS_MIN; phy <= MSS_PHY_ADDRESS_MAX; phy++) {
    6bf0:	f04f 0300 	mov.w	r3, #0
    6bf4:	713b      	strb	r3, [r7, #4]
    6bf6:	e01e      	b.n	6c36 <PHY_probe+0x52>
		g_mss_mac.phy_address = phy;
    6bf8:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    6bfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6c00:	793a      	ldrb	r2, [r7, #4]
    6c02:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8

        reg = MDIO_read( PHYREG_PHYID1R );
    6c06:	f04f 0002 	mov.w	r0, #2
    6c0a:	f7ff ff79 	bl	6b00 <MDIO_read>
    6c0e:	4603      	mov	r3, r0
    6c10:	80fb      	strh	r3, [r7, #6]

        if ((reg != 0x0000ffffUL) && (reg != 0x00000000UL)) {
    6c12:	88fa      	ldrh	r2, [r7, #6]
    6c14:	f64f 73ff 	movw	r3, #65535	; 0xffff
    6c18:	429a      	cmp	r2, r3
    6c1a:	d008      	beq.n	6c2e <PHY_probe+0x4a>
    6c1c:	88fb      	ldrh	r3, [r7, #6]
    6c1e:	2b00      	cmp	r3, #0
    6c20:	d005      	beq.n	6c2e <PHY_probe+0x4a>
        	phy_found = 1;
    6c22:	f04f 0301 	mov.w	r3, #1
    6c26:	717b      	strb	r3, [r7, #5]
        	phy = MSS_PHY_ADDRESS_MAX + 1;
    6c28:	f04f 0320 	mov.w	r3, #32
    6c2c:	713b      	strb	r3, [r7, #4]
	uint8_t phy;
	uint8_t phy_found;
	uint16_t reg;

	phy_found = 0;
	for (phy = MSS_PHY_ADDRESS_MIN; phy <= MSS_PHY_ADDRESS_MAX; phy++) {
    6c2e:	793b      	ldrb	r3, [r7, #4]
    6c30:	f103 0301 	add.w	r3, r3, #1
    6c34:	713b      	strb	r3, [r7, #4]
    6c36:	793b      	ldrb	r3, [r7, #4]
    6c38:	2b1f      	cmp	r3, #31
    6c3a:	d9dd      	bls.n	6bf8 <PHY_probe+0x14>
        	phy_found = 1;
        	phy = MSS_PHY_ADDRESS_MAX + 1;
        }
    }

    if( phy_found == 0 ) {
    6c3c:	797b      	ldrb	r3, [r7, #5]
    6c3e:	2b00      	cmp	r3, #0
    6c40:	d107      	bne.n	6c52 <PHY_probe+0x6e>
    	g_mss_mac.phy_address = MSS_PHY_ADDRESS_AUTO_DETECT;
    6c42:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    6c46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6c4a:	f04f 32ff 	mov.w	r2, #4294967295
    6c4e:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
    }
    return g_mss_mac.phy_address;
    6c52:	f64a 237c 	movw	r3, #43644	; 0xaa7c
    6c56:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6c5a:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
}
    6c5e:	4618      	mov	r0, r3
    6c60:	f107 0708 	add.w	r7, r7, #8
    6c64:	46bd      	mov	sp, r7
    6c66:	bd80      	pop	{r7, pc}

00006c68 <PHY_reset>:

/***************************************************************************//**
 * Resets the PHY.
 */
void PHY_reset( void )
{
    6c68:	b580      	push	{r7, lr}
    6c6a:	af00      	add	r7, sp, #0
	MDIO_write( PHYREG_MIIMCR, MIIMCR_RESET );
    6c6c:	f04f 0000 	mov.w	r0, #0
    6c70:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    6c74:	f7ff ff7c 	bl	6b70 <MDIO_write>
	MDIO_write( PHYREG_MIIMCR,
    6c78:	f04f 0000 	mov.w	r0, #0
    6c7c:	f44f 5194 	mov.w	r1, #4736	; 0x1280
    6c80:	f7ff ff76 	bl	6b70 <MDIO_write>
		MIIMCR_ENABLE_AUTONEGOTIATION |
		MIIMCR_RESTART_AUTONEGOTIATION |
		MIIMCR_COLLISION_TEST );
}
    6c84:	bd80      	pop	{r7, pc}
    6c86:	bf00      	nop

00006c88 <PHY_auto_negotiate>:

/***************************************************************************//**
 * Restarts PHY auto-negotiation and wait until it's over.
 */
void PHY_auto_negotiate( void )
{
    6c88:	b580      	push	{r7, lr}
    6c8a:	b082      	sub	sp, #8
    6c8c:	af00      	add	r7, sp, #0
	uint16_t reg;

	reg = MDIO_read( PHYREG_MIIMCR );
    6c8e:	f04f 0000 	mov.w	r0, #0
    6c92:	f7ff ff35 	bl	6b00 <MDIO_read>
    6c96:	4603      	mov	r3, r0
    6c98:	80fb      	strh	r3, [r7, #6]
	MDIO_write( PHYREG_MIIMCR,
    6c9a:	88fb      	ldrh	r3, [r7, #6]
    6c9c:	f443 5390 	orr.w	r3, r3, #4608	; 0x1200
    6ca0:	b29b      	uxth	r3, r3
    6ca2:	f04f 0000 	mov.w	r0, #0
    6ca6:	4619      	mov	r1, r3
    6ca8:	f7ff ff62 	bl	6b70 <MDIO_write>
		(uint16_t)( MIIMCR_ENABLE_AUTONEGOTIATION |
		MIIMCR_RESTART_AUTONEGOTIATION |
		reg) );

	for( ;; ) {
		reg = MDIO_read( PHYREG_MIIMSR );
    6cac:	f04f 0001 	mov.w	r0, #1
    6cb0:	f7ff ff26 	bl	6b00 <MDIO_read>
    6cb4:	4603      	mov	r3, r0
    6cb6:	80fb      	strh	r3, [r7, #6]
		if( (reg & MIIMSR_ANC) != 0 ) {
    6cb8:	88fb      	ldrh	r3, [r7, #6]
    6cba:	f003 0320 	and.w	r3, r3, #32
    6cbe:	2b00      	cmp	r3, #0
    6cc0:	d104      	bne.n	6ccc <PHY_auto_negotiate+0x44>
			break;
		} else {
			vTaskDelay( 200 );
    6cc2:	f04f 00c8 	mov.w	r0, #200	; 0xc8
    6cc6:	f009 fe69 	bl	1099c <vTaskDelay>
		}
	}
    6cca:	e7ef      	b.n	6cac <PHY_auto_negotiate+0x24>
}
    6ccc:	bf00      	nop
    6cce:	f107 0708 	add.w	r7, r7, #8
    6cd2:	46bd      	mov	sp, r7
    6cd4:	bd80      	pop	{r7, pc}
    6cd6:	bf00      	nop

00006cd8 <PHY_link_status>:
 * Returns link status.
 *
 * @return          #MAC_LINK_STATUS_LINK if link is up.
 */
uint8_t PHY_link_status( void )
{
    6cd8:	b580      	push	{r7, lr}
    6cda:	b082      	sub	sp, #8
    6cdc:	af00      	add	r7, sp, #0
	uint8_t retval = 0;
    6cde:	f04f 0300 	mov.w	r3, #0
    6ce2:	71fb      	strb	r3, [r7, #7]
	if(( MDIO_read( PHYREG_MIIMSR ) & MIIMSR_LINK ) != 0 ){
    6ce4:	f04f 0001 	mov.w	r0, #1
    6ce8:	f7ff ff0a 	bl	6b00 <MDIO_read>
    6cec:	4603      	mov	r3, r0
    6cee:	f003 0304 	and.w	r3, r3, #4
    6cf2:	2b00      	cmp	r3, #0
    6cf4:	d002      	beq.n	6cfc <PHY_link_status+0x24>
		retval = MSS_MAC_LINK_STATUS_LINK;
    6cf6:	f04f 0301 	mov.w	r3, #1
    6cfa:	71fb      	strb	r3, [r7, #7]
	}
	return retval;
    6cfc:	79fb      	ldrb	r3, [r7, #7]
}
    6cfe:	4618      	mov	r0, r3
    6d00:	f107 0708 	add.w	r7, r7, #8
    6d04:	46bd      	mov	sp, r7
    6d06:	bd80      	pop	{r7, pc}

00006d08 <PHY_link_type>:
 * @return          the logical OR of the following values:
 *      #MAC_LINK_STATUS_100MB   - Connection is 100Mb
 *      #MAC_LINK_STATUS_FDX     - Connection is full duplex
 */
uint8_t PHY_link_type( void )
{
    6d08:	b580      	push	{r7, lr}
    6d0a:	b082      	sub	sp, #8
    6d0c:	af00      	add	r7, sp, #0
	uint16_t diagnostic;
	uint8_t type = 0;
    6d0e:	f04f 0300 	mov.w	r3, #0
    6d12:	71fb      	strb	r3, [r7, #7]

	diagnostic = MDIO_read( PHYREG_DR );
    6d14:	f04f 0012 	mov.w	r0, #18
    6d18:	f7ff fef2 	bl	6b00 <MDIO_read>
    6d1c:	4603      	mov	r3, r0
    6d1e:	80bb      	strh	r3, [r7, #4]

    if( (diagnostic & DR_DPLX) != 0 ) {
    6d20:	88bb      	ldrh	r3, [r7, #4]
    6d22:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    6d26:	2b00      	cmp	r3, #0
    6d28:	d002      	beq.n	6d30 <PHY_link_type+0x28>
    	type = MSS_MAC_LINK_STATUS_FDX;
    6d2a:	f04f 0304 	mov.w	r3, #4
    6d2e:	71fb      	strb	r3, [r7, #7]
    }

    if( (diagnostic & DR_DATA_RATE) != 0 ) {
    6d30:	88bb      	ldrh	r3, [r7, #4]
    6d32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
    6d36:	2b00      	cmp	r3, #0
    6d38:	d003      	beq.n	6d42 <PHY_link_type+0x3a>
    	type |= MSS_MAC_LINK_STATUS_100MB;
    6d3a:	79fb      	ldrb	r3, [r7, #7]
    6d3c:	f043 0302 	orr.w	r3, r3, #2
    6d40:	71fb      	strb	r3, [r7, #7]
    }

    return type;
    6d42:	79fb      	ldrb	r3, [r7, #7]
}
    6d44:	4618      	mov	r0, r3
    6d46:	f107 0708 	add.w	r7, r7, #8
    6d4a:	46bd      	mov	sp, r7
    6d4c:	bd80      	pop	{r7, pc}
    6d4e:	bf00      	nop

00006d50 <PHY_set_link_type>:
void
PHY_set_link_type
(
    uint8_t type
)
{
    6d50:	b580      	push	{r7, lr}
    6d52:	b084      	sub	sp, #16
    6d54:	af00      	add	r7, sp, #0
    6d56:	4603      	mov	r3, r0
    6d58:	71fb      	strb	r3, [r7, #7]
	uint16_t reg;

	reg = MDIO_read( PHYREG_ANAR );
    6d5a:	f04f 0004 	mov.w	r0, #4
    6d5e:	f7ff fecf 	bl	6b00 <MDIO_read>
    6d62:	4603      	mov	r3, r0
    6d64:	81fb      	strh	r3, [r7, #14]
	reg |= ANAR_100FD | ANAR_100HD | ANAR_10FD | ANAR_10HD;
    6d66:	89fb      	ldrh	r3, [r7, #14]
    6d68:	f443 73f0 	orr.w	r3, r3, #480	; 0x1e0
    6d6c:	81fb      	strh	r3, [r7, #14]

	if( (type & MSS_MAC_LINK_STATUS_100MB) == 0 ) {
    6d6e:	79fb      	ldrb	r3, [r7, #7]
    6d70:	f003 0302 	and.w	r3, r3, #2
    6d74:	2b00      	cmp	r3, #0
    6d76:	d103      	bne.n	6d80 <PHY_set_link_type+0x30>
		reg &= ~(ANAR_100FD | ANAR_100HD);
    6d78:	89fb      	ldrh	r3, [r7, #14]
    6d7a:	f423 73c0 	bic.w	r3, r3, #384	; 0x180
    6d7e:	81fb      	strh	r3, [r7, #14]
	}

	if( (type & MSS_MAC_LINK_STATUS_FDX) == 0 ) {
    6d80:	79fb      	ldrb	r3, [r7, #7]
    6d82:	f003 0304 	and.w	r3, r3, #4
    6d86:	2b00      	cmp	r3, #0
    6d88:	d103      	bne.n	6d92 <PHY_set_link_type+0x42>
		reg &= ~(ANAR_100FD | ANAR_10FD);
    6d8a:	89fb      	ldrh	r3, [r7, #14]
    6d8c:	f423 73a0 	bic.w	r3, r3, #320	; 0x140
    6d90:	81fb      	strh	r3, [r7, #14]
	}

	MDIO_write( PHYREG_ANAR, reg );
    6d92:	89fb      	ldrh	r3, [r7, #14]
    6d94:	f04f 0004 	mov.w	r0, #4
    6d98:	4619      	mov	r1, r3
    6d9a:	f7ff fee9 	bl	6b70 <MDIO_write>
}
    6d9e:	f107 0710 	add.w	r7, r7, #16
    6da2:	46bd      	mov	sp, r7
    6da4:	bd80      	pop	{r7, pc}
    6da6:	bf00      	nop

00006da8 <PHY_set_loopback>:
uint16_t
PHY_set_loopback
(
   uint8_t enable
)
{
    6da8:	b580      	push	{r7, lr}
    6daa:	b084      	sub	sp, #16
    6dac:	af00      	add	r7, sp, #0
    6dae:	4603      	mov	r3, r0
    6db0:	71fb      	strb	r3, [r7, #7]

	uint16_t reg = 0;   
    6db2:	f04f 0300 	mov.w	r3, #0
    6db6:	81fb      	strh	r3, [r7, #14]
	

	reg = MDIO_read( PHYREG_MIIMCR );
    6db8:	f04f 0000 	mov.w	r0, #0
    6dbc:	f7ff fea0 	bl	6b00 <MDIO_read>
    6dc0:	4603      	mov	r3, r0
    6dc2:	81fb      	strh	r3, [r7, #14]
	// If set to one we need to set the LOCAL Phy loopback
	if(enable == 1)
    6dc4:	79fb      	ldrb	r3, [r7, #7]
    6dc6:	2b01      	cmp	r3, #1
    6dc8:	d104      	bne.n	6dd4 <PHY_set_loopback+0x2c>
		reg |= MIIMCR_LOOPBACK;
    6dca:	89fb      	ldrh	r3, [r7, #14]
    6dcc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    6dd0:	81fb      	strh	r3, [r7, #14]
    6dd2:	e003      	b.n	6ddc <PHY_set_loopback+0x34>
	else // else we want to clear the bit..
		reg ^= MIIMCR_LOOPBACK;
    6dd4:	89fb      	ldrh	r3, [r7, #14]
    6dd6:	f483 4380 	eor.w	r3, r3, #16384	; 0x4000
    6dda:	81fb      	strh	r3, [r7, #14]
	
	
	MDIO_write( PHYREG_MIIMCR,reg );
    6ddc:	89fb      	ldrh	r3, [r7, #14]
    6dde:	f04f 0000 	mov.w	r0, #0
    6de2:	4619      	mov	r1, r3
    6de4:	f7ff fec4 	bl	6b70 <MDIO_write>
	reg = MDIO_read( PHYREG_MIIMCR );
    6de8:	f04f 0000 	mov.w	r0, #0
    6dec:	f7ff fe88 	bl	6b00 <MDIO_read>
    6df0:	4603      	mov	r3, r0
    6df2:	81fb      	strh	r3, [r7, #14]
	
	return reg;
    6df4:	89fb      	ldrh	r3, [r7, #14]
	
}
    6df6:	4618      	mov	r0, r3
    6df8:	f107 0710 	add.w	r7, r7, #16
    6dfc:	46bd      	mov	sp, r7
    6dfe:	bd80      	pop	{r7, pc}

00006e00 <ACE_get_channel_type>:
channel_type_t
ACE_get_channel_type
(
    ace_channel_handle_t    channel_handle
)
{
    6e00:	b480      	push	{r7}
    6e02:	b085      	sub	sp, #20
    6e04:	af00      	add	r7, sp, #0
    6e06:	4603      	mov	r3, r0
    6e08:	71fb      	strb	r3, [r7, #7]
    channel_type_t channel_type = VOLTAGE;
    6e0a:	f04f 0300 	mov.w	r3, #0
    6e0e:	73fb      	strb	r3, [r7, #15]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    6e10:	79fb      	ldrb	r3, [r7, #7]
    6e12:	2b02      	cmp	r3, #2
    6e14:	d900      	bls.n	6e18 <ACE_get_channel_type+0x18>
    6e16:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    6e18:	79fb      	ldrb	r3, [r7, #7]
    6e1a:	2b02      	cmp	r3, #2
    6e1c:	d807      	bhi.n	6e2e <ACE_get_channel_type+0x2e>
    {
        channel_type = channel_type_lut_h[channel_handle];
    6e1e:	79fa      	ldrb	r2, [r7, #7]
    6e20:	f642 63dc 	movw	r3, #11996	; 0x2edc
    6e24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6e28:	5c9b      	ldrb	r3, [r3, r2]
    6e2a:	73fb      	strb	r3, [r7, #15]
    6e2c:	e002      	b.n	6e34 <ACE_get_channel_type+0x34>
    }
    else
    {
        channel_type = VOLTAGE;
    6e2e:	f04f 0300 	mov.w	r3, #0
    6e32:	73fb      	strb	r3, [r7, #15]
    }
    
    return channel_type;
    6e34:	7bfb      	ldrb	r3, [r7, #15]
}
    6e36:	4618      	mov	r0, r3
    6e38:	f107 0714 	add.w	r7, r7, #20
    6e3c:	46bd      	mov	sp, r7
    6e3e:	bc80      	pop	{r7}
    6e40:	4770      	bx	lr
    6e42:	bf00      	nop

00006e44 <ACE_convert_adc_input_to_mV>:
uint32_t ACE_convert_adc_input_to_mV
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    6e44:	b480      	push	{r7}
    6e46:	b085      	sub	sp, #20
    6e48:	af00      	add	r7, sp, #0
    6e4a:	4602      	mov	r2, r0
    6e4c:	460b      	mov	r3, r1
    6e4e:	71fa      	strb	r2, [r7, #7]
    6e50:	80bb      	strh	r3, [r7, #4]
    uint32_t voltage;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    6e52:	79fa      	ldrb	r2, [r7, #7]
    6e54:	f240 0350 	movw	r3, #80	; 0x50
    6e58:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6e5c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6e60:	4413      	add	r3, r2
    6e62:	791b      	ldrb	r3, [r3, #4]
    6e64:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    6e66:	7bbb      	ldrb	r3, [r7, #14]
    6e68:	ea4f 1313 	mov.w	r3, r3, lsr #4
    6e6c:	73fb      	strb	r3, [r7, #15]
    voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / g_ace_adc_config[adc_id].adc_resolution;
    6e6e:	7bfb      	ldrb	r3, [r7, #15]
    6e70:	f240 0248 	movw	r2, #72	; 0x48
    6e74:	f2c2 0200 	movt	r2, #8192	; 0x2000
    6e78:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6e7c:	4413      	add	r3, r2
    6e7e:	885b      	ldrh	r3, [r3, #2]
    6e80:	88ba      	ldrh	r2, [r7, #4]
    6e82:	fb02 f203 	mul.w	r2, r2, r3
    6e86:	7bf9      	ldrb	r1, [r7, #15]
    6e88:	f240 0348 	movw	r3, #72	; 0x48
    6e8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6e90:	f833 3021 	ldrh.w	r3, [r3, r1, lsl #2]
    6e94:	fbb2 f3f3 	udiv	r3, r2, r3
    6e98:	60bb      	str	r3, [r7, #8]
    
    return voltage;
    6e9a:	68bb      	ldr	r3, [r7, #8]
}
    6e9c:	4618      	mov	r0, r3
    6e9e:	f107 0714 	add.w	r7, r7, #20
    6ea2:	46bd      	mov	sp, r7
    6ea4:	bc80      	pop	{r7}
    6ea6:	4770      	bx	lr

00006ea8 <ace_init_convert>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ace_init_convert(void)
{
    6ea8:	b480      	push	{r7}
    6eaa:	b087      	sub	sp, #28
    6eac:	af00      	add	r7, sp, #0
    uint8_t abps_idx;
    int32_t channel;
    uint32_t saved_pc2_ctrl;
    
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    6eae:	f240 0300 	movw	r3, #0
    6eb2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    6eb6:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    6eba:	60fb      	str	r3, [r7, #12]
    ACE->PC2_CTRL = 0u;
    6ebc:	f240 0300 	movw	r3, #0
    6ec0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    6ec4:	f04f 0200 	mov.w	r2, #0
    6ec8:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    6ecc:	f04f 0300 	mov.w	r3, #0
    6ed0:	71fb      	strb	r3, [r7, #7]
    6ed2:	e039      	b.n	6f48 <ace_init_convert+0xa0>
    {
        uint8_t quad_id;
        uint8_t acb_config_byte;
        uint8_t channel_is_abps2;
        
        quad_id = abps_idx / 2u;
    6ed4:	79fb      	ldrb	r3, [r7, #7]
    6ed6:	ea4f 0353 	mov.w	r3, r3, lsr #1
    6eda:	747b      	strb	r3, [r7, #17]
        acb_config_byte = ACE->ACB_DATA[quad_id].b8;
    6edc:	f240 0200 	movw	r2, #0
    6ee0:	f2c4 0202 	movt	r2, #16386	; 0x4002
    6ee4:	7c79      	ldrb	r1, [r7, #17]
    6ee6:	460b      	mov	r3, r1
    6ee8:	ea4f 0343 	mov.w	r3, r3, lsl #1
    6eec:	440b      	add	r3, r1
    6eee:	ea4f 1303 	mov.w	r3, r3, lsl #4
    6ef2:	4413      	add	r3, r2
    6ef4:	f503 7308 	add.w	r3, r3, #544	; 0x220
    6ef8:	791b      	ldrb	r3, [r3, #4]
    6efa:	74bb      	strb	r3, [r7, #18]
        channel_is_abps2 = abps_idx & 0x01u;
    6efc:	79fb      	ldrb	r3, [r7, #7]
    6efe:	f003 0301 	and.w	r3, r3, #1
    6f02:	74fb      	strb	r3, [r7, #19]
        if(channel_is_abps2)
    6f04:	7cfb      	ldrb	r3, [r7, #19]
    6f06:	2b00      	cmp	r3, #0
    6f08:	d00d      	beq.n	6f26 <ace_init_convert+0x7e>
        {
            /* ABPS2 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 5u) & 0x03u;
    6f0a:	79f9      	ldrb	r1, [r7, #7]
    6f0c:	7cbb      	ldrb	r3, [r7, #18]
    6f0e:	ea4f 1353 	mov.w	r3, r3, lsr #5
    6f12:	b2db      	uxtb	r3, r3
    6f14:	461a      	mov	r2, r3
    6f16:	f002 0203 	and.w	r2, r2, #3
    6f1a:	f642 63d0 	movw	r3, #11984	; 0x2ed0
    6f1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6f22:	545a      	strb	r2, [r3, r1]
    6f24:	e00c      	b.n	6f40 <ace_init_convert+0x98>
        }
        else
        {
            /* ABPS1 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
    6f26:	79f9      	ldrb	r1, [r7, #7]
    6f28:	7cbb      	ldrb	r3, [r7, #18]
    6f2a:	ea4f 0353 	mov.w	r3, r3, lsr #1
    6f2e:	b2db      	uxtb	r3, r3
    6f30:	461a      	mov	r2, r3
    6f32:	f002 0203 	and.w	r2, r2, #3
    6f36:	f642 63d0 	movw	r3, #11984	; 0x2ed0
    6f3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6f3e:	545a      	strb	r2, [r3, r1]
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    ACE->PC2_CTRL = 0u;
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    6f40:	79fb      	ldrb	r3, [r7, #7]
    6f42:	f103 0301 	add.w	r3, r3, #1
    6f46:	71fb      	strb	r3, [r7, #7]
    6f48:	79fb      	ldrb	r3, [r7, #7]
    6f4a:	2b09      	cmp	r3, #9
    6f4c:	d9c2      	bls.n	6ed4 <ace_init_convert+0x2c>
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    6f4e:	f04f 0300 	mov.w	r3, #0
    6f52:	60bb      	str	r3, [r7, #8]
    6f54:	e073      	b.n	703e <ace_init_convert+0x196>
        uint8_t quad_id;
        uint8_t acb_config_byte;
        adc_channel_id_t channel_id;
        channel_type_t channel_type;
    
        channel_id = g_ace_channel_desc_table[channel].signal_id;
    6f56:	68ba      	ldr	r2, [r7, #8]
    6f58:	f240 0350 	movw	r3, #80	; 0x50
    6f5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6f60:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6f64:	4413      	add	r3, r2
    6f66:	791b      	ldrb	r3, [r3, #4]
    6f68:	75bb      	strb	r3, [r7, #22]
        quad_id = channel_quad_lut[channel_id];
    6f6a:	7dba      	ldrb	r2, [r7, #22]
    6f6c:	f24b 234c 	movw	r3, #45644	; 0xb24c
    6f70:	f2c0 0301 	movt	r3, #1
    6f74:	5c9b      	ldrb	r3, [r3, r2]
    6f76:	753b      	strb	r3, [r7, #20]
        
        switch (channel_type_lut[channel_id])
    6f78:	7dba      	ldrb	r2, [r7, #22]
    6f7a:	f24b 231c 	movw	r3, #45596	; 0xb21c
    6f7e:	f2c0 0301 	movt	r3, #1
    6f82:	5c9b      	ldrb	r3, [r3, r2]
    6f84:	2b01      	cmp	r3, #1
    6f86:	d007      	beq.n	6f98 <ace_init_convert+0xf0>
    6f88:	2b02      	cmp	r3, #2
    6f8a:	d027      	beq.n	6fdc <ace_init_convert+0x134>
    6f8c:	2b00      	cmp	r3, #0
    6f8e:	d147      	bne.n	7020 <ace_init_convert+0x178>
        {
            case VOLTAGE_CHANNEL:
                channel_type = VOLTAGE;
    6f90:	f04f 0300 	mov.w	r3, #0
    6f94:	75fb      	strb	r3, [r7, #23]
                break;
    6f96:	e047      	b.n	7028 <ace_init_convert+0x180>
                
            case CURRENT_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    6f98:	7d3b      	ldrb	r3, [r7, #20]
    6f9a:	2bff      	cmp	r3, #255	; 0xff
    6f9c:	d100      	bne.n	6fa0 <ace_init_convert+0xf8>
    6f9e:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b9;
    6fa0:	f240 0200 	movw	r2, #0
    6fa4:	f2c4 0202 	movt	r2, #16386	; 0x4002
    6fa8:	7d39      	ldrb	r1, [r7, #20]
    6faa:	460b      	mov	r3, r1
    6fac:	ea4f 0343 	mov.w	r3, r3, lsl #1
    6fb0:	440b      	add	r3, r1
    6fb2:	ea4f 1303 	mov.w	r3, r3, lsl #4
    6fb6:	4413      	add	r3, r2
    6fb8:	f503 7308 	add.w	r3, r3, #544	; 0x220
    6fbc:	7a1b      	ldrb	r3, [r3, #8]
    6fbe:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    6fc0:	7d7b      	ldrb	r3, [r7, #21]
    6fc2:	f003 0301 	and.w	r3, r3, #1
    6fc6:	b2db      	uxtb	r3, r3
    6fc8:	2b00      	cmp	r3, #0
    6fca:	d003      	beq.n	6fd4 <ace_init_convert+0x12c>
                {
                    channel_type = VOLTAGE;
    6fcc:	f04f 0300 	mov.w	r3, #0
    6fd0:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = CURRENT;
                }
                break;
    6fd2:	e029      	b.n	7028 <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = CURRENT;
    6fd4:	f04f 0301 	mov.w	r3, #1
    6fd8:	75fb      	strb	r3, [r7, #23]
                }
                break;
    6fda:	e025      	b.n	7028 <ace_init_convert+0x180>
            
            case TEMPERATURE_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    6fdc:	7d3b      	ldrb	r3, [r7, #20]
    6fde:	2bff      	cmp	r3, #255	; 0xff
    6fe0:	d100      	bne.n	6fe4 <ace_init_convert+0x13c>
    6fe2:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b10;
    6fe4:	f240 0200 	movw	r2, #0
    6fe8:	f2c4 0202 	movt	r2, #16386	; 0x4002
    6fec:	7d39      	ldrb	r1, [r7, #20]
    6fee:	460b      	mov	r3, r1
    6ff0:	ea4f 0343 	mov.w	r3, r3, lsl #1
    6ff4:	440b      	add	r3, r1
    6ff6:	ea4f 1303 	mov.w	r3, r3, lsl #4
    6ffa:	4413      	add	r3, r2
    6ffc:	f503 730a 	add.w	r3, r3, #552	; 0x228
    7000:	791b      	ldrb	r3, [r3, #4]
    7002:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    7004:	7d7b      	ldrb	r3, [r7, #21]
    7006:	f003 0301 	and.w	r3, r3, #1
    700a:	b2db      	uxtb	r3, r3
    700c:	2b00      	cmp	r3, #0
    700e:	d003      	beq.n	7018 <ace_init_convert+0x170>
                {
                    channel_type = VOLTAGE;
    7010:	f04f 0300 	mov.w	r3, #0
    7014:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = TEMPERATURE;
                }
                break;
    7016:	e007      	b.n	7028 <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = TEMPERATURE;
    7018:	f04f 0302 	mov.w	r3, #2
    701c:	75fb      	strb	r3, [r7, #23]
                }
                break;
    701e:	e003      	b.n	7028 <ace_init_convert+0x180>
                
            default:
                ASSERT(0);
    7020:	be00      	bkpt	0x0000
                channel_type = VOLTAGE;
    7022:	f04f 0300 	mov.w	r3, #0
    7026:	75fb      	strb	r3, [r7, #23]
                break;
        }
        
        channel_type_lut_h[channel] = channel_type;
    7028:	68ba      	ldr	r2, [r7, #8]
    702a:	f642 63dc 	movw	r3, #11996	; 0x2edc
    702e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7032:	7df9      	ldrb	r1, [r7, #23]
    7034:	5499      	strb	r1, [r3, r2]
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    7036:	68bb      	ldr	r3, [r7, #8]
    7038:	f103 0301 	add.w	r3, r3, #1
    703c:	60bb      	str	r3, [r7, #8]
    703e:	68bb      	ldr	r3, [r7, #8]
    7040:	2b02      	cmp	r3, #2
    7042:	dd88      	ble.n	6f56 <ace_init_convert+0xae>
        
        channel_type_lut_h[channel] = channel_type;
    }
    
    /* Restore SSE PC2 operations. */
    ACE->PC2_CTRL = saved_pc2_ctrl;
    7044:	f240 0300 	movw	r3, #0
    7048:	f2c4 0302 	movt	r3, #16386	; 0x4002
    704c:	68fa      	ldr	r2, [r7, #12]
    704e:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
}
    7052:	f107 071c 	add.w	r7, r7, #28
    7056:	46bd      	mov	sp, r7
    7058:	bc80      	pop	{r7}
    705a:	4770      	bx	lr

0000705c <ACE_convert_to_mV>:
int32_t ACE_convert_to_mV
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    705c:	b480      	push	{r7}
    705e:	b08d      	sub	sp, #52	; 0x34
    7060:	af00      	add	r7, sp, #0
    7062:	4602      	mov	r2, r0
    7064:	460b      	mov	r3, r1
    7066:	71fa      	strb	r2, [r7, #7]
    7068:	80bb      	strh	r3, [r7, #4]
    int32_t voltage;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    706a:	79fa      	ldrb	r2, [r7, #7]
    706c:	f240 0350 	movw	r3, #80	; 0x50
    7070:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7074:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7078:	4413      	add	r3, r2
    707a:	791b      	ldrb	r3, [r3, #4]
    707c:	74bb      	strb	r3, [r7, #18]
    adc_id = (uint8_t)channel_id >> 4u;
    707e:	7cbb      	ldrb	r3, [r7, #18]
    7080:	ea4f 1313 	mov.w	r3, r3, lsr #4
    7084:	74fb      	strb	r3, [r7, #19]
    
    if (NON_ABPS_CHANNEL == abps_channel_lut[channel_id])
    7086:	7cba      	ldrb	r2, [r7, #18]
    7088:	f24b 237c 	movw	r3, #45692	; 0xb27c
    708c:	f2c0 0301 	movt	r3, #1
    7090:	5c9b      	ldrb	r3, [r3, r2]
    7092:	2bff      	cmp	r3, #255	; 0xff
    7094:	d11c      	bne.n	70d0 <ACE_convert_to_mV+0x74>
    {
        uint32_t adc_voltage;
        
        adc_voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / PPE_SAMPLES_RESOLUTION;
    7096:	7cfb      	ldrb	r3, [r7, #19]
    7098:	f240 0248 	movw	r2, #72	; 0x48
    709c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    70a0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    70a4:	4413      	add	r3, r2
    70a6:	885b      	ldrh	r3, [r3, #2]
    70a8:	88ba      	ldrh	r2, [r7, #4]
    70aa:	fb02 f203 	mul.w	r2, r2, r3
    70ae:	f240 1301 	movw	r3, #257	; 0x101
    70b2:	f2c0 0310 	movt	r3, #16
    70b6:	fba3 1302 	umull	r1, r3, r3, r2
    70ba:	ebc3 0202 	rsb	r2, r3, r2
    70be:	ea4f 0252 	mov.w	r2, r2, lsr #1
    70c2:	4413      	add	r3, r2
    70c4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    70c8:	617b      	str	r3, [r7, #20]
        voltage = (int32_t)adc_voltage;
    70ca:	697b      	ldr	r3, [r7, #20]
    70cc:	60fb      	str	r3, [r7, #12]
    70ce:	e03d      	b.n	714c <ACE_convert_to_mV+0xf0>
        int32_t gain;
        int32_t va_ref;
        int32_t sample;
        int32_t ppe_resolution;
        
        apbs_idx = abps_idx_lut[channel_id];
    70d0:	7cba      	ldrb	r2, [r7, #18]
    70d2:	f24b 23ac 	movw	r3, #45740	; 0xb2ac
    70d6:	f2c0 0301 	movt	r3, #1
    70da:	5c9b      	ldrb	r3, [r3, r2]
    70dc:	76fb      	strb	r3, [r7, #27]
        gdec = g_gdec_lut[apbs_idx];
    70de:	7efa      	ldrb	r2, [r7, #27]
    70e0:	f642 63d0 	movw	r3, #11984	; 0x2ed0
    70e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    70e8:	5c9b      	ldrb	r3, [r3, r2]
    70ea:	76bb      	strb	r3, [r7, #26]

        sample = (int32_t)sample_value;
    70ec:	88bb      	ldrh	r3, [r7, #4]
    70ee:	62bb      	str	r3, [r7, #40]	; 0x28
        ppe_resolution = (int32_t)PPE_SAMPLES_RESOLUTION;
    70f0:	f640 73ff 	movw	r3, #4095	; 0xfff
    70f4:	62fb      	str	r3, [r7, #44]	; 0x2c
        gain = (int32_t)apbs_gain_lut[gdec];
    70f6:	7eba      	ldrb	r2, [r7, #26]
    70f8:	f24b 23dc 	movw	r3, #45788	; 0xb2dc
    70fc:	f2c0 0301 	movt	r3, #1
    7100:	5c9b      	ldrb	r3, [r3, r2]
    7102:	623b      	str	r3, [r7, #32]
        range = (int32_t)apbs_range[gdec];
    7104:	7eba      	ldrb	r2, [r7, #26]
    7106:	f24b 23e0 	movw	r3, #45792	; 0xb2e0
    710a:	f2c0 0301 	movt	r3, #1
    710e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    7112:	b21b      	sxth	r3, r3
    7114:	61fb      	str	r3, [r7, #28]
        va_ref = (int32_t)g_ace_adc_config[adc_id].va_ref;
    7116:	7cfb      	ldrb	r3, [r7, #19]
    7118:	f240 0248 	movw	r2, #72	; 0x48
    711c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    7120:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7124:	4413      	add	r3, r2
    7126:	885b      	ldrh	r3, [r3, #2]
    7128:	627b      	str	r3, [r7, #36]	; 0x24
        
        voltage = range - (((ppe_resolution - sample) * (va_ref * gain)) / ppe_resolution);
    712a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    712c:	6abb      	ldr	r3, [r7, #40]	; 0x28
    712e:	ebc3 0302 	rsb	r3, r3, r2
    7132:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    7134:	6a39      	ldr	r1, [r7, #32]
    7136:	fb01 f202 	mul.w	r2, r1, r2
    713a:	fb02 f203 	mul.w	r2, r2, r3
    713e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    7140:	fb92 f3f3 	sdiv	r3, r2, r3
    7144:	69fa      	ldr	r2, [r7, #28]
    7146:	ebc3 0302 	rsb	r3, r3, r2
    714a:	60fb      	str	r3, [r7, #12]
    }
    return voltage;
    714c:	68fb      	ldr	r3, [r7, #12]
}
    714e:	4618      	mov	r0, r3
    7150:	f107 0734 	add.w	r7, r7, #52	; 0x34
    7154:	46bd      	mov	sp, r7
    7156:	bc80      	pop	{r7}
    7158:	4770      	bx	lr
    715a:	bf00      	nop

0000715c <ACE_convert_to_mA>:
uint32_t ACE_convert_to_mA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    715c:	b580      	push	{r7, lr}
    715e:	b086      	sub	sp, #24
    7160:	af00      	add	r7, sp, #0
    7162:	4602      	mov	r2, r0
    7164:	460b      	mov	r3, r1
    7166:	71fa      	strb	r2, [r7, #7]
    7168:	80bb      	strh	r3, [r7, #4]
    uint32_t current = 0u;
    716a:	f04f 0300 	mov.w	r3, #0
    716e:	60bb      	str	r3, [r7, #8]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    7170:	79fb      	ldrb	r3, [r7, #7]
    7172:	2b02      	cmp	r3, #2
    7174:	d900      	bls.n	7178 <ACE_convert_to_mA+0x1c>
    7176:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    7178:	79fb      	ldrb	r3, [r7, #7]
    717a:	2b02      	cmp	r3, #2
    717c:	d842      	bhi.n	7204 <ACE_convert_to_mA+0xa8>
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    717e:	79fa      	ldrb	r2, [r7, #7]
    7180:	f240 0350 	movw	r3, #80	; 0x50
    7184:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7188:	ea4f 1202 	mov.w	r2, r2, lsl #4
    718c:	4413      	add	r3, r2
    718e:	791b      	ldrb	r3, [r3, #4]
    7190:	73bb      	strb	r3, [r7, #14]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    7192:	7bbb      	ldrb	r3, [r7, #14]
    7194:	2b2f      	cmp	r3, #47	; 0x2f
    7196:	d900      	bls.n	719a <ACE_convert_to_mA+0x3e>
    7198:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    719a:	7bba      	ldrb	r2, [r7, #14]
    719c:	f24b 231c 	movw	r3, #45596	; 0xb21c
    71a0:	f2c0 0301 	movt	r3, #1
    71a4:	5c9b      	ldrb	r3, [r3, r2]
    71a6:	2b01      	cmp	r3, #1
    71a8:	d12c      	bne.n	7204 <ACE_convert_to_mA+0xa8>
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    71aa:	7bbb      	ldrb	r3, [r7, #14]
    71ac:	f003 0304 	and.w	r3, r3, #4
    71b0:	ea4f 0393 	mov.w	r3, r3, lsr #2
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    71b4:	b2da      	uxtb	r2, r3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    71b6:	7bbb      	ldrb	r3, [r7, #14]
    71b8:	f003 0330 	and.w	r3, r3, #48	; 0x30
    71bc:	ea4f 03d3 	mov.w	r3, r3, lsr #3
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    71c0:	b2db      	uxtb	r3, r3
    71c2:	4413      	add	r3, r2
    71c4:	73fb      	strb	r3, [r7, #15]
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    71c6:	7bfb      	ldrb	r3, [r7, #15]
    71c8:	2b03      	cmp	r3, #3
    71ca:	d81b      	bhi.n	7204 <ACE_convert_to_mA+0xa8>
            {
                /* Retrieve the current sensing external resistor value from 
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
    71cc:	7bfa      	ldrb	r2, [r7, #15]
    71ce:	f64a 3350 	movw	r3, #43856	; 0xab50
    71d2:	f2c0 0301 	movt	r3, #1
    71d6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    71da:	613b      	str	r3, [r7, #16]
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
    71dc:	79fa      	ldrb	r2, [r7, #7]
    71de:	88bb      	ldrh	r3, [r7, #4]
    71e0:	4610      	mov	r0, r2
    71e2:	4619      	mov	r1, r3
    71e4:	f7ff ff3a 	bl	705c <ACE_convert_to_mV>
    71e8:	4603      	mov	r3, r0
    71ea:	617b      	str	r3, [r7, #20]
                current = (voltage * 20u) / resistor;
    71ec:	697a      	ldr	r2, [r7, #20]
    71ee:	4613      	mov	r3, r2
    71f0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    71f4:	4413      	add	r3, r2
    71f6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    71fa:	461a      	mov	r2, r3
    71fc:	693b      	ldr	r3, [r7, #16]
    71fe:	fbb2 f3f3 	udiv	r3, r2, r3
    7202:	60bb      	str	r3, [r7, #8]
            }
        }
    }
    

    return current;
    7204:	68bb      	ldr	r3, [r7, #8]
}
    7206:	4618      	mov	r0, r3
    7208:	f107 0718 	add.w	r7, r7, #24
    720c:	46bd      	mov	sp, r7
    720e:	bd80      	pop	{r7, pc}

00007210 <ACE_convert_to_uA>:
uint32_t ACE_convert_to_uA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    7210:	b580      	push	{r7, lr}
    7212:	b086      	sub	sp, #24
    7214:	af00      	add	r7, sp, #0
    7216:	4602      	mov	r2, r0
    7218:	460b      	mov	r3, r1
    721a:	71fa      	strb	r2, [r7, #7]
    721c:	80bb      	strh	r3, [r7, #4]
    uint32_t current = 0u;
    721e:	f04f 0300 	mov.w	r3, #0
    7222:	60bb      	str	r3, [r7, #8]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    7224:	79fb      	ldrb	r3, [r7, #7]
    7226:	2b02      	cmp	r3, #2
    7228:	d900      	bls.n	722c <ACE_convert_to_uA+0x1c>
    722a:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    722c:	79fb      	ldrb	r3, [r7, #7]
    722e:	2b02      	cmp	r3, #2
    7230:	d83f      	bhi.n	72b2 <ACE_convert_to_uA+0xa2>
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    7232:	79fa      	ldrb	r2, [r7, #7]
    7234:	f240 0350 	movw	r3, #80	; 0x50
    7238:	f2c2 0300 	movt	r3, #8192	; 0x2000
    723c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7240:	4413      	add	r3, r2
    7242:	791b      	ldrb	r3, [r3, #4]
    7244:	73bb      	strb	r3, [r7, #14]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    7246:	7bbb      	ldrb	r3, [r7, #14]
    7248:	2b2f      	cmp	r3, #47	; 0x2f
    724a:	d900      	bls.n	724e <ACE_convert_to_uA+0x3e>
    724c:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    724e:	7bba      	ldrb	r2, [r7, #14]
    7250:	f24b 231c 	movw	r3, #45596	; 0xb21c
    7254:	f2c0 0301 	movt	r3, #1
    7258:	5c9b      	ldrb	r3, [r3, r2]
    725a:	2b01      	cmp	r3, #1
    725c:	d129      	bne.n	72b2 <ACE_convert_to_uA+0xa2>
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    725e:	7bbb      	ldrb	r3, [r7, #14]
    7260:	f003 0304 	and.w	r3, r3, #4
    7264:	ea4f 0393 	mov.w	r3, r3, lsr #2
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    7268:	b2da      	uxtb	r2, r3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    726a:	7bbb      	ldrb	r3, [r7, #14]
    726c:	f003 0330 	and.w	r3, r3, #48	; 0x30
    7270:	ea4f 03d3 	mov.w	r3, r3, lsr #3
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    7274:	b2db      	uxtb	r3, r3
    7276:	4413      	add	r3, r2
    7278:	73fb      	strb	r3, [r7, #15]
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    727a:	7bfb      	ldrb	r3, [r7, #15]
    727c:	2b03      	cmp	r3, #3
    727e:	d818      	bhi.n	72b2 <ACE_convert_to_uA+0xa2>
            {
                /* Retrieve the current sensing external resistor value from 
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
    7280:	7bfa      	ldrb	r2, [r7, #15]
    7282:	f64a 3350 	movw	r3, #43856	; 0xab50
    7286:	f2c0 0301 	movt	r3, #1
    728a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    728e:	613b      	str	r3, [r7, #16]
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
    7290:	79fa      	ldrb	r2, [r7, #7]
    7292:	88bb      	ldrh	r3, [r7, #4]
    7294:	4610      	mov	r0, r2
    7296:	4619      	mov	r1, r3
    7298:	f7ff fee0 	bl	705c <ACE_convert_to_mV>
    729c:	4603      	mov	r3, r0
    729e:	617b      	str	r3, [r7, #20]
                current = (voltage * (1000000u / 50u) ) / resistor;
    72a0:	697b      	ldr	r3, [r7, #20]
    72a2:	f644 6220 	movw	r2, #20000	; 0x4e20
    72a6:	fb02 f203 	mul.w	r2, r2, r3
    72aa:	693b      	ldr	r3, [r7, #16]
    72ac:	fbb2 f3f3 	udiv	r3, r2, r3
    72b0:	60bb      	str	r3, [r7, #8]
            }
        }
    }
    
    return current;
    72b2:	68bb      	ldr	r3, [r7, #8]
}
    72b4:	4618      	mov	r0, r3
    72b6:	f107 0718 	add.w	r7, r7, #24
    72ba:	46bd      	mov	sp, r7
    72bc:	bd80      	pop	{r7, pc}
    72be:	bf00      	nop

000072c0 <ACE_convert_to_Kelvin>:
uint32_t ACE_convert_to_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    72c0:	b580      	push	{r7, lr}
    72c2:	b084      	sub	sp, #16
    72c4:	af00      	add	r7, sp, #0
    72c6:	4602      	mov	r2, r0
    72c8:	460b      	mov	r3, r1
    72ca:	71fa      	strb	r2, [r7, #7]
    72cc:	80bb      	strh	r3, [r7, #4]
    uint32_t temperature;
    uint32_t voltage;
    
    voltage = (uint32_t)ACE_convert_to_mV( channel_handle, sample_value );
    72ce:	79fa      	ldrb	r2, [r7, #7]
    72d0:	88bb      	ldrh	r3, [r7, #4]
    72d2:	4610      	mov	r0, r2
    72d4:	4619      	mov	r1, r3
    72d6:	f7ff fec1 	bl	705c <ACE_convert_to_mV>
    72da:	4603      	mov	r3, r0
    72dc:	60fb      	str	r3, [r7, #12]
    
    /* Tk = (V * 10^3) / 2.5  */
    temperature = (voltage * 10u) / 25u;
    72de:	68fa      	ldr	r2, [r7, #12]
    72e0:	4613      	mov	r3, r2
    72e2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    72e6:	4413      	add	r3, r2
    72e8:	ea4f 0343 	mov.w	r3, r3, lsl #1
    72ec:	461a      	mov	r2, r3
    72ee:	f248 531f 	movw	r3, #34079	; 0x851f
    72f2:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
    72f6:	fba3 1302 	umull	r1, r3, r3, r2
    72fa:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    72fe:	60bb      	str	r3, [r7, #8]
    
    return temperature;
    7300:	68bb      	ldr	r3, [r7, #8]
}
    7302:	4618      	mov	r0, r3
    7304:	f107 0710 	add.w	r7, r7, #16
    7308:	46bd      	mov	sp, r7
    730a:	bd80      	pop	{r7, pc}

0000730c <ACE_convert_to_Celsius>:
int32_t ACE_convert_to_Celsius
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    730c:	b580      	push	{r7, lr}
    730e:	b084      	sub	sp, #16
    7310:	af00      	add	r7, sp, #0
    7312:	4602      	mov	r2, r0
    7314:	460b      	mov	r3, r1
    7316:	71fa      	strb	r2, [r7, #7]
    7318:	80bb      	strh	r3, [r7, #4]
    int32_t temperature;
    int32_t voltage;
    
    voltage = (int32_t)ACE_convert_to_mV( channel_handle, sample_value );
    731a:	79fa      	ldrb	r2, [r7, #7]
    731c:	88bb      	ldrh	r3, [r7, #4]
    731e:	4610      	mov	r0, r2
    7320:	4619      	mov	r1, r3
    7322:	f7ff fe9b 	bl	705c <ACE_convert_to_mV>
    7326:	4603      	mov	r3, r0
    7328:	60fb      	str	r3, [r7, #12]
    
    /* Tk = (V * 10^3) / 2.5  */
    /* Tc = Tk - 273.15 */
    temperature = (voltage * 4) - 2731;
    732a:	68fb      	ldr	r3, [r7, #12]
    732c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7330:	f5a3 632a 	sub.w	r3, r3, #2720	; 0xaa0
    7334:	f1a3 030b 	sub.w	r3, r3, #11
    7338:	60bb      	str	r3, [r7, #8]
    
    return temperature;
    733a:	68bb      	ldr	r3, [r7, #8]
}
    733c:	4618      	mov	r0, r3
    733e:	f107 0710 	add.w	r7, r7, #16
    7342:	46bd      	mov	sp, r7
    7344:	bd80      	pop	{r7, pc}
    7346:	bf00      	nop

00007348 <ACE_convert_to_Fahrenheit>:
int32_t ACE_convert_to_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    7348:	b580      	push	{r7, lr}
    734a:	b084      	sub	sp, #16
    734c:	af00      	add	r7, sp, #0
    734e:	4602      	mov	r2, r0
    7350:	460b      	mov	r3, r1
    7352:	71fa      	strb	r2, [r7, #7]
    7354:	80bb      	strh	r3, [r7, #4]
    int32_t temperature;
    
    temperature = (int32_t)ACE_convert_to_Kelvin( channel_handle, sample_value );
    7356:	79fa      	ldrb	r2, [r7, #7]
    7358:	88bb      	ldrh	r3, [r7, #4]
    735a:	4610      	mov	r0, r2
    735c:	4619      	mov	r1, r3
    735e:	f7ff ffaf 	bl	72c0 <ACE_convert_to_Kelvin>
    7362:	4603      	mov	r3, r0
    7364:	60fb      	str	r3, [r7, #12]
    
    /* F = (K * 9/5) - 459.67 */
    temperature = ((temperature * 9) / 5) - 459;
    7366:	68fa      	ldr	r2, [r7, #12]
    7368:	4613      	mov	r3, r2
    736a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    736e:	441a      	add	r2, r3
    7370:	f246 6367 	movw	r3, #26215	; 0x6667
    7374:	f2c6 6366 	movt	r3, #26214	; 0x6666
    7378:	fb83 1302 	smull	r1, r3, r3, r2
    737c:	ea4f 0163 	mov.w	r1, r3, asr #1
    7380:	ea4f 73e2 	mov.w	r3, r2, asr #31
    7384:	ebc3 0301 	rsb	r3, r3, r1
    7388:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
    738c:	f1a3 0303 	sub.w	r3, r3, #3
    7390:	60fb      	str	r3, [r7, #12]
    
    return temperature;
    7392:	68fb      	ldr	r3, [r7, #12]
}
    7394:	4618      	mov	r0, r3
    7396:	f107 0710 	add.w	r7, r7, #16
    739a:	46bd      	mov	sp, r7
    739c:	bd80      	pop	{r7, pc}
    739e:	bf00      	nop

000073a0 <ACE_get_channel_name>:
 */
const uint8_t * ACE_get_channel_name
(
    ace_channel_handle_t    channel_handle
)
{
    73a0:	b480      	push	{r7}
    73a2:	b085      	sub	sp, #20
    73a4:	af00      	add	r7, sp, #0
    73a6:	4603      	mov	r3, r0
    73a8:	71fb      	strb	r3, [r7, #7]
    const uint8_t * p_channel_name = 0;
    73aa:	f04f 0300 	mov.w	r3, #0
    73ae:	60fb      	str	r3, [r7, #12]
    
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES)
    73b0:	79fb      	ldrb	r3, [r7, #7]
    73b2:	2b02      	cmp	r3, #2
    73b4:	d809      	bhi.n	73ca <ACE_get_channel_name+0x2a>
    {
        p_channel_name = g_ace_channel_desc_table[channel_handle].p_sz_channel_name;
    73b6:	79fa      	ldrb	r2, [r7, #7]
    73b8:	f240 0350 	movw	r3, #80	; 0x50
    73bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    73c0:	ea4f 1202 	mov.w	r2, r2, lsl #4
    73c4:	4413      	add	r3, r2
    73c6:	681b      	ldr	r3, [r3, #0]
    73c8:	60fb      	str	r3, [r7, #12]
    }
    
    return p_channel_name;
    73ca:	68fb      	ldr	r3, [r7, #12]
}
    73cc:	4618      	mov	r0, r3
    73ce:	f107 0714 	add.w	r7, r7, #20
    73d2:	46bd      	mov	sp, r7
    73d4:	bc80      	pop	{r7}
    73d6:	4770      	bx	lr

000073d8 <ACE_convert_mV_to_adc_value>:
uint16_t ACE_convert_mV_to_adc_value
(
    ace_channel_handle_t    channel_handle,
    uint32_t                voltage
)
{
    73d8:	b480      	push	{r7}
    73da:	b087      	sub	sp, #28
    73dc:	af00      	add	r7, sp, #0
    73de:	4603      	mov	r3, r0
    73e0:	6039      	str	r1, [r7, #0]
    73e2:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    73e4:	79fa      	ldrb	r2, [r7, #7]
    73e6:	f240 0350 	movw	r3, #80	; 0x50
    73ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    73ee:	ea4f 1202 	mov.w	r2, r2, lsl #4
    73f2:	4413      	add	r3, r2
    73f4:	791b      	ldrb	r3, [r3, #4]
    73f6:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    73f8:	7bbb      	ldrb	r3, [r7, #14]
    73fa:	ea4f 1313 	mov.w	r3, r3, lsr #4
    73fe:	73fb      	strb	r3, [r7, #15]
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
    7400:	7bfb      	ldrb	r3, [r7, #15]
    7402:	f240 0248 	movw	r2, #72	; 0x48
    7406:	f2c2 0200 	movt	r2, #8192	; 0x2000
    740a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    740e:	4413      	add	r3, r2
    7410:	885b      	ldrh	r3, [r3, #2]
    7412:	461a      	mov	r2, r3
    7414:	683b      	ldr	r3, [r7, #0]
    7416:	429a      	cmp	r2, r3
    7418:	d20a      	bcs.n	7430 <ACE_convert_mV_to_adc_value+0x58>
    {
        sample_value = g_ace_adc_config[adc_id].adc_resolution - 1u;
    741a:	7bfa      	ldrb	r2, [r7, #15]
    741c:	f240 0348 	movw	r3, #72	; 0x48
    7420:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7424:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
    7428:	f103 33ff 	add.w	r3, r3, #4294967295
    742c:	81bb      	strh	r3, [r7, #12]
    742e:	e01b      	b.n	7468 <ACE_convert_mV_to_adc_value+0x90>
    else
    {
        uint32_t va_ref;
        uint32_t adc_resolution;
        
        va_ref = g_ace_adc_config[adc_id].va_ref;
    7430:	7bfb      	ldrb	r3, [r7, #15]
    7432:	f240 0248 	movw	r2, #72	; 0x48
    7436:	f2c2 0200 	movt	r2, #8192	; 0x2000
    743a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    743e:	4413      	add	r3, r2
    7440:	885b      	ldrh	r3, [r3, #2]
    7442:	613b      	str	r3, [r7, #16]
        adc_resolution = g_ace_adc_config[adc_id].adc_resolution;
    7444:	7bfa      	ldrb	r2, [r7, #15]
    7446:	f240 0348 	movw	r3, #72	; 0x48
    744a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    744e:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
    7452:	617b      	str	r3, [r7, #20]
        
        sample_value = (uint16_t)((voltage * (adc_resolution - 1u)) / va_ref);
    7454:	697b      	ldr	r3, [r7, #20]
    7456:	f103 33ff 	add.w	r3, r3, #4294967295
    745a:	683a      	ldr	r2, [r7, #0]
    745c:	fb02 f203 	mul.w	r2, r2, r3
    7460:	693b      	ldr	r3, [r7, #16]
    7462:	fbb2 f3f3 	udiv	r3, r2, r3
    7466:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample_value;
    7468:	89bb      	ldrh	r3, [r7, #12]
}
    746a:	4618      	mov	r0, r3
    746c:	f107 071c 	add.w	r7, r7, #28
    7470:	46bd      	mov	sp, r7
    7472:	bc80      	pop	{r7}
    7474:	4770      	bx	lr
    7476:	bf00      	nop

00007478 <convert_mV_to_ppe_value>:
static uint16_t convert_mV_to_ppe_value
(
    ace_channel_handle_t    channel_handle,
    uint32_t                voltage
)
{
    7478:	b480      	push	{r7}
    747a:	b085      	sub	sp, #20
    747c:	af00      	add	r7, sp, #0
    747e:	4603      	mov	r3, r0
    7480:	6039      	str	r1, [r7, #0]
    7482:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    7484:	79fa      	ldrb	r2, [r7, #7]
    7486:	f240 0350 	movw	r3, #80	; 0x50
    748a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    748e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7492:	4413      	add	r3, r2
    7494:	791b      	ldrb	r3, [r3, #4]
    7496:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    7498:	7bbb      	ldrb	r3, [r7, #14]
    749a:	ea4f 1313 	mov.w	r3, r3, lsr #4
    749e:	73fb      	strb	r3, [r7, #15]
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
    74a0:	7bfb      	ldrb	r3, [r7, #15]
    74a2:	f240 0248 	movw	r2, #72	; 0x48
    74a6:	f2c2 0200 	movt	r2, #8192	; 0x2000
    74aa:	ea4f 0383 	mov.w	r3, r3, lsl #2
    74ae:	4413      	add	r3, r2
    74b0:	885b      	ldrh	r3, [r3, #2]
    74b2:	461a      	mov	r2, r3
    74b4:	683b      	ldr	r3, [r7, #0]
    74b6:	429a      	cmp	r2, r3
    74b8:	d203      	bcs.n	74c2 <convert_mV_to_ppe_value+0x4a>
    {
        sample_value = PPE_SAMPLES_RESOLUTION;
    74ba:	f640 73ff 	movw	r3, #4095	; 0xfff
    74be:	81bb      	strh	r3, [r7, #12]
    74c0:	e011      	b.n	74e6 <convert_mV_to_ppe_value+0x6e>
    }
    else
    {
        sample_value = (uint16_t)((voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
    74c2:	683a      	ldr	r2, [r7, #0]
    74c4:	4613      	mov	r3, r2
    74c6:	ea4f 3303 	mov.w	r3, r3, lsl #12
    74ca:	ebc2 0103 	rsb	r1, r2, r3
    74ce:	7bfb      	ldrb	r3, [r7, #15]
    74d0:	f240 0248 	movw	r2, #72	; 0x48
    74d4:	f2c2 0200 	movt	r2, #8192	; 0x2000
    74d8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    74dc:	4413      	add	r3, r2
    74de:	885b      	ldrh	r3, [r3, #2]
    74e0:	fbb1 f3f3 	udiv	r3, r1, r3
    74e4:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample_value;
    74e6:	89bb      	ldrh	r3, [r7, #12]
}
    74e8:	4618      	mov	r0, r3
    74ea:	f107 0714 	add.w	r7, r7, #20
    74ee:	46bd      	mov	sp, r7
    74f0:	bc80      	pop	{r7}
    74f2:	4770      	bx	lr

000074f4 <ACE_convert_from_mV>:
uint16_t ACE_convert_from_mV
(
    ace_channel_handle_t    channel_handle,
    int32_t                 voltage
)
{
    74f4:	b480      	push	{r7}
    74f6:	b08b      	sub	sp, #44	; 0x2c
    74f8:	af00      	add	r7, sp, #0
    74fa:	4603      	mov	r3, r0
    74fc:	6039      	str	r1, [r7, #0]
    74fe:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    uint32_t adc_voltage;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    7500:	79fa      	ldrb	r2, [r7, #7]
    7502:	f240 0350 	movw	r3, #80	; 0x50
    7506:	f2c2 0300 	movt	r3, #8192	; 0x2000
    750a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    750e:	4413      	add	r3, r2
    7510:	791b      	ldrb	r3, [r3, #4]
    7512:	72bb      	strb	r3, [r7, #10]
    adc_id = (uint8_t)channel_id >> 4u;
    7514:	7abb      	ldrb	r3, [r7, #10]
    7516:	ea4f 1313 	mov.w	r3, r3, lsr #4
    751a:	72fb      	strb	r3, [r7, #11]
    
    if ( abps_channel_lut[channel_id] == NON_ABPS_CHANNEL )
    751c:	7aba      	ldrb	r2, [r7, #10]
    751e:	f24b 237c 	movw	r3, #45692	; 0xb27c
    7522:	f2c0 0301 	movt	r3, #1
    7526:	5c9b      	ldrb	r3, [r3, r2]
    7528:	2bff      	cmp	r3, #255	; 0xff
    752a:	d11b      	bne.n	7564 <ACE_convert_from_mV+0x70>
    {
        if (voltage > 0)
    752c:	683b      	ldr	r3, [r7, #0]
    752e:	2b00      	cmp	r3, #0
    7530:	dd02      	ble.n	7538 <ACE_convert_from_mV+0x44>
        {
            adc_voltage = (uint32_t)voltage;
    7532:	683b      	ldr	r3, [r7, #0]
    7534:	60fb      	str	r3, [r7, #12]
    7536:	e002      	b.n	753e <ACE_convert_from_mV+0x4a>
        }
        else
        {
            adc_voltage = 0u;
    7538:	f04f 0300 	mov.w	r3, #0
    753c:	60fb      	str	r3, [r7, #12]
        }
        sample_value = (uint16_t)((adc_voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
    753e:	68fa      	ldr	r2, [r7, #12]
    7540:	4613      	mov	r3, r2
    7542:	ea4f 3303 	mov.w	r3, r3, lsl #12
    7546:	ebc2 0103 	rsb	r1, r2, r3
    754a:	7afb      	ldrb	r3, [r7, #11]
    754c:	f240 0248 	movw	r2, #72	; 0x48
    7550:	f2c2 0200 	movt	r2, #8192	; 0x2000
    7554:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7558:	4413      	add	r3, r2
    755a:	885b      	ldrh	r3, [r3, #2]
    755c:	fbb1 f3f3 	udiv	r3, r1, r3
    7560:	813b      	strh	r3, [r7, #8]
    7562:	e03f      	b.n	75e4 <ACE_convert_from_mV+0xf0>
        int32_t actual_afe_voltage;
        uint32_t gain;
        uint32_t va_ref;
        uint32_t ppe_resolution;
        
        apbs_idx = abps_idx_lut[channel_id];
    7564:	7aba      	ldrb	r2, [r7, #10]
    7566:	f24b 23ac 	movw	r3, #45740	; 0xb2ac
    756a:	f2c0 0301 	movt	r3, #1
    756e:	5c9b      	ldrb	r3, [r3, r2]
    7570:	74bb      	strb	r3, [r7, #18]
        gdec = g_gdec_lut[apbs_idx];
    7572:	7cba      	ldrb	r2, [r7, #18]
    7574:	f642 63d0 	movw	r3, #11984	; 0x2ed0
    7578:	f2c2 0300 	movt	r3, #8192	; 0x2000
    757c:	5c9b      	ldrb	r3, [r3, r2]
    757e:	74fb      	strb	r3, [r7, #19]

        ppe_resolution = (uint32_t)PPE_SAMPLES_RESOLUTION;
    7580:	f640 73ff 	movw	r3, #4095	; 0xfff
    7584:	627b      	str	r3, [r7, #36]	; 0x24
        gain = (uint32_t)apbs_gain_lut[gdec];
    7586:	7cfa      	ldrb	r2, [r7, #19]
    7588:	f24b 23dc 	movw	r3, #45788	; 0xb2dc
    758c:	f2c0 0301 	movt	r3, #1
    7590:	5c9b      	ldrb	r3, [r3, r2]
    7592:	61fb      	str	r3, [r7, #28]
        range = (int32_t)apbs_range[gdec];
    7594:	7cfa      	ldrb	r2, [r7, #19]
    7596:	f24b 23e0 	movw	r3, #45792	; 0xb2e0
    759a:	f2c0 0301 	movt	r3, #1
    759e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    75a2:	b21b      	sxth	r3, r3
    75a4:	617b      	str	r3, [r7, #20]
        va_ref = (uint32_t)g_ace_adc_config[adc_id].va_ref;
    75a6:	7afb      	ldrb	r3, [r7, #11]
    75a8:	f240 0248 	movw	r2, #72	; 0x48
    75ac:	f2c2 0200 	movt	r2, #8192	; 0x2000
    75b0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    75b4:	4413      	add	r3, r2
    75b6:	885b      	ldrh	r3, [r3, #2]
    75b8:	623b      	str	r3, [r7, #32]
        
        actual_afe_voltage = range - voltage;
    75ba:	697a      	ldr	r2, [r7, #20]
    75bc:	683b      	ldr	r3, [r7, #0]
    75be:	ebc3 0302 	rsb	r3, r3, r2
    75c2:	61bb      	str	r3, [r7, #24]
        sample_value = (uint16_t)(ppe_resolution - ((((ppe_resolution * (uint32_t)actual_afe_voltage) / gain) / va_ref)));
    75c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    75c6:	b29a      	uxth	r2, r3
    75c8:	69bb      	ldr	r3, [r7, #24]
    75ca:	6a79      	ldr	r1, [r7, #36]	; 0x24
    75cc:	fb01 f103 	mul.w	r1, r1, r3
    75d0:	69fb      	ldr	r3, [r7, #28]
    75d2:	fbb1 f1f3 	udiv	r1, r1, r3
    75d6:	6a3b      	ldr	r3, [r7, #32]
    75d8:	fbb1 f3f3 	udiv	r3, r1, r3
    75dc:	b29b      	uxth	r3, r3
    75de:	ebc3 0302 	rsb	r3, r3, r2
    75e2:	813b      	strh	r3, [r7, #8]
    }
        
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    75e4:	893a      	ldrh	r2, [r7, #8]
    75e6:	f640 73ff 	movw	r3, #4095	; 0xfff
    75ea:	429a      	cmp	r2, r3
    75ec:	d902      	bls.n	75f4 <ACE_convert_from_mV+0x100>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    75ee:	f640 73ff 	movw	r3, #4095	; 0xfff
    75f2:	813b      	strh	r3, [r7, #8]
    }
    
    return sample_value;
    75f4:	893b      	ldrh	r3, [r7, #8]
}
    75f6:	4618      	mov	r0, r3
    75f8:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    75fc:	46bd      	mov	sp, r7
    75fe:	bc80      	pop	{r7}
    7600:	4770      	bx	lr
    7602:	bf00      	nop

00007604 <ACE_convert_from_mA>:
uint16_t ACE_convert_from_mA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
    7604:	b580      	push	{r7, lr}
    7606:	b086      	sub	sp, #24
    7608:	af00      	add	r7, sp, #0
    760a:	4603      	mov	r3, r0
    760c:	6039      	str	r1, [r7, #0]
    760e:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value = 0u;
    7610:	f04f 0300 	mov.w	r3, #0
    7614:	817b      	strh	r3, [r7, #10]
    uint32_t voltage;
    uint32_t resistor = 1u;
    7616:	f04f 0301 	mov.w	r3, #1
    761a:	613b      	str	r3, [r7, #16]
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    761c:	79fb      	ldrb	r3, [r7, #7]
    761e:	2b02      	cmp	r3, #2
    7620:	d900      	bls.n	7624 <ACE_convert_from_mA+0x20>
    7622:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    7624:	79fa      	ldrb	r2, [r7, #7]
    7626:	f240 0350 	movw	r3, #80	; 0x50
    762a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    762e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7632:	4413      	add	r3, r2
    7634:	791b      	ldrb	r3, [r3, #4]
    7636:	75bb      	strb	r3, [r7, #22]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    7638:	7dbb      	ldrb	r3, [r7, #22]
    763a:	2b2f      	cmp	r3, #47	; 0x2f
    763c:	d900      	bls.n	7640 <ACE_convert_from_mA+0x3c>
    763e:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    7640:	7dba      	ldrb	r2, [r7, #22]
    7642:	f24b 231c 	movw	r3, #45596	; 0xb21c
    7646:	f2c0 0301 	movt	r3, #1
    764a:	5c9b      	ldrb	r3, [r3, r2]
    764c:	2b01      	cmp	r3, #1
    764e:	d134      	bne.n	76ba <ACE_convert_from_mA+0xb6>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    7650:	7dbb      	ldrb	r3, [r7, #22]
    7652:	f003 0304 	and.w	r3, r3, #4
    7656:	ea4f 0393 	mov.w	r3, r3, lsr #2
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    765a:	b2da      	uxtb	r2, r3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    765c:	7dbb      	ldrb	r3, [r7, #22]
    765e:	f003 0330 	and.w	r3, r3, #48	; 0x30
    7662:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    7666:	b2db      	uxtb	r3, r3
    7668:	4413      	add	r3, r2
    766a:	75fb      	strb	r3, [r7, #23]
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    766c:	7dfb      	ldrb	r3, [r7, #23]
    766e:	2b03      	cmp	r3, #3
    7670:	d823      	bhi.n	76ba <ACE_convert_from_mA+0xb6>
        {
            resistor = g_ace_current_resistors[current_monitor_idx];
    7672:	7dfa      	ldrb	r2, [r7, #23]
    7674:	f64a 3350 	movw	r3, #43856	; 0xab50
    7678:	f2c0 0301 	movt	r3, #1
    767c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    7680:	613b      	str	r3, [r7, #16]
            /* 
             * Keep in mind the multiply by 50 gain within the current monitor.
             * Therefore the voltage seen on the ADC input is:
             *      V = (I * 50 * R) / 1000.
             */
            voltage = (current * resistor) / 20u;
    7682:	683b      	ldr	r3, [r7, #0]
    7684:	693a      	ldr	r2, [r7, #16]
    7686:	fb02 f203 	mul.w	r2, r2, r3
    768a:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    768e:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    7692:	fba3 1302 	umull	r1, r3, r3, r2
    7696:	ea4f 1313 	mov.w	r3, r3, lsr #4
    769a:	60fb      	str	r3, [r7, #12]
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    769c:	79fb      	ldrb	r3, [r7, #7]
    769e:	4618      	mov	r0, r3
    76a0:	68f9      	ldr	r1, [r7, #12]
    76a2:	f7ff fee9 	bl	7478 <convert_mV_to_ppe_value>
    76a6:	4603      	mov	r3, r0
    76a8:	817b      	strh	r3, [r7, #10]
            
            if (sample_value > MAX_PPE_SAMPLE_VALUE)
    76aa:	897a      	ldrh	r2, [r7, #10]
    76ac:	f640 73ff 	movw	r3, #4095	; 0xfff
    76b0:	429a      	cmp	r2, r3
    76b2:	d902      	bls.n	76ba <ACE_convert_from_mA+0xb6>
            {
                sample_value = MAX_PPE_SAMPLE_VALUE;
    76b4:	f640 73ff 	movw	r3, #4095	; 0xfff
    76b8:	817b      	strh	r3, [r7, #10]
            }
        }
    }
    return sample_value;
    76ba:	897b      	ldrh	r3, [r7, #10]
}
    76bc:	4618      	mov	r0, r3
    76be:	f107 0718 	add.w	r7, r7, #24
    76c2:	46bd      	mov	sp, r7
    76c4:	bd80      	pop	{r7, pc}
    76c6:	bf00      	nop

000076c8 <ACE_convert_from_uA>:
uint16_t ACE_convert_from_uA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
    76c8:	b580      	push	{r7, lr}
    76ca:	b086      	sub	sp, #24
    76cc:	af00      	add	r7, sp, #0
    76ce:	4603      	mov	r3, r0
    76d0:	6039      	str	r1, [r7, #0]
    76d2:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value = 0u;
    76d4:	f04f 0300 	mov.w	r3, #0
    76d8:	817b      	strh	r3, [r7, #10]
    uint32_t voltage;
    uint32_t resistor = 1u;
    76da:	f04f 0301 	mov.w	r3, #1
    76de:	613b      	str	r3, [r7, #16]
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    76e0:	79fb      	ldrb	r3, [r7, #7]
    76e2:	2b02      	cmp	r3, #2
    76e4:	d900      	bls.n	76e8 <ACE_convert_from_uA+0x20>
    76e6:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    76e8:	79fa      	ldrb	r2, [r7, #7]
    76ea:	f240 0350 	movw	r3, #80	; 0x50
    76ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    76f2:	ea4f 1202 	mov.w	r2, r2, lsl #4
    76f6:	4413      	add	r3, r2
    76f8:	791b      	ldrb	r3, [r3, #4]
    76fa:	75bb      	strb	r3, [r7, #22]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    76fc:	7dbb      	ldrb	r3, [r7, #22]
    76fe:	2b2f      	cmp	r3, #47	; 0x2f
    7700:	d900      	bls.n	7704 <ACE_convert_from_uA+0x3c>
    7702:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    7704:	7dba      	ldrb	r2, [r7, #22]
    7706:	f24b 231c 	movw	r3, #45596	; 0xb21c
    770a:	f2c0 0301 	movt	r3, #1
    770e:	5c9b      	ldrb	r3, [r3, r2]
    7710:	2b01      	cmp	r3, #1
    7712:	d134      	bne.n	777e <ACE_convert_from_uA+0xb6>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    7714:	7dbb      	ldrb	r3, [r7, #22]
    7716:	f003 0304 	and.w	r3, r3, #4
    771a:	ea4f 0393 	mov.w	r3, r3, lsr #2
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    771e:	b2da      	uxtb	r2, r3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    7720:	7dbb      	ldrb	r3, [r7, #22]
    7722:	f003 0330 	and.w	r3, r3, #48	; 0x30
    7726:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    772a:	b2db      	uxtb	r3, r3
    772c:	4413      	add	r3, r2
    772e:	75fb      	strb	r3, [r7, #23]
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    7730:	7dfb      	ldrb	r3, [r7, #23]
    7732:	2b03      	cmp	r3, #3
    7734:	d823      	bhi.n	777e <ACE_convert_from_uA+0xb6>
        {
            resistor = g_ace_current_resistors[current_monitor_idx];
    7736:	7dfa      	ldrb	r2, [r7, #23]
    7738:	f64a 3350 	movw	r3, #43856	; 0xab50
    773c:	f2c0 0301 	movt	r3, #1
    7740:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    7744:	613b      	str	r3, [r7, #16]
            voltage = (current * resistor) / 20000u;
    7746:	683b      	ldr	r3, [r7, #0]
    7748:	693a      	ldr	r2, [r7, #16]
    774a:	fb02 f203 	mul.w	r2, r2, r3
    774e:	f241 7359 	movw	r3, #5977	; 0x1759
    7752:	f2cd 13b7 	movt	r3, #53687	; 0xd1b7
    7756:	fba3 1302 	umull	r1, r3, r3, r2
    775a:	ea4f 3393 	mov.w	r3, r3, lsr #14
    775e:	60fb      	str	r3, [r7, #12]
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    7760:	79fb      	ldrb	r3, [r7, #7]
    7762:	4618      	mov	r0, r3
    7764:	68f9      	ldr	r1, [r7, #12]
    7766:	f7ff fe87 	bl	7478 <convert_mV_to_ppe_value>
    776a:	4603      	mov	r3, r0
    776c:	817b      	strh	r3, [r7, #10]
            
            if (sample_value > MAX_PPE_SAMPLE_VALUE)
    776e:	897a      	ldrh	r2, [r7, #10]
    7770:	f640 73ff 	movw	r3, #4095	; 0xfff
    7774:	429a      	cmp	r2, r3
    7776:	d902      	bls.n	777e <ACE_convert_from_uA+0xb6>
            {
                sample_value = MAX_PPE_SAMPLE_VALUE;
    7778:	f640 73ff 	movw	r3, #4095	; 0xfff
    777c:	817b      	strh	r3, [r7, #10]
            }
        }
    }
    return sample_value;
    777e:	897b      	ldrh	r3, [r7, #10]
}
    7780:	4618      	mov	r0, r3
    7782:	f107 0718 	add.w	r7, r7, #24
    7786:	46bd      	mov	sp, r7
    7788:	bd80      	pop	{r7, pc}
    778a:	bf00      	nop

0000778c <ACE_convert_from_Kelvin>:
uint16_t ACE_convert_from_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint32_t                temperature
)
{
    778c:	b580      	push	{r7, lr}
    778e:	b084      	sub	sp, #16
    7790:	af00      	add	r7, sp, #0
    7792:	4603      	mov	r3, r0
    7794:	6039      	str	r1, [r7, #0]
    7796:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t voltage;
    
    voltage = (temperature * 25u) / 10u;
    7798:	683a      	ldr	r2, [r7, #0]
    779a:	4613      	mov	r3, r2
    779c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    77a0:	4413      	add	r3, r2
    77a2:	ea4f 0283 	mov.w	r2, r3, lsl #2
    77a6:	441a      	add	r2, r3
    77a8:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    77ac:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    77b0:	fba3 1302 	umull	r1, r3, r3, r2
    77b4:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    77b8:	60fb      	str	r3, [r7, #12]
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    77ba:	79fb      	ldrb	r3, [r7, #7]
    77bc:	4618      	mov	r0, r3
    77be:	68f9      	ldr	r1, [r7, #12]
    77c0:	f7ff fe5a 	bl	7478 <convert_mV_to_ppe_value>
    77c4:	4603      	mov	r3, r0
    77c6:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    77c8:	897a      	ldrh	r2, [r7, #10]
    77ca:	f640 73ff 	movw	r3, #4095	; 0xfff
    77ce:	429a      	cmp	r2, r3
    77d0:	d902      	bls.n	77d8 <ACE_convert_from_Kelvin+0x4c>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    77d2:	f640 73ff 	movw	r3, #4095	; 0xfff
    77d6:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    77d8:	897b      	ldrh	r3, [r7, #10]
}
    77da:	4618      	mov	r0, r3
    77dc:	f107 0710 	add.w	r7, r7, #16
    77e0:	46bd      	mov	sp, r7
    77e2:	bd80      	pop	{r7, pc}

000077e4 <ACE_convert_from_Celsius>:
uint16_t ACE_convert_from_Celsius
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
    77e4:	b580      	push	{r7, lr}
    77e6:	b084      	sub	sp, #16
    77e8:	af00      	add	r7, sp, #0
    77ea:	4603      	mov	r3, r0
    77ec:	6039      	str	r1, [r7, #0]
    77ee:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t voltage;
    
    temperature = temperature + 2731;
    77f0:	683b      	ldr	r3, [r7, #0]
    77f2:	f503 632a 	add.w	r3, r3, #2720	; 0xaa0
    77f6:	f103 030b 	add.w	r3, r3, #11
    77fa:	603b      	str	r3, [r7, #0]
    voltage = (uint32_t)temperature / 4u;
    77fc:	683b      	ldr	r3, [r7, #0]
    77fe:	ea4f 0393 	mov.w	r3, r3, lsr #2
    7802:	60fb      	str	r3, [r7, #12]
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    7804:	79fb      	ldrb	r3, [r7, #7]
    7806:	4618      	mov	r0, r3
    7808:	68f9      	ldr	r1, [r7, #12]
    780a:	f7ff fe35 	bl	7478 <convert_mV_to_ppe_value>
    780e:	4603      	mov	r3, r0
    7810:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    7812:	897a      	ldrh	r2, [r7, #10]
    7814:	f640 73ff 	movw	r3, #4095	; 0xfff
    7818:	429a      	cmp	r2, r3
    781a:	d902      	bls.n	7822 <ACE_convert_from_Celsius+0x3e>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    781c:	f640 73ff 	movw	r3, #4095	; 0xfff
    7820:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    7822:	897b      	ldrh	r3, [r7, #10]
}
    7824:	4618      	mov	r0, r3
    7826:	f107 0710 	add.w	r7, r7, #16
    782a:	46bd      	mov	sp, r7
    782c:	bd80      	pop	{r7, pc}
    782e:	bf00      	nop

00007830 <ACE_convert_from_Fahrenheit>:
uint16_t ACE_convert_from_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
    7830:	b580      	push	{r7, lr}
    7832:	b084      	sub	sp, #16
    7834:	af00      	add	r7, sp, #0
    7836:	4603      	mov	r3, r0
    7838:	6039      	str	r1, [r7, #0]
    783a:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t kelvin;
    
    temperature = temperature + 459;
    783c:	683b      	ldr	r3, [r7, #0]
    783e:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
    7842:	f103 0303 	add.w	r3, r3, #3
    7846:	603b      	str	r3, [r7, #0]
    kelvin = (uint32_t)temperature;
    7848:	683b      	ldr	r3, [r7, #0]
    784a:	60fb      	str	r3, [r7, #12]
    kelvin = (kelvin * 5u) / 9u;
    784c:	68fa      	ldr	r2, [r7, #12]
    784e:	4613      	mov	r3, r2
    7850:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7854:	441a      	add	r2, r3
    7856:	f648 6339 	movw	r3, #36409	; 0x8e39
    785a:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    785e:	fba3 1302 	umull	r1, r3, r3, r2
    7862:	ea4f 0353 	mov.w	r3, r3, lsr #1
    7866:	60fb      	str	r3, [r7, #12]
    
    sample_value = ACE_convert_from_Kelvin( channel_handle, kelvin );
    7868:	79fb      	ldrb	r3, [r7, #7]
    786a:	4618      	mov	r0, r3
    786c:	68f9      	ldr	r1, [r7, #12]
    786e:	f7ff ff8d 	bl	778c <ACE_convert_from_Kelvin>
    7872:	4603      	mov	r3, r0
    7874:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    7876:	897a      	ldrh	r2, [r7, #10]
    7878:	f640 73ff 	movw	r3, #4095	; 0xfff
    787c:	429a      	cmp	r2, r3
    787e:	d902      	bls.n	7886 <ACE_convert_from_Fahrenheit+0x56>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    7880:	f640 73ff 	movw	r3, #4095	; 0xfff
    7884:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    7886:	897b      	ldrh	r3, [r7, #10]
}
    7888:	4618      	mov	r0, r3
    788a:	f107 0710 	add.w	r7, r7, #16
    788e:	46bd      	mov	sp, r7
    7890:	bd80      	pop	{r7, pc}
    7892:	bf00      	nop

00007894 <ACE_translate_pdma_value>:
uint16_t ACE_translate_pdma_value
(
    uint32_t            pdma_value,
    adc_channel_id_t *  channel_id
)
{
    7894:	b480      	push	{r7}
    7896:	b085      	sub	sp, #20
    7898:	af00      	add	r7, sp, #0
    789a:	6078      	str	r0, [r7, #4]
    789c:	6039      	str	r1, [r7, #0]
    uint16_t ppe_value;
      
    ppe_value = (uint16_t)((pdma_value >> 8u) & 0xFFFFu);
    789e:	687b      	ldr	r3, [r7, #4]
    78a0:	ea4f 2313 	mov.w	r3, r3, lsr #8
    78a4:	81fb      	strh	r3, [r7, #14]
    if ( channel_id != 0 )
    78a6:	683b      	ldr	r3, [r7, #0]
    78a8:	2b00      	cmp	r3, #0
    78aa:	d005      	beq.n	78b8 <ACE_translate_pdma_value+0x24>
    {
        *channel_id = (adc_channel_id_t)((pdma_value >> 24u) & 0xFFu);
    78ac:	687b      	ldr	r3, [r7, #4]
    78ae:	ea4f 6313 	mov.w	r3, r3, lsr #24
    78b2:	b2da      	uxtb	r2, r3
    78b4:	683b      	ldr	r3, [r7, #0]
    78b6:	701a      	strb	r2, [r3, #0]
    }
    
    return ppe_value;
    78b8:	89fb      	ldrh	r3, [r7, #14]
}
    78ba:	4618      	mov	r0, r3
    78bc:	f107 0714 	add.w	r7, r7, #20
    78c0:	46bd      	mov	sp, r7
    78c2:	bc80      	pop	{r7}
    78c4:	4770      	bx	lr
    78c6:	bf00      	nop

000078c8 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    78c8:	b480      	push	{r7}
    78ca:	b083      	sub	sp, #12
    78cc:	af00      	add	r7, sp, #0
    78ce:	4603      	mov	r3, r0
    78d0:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    78d2:	f24e 1300 	movw	r3, #57600	; 0xe100
    78d6:	f2ce 0300 	movt	r3, #57344	; 0xe000
    78da:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    78de:	ea4f 1252 	mov.w	r2, r2, lsr #5
    78e2:	88f9      	ldrh	r1, [r7, #6]
    78e4:	f001 011f 	and.w	r1, r1, #31
    78e8:	f04f 0001 	mov.w	r0, #1
    78ec:	fa00 f101 	lsl.w	r1, r0, r1
    78f0:	f102 0260 	add.w	r2, r2, #96	; 0x60
    78f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    78f8:	f107 070c 	add.w	r7, r7, #12
    78fc:	46bd      	mov	sp, r7
    78fe:	bc80      	pop	{r7}
    7900:	4770      	bx	lr
    7902:	bf00      	nop

00007904 <ace_init_flags>:
/*-------------------------------------------------------------------------*//**
  Intialise the ACE driver's internal data structures used by flag control
  functions.
 */
void ace_init_flags( void )
{
    7904:	b480      	push	{r7}
    7906:	af00      	add	r7, sp, #0
        }
        
        g_ppe_global_flags_isr = 0u;
    }
#endif
}
    7908:	46bd      	mov	sp, r7
    790a:	bc80      	pop	{r7}
    790c:	4770      	bx	lr
    790e:	bf00      	nop

00007910 <ACE_is_hysteresis_flag>:

/*-------------------------------------------------------------------------*//**
 *
 */
uint32_t ACE_is_hysteresis_flag( ace_flag_handle_t   flag_handle )
{
    7910:	b480      	push	{r7}
    7912:	b085      	sub	sp, #20
    7914:	af00      	add	r7, sp, #0
    7916:	4603      	mov	r3, r0
    7918:	71fb      	strb	r3, [r7, #7]
    uint32_t hysteresis = 0u;
    791a:	f04f 0300 	mov.w	r3, #0
    791e:	60fb      	str	r3, [r7, #12]
    if ( g_ppe_flags_desc_table[flag_handle].flag_type >= DUAL_HYSTERESIS_OVER )
    {
        hysteresis = 1u;
    }
#endif
    return hysteresis;
    7920:	68fb      	ldr	r3, [r7, #12]
}
    7922:	4618      	mov	r0, r3
    7924:	f107 0714 	add.w	r7, r7, #20
    7928:	46bd      	mov	sp, r7
    792a:	bc80      	pop	{r7}
    792c:	4770      	bx	lr
    792e:	bf00      	nop

00007930 <ACE_is_under_flag>:
 */
uint32_t ACE_is_under_flag
(
    ace_flag_handle_t   flag_handle
)
{
    7930:	b480      	push	{r7}
    7932:	b085      	sub	sp, #20
    7934:	af00      	add	r7, sp, #0
    7936:	4603      	mov	r3, r0
    7938:	71fb      	strb	r3, [r7, #7]
    uint32_t is_under = 0;
    793a:	f04f 0300 	mov.w	r3, #0
    793e:	60fb      	str	r3, [r7, #12]
        {
            is_under = flag_type_lut[flag_type];
        }
    }
#endif
    return is_under;
    7940:	68fb      	ldr	r3, [r7, #12]
}
    7942:	4618      	mov	r0, r3
    7944:	f107 0714 	add.w	r7, r7, #20
    7948:	46bd      	mov	sp, r7
    794a:	bc80      	pop	{r7}
    794c:	4770      	bx	lr
    794e:	bf00      	nop

00007950 <ACE_set_flag_threshold>:
void ACE_set_flag_threshold
(
    ace_flag_handle_t   flag_handle,
    uint16_t            new_threshold
)
{
    7950:	b480      	push	{r7}
    7952:	b083      	sub	sp, #12
    7954:	af00      	add	r7, sp, #0
    7956:	4602      	mov	r2, r0
    7958:	460b      	mov	r3, r1
    795a:	71fa      	strb	r2, [r7, #7]
    795c:	80bb      	strh	r3, [r7, #4]
                ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & (uint32_t)~PPE_RAM_THRESHOLD_MASK) + low_threshold;
            }
        }
    }
#endif
}
    795e:	f107 070c 	add.w	r7, r7, #12
    7962:	46bd      	mov	sp, r7
    7964:	bc80      	pop	{r7}
    7966:	4770      	bx	lr

00007968 <ACE_set_flag_assertion>:
void ACE_set_flag_assertion
(
    ace_flag_handle_t   flag_handle,
    uint16_t            assertion_value
)
{
    7968:	b480      	push	{r7}
    796a:	b083      	sub	sp, #12
    796c:	af00      	add	r7, sp, #0
    796e:	4602      	mov	r2, r0
    7970:	460b      	mov	r3, r1
    7972:	71fa      	strb	r2, [r7, #7]
    7974:	80bb      	strh	r3, [r7, #4]
            ppe_offset = g_ppe_flags_desc_table[flag_handle].threshold_ppe_offset;
        }
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
    7976:	f107 070c 	add.w	r7, r7, #12
    797a:	46bd      	mov	sp, r7
    797c:	bc80      	pop	{r7}
    797e:	4770      	bx	lr

00007980 <ACE_set_flag_deassertion>:
void ACE_set_flag_deassertion
(
    ace_flag_handle_t   flag_handle,
    uint16_t            assertion_value
)
{
    7980:	b480      	push	{r7}
    7982:	b083      	sub	sp, #12
    7984:	af00      	add	r7, sp, #0
    7986:	4602      	mov	r2, r0
    7988:	460b      	mov	r3, r1
    798a:	71fa      	strb	r2, [r7, #7]
    798c:	80bb      	strh	r3, [r7, #4]
        }
        
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
    798e:	f107 070c 	add.w	r7, r7, #12
    7992:	46bd      	mov	sp, r7
    7994:	bc80      	pop	{r7}
    7996:	4770      	bx	lr

00007998 <ACE_set_flag_hysteresis>:
ACE_set_flag_hysteresis
(
    ace_flag_handle_t   flag_handle,
    uint16_t            adc_hysteresis
)
{
    7998:	b480      	push	{r7}
    799a:	b083      	sub	sp, #12
    799c:	af00      	add	r7, sp, #0
    799e:	4602      	mov	r2, r0
    79a0:	460b      	mov	r3, r1
    79a2:	71fa      	strb	r2, [r7, #7]
    79a4:	80bb      	strh	r3, [r7, #4]
            ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + high_threshold;
            ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & ~PPE_RAM_THRESHOLD_MASK) + low_threshold;
        }
    }
#endif
}
    79a6:	f107 070c 	add.w	r7, r7, #12
    79aa:	46bd      	mov	sp, r7
    79ac:	bc80      	pop	{r7}
    79ae:	4770      	bx	lr

000079b0 <ACE_set_channel_hysteresis>:
ACE_set_channel_hysteresis
(
    ace_channel_handle_t    channel_handle,
    uint16_t                adc_hysteresis
)
{
    79b0:	b480      	push	{r7}
    79b2:	b083      	sub	sp, #12
    79b4:	af00      	add	r7, sp, #0
    79b6:	4602      	mov	r2, r0
    79b8:	460b      	mov	r3, r1
    79ba:	71fa      	strb	r2, [r7, #7]
    79bc:	80bb      	strh	r3, [r7, #4]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[i];
            ACE_set_flag_hysteresis( flag_handle, adc_hysteresis );
        }
    }
#endif
}
    79be:	f107 070c 	add.w	r7, r7, #12
    79c2:	46bd      	mov	sp, r7
    79c4:	bc80      	pop	{r7}
    79c6:	4770      	bx	lr

000079c8 <ACE_get_flag_handle>:
ace_flag_handle_t
ACE_get_flag_handle
(
    const uint8_t * p_sz_full_flag_name
)
{
    79c8:	b480      	push	{r7}
    79ca:	b085      	sub	sp, #20
    79cc:	af00      	add	r7, sp, #0
    79ce:	6078      	str	r0, [r7, #4]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    79d0:	f04f 0300 	mov.w	r3, #0
    79d4:	73fb      	strb	r3, [r7, #15]
                break;
            }
        }
    }
#endif
    return flag_handle;
    79d6:	7bfb      	ldrb	r3, [r7, #15]
}
    79d8:	4618      	mov	r0, r3
    79da:	f107 0714 	add.w	r7, r7, #20
    79de:	46bd      	mov	sp, r7
    79e0:	bc80      	pop	{r7}
    79e2:	4770      	bx	lr

000079e4 <ACE_get_flag_status>:
int32_t
ACE_get_flag_status
(
    ace_flag_handle_t   flag_handle
)
{
    79e4:	b480      	push	{r7}
    79e6:	b085      	sub	sp, #20
    79e8:	af00      	add	r7, sp, #0
    79ea:	4603      	mov	r3, r0
    79ec:	71fb      	strb	r3, [r7, #7]
    int32_t flag_state = UNKNOWN_FLAG;
    79ee:	f04f 33ff 	mov.w	r3, #4294967295
    79f2:	60fb      	str	r3, [r7, #12]
            }
        }

    }
#endif
    return flag_state;
    79f4:	68fb      	ldr	r3, [r7, #12]
}
    79f6:	4618      	mov	r0, r3
    79f8:	f107 0714 	add.w	r7, r7, #20
    79fc:	46bd      	mov	sp, r7
    79fe:	bc80      	pop	{r7}
    7a00:	4770      	bx	lr
    7a02:	bf00      	nop

00007a04 <ACE_get_flag_name>:
const uint8_t *
ACE_get_flag_name
(
    ace_flag_handle_t flag_handle
)
{
    7a04:	b480      	push	{r7}
    7a06:	b085      	sub	sp, #20
    7a08:	af00      	add	r7, sp, #0
    7a0a:	4603      	mov	r3, r0
    7a0c:	71fb      	strb	r3, [r7, #7]
    const uint8_t * psz_flag_name = 0;
    7a0e:	f04f 0300 	mov.w	r3, #0
    7a12:	60fb      	str	r3, [r7, #12]
    if ( flag_handle < NB_OF_ACE_FLAG_HANDLES )
    {
        psz_flag_name = g_ppe_flags_desc_table[flag_handle].p_sz_flag_name;
    }
#endif
    return psz_flag_name;
    7a14:	68fb      	ldr	r3, [r7, #12]
}
    7a16:	4618      	mov	r0, r3
    7a18:	f107 0714 	add.w	r7, r7, #20
    7a1c:	46bd      	mov	sp, r7
    7a1e:	bc80      	pop	{r7}
    7a20:	4770      	bx	lr
    7a22:	bf00      	nop

00007a24 <ACE_get_flag_channel>:
ace_channel_handle_t
ACE_get_flag_channel
(
    ace_flag_handle_t flag_handle
)
{
    7a24:	b480      	push	{r7}
    7a26:	b085      	sub	sp, #20
    7a28:	af00      	add	r7, sp, #0
    7a2a:	4603      	mov	r3, r0
    7a2c:	71fb      	strb	r3, [r7, #7]
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    7a2e:	f04f 0303 	mov.w	r3, #3
    7a32:	73fb      	strb	r3, [r7, #15]
    if ( flag_handle < NB_OF_ACE_FLAG_HANDLES )
    {
        channel_handle = g_ppe_flags_desc_table[flag_handle].channel_handle;
    }
#endif
    return channel_handle;
    7a34:	7bfb      	ldrb	r3, [r7, #15]
}
    7a36:	4618      	mov	r0, r3
    7a38:	f107 0714 	add.w	r7, r7, #20
    7a3c:	46bd      	mov	sp, r7
    7a3e:	bc80      	pop	{r7}
    7a40:	4770      	bx	lr
    7a42:	bf00      	nop

00007a44 <ACE_get_channel_flag_count>:
uint32_t
ACE_get_channel_flag_count
(
    ace_channel_handle_t    channel_handle
)
{
    7a44:	b480      	push	{r7}
    7a46:	b085      	sub	sp, #20
    7a48:	af00      	add	r7, sp, #0
    7a4a:	4603      	mov	r3, r0
    7a4c:	71fb      	strb	r3, [r7, #7]
    uint32_t flag_count = 0;
    7a4e:	f04f 0300 	mov.w	r3, #0
    7a52:	60fb      	str	r3, [r7, #12]
    if (channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    {
        flag_count = g_ace_channel_desc_table[channel_handle].nb_of_flags;
    }
#endif
    return flag_count;
    7a54:	68fb      	ldr	r3, [r7, #12]
}
    7a56:	4618      	mov	r0, r3
    7a58:	f107 0714 	add.w	r7, r7, #20
    7a5c:	46bd      	mov	sp, r7
    7a5e:	bc80      	pop	{r7}
    7a60:	4770      	bx	lr
    7a62:	bf00      	nop

00007a64 <ACE_get_channel_first_flag>:
ACE_get_channel_first_flag
(
    ace_channel_handle_t    channel_handle,
    uint16_t *              iterator
)
{
    7a64:	b480      	push	{r7}
    7a66:	b085      	sub	sp, #20
    7a68:	af00      	add	r7, sp, #0
    7a6a:	4603      	mov	r3, r0
    7a6c:	6039      	str	r1, [r7, #0]
    7a6e:	71fb      	strb	r3, [r7, #7]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    7a70:	f04f 0300 	mov.w	r3, #0
    7a74:	73fb      	strb	r3, [r7, #15]
        {
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif    
    return flag_handle;
    7a76:	7bfb      	ldrb	r3, [r7, #15]
}
    7a78:	4618      	mov	r0, r3
    7a7a:	f107 0714 	add.w	r7, r7, #20
    7a7e:	46bd      	mov	sp, r7
    7a80:	bc80      	pop	{r7}
    7a82:	4770      	bx	lr

00007a84 <ACE_get_channel_next_flag>:
ACE_get_channel_next_flag
(
    ace_channel_handle_t    channel_handle,
    uint16_t *              iterator
)
{
    7a84:	b480      	push	{r7}
    7a86:	b085      	sub	sp, #20
    7a88:	af00      	add	r7, sp, #0
    7a8a:	4603      	mov	r3, r0
    7a8c:	6039      	str	r1, [r7, #0]
    7a8e:	71fb      	strb	r3, [r7, #7]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    7a90:	f04f 0300 	mov.w	r3, #0
    7a94:	73fb      	strb	r3, [r7, #15]
        {
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif
    return flag_handle;
    7a96:	7bfb      	ldrb	r3, [r7, #15]
}
    7a98:	4618      	mov	r0, r3
    7a9a:	f107 0714 	add.w	r7, r7, #20
    7a9e:	46bd      	mov	sp, r7
    7aa0:	bc80      	pop	{r7}
    7aa2:	4770      	bx	lr

00007aa4 <ACE_enable_channel_flags_irq>:
 */
void ACE_enable_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    7aa4:	b480      	push	{r7}
    7aa6:	b083      	sub	sp, #12
    7aa8:	af00      	add	r7, sp, #0
    7aaa:	4603      	mov	r3, r0
    7aac:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_enable_flag_irq( flag_handle );
        }
    }
#endif
}
    7aae:	f107 070c 	add.w	r7, r7, #12
    7ab2:	46bd      	mov	sp, r7
    7ab4:	bc80      	pop	{r7}
    7ab6:	4770      	bx	lr

00007ab8 <ACE_disable_channel_flags_irq>:
 */
void ACE_disable_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    7ab8:	b480      	push	{r7}
    7aba:	b083      	sub	sp, #12
    7abc:	af00      	add	r7, sp, #0
    7abe:	4603      	mov	r3, r0
    7ac0:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_disable_flag_irq( flag_handle );
        }
    }
#endif
}
    7ac2:	f107 070c 	add.w	r7, r7, #12
    7ac6:	46bd      	mov	sp, r7
    7ac8:	bc80      	pop	{r7}
    7aca:	4770      	bx	lr

00007acc <ACE_clear_channel_flags_irq>:
 */
void ACE_clear_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    7acc:	b480      	push	{r7}
    7ace:	b083      	sub	sp, #12
    7ad0:	af00      	add	r7, sp, #0
    7ad2:	4603      	mov	r3, r0
    7ad4:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_clear_flag_irq( flag_handle );
        }
    }
#endif
}
    7ad6:	f107 070c 	add.w	r7, r7, #12
    7ada:	46bd      	mov	sp, r7
    7adc:	bc80      	pop	{r7}
    7ade:	4770      	bx	lr

00007ae0 <ACE_enable_flag_irq>:
 */
void ACE_enable_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    7ae0:	b480      	push	{r7}
    7ae2:	b083      	sub	sp, #12
    7ae4:	af00      	add	r7, sp, #0
    7ae6:	4603      	mov	r3, r0
    7ae8:	71fb      	strb	r3, [r7, #7]
        }
        
        NVIC_EnableIRQ( threshold_irqn_lut[flag_bit_offset] );
    }
#endif
}
    7aea:	f107 070c 	add.w	r7, r7, #12
    7aee:	46bd      	mov	sp, r7
    7af0:	bc80      	pop	{r7}
    7af2:	4770      	bx	lr

00007af4 <ACE_disable_flag_irq>:
 */
void ACE_disable_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    7af4:	b480      	push	{r7}
    7af6:	b083      	sub	sp, #12
    7af8:	af00      	add	r7, sp, #0
    7afa:	4603      	mov	r3, r0
    7afc:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_enable_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    7afe:	f107 070c 	add.w	r7, r7, #12
    7b02:	46bd      	mov	sp, r7
    7b04:	bc80      	pop	{r7}
    7b06:	4770      	bx	lr

00007b08 <ACE_clear_flag_irq>:
 */
void ACE_clear_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    7b08:	b480      	push	{r7}
    7b0a:	b083      	sub	sp, #12
    7b0c:	af00      	add	r7, sp, #0
    7b0e:	4603      	mov	r3, r0
    7b10:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    7b12:	f107 070c 	add.w	r7, r7, #12
    7b16:	46bd      	mov	sp, r7
    7b18:	bc80      	pop	{r7}
    7b1a:	4770      	bx	lr

00007b1c <ACE_register_flag_isr>:
void ACE_register_flag_isr
(
    ace_flag_handle_t   flag_handle,
    flag_isr_t          flag_isr
)
{
    7b1c:	b480      	push	{r7}
    7b1e:	b083      	sub	sp, #12
    7b20:	af00      	add	r7, sp, #0
    7b22:	4603      	mov	r3, r0
    7b24:	6039      	str	r1, [r7, #0]
    7b26:	71fb      	strb	r3, [r7, #7]
        {
            g_ppe_flags_isr_lut[flag_id] = flag_isr;
        }
    }
#endif
}
    7b28:	f107 070c 	add.w	r7, r7, #12
    7b2c:	46bd      	mov	sp, r7
    7b2e:	bc80      	pop	{r7}
    7b30:	4770      	bx	lr
    7b32:	bf00      	nop

00007b34 <ACE_register_channel_flags_isr>:
void ACE_register_channel_flags_isr
(
    ace_channel_handle_t    channel_handle,
    channel_flag_isr_t      channel_flag_isr
)
{
    7b34:	b480      	push	{r7}
    7b36:	b083      	sub	sp, #12
    7b38:	af00      	add	r7, sp, #0
    7b3a:	4603      	mov	r3, r0
    7b3c:	6039      	str	r1, [r7, #0]
    7b3e:	71fb      	strb	r3, [r7, #7]
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES )
    {
        g_ppe_channel_flags_isr_lut[channel_handle] = channel_flag_isr;
    }
#endif
}
    7b40:	f107 070c 	add.w	r7, r7, #12
    7b44:	46bd      	mov	sp, r7
    7b46:	bc80      	pop	{r7}
    7b48:	4770      	bx	lr
    7b4a:	bf00      	nop

00007b4c <ACE_register_global_flags_isr>:
 */
void ACE_register_global_flags_isr
(
    global_flag_isr_t  global_flag_isr
)
{
    7b4c:	b480      	push	{r7}
    7b4e:	b083      	sub	sp, #12
    7b50:	af00      	add	r7, sp, #0
    7b52:	6078      	str	r0, [r7, #4]
#if (ACE_NB_OF_PPE_FLAGS > 0)
    g_ppe_global_flags_isr = global_flag_isr;
#endif
}
    7b54:	f107 070c 	add.w	r7, r7, #12
    7b58:	46bd      	mov	sp, r7
    7b5a:	bc80      	pop	{r7}
    7b5c:	4770      	bx	lr
    7b5e:	bf00      	nop

00007b60 <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
    7b60:	b480      	push	{r7}
    7b62:	b083      	sub	sp, #12
    7b64:	af00      	add	r7, sp, #0
    7b66:	4603      	mov	r3, r0
    7b68:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    7b6a:	f107 070c 	add.w	r7, r7, #12
    7b6e:	46bd      	mov	sp, r7
    7b70:	bc80      	pop	{r7}
    7b72:	4770      	bx	lr

00007b74 <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
    7b74:	4668      	mov	r0, sp
    7b76:	f020 0107 	bic.w	r1, r0, #7
    7b7a:	468d      	mov	sp, r1
    7b7c:	b589      	push	{r0, r3, r7, lr}
    7b7e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
    7b80:	f04f 0000 	mov.w	r0, #0
    7b84:	f7ff ffec 	bl	7b60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
    7b88:	f04f 0076 	mov.w	r0, #118	; 0x76
    7b8c:	f7ff fe9c 	bl	78c8 <NVIC_ClearPendingIRQ>
}
    7b90:	46bd      	mov	sp, r7
    7b92:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7b96:	4685      	mov	sp, r0
    7b98:	4770      	bx	lr
    7b9a:	bf00      	nop

00007b9c <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
    7b9c:	4668      	mov	r0, sp
    7b9e:	f020 0107 	bic.w	r1, r0, #7
    7ba2:	468d      	mov	sp, r1
    7ba4:	b589      	push	{r0, r3, r7, lr}
    7ba6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
    7ba8:	f04f 0001 	mov.w	r0, #1
    7bac:	f7ff ffd8 	bl	7b60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
    7bb0:	f04f 0077 	mov.w	r0, #119	; 0x77
    7bb4:	f7ff fe88 	bl	78c8 <NVIC_ClearPendingIRQ>
}
    7bb8:	46bd      	mov	sp, r7
    7bba:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7bbe:	4685      	mov	sp, r0
    7bc0:	4770      	bx	lr
    7bc2:	bf00      	nop

00007bc4 <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
    7bc4:	4668      	mov	r0, sp
    7bc6:	f020 0107 	bic.w	r1, r0, #7
    7bca:	468d      	mov	sp, r1
    7bcc:	b589      	push	{r0, r3, r7, lr}
    7bce:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
    7bd0:	f04f 0002 	mov.w	r0, #2
    7bd4:	f7ff ffc4 	bl	7b60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
    7bd8:	f04f 0078 	mov.w	r0, #120	; 0x78
    7bdc:	f7ff fe74 	bl	78c8 <NVIC_ClearPendingIRQ>
}
    7be0:	46bd      	mov	sp, r7
    7be2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7be6:	4685      	mov	sp, r0
    7be8:	4770      	bx	lr
    7bea:	bf00      	nop

00007bec <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
    7bec:	4668      	mov	r0, sp
    7bee:	f020 0107 	bic.w	r1, r0, #7
    7bf2:	468d      	mov	sp, r1
    7bf4:	b589      	push	{r0, r3, r7, lr}
    7bf6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
    7bf8:	f04f 0003 	mov.w	r0, #3
    7bfc:	f7ff ffb0 	bl	7b60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
    7c00:	f04f 0079 	mov.w	r0, #121	; 0x79
    7c04:	f7ff fe60 	bl	78c8 <NVIC_ClearPendingIRQ>
}
    7c08:	46bd      	mov	sp, r7
    7c0a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7c0e:	4685      	mov	sp, r0
    7c10:	4770      	bx	lr
    7c12:	bf00      	nop

00007c14 <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
    7c14:	4668      	mov	r0, sp
    7c16:	f020 0107 	bic.w	r1, r0, #7
    7c1a:	468d      	mov	sp, r1
    7c1c:	b589      	push	{r0, r3, r7, lr}
    7c1e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
    7c20:	f04f 0004 	mov.w	r0, #4
    7c24:	f7ff ff9c 	bl	7b60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
    7c28:	f04f 007a 	mov.w	r0, #122	; 0x7a
    7c2c:	f7ff fe4c 	bl	78c8 <NVIC_ClearPendingIRQ>
}
    7c30:	46bd      	mov	sp, r7
    7c32:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7c36:	4685      	mov	sp, r0
    7c38:	4770      	bx	lr
    7c3a:	bf00      	nop

00007c3c <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
    7c3c:	4668      	mov	r0, sp
    7c3e:	f020 0107 	bic.w	r1, r0, #7
    7c42:	468d      	mov	sp, r1
    7c44:	b589      	push	{r0, r3, r7, lr}
    7c46:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
    7c48:	f04f 0005 	mov.w	r0, #5
    7c4c:	f7ff ff88 	bl	7b60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
    7c50:	f04f 007b 	mov.w	r0, #123	; 0x7b
    7c54:	f7ff fe38 	bl	78c8 <NVIC_ClearPendingIRQ>
}
    7c58:	46bd      	mov	sp, r7
    7c5a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7c5e:	4685      	mov	sp, r0
    7c60:	4770      	bx	lr
    7c62:	bf00      	nop

00007c64 <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
    7c64:	4668      	mov	r0, sp
    7c66:	f020 0107 	bic.w	r1, r0, #7
    7c6a:	468d      	mov	sp, r1
    7c6c:	b589      	push	{r0, r3, r7, lr}
    7c6e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
    7c70:	f04f 0006 	mov.w	r0, #6
    7c74:	f7ff ff74 	bl	7b60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
    7c78:	f04f 007c 	mov.w	r0, #124	; 0x7c
    7c7c:	f7ff fe24 	bl	78c8 <NVIC_ClearPendingIRQ>
}
    7c80:	46bd      	mov	sp, r7
    7c82:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7c86:	4685      	mov	sp, r0
    7c88:	4770      	bx	lr
    7c8a:	bf00      	nop

00007c8c <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
    7c8c:	4668      	mov	r0, sp
    7c8e:	f020 0107 	bic.w	r1, r0, #7
    7c92:	468d      	mov	sp, r1
    7c94:	b589      	push	{r0, r3, r7, lr}
    7c96:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
    7c98:	f04f 0007 	mov.w	r0, #7
    7c9c:	f7ff ff60 	bl	7b60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
    7ca0:	f04f 007d 	mov.w	r0, #125	; 0x7d
    7ca4:	f7ff fe10 	bl	78c8 <NVIC_ClearPendingIRQ>
}
    7ca8:	46bd      	mov	sp, r7
    7caa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7cae:	4685      	mov	sp, r0
    7cb0:	4770      	bx	lr
    7cb2:	bf00      	nop

00007cb4 <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
    7cb4:	4668      	mov	r0, sp
    7cb6:	f020 0107 	bic.w	r1, r0, #7
    7cba:	468d      	mov	sp, r1
    7cbc:	b589      	push	{r0, r3, r7, lr}
    7cbe:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
    7cc0:	f04f 0008 	mov.w	r0, #8
    7cc4:	f7ff ff4c 	bl	7b60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
    7cc8:	f04f 007e 	mov.w	r0, #126	; 0x7e
    7ccc:	f7ff fdfc 	bl	78c8 <NVIC_ClearPendingIRQ>
}
    7cd0:	46bd      	mov	sp, r7
    7cd2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7cd6:	4685      	mov	sp, r0
    7cd8:	4770      	bx	lr
    7cda:	bf00      	nop

00007cdc <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
    7cdc:	4668      	mov	r0, sp
    7cde:	f020 0107 	bic.w	r1, r0, #7
    7ce2:	468d      	mov	sp, r1
    7ce4:	b589      	push	{r0, r3, r7, lr}
    7ce6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
    7ce8:	f04f 0009 	mov.w	r0, #9
    7cec:	f7ff ff38 	bl	7b60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
    7cf0:	f04f 007f 	mov.w	r0, #127	; 0x7f
    7cf4:	f7ff fde8 	bl	78c8 <NVIC_ClearPendingIRQ>
}
    7cf8:	46bd      	mov	sp, r7
    7cfa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7cfe:	4685      	mov	sp, r0
    7d00:	4770      	bx	lr
    7d02:	bf00      	nop

00007d04 <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
    7d04:	4668      	mov	r0, sp
    7d06:	f020 0107 	bic.w	r1, r0, #7
    7d0a:	468d      	mov	sp, r1
    7d0c:	b589      	push	{r0, r3, r7, lr}
    7d0e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
    7d10:	f04f 000a 	mov.w	r0, #10
    7d14:	f7ff ff24 	bl	7b60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
    7d18:	f04f 0080 	mov.w	r0, #128	; 0x80
    7d1c:	f7ff fdd4 	bl	78c8 <NVIC_ClearPendingIRQ>
}
    7d20:	46bd      	mov	sp, r7
    7d22:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7d26:	4685      	mov	sp, r0
    7d28:	4770      	bx	lr
    7d2a:	bf00      	nop

00007d2c <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
    7d2c:	4668      	mov	r0, sp
    7d2e:	f020 0107 	bic.w	r1, r0, #7
    7d32:	468d      	mov	sp, r1
    7d34:	b589      	push	{r0, r3, r7, lr}
    7d36:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
    7d38:	f04f 000b 	mov.w	r0, #11
    7d3c:	f7ff ff10 	bl	7b60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
    7d40:	f04f 0081 	mov.w	r0, #129	; 0x81
    7d44:	f7ff fdc0 	bl	78c8 <NVIC_ClearPendingIRQ>
}
    7d48:	46bd      	mov	sp, r7
    7d4a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7d4e:	4685      	mov	sp, r0
    7d50:	4770      	bx	lr
    7d52:	bf00      	nop

00007d54 <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
    7d54:	4668      	mov	r0, sp
    7d56:	f020 0107 	bic.w	r1, r0, #7
    7d5a:	468d      	mov	sp, r1
    7d5c:	b589      	push	{r0, r3, r7, lr}
    7d5e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
    7d60:	f04f 000c 	mov.w	r0, #12
    7d64:	f7ff fefc 	bl	7b60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
    7d68:	f04f 0082 	mov.w	r0, #130	; 0x82
    7d6c:	f7ff fdac 	bl	78c8 <NVIC_ClearPendingIRQ>
}
    7d70:	46bd      	mov	sp, r7
    7d72:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7d76:	4685      	mov	sp, r0
    7d78:	4770      	bx	lr
    7d7a:	bf00      	nop

00007d7c <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
    7d7c:	4668      	mov	r0, sp
    7d7e:	f020 0107 	bic.w	r1, r0, #7
    7d82:	468d      	mov	sp, r1
    7d84:	b589      	push	{r0, r3, r7, lr}
    7d86:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
    7d88:	f04f 000d 	mov.w	r0, #13
    7d8c:	f7ff fee8 	bl	7b60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
    7d90:	f04f 0083 	mov.w	r0, #131	; 0x83
    7d94:	f7ff fd98 	bl	78c8 <NVIC_ClearPendingIRQ>
}
    7d98:	46bd      	mov	sp, r7
    7d9a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7d9e:	4685      	mov	sp, r0
    7da0:	4770      	bx	lr
    7da2:	bf00      	nop

00007da4 <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
    7da4:	4668      	mov	r0, sp
    7da6:	f020 0107 	bic.w	r1, r0, #7
    7daa:	468d      	mov	sp, r1
    7dac:	b589      	push	{r0, r3, r7, lr}
    7dae:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
    7db0:	f04f 000e 	mov.w	r0, #14
    7db4:	f7ff fed4 	bl	7b60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
    7db8:	f04f 0084 	mov.w	r0, #132	; 0x84
    7dbc:	f7ff fd84 	bl	78c8 <NVIC_ClearPendingIRQ>
}
    7dc0:	46bd      	mov	sp, r7
    7dc2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7dc6:	4685      	mov	sp, r0
    7dc8:	4770      	bx	lr
    7dca:	bf00      	nop

00007dcc <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
    7dcc:	4668      	mov	r0, sp
    7dce:	f020 0107 	bic.w	r1, r0, #7
    7dd2:	468d      	mov	sp, r1
    7dd4:	b589      	push	{r0, r3, r7, lr}
    7dd6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
    7dd8:	f04f 000f 	mov.w	r0, #15
    7ddc:	f7ff fec0 	bl	7b60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
    7de0:	f04f 0085 	mov.w	r0, #133	; 0x85
    7de4:	f7ff fd70 	bl	78c8 <NVIC_ClearPendingIRQ>
}
    7de8:	46bd      	mov	sp, r7
    7dea:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7dee:	4685      	mov	sp, r0
    7df0:	4770      	bx	lr
    7df2:	bf00      	nop

00007df4 <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
    7df4:	4668      	mov	r0, sp
    7df6:	f020 0107 	bic.w	r1, r0, #7
    7dfa:	468d      	mov	sp, r1
    7dfc:	b589      	push	{r0, r3, r7, lr}
    7dfe:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
    7e00:	f04f 0010 	mov.w	r0, #16
    7e04:	f7ff feac 	bl	7b60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
    7e08:	f04f 0086 	mov.w	r0, #134	; 0x86
    7e0c:	f7ff fd5c 	bl	78c8 <NVIC_ClearPendingIRQ>
}
    7e10:	46bd      	mov	sp, r7
    7e12:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7e16:	4685      	mov	sp, r0
    7e18:	4770      	bx	lr
    7e1a:	bf00      	nop

00007e1c <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
    7e1c:	4668      	mov	r0, sp
    7e1e:	f020 0107 	bic.w	r1, r0, #7
    7e22:	468d      	mov	sp, r1
    7e24:	b589      	push	{r0, r3, r7, lr}
    7e26:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
    7e28:	f04f 0011 	mov.w	r0, #17
    7e2c:	f7ff fe98 	bl	7b60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
    7e30:	f04f 0087 	mov.w	r0, #135	; 0x87
    7e34:	f7ff fd48 	bl	78c8 <NVIC_ClearPendingIRQ>
}
    7e38:	46bd      	mov	sp, r7
    7e3a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7e3e:	4685      	mov	sp, r0
    7e40:	4770      	bx	lr
    7e42:	bf00      	nop

00007e44 <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
    7e44:	4668      	mov	r0, sp
    7e46:	f020 0107 	bic.w	r1, r0, #7
    7e4a:	468d      	mov	sp, r1
    7e4c:	b589      	push	{r0, r3, r7, lr}
    7e4e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
    7e50:	f04f 0012 	mov.w	r0, #18
    7e54:	f7ff fe84 	bl	7b60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
    7e58:	f04f 0088 	mov.w	r0, #136	; 0x88
    7e5c:	f7ff fd34 	bl	78c8 <NVIC_ClearPendingIRQ>
}
    7e60:	46bd      	mov	sp, r7
    7e62:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7e66:	4685      	mov	sp, r0
    7e68:	4770      	bx	lr
    7e6a:	bf00      	nop

00007e6c <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
    7e6c:	4668      	mov	r0, sp
    7e6e:	f020 0107 	bic.w	r1, r0, #7
    7e72:	468d      	mov	sp, r1
    7e74:	b589      	push	{r0, r3, r7, lr}
    7e76:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
    7e78:	f04f 0013 	mov.w	r0, #19
    7e7c:	f7ff fe70 	bl	7b60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
    7e80:	f04f 0089 	mov.w	r0, #137	; 0x89
    7e84:	f7ff fd20 	bl	78c8 <NVIC_ClearPendingIRQ>
}
    7e88:	46bd      	mov	sp, r7
    7e8a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7e8e:	4685      	mov	sp, r0
    7e90:	4770      	bx	lr
    7e92:	bf00      	nop

00007e94 <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
    7e94:	4668      	mov	r0, sp
    7e96:	f020 0107 	bic.w	r1, r0, #7
    7e9a:	468d      	mov	sp, r1
    7e9c:	b589      	push	{r0, r3, r7, lr}
    7e9e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
    7ea0:	f04f 0014 	mov.w	r0, #20
    7ea4:	f7ff fe5c 	bl	7b60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
    7ea8:	f04f 008a 	mov.w	r0, #138	; 0x8a
    7eac:	f7ff fd0c 	bl	78c8 <NVIC_ClearPendingIRQ>
}
    7eb0:	46bd      	mov	sp, r7
    7eb2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7eb6:	4685      	mov	sp, r0
    7eb8:	4770      	bx	lr
    7eba:	bf00      	nop

00007ebc <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
    7ebc:	4668      	mov	r0, sp
    7ebe:	f020 0107 	bic.w	r1, r0, #7
    7ec2:	468d      	mov	sp, r1
    7ec4:	b589      	push	{r0, r3, r7, lr}
    7ec6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
    7ec8:	f04f 0015 	mov.w	r0, #21
    7ecc:	f7ff fe48 	bl	7b60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
    7ed0:	f04f 008b 	mov.w	r0, #139	; 0x8b
    7ed4:	f7ff fcf8 	bl	78c8 <NVIC_ClearPendingIRQ>
}
    7ed8:	46bd      	mov	sp, r7
    7eda:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7ede:	4685      	mov	sp, r0
    7ee0:	4770      	bx	lr
    7ee2:	bf00      	nop

00007ee4 <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
    7ee4:	4668      	mov	r0, sp
    7ee6:	f020 0107 	bic.w	r1, r0, #7
    7eea:	468d      	mov	sp, r1
    7eec:	b589      	push	{r0, r3, r7, lr}
    7eee:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
    7ef0:	f04f 0016 	mov.w	r0, #22
    7ef4:	f7ff fe34 	bl	7b60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
    7ef8:	f04f 008c 	mov.w	r0, #140	; 0x8c
    7efc:	f7ff fce4 	bl	78c8 <NVIC_ClearPendingIRQ>
}
    7f00:	46bd      	mov	sp, r7
    7f02:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7f06:	4685      	mov	sp, r0
    7f08:	4770      	bx	lr
    7f0a:	bf00      	nop

00007f0c <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
    7f0c:	4668      	mov	r0, sp
    7f0e:	f020 0107 	bic.w	r1, r0, #7
    7f12:	468d      	mov	sp, r1
    7f14:	b589      	push	{r0, r3, r7, lr}
    7f16:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
    7f18:	f04f 0017 	mov.w	r0, #23
    7f1c:	f7ff fe20 	bl	7b60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
    7f20:	f04f 008d 	mov.w	r0, #141	; 0x8d
    7f24:	f7ff fcd0 	bl	78c8 <NVIC_ClearPendingIRQ>
}
    7f28:	46bd      	mov	sp, r7
    7f2a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7f2e:	4685      	mov	sp, r0
    7f30:	4770      	bx	lr
    7f32:	bf00      	nop

00007f34 <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
    7f34:	4668      	mov	r0, sp
    7f36:	f020 0107 	bic.w	r1, r0, #7
    7f3a:	468d      	mov	sp, r1
    7f3c:	b589      	push	{r0, r3, r7, lr}
    7f3e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
    7f40:	f04f 0018 	mov.w	r0, #24
    7f44:	f7ff fe0c 	bl	7b60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
    7f48:	f04f 008e 	mov.w	r0, #142	; 0x8e
    7f4c:	f7ff fcbc 	bl	78c8 <NVIC_ClearPendingIRQ>
}
    7f50:	46bd      	mov	sp, r7
    7f52:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7f56:	4685      	mov	sp, r0
    7f58:	4770      	bx	lr
    7f5a:	bf00      	nop

00007f5c <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
    7f5c:	4668      	mov	r0, sp
    7f5e:	f020 0107 	bic.w	r1, r0, #7
    7f62:	468d      	mov	sp, r1
    7f64:	b589      	push	{r0, r3, r7, lr}
    7f66:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
    7f68:	f04f 0019 	mov.w	r0, #25
    7f6c:	f7ff fdf8 	bl	7b60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
    7f70:	f04f 008f 	mov.w	r0, #143	; 0x8f
    7f74:	f7ff fca8 	bl	78c8 <NVIC_ClearPendingIRQ>
}
    7f78:	46bd      	mov	sp, r7
    7f7a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7f7e:	4685      	mov	sp, r0
    7f80:	4770      	bx	lr
    7f82:	bf00      	nop

00007f84 <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
    7f84:	4668      	mov	r0, sp
    7f86:	f020 0107 	bic.w	r1, r0, #7
    7f8a:	468d      	mov	sp, r1
    7f8c:	b589      	push	{r0, r3, r7, lr}
    7f8e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
    7f90:	f04f 001a 	mov.w	r0, #26
    7f94:	f7ff fde4 	bl	7b60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
    7f98:	f04f 0090 	mov.w	r0, #144	; 0x90
    7f9c:	f7ff fc94 	bl	78c8 <NVIC_ClearPendingIRQ>
}
    7fa0:	46bd      	mov	sp, r7
    7fa2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7fa6:	4685      	mov	sp, r0
    7fa8:	4770      	bx	lr
    7faa:	bf00      	nop

00007fac <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
    7fac:	4668      	mov	r0, sp
    7fae:	f020 0107 	bic.w	r1, r0, #7
    7fb2:	468d      	mov	sp, r1
    7fb4:	b589      	push	{r0, r3, r7, lr}
    7fb6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
    7fb8:	f04f 001b 	mov.w	r0, #27
    7fbc:	f7ff fdd0 	bl	7b60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
    7fc0:	f04f 0091 	mov.w	r0, #145	; 0x91
    7fc4:	f7ff fc80 	bl	78c8 <NVIC_ClearPendingIRQ>
}
    7fc8:	46bd      	mov	sp, r7
    7fca:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7fce:	4685      	mov	sp, r0
    7fd0:	4770      	bx	lr
    7fd2:	bf00      	nop

00007fd4 <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
    7fd4:	4668      	mov	r0, sp
    7fd6:	f020 0107 	bic.w	r1, r0, #7
    7fda:	468d      	mov	sp, r1
    7fdc:	b589      	push	{r0, r3, r7, lr}
    7fde:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
    7fe0:	f04f 001c 	mov.w	r0, #28
    7fe4:	f7ff fdbc 	bl	7b60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
    7fe8:	f04f 0092 	mov.w	r0, #146	; 0x92
    7fec:	f7ff fc6c 	bl	78c8 <NVIC_ClearPendingIRQ>
}
    7ff0:	46bd      	mov	sp, r7
    7ff2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7ff6:	4685      	mov	sp, r0
    7ff8:	4770      	bx	lr
    7ffa:	bf00      	nop

00007ffc <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
    7ffc:	4668      	mov	r0, sp
    7ffe:	f020 0107 	bic.w	r1, r0, #7
    8002:	468d      	mov	sp, r1
    8004:	b589      	push	{r0, r3, r7, lr}
    8006:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
    8008:	f04f 001d 	mov.w	r0, #29
    800c:	f7ff fda8 	bl	7b60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
    8010:	f04f 0093 	mov.w	r0, #147	; 0x93
    8014:	f7ff fc58 	bl	78c8 <NVIC_ClearPendingIRQ>
}
    8018:	46bd      	mov	sp, r7
    801a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    801e:	4685      	mov	sp, r0
    8020:	4770      	bx	lr
    8022:	bf00      	nop

00008024 <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
    8024:	4668      	mov	r0, sp
    8026:	f020 0107 	bic.w	r1, r0, #7
    802a:	468d      	mov	sp, r1
    802c:	b589      	push	{r0, r3, r7, lr}
    802e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
    8030:	f04f 001e 	mov.w	r0, #30
    8034:	f7ff fd94 	bl	7b60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
    8038:	f04f 0094 	mov.w	r0, #148	; 0x94
    803c:	f7ff fc44 	bl	78c8 <NVIC_ClearPendingIRQ>
}
    8040:	46bd      	mov	sp, r7
    8042:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8046:	4685      	mov	sp, r0
    8048:	4770      	bx	lr
    804a:	bf00      	nop

0000804c <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
    804c:	4668      	mov	r0, sp
    804e:	f020 0107 	bic.w	r1, r0, #7
    8052:	468d      	mov	sp, r1
    8054:	b589      	push	{r0, r3, r7, lr}
    8056:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
    8058:	f04f 001f 	mov.w	r0, #31
    805c:	f7ff fd80 	bl	7b60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
    8060:	f04f 0095 	mov.w	r0, #149	; 0x95
    8064:	f7ff fc30 	bl	78c8 <NVIC_ClearPendingIRQ>
}
    8068:	46bd      	mov	sp, r7
    806a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    806e:	4685      	mov	sp, r0
    8070:	4770      	bx	lr
    8072:	bf00      	nop

00008074 <ACE_get_sse_seq_handle>:
sse_sequence_handle_t
ACE_get_sse_seq_handle
(
    const uint8_t * p_sz_sequence_name
)
{
    8074:	b580      	push	{r7, lr}
    8076:	b084      	sub	sp, #16
    8078:	af00      	add	r7, sp, #0
    807a:	6078      	str	r0, [r7, #4]
    uint16_t seq_idx;
    sse_sequence_handle_t handle = INVALID_SSE_SEQ_HANDLE;
    807c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    8080:	817b      	strh	r3, [r7, #10]
    
    for ( seq_idx = 0u;  seq_idx < (uint32_t)ACE_NB_OF_SSE_PROCEDURES; ++seq_idx )
    8082:	f04f 0300 	mov.w	r3, #0
    8086:	813b      	strh	r3, [r7, #8]
    8088:	e02d      	b.n	80e6 <ACE_get_sse_seq_handle+0x72>
    {
        if ( g_sse_sequences_desc_table[seq_idx].p_sz_proc_name != 0 )
    808a:	8939      	ldrh	r1, [r7, #8]
    808c:	f240 0280 	movw	r2, #128	; 0x80
    8090:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8094:	460b      	mov	r3, r1
    8096:	ea4f 0383 	mov.w	r3, r3, lsl #2
    809a:	440b      	add	r3, r1
    809c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    80a0:	4413      	add	r3, r2
    80a2:	681b      	ldr	r3, [r3, #0]
    80a4:	2b00      	cmp	r3, #0
    80a6:	d01a      	beq.n	80de <ACE_get_sse_seq_handle+0x6a>
        {
            int32_t diff;
            diff = strncmp( (const char *)p_sz_sequence_name, (const char *)g_sse_sequences_desc_table[seq_idx].p_sz_proc_name, MAX_PROCEDURE_NAME_LENGTH );
    80a8:	8939      	ldrh	r1, [r7, #8]
    80aa:	f240 0280 	movw	r2, #128	; 0x80
    80ae:	f2c2 0200 	movt	r2, #8192	; 0x2000
    80b2:	460b      	mov	r3, r1
    80b4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    80b8:	440b      	add	r3, r1
    80ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
    80be:	4413      	add	r3, r2
    80c0:	681b      	ldr	r3, [r3, #0]
    80c2:	6878      	ldr	r0, [r7, #4]
    80c4:	4619      	mov	r1, r3
    80c6:	f04f 0209 	mov.w	r2, #9
    80ca:	f00c ffbd 	bl	15048 <strncmp>
    80ce:	4603      	mov	r3, r0
    80d0:	60fb      	str	r3, [r7, #12]
            if ( 0 == diff )
    80d2:	68fb      	ldr	r3, [r7, #12]
    80d4:	2b00      	cmp	r3, #0
    80d6:	d102      	bne.n	80de <ACE_get_sse_seq_handle+0x6a>
            {
                /* channel name found. */
                handle = seq_idx;
    80d8:	893b      	ldrh	r3, [r7, #8]
    80da:	817b      	strh	r3, [r7, #10]
                break;
    80dc:	e006      	b.n	80ec <ACE_get_sse_seq_handle+0x78>
)
{
    uint16_t seq_idx;
    sse_sequence_handle_t handle = INVALID_SSE_SEQ_HANDLE;
    
    for ( seq_idx = 0u;  seq_idx < (uint32_t)ACE_NB_OF_SSE_PROCEDURES; ++seq_idx )
    80de:	893b      	ldrh	r3, [r7, #8]
    80e0:	f103 0301 	add.w	r3, r3, #1
    80e4:	813b      	strh	r3, [r7, #8]
    80e6:	893b      	ldrh	r3, [r7, #8]
    80e8:	2b01      	cmp	r3, #1
    80ea:	d9ce      	bls.n	808a <ACE_get_sse_seq_handle+0x16>
                handle = seq_idx;
                break;
            }
        }
    }
    return handle;
    80ec:	897b      	ldrh	r3, [r7, #10]
}
    80ee:	4618      	mov	r0, r3
    80f0:	f107 0710 	add.w	r7, r7, #16
    80f4:	46bd      	mov	sp, r7
    80f6:	bd80      	pop	{r7, pc}

000080f8 <ACE_load_sse>:
 */
void ACE_load_sse
(
    sse_sequence_handle_t  sequence
)
{
    80f8:	b480      	push	{r7}
    80fa:	b085      	sub	sp, #20
    80fc:	af00      	add	r7, sp, #0
    80fe:	4603      	mov	r3, r0
    8100:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES );
    8102:	88fb      	ldrh	r3, [r7, #6]
    8104:	2b01      	cmp	r3, #1
    8106:	d900      	bls.n	810a <ACE_load_sse+0x12>
    8108:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    810a:	88fb      	ldrh	r3, [r7, #6]
    810c:	2b01      	cmp	r3, #1
    810e:	f200 8085 	bhi.w	821c <ACE_load_sse+0x124>
    {
        uint16_t i;
        uint16_t offset;
        const uint16_t * p_ucode;
        
        ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    8112:	88f9      	ldrh	r1, [r7, #6]
    8114:	f240 0280 	movw	r2, #128	; 0x80
    8118:	f2c2 0200 	movt	r2, #8192	; 0x2000
    811c:	460b      	mov	r3, r1
    811e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8122:	440b      	add	r3, r1
    8124:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8128:	4413      	add	r3, r2
    812a:	f103 0310 	add.w	r3, r3, #16
    812e:	781b      	ldrb	r3, [r3, #0]
    8130:	2b02      	cmp	r3, #2
    8132:	d900      	bls.n	8136 <ACE_load_sse+0x3e>
    8134:	be00      	bkpt	0x0000
        
        if ( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS )
    8136:	88f9      	ldrh	r1, [r7, #6]
    8138:	f240 0280 	movw	r2, #128	; 0x80
    813c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8140:	460b      	mov	r3, r1
    8142:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8146:	440b      	add	r3, r1
    8148:	ea4f 0383 	mov.w	r3, r3, lsl #2
    814c:	4413      	add	r3, r2
    814e:	f103 0310 	add.w	r3, r3, #16
    8152:	781b      	ldrb	r3, [r3, #0]
    8154:	2b02      	cmp	r3, #2
    8156:	d861      	bhi.n	821c <ACE_load_sse+0x124>
        {
            /* Stop relevant program counter. */
            *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_STOP;
    8158:	88f9      	ldrh	r1, [r7, #6]
    815a:	f240 0280 	movw	r2, #128	; 0x80
    815e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8162:	460b      	mov	r3, r1
    8164:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8168:	440b      	add	r3, r1
    816a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    816e:	4413      	add	r3, r2
    8170:	f103 0310 	add.w	r3, r3, #16
    8174:	781b      	ldrb	r3, [r3, #0]
    8176:	461a      	mov	r2, r3
    8178:	f24b 23e8 	movw	r3, #45800	; 0xb2e8
    817c:	f2c0 0301 	movt	r3, #1
    8180:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8184:	f04f 0200 	mov.w	r2, #0
    8188:	601a      	str	r2, [r3, #0]
            
            /* Load microcode into SEE RAM.*/
            p_ucode = g_sse_sequences_desc_table[sequence].sse_ucode;
    818a:	88f9      	ldrh	r1, [r7, #6]
    818c:	f240 0280 	movw	r2, #128	; 0x80
    8190:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8194:	460b      	mov	r3, r1
    8196:	ea4f 0383 	mov.w	r3, r3, lsl #2
    819a:	440b      	add	r3, r1
    819c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    81a0:	4413      	add	r3, r2
    81a2:	f103 030c 	add.w	r3, r3, #12
    81a6:	681b      	ldr	r3, [r3, #0]
    81a8:	60fb      	str	r3, [r7, #12]
            offset = g_sse_sequences_desc_table[sequence].sse_load_offset;
    81aa:	88f9      	ldrh	r1, [r7, #6]
    81ac:	f240 0280 	movw	r2, #128	; 0x80
    81b0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    81b4:	460b      	mov	r3, r1
    81b6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    81ba:	440b      	add	r3, r1
    81bc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    81c0:	4413      	add	r3, r2
    81c2:	88db      	ldrh	r3, [r3, #6]
    81c4:	817b      	strh	r3, [r7, #10]
            
            for ( i = 0u; i < g_sse_sequences_desc_table[sequence].sse_ucode_length; ++i )
    81c6:	f04f 0300 	mov.w	r3, #0
    81ca:	813b      	strh	r3, [r7, #8]
    81cc:	e014      	b.n	81f8 <ACE_load_sse+0x100>
            {
                ACE->SSE_RAM_DATA[offset + i] = (uint32_t)*p_ucode;
    81ce:	f240 0300 	movw	r3, #0
    81d2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    81d6:	8979      	ldrh	r1, [r7, #10]
    81d8:	893a      	ldrh	r2, [r7, #8]
    81da:	440a      	add	r2, r1
    81dc:	68f9      	ldr	r1, [r7, #12]
    81de:	8809      	ldrh	r1, [r1, #0]
    81e0:	f502 7200 	add.w	r2, r2, #512	; 0x200
    81e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                ++p_ucode;
    81e8:	68fb      	ldr	r3, [r7, #12]
    81ea:	f103 0302 	add.w	r3, r3, #2
    81ee:	60fb      	str	r3, [r7, #12]
            
            /* Load microcode into SEE RAM.*/
            p_ucode = g_sse_sequences_desc_table[sequence].sse_ucode;
            offset = g_sse_sequences_desc_table[sequence].sse_load_offset;
            
            for ( i = 0u; i < g_sse_sequences_desc_table[sequence].sse_ucode_length; ++i )
    81f0:	893b      	ldrh	r3, [r7, #8]
    81f2:	f103 0301 	add.w	r3, r3, #1
    81f6:	813b      	strh	r3, [r7, #8]
    81f8:	88f9      	ldrh	r1, [r7, #6]
    81fa:	f240 0280 	movw	r2, #128	; 0x80
    81fe:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8202:	460b      	mov	r3, r1
    8204:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8208:	440b      	add	r3, r1
    820a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    820e:	4413      	add	r3, r2
    8210:	f103 0308 	add.w	r3, r3, #8
    8214:	881b      	ldrh	r3, [r3, #0]
    8216:	893a      	ldrh	r2, [r7, #8]
    8218:	429a      	cmp	r2, r3
    821a:	d3d8      	bcc.n	81ce <ACE_load_sse+0xd6>
                ACE->SSE_RAM_DATA[offset + i] = (uint32_t)*p_ucode;
                ++p_ucode;
            }
        }
    }
}
    821c:	f107 0714 	add.w	r7, r7, #20
    8220:	46bd      	mov	sp, r7
    8222:	bc80      	pop	{r7}
    8224:	4770      	bx	lr
    8226:	bf00      	nop

00008228 <ACE_start_sse>:
 */
void ACE_start_sse
(
    sse_sequence_handle_t  sequence
)
{
    8228:	b480      	push	{r7}
    822a:	b085      	sub	sp, #20
    822c:	af00      	add	r7, sp, #0
    822e:	4603      	mov	r3, r0
    8230:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES );
    8232:	88fb      	ldrh	r3, [r7, #6]
    8234:	2b01      	cmp	r3, #1
    8236:	d900      	bls.n	823a <ACE_start_sse+0x12>
    8238:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    823a:	88fb      	ldrh	r3, [r7, #6]
    823c:	2b01      	cmp	r3, #1
    823e:	f200 808d 	bhi.w	835c <ACE_start_sse+0x134>
    {
        uint16_t pc;
        
        ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    8242:	88f9      	ldrh	r1, [r7, #6]
    8244:	f240 0280 	movw	r2, #128	; 0x80
    8248:	f2c2 0200 	movt	r2, #8192	; 0x2000
    824c:	460b      	mov	r3, r1
    824e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8252:	440b      	add	r3, r1
    8254:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8258:	4413      	add	r3, r2
    825a:	f103 0310 	add.w	r3, r3, #16
    825e:	781b      	ldrb	r3, [r3, #0]
    8260:	2b02      	cmp	r3, #2
    8262:	d900      	bls.n	8266 <ACE_start_sse+0x3e>
    8264:	be00      	bkpt	0x0000
        ASSERT( g_sse_sequences_desc_table[sequence].sse_load_offset < SEE_RAM_WORD_SIZE );
    8266:	88f9      	ldrh	r1, [r7, #6]
    8268:	f240 0280 	movw	r2, #128	; 0x80
    826c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8270:	460b      	mov	r3, r1
    8272:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8276:	440b      	add	r3, r1
    8278:	ea4f 0383 	mov.w	r3, r3, lsl #2
    827c:	4413      	add	r3, r2
    827e:	88da      	ldrh	r2, [r3, #6]
    8280:	f240 13ff 	movw	r3, #511	; 0x1ff
    8284:	429a      	cmp	r2, r3
    8286:	d900      	bls.n	828a <ACE_start_sse+0x62>
    8288:	be00      	bkpt	0x0000
    
        pc = g_sse_sequences_desc_table[sequence].sse_load_offset;
    828a:	88f9      	ldrh	r1, [r7, #6]
    828c:	f240 0280 	movw	r2, #128	; 0x80
    8290:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8294:	460b      	mov	r3, r1
    8296:	ea4f 0383 	mov.w	r3, r3, lsl #2
    829a:	440b      	add	r3, r1
    829c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    82a0:	4413      	add	r3, r2
    82a2:	88db      	ldrh	r3, [r3, #6]
    82a4:	81fb      	strh	r3, [r7, #14]
        
        if ( pc < 256u )
    82a6:	89fb      	ldrh	r3, [r7, #14]
    82a8:	2bff      	cmp	r3, #255	; 0xff
    82aa:	d818      	bhi.n	82de <ACE_start_sse+0xb6>
        {
            *sse_pc_lo_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc;
    82ac:	88f9      	ldrh	r1, [r7, #6]
    82ae:	f240 0280 	movw	r2, #128	; 0x80
    82b2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    82b6:	460b      	mov	r3, r1
    82b8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    82bc:	440b      	add	r3, r1
    82be:	ea4f 0383 	mov.w	r3, r3, lsl #2
    82c2:	4413      	add	r3, r2
    82c4:	f103 0310 	add.w	r3, r3, #16
    82c8:	781b      	ldrb	r3, [r3, #0]
    82ca:	461a      	mov	r2, r3
    82cc:	f24b 23f4 	movw	r3, #45812	; 0xb2f4
    82d0:	f2c0 0301 	movt	r3, #1
    82d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    82d8:	89fa      	ldrh	r2, [r7, #14]
    82da:	601a      	str	r2, [r3, #0]
    82dc:	e019      	b.n	8312 <ACE_start_sse+0xea>
        }
        else
        {
            *sse_pc_hi_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc - 256;
    82de:	88f9      	ldrh	r1, [r7, #6]
    82e0:	f240 0280 	movw	r2, #128	; 0x80
    82e4:	f2c2 0200 	movt	r2, #8192	; 0x2000
    82e8:	460b      	mov	r3, r1
    82ea:	ea4f 0383 	mov.w	r3, r3, lsl #2
    82ee:	440b      	add	r3, r1
    82f0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    82f4:	4413      	add	r3, r2
    82f6:	f103 0310 	add.w	r3, r3, #16
    82fa:	781b      	ldrb	r3, [r3, #0]
    82fc:	461a      	mov	r2, r3
    82fe:	f24b 3300 	movw	r3, #45824	; 0xb300
    8302:	f2c0 0301 	movt	r3, #1
    8306:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    830a:	89fa      	ldrh	r2, [r7, #14]
    830c:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
    8310:	601a      	str	r2, [r3, #0]
        }
        
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    8312:	88f9      	ldrh	r1, [r7, #6]
    8314:	f240 0280 	movw	r2, #128	; 0x80
    8318:	f2c2 0200 	movt	r2, #8192	; 0x2000
    831c:	460b      	mov	r3, r1
    831e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8322:	440b      	add	r3, r1
    8324:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8328:	4413      	add	r3, r2
    832a:	f103 0310 	add.w	r3, r3, #16
    832e:	781b      	ldrb	r3, [r3, #0]
    8330:	461a      	mov	r2, r3
    8332:	f24b 23e8 	movw	r3, #45800	; 0xb2e8
    8336:	f2c0 0301 	movt	r3, #1
    833a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    833e:	f04f 0201 	mov.w	r2, #1
    8342:	601a      	str	r2, [r3, #0]
        
        /* Enable Sample Sequencing Engine in case it was not done as part of
         * system boot. */
        ACE->SSE_TS_CTRL |= TS_ENABLE_MASK;
    8344:	f240 0300 	movw	r3, #0
    8348:	f2c4 0302 	movt	r3, #16386	; 0x4002
    834c:	f240 0200 	movw	r2, #0
    8350:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8354:	6852      	ldr	r2, [r2, #4]
    8356:	f042 0201 	orr.w	r2, r2, #1
    835a:	605a      	str	r2, [r3, #4]
    }
}
    835c:	f107 0714 	add.w	r7, r7, #20
    8360:	46bd      	mov	sp, r7
    8362:	bc80      	pop	{r7}
    8364:	4770      	bx	lr
    8366:	bf00      	nop

00008368 <ACE_restart_sse>:
 */
void ACE_restart_sse
(
    sse_sequence_handle_t  sequence
)
{
    8368:	b480      	push	{r7}
    836a:	b085      	sub	sp, #20
    836c:	af00      	add	r7, sp, #0
    836e:	4603      	mov	r3, r0
    8370:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    8372:	88fb      	ldrh	r3, [r7, #6]
    8374:	2b01      	cmp	r3, #1
    8376:	d900      	bls.n	837a <ACE_restart_sse+0x12>
    8378:	be00      	bkpt	0x0000
    ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    837a:	88f9      	ldrh	r1, [r7, #6]
    837c:	f240 0280 	movw	r2, #128	; 0x80
    8380:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8384:	460b      	mov	r3, r1
    8386:	ea4f 0383 	mov.w	r3, r3, lsl #2
    838a:	440b      	add	r3, r1
    838c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8390:	4413      	add	r3, r2
    8392:	f103 0310 	add.w	r3, r3, #16
    8396:	781b      	ldrb	r3, [r3, #0]
    8398:	2b02      	cmp	r3, #2
    839a:	d900      	bls.n	839e <ACE_restart_sse+0x36>
    839c:	be00      	bkpt	0x0000
    ASSERT( g_sse_sequences_desc_table[sequence].sse_load_offset < SEE_RAM_WORD_SIZE );
    839e:	88f9      	ldrh	r1, [r7, #6]
    83a0:	f240 0280 	movw	r2, #128	; 0x80
    83a4:	f2c2 0200 	movt	r2, #8192	; 0x2000
    83a8:	460b      	mov	r3, r1
    83aa:	ea4f 0383 	mov.w	r3, r3, lsl #2
    83ae:	440b      	add	r3, r1
    83b0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    83b4:	4413      	add	r3, r2
    83b6:	88da      	ldrh	r2, [r3, #6]
    83b8:	f240 13ff 	movw	r3, #511	; 0x1ff
    83bc:	429a      	cmp	r2, r3
    83be:	d900      	bls.n	83c2 <ACE_restart_sse+0x5a>
    83c0:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    83c2:	88fb      	ldrh	r3, [r7, #6]
    83c4:	2b01      	cmp	r3, #1
    83c6:	d85c      	bhi.n	8482 <ACE_restart_sse+0x11a>
    {
        uint16_t pc;
        
        pc = g_sse_sequences_desc_table[sequence].sse_loop_pc;
    83c8:	88f9      	ldrh	r1, [r7, #6]
    83ca:	f240 0280 	movw	r2, #128	; 0x80
    83ce:	f2c2 0200 	movt	r2, #8192	; 0x2000
    83d2:	460b      	mov	r3, r1
    83d4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    83d8:	440b      	add	r3, r1
    83da:	ea4f 0383 	mov.w	r3, r3, lsl #2
    83de:	4413      	add	r3, r2
    83e0:	889b      	ldrh	r3, [r3, #4]
    83e2:	81fb      	strh	r3, [r7, #14]
        
        if ( pc < 256u )
    83e4:	89fb      	ldrh	r3, [r7, #14]
    83e6:	2bff      	cmp	r3, #255	; 0xff
    83e8:	d818      	bhi.n	841c <ACE_restart_sse+0xb4>
        {
            *sse_pc_lo_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc;
    83ea:	88f9      	ldrh	r1, [r7, #6]
    83ec:	f240 0280 	movw	r2, #128	; 0x80
    83f0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    83f4:	460b      	mov	r3, r1
    83f6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    83fa:	440b      	add	r3, r1
    83fc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8400:	4413      	add	r3, r2
    8402:	f103 0310 	add.w	r3, r3, #16
    8406:	781b      	ldrb	r3, [r3, #0]
    8408:	461a      	mov	r2, r3
    840a:	f24b 23f4 	movw	r3, #45812	; 0xb2f4
    840e:	f2c0 0301 	movt	r3, #1
    8412:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8416:	89fa      	ldrh	r2, [r7, #14]
    8418:	601a      	str	r2, [r3, #0]
    841a:	e019      	b.n	8450 <ACE_restart_sse+0xe8>
        }
        else
        {
            *sse_pc_hi_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc - 256;
    841c:	88f9      	ldrh	r1, [r7, #6]
    841e:	f240 0280 	movw	r2, #128	; 0x80
    8422:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8426:	460b      	mov	r3, r1
    8428:	ea4f 0383 	mov.w	r3, r3, lsl #2
    842c:	440b      	add	r3, r1
    842e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8432:	4413      	add	r3, r2
    8434:	f103 0310 	add.w	r3, r3, #16
    8438:	781b      	ldrb	r3, [r3, #0]
    843a:	461a      	mov	r2, r3
    843c:	f24b 3300 	movw	r3, #45824	; 0xb300
    8440:	f2c0 0301 	movt	r3, #1
    8444:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8448:	89fa      	ldrh	r2, [r7, #14]
    844a:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
    844e:	601a      	str	r2, [r3, #0]
        }
        
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    8450:	88f9      	ldrh	r1, [r7, #6]
    8452:	f240 0280 	movw	r2, #128	; 0x80
    8456:	f2c2 0200 	movt	r2, #8192	; 0x2000
    845a:	460b      	mov	r3, r1
    845c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8460:	440b      	add	r3, r1
    8462:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8466:	4413      	add	r3, r2
    8468:	f103 0310 	add.w	r3, r3, #16
    846c:	781b      	ldrb	r3, [r3, #0]
    846e:	461a      	mov	r2, r3
    8470:	f24b 23e8 	movw	r3, #45800	; 0xb2e8
    8474:	f2c0 0301 	movt	r3, #1
    8478:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    847c:	f04f 0201 	mov.w	r2, #1
    8480:	601a      	str	r2, [r3, #0]
    }
}
    8482:	f107 0714 	add.w	r7, r7, #20
    8486:	46bd      	mov	sp, r7
    8488:	bc80      	pop	{r7}
    848a:	4770      	bx	lr

0000848c <ACE_stop_sse>:
 */
void ACE_stop_sse
(
    sse_sequence_handle_t  sequence
)
{
    848c:	b480      	push	{r7}
    848e:	b083      	sub	sp, #12
    8490:	af00      	add	r7, sp, #0
    8492:	4603      	mov	r3, r0
    8494:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    8496:	88fb      	ldrh	r3, [r7, #6]
    8498:	2b01      	cmp	r3, #1
    849a:	d900      	bls.n	849e <ACE_stop_sse+0x12>
    849c:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    849e:	88fb      	ldrh	r3, [r7, #6]
    84a0:	2b01      	cmp	r3, #1
    84a2:	d818      	bhi.n	84d6 <ACE_stop_sse+0x4a>
    {
        /* Stop relevant program counter. */
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_STOP;
    84a4:	88f9      	ldrh	r1, [r7, #6]
    84a6:	f240 0280 	movw	r2, #128	; 0x80
    84aa:	f2c2 0200 	movt	r2, #8192	; 0x2000
    84ae:	460b      	mov	r3, r1
    84b0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    84b4:	440b      	add	r3, r1
    84b6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    84ba:	4413      	add	r3, r2
    84bc:	f103 0310 	add.w	r3, r3, #16
    84c0:	781b      	ldrb	r3, [r3, #0]
    84c2:	461a      	mov	r2, r3
    84c4:	f24b 23e8 	movw	r3, #45800	; 0xb2e8
    84c8:	f2c0 0301 	movt	r3, #1
    84cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    84d0:	f04f 0200 	mov.w	r2, #0
    84d4:	601a      	str	r2, [r3, #0]
    }
}
    84d6:	f107 070c 	add.w	r7, r7, #12
    84da:	46bd      	mov	sp, r7
    84dc:	bc80      	pop	{r7}
    84de:	4770      	bx	lr

000084e0 <ACE_resume_sse>:
 */
void ACE_resume_sse
(
    sse_sequence_handle_t  sequence
)
{
    84e0:	b480      	push	{r7}
    84e2:	b083      	sub	sp, #12
    84e4:	af00      	add	r7, sp, #0
    84e6:	4603      	mov	r3, r0
    84e8:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    84ea:	88fb      	ldrh	r3, [r7, #6]
    84ec:	2b01      	cmp	r3, #1
    84ee:	d900      	bls.n	84f2 <ACE_resume_sse+0x12>
    84f0:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    84f2:	88fb      	ldrh	r3, [r7, #6]
    84f4:	2b01      	cmp	r3, #1
    84f6:	d818      	bhi.n	852a <ACE_resume_sse+0x4a>
    {
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    84f8:	88f9      	ldrh	r1, [r7, #6]
    84fa:	f240 0280 	movw	r2, #128	; 0x80
    84fe:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8502:	460b      	mov	r3, r1
    8504:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8508:	440b      	add	r3, r1
    850a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    850e:	4413      	add	r3, r2
    8510:	f103 0310 	add.w	r3, r3, #16
    8514:	781b      	ldrb	r3, [r3, #0]
    8516:	461a      	mov	r2, r3
    8518:	f24b 23e8 	movw	r3, #45800	; 0xb2e8
    851c:	f2c0 0301 	movt	r3, #1
    8520:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8524:	f04f 0201 	mov.w	r2, #1
    8528:	601a      	str	r2, [r3, #0]
    }
}
    852a:	f107 070c 	add.w	r7, r7, #12
    852e:	46bd      	mov	sp, r7
    8530:	bc80      	pop	{r7}
    8532:	4770      	bx	lr

00008534 <ACE_enable_sse_irq>:
 */
void ACE_enable_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    8534:	b480      	push	{r7}
    8536:	b083      	sub	sp, #12
    8538:	af00      	add	r7, sp, #0
    853a:	4603      	mov	r3, r0
    853c:	71fb      	strb	r3, [r7, #7]
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    853e:	79fb      	ldrb	r3, [r7, #7]
    8540:	2b14      	cmp	r3, #20
    8542:	d900      	bls.n	8546 <ACE_enable_sse_irq+0x12>
    8544:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_EN |= 1uL << (uint32_t)sse_irq_id;
    8546:	f240 0300 	movw	r3, #0
    854a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    854e:	f240 0200 	movw	r2, #0
    8552:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8556:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    855a:	6811      	ldr	r1, [r2, #0]
    855c:	79fa      	ldrb	r2, [r7, #7]
    855e:	f04f 0001 	mov.w	r0, #1
    8562:	fa00 f202 	lsl.w	r2, r0, r2
    8566:	ea41 0202 	orr.w	r2, r1, r2
    856a:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    856e:	601a      	str	r2, [r3, #0]
}
    8570:	f107 070c 	add.w	r7, r7, #12
    8574:	46bd      	mov	sp, r7
    8576:	bc80      	pop	{r7}
    8578:	4770      	bx	lr
    857a:	bf00      	nop

0000857c <ACE_disable_sse_irq>:
 */
void ACE_disable_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    857c:	b480      	push	{r7}
    857e:	b085      	sub	sp, #20
    8580:	af00      	add	r7, sp, #0
    8582:	4603      	mov	r3, r0
    8584:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    8586:	79fb      	ldrb	r3, [r7, #7]
    8588:	2b14      	cmp	r3, #20
    858a:	d900      	bls.n	858e <ACE_disable_sse_irq+0x12>
    858c:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_EN &= (uint32_t)~(1uL << (uint32_t)sse_irq_id);
    858e:	f240 0300 	movw	r3, #0
    8592:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8596:	f240 0200 	movw	r2, #0
    859a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    859e:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    85a2:	6811      	ldr	r1, [r2, #0]
    85a4:	79fa      	ldrb	r2, [r7, #7]
    85a6:	f04f 0001 	mov.w	r0, #1
    85aa:	fa00 f202 	lsl.w	r2, r0, r2
    85ae:	ea6f 0202 	mvn.w	r2, r2
    85b2:	ea01 0202 	and.w	r2, r1, r2
    85b6:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    85ba:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the SSE_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->SSE_IRQ_EN;
    85bc:	f240 0300 	movw	r3, #0
    85c0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    85c4:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    85c8:	681b      	ldr	r3, [r3, #0]
    85ca:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    85cc:	68fb      	ldr	r3, [r7, #12]
    85ce:	f103 0301 	add.w	r3, r3, #1
    85d2:	60fb      	str	r3, [r7, #12]
}
    85d4:	f107 0714 	add.w	r7, r7, #20
    85d8:	46bd      	mov	sp, r7
    85da:	bc80      	pop	{r7}
    85dc:	4770      	bx	lr
    85de:	bf00      	nop

000085e0 <ACE_clear_sse_irq>:
 */
void ACE_clear_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    85e0:	b480      	push	{r7}
    85e2:	b085      	sub	sp, #20
    85e4:	af00      	add	r7, sp, #0
    85e6:	4603      	mov	r3, r0
    85e8:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    85ea:	79fb      	ldrb	r3, [r7, #7]
    85ec:	2b14      	cmp	r3, #20
    85ee:	d900      	bls.n	85f2 <ACE_clear_sse_irq+0x12>
    85f0:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_CLR |= 1uL << (uint32_t)sse_irq_id;
    85f2:	f240 0300 	movw	r3, #0
    85f6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    85fa:	f240 0200 	movw	r2, #0
    85fe:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8602:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    8606:	f102 0208 	add.w	r2, r2, #8
    860a:	6811      	ldr	r1, [r2, #0]
    860c:	79fa      	ldrb	r2, [r7, #7]
    860e:	f04f 0001 	mov.w	r0, #1
    8612:	fa00 f202 	lsl.w	r2, r0, r2
    8616:	ea41 0202 	orr.w	r2, r1, r2
    861a:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    861e:	f103 0308 	add.w	r3, r3, #8
    8622:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the SSE_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->SSE_IRQ_CLR;
    8624:	f240 0300 	movw	r3, #0
    8628:	f2c4 0302 	movt	r3, #16386	; 0x4002
    862c:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    8630:	f103 0308 	add.w	r3, r3, #8
    8634:	681b      	ldr	r3, [r3, #0]
    8636:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    8638:	68fb      	ldr	r3, [r7, #12]
    863a:	f103 0301 	add.w	r3, r3, #1
    863e:	60fb      	str	r3, [r7, #12]
}
    8640:	f107 0714 	add.w	r7, r7, #20
    8644:	46bd      	mov	sp, r7
    8646:	bc80      	pop	{r7}
    8648:	4770      	bx	lr
    864a:	bf00      	nop

0000864c <ACE_clear_sample_pipeline>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ACE_clear_sample_pipeline(void)
{
    864c:	b480      	push	{r7}
    864e:	b083      	sub	sp, #12
    8650:	af00      	add	r7, sp, #0
    uint32_t saved_sse_ctrl;
    uint32_t saved_ppe_ctrl;
    
    /* Pause the Sample Sequencing Engine. */
    saved_sse_ctrl = ACE->SSE_TS_CTRL;
    8652:	f240 0300 	movw	r3, #0
    8656:	f2c4 0302 	movt	r3, #16386	; 0x4002
    865a:	685b      	ldr	r3, [r3, #4]
    865c:	603b      	str	r3, [r7, #0]
    ACE->SSE_TS_CTRL = ACE->SSE_TS_CTRL & ~((uint32_t)TS_ENABLE_MASK);
    865e:	f240 0300 	movw	r3, #0
    8662:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8666:	f240 0200 	movw	r2, #0
    866a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    866e:	6852      	ldr	r2, [r2, #4]
    8670:	f022 0201 	bic.w	r2, r2, #1
    8674:	605a      	str	r2, [r3, #4]
    
    /* Pause the Post Processing Engine. */
    saved_ppe_ctrl = ACE->PPE_CTRL;
    8676:	f240 0300 	movw	r3, #0
    867a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    867e:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    8682:	f103 0304 	add.w	r3, r3, #4
    8686:	681b      	ldr	r3, [r3, #0]
    8688:	607b      	str	r3, [r7, #4]
    ACE->PPE_CTRL = ACE->PPE_CTRL & ~((uint32_t)PPE_ENABLE_MASK);
    868a:	f240 0300 	movw	r3, #0
    868e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8692:	f240 0200 	movw	r2, #0
    8696:	f2c4 0202 	movt	r2, #16386	; 0x4002
    869a:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
    869e:	f102 0204 	add.w	r2, r2, #4
    86a2:	6812      	ldr	r2, [r2, #0]
    86a4:	f022 0201 	bic.w	r2, r2, #1
    86a8:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    86ac:	f103 0304 	add.w	r3, r3, #4
    86b0:	601a      	str	r2, [r3, #0]
    
    /* Reset the ADCs */
    ACE->ADC0_MISC_CTRL |= ADC_RESET_MASK;
    86b2:	f240 0300 	movw	r3, #0
    86b6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    86ba:	f240 0200 	movw	r2, #0
    86be:	f2c4 0202 	movt	r2, #16386	; 0x4002
    86c2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
    86c4:	f042 0210 	orr.w	r2, r2, #16
    86c8:	65da      	str	r2, [r3, #92]	; 0x5c
    ACE->ADC1_MISC_CTRL |= ADC_RESET_MASK;
    86ca:	f240 0300 	movw	r3, #0
    86ce:	f2c4 0302 	movt	r3, #16386	; 0x4002
    86d2:	f240 0200 	movw	r2, #0
    86d6:	f2c4 0202 	movt	r2, #16386	; 0x4002
    86da:	f8d2 209c 	ldr.w	r2, [r2, #156]	; 0x9c
    86de:	f042 0210 	orr.w	r2, r2, #16
    86e2:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    ACE->ADC2_MISC_CTRL |= ADC_RESET_MASK;
    86e6:	f240 0300 	movw	r3, #0
    86ea:	f2c4 0302 	movt	r3, #16386	; 0x4002
    86ee:	f240 0200 	movw	r2, #0
    86f2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    86f6:	f8d2 20dc 	ldr.w	r2, [r2, #220]	; 0xdc
    86fa:	f042 0210 	orr.w	r2, r2, #16
    86fe:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    
    /* Clear ADC FIFOs */
    ACE->ADC0_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    8702:	f240 0300 	movw	r3, #0
    8706:	f2c4 0302 	movt	r3, #16386	; 0x4002
    870a:	f240 0200 	movw	r2, #0
    870e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8712:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    8716:	f102 0210 	add.w	r2, r2, #16
    871a:	6812      	ldr	r2, [r2, #0]
    871c:	f042 0204 	orr.w	r2, r2, #4
    8720:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    8724:	f103 0310 	add.w	r3, r3, #16
    8728:	601a      	str	r2, [r3, #0]
    ACE->ADC1_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    872a:	f240 0300 	movw	r3, #0
    872e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8732:	f240 0200 	movw	r2, #0
    8736:	f2c4 0202 	movt	r2, #16386	; 0x4002
    873a:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    873e:	f102 021c 	add.w	r2, r2, #28
    8742:	6812      	ldr	r2, [r2, #0]
    8744:	f042 0204 	orr.w	r2, r2, #4
    8748:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    874c:	f103 031c 	add.w	r3, r3, #28
    8750:	601a      	str	r2, [r3, #0]
    ACE->ADC2_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    8752:	f240 0300 	movw	r3, #0
    8756:	f2c4 0302 	movt	r3, #16386	; 0x4002
    875a:	f240 0200 	movw	r2, #0
    875e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8762:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    8766:	f102 0228 	add.w	r2, r2, #40	; 0x28
    876a:	6812      	ldr	r2, [r2, #0]
    876c:	f042 0204 	orr.w	r2, r2, #4
    8770:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    8774:	f103 0328 	add.w	r3, r3, #40	; 0x28
    8778:	601a      	str	r2, [r3, #0]
    
    /* clear DMA FIFOs */
    ACE->PPE_PDMA_CTRL |= PDMA_DATAOUT_CLR_MASK;
    877a:	f240 0300 	movw	r3, #0
    877e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8782:	f240 0200 	movw	r2, #0
    8786:	f2c4 0202 	movt	r2, #16386	; 0x4002
    878a:	f502 5298 	add.w	r2, r2, #4864	; 0x1300
    878e:	6812      	ldr	r2, [r2, #0]
    8790:	f042 0204 	orr.w	r2, r2, #4
    8794:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
    8798:	601a      	str	r2, [r3, #0]
    
    /* Unpause the Post Processing Engine. */
    ACE->PPE_CTRL = saved_ppe_ctrl;
    879a:	f240 0300 	movw	r3, #0
    879e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    87a2:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    87a6:	f103 0304 	add.w	r3, r3, #4
    87aa:	687a      	ldr	r2, [r7, #4]
    87ac:	601a      	str	r2, [r3, #0]
    
    /* Unpause the Sample Sequencing Engine. */
    ACE->SSE_TS_CTRL = saved_sse_ctrl;
    87ae:	f240 0300 	movw	r3, #0
    87b2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    87b6:	683a      	ldr	r2, [r7, #0]
    87b8:	605a      	str	r2, [r3, #4]
}
    87ba:	f107 070c 	add.w	r7, r7, #12
    87be:	46bd      	mov	sp, r7
    87c0:	bc80      	pop	{r7}
    87c2:	4770      	bx	lr

000087c4 <ACE_get_default_m_factor>:
 */
int16_t ACE_get_default_m_factor
(
    ace_channel_handle_t channel_handle
)
{
    87c4:	b480      	push	{r7}
    87c6:	b083      	sub	sp, #12
    87c8:	af00      	add	r7, sp, #0
    87ca:	4603      	mov	r3, r0
    87cc:	71fb      	strb	r3, [r7, #7]
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    87ce:	79fb      	ldrb	r3, [r7, #7]
    87d0:	2b02      	cmp	r3, #2
    87d2:	d900      	bls.n	87d6 <ACE_get_default_m_factor+0x12>
    87d4:	be00      	bkpt	0x0000
    
    return g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    87d6:	79fa      	ldrb	r2, [r7, #7]
    87d8:	f64a 33a4 	movw	r3, #43940	; 0xaba4
    87dc:	f2c0 0301 	movt	r3, #1
    87e0:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
    87e4:	b21b      	sxth	r3, r3
}
    87e6:	4618      	mov	r0, r3
    87e8:	f107 070c 	add.w	r7, r7, #12
    87ec:	46bd      	mov	sp, r7
    87ee:	bc80      	pop	{r7}
    87f0:	4770      	bx	lr
    87f2:	bf00      	nop

000087f4 <ACE_get_default_c_offset>:
 */
int16_t ACE_get_default_c_offset
(
    ace_channel_handle_t channel_handle
)
{
    87f4:	b480      	push	{r7}
    87f6:	b083      	sub	sp, #12
    87f8:	af00      	add	r7, sp, #0
    87fa:	4603      	mov	r3, r0
    87fc:	71fb      	strb	r3, [r7, #7]
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    87fe:	79fb      	ldrb	r3, [r7, #7]
    8800:	2b02      	cmp	r3, #2
    8802:	d900      	bls.n	8806 <ACE_get_default_c_offset+0x12>
    8804:	be00      	bkpt	0x0000
    
    return g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    8806:	79fb      	ldrb	r3, [r7, #7]
    8808:	f64a 32a4 	movw	r2, #43940	; 0xaba4
    880c:	f2c0 0201 	movt	r2, #1
    8810:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    8814:	4413      	add	r3, r2
    8816:	885b      	ldrh	r3, [r3, #2]
    8818:	b21b      	sxth	r3, r3
}
    881a:	4618      	mov	r0, r3
    881c:	f107 070c 	add.w	r7, r7, #12
    8820:	46bd      	mov	sp, r7
    8822:	bc80      	pop	{r7}
    8824:	4770      	bx	lr
    8826:	bf00      	nop

00008828 <ACE_set_linear_transform>:
(
    ace_channel_handle_t channel_handle,
	int16_t m2,
	int16_t c2
)
{
    8828:	b5b0      	push	{r4, r5, r7, lr}
    882a:	b092      	sub	sp, #72	; 0x48
    882c:	af00      	add	r7, sp, #0
    882e:	4613      	mov	r3, r2
    8830:	4602      	mov	r2, r0
    8832:	71fa      	strb	r2, [r7, #7]
    8834:	460a      	mov	r2, r1
    8836:	80ba      	strh	r2, [r7, #4]
    8838:	807b      	strh	r3, [r7, #2]
    int64_t c64_2;
    uint16_t m1;
    uint16_t c1;
    uint16_t mext;
    
    channel_calibration_t calibration = {0x4000u, 0x4000u, 0x0000u};
    883a:	f24b 3260 	movw	r2, #45920	; 0xb360
    883e:	f2c0 0201 	movt	r2, #1
    8842:	f107 030c 	add.w	r3, r7, #12
    8846:	e892 0003 	ldmia.w	r2, {r0, r1}
    884a:	6018      	str	r0, [r3, #0]
    884c:	f103 0304 	add.w	r3, r3, #4
    8850:	8019      	strh	r1, [r3, #0]
    
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    8852:	79fb      	ldrb	r3, [r7, #7]
    8854:	2b02      	cmp	r3, #2
    8856:	d900      	bls.n	885a <ACE_set_linear_transform+0x32>
    8858:	be00      	bkpt	0x0000
    
    if(channel_handle < NB_OF_ACE_CHANNEL_HANDLES)
    885a:	79fb      	ldrb	r3, [r7, #7]
    885c:	2b02      	cmp	r3, #2
    885e:	f200 809d 	bhi.w	899c <ACE_set_linear_transform+0x174>
    {
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    8862:	79fa      	ldrb	r2, [r7, #7]
    8864:	f240 0350 	movw	r3, #80	; 0x50
    8868:	f2c2 0300 	movt	r3, #8192	; 0x2000
    886c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    8870:	4413      	add	r3, r2
    8872:	791b      	ldrb	r3, [r3, #4]
    8874:	74fb      	strb	r3, [r7, #19]
        
        get_calibration(channel_id, &calibration);
    8876:	7cfa      	ldrb	r2, [r7, #19]
    8878:	f107 030c 	add.w	r3, r7, #12
    887c:	4610      	mov	r0, r2
    887e:	4619      	mov	r1, r3
    8880:	f000 f928 	bl	8ad4 <get_calibration>
        
        m1 = calibration.m1;
    8884:	89fb      	ldrh	r3, [r7, #14]
    8886:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        c1 = calibration.c1;
    888a:	8a3b      	ldrh	r3, [r7, #16]
    888c:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
        
        mext = calibration.mext;
    8890:	89bb      	ldrh	r3, [r7, #12]
    8892:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

        /* 
         * m = m2 * m1 * mext
         */
        m32 = extend_sign(m2) * extend_sign(m1);
    8896:	88bb      	ldrh	r3, [r7, #4]
    8898:	4618      	mov	r0, r3
    889a:	f000 f883 	bl	89a4 <extend_sign>
    889e:	4604      	mov	r4, r0
    88a0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
    88a4:	4618      	mov	r0, r3
    88a6:	f000 f87d 	bl	89a4 <extend_sign>
    88aa:	4603      	mov	r3, r0
    88ac:	fb03 f304 	mul.w	r3, r3, r4
    88b0:	61fb      	str	r3, [r7, #28]
        m64 = (int64_t)m32 * extend_sign(mext);
    88b2:	69fb      	ldr	r3, [r7, #28]
    88b4:	461c      	mov	r4, r3
    88b6:	ea4f 75e4 	mov.w	r5, r4, asr #31
    88ba:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    88be:	4618      	mov	r0, r3
    88c0:	f000 f870 	bl	89a4 <extend_sign>
    88c4:	4603      	mov	r3, r0
    88c6:	461a      	mov	r2, r3
    88c8:	ea4f 73e2 	mov.w	r3, r2, asr #31
    88cc:	fb02 f105 	mul.w	r1, r2, r5
    88d0:	fb04 f003 	mul.w	r0, r4, r3
    88d4:	4401      	add	r1, r0
    88d6:	fba4 2302 	umull	r2, r3, r4, r2
    88da:	4419      	add	r1, r3
    88dc:	460b      	mov	r3, r1
    88de:	e9c7 2308 	strd	r2, r3, [r7, #32]
    88e2:	e9c7 2308 	strd	r2, r3, [r7, #32]
        
        /* Convert 48-bit result to 32-bit ACE format result. */
        m = adjust_to_16bit_ace_format(m64);
    88e6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
    88ea:	f000 f8b3 	bl	8a54 <adjust_to_16bit_ace_format>
    88ee:	4603      	mov	r3, r0
    88f0:	617b      	str	r3, [r7, #20]

        /*
         * c = (m2 * c1 * mext) + (c2 * mext)
         */
        c32 = extend_sign(m2) * extend_sign(c1);
    88f2:	88bb      	ldrh	r3, [r7, #4]
    88f4:	4618      	mov	r0, r3
    88f6:	f000 f855 	bl	89a4 <extend_sign>
    88fa:	4604      	mov	r4, r0
    88fc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
    8900:	4618      	mov	r0, r3
    8902:	f000 f84f 	bl	89a4 <extend_sign>
    8906:	4603      	mov	r3, r0
    8908:	fb03 f304 	mul.w	r3, r3, r4
    890c:	62fb      	str	r3, [r7, #44]	; 0x2c
        c64_1 = (int64_t)c32 * extend_sign(mext);
    890e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    8910:	461c      	mov	r4, r3
    8912:	ea4f 75e4 	mov.w	r5, r4, asr #31
    8916:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    891a:	4618      	mov	r0, r3
    891c:	f000 f842 	bl	89a4 <extend_sign>
    8920:	4603      	mov	r3, r0
    8922:	461a      	mov	r2, r3
    8924:	ea4f 73e2 	mov.w	r3, r2, asr #31
    8928:	fb02 f105 	mul.w	r1, r2, r5
    892c:	fb04 f003 	mul.w	r0, r4, r3
    8930:	4401      	add	r1, r0
    8932:	fba4 2302 	umull	r2, r3, r4, r2
    8936:	4419      	add	r1, r3
    8938:	460b      	mov	r3, r1
    893a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    893e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

        c64_2 = ((int64_t)(extend_sign(c2) * extend_sign(mext))) << 14;
    8942:	887b      	ldrh	r3, [r7, #2]
    8944:	4618      	mov	r0, r3
    8946:	f000 f82d 	bl	89a4 <extend_sign>
    894a:	4604      	mov	r4, r0
    894c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    8950:	4618      	mov	r0, r3
    8952:	f000 f827 	bl	89a4 <extend_sign>
    8956:	4603      	mov	r3, r0
    8958:	fb03 f304 	mul.w	r3, r3, r4
    895c:	461a      	mov	r2, r3
    895e:	ea4f 73e2 	mov.w	r3, r2, asr #31
    8962:	ea4f 4192 	mov.w	r1, r2, lsr #18
    8966:	ea4f 3083 	mov.w	r0, r3, lsl #14
    896a:	ea40 0101 	orr.w	r1, r0, r1
    896e:	63f9      	str	r1, [r7, #60]	; 0x3c
    8970:	ea4f 3382 	mov.w	r3, r2, lsl #14
    8974:	63bb      	str	r3, [r7, #56]	; 0x38
        
        c = adjust_to_24bit_ace_format(c64_1 + c64_2);
    8976:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
    897a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
    897e:	1812      	adds	r2, r2, r0
    8980:	eb43 0301 	adc.w	r3, r3, r1
    8984:	4610      	mov	r0, r2
    8986:	4619      	mov	r1, r3
    8988:	f000 f824 	bl	89d4 <adjust_to_24bit_ace_format>
    898c:	4603      	mov	r3, r0
    898e:	61bb      	str	r3, [r7, #24]
        
        write_transform_coefficients(channel_handle, m, c);
    8990:	79fb      	ldrb	r3, [r7, #7]
    8992:	4618      	mov	r0, r3
    8994:	6979      	ldr	r1, [r7, #20]
    8996:	69ba      	ldr	r2, [r7, #24]
    8998:	f000 fa5c 	bl	8e54 <write_transform_coefficients>
    }
}
    899c:	f107 0748 	add.w	r7, r7, #72	; 0x48
    89a0:	46bd      	mov	sp, r7
    89a2:	bdb0      	pop	{r4, r5, r7, pc}

000089a4 <extend_sign>:
 */
int32_t extend_sign
(
    uint16_t x
)
{
    89a4:	b480      	push	{r7}
    89a6:	b085      	sub	sp, #20
    89a8:	af00      	add	r7, sp, #0
    89aa:	4603      	mov	r3, r0
    89ac:	80fb      	strh	r3, [r7, #6]
    int32_t y;
    const uint32_t sign_bit_mask = 0x00008000u;
    89ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    89b2:	60fb      	str	r3, [r7, #12]
    
    y = (x ^ sign_bit_mask) - sign_bit_mask;
    89b4:	88fa      	ldrh	r2, [r7, #6]
    89b6:	68fb      	ldr	r3, [r7, #12]
    89b8:	ea82 0203 	eor.w	r2, r2, r3
    89bc:	68fb      	ldr	r3, [r7, #12]
    89be:	ebc3 0302 	rsb	r3, r3, r2
    89c2:	60bb      	str	r3, [r7, #8]
    
    return y;
    89c4:	68bb      	ldr	r3, [r7, #8]
}
    89c6:	4618      	mov	r0, r3
    89c8:	f107 0714 	add.w	r7, r7, #20
    89cc:	46bd      	mov	sp, r7
    89ce:	bc80      	pop	{r7}
    89d0:	4770      	bx	lr
    89d2:	bf00      	nop

000089d4 <adjust_to_24bit_ace_format>:
 */
uint32_t adjust_to_24bit_ace_format
(
    int64_t signed48
)
{
    89d4:	b4b0      	push	{r4, r5, r7}
    89d6:	b089      	sub	sp, #36	; 0x24
    89d8:	af00      	add	r7, sp, #0
    89da:	e9c7 0100 	strd	r0, r1, [r7]
    int32_t ace24_format;
    const int64_t MAX_POSITIVE = 0x00001FFFFFFFFFFFuLL; /* +7.9999 */
    89de:	f04f 30ff 	mov.w	r0, #4294967295
    89e2:	f641 71ff 	movw	r1, #8191	; 0x1fff
    89e6:	e9c7 0104 	strd	r0, r1, [r7, #16]
    const int64_t MIN_NEGATIVE = 0xFFFF200000000000uLL; /* -8 */
    89ea:	f04f 0000 	mov.w	r0, #0
    89ee:	f04f 4110 	mov.w	r1, #2415919104	; 0x90000000
    89f2:	ea4f 31e1 	mov.w	r1, r1, asr #15
    89f6:	e9c7 0106 	strd	r0, r1, [r7, #24]
    
    /* Check saturation. */
    if(signed48 > MAX_POSITIVE)
    89fa:	e9d7 0100 	ldrd	r0, r1, [r7]
    89fe:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
    8a02:	4284      	cmp	r4, r0
    8a04:	eb75 0c01 	sbcs.w	ip, r5, r1
    8a08:	da04      	bge.n	8a14 <adjust_to_24bit_ace_format+0x40>
    {
        signed48 = MAX_POSITIVE;
    8a0a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
    8a0e:	e9c7 0100 	strd	r0, r1, [r7]
    8a12:	e00b      	b.n	8a2c <adjust_to_24bit_ace_format+0x58>
    }
    else if(signed48 < MIN_NEGATIVE)
    8a14:	e9d7 4500 	ldrd	r4, r5, [r7]
    8a18:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    8a1c:	4284      	cmp	r4, r0
    8a1e:	eb75 0c01 	sbcs.w	ip, r5, r1
    8a22:	da03      	bge.n	8a2c <adjust_to_24bit_ace_format+0x58>
    {
        signed48 = MIN_NEGATIVE;
    8a24:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    8a28:	e9c7 0100 	strd	r0, r1, [r7]
    }
    
    /* Adjust to 24-bit ACE format. */
    ace24_format = (uint32_t)(signed48 >> 14);
    8a2c:	6879      	ldr	r1, [r7, #4]
    8a2e:	ea4f 4181 	mov.w	r1, r1, lsl #18
    8a32:	6838      	ldr	r0, [r7, #0]
    8a34:	ea4f 3290 	mov.w	r2, r0, lsr #14
    8a38:	ea41 0202 	orr.w	r2, r1, r2
    8a3c:	6879      	ldr	r1, [r7, #4]
    8a3e:	ea4f 33a1 	mov.w	r3, r1, asr #14
    8a42:	4613      	mov	r3, r2
    8a44:	60fb      	str	r3, [r7, #12]
    
    return ace24_format;
    8a46:	68fb      	ldr	r3, [r7, #12]
}
    8a48:	4618      	mov	r0, r3
    8a4a:	f107 0724 	add.w	r7, r7, #36	; 0x24
    8a4e:	46bd      	mov	sp, r7
    8a50:	bcb0      	pop	{r4, r5, r7}
    8a52:	4770      	bx	lr

00008a54 <adjust_to_16bit_ace_format>:
 */
uint32_t adjust_to_16bit_ace_format
(
    int64_t signed48
)
{
    8a54:	b4b0      	push	{r4, r5, r7}
    8a56:	b089      	sub	sp, #36	; 0x24
    8a58:	af00      	add	r7, sp, #0
    8a5a:	e9c7 0100 	strd	r0, r1, [r7]
    int32_t ace24_format;
    const int64_t MAX_POSITIVE = 0x00001FFFFFFFFFFFuLL; /* +7.9999 */
    8a5e:	f04f 30ff 	mov.w	r0, #4294967295
    8a62:	f641 71ff 	movw	r1, #8191	; 0x1fff
    8a66:	e9c7 0104 	strd	r0, r1, [r7, #16]
    const int64_t MIN_NEGATIVE = 0xFFFF200000000000uLL; /* -8 */
    8a6a:	f04f 0000 	mov.w	r0, #0
    8a6e:	f04f 4110 	mov.w	r1, #2415919104	; 0x90000000
    8a72:	ea4f 31e1 	mov.w	r1, r1, asr #15
    8a76:	e9c7 0106 	strd	r0, r1, [r7, #24]
    
    /* Check saturation. */
    if(signed48 > MAX_POSITIVE)
    8a7a:	e9d7 0100 	ldrd	r0, r1, [r7]
    8a7e:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
    8a82:	4284      	cmp	r4, r0
    8a84:	eb75 0c01 	sbcs.w	ip, r5, r1
    8a88:	da04      	bge.n	8a94 <adjust_to_16bit_ace_format+0x40>
    {
        signed48 = MAX_POSITIVE;
    8a8a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
    8a8e:	e9c7 0100 	strd	r0, r1, [r7]
    8a92:	e00b      	b.n	8aac <adjust_to_16bit_ace_format+0x58>
    }
    else if(signed48 < MIN_NEGATIVE)
    8a94:	e9d7 4500 	ldrd	r4, r5, [r7]
    8a98:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    8a9c:	4284      	cmp	r4, r0
    8a9e:	eb75 0c01 	sbcs.w	ip, r5, r1
    8aa2:	da03      	bge.n	8aac <adjust_to_16bit_ace_format+0x58>
    {
        signed48 = MIN_NEGATIVE;
    8aa4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    8aa8:	e9c7 0100 	strd	r0, r1, [r7]
    }
    
    /* Adjust to 24-bit ACE format. */
    ace24_format = (uint32_t)(signed48 >> 20);
    8aac:	6879      	ldr	r1, [r7, #4]
    8aae:	ea4f 3101 	mov.w	r1, r1, lsl #12
    8ab2:	6838      	ldr	r0, [r7, #0]
    8ab4:	ea4f 5210 	mov.w	r2, r0, lsr #20
    8ab8:	ea41 0202 	orr.w	r2, r1, r2
    8abc:	6879      	ldr	r1, [r7, #4]
    8abe:	ea4f 5321 	mov.w	r3, r1, asr #20
    8ac2:	4613      	mov	r3, r2
    8ac4:	60fb      	str	r3, [r7, #12]
    
    return ace24_format;
    8ac6:	68fb      	ldr	r3, [r7, #12]
}
    8ac8:	4618      	mov	r0, r3
    8aca:	f107 0724 	add.w	r7, r7, #36	; 0x24
    8ace:	46bd      	mov	sp, r7
    8ad0:	bcb0      	pop	{r4, r5, r7}
    8ad2:	4770      	bx	lr

00008ad4 <get_calibration>:
void get_calibration
(
    adc_channel_id_t channel_id,
    channel_calibration_t * p_calibration
)
{
    8ad4:	b490      	push	{r4, r7}
    8ad6:	b0a4      	sub	sp, #144	; 0x90
    8ad8:	af00      	add	r7, sp, #0
    8ada:	4603      	mov	r3, r0
    8adc:	6039      	str	r1, [r7, #0]
    8ade:	71fb      	strb	r3, [r7, #7]
    const uint32_t channel_mask = 0x0000000F;
    8ae0:	f04f 030f 	mov.w	r3, #15
    8ae4:	65bb      	str	r3, [r7, #88]	; 0x58
    const uint32_t CMB_MUX_SEL_MASK = 0x01;
    8ae6:	f04f 0301 	mov.w	r3, #1
    8aea:	65fb      	str	r3, [r7, #92]	; 0x5c
    const uint32_t TMB_MUX_SEL_MASK = 0x01;
    8aec:	f04f 0301 	mov.w	r3, #1
    8af0:	663b      	str	r3, [r7, #96]	; 0x60
        DIRECT_ADC_INPUT_CHAN,
        DIRECT_ADC_INPUT_CHAN,
        FLOATING_CHAN,
        FLOATING_CHAN,
        OBDOUT_CHAN
    };
    8af2:	f24b 3310 	movw	r3, #45840	; 0xb310
    8af6:	f2c0 0301 	movt	r3, #1
    8afa:	f107 0c48 	add.w	ip, r7, #72	; 0x48
    8afe:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    8b00:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    cal_channel_type_t channel_type;
    uint32_t channel_nb;
    uint32_t adc_nb;
    uint32_t range;
    uint32_t quad_id;
    mtd_calibration_mc_t const * p_mc_coeff = 0;
    8b04:	f04f 0300 	mov.w	r3, #0
    8b08:	67bb      	str	r3, [r7, #120]	; 0x78
    
    channel_nb = channel_id & channel_mask;
    8b0a:	79fa      	ldrb	r2, [r7, #7]
    8b0c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    8b0e:	ea02 0303 	and.w	r3, r2, r3
    8b12:	66bb      	str	r3, [r7, #104]	; 0x68
    channel_type = channel_type_lut[channel_nb];
    8b14:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    8b16:	f107 0290 	add.w	r2, r7, #144	; 0x90
    8b1a:	4413      	add	r3, r2
    8b1c:	f813 3c48 	ldrb.w	r3, [r3, #-72]
    8b20:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    adc_nb = ((uint32_t)channel_id & 0x30u) >> 4u;
    8b24:	79fb      	ldrb	r3, [r7, #7]
    8b26:	f003 0330 	and.w	r3, r3, #48	; 0x30
    8b2a:	ea4f 1313 	mov.w	r3, r3, lsr #4
    8b2e:	66fb      	str	r3, [r7, #108]	; 0x6c
    
    quad_id = adc_nb * 2;
    8b30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    8b32:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8b36:	677b      	str	r3, [r7, #116]	; 0x74
    
    if ( (channel_nb > 4) && (channel_nb < 9) ) { ++quad_id; }
    8b38:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    8b3a:	2b04      	cmp	r3, #4
    8b3c:	d906      	bls.n	8b4c <get_calibration+0x78>
    8b3e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    8b40:	2b08      	cmp	r3, #8
    8b42:	d803      	bhi.n	8b4c <get_calibration+0x78>
    8b44:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    8b46:	f103 0301 	add.w	r3, r3, #1
    8b4a:	677b      	str	r3, [r7, #116]	; 0x74
    
    switch ( channel_type )
    8b4c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
    8b50:	2b05      	cmp	r3, #5
    8b52:	f200 8151 	bhi.w	8df8 <get_calibration+0x324>
    8b56:	a201      	add	r2, pc, #4	; (adr r2, 8b5c <get_calibration+0x88>)
    8b58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    8b5c:	00008b75 	.word	0x00008b75
    8b60:	00008bc3 	.word	0x00008bc3
    8b64:	00008c19 	.word	0x00008c19
    8b68:	00008c7f 	.word	0x00008c7f
    8b6c:	00008cf1 	.word	0x00008cf1
    8b70:	00008d59 	.word	0x00008d59
    {
    case ABPS1_CHAN:
        range = (ACE->ACB_DATA[quad_id].b8 & ABPS1_CFG_BITS_MASK) >> ABPS1_CFG_BITS_SHIFT;
    8b74:	f240 0200 	movw	r2, #0
    8b78:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8b7c:	6f79      	ldr	r1, [r7, #116]	; 0x74
    8b7e:	460b      	mov	r3, r1
    8b80:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8b84:	440b      	add	r3, r1
    8b86:	ea4f 1303 	mov.w	r3, r3, lsl #4
    8b8a:	4413      	add	r3, r2
    8b8c:	f503 7308 	add.w	r3, r3, #544	; 0x220
    8b90:	791b      	ldrb	r3, [r3, #4]
    8b92:	b2db      	uxtb	r3, r3
    8b94:	f003 0306 	and.w	r3, r3, #6
    8b98:	ea4f 0353 	mov.w	r3, r3, lsr #1
    8b9c:	673b      	str	r3, [r7, #112]	; 0x70
        p_mc_coeff = &p_mtd_data->abps_calibration[quad_id][0][range];
    8b9e:	f24b 330c 	movw	r3, #45836	; 0xb30c
    8ba2:	f2c0 0301 	movt	r3, #1
    8ba6:	681b      	ldr	r3, [r3, #0]
    8ba8:	f103 0390 	add.w	r3, r3, #144	; 0x90
    8bac:	461a      	mov	r2, r3
    8bae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    8bb0:	ea4f 01c3 	mov.w	r1, r3, lsl #3
    8bb4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    8bb6:	440b      	add	r3, r1
    8bb8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8bbc:	4413      	add	r3, r2
    8bbe:	67bb      	str	r3, [r7, #120]	; 0x78
        break;
    8bc0:	e122      	b.n	8e08 <get_calibration+0x334>
        
    case ABPS2_CHAN:
        range = (ACE->ACB_DATA[quad_id].b8 & ABPS2_CFG_BITS_MASK) >> ABPS2_CFG_BITS_SHIFT;
    8bc2:	f240 0200 	movw	r2, #0
    8bc6:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8bca:	6f79      	ldr	r1, [r7, #116]	; 0x74
    8bcc:	460b      	mov	r3, r1
    8bce:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8bd2:	440b      	add	r3, r1
    8bd4:	ea4f 1303 	mov.w	r3, r3, lsl #4
    8bd8:	4413      	add	r3, r2
    8bda:	f503 7308 	add.w	r3, r3, #544	; 0x220
    8bde:	791b      	ldrb	r3, [r3, #4]
    8be0:	b2db      	uxtb	r3, r3
    8be2:	f003 0360 	and.w	r3, r3, #96	; 0x60
    8be6:	ea4f 1353 	mov.w	r3, r3, lsr #5
    8bea:	673b      	str	r3, [r7, #112]	; 0x70
        p_mc_coeff = &p_mtd_data->abps_calibration[quad_id][1][range];
    8bec:	f24b 330c 	movw	r3, #45836	; 0xb30c
    8bf0:	f2c0 0301 	movt	r3, #1
    8bf4:	681b      	ldr	r3, [r3, #0]
    8bf6:	f103 0390 	add.w	r3, r3, #144	; 0x90
    8bfa:	461a      	mov	r2, r3
    8bfc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    8bfe:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8c02:	f103 0301 	add.w	r3, r3, #1
    8c06:	ea4f 0183 	mov.w	r1, r3, lsl #2
    8c0a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    8c0c:	440b      	add	r3, r1
    8c0e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8c12:	4413      	add	r3, r2
    8c14:	67bb      	str	r3, [r7, #120]	; 0x78
        break;
    8c16:	e0f7      	b.n	8e08 <get_calibration+0x334>
        
    case CMB_CHAN:
        {
            uint32_t cmb_mux_sel = (uint32_t)ACE->ACB_DATA[quad_id].b9 & CMB_MUX_SEL_MASK;
    8c18:	f240 0200 	movw	r2, #0
    8c1c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8c20:	6f79      	ldr	r1, [r7, #116]	; 0x74
    8c22:	460b      	mov	r3, r1
    8c24:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8c28:	440b      	add	r3, r1
    8c2a:	ea4f 1303 	mov.w	r3, r3, lsl #4
    8c2e:	4413      	add	r3, r2
    8c30:	f503 7308 	add.w	r3, r3, #544	; 0x220
    8c34:	7a1b      	ldrb	r3, [r3, #8]
    8c36:	b2db      	uxtb	r3, r3
    8c38:	461a      	mov	r2, r3
    8c3a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    8c3c:	ea02 0303 	and.w	r3, r2, r3
    8c40:	67fb      	str	r3, [r7, #124]	; 0x7c
            if ( cmb_mux_sel == 0 )
    8c42:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    8c44:	2b00      	cmp	r3, #0
    8c46:	d10c      	bne.n	8c62 <get_calibration+0x18e>
            {   /* current monitor */
                p_mc_coeff = &p_mtd_data->cm_calibration[quad_id];
    8c48:	f24b 330c 	movw	r3, #45836	; 0xb30c
    8c4c:	f2c0 0301 	movt	r3, #1
    8c50:	681b      	ldr	r3, [r3, #0]
    8c52:	f503 72c0 	add.w	r2, r3, #384	; 0x180
    8c56:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    8c58:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8c5c:	4413      	add	r3, r2
    8c5e:	67bb      	str	r3, [r7, #120]	; 0x78
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][0];
            }
        }
        break;
    8c60:	e0d2      	b.n	8e08 <get_calibration+0x334>
            {   /* current monitor */
                p_mc_coeff = &p_mtd_data->cm_calibration[quad_id];
            }
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][0];
    8c62:	f24b 330c 	movw	r3, #45836	; 0xb30c
    8c66:	f2c0 0301 	movt	r3, #1
    8c6a:	681b      	ldr	r3, [r3, #0]
    8c6c:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
    8c70:	461a      	mov	r2, r3
    8c72:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    8c74:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    8c78:	4413      	add	r3, r2
    8c7a:	67bb      	str	r3, [r7, #120]	; 0x78
            }
        }
        break;
    8c7c:	e0c4      	b.n	8e08 <get_calibration+0x334>
        
    case TMB_CHAN:
        {
            uint32_t tmb_mux_sel = (uint32_t)ACE->ACB_DATA[quad_id].b10 & TMB_MUX_SEL_MASK;
    8c7e:	f240 0200 	movw	r2, #0
    8c82:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8c86:	6f79      	ldr	r1, [r7, #116]	; 0x74
    8c88:	460b      	mov	r3, r1
    8c8a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8c8e:	440b      	add	r3, r1
    8c90:	ea4f 1303 	mov.w	r3, r3, lsl #4
    8c94:	4413      	add	r3, r2
    8c96:	f503 730a 	add.w	r3, r3, #552	; 0x228
    8c9a:	791b      	ldrb	r3, [r3, #4]
    8c9c:	b2db      	uxtb	r3, r3
    8c9e:	461a      	mov	r2, r3
    8ca0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    8ca2:	ea02 0303 	and.w	r3, r2, r3
    8ca6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
            if ( tmb_mux_sel == 0 )
    8caa:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
    8cae:	2b00      	cmp	r3, #0
    8cb0:	d10c      	bne.n	8ccc <get_calibration+0x1f8>
            {   /* temperature monitor */
                p_mc_coeff = &p_mtd_data->tm_calibration[quad_id];
    8cb2:	f24b 330c 	movw	r3, #45836	; 0xb30c
    8cb6:	f2c0 0301 	movt	r3, #1
    8cba:	681b      	ldr	r3, [r3, #0]
    8cbc:	f503 72cc 	add.w	r2, r3, #408	; 0x198
    8cc0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    8cc2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8cc6:	4413      	add	r3, r2
    8cc8:	67bb      	str	r3, [r7, #120]	; 0x78
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][1];
            }
        }
        break;
    8cca:	e09d      	b.n	8e08 <get_calibration+0x334>
            {   /* temperature monitor */
                p_mc_coeff = &p_mtd_data->tm_calibration[quad_id];
            }
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][1];
    8ccc:	f24b 330c 	movw	r3, #45836	; 0xb30c
    8cd0:	f2c0 0301 	movt	r3, #1
    8cd4:	681b      	ldr	r3, [r3, #0]
    8cd6:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
    8cda:	461a      	mov	r2, r3
    8cdc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    8cde:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8ce2:	f103 0301 	add.w	r3, r3, #1
    8ce6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8cea:	4413      	add	r3, r2
    8cec:	67bb      	str	r3, [r7, #120]	; 0x78
            }
        }
        break;
    8cee:	e08b      	b.n	8e08 <get_calibration+0x334>
#ifdef SMARTFUSION_060_DEVICE
            const uint32_t channel_to_direct_in_lut[16]
                = { 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10 };
#else
            const uint32_t channel_to_direct_in_lut[16]
                = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 0, 0, 0 };
    8cf0:	f24b 3320 	movw	r3, #45856	; 0xb320
    8cf4:	f2c0 0301 	movt	r3, #1
    8cf8:	f107 0c08 	add.w	ip, r7, #8
    8cfc:	461c      	mov	r4, r3
    8cfe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    8d00:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    8d04:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    8d06:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    8d0a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    8d0c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    8d10:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
    8d14:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
#endif
            uint32_t direct_in_id;
            
            direct_in_id = channel_to_direct_in_lut[channel_id & channel_mask];
    8d18:	79fa      	ldrb	r2, [r7, #7]
    8d1a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    8d1c:	ea02 0303 	and.w	r3, r2, r3
    8d20:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8d24:	f107 0290 	add.w	r2, r7, #144	; 0x90
    8d28:	4413      	add	r3, r2
    8d2a:	f853 3c88 	ldr.w	r3, [r3, #-136]
    8d2e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
            p_mc_coeff = &p_mtd_data->adc_direct_input_cal[adc_nb][direct_in_id];
    8d32:	f24b 330c 	movw	r3, #45836	; 0xb30c
    8d36:	f2c0 0301 	movt	r3, #1
    8d3a:	681b      	ldr	r3, [r3, #0]
    8d3c:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
    8d40:	461a      	mov	r2, r3
    8d42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    8d44:	ea4f 0183 	mov.w	r1, r3, lsl #2
    8d48:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
    8d4c:	440b      	add	r3, r1
    8d4e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8d52:	4413      	add	r3, r2
    8d54:	67bb      	str	r3, [r7, #120]	; 0x78
        }
        break;
    8d56:	e057      	b.n	8e08 <get_calibration+0x334>
        
    case OBDOUT_CHAN:
        {
            uint32_t obd_mode = (uint32_t)ACE->ACB_DATA[quad_id].b6 & OBD_MODE_MASK;
    8d58:	f240 0200 	movw	r2, #0
    8d5c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8d60:	6f79      	ldr	r1, [r7, #116]	; 0x74
    8d62:	460b      	mov	r3, r1
    8d64:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8d68:	440b      	add	r3, r1
    8d6a:	ea4f 1303 	mov.w	r3, r3, lsl #4
    8d6e:	4413      	add	r3, r2
    8d70:	f503 7306 	add.w	r3, r3, #536	; 0x218
    8d74:	791b      	ldrb	r3, [r3, #4]
    8d76:	b2db      	uxtb	r3, r3
    8d78:	f003 0301 	and.w	r3, r3, #1
    8d7c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
            uint32_t chopping_option = (uint32_t)ACE->ACB_DATA[quad_id].b6 & OBD_CHOPPING_MASK;
    8d80:	f240 0200 	movw	r2, #0
    8d84:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8d88:	6f79      	ldr	r1, [r7, #116]	; 0x74
    8d8a:	460b      	mov	r3, r1
    8d8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8d90:	440b      	add	r3, r1
    8d92:	ea4f 1303 	mov.w	r3, r3, lsl #4
    8d96:	4413      	add	r3, r2
    8d98:	f503 7306 	add.w	r3, r3, #536	; 0x218
    8d9c:	791b      	ldrb	r3, [r3, #4]
    8d9e:	b2db      	uxtb	r3, r3
    8da0:	f003 0302 	and.w	r3, r3, #2
    8da4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
            if (obd_mode > 0)
    8da8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
    8dac:	2b00      	cmp	r3, #0
    8dae:	d003      	beq.n	8db8 <get_calibration+0x2e4>
            {
                obd_mode = 1;
    8db0:	f04f 0301 	mov.w	r3, #1
    8db4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
            }
            if (chopping_option > 0)
    8db8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
    8dbc:	2b00      	cmp	r3, #0
    8dbe:	d003      	beq.n	8dc8 <get_calibration+0x2f4>
            {
                chopping_option = 1;
    8dc0:	f04f 0301 	mov.w	r3, #1
    8dc4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
            }
            p_mc_coeff = &p_mtd_data->obd_calibration[adc_nb][obd_mode][chopping_option];
    8dc8:	f24b 330c 	movw	r3, #45836	; 0xb30c
    8dcc:	f2c0 0301 	movt	r3, #1
    8dd0:	681b      	ldr	r3, [r3, #0]
    8dd2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
    8dd6:	461a      	mov	r2, r3
    8dd8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    8dda:	ea4f 0143 	mov.w	r1, r3, lsl #1
    8dde:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
    8de2:	440b      	add	r3, r1
    8de4:	ea4f 0143 	mov.w	r1, r3, lsl #1
    8de8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
    8dec:	440b      	add	r3, r1
    8dee:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8df2:	4413      	add	r3, r2
    8df4:	67bb      	str	r3, [r7, #120]	; 0x78
        }
        break;
    8df6:	e007      	b.n	8e08 <get_calibration+0x334>
       
    case FLOATING_CHAN:
    default:
        /* Give neutral values is invalid channel. */
        p_calibration->m1 = NEUTRAL_M_FACTOR;
    8df8:	683b      	ldr	r3, [r7, #0]
    8dfa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    8dfe:	805a      	strh	r2, [r3, #2]
        p_calibration->c1 = NEUTRAL_C_OFFSET;
    8e00:	683b      	ldr	r3, [r7, #0]
    8e02:	f04f 0200 	mov.w	r2, #0
    8e06:	809a      	strh	r2, [r3, #4]
        break;
    }
    
    if (p_mc_coeff != 0)
    8e08:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    8e0a:	2b00      	cmp	r3, #0
    8e0c:	d007      	beq.n	8e1e <get_calibration+0x34a>
    {
        p_calibration->m1 = p_mc_coeff->m;
    8e0e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    8e10:	881a      	ldrh	r2, [r3, #0]
    8e12:	683b      	ldr	r3, [r7, #0]
    8e14:	805a      	strh	r2, [r3, #2]
        p_calibration->c1 = p_mc_coeff->c;
    8e16:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    8e18:	885a      	ldrh	r2, [r3, #2]
    8e1a:	683b      	ldr	r3, [r7, #0]
    8e1c:	809a      	strh	r2, [r3, #4]
    
    /*--------------------------------------------------------------------------
      Retrieve the value of the mext factor. This depends if external VAREF is
      used by the ADC sampling the analog input channel.
     */
    if (g_ace_external_varef_used[adc_nb])
    8e1e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
    8e20:	f64a 3360 	movw	r3, #43872	; 0xab60
    8e24:	f2c0 0301 	movt	r3, #1
    8e28:	5c9b      	ldrb	r3, [r3, r2]
    8e2a:	2b00      	cmp	r3, #0
    8e2c:	d008      	beq.n	8e40 <get_calibration+0x36c>
    {
        p_calibration->mext = p_mtd_data->global_settings.varef_m;
    8e2e:	f24b 330c 	movw	r3, #45836	; 0xb30c
    8e32:	f2c0 0301 	movt	r3, #1
    8e36:	681b      	ldr	r3, [r3, #0]
    8e38:	8b9a      	ldrh	r2, [r3, #28]
    8e3a:	683b      	ldr	r3, [r7, #0]
    8e3c:	801a      	strh	r2, [r3, #0]
    8e3e:	e003      	b.n	8e48 <get_calibration+0x374>
    }
    else
    {
        p_calibration->mext = NEUTRAL_M_FACTOR;
    8e40:	683b      	ldr	r3, [r7, #0]
    8e42:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    8e46:	801a      	strh	r2, [r3, #0]
    }
}
    8e48:	f107 0790 	add.w	r7, r7, #144	; 0x90
    8e4c:	46bd      	mov	sp, r7
    8e4e:	bc90      	pop	{r4, r7}
    8e50:	4770      	bx	lr
    8e52:	bf00      	nop

00008e54 <write_transform_coefficients>:
(
    ace_channel_handle_t channel_handle,
	uint32_t m,
	uint32_t c
)
{
    8e54:	b480      	push	{r7}
    8e56:	b087      	sub	sp, #28
    8e58:	af00      	add	r7, sp, #0
    8e5a:	4603      	mov	r3, r0
    8e5c:	60b9      	str	r1, [r7, #8]
    8e5e:	607a      	str	r2, [r7, #4]
    8e60:	73fb      	strb	r3, [r7, #15]
    uint16_t m_ppe_offset;
    uint16_t c_ppe_offset;
    const uint32_t PPE_OPCODE_MASK = 0xFF000000u;
    8e62:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
    8e66:	617b      	str	r3, [r7, #20]
    
    m_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    8e68:	7bfa      	ldrb	r2, [r7, #15]
    8e6a:	f64a 33a4 	movw	r3, #43940	; 0xaba4
    8e6e:	f2c0 0301 	movt	r3, #1
    8e72:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
    8e76:	823b      	strh	r3, [r7, #16]
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    8e78:	7bfb      	ldrb	r3, [r7, #15]
    8e7a:	f64a 32a4 	movw	r2, #43940	; 0xaba4
    8e7e:	f2c0 0201 	movt	r2, #1
    8e82:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    8e86:	4413      	add	r3, r2
    8e88:	885b      	ldrh	r3, [r3, #2]
    8e8a:	827b      	strh	r3, [r7, #18]
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
    8e8c:	f240 0300 	movw	r3, #0
    8e90:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8e94:	8a38      	ldrh	r0, [r7, #16]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
    8e96:	f240 0200 	movw	r2, #0
    8e9a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8e9e:	8a39      	ldrh	r1, [r7, #16]
    8ea0:	f501 61c0 	add.w	r1, r1, #1536	; 0x600
    8ea4:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    8ea8:	697a      	ldr	r2, [r7, #20]
    8eaa:	ea01 0102 	and.w	r1, r1, r2
    8eae:	68ba      	ldr	r2, [r7, #8]
    8eb0:	ea4f 2212 	mov.w	r2, r2, lsr #8
    8eb4:	ea41 0102 	orr.w	r1, r1, r2
    const uint32_t PPE_OPCODE_MASK = 0xFF000000u;
    
    m_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
    8eb8:	f500 62c0 	add.w	r2, r0, #1536	; 0x600
    8ebc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
        
    ACE->PPE_RAM_DATA[c_ppe_offset]
    8ec0:	f240 0300 	movw	r3, #0
    8ec4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8ec8:	8a78      	ldrh	r0, [r7, #18]
        = (ACE->PPE_RAM_DATA[c_ppe_offset] & PPE_OPCODE_MASK) | (c >> 8u);
    8eca:	f240 0200 	movw	r2, #0
    8ece:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8ed2:	8a79      	ldrh	r1, [r7, #18]
    8ed4:	f501 61c0 	add.w	r1, r1, #1536	; 0x600
    8ed8:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    8edc:	697a      	ldr	r2, [r7, #20]
    8ede:	ea01 0102 	and.w	r1, r1, r2
    8ee2:	687a      	ldr	r2, [r7, #4]
    8ee4:	ea4f 2212 	mov.w	r2, r2, lsr #8
    8ee8:	ea41 0102 	orr.w	r1, r1, r2
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
        
    ACE->PPE_RAM_DATA[c_ppe_offset]
    8eec:	f500 62c0 	add.w	r2, r0, #1536	; 0x600
    8ef0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        = (ACE->PPE_RAM_DATA[c_ppe_offset] & PPE_OPCODE_MASK) | (c >> 8u);
}
    8ef4:	f107 071c 	add.w	r7, r7, #28
    8ef8:	46bd      	mov	sp, r7
    8efa:	bc80      	pop	{r7}
    8efc:	4770      	bx	lr
    8efe:	bf00      	nop

00008f00 <ACE_init>:

/*-------------------------------------------------------------------------*//**
  See "mss_ace.h" for details of how to use this function.
 */
void ACE_init( void )
{
    8f00:	b580      	push	{r7, lr}
    8f02:	af00      	add	r7, sp, #0
    /* Initialize driver's internal data. */
    ace_init_flags();
    8f04:	f7fe fcfe 	bl	7904 <ace_init_flags>
    
    /* Initialize the data structures used by conversion functions. */
    ace_init_convert();
    8f08:	f7fd ffce 	bl	6ea8 <ace_init_convert>
}
    8f0c:	bd80      	pop	{r7, pc}
    8f0e:	bf00      	nop

00008f10 <ACE_start_adc>:
 */
void ACE_start_adc
(
	adc_channel_id_t channel_id
)
{
    8f10:	b480      	push	{r7}
    8f12:	b083      	sub	sp, #12
    8f14:	af00      	add	r7, sp, #0
    8f16:	4603      	mov	r3, r0
    8f18:	71fb      	strb	r3, [r7, #7]
    ACE->ADC0_CONV_CTRL = (uint32_t)((uint32_t)channel_id | START_ADC_CONVERSION);
    8f1a:	f240 0300 	movw	r3, #0
    8f1e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8f22:	79fa      	ldrb	r2, [r7, #7]
    8f24:	ea6f 6242 	mvn.w	r2, r2, lsl #25
    8f28:	ea6f 6252 	mvn.w	r2, r2, lsr #25
    8f2c:	b2d2      	uxtb	r2, r2
    8f2e:	651a      	str	r2, [r3, #80]	; 0x50
}
    8f30:	f107 070c 	add.w	r7, r7, #12
    8f34:	46bd      	mov	sp, r7
    8f36:	bc80      	pop	{r7}
    8f38:	4770      	bx	lr
    8f3a:	bf00      	nop

00008f3c <ACE_get_adc_result>:

uint16_t ACE_get_adc_result
(
    uint8_t adc_id
)
{
    8f3c:	b480      	push	{r7}
    8f3e:	b085      	sub	sp, #20
    8f40:	af00      	add	r7, sp, #0
    8f42:	4603      	mov	r3, r0
    8f44:	71fb      	strb	r3, [r7, #7]
    uint16_t result = 0u;
    8f46:	f04f 0300 	mov.w	r3, #0
    8f4a:	817b      	strh	r3, [r7, #10]
    uint32_t data_valid;

    ASSERT( adc_id < NB_OF_ANALOG_MODULES );
    8f4c:	79fb      	ldrb	r3, [r7, #7]
    8f4e:	2b02      	cmp	r3, #2
    8f50:	d900      	bls.n	8f54 <ACE_get_adc_result+0x18>
    8f52:	be00      	bkpt	0x0000
    
    if ( adc_id < (uint8_t)NB_OF_ANALOG_MODULES )
    8f54:	79fb      	ldrb	r3, [r7, #7]
    8f56:	2b02      	cmp	r3, #2
    8f58:	d81b      	bhi.n	8f92 <ACE_get_adc_result+0x56>
    {
        do {
            data_valid = (uint32_t)(*adc_status_reg_lut[adc_id] & ADC_DATAVALID_MASK);
    8f5a:	79fa      	ldrb	r2, [r7, #7]
    8f5c:	f24b 3368 	movw	r3, #45928	; 0xb368
    8f60:	f2c0 0301 	movt	r3, #1
    8f64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8f68:	681b      	ldr	r3, [r3, #0]
    8f6a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
    8f6e:	60fb      	str	r3, [r7, #12]
        } while ( !data_valid );
    8f70:	68fb      	ldr	r3, [r7, #12]
    8f72:	2b00      	cmp	r3, #0
    8f74:	d0f1      	beq.n	8f5a <ACE_get_adc_result+0x1e>
        
        result = (uint16_t)(*adc_status_reg_lut[adc_id] & ADC_RESULT_MASK);
    8f76:	79fa      	ldrb	r2, [r7, #7]
    8f78:	f24b 3368 	movw	r3, #45928	; 0xb368
    8f7c:	f2c0 0301 	movt	r3, #1
    8f80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8f84:	681b      	ldr	r3, [r3, #0]
    8f86:	b29b      	uxth	r3, r3
    8f88:	ea4f 5303 	mov.w	r3, r3, lsl #20
    8f8c:	ea4f 5313 	mov.w	r3, r3, lsr #20
    8f90:	817b      	strh	r3, [r7, #10]
    }
    return result;
    8f92:	897b      	ldrh	r3, [r7, #10]
}
    8f94:	4618      	mov	r0, r3
    8f96:	f107 0714 	add.w	r7, r7, #20
    8f9a:	46bd      	mov	sp, r7
    8f9c:	bc80      	pop	{r7}
    8f9e:	4770      	bx	lr

00008fa0 <ACE_configure_sdd>:
	sdd_id_t            sdd_id,
	sdd_resolution_t    resolution,
    uint8_t             mode,
    sdd_update_method_t sync_update
)
{
    8fa0:	b490      	push	{r4, r7}
    8fa2:	b086      	sub	sp, #24
    8fa4:	af00      	add	r7, sp, #0
    8fa6:	71f8      	strb	r0, [r7, #7]
    8fa8:	71b9      	strb	r1, [r7, #6]
    8faa:	717a      	strb	r2, [r7, #5]
    8fac:	713b      	strb	r3, [r7, #4]
    ASSERT( sdd_id < NB_OF_SDD );
    8fae:	79fb      	ldrb	r3, [r7, #7]
    8fb0:	2b02      	cmp	r3, #2
    8fb2:	d900      	bls.n	8fb6 <ACE_configure_sdd+0x16>
    8fb4:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    8fb6:	79fb      	ldrb	r3, [r7, #7]
    8fb8:	2b02      	cmp	r3, #2
    8fba:	f200 80bc 	bhi.w	9136 <ACE_configure_sdd+0x196>
    {
#ifdef SMARTFUSION_060_DEVICE
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u};
#else	
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u, 2u, 4u};
    8fbe:	f24b 32b4 	movw	r2, #46004	; 0xb3b4
    8fc2:	f2c0 0201 	movt	r2, #1
    8fc6:	f107 030c 	add.w	r3, r7, #12
    8fca:	6812      	ldr	r2, [r2, #0]
    8fcc:	4611      	mov	r1, r2
    8fce:	8019      	strh	r1, [r3, #0]
    8fd0:	f103 0302 	add.w	r3, r3, #2
    8fd4:	ea4f 4212 	mov.w	r2, r2, lsr #16
    8fd8:	701a      	strb	r2, [r3, #0]
#endif
        uint8_t quad_id;
        uint8_t obd_mode_idx = 1u;
    8fda:	f04f 0301 	mov.w	r3, #1
    8fde:	74bb      	strb	r3, [r7, #18]
        uint8_t chopping_mode_idx = 0u;
    8fe0:	f04f 0300 	mov.w	r3, #0
    8fe4:	74fb      	strb	r3, [r7, #19]
        uint32_t saved_pc2_ctrl;
        
        quad_id = sdd_2_quad_lut[sdd_id];
    8fe6:	79fb      	ldrb	r3, [r7, #7]
    8fe8:	f107 0218 	add.w	r2, r7, #24
    8fec:	4413      	add	r3, r2
    8fee:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
    8ff2:	747b      	strb	r3, [r7, #17]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    8ff4:	f240 0300 	movw	r3, #0
    8ff8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8ffc:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    9000:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    9002:	f240 0300 	movw	r3, #0
    9006:	f2c4 0302 	movt	r3, #16386	; 0x4002
    900a:	f04f 0200 	mov.w	r2, #0
    900e:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        /* Select between voltage/current and RTZ modes.*/
        ACE->ACB_DATA[quad_id].b6 = mode;
    9012:	f240 0200 	movw	r2, #0
    9016:	f2c4 0202 	movt	r2, #16386	; 0x4002
    901a:	7c79      	ldrb	r1, [r7, #17]
    901c:	460b      	mov	r3, r1
    901e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9022:	440b      	add	r3, r1
    9024:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9028:	4413      	add	r3, r2
    902a:	f503 7306 	add.w	r3, r3, #536	; 0x218
    902e:	797a      	ldrb	r2, [r7, #5]
    9030:	711a      	strb	r2, [r3, #4]
        
        /* Load manufacturing generated trim value. */
        if ( (mode & OBD_MODE_MASK) > 0u )
    9032:	797b      	ldrb	r3, [r7, #5]
    9034:	f003 0301 	and.w	r3, r3, #1
    9038:	b2db      	uxtb	r3, r3
    903a:	2b00      	cmp	r3, #0
    903c:	d002      	beq.n	9044 <ACE_configure_sdd+0xa4>
        {
            obd_mode_idx = 0u;
    903e:	f04f 0300 	mov.w	r3, #0
    9042:	74bb      	strb	r3, [r7, #18]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
    9044:	797b      	ldrb	r3, [r7, #5]
    9046:	f003 0302 	and.w	r3, r3, #2
    904a:	2b00      	cmp	r3, #0
    904c:	d002      	beq.n	9054 <ACE_configure_sdd+0xb4>
        {
            chopping_mode_idx = 1u;
    904e:	f04f 0301 	mov.w	r3, #1
    9052:	74fb      	strb	r3, [r7, #19]
        }
        ACE->ACB_DATA[quad_id].b4
    9054:	f240 0200 	movw	r2, #0
    9058:	f2c4 0202 	movt	r2, #16386	; 0x4002
    905c:	7c79      	ldrb	r1, [r7, #17]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
    905e:	f24b 33a4 	movw	r3, #45988	; 0xb3a4
    9062:	f2c0 0301 	movt	r3, #1
    9066:	681b      	ldr	r3, [r3, #0]
    9068:	79fc      	ldrb	r4, [r7, #7]
    906a:	f897 c012 	ldrb.w	ip, [r7, #18]
    906e:	7cf8      	ldrb	r0, [r7, #19]
    9070:	ea4f 0444 	mov.w	r4, r4, lsl #1
    9074:	44a4      	add	ip, r4
    9076:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    907a:	4460      	add	r0, ip
    907c:	4403      	add	r3, r0
    907e:	f103 0380 	add.w	r3, r3, #128	; 0x80
    9082:	7918      	ldrb	r0, [r3, #4]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
        {
            chopping_mode_idx = 1u;
        }
        ACE->ACB_DATA[quad_id].b4
    9084:	460b      	mov	r3, r1
    9086:	ea4f 0343 	mov.w	r3, r3, lsl #1
    908a:	440b      	add	r3, r1
    908c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9090:	4413      	add	r3, r2
    9092:	f503 7304 	add.w	r3, r3, #528	; 0x210
    9096:	4602      	mov	r2, r0
    9098:	711a      	strb	r2, [r3, #4]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    909a:	f240 0300 	movw	r3, #0
    909e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    90a2:	697a      	ldr	r2, [r7, #20]
    90a4:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        /* Set SDD resolution. */
        *dac_ctrl_reg_lut[sdd_id] = (uint32_t)resolution;
    90a8:	79fa      	ldrb	r2, [r7, #7]
    90aa:	f24b 3374 	movw	r3, #45940	; 0xb374
    90ae:	f2c0 0301 	movt	r3, #1
    90b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    90b6:	79ba      	ldrb	r2, [r7, #6]
    90b8:	601a      	str	r2, [r3, #0]
        
        /* Update SDD value through SSE_DACn_BYTES01. */
        *dac_ctrl_reg_lut[sdd_id] |= SDD_REG_SEL_MASK;
    90ba:	79fa      	ldrb	r2, [r7, #7]
    90bc:	f24b 3374 	movw	r3, #45940	; 0xb374
    90c0:	f2c0 0301 	movt	r3, #1
    90c4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    90c8:	79f9      	ldrb	r1, [r7, #7]
    90ca:	f24b 3374 	movw	r3, #45940	; 0xb374
    90ce:	f2c0 0301 	movt	r3, #1
    90d2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    90d6:	681b      	ldr	r3, [r3, #0]
    90d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    90dc:	6013      	str	r3, [r2, #0]
        
        /* Synchronous or individual SDD update. */
        if ( INDIVIDUAL_UPDATE == sync_update )
    90de:	793b      	ldrb	r3, [r7, #4]
    90e0:	2b00      	cmp	r3, #0
    90e2:	d115      	bne.n	9110 <ACE_configure_sdd+0x170>
        {
            ACE->DAC_SYNC_CTRL &= ~dac_enable_masks_lut[sdd_id];
    90e4:	f240 0300 	movw	r3, #0
    90e8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    90ec:	f240 0200 	movw	r2, #0
    90f0:	f2c4 0202 	movt	r2, #16386	; 0x4002
    90f4:	6911      	ldr	r1, [r2, #16]
    90f6:	79f8      	ldrb	r0, [r7, #7]
    90f8:	f24b 3280 	movw	r2, #45952	; 0xb380
    90fc:	f2c0 0201 	movt	r2, #1
    9100:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    9104:	ea6f 0202 	mvn.w	r2, r2
    9108:	ea01 0202 	and.w	r2, r1, r2
    910c:	611a      	str	r2, [r3, #16]
    910e:	e012      	b.n	9136 <ACE_configure_sdd+0x196>
        }
        else
        {
            ACE->DAC_SYNC_CTRL |= dac_enable_masks_lut[sdd_id];
    9110:	f240 0300 	movw	r3, #0
    9114:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9118:	f240 0200 	movw	r2, #0
    911c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9120:	6911      	ldr	r1, [r2, #16]
    9122:	79f8      	ldrb	r0, [r7, #7]
    9124:	f24b 3280 	movw	r2, #45952	; 0xb380
    9128:	f2c0 0201 	movt	r2, #1
    912c:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    9130:	ea41 0202 	orr.w	r2, r1, r2
    9134:	611a      	str	r2, [r3, #16]
        }
    }
}
    9136:	f107 0718 	add.w	r7, r7, #24
    913a:	46bd      	mov	sp, r7
    913c:	bc90      	pop	{r4, r7}
    913e:	4770      	bx	lr

00009140 <ACE_enable_sdd>:
 */
void ACE_enable_sdd
(
	sdd_id_t    sdd_id
)
{
    9140:	b480      	push	{r7}
    9142:	b083      	sub	sp, #12
    9144:	af00      	add	r7, sp, #0
    9146:	4603      	mov	r3, r0
    9148:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    914a:	79fb      	ldrb	r3, [r7, #7]
    914c:	2b02      	cmp	r3, #2
    914e:	d900      	bls.n	9152 <ACE_enable_sdd+0x12>
    9150:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    9152:	79fb      	ldrb	r3, [r7, #7]
    9154:	2b02      	cmp	r3, #2
    9156:	d811      	bhi.n	917c <ACE_enable_sdd+0x3c>
    {
        *dac_ctrl_reg_lut[sdd_id] |= SDD_ENABLE_MASK;
    9158:	79fa      	ldrb	r2, [r7, #7]
    915a:	f24b 3374 	movw	r3, #45940	; 0xb374
    915e:	f2c0 0301 	movt	r3, #1
    9162:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    9166:	79f9      	ldrb	r1, [r7, #7]
    9168:	f24b 3374 	movw	r3, #45940	; 0xb374
    916c:	f2c0 0301 	movt	r3, #1
    9170:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    9174:	681b      	ldr	r3, [r3, #0]
    9176:	f043 0320 	orr.w	r3, r3, #32
    917a:	6013      	str	r3, [r2, #0]
    }
}
    917c:	f107 070c 	add.w	r7, r7, #12
    9180:	46bd      	mov	sp, r7
    9182:	bc80      	pop	{r7}
    9184:	4770      	bx	lr
    9186:	bf00      	nop

00009188 <ACE_disable_sdd>:
 */
void ACE_disable_sdd
(
	sdd_id_t    sdd_id
)
{
    9188:	b480      	push	{r7}
    918a:	b083      	sub	sp, #12
    918c:	af00      	add	r7, sp, #0
    918e:	4603      	mov	r3, r0
    9190:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    9192:	79fb      	ldrb	r3, [r7, #7]
    9194:	2b02      	cmp	r3, #2
    9196:	d900      	bls.n	919a <ACE_disable_sdd+0x12>
    9198:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    919a:	79fb      	ldrb	r3, [r7, #7]
    919c:	2b02      	cmp	r3, #2
    919e:	d811      	bhi.n	91c4 <ACE_disable_sdd+0x3c>
    {
        *dac_ctrl_reg_lut[sdd_id] &= ~SDD_ENABLE_MASK;
    91a0:	79fa      	ldrb	r2, [r7, #7]
    91a2:	f24b 3374 	movw	r3, #45940	; 0xb374
    91a6:	f2c0 0301 	movt	r3, #1
    91aa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    91ae:	79f9      	ldrb	r1, [r7, #7]
    91b0:	f24b 3374 	movw	r3, #45940	; 0xb374
    91b4:	f2c0 0301 	movt	r3, #1
    91b8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    91bc:	681b      	ldr	r3, [r3, #0]
    91be:	f023 0320 	bic.w	r3, r3, #32
    91c2:	6013      	str	r3, [r2, #0]
    }
}
    91c4:	f107 070c 	add.w	r7, r7, #12
    91c8:	46bd      	mov	sp, r7
    91ca:	bc80      	pop	{r7}
    91cc:	4770      	bx	lr
    91ce:	bf00      	nop

000091d0 <ACE_set_sdd_value>:
void ACE_set_sdd_value
(
	sdd_id_t    sdd_id,
	uint32_t    sdd_value
)
{
    91d0:	b480      	push	{r7}
    91d2:	b083      	sub	sp, #12
    91d4:	af00      	add	r7, sp, #0
    91d6:	4603      	mov	r3, r0
    91d8:	6039      	str	r1, [r7, #0]
    91da:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    91dc:	79fb      	ldrb	r3, [r7, #7]
    91de:	2b02      	cmp	r3, #2
    91e0:	d900      	bls.n	91e4 <ACE_set_sdd_value+0x14>
    91e2:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    91e4:	79fb      	ldrb	r3, [r7, #7]
    91e6:	2b02      	cmp	r3, #2
    91e8:	d813      	bhi.n	9212 <ACE_set_sdd_value+0x42>
    {
        *dac_byte2_reg_lut[sdd_id] = sdd_value >> 16;
    91ea:	79fa      	ldrb	r2, [r7, #7]
    91ec:	f24b 3398 	movw	r3, #45976	; 0xb398
    91f0:	f2c0 0301 	movt	r3, #1
    91f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    91f8:	683a      	ldr	r2, [r7, #0]
    91fa:	ea4f 4212 	mov.w	r2, r2, lsr #16
    91fe:	601a      	str	r2, [r3, #0]
        *dac_byte01_reg_lut[sdd_id] = sdd_value;
    9200:	79fa      	ldrb	r2, [r7, #7]
    9202:	f24b 338c 	movw	r3, #45964	; 0xb38c
    9206:	f2c0 0301 	movt	r3, #1
    920a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    920e:	683a      	ldr	r2, [r7, #0]
    9210:	601a      	str	r2, [r3, #0]
    }
}
    9212:	f107 070c 	add.w	r7, r7, #12
    9216:	46bd      	mov	sp, r7
    9218:	bc80      	pop	{r7}
    921a:	4770      	bx	lr

0000921c <ACE_set_sdd_value_sync>:
(
    uint32_t sdd0_value,
    uint32_t sdd1_value,
    uint32_t sdd2_value
)
{
    921c:	b480      	push	{r7}
    921e:	b087      	sub	sp, #28
    9220:	af00      	add	r7, sp, #0
    9222:	60f8      	str	r0, [r7, #12]
    9224:	60b9      	str	r1, [r7, #8]
    9226:	607a      	str	r2, [r7, #4]
    uint32_t dac_sync_ctrl;
    
    dac_sync_ctrl = ACE->DAC_SYNC_CTRL;
    9228:	f240 0300 	movw	r3, #0
    922c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9230:	691b      	ldr	r3, [r3, #16]
    9232:	617b      	str	r3, [r7, #20]
    
    if ( SDD_NO_UPDATE != sdd0_value )
    9234:	68fb      	ldr	r3, [r7, #12]
    9236:	f1b3 3fff 	cmp.w	r3, #4294967295
    923a:	d012      	beq.n	9262 <ACE_set_sdd_value_sync+0x46>
    {
        ACE->DAC0_BYTE2 = sdd0_value >> 16;
    923c:	f240 0300 	movw	r3, #0
    9240:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9244:	68fa      	ldr	r2, [r7, #12]
    9246:	ea4f 4212 	mov.w	r2, r2, lsr #16
    924a:	66da      	str	r2, [r3, #108]	; 0x6c
        ACE->SSE_DAC0_BYTES01 = sdd0_value;
    924c:	f240 0300 	movw	r3, #0
    9250:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9254:	68fa      	ldr	r2, [r7, #12]
    9256:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
        dac_sync_ctrl |= DAC0_SYNC_UPDATE;
    925a:	697b      	ldr	r3, [r7, #20]
    925c:	f043 0301 	orr.w	r3, r3, #1
    9260:	617b      	str	r3, [r7, #20]
    }

    if ( SDD_NO_UPDATE != sdd1_value )
    9262:	68bb      	ldr	r3, [r7, #8]
    9264:	f1b3 3fff 	cmp.w	r3, #4294967295
    9268:	d013      	beq.n	9292 <ACE_set_sdd_value_sync+0x76>
    {
        ACE->DAC1_BYTE2 = sdd1_value >> 16;
    926a:	f240 0300 	movw	r3, #0
    926e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9272:	68ba      	ldr	r2, [r7, #8]
    9274:	ea4f 4212 	mov.w	r2, r2, lsr #16
    9278:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        ACE->SSE_DAC1_BYTES01 = sdd1_value;
    927c:	f240 0300 	movw	r3, #0
    9280:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9284:	68ba      	ldr	r2, [r7, #8]
    9286:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
        dac_sync_ctrl |= DAC1_SYNC_UPDATE;
    928a:	697b      	ldr	r3, [r7, #20]
    928c:	f043 0302 	orr.w	r3, r3, #2
    9290:	617b      	str	r3, [r7, #20]
    }

    if ( SDD_NO_UPDATE != sdd2_value )
    9292:	687b      	ldr	r3, [r7, #4]
    9294:	f1b3 3fff 	cmp.w	r3, #4294967295
    9298:	d01c      	beq.n	92d4 <ACE_set_sdd_value_sync+0xb8>
    {
        ACE->DAC2_BYTE2 = sdd2_value >> 16;
    929a:	f240 0300 	movw	r3, #0
    929e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    92a2:	687a      	ldr	r2, [r7, #4]
    92a4:	ea4f 4212 	mov.w	r2, r2, lsr #16
    92a8:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
        ACE->DAC2_BYTE1 = sdd2_value >> 8;
    92ac:	f240 0300 	movw	r3, #0
    92b0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    92b4:	687a      	ldr	r2, [r7, #4]
    92b6:	ea4f 2212 	mov.w	r2, r2, lsr #8
    92ba:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
        ACE->SSE_DAC2_BYTES01 = sdd2_value;
    92be:	f240 0300 	movw	r3, #0
    92c2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    92c6:	687a      	ldr	r2, [r7, #4]
    92c8:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
        dac_sync_ctrl |= DAC2_SYNC_UPDATE;
    92cc:	697b      	ldr	r3, [r7, #20]
    92ce:	f043 0304 	orr.w	r3, r3, #4
    92d2:	617b      	str	r3, [r7, #20]
    }
    
    ACE->DAC_SYNC_CTRL = dac_sync_ctrl;
    92d4:	f240 0300 	movw	r3, #0
    92d8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    92dc:	697a      	ldr	r2, [r7, #20]
    92de:	611a      	str	r2, [r3, #16]
}
    92e0:	f107 071c 	add.w	r7, r7, #28
    92e4:	46bd      	mov	sp, r7
    92e6:	bc80      	pop	{r7}
    92e8:	4770      	bx	lr
    92ea:	bf00      	nop

000092ec <ACE_set_comp_reference>:
void ACE_set_comp_reference
(
    comparator_id_t     comp_id,
    comp_reference_t    reference
)
{
    92ec:	b480      	push	{r7}
    92ee:	b087      	sub	sp, #28
    92f0:	af00      	add	r7, sp, #0
    92f2:	4602      	mov	r2, r0
    92f4:	460b      	mov	r3, r1
    92f6:	71fa      	strb	r2, [r7, #7]
    92f8:	71bb      	strb	r3, [r7, #6]
    uint8_t scb_id;
    uint32_t odd;
    
    odd = (uint32_t)comp_id & 0x01u;
    92fa:	79fb      	ldrb	r3, [r7, #7]
    92fc:	f003 0301 	and.w	r3, r3, #1
    9300:	613b      	str	r3, [r7, #16]
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9302:	79fb      	ldrb	r3, [r7, #7]
    9304:	2b09      	cmp	r3, #9
    9306:	d900      	bls.n	930a <ACE_set_comp_reference+0x1e>
    9308:	be00      	bkpt	0x0000
    ASSERT( reference < NB_OF_COMP_REF );
    930a:	79bb      	ldrb	r3, [r7, #6]
    930c:	2b03      	cmp	r3, #3
    930e:	d900      	bls.n	9312 <ACE_set_comp_reference+0x26>
    9310:	be00      	bkpt	0x0000
    ASSERT( odd );    /* Only Temperature block comparators have configurable reference input. */
    9312:	693b      	ldr	r3, [r7, #16]
    9314:	2b00      	cmp	r3, #0
    9316:	d100      	bne.n	931a <ACE_set_comp_reference+0x2e>
    9318:	be00      	bkpt	0x0000
    
    if ( (comp_id < NB_OF_COMPARATORS) && (reference < NB_OF_COMP_REF) && (odd) )
    931a:	79fb      	ldrb	r3, [r7, #7]
    931c:	2b09      	cmp	r3, #9
    931e:	f200 80b9 	bhi.w	9494 <ACE_set_comp_reference+0x1a8>
    9322:	79bb      	ldrb	r3, [r7, #6]
    9324:	2b03      	cmp	r3, #3
    9326:	f200 80b5 	bhi.w	9494 <ACE_set_comp_reference+0x1a8>
    932a:	693b      	ldr	r3, [r7, #16]
    932c:	2b00      	cmp	r3, #0
    932e:	f000 80b1 	beq.w	9494 <ACE_set_comp_reference+0x1a8>
    {
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    9332:	79fa      	ldrb	r2, [r7, #7]
    9334:	f24b 33a8 	movw	r3, #45992	; 0xb3a8
    9338:	f2c0 0301 	movt	r3, #1
    933c:	5c9b      	ldrb	r3, [r3, r2]
    933e:	73fb      	strb	r3, [r7, #15]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    9340:	f240 0300 	movw	r3, #0
    9344:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9348:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    934c:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    934e:	f240 0300 	movw	r3, #0
    9352:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9356:	f04f 0200 	mov.w	r2, #0
    935a:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        if ( ADC_IN_COMP_REF == reference )
    935e:	79bb      	ldrb	r3, [r7, #6]
    9360:	2b03      	cmp	r3, #3
    9362:	d146      	bne.n	93f2 <ACE_set_comp_reference+0x106>
        {
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~B10_COMP_VREF_SW_MASK;
    9364:	f240 0100 	movw	r1, #0
    9368:	f2c4 0102 	movt	r1, #16386	; 0x4002
    936c:	7bf8      	ldrb	r0, [r7, #15]
    936e:	f240 0200 	movw	r2, #0
    9372:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9376:	f897 c00f 	ldrb.w	ip, [r7, #15]
    937a:	4663      	mov	r3, ip
    937c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9380:	4463      	add	r3, ip
    9382:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9386:	4413      	add	r3, r2
    9388:	f503 730a 	add.w	r3, r3, #552	; 0x228
    938c:	791b      	ldrb	r3, [r3, #4]
    938e:	b2db      	uxtb	r3, r3
    9390:	461a      	mov	r2, r3
    9392:	f002 02df 	and.w	r2, r2, #223	; 0xdf
    9396:	4603      	mov	r3, r0
    9398:	ea4f 0343 	mov.w	r3, r3, lsl #1
    939c:	4403      	add	r3, r0
    939e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    93a2:	440b      	add	r3, r1
    93a4:	f503 730a 	add.w	r3, r3, #552	; 0x228
    93a8:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 &= (uint8_t)~B11_DAC_MUXSEL_MASK;
    93aa:	f240 0100 	movw	r1, #0
    93ae:	f2c4 0102 	movt	r1, #16386	; 0x4002
    93b2:	7bf8      	ldrb	r0, [r7, #15]
    93b4:	f240 0200 	movw	r2, #0
    93b8:	f2c4 0202 	movt	r2, #16386	; 0x4002
    93bc:	f897 c00f 	ldrb.w	ip, [r7, #15]
    93c0:	4663      	mov	r3, ip
    93c2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    93c6:	4463      	add	r3, ip
    93c8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    93cc:	4413      	add	r3, r2
    93ce:	f503 730a 	add.w	r3, r3, #552	; 0x228
    93d2:	7a1b      	ldrb	r3, [r3, #8]
    93d4:	b2db      	uxtb	r3, r3
    93d6:	461a      	mov	r2, r3
    93d8:	f002 02fc 	and.w	r2, r2, #252	; 0xfc
    93dc:	4603      	mov	r3, r0
    93de:	ea4f 0343 	mov.w	r3, r3, lsl #1
    93e2:	4403      	add	r3, r0
    93e4:	ea4f 1303 	mov.w	r3, r3, lsl #4
    93e8:	440b      	add	r3, r1
    93ea:	f503 730a 	add.w	r3, r3, #552	; 0x228
    93ee:	721a      	strb	r2, [r3, #8]
    93f0:	e049      	b.n	9486 <ACE_set_comp_reference+0x19a>
        }
        else
        {
            ACE->ACB_DATA[scb_id].b10 |= (uint8_t)B10_COMP_VREF_SW_MASK;
    93f2:	f240 0200 	movw	r2, #0
    93f6:	f2c4 0202 	movt	r2, #16386	; 0x4002
    93fa:	7bf8      	ldrb	r0, [r7, #15]
    93fc:	f240 0100 	movw	r1, #0
    9400:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9404:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9408:	4663      	mov	r3, ip
    940a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    940e:	4463      	add	r3, ip
    9410:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9414:	440b      	add	r3, r1
    9416:	f503 730a 	add.w	r3, r3, #552	; 0x228
    941a:	791b      	ldrb	r3, [r3, #4]
    941c:	b2db      	uxtb	r3, r3
    941e:	f043 0320 	orr.w	r3, r3, #32
    9422:	b2d9      	uxtb	r1, r3
    9424:	4603      	mov	r3, r0
    9426:	ea4f 0343 	mov.w	r3, r3, lsl #1
    942a:	4403      	add	r3, r0
    942c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9430:	4413      	add	r3, r2
    9432:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9436:	460a      	mov	r2, r1
    9438:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 = (ACE->ACB_DATA[scb_id].b11 & (uint8_t)~B11_DAC_MUXSEL_MASK) + (uint8_t)reference;
    943a:	f240 0200 	movw	r2, #0
    943e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9442:	7bf8      	ldrb	r0, [r7, #15]
    9444:	f240 0100 	movw	r1, #0
    9448:	f2c4 0102 	movt	r1, #16386	; 0x4002
    944c:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9450:	4663      	mov	r3, ip
    9452:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9456:	4463      	add	r3, ip
    9458:	ea4f 1303 	mov.w	r3, r3, lsl #4
    945c:	440b      	add	r3, r1
    945e:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9462:	7a1b      	ldrb	r3, [r3, #8]
    9464:	b2db      	uxtb	r3, r3
    9466:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
    946a:	79b9      	ldrb	r1, [r7, #6]
    946c:	440b      	add	r3, r1
    946e:	b2d9      	uxtb	r1, r3
    9470:	4603      	mov	r3, r0
    9472:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9476:	4403      	add	r3, r0
    9478:	ea4f 1303 	mov.w	r3, r3, lsl #4
    947c:	4413      	add	r3, r2
    947e:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9482:	460a      	mov	r2, r1
    9484:	721a      	strb	r2, [r3, #8]
        }
    
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    9486:	f240 0300 	movw	r3, #0
    948a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    948e:	697a      	ldr	r2, [r7, #20]
    9490:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    9494:	f107 071c 	add.w	r7, r7, #28
    9498:	46bd      	mov	sp, r7
    949a:	bc80      	pop	{r7}
    949c:	4770      	bx	lr
    949e:	bf00      	nop

000094a0 <ACE_set_comp_hysteresis>:
void ACE_set_comp_hysteresis
(
	comparator_id_t     comp_id,
    comp_hysteresis_t   hysteresis
)
{
    94a0:	b480      	push	{r7}
    94a2:	b087      	sub	sp, #28
    94a4:	af00      	add	r7, sp, #0
    94a6:	4602      	mov	r2, r0
    94a8:	460b      	mov	r3, r1
    94aa:	71fa      	strb	r2, [r7, #7]
    94ac:	71bb      	strb	r3, [r7, #6]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    94ae:	79fb      	ldrb	r3, [r7, #7]
    94b0:	2b09      	cmp	r3, #9
    94b2:	d900      	bls.n	94b6 <ACE_set_comp_hysteresis+0x16>
    94b4:	be00      	bkpt	0x0000
    ASSERT( hysteresis < NB_OF_HYSTERESIS );
    94b6:	79bb      	ldrb	r3, [r7, #6]
    94b8:	2b03      	cmp	r3, #3
    94ba:	d900      	bls.n	94be <ACE_set_comp_hysteresis+0x1e>
    94bc:	be00      	bkpt	0x0000
    
    if ( (comp_id < NB_OF_COMPARATORS) && (hysteresis < NB_OF_HYSTERESIS) )
    94be:	79fb      	ldrb	r3, [r7, #7]
    94c0:	2b09      	cmp	r3, #9
    94c2:	d87b      	bhi.n	95bc <ACE_set_comp_hysteresis+0x11c>
    94c4:	79bb      	ldrb	r3, [r7, #6]
    94c6:	2b03      	cmp	r3, #3
    94c8:	d878      	bhi.n	95bc <ACE_set_comp_hysteresis+0x11c>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    94ca:	79fa      	ldrb	r2, [r7, #7]
    94cc:	f24b 33a8 	movw	r3, #45992	; 0xb3a8
    94d0:	f2c0 0301 	movt	r3, #1
    94d4:	5c9b      	ldrb	r3, [r3, r2]
    94d6:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    94d8:	79fb      	ldrb	r3, [r7, #7]
    94da:	f003 0301 	and.w	r3, r3, #1
    94de:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    94e0:	f240 0300 	movw	r3, #0
    94e4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    94e8:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    94ec:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    94ee:	f240 0300 	movw	r3, #0
    94f2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    94f6:	f04f 0200 	mov.w	r2, #0
    94fa:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        if ( odd )
    94fe:	693b      	ldr	r3, [r7, #16]
    9500:	2b00      	cmp	r3, #0
    9502:	d02a      	beq.n	955a <ACE_set_comp_hysteresis+0xba>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 = (ACE->ACB_DATA[scb_id].b10 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
    9504:	f240 0200 	movw	r2, #0
    9508:	f2c4 0202 	movt	r2, #16386	; 0x4002
    950c:	7bf8      	ldrb	r0, [r7, #15]
    950e:	f240 0100 	movw	r1, #0
    9512:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9516:	f897 c00f 	ldrb.w	ip, [r7, #15]
    951a:	4663      	mov	r3, ip
    951c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9520:	4463      	add	r3, ip
    9522:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9526:	440b      	add	r3, r1
    9528:	f503 730a 	add.w	r3, r3, #552	; 0x228
    952c:	791b      	ldrb	r3, [r3, #4]
    952e:	b2db      	uxtb	r3, r3
    9530:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    9534:	79b9      	ldrb	r1, [r7, #6]
    9536:	ea4f 1181 	mov.w	r1, r1, lsl #6
    953a:	b2c9      	uxtb	r1, r1
    953c:	ea43 0301 	orr.w	r3, r3, r1
    9540:	b2d9      	uxtb	r1, r3
    9542:	4603      	mov	r3, r0
    9544:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9548:	4403      	add	r3, r0
    954a:	ea4f 1303 	mov.w	r3, r3, lsl #4
    954e:	4413      	add	r3, r2
    9550:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9554:	460a      	mov	r2, r1
    9556:	711a      	strb	r2, [r3, #4]
    9558:	e029      	b.n	95ae <ACE_set_comp_hysteresis+0x10e>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 = (ACE->ACB_DATA[scb_id].b9 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
    955a:	f240 0200 	movw	r2, #0
    955e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9562:	7bf8      	ldrb	r0, [r7, #15]
    9564:	f240 0100 	movw	r1, #0
    9568:	f2c4 0102 	movt	r1, #16386	; 0x4002
    956c:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9570:	4663      	mov	r3, ip
    9572:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9576:	4463      	add	r3, ip
    9578:	ea4f 1303 	mov.w	r3, r3, lsl #4
    957c:	440b      	add	r3, r1
    957e:	f503 7308 	add.w	r3, r3, #544	; 0x220
    9582:	7a1b      	ldrb	r3, [r3, #8]
    9584:	b2db      	uxtb	r3, r3
    9586:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    958a:	79b9      	ldrb	r1, [r7, #6]
    958c:	ea4f 1181 	mov.w	r1, r1, lsl #6
    9590:	b2c9      	uxtb	r1, r1
    9592:	ea43 0301 	orr.w	r3, r3, r1
    9596:	b2d9      	uxtb	r1, r3
    9598:	4603      	mov	r3, r0
    959a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    959e:	4403      	add	r3, r0
    95a0:	ea4f 1303 	mov.w	r3, r3, lsl #4
    95a4:	4413      	add	r3, r2
    95a6:	f503 7308 	add.w	r3, r3, #544	; 0x220
    95aa:	460a      	mov	r2, r1
    95ac:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    95ae:	f240 0300 	movw	r3, #0
    95b2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    95b6:	697a      	ldr	r2, [r7, #20]
    95b8:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    95bc:	f107 071c 	add.w	r7, r7, #28
    95c0:	46bd      	mov	sp, r7
    95c2:	bc80      	pop	{r7}
    95c4:	4770      	bx	lr
    95c6:	bf00      	nop

000095c8 <ACE_enable_comp>:
 */
void ACE_enable_comp
(
	comparator_id_t comp_id
)
{
    95c8:	b480      	push	{r7}
    95ca:	b087      	sub	sp, #28
    95cc:	af00      	add	r7, sp, #0
    95ce:	4603      	mov	r3, r0
    95d0:	71fb      	strb	r3, [r7, #7]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    95d2:	79fb      	ldrb	r3, [r7, #7]
    95d4:	2b09      	cmp	r3, #9
    95d6:	d900      	bls.n	95da <ACE_enable_comp+0x12>
    95d8:	be00      	bkpt	0x0000
    
    if ( comp_id < NB_OF_COMPARATORS )
    95da:	79fb      	ldrb	r3, [r7, #7]
    95dc:	2b09      	cmp	r3, #9
    95de:	d86c      	bhi.n	96ba <ACE_enable_comp+0xf2>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    95e0:	79fa      	ldrb	r2, [r7, #7]
    95e2:	f24b 33a8 	movw	r3, #45992	; 0xb3a8
    95e6:	f2c0 0301 	movt	r3, #1
    95ea:	5c9b      	ldrb	r3, [r3, r2]
    95ec:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    95ee:	79fb      	ldrb	r3, [r7, #7]
    95f0:	f003 0301 	and.w	r3, r3, #1
    95f4:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    95f6:	f240 0300 	movw	r3, #0
    95fa:	f2c4 0302 	movt	r3, #16386	; 0x4002
    95fe:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    9602:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    9604:	f240 0300 	movw	r3, #0
    9608:	f2c4 0302 	movt	r3, #16386	; 0x4002
    960c:	f04f 0200 	mov.w	r2, #0
    9610:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        if ( odd )
    9614:	693b      	ldr	r3, [r7, #16]
    9616:	2b00      	cmp	r3, #0
    9618:	d024      	beq.n	9664 <ACE_enable_comp+0x9c>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 |= COMPARATOR_ENABLE_MASK;
    961a:	f240 0200 	movw	r2, #0
    961e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9622:	7bf8      	ldrb	r0, [r7, #15]
    9624:	f240 0100 	movw	r1, #0
    9628:	f2c4 0102 	movt	r1, #16386	; 0x4002
    962c:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9630:	4663      	mov	r3, ip
    9632:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9636:	4463      	add	r3, ip
    9638:	ea4f 1303 	mov.w	r3, r3, lsl #4
    963c:	440b      	add	r3, r1
    963e:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9642:	791b      	ldrb	r3, [r3, #4]
    9644:	b2db      	uxtb	r3, r3
    9646:	f043 0310 	orr.w	r3, r3, #16
    964a:	b2d9      	uxtb	r1, r3
    964c:	4603      	mov	r3, r0
    964e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9652:	4403      	add	r3, r0
    9654:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9658:	4413      	add	r3, r2
    965a:	f503 730a 	add.w	r3, r3, #552	; 0x228
    965e:	460a      	mov	r2, r1
    9660:	711a      	strb	r2, [r3, #4]
    9662:	e023      	b.n	96ac <ACE_enable_comp+0xe4>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 |= COMPARATOR_ENABLE_MASK;
    9664:	f240 0200 	movw	r2, #0
    9668:	f2c4 0202 	movt	r2, #16386	; 0x4002
    966c:	7bf8      	ldrb	r0, [r7, #15]
    966e:	f240 0100 	movw	r1, #0
    9672:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9676:	f897 c00f 	ldrb.w	ip, [r7, #15]
    967a:	4663      	mov	r3, ip
    967c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9680:	4463      	add	r3, ip
    9682:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9686:	440b      	add	r3, r1
    9688:	f503 7308 	add.w	r3, r3, #544	; 0x220
    968c:	7a1b      	ldrb	r3, [r3, #8]
    968e:	b2db      	uxtb	r3, r3
    9690:	f043 0310 	orr.w	r3, r3, #16
    9694:	b2d9      	uxtb	r1, r3
    9696:	4603      	mov	r3, r0
    9698:	ea4f 0343 	mov.w	r3, r3, lsl #1
    969c:	4403      	add	r3, r0
    969e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    96a2:	4413      	add	r3, r2
    96a4:	f503 7308 	add.w	r3, r3, #544	; 0x220
    96a8:	460a      	mov	r2, r1
    96aa:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    96ac:	f240 0300 	movw	r3, #0
    96b0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    96b4:	697a      	ldr	r2, [r7, #20]
    96b6:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    96ba:	f107 071c 	add.w	r7, r7, #28
    96be:	46bd      	mov	sp, r7
    96c0:	bc80      	pop	{r7}
    96c2:	4770      	bx	lr

000096c4 <ACE_disable_comp>:
 */
void ACE_disable_comp
(
	comparator_id_t comp_id
)
{
    96c4:	b480      	push	{r7}
    96c6:	b087      	sub	sp, #28
    96c8:	af00      	add	r7, sp, #0
    96ca:	4603      	mov	r3, r0
    96cc:	71fb      	strb	r3, [r7, #7]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    96ce:	79fb      	ldrb	r3, [r7, #7]
    96d0:	2b09      	cmp	r3, #9
    96d2:	d900      	bls.n	96d6 <ACE_disable_comp+0x12>
    96d4:	be00      	bkpt	0x0000
    
    if ( comp_id < NB_OF_COMPARATORS )
    96d6:	79fb      	ldrb	r3, [r7, #7]
    96d8:	2b09      	cmp	r3, #9
    96da:	d86a      	bhi.n	97b2 <ACE_disable_comp+0xee>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    96dc:	79fa      	ldrb	r2, [r7, #7]
    96de:	f24b 33a8 	movw	r3, #45992	; 0xb3a8
    96e2:	f2c0 0301 	movt	r3, #1
    96e6:	5c9b      	ldrb	r3, [r3, r2]
    96e8:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    96ea:	79fb      	ldrb	r3, [r7, #7]
    96ec:	f003 0301 	and.w	r3, r3, #1
    96f0:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    96f2:	f240 0300 	movw	r3, #0
    96f6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    96fa:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    96fe:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    9700:	f240 0300 	movw	r3, #0
    9704:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9708:	f04f 0200 	mov.w	r2, #0
    970c:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        if ( odd )
    9710:	693b      	ldr	r3, [r7, #16]
    9712:	2b00      	cmp	r3, #0
    9714:	d023      	beq.n	975e <ACE_disable_comp+0x9a>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
    9716:	f240 0100 	movw	r1, #0
    971a:	f2c4 0102 	movt	r1, #16386	; 0x4002
    971e:	7bf8      	ldrb	r0, [r7, #15]
    9720:	f240 0200 	movw	r2, #0
    9724:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9728:	f897 c00f 	ldrb.w	ip, [r7, #15]
    972c:	4663      	mov	r3, ip
    972e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9732:	4463      	add	r3, ip
    9734:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9738:	4413      	add	r3, r2
    973a:	f503 730a 	add.w	r3, r3, #552	; 0x228
    973e:	791b      	ldrb	r3, [r3, #4]
    9740:	b2db      	uxtb	r3, r3
    9742:	461a      	mov	r2, r3
    9744:	f002 02ef 	and.w	r2, r2, #239	; 0xef
    9748:	4603      	mov	r3, r0
    974a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    974e:	4403      	add	r3, r0
    9750:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9754:	440b      	add	r3, r1
    9756:	f503 730a 	add.w	r3, r3, #552	; 0x228
    975a:	711a      	strb	r2, [r3, #4]
    975c:	e022      	b.n	97a4 <ACE_disable_comp+0xe0>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
    975e:	f240 0100 	movw	r1, #0
    9762:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9766:	7bf8      	ldrb	r0, [r7, #15]
    9768:	f240 0200 	movw	r2, #0
    976c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9770:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9774:	4663      	mov	r3, ip
    9776:	ea4f 0343 	mov.w	r3, r3, lsl #1
    977a:	4463      	add	r3, ip
    977c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9780:	4413      	add	r3, r2
    9782:	f503 7308 	add.w	r3, r3, #544	; 0x220
    9786:	7a1b      	ldrb	r3, [r3, #8]
    9788:	b2db      	uxtb	r3, r3
    978a:	461a      	mov	r2, r3
    978c:	f002 02ef 	and.w	r2, r2, #239	; 0xef
    9790:	4603      	mov	r3, r0
    9792:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9796:	4403      	add	r3, r0
    9798:	ea4f 1303 	mov.w	r3, r3, lsl #4
    979c:	440b      	add	r3, r1
    979e:	f503 7308 	add.w	r3, r3, #544	; 0x220
    97a2:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    97a4:	f240 0300 	movw	r3, #0
    97a8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    97ac:	697a      	ldr	r2, [r7, #20]
    97ae:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    97b2:	f107 071c 	add.w	r7, r7, #28
    97b6:	46bd      	mov	sp, r7
    97b8:	bc80      	pop	{r7}
    97ba:	4770      	bx	lr

000097bc <ACE_enable_comp_rise_irq>:
 */
void ACE_enable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    97bc:	b480      	push	{r7}
    97be:	b083      	sub	sp, #12
    97c0:	af00      	add	r7, sp, #0
    97c2:	4603      	mov	r3, r0
    97c4:	71fb      	strb	r3, [r7, #7]
    ASSERT( comp_id < NB_OF_COMPARATORS );
    97c6:	79fb      	ldrb	r3, [r7, #7]
    97c8:	2b09      	cmp	r3, #9
    97ca:	d900      	bls.n	97ce <ACE_enable_comp_rise_irq+0x12>
    97cc:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    97ce:	f240 0300 	movw	r3, #0
    97d2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    97d6:	f240 0200 	movw	r2, #0
    97da:	f2c4 0202 	movt	r2, #16386	; 0x4002
    97de:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    97e2:	f102 020c 	add.w	r2, r2, #12
    97e6:	6811      	ldr	r1, [r2, #0]
    97e8:	79fa      	ldrb	r2, [r7, #7]
    97ea:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    97ee:	fa00 f202 	lsl.w	r2, r0, r2
    97f2:	ea41 0202 	orr.w	r2, r1, r2
    97f6:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    97fa:	f103 030c 	add.w	r3, r3, #12
    97fe:	601a      	str	r2, [r3, #0]
}
    9800:	f107 070c 	add.w	r7, r7, #12
    9804:	46bd      	mov	sp, r7
    9806:	bc80      	pop	{r7}
    9808:	4770      	bx	lr
    980a:	bf00      	nop

0000980c <ACE_disable_comp_rise_irq>:
 */
void ACE_disable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    980c:	b480      	push	{r7}
    980e:	b085      	sub	sp, #20
    9810:	af00      	add	r7, sp, #0
    9812:	4603      	mov	r3, r0
    9814:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9816:	79fb      	ldrb	r3, [r7, #7]
    9818:	2b09      	cmp	r3, #9
    981a:	d900      	bls.n	981e <ACE_disable_comp_rise_irq+0x12>
    981c:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    981e:	f240 0300 	movw	r3, #0
    9822:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9826:	f240 0200 	movw	r2, #0
    982a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    982e:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    9832:	f102 020c 	add.w	r2, r2, #12
    9836:	6811      	ldr	r1, [r2, #0]
    9838:	79fa      	ldrb	r2, [r7, #7]
    983a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    983e:	fa00 f202 	lsl.w	r2, r0, r2
    9842:	ea6f 0202 	mvn.w	r2, r2
    9846:	ea01 0202 	and.w	r2, r1, r2
    984a:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    984e:	f103 030c 	add.w	r3, r3, #12
    9852:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
    9854:	f240 0300 	movw	r3, #0
    9858:	f2c4 0302 	movt	r3, #16386	; 0x4002
    985c:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9860:	f103 030c 	add.w	r3, r3, #12
    9864:	681b      	ldr	r3, [r3, #0]
    9866:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    9868:	68fb      	ldr	r3, [r7, #12]
    986a:	f103 0301 	add.w	r3, r3, #1
    986e:	60fb      	str	r3, [r7, #12]
}
    9870:	f107 0714 	add.w	r7, r7, #20
    9874:	46bd      	mov	sp, r7
    9876:	bc80      	pop	{r7}
    9878:	4770      	bx	lr
    987a:	bf00      	nop

0000987c <ACE_clear_comp_rise_irq>:
 */
void ACE_clear_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    987c:	b480      	push	{r7}
    987e:	b085      	sub	sp, #20
    9880:	af00      	add	r7, sp, #0
    9882:	4603      	mov	r3, r0
    9884:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9886:	79fb      	ldrb	r3, [r7, #7]
    9888:	2b09      	cmp	r3, #9
    988a:	d900      	bls.n	988e <ACE_clear_comp_rise_irq+0x12>
    988c:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    988e:	f240 0300 	movw	r3, #0
    9892:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9896:	f240 0200 	movw	r2, #0
    989a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    989e:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    98a2:	f102 0214 	add.w	r2, r2, #20
    98a6:	6811      	ldr	r1, [r2, #0]
    98a8:	79fa      	ldrb	r2, [r7, #7]
    98aa:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    98ae:	fa00 f202 	lsl.w	r2, r0, r2
    98b2:	ea41 0202 	orr.w	r2, r1, r2
    98b6:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    98ba:	f103 0314 	add.w	r3, r3, #20
    98be:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
    98c0:	f240 0300 	movw	r3, #0
    98c4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    98c8:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    98cc:	f103 0314 	add.w	r3, r3, #20
    98d0:	681b      	ldr	r3, [r3, #0]
    98d2:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    98d4:	68fb      	ldr	r3, [r7, #12]
    98d6:	f103 0301 	add.w	r3, r3, #1
    98da:	60fb      	str	r3, [r7, #12]
}
    98dc:	f107 0714 	add.w	r7, r7, #20
    98e0:	46bd      	mov	sp, r7
    98e2:	bc80      	pop	{r7}
    98e4:	4770      	bx	lr
    98e6:	bf00      	nop

000098e8 <ACE_enable_comp_fall_irq>:
 */
void ACE_enable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    98e8:	b480      	push	{r7}
    98ea:	b083      	sub	sp, #12
    98ec:	af00      	add	r7, sp, #0
    98ee:	4603      	mov	r3, r0
    98f0:	71fb      	strb	r3, [r7, #7]
    ASSERT( comp_id < NB_OF_COMPARATORS );
    98f2:	79fb      	ldrb	r3, [r7, #7]
    98f4:	2b09      	cmp	r3, #9
    98f6:	d900      	bls.n	98fa <ACE_enable_comp_fall_irq+0x12>
    98f8:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    98fa:	f240 0300 	movw	r3, #0
    98fe:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9902:	f240 0200 	movw	r2, #0
    9906:	f2c4 0202 	movt	r2, #16386	; 0x4002
    990a:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    990e:	f102 020c 	add.w	r2, r2, #12
    9912:	6811      	ldr	r1, [r2, #0]
    9914:	79fa      	ldrb	r2, [r7, #7]
    9916:	f04f 0001 	mov.w	r0, #1
    991a:	fa00 f202 	lsl.w	r2, r0, r2
    991e:	ea41 0202 	orr.w	r2, r1, r2
    9922:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9926:	f103 030c 	add.w	r3, r3, #12
    992a:	601a      	str	r2, [r3, #0]
}
    992c:	f107 070c 	add.w	r7, r7, #12
    9930:	46bd      	mov	sp, r7
    9932:	bc80      	pop	{r7}
    9934:	4770      	bx	lr
    9936:	bf00      	nop

00009938 <ACE_disable_comp_fall_irq>:
 */
void ACE_disable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    9938:	b480      	push	{r7}
    993a:	b085      	sub	sp, #20
    993c:	af00      	add	r7, sp, #0
    993e:	4603      	mov	r3, r0
    9940:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9942:	79fb      	ldrb	r3, [r7, #7]
    9944:	2b09      	cmp	r3, #9
    9946:	d900      	bls.n	994a <ACE_disable_comp_fall_irq+0x12>
    9948:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    994a:	f240 0300 	movw	r3, #0
    994e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9952:	f240 0200 	movw	r2, #0
    9956:	f2c4 0202 	movt	r2, #16386	; 0x4002
    995a:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    995e:	f102 020c 	add.w	r2, r2, #12
    9962:	6811      	ldr	r1, [r2, #0]
    9964:	79fa      	ldrb	r2, [r7, #7]
    9966:	f04f 0001 	mov.w	r0, #1
    996a:	fa00 f202 	lsl.w	r2, r0, r2
    996e:	ea6f 0202 	mvn.w	r2, r2
    9972:	ea01 0202 	and.w	r2, r1, r2
    9976:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    997a:	f103 030c 	add.w	r3, r3, #12
    997e:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
    9980:	f240 0300 	movw	r3, #0
    9984:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9988:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    998c:	f103 030c 	add.w	r3, r3, #12
    9990:	681b      	ldr	r3, [r3, #0]
    9992:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    9994:	68fb      	ldr	r3, [r7, #12]
    9996:	f103 0301 	add.w	r3, r3, #1
    999a:	60fb      	str	r3, [r7, #12]
}
    999c:	f107 0714 	add.w	r7, r7, #20
    99a0:	46bd      	mov	sp, r7
    99a2:	bc80      	pop	{r7}
    99a4:	4770      	bx	lr
    99a6:	bf00      	nop

000099a8 <ACE_clear_comp_fall_irq>:
 */
void ACE_clear_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    99a8:	b480      	push	{r7}
    99aa:	b085      	sub	sp, #20
    99ac:	af00      	add	r7, sp, #0
    99ae:	4603      	mov	r3, r0
    99b0:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    99b2:	79fb      	ldrb	r3, [r7, #7]
    99b4:	2b09      	cmp	r3, #9
    99b6:	d900      	bls.n	99ba <ACE_clear_comp_fall_irq+0x12>
    99b8:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    99ba:	f240 0300 	movw	r3, #0
    99be:	f2c4 0302 	movt	r3, #16386	; 0x4002
    99c2:	f240 0200 	movw	r2, #0
    99c6:	f2c4 0202 	movt	r2, #16386	; 0x4002
    99ca:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    99ce:	f102 0214 	add.w	r2, r2, #20
    99d2:	6811      	ldr	r1, [r2, #0]
    99d4:	79fa      	ldrb	r2, [r7, #7]
    99d6:	f04f 0001 	mov.w	r0, #1
    99da:	fa00 f202 	lsl.w	r2, r0, r2
    99de:	ea41 0202 	orr.w	r2, r1, r2
    99e2:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    99e6:	f103 0314 	add.w	r3, r3, #20
    99ea:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
    99ec:	f240 0300 	movw	r3, #0
    99f0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    99f4:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    99f8:	f103 0314 	add.w	r3, r3, #20
    99fc:	681b      	ldr	r3, [r3, #0]
    99fe:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    9a00:	68fb      	ldr	r3, [r7, #12]
    9a02:	f103 0301 	add.w	r3, r3, #1
    9a06:	60fb      	str	r3, [r7, #12]
}
    9a08:	f107 0714 	add.w	r7, r7, #20
    9a0c:	46bd      	mov	sp, r7
    9a0e:	bc80      	pop	{r7}
    9a10:	4770      	bx	lr
    9a12:	bf00      	nop

00009a14 <ACE_get_comp_status>:

/*-------------------------------------------------------------------------*//**
 * Returns the raw analog quad comparator status.
 */
uint32_t ACE_get_comp_status( void )
{
    9a14:	b480      	push	{r7}
    9a16:	af00      	add	r7, sp, #0
    return ACE->COMP_IRQ;
    9a18:	f240 0300 	movw	r3, #0
    9a1c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9a20:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9a24:	f103 0310 	add.w	r3, r3, #16
    9a28:	681b      	ldr	r3, [r3, #0]
}
    9a2a:	4618      	mov	r0, r3
    9a2c:	46bd      	mov	sp, r7
    9a2e:	bc80      	pop	{r7}
    9a30:	4770      	bx	lr
    9a32:	bf00      	nop

00009a34 <ACE_get_channel_count>:
uint32_t
ACE_get_channel_count
(
    void
)
{
    9a34:	b480      	push	{r7}
    9a36:	af00      	add	r7, sp, #0
    return (uint32_t)ACE_NB_OF_INPUT_CHANNELS;
    9a38:	f04f 0303 	mov.w	r3, #3
}
    9a3c:	4618      	mov	r0, r3
    9a3e:	46bd      	mov	sp, r7
    9a40:	bc80      	pop	{r7}
    9a42:	4770      	bx	lr

00009a44 <ACE_get_first_channel>:
ace_channel_handle_t
ACE_get_first_channel
(
    void
)
{
    9a44:	b480      	push	{r7}
    9a46:	b083      	sub	sp, #12
    9a48:	af00      	add	r7, sp, #0
    ace_channel_handle_t channel_handle;
    
    channel_handle = (ace_channel_handle_t)0;
    9a4a:	f04f 0300 	mov.w	r3, #0
    9a4e:	71fb      	strb	r3, [r7, #7]
    
    return channel_handle;
    9a50:	79fb      	ldrb	r3, [r7, #7]
}
    9a52:	4618      	mov	r0, r3
    9a54:	f107 070c 	add.w	r7, r7, #12
    9a58:	46bd      	mov	sp, r7
    9a5a:	bc80      	pop	{r7}
    9a5c:	4770      	bx	lr
    9a5e:	bf00      	nop

00009a60 <ACE_get_next_channel>:
ace_channel_handle_t
ACE_get_next_channel
(
    ace_channel_handle_t channel_handle
)
{
    9a60:	b480      	push	{r7}
    9a62:	b083      	sub	sp, #12
    9a64:	af00      	add	r7, sp, #0
    9a66:	4603      	mov	r3, r0
    9a68:	71fb      	strb	r3, [r7, #7]
    ++channel_handle;
    9a6a:	79fb      	ldrb	r3, [r7, #7]
    9a6c:	f103 0301 	add.w	r3, r3, #1
    9a70:	71fb      	strb	r3, [r7, #7]
    
    if ( channel_handle >= NB_OF_ACE_CHANNEL_HANDLES )
    9a72:	79fb      	ldrb	r3, [r7, #7]
    9a74:	2b02      	cmp	r3, #2
    9a76:	d902      	bls.n	9a7e <ACE_get_next_channel+0x1e>
    {
         channel_handle = (ace_channel_handle_t)0;
    9a78:	f04f 0300 	mov.w	r3, #0
    9a7c:	71fb      	strb	r3, [r7, #7]
    }
    
    return channel_handle;
    9a7e:	79fb      	ldrb	r3, [r7, #7]
}
    9a80:	4618      	mov	r0, r3
    9a82:	f107 070c 	add.w	r7, r7, #12
    9a86:	46bd      	mov	sp, r7
    9a88:	bc80      	pop	{r7}
    9a8a:	4770      	bx	lr

00009a8c <ACE_get_channel_handle>:
ace_channel_handle_t
ACE_get_channel_handle
(
    const uint8_t * p_sz_channel_name
)
{
    9a8c:	b580      	push	{r7, lr}
    9a8e:	b084      	sub	sp, #16
    9a90:	af00      	add	r7, sp, #0
    9a92:	6078      	str	r0, [r7, #4]
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    9a94:	f04f 0303 	mov.w	r3, #3
    9a98:	72fb      	strb	r3, [r7, #11]
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    9a9a:	f04f 0300 	mov.w	r3, #0
    9a9e:	813b      	strh	r3, [r7, #8]
    9aa0:	e025      	b.n	9aee <ACE_get_channel_handle+0x62>
    {
        if ( g_ace_channel_desc_table[channel_idx].p_sz_channel_name != 0 )
    9aa2:	893a      	ldrh	r2, [r7, #8]
    9aa4:	f240 0350 	movw	r3, #80	; 0x50
    9aa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9aac:	ea4f 1202 	mov.w	r2, r2, lsl #4
    9ab0:	4413      	add	r3, r2
    9ab2:	681b      	ldr	r3, [r3, #0]
    9ab4:	2b00      	cmp	r3, #0
    9ab6:	d016      	beq.n	9ae6 <ACE_get_channel_handle+0x5a>
        {
            int32_t diff;
            diff = strncmp( (const char*)p_sz_channel_name, (const char*)g_ace_channel_desc_table[channel_idx].p_sz_channel_name, (size_t)MAX_CHANNEL_NAME_LENGTH );
    9ab8:	893a      	ldrh	r2, [r7, #8]
    9aba:	f240 0350 	movw	r3, #80	; 0x50
    9abe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9ac2:	ea4f 1202 	mov.w	r2, r2, lsl #4
    9ac6:	4413      	add	r3, r2
    9ac8:	681b      	ldr	r3, [r3, #0]
    9aca:	6878      	ldr	r0, [r7, #4]
    9acc:	4619      	mov	r1, r3
    9ace:	f04f 0214 	mov.w	r2, #20
    9ad2:	f00b fab9 	bl	15048 <strncmp>
    9ad6:	4603      	mov	r3, r0
    9ad8:	60fb      	str	r3, [r7, #12]
            if ( 0 == diff )
    9ada:	68fb      	ldr	r3, [r7, #12]
    9adc:	2b00      	cmp	r3, #0
    9ade:	d102      	bne.n	9ae6 <ACE_get_channel_handle+0x5a>
            {
                /* channel name found. */
                channel_handle = (ace_channel_handle_t)channel_idx;
    9ae0:	893b      	ldrh	r3, [r7, #8]
    9ae2:	72fb      	strb	r3, [r7, #11]
                break;
    9ae4:	e006      	b.n	9af4 <ACE_get_channel_handle+0x68>
)
{
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    9ae6:	893b      	ldrh	r3, [r7, #8]
    9ae8:	f103 0301 	add.w	r3, r3, #1
    9aec:	813b      	strh	r3, [r7, #8]
    9aee:	893b      	ldrh	r3, [r7, #8]
    9af0:	2b02      	cmp	r3, #2
    9af2:	d9d6      	bls.n	9aa2 <ACE_get_channel_handle+0x16>
                channel_handle = (ace_channel_handle_t)channel_idx;
                break;
            }
        }
    }
    return channel_handle;
    9af4:	7afb      	ldrb	r3, [r7, #11]
}
    9af6:	4618      	mov	r0, r3
    9af8:	f107 0710 	add.w	r7, r7, #16
    9afc:	46bd      	mov	sp, r7
    9afe:	bd80      	pop	{r7, pc}

00009b00 <ACE_get_input_channel_handle>:
ace_channel_handle_t
ACE_get_input_channel_handle
(
    adc_channel_id_t    channel_id
)
{
    9b00:	b480      	push	{r7}
    9b02:	b085      	sub	sp, #20
    9b04:	af00      	add	r7, sp, #0
    9b06:	4603      	mov	r3, r0
    9b08:	71fb      	strb	r3, [r7, #7]
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    9b0a:	f04f 0303 	mov.w	r3, #3
    9b0e:	73fb      	strb	r3, [r7, #15]
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    9b10:	f04f 0300 	mov.w	r3, #0
    9b14:	81bb      	strh	r3, [r7, #12]
    9b16:	e012      	b.n	9b3e <ACE_get_input_channel_handle+0x3e>
    {
        if ( g_ace_channel_desc_table[channel_idx].signal_id == channel_id )
    9b18:	89ba      	ldrh	r2, [r7, #12]
    9b1a:	f240 0350 	movw	r3, #80	; 0x50
    9b1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9b22:	ea4f 1202 	mov.w	r2, r2, lsl #4
    9b26:	4413      	add	r3, r2
    9b28:	791b      	ldrb	r3, [r3, #4]
    9b2a:	79fa      	ldrb	r2, [r7, #7]
    9b2c:	429a      	cmp	r2, r3
    9b2e:	d102      	bne.n	9b36 <ACE_get_input_channel_handle+0x36>
        {
            /* channel ID found. */
            channel_handle = (ace_channel_handle_t)channel_idx;
    9b30:	89bb      	ldrh	r3, [r7, #12]
    9b32:	73fb      	strb	r3, [r7, #15]
            break;
    9b34:	e006      	b.n	9b44 <ACE_get_input_channel_handle+0x44>
)
{
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    9b36:	89bb      	ldrh	r3, [r7, #12]
    9b38:	f103 0301 	add.w	r3, r3, #1
    9b3c:	81bb      	strh	r3, [r7, #12]
    9b3e:	89bb      	ldrh	r3, [r7, #12]
    9b40:	2b02      	cmp	r3, #2
    9b42:	d9e9      	bls.n	9b18 <ACE_get_input_channel_handle+0x18>
            /* channel ID found. */
            channel_handle = (ace_channel_handle_t)channel_idx;
            break;
        }
    }
    return channel_handle;
    9b44:	7bfb      	ldrb	r3, [r7, #15]
}
    9b46:	4618      	mov	r0, r3
    9b48:	f107 0714 	add.w	r7, r7, #20
    9b4c:	46bd      	mov	sp, r7
    9b4e:	bc80      	pop	{r7}
    9b50:	4770      	bx	lr
    9b52:	bf00      	nop

00009b54 <ACE_get_ppe_sample>:
uint16_t
ACE_get_ppe_sample
(
    ace_channel_handle_t channel_handle
)
{
    9b54:	b480      	push	{r7}
    9b56:	b085      	sub	sp, #20
    9b58:	af00      	add	r7, sp, #0
    9b5a:	4603      	mov	r3, r0
    9b5c:	71fb      	strb	r3, [r7, #7]
    uint16_t sample;
    uint16_t ppe_offset;
    
    ppe_offset = g_ace_channel_desc_table[channel_handle].signal_ppe_offset;
    9b5e:	79fa      	ldrb	r2, [r7, #7]
    9b60:	f240 0350 	movw	r3, #80	; 0x50
    9b64:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9b68:	ea4f 1202 	mov.w	r2, r2, lsl #4
    9b6c:	4413      	add	r3, r2
    9b6e:	88db      	ldrh	r3, [r3, #6]
    9b70:	81fb      	strh	r3, [r7, #14]
    sample = (uint16_t)(ACE->PPE_RAM_DATA[ppe_offset] >> 16u);
    9b72:	f240 0300 	movw	r3, #0
    9b76:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9b7a:	89fa      	ldrh	r2, [r7, #14]
    9b7c:	f502 62c0 	add.w	r2, r2, #1536	; 0x600
    9b80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    9b84:	ea4f 4313 	mov.w	r3, r3, lsr #16
    9b88:	81bb      	strh	r3, [r7, #12]
    
    /* Check that the PPE processing did not result into a negative value.*/
    if((sample & 0x8000u) > 0u)
    9b8a:	89bb      	ldrh	r3, [r7, #12]
    9b8c:	b21b      	sxth	r3, r3
    9b8e:	2b00      	cmp	r3, #0
    9b90:	da02      	bge.n	9b98 <ACE_get_ppe_sample+0x44>
    {
        /* Normalize negative value to zero. */
        sample = 0u;
    9b92:	f04f 0300 	mov.w	r3, #0
    9b96:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample;
    9b98:	89bb      	ldrh	r3, [r7, #12]
}
    9b9a:	4618      	mov	r0, r3
    9b9c:	f107 0714 	add.w	r7, r7, #20
    9ba0:	46bd      	mov	sp, r7
    9ba2:	bc80      	pop	{r7}
    9ba4:	4770      	bx	lr
    9ba6:	bf00      	nop

00009ba8 <BrownOut_1_5V_IRQHandler>:
#elif defined( __ICCARM__ )
__irq void BrownOut_1_5V_IRQHandler( void )
#else
void BrownOut_1_5V_IRQHandler( void )
#endif
{
    9ba8:	4668      	mov	r0, sp
    9baa:	f020 0107 	bic.w	r1, r0, #7
    9bae:	468d      	mov	sp, r1
    9bb0:	b481      	push	{r0, r7}
    9bb2:	b082      	sub	sp, #8
    9bb4:	af00      	add	r7, sp, #0
     * Reduce frequency to 3MHz.
     * 	1) Select RC oscillator as CLKC clock source.
     *  2) Set divider to maximum allowed value (divide by 28).
     *  3) Set glitchless mux to use CLKC as MSS clock source.
     */
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~CLKC_SOURCE_MASK) | CLKC_SOURCE_VALUE;
    9bb6:	f242 0300 	movw	r3, #8192	; 0x2000
    9bba:	f2ce 0304 	movt	r3, #57348	; 0xe004
    9bbe:	f242 0200 	movw	r2, #8192	; 0x2000
    9bc2:	f2ce 0204 	movt	r2, #57348	; 0xe004
    9bc6:	6d12      	ldr	r2, [r2, #80]	; 0x50
    9bc8:	f442 22e0 	orr.w	r2, r2, #458752	; 0x70000
    9bcc:	651a      	str	r2, [r3, #80]	; 0x50
    SYSREG->MSS_CCC_DIV_CR = (SYSREG->MSS_CCC_DIV_CR & ~GLC_DIV_MASK) | GLC_DIV_VALUE;
    9bce:	f242 0300 	movw	r3, #8192	; 0x2000
    9bd2:	f2ce 0304 	movt	r3, #57348	; 0xe004
    9bd6:	f242 0200 	movw	r2, #8192	; 0x2000
    9bda:	f2ce 0204 	movt	r2, #57348	; 0xe004
    9bde:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
    9be0:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
    9be4:	f442 1270 	orr.w	r2, r2, #3932160	; 0x3c0000
    9be8:	64da      	str	r2, [r3, #76]	; 0x4c
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~GLMUX_MASK) | GLMUX_VALUE;
    9bea:	f242 0300 	movw	r3, #8192	; 0x2000
    9bee:	f2ce 0304 	movt	r3, #57348	; 0xe004
    9bf2:	f242 0200 	movw	r2, #8192	; 0x2000
    9bf6:	f2ce 0204 	movt	r2, #57348	; 0xe004
    9bfa:	6d12      	ldr	r2, [r2, #80]	; 0x50
    9bfc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
    9c00:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
    9c04:	651a      	str	r2, [r3, #80]	; 0x50
	
    /*
     * Wait for supplies to become stable.
     */
    delay_count = STABLE_SUPPLY_DELAY;
    9c06:	f04f 0364 	mov.w	r3, #100	; 0x64
    9c0a:	603b      	str	r3, [r7, #0]
    do
    {
        brownout_status = SYSREG->DEVICE_SR & BROWNOUT_SYNCN_MASK;
    9c0c:	f242 0300 	movw	r3, #8192	; 0x2000
    9c10:	f2ce 0304 	movt	r3, #57348	; 0xe004
    9c14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    9c16:	f003 0303 	and.w	r3, r3, #3
    9c1a:	607b      	str	r3, [r7, #4]
        if ( NO_BROWNOUT == brownout_status )
    9c1c:	687b      	ldr	r3, [r7, #4]
    9c1e:	2b03      	cmp	r3, #3
    9c20:	d104      	bne.n	9c2c <BrownOut_1_5V_IRQHandler+0x84>
        {
            --delay_count;
    9c22:	683b      	ldr	r3, [r7, #0]
    9c24:	f103 33ff 	add.w	r3, r3, #4294967295
    9c28:	603b      	str	r3, [r7, #0]
    9c2a:	e002      	b.n	9c32 <BrownOut_1_5V_IRQHandler+0x8a>
        }
        else
        {
            delay_count = STABLE_SUPPLY_DELAY;
    9c2c:	f04f 0364 	mov.w	r3, #100	; 0x64
    9c30:	603b      	str	r3, [r7, #0]
        }
    } while ( delay_count != 0 );
    9c32:	683b      	ldr	r3, [r7, #0]
    9c34:	2b00      	cmp	r3, #0
    9c36:	d1e9      	bne.n	9c0c <BrownOut_1_5V_IRQHandler+0x64>
	
    /*
     * Issue system reset request.
     */
    SCB->AIRCR = SYS_RESET_REQUEST;
    9c38:	f64e 5300 	movw	r3, #60672	; 0xed00
    9c3c:	f2ce 0300 	movt	r3, #57344	; 0xe000
    9c40:	f240 0204 	movw	r2, #4
    9c44:	f2c0 52fa 	movt	r2, #1530	; 0x5fa
    9c48:	60da      	str	r2, [r3, #12]
}
    9c4a:	f107 0708 	add.w	r7, r7, #8
    9c4e:	46bd      	mov	sp, r7
    9c50:	bc81      	pop	{r0, r7}
    9c52:	4685      	mov	sp, r0
    9c54:	4770      	bx	lr
    9c56:	bf00      	nop

00009c58 <__get_PSP>:
 * Return the actual process stack pointer
 */
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;
    9c58:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, psp\n\t" 
    9c5c:	f3ef 8409 	mrs	r4, PSP
    9c60:	4620      	mov	r0, r4
    9c62:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
    9c64:	4623      	mov	r3, r4
}
    9c66:	4618      	mov	r0, r3

00009c68 <__set_PSP>:
 * Assign the value ProcessStackPointer to the MSP 
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
    9c68:	4603      	mov	r3, r0
  __ASM volatile ("MSR psp, %0\n\t"
    9c6a:	f383 8809 	msr	PSP, r3
    9c6e:	4770      	bx	lr

00009c70 <__get_MSP>:
 * Cortex processor register
 */
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;
    9c70:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, msp\n\t" 
    9c74:	f3ef 8408 	mrs	r4, MSP
    9c78:	4620      	mov	r0, r4
    9c7a:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
    9c7c:	4623      	mov	r3, r4
}
    9c7e:	4618      	mov	r0, r3

00009c80 <__set_MSP>:
 * Assign the value mainStackPointer to the MSP 
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
    9c80:	4603      	mov	r3, r0
  __ASM volatile ("MSR msp, %0\n\t"
    9c82:	f383 8808 	msr	MSP, r3
    9c86:	4770      	bx	lr

00009c88 <__get_BASEPRI>:
 * @return BasePriority
 *
 * Return the content of the base priority register
 */
uint32_t __get_BASEPRI(void)
{
    9c88:	b480      	push	{r7}
    9c8a:	b083      	sub	sp, #12
    9c8c:	af00      	add	r7, sp, #0
  uint32_t result=0;
    9c8e:	f04f 0300 	mov.w	r3, #0
    9c92:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
    9c94:	f3ef 8312 	mrs	r3, BASEPRI_MASK
    9c98:	607b      	str	r3, [r7, #4]
  return(result);
    9c9a:	687b      	ldr	r3, [r7, #4]
}
    9c9c:	4618      	mov	r0, r3
    9c9e:	f107 070c 	add.w	r7, r7, #12
    9ca2:	46bd      	mov	sp, r7
    9ca4:	bc80      	pop	{r7}
    9ca6:	4770      	bx	lr

00009ca8 <__set_BASEPRI>:
 * @param  basePri  BasePriority
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
    9ca8:	b480      	push	{r7}
    9caa:	b083      	sub	sp, #12
    9cac:	af00      	add	r7, sp, #0
    9cae:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
    9cb0:	687b      	ldr	r3, [r7, #4]
    9cb2:	f383 8811 	msr	BASEPRI, r3
}
    9cb6:	f107 070c 	add.w	r7, r7, #12
    9cba:	46bd      	mov	sp, r7
    9cbc:	bc80      	pop	{r7}
    9cbe:	4770      	bx	lr

00009cc0 <__get_PRIMASK>:
 * @return PriMask
 *
 * Return state of the priority mask bit from the priority mask register
 */
uint32_t __get_PRIMASK(void)
{
    9cc0:	b480      	push	{r7}
    9cc2:	b083      	sub	sp, #12
    9cc4:	af00      	add	r7, sp, #0
  uint32_t result=0;
    9cc6:	f04f 0300 	mov.w	r3, #0
    9cca:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    9ccc:	f3ef 8310 	mrs	r3, PRIMASK
    9cd0:	607b      	str	r3, [r7, #4]
  return(result);
    9cd2:	687b      	ldr	r3, [r7, #4]
}
    9cd4:	4618      	mov	r0, r3
    9cd6:	f107 070c 	add.w	r7, r7, #12
    9cda:	46bd      	mov	sp, r7
    9cdc:	bc80      	pop	{r7}
    9cde:	4770      	bx	lr

00009ce0 <__set_PRIMASK>:
 * @param  priMask  PriMask
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
    9ce0:	b480      	push	{r7}
    9ce2:	b083      	sub	sp, #12
    9ce4:	af00      	add	r7, sp, #0
    9ce6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
    9ce8:	687b      	ldr	r3, [r7, #4]
    9cea:	f383 8810 	msr	PRIMASK, r3
}
    9cee:	f107 070c 	add.w	r7, r7, #12
    9cf2:	46bd      	mov	sp, r7
    9cf4:	bc80      	pop	{r7}
    9cf6:	4770      	bx	lr

00009cf8 <__get_FAULTMASK>:
 * @return FaultMask
 *
 * Return the content of the fault mask register
 */
uint32_t __get_FAULTMASK(void)
{
    9cf8:	b480      	push	{r7}
    9cfa:	b083      	sub	sp, #12
    9cfc:	af00      	add	r7, sp, #0
  uint32_t result=0;
    9cfe:	f04f 0300 	mov.w	r3, #0
    9d02:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
    9d04:	f3ef 8313 	mrs	r3, FAULTMASK
    9d08:	607b      	str	r3, [r7, #4]
  return(result);
    9d0a:	687b      	ldr	r3, [r7, #4]
}
    9d0c:	4618      	mov	r0, r3
    9d0e:	f107 070c 	add.w	r7, r7, #12
    9d12:	46bd      	mov	sp, r7
    9d14:	bc80      	pop	{r7}
    9d16:	4770      	bx	lr

00009d18 <__set_FAULTMASK>:
 * @param  faultMask  faultMask value
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
    9d18:	b480      	push	{r7}
    9d1a:	b083      	sub	sp, #12
    9d1c:	af00      	add	r7, sp, #0
    9d1e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
    9d20:	687b      	ldr	r3, [r7, #4]
    9d22:	f383 8813 	msr	FAULTMASK, r3
}
    9d26:	f107 070c 	add.w	r7, r7, #12
    9d2a:	46bd      	mov	sp, r7
    9d2c:	bc80      	pop	{r7}
    9d2e:	4770      	bx	lr

00009d30 <__get_CONTROL>:
*  @return Control value
 *
 * Return the content of the control register
 */
uint32_t __get_CONTROL(void)
{
    9d30:	b480      	push	{r7}
    9d32:	b083      	sub	sp, #12
    9d34:	af00      	add	r7, sp, #0
  uint32_t result=0;
    9d36:	f04f 0300 	mov.w	r3, #0
    9d3a:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, control" : "=r" (result) );
    9d3c:	f3ef 8314 	mrs	r3, CONTROL
    9d40:	607b      	str	r3, [r7, #4]
  return(result);
    9d42:	687b      	ldr	r3, [r7, #4]
}
    9d44:	4618      	mov	r0, r3
    9d46:	f107 070c 	add.w	r7, r7, #12
    9d4a:	46bd      	mov	sp, r7
    9d4c:	bc80      	pop	{r7}
    9d4e:	4770      	bx	lr

00009d50 <__set_CONTROL>:
 * @param  control  Control value
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
    9d50:	b480      	push	{r7}
    9d52:	b083      	sub	sp, #12
    9d54:	af00      	add	r7, sp, #0
    9d56:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR control, %0" : : "r" (control) );
    9d58:	687b      	ldr	r3, [r7, #4]
    9d5a:	f383 8814 	msr	CONTROL, r3
}
    9d5e:	f107 070c 	add.w	r7, r7, #12
    9d62:	46bd      	mov	sp, r7
    9d64:	bc80      	pop	{r7}
    9d66:	4770      	bx	lr

00009d68 <__REV>:
 * @return        reversed value
 *
 * Reverse byte order in integer value
 */
uint32_t __REV(uint32_t value)
{
    9d68:	b480      	push	{r7}
    9d6a:	b085      	sub	sp, #20
    9d6c:	af00      	add	r7, sp, #0
    9d6e:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
    9d70:	f04f 0300 	mov.w	r3, #0
    9d74:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
    9d76:	687b      	ldr	r3, [r7, #4]
    9d78:	ba1b      	rev	r3, r3
    9d7a:	60fb      	str	r3, [r7, #12]
  return(result);
    9d7c:	68fb      	ldr	r3, [r7, #12]
}
    9d7e:	4618      	mov	r0, r3
    9d80:	f107 0714 	add.w	r7, r7, #20
    9d84:	46bd      	mov	sp, r7
    9d86:	bc80      	pop	{r7}
    9d88:	4770      	bx	lr
    9d8a:	bf00      	nop

00009d8c <__REV16>:
 * @return        reversed value
 *
 * Reverse byte order in unsigned short value
 */
uint32_t __REV16(uint16_t value)
{
    9d8c:	b480      	push	{r7}
    9d8e:	b085      	sub	sp, #20
    9d90:	af00      	add	r7, sp, #0
    9d92:	4603      	mov	r3, r0
    9d94:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
    9d96:	f04f 0300 	mov.w	r3, #0
    9d9a:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
    9d9c:	88fb      	ldrh	r3, [r7, #6]
    9d9e:	ba5b      	rev16	r3, r3
    9da0:	60fb      	str	r3, [r7, #12]
  return(result);
    9da2:	68fb      	ldr	r3, [r7, #12]
}
    9da4:	4618      	mov	r0, r3
    9da6:	f107 0714 	add.w	r7, r7, #20
    9daa:	46bd      	mov	sp, r7
    9dac:	bc80      	pop	{r7}
    9dae:	4770      	bx	lr

00009db0 <__REVSH>:
 * @return        reversed value
 *
 * Reverse byte order in signed short value with sign extension to integer
 */
int32_t __REVSH(int16_t value)
{
    9db0:	b480      	push	{r7}
    9db2:	b085      	sub	sp, #20
    9db4:	af00      	add	r7, sp, #0
    9db6:	4603      	mov	r3, r0
    9db8:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
    9dba:	f04f 0300 	mov.w	r3, #0
    9dbe:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
    9dc0:	88fb      	ldrh	r3, [r7, #6]
    9dc2:	badb      	revsh	r3, r3
    9dc4:	60fb      	str	r3, [r7, #12]
  return(result);
    9dc6:	68fb      	ldr	r3, [r7, #12]
}
    9dc8:	4618      	mov	r0, r3
    9dca:	f107 0714 	add.w	r7, r7, #20
    9dce:	46bd      	mov	sp, r7
    9dd0:	bc80      	pop	{r7}
    9dd2:	4770      	bx	lr

00009dd4 <__RBIT>:
 * @return        reversed value
 *
 * Reverse bit order of value
 */
uint32_t __RBIT(uint32_t value)
{
    9dd4:	b480      	push	{r7}
    9dd6:	b085      	sub	sp, #20
    9dd8:	af00      	add	r7, sp, #0
    9dda:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
    9ddc:	f04f 0300 	mov.w	r3, #0
    9de0:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
    9de2:	687b      	ldr	r3, [r7, #4]
    9de4:	fa93 f3a3 	rbit	r3, r3
    9de8:	60fb      	str	r3, [r7, #12]
   return(result);
    9dea:	68fb      	ldr	r3, [r7, #12]
}
    9dec:	4618      	mov	r0, r3
    9dee:	f107 0714 	add.w	r7, r7, #20
    9df2:	46bd      	mov	sp, r7
    9df4:	bc80      	pop	{r7}
    9df6:	4770      	bx	lr

00009df8 <__LDREXB>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 8 bit value
 */
uint8_t __LDREXB(uint8_t *addr)
{
    9df8:	b480      	push	{r7}
    9dfa:	b085      	sub	sp, #20
    9dfc:	af00      	add	r7, sp, #0
    9dfe:	6078      	str	r0, [r7, #4]
    uint8_t result=0;
    9e00:	f04f 0300 	mov.w	r3, #0
    9e04:	73fb      	strb	r3, [r7, #15]
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
    9e06:	687b      	ldr	r3, [r7, #4]
    9e08:	e8d3 3f4f 	ldrexb	r3, [r3]
    9e0c:	73fb      	strb	r3, [r7, #15]
   return(result);
    9e0e:	7bfb      	ldrb	r3, [r7, #15]
}
    9e10:	4618      	mov	r0, r3
    9e12:	f107 0714 	add.w	r7, r7, #20
    9e16:	46bd      	mov	sp, r7
    9e18:	bc80      	pop	{r7}
    9e1a:	4770      	bx	lr

00009e1c <__LDREXH>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 16 bit values
 */
uint16_t __LDREXH(uint16_t *addr)
{
    9e1c:	b480      	push	{r7}
    9e1e:	b085      	sub	sp, #20
    9e20:	af00      	add	r7, sp, #0
    9e22:	6078      	str	r0, [r7, #4]
    uint16_t result=0;
    9e24:	f04f 0300 	mov.w	r3, #0
    9e28:	81fb      	strh	r3, [r7, #14]
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
    9e2a:	687b      	ldr	r3, [r7, #4]
    9e2c:	e8d3 3f5f 	ldrexh	r3, [r3]
    9e30:	81fb      	strh	r3, [r7, #14]
   return(result);
    9e32:	89fb      	ldrh	r3, [r7, #14]
}
    9e34:	4618      	mov	r0, r3
    9e36:	f107 0714 	add.w	r7, r7, #20
    9e3a:	46bd      	mov	sp, r7
    9e3c:	bc80      	pop	{r7}
    9e3e:	4770      	bx	lr

00009e40 <__LDREXW>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 32 bit values
 */
uint32_t __LDREXW(uint32_t *addr)
{
    9e40:	b480      	push	{r7}
    9e42:	b085      	sub	sp, #20
    9e44:	af00      	add	r7, sp, #0
    9e46:	6078      	str	r0, [r7, #4]
    uint32_t result=0;
    9e48:	f04f 0300 	mov.w	r3, #0
    9e4c:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
    9e4e:	687b      	ldr	r3, [r7, #4]
    9e50:	e853 3f00 	ldrex	r3, [r3]
    9e54:	60fb      	str	r3, [r7, #12]
   return(result);
    9e56:	68fb      	ldr	r3, [r7, #12]
}
    9e58:	4618      	mov	r0, r3
    9e5a:	f107 0714 	add.w	r7, r7, #20
    9e5e:	46bd      	mov	sp, r7
    9e60:	bc80      	pop	{r7}
    9e62:	4770      	bx	lr

00009e64 <__STREXB>:
 * @return        successful / failed
 *
 * Exclusive STR command for 8 bit values
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
    9e64:	b480      	push	{r7}
    9e66:	b085      	sub	sp, #20
    9e68:	af00      	add	r7, sp, #0
    9e6a:	4603      	mov	r3, r0
    9e6c:	6039      	str	r1, [r7, #0]
    9e6e:	71fb      	strb	r3, [r7, #7]
   uint32_t result=0;
    9e70:	f04f 0300 	mov.w	r3, #0
    9e74:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
    9e76:	683b      	ldr	r3, [r7, #0]
    9e78:	79fa      	ldrb	r2, [r7, #7]
    9e7a:	e8c3 2f41 	strexb	r1, r2, [r3]
    9e7e:	460b      	mov	r3, r1
    9e80:	60fb      	str	r3, [r7, #12]
   return(result);
    9e82:	68fb      	ldr	r3, [r7, #12]
}
    9e84:	4618      	mov	r0, r3
    9e86:	f107 0714 	add.w	r7, r7, #20
    9e8a:	46bd      	mov	sp, r7
    9e8c:	bc80      	pop	{r7}
    9e8e:	4770      	bx	lr

00009e90 <__STREXH>:
 * @return        successful / failed
 *
 * Exclusive STR command for 16 bit values
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
    9e90:	b480      	push	{r7}
    9e92:	b085      	sub	sp, #20
    9e94:	af00      	add	r7, sp, #0
    9e96:	4603      	mov	r3, r0
    9e98:	6039      	str	r1, [r7, #0]
    9e9a:	80fb      	strh	r3, [r7, #6]
   uint32_t result=0;
    9e9c:	f04f 0300 	mov.w	r3, #0
    9ea0:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
    9ea2:	683b      	ldr	r3, [r7, #0]
    9ea4:	88fa      	ldrh	r2, [r7, #6]
    9ea6:	e8c3 2f51 	strexh	r1, r2, [r3]
    9eaa:	460b      	mov	r3, r1
    9eac:	60fb      	str	r3, [r7, #12]
   return(result);
    9eae:	68fb      	ldr	r3, [r7, #12]
}
    9eb0:	4618      	mov	r0, r3
    9eb2:	f107 0714 	add.w	r7, r7, #20
    9eb6:	46bd      	mov	sp, r7
    9eb8:	bc80      	pop	{r7}
    9eba:	4770      	bx	lr

00009ebc <__STREXW>:
 * @return        successful / failed
 *
 * Exclusive STR command for 32 bit values
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
    9ebc:	b480      	push	{r7}
    9ebe:	b085      	sub	sp, #20
    9ec0:	af00      	add	r7, sp, #0
    9ec2:	6078      	str	r0, [r7, #4]
    9ec4:	6039      	str	r1, [r7, #0]
   uint32_t result=0;
    9ec6:	f04f 0300 	mov.w	r3, #0
    9eca:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    9ecc:	683b      	ldr	r3, [r7, #0]
    9ece:	687a      	ldr	r2, [r7, #4]
    9ed0:	e843 2300 	strex	r3, r2, [r3]
    9ed4:	60fb      	str	r3, [r7, #12]
   return(result);
    9ed6:	68fb      	ldr	r3, [r7, #12]
}
    9ed8:	4618      	mov	r0, r3
    9eda:	f107 0714 	add.w	r7, r7, #20
    9ede:	46bd      	mov	sp, r7
    9ee0:	bc80      	pop	{r7}
    9ee2:	4770      	bx	lr

00009ee4 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
    9ee4:	b480      	push	{r7}
    9ee6:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    9ee8:	46bd      	mov	sp, r7
    9eea:	bc80      	pop	{r7}
    9eec:	4770      	bx	lr
    9eee:	bf00      	nop

00009ef0 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
    9ef0:	b580      	push	{r7, lr}
    9ef2:	b08a      	sub	sp, #40	; 0x28
    9ef4:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
    9ef6:	f24b 33b8 	movw	r3, #46008	; 0xb3b8
    9efa:	f2c0 0301 	movt	r3, #1
    9efe:	46bc      	mov	ip, r7
    9f00:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    9f02:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
    9f06:	f242 0300 	movw	r3, #8192	; 0x2000
    9f0a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    9f0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    9f10:	ea4f 0393 	mov.w	r3, r3, lsr #2
    9f14:	f003 0303 	and.w	r3, r3, #3
    9f18:	ea4f 0383 	mov.w	r3, r3, lsl #2
    9f1c:	f107 0228 	add.w	r2, r7, #40	; 0x28
    9f20:	4413      	add	r3, r2
    9f22:	f853 3c28 	ldr.w	r3, [r3, #-40]
    9f26:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
    9f28:	f242 0300 	movw	r3, #8192	; 0x2000
    9f2c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    9f30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    9f32:	ea4f 1313 	mov.w	r3, r3, lsr #4
    9f36:	f003 0303 	and.w	r3, r3, #3
    9f3a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    9f3e:	f107 0228 	add.w	r2, r7, #40	; 0x28
    9f42:	4413      	add	r3, r2
    9f44:	f853 3c28 	ldr.w	r3, [r3, #-40]
    9f48:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
    9f4a:	f242 0300 	movw	r3, #8192	; 0x2000
    9f4e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    9f52:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    9f54:	ea4f 1393 	mov.w	r3, r3, lsr #6
    9f58:	f003 0303 	and.w	r3, r3, #3
    9f5c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    9f60:	f107 0228 	add.w	r2, r7, #40	; 0x28
    9f64:	4413      	add	r3, r2
    9f66:	f853 3c28 	ldr.w	r3, [r3, #-40]
    9f6a:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
    9f6c:	f242 0300 	movw	r3, #8192	; 0x2000
    9f70:	f2ce 0304 	movt	r3, #57348	; 0xe004
    9f74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    9f76:	ea4f 2313 	mov.w	r3, r3, lsr #8
    9f7a:	f003 031f 	and.w	r3, r3, #31
    9f7e:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
    9f80:	f242 0300 	movw	r3, #8192	; 0x2000
    9f84:	f2ce 0304 	movt	r3, #57348	; 0xe004
    9f88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    9f8a:	ea4f 3353 	mov.w	r3, r3, lsr #13
    9f8e:	f003 0301 	and.w	r3, r3, #1
    9f92:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
    9f94:	6a3b      	ldr	r3, [r7, #32]
    9f96:	f103 0301 	add.w	r3, r3, #1
    9f9a:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
    9f9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    9f9e:	2b00      	cmp	r3, #0
    9fa0:	d003      	beq.n	9faa <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
    9fa2:	69fb      	ldr	r3, [r7, #28]
    9fa4:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9fa8:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
    9faa:	f000 f849 	bl	a040 <GetSystemClock>
    9fae:	4602      	mov	r2, r0
    9fb0:	f240 03ac 	movw	r3, #172	; 0xac
    9fb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9fb8:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
    9fba:	f240 03ac 	movw	r3, #172	; 0xac
    9fbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9fc2:	681a      	ldr	r2, [r3, #0]
    9fc4:	693b      	ldr	r3, [r7, #16]
    9fc6:	fbb2 f2f3 	udiv	r2, r2, r3
    9fca:	f240 03b0 	movw	r3, #176	; 0xb0
    9fce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9fd2:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
    9fd4:	f240 03ac 	movw	r3, #172	; 0xac
    9fd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9fdc:	681a      	ldr	r2, [r3, #0]
    9fde:	697b      	ldr	r3, [r7, #20]
    9fe0:	fbb2 f2f3 	udiv	r2, r2, r3
    9fe4:	f240 03b4 	movw	r3, #180	; 0xb4
    9fe8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9fec:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
    9fee:	f240 03ac 	movw	r3, #172	; 0xac
    9ff2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9ff6:	681a      	ldr	r2, [r3, #0]
    9ff8:	69bb      	ldr	r3, [r7, #24]
    9ffa:	fbb2 f2f3 	udiv	r2, r2, r3
    9ffe:	f240 03b8 	movw	r3, #184	; 0xb8
    a002:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a006:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
    a008:	f240 03ac 	movw	r3, #172	; 0xac
    a00c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a010:	681a      	ldr	r2, [r3, #0]
    a012:	69fb      	ldr	r3, [r7, #28]
    a014:	fbb2 f2f3 	udiv	r2, r2, r3
    a018:	f240 03bc 	movw	r3, #188	; 0xbc
    a01c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a020:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
    a022:	f240 03ac 	movw	r3, #172	; 0xac
    a026:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a02a:	681a      	ldr	r2, [r3, #0]
    a02c:	f240 03a8 	movw	r3, #168	; 0xa8
    a030:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a034:	601a      	str	r2, [r3, #0]
}
    a036:	f107 0728 	add.w	r7, r7, #40	; 0x28
    a03a:	46bd      	mov	sp, r7
    a03c:	bd80      	pop	{r7, pc}
    a03e:	bf00      	nop

0000a040 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
    a040:	b480      	push	{r7}
    a042:	b08b      	sub	sp, #44	; 0x2c
    a044:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
    a046:	f04f 0300 	mov.w	r3, #0
    a04a:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    a04c:	f640 031c 	movw	r3, #2076	; 0x81c
    a050:	f2c6 0308 	movt	r3, #24584	; 0x6008
    a054:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
    a056:	f240 2330 	movw	r3, #560	; 0x230
    a05a:	f2c6 0308 	movt	r3, #24584	; 0x6008
    a05e:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
    a060:	68fb      	ldr	r3, [r7, #12]
    a062:	681b      	ldr	r3, [r3, #0]
    a064:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
    a068:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
    a06a:	693a      	ldr	r2, [r7, #16]
    a06c:	f241 13cf 	movw	r3, #4559	; 0x11cf
    a070:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
    a074:	429a      	cmp	r2, r3
    a076:	d108      	bne.n	a08a <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
    a078:	f64e 732c 	movw	r3, #61228	; 0xef2c
    a07c:	f2c6 0301 	movt	r3, #24577	; 0x6001
    a080:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
    a082:	697b      	ldr	r3, [r7, #20]
    a084:	681b      	ldr	r3, [r3, #0]
    a086:	607b      	str	r3, [r7, #4]
    a088:	e03d      	b.n	a106 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
    a08a:	68bb      	ldr	r3, [r7, #8]
    a08c:	681a      	ldr	r2, [r3, #0]
    a08e:	f244 3341 	movw	r3, #17217	; 0x4341
    a092:	f6c4 4354 	movt	r3, #19540	; 0x4c54
    a096:	429a      	cmp	r2, r3
    a098:	d135      	bne.n	a106 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
    a09a:	f640 0340 	movw	r3, #2112	; 0x840
    a09e:	f2c6 0308 	movt	r3, #24584	; 0x6008
    a0a2:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
    a0a4:	69bb      	ldr	r3, [r7, #24]
    a0a6:	681b      	ldr	r3, [r3, #0]
    a0a8:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
    a0aa:	69fb      	ldr	r3, [r7, #28]
    a0ac:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    a0b0:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
    a0b2:	69fa      	ldr	r2, [r7, #28]
    a0b4:	f240 3300 	movw	r3, #768	; 0x300
    a0b8:	f2c0 0301 	movt	r3, #1
    a0bc:	429a      	cmp	r2, r3
    a0be:	d922      	bls.n	a106 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
    a0c0:	69fa      	ldr	r2, [r7, #28]
    a0c2:	f64f 73ff 	movw	r3, #65535	; 0xffff
    a0c6:	f2c0 0301 	movt	r3, #1
    a0ca:	429a      	cmp	r2, r3
    a0cc:	d808      	bhi.n	a0e0 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
    a0ce:	f241 632c 	movw	r3, #5676	; 0x162c
    a0d2:	f2c6 0308 	movt	r3, #24584	; 0x6008
    a0d6:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
    a0d8:	6a3b      	ldr	r3, [r7, #32]
    a0da:	681b      	ldr	r3, [r3, #0]
    a0dc:	607b      	str	r3, [r7, #4]
    a0de:	e012      	b.n	a106 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
    a0e0:	69fa      	ldr	r2, [r7, #28]
    a0e2:	f64f 73ff 	movw	r3, #65535	; 0xffff
    a0e6:	f2c0 0302 	movt	r3, #2
    a0ea:	429a      	cmp	r2, r3
    a0ec:	d808      	bhi.n	a100 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
    a0ee:	f641 63ac 	movw	r3, #7852	; 0x1eac
    a0f2:	f2c6 0308 	movt	r3, #24584	; 0x6008
    a0f6:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
    a0f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    a0fa:	681b      	ldr	r3, [r3, #0]
    a0fc:	607b      	str	r3, [r7, #4]
    a0fe:	e002      	b.n	a106 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
    a100:	f04f 0300 	mov.w	r3, #0
    a104:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
    a106:	687b      	ldr	r3, [r7, #4]
    a108:	2b00      	cmp	r3, #0
    a10a:	d105      	bne.n	a118 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
    a10c:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
    a10e:	f647 0340 	movw	r3, #30784	; 0x7840
    a112:	f2c0 137d 	movt	r3, #381	; 0x17d
    a116:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
    a118:	687b      	ldr	r3, [r7, #4]
}
    a11a:	4618      	mov	r0, r3
    a11c:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    a120:	46bd      	mov	sp, r7
    a122:	bc80      	pop	{r7}
    a124:	4770      	bx	lr
    a126:	bf00      	nop

0000a128 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
    a128:	b480      	push	{r7}
    a12a:	b083      	sub	sp, #12
    a12c:	af00      	add	r7, sp, #0
    a12e:	6078      	str	r0, [r7, #4]
    return -1;
    a130:	f04f 33ff 	mov.w	r3, #4294967295
}
    a134:	4618      	mov	r0, r3
    a136:	f107 070c 	add.w	r7, r7, #12
    a13a:	46bd      	mov	sp, r7
    a13c:	bc80      	pop	{r7}
    a13e:	4770      	bx	lr

0000a140 <_execve>:

/*==============================================================================
 * Transfer control to a new process.
 */
int _execve(char *name, char **argv, char **env)
{
    a140:	b580      	push	{r7, lr}
    a142:	b084      	sub	sp, #16
    a144:	af00      	add	r7, sp, #0
    a146:	60f8      	str	r0, [r7, #12]
    a148:	60b9      	str	r1, [r7, #8]
    a14a:	607a      	str	r2, [r7, #4]
    errno = ENOMEM;
    a14c:	f00a fc76 	bl	14a3c <__errno>
    a150:	4603      	mov	r3, r0
    a152:	f04f 020c 	mov.w	r2, #12
    a156:	601a      	str	r2, [r3, #0]
    return -1;
    a158:	f04f 33ff 	mov.w	r3, #4294967295
}
    a15c:	4618      	mov	r0, r3
    a15e:	f107 0710 	add.w	r7, r7, #16
    a162:	46bd      	mov	sp, r7
    a164:	bd80      	pop	{r7, pc}
    a166:	bf00      	nop

0000a168 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
    a168:	b480      	push	{r7}
    a16a:	b083      	sub	sp, #12
    a16c:	af00      	add	r7, sp, #0
    a16e:	6078      	str	r0, [r7, #4]
    a170:	e7fe      	b.n	a170 <_exit+0x8>
    a172:	bf00      	nop

0000a174 <_fork>:

/*==============================================================================
 * Create a new process.
 */
int _fork(void)
{
    a174:	b580      	push	{r7, lr}
    a176:	af00      	add	r7, sp, #0
    errno = EAGAIN;
    a178:	f00a fc60 	bl	14a3c <__errno>
    a17c:	4603      	mov	r3, r0
    a17e:	f04f 020b 	mov.w	r2, #11
    a182:	601a      	str	r2, [r3, #0]
    return -1;
    a184:	f04f 33ff 	mov.w	r3, #4294967295
}
    a188:	4618      	mov	r0, r3
    a18a:	bd80      	pop	{r7, pc}

0000a18c <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    a18c:	b480      	push	{r7}
    a18e:	b083      	sub	sp, #12
    a190:	af00      	add	r7, sp, #0
    a192:	6078      	str	r0, [r7, #4]
    a194:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    a196:	683b      	ldr	r3, [r7, #0]
    a198:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    a19c:	605a      	str	r2, [r3, #4]
    return 0;
    a19e:	f04f 0300 	mov.w	r3, #0
}
    a1a2:	4618      	mov	r0, r3
    a1a4:	f107 070c 	add.w	r7, r7, #12
    a1a8:	46bd      	mov	sp, r7
    a1aa:	bc80      	pop	{r7}
    a1ac:	4770      	bx	lr
    a1ae:	bf00      	nop

0000a1b0 <_getpid>:

/*==============================================================================
 * Process-ID
 */
int _getpid(void)
{
    a1b0:	b480      	push	{r7}
    a1b2:	af00      	add	r7, sp, #0
    return 1;
    a1b4:	f04f 0301 	mov.w	r3, #1
}
    a1b8:	4618      	mov	r0, r3
    a1ba:	46bd      	mov	sp, r7
    a1bc:	bc80      	pop	{r7}
    a1be:	4770      	bx	lr

0000a1c0 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    a1c0:	b480      	push	{r7}
    a1c2:	b083      	sub	sp, #12
    a1c4:	af00      	add	r7, sp, #0
    a1c6:	6078      	str	r0, [r7, #4]
    return 1;
    a1c8:	f04f 0301 	mov.w	r3, #1
}
    a1cc:	4618      	mov	r0, r3
    a1ce:	f107 070c 	add.w	r7, r7, #12
    a1d2:	46bd      	mov	sp, r7
    a1d4:	bc80      	pop	{r7}
    a1d6:	4770      	bx	lr

0000a1d8 <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
    a1d8:	b580      	push	{r7, lr}
    a1da:	b082      	sub	sp, #8
    a1dc:	af00      	add	r7, sp, #0
    a1de:	6078      	str	r0, [r7, #4]
    a1e0:	6039      	str	r1, [r7, #0]
    errno = EINVAL;
    a1e2:	f00a fc2b 	bl	14a3c <__errno>
    a1e6:	4603      	mov	r3, r0
    a1e8:	f04f 0216 	mov.w	r2, #22
    a1ec:	601a      	str	r2, [r3, #0]
    return -1;
    a1ee:	f04f 33ff 	mov.w	r3, #4294967295
}
    a1f2:	4618      	mov	r0, r3
    a1f4:	f107 0708 	add.w	r7, r7, #8
    a1f8:	46bd      	mov	sp, r7
    a1fa:	bd80      	pop	{r7, pc}

0000a1fc <_link>:

/*==============================================================================
 * Establish a new name for an existing file.
 */
int _link(char *old, char *new)
{
    a1fc:	b580      	push	{r7, lr}
    a1fe:	b082      	sub	sp, #8
    a200:	af00      	add	r7, sp, #0
    a202:	6078      	str	r0, [r7, #4]
    a204:	6039      	str	r1, [r7, #0]
    errno = EMLINK;
    a206:	f00a fc19 	bl	14a3c <__errno>
    a20a:	4603      	mov	r3, r0
    a20c:	f04f 021f 	mov.w	r2, #31
    a210:	601a      	str	r2, [r3, #0]
    return -1;
    a212:	f04f 33ff 	mov.w	r3, #4294967295
}
    a216:	4618      	mov	r0, r3
    a218:	f107 0708 	add.w	r7, r7, #8
    a21c:	46bd      	mov	sp, r7
    a21e:	bd80      	pop	{r7, pc}

0000a220 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    a220:	b480      	push	{r7}
    a222:	b085      	sub	sp, #20
    a224:	af00      	add	r7, sp, #0
    a226:	60f8      	str	r0, [r7, #12]
    a228:	60b9      	str	r1, [r7, #8]
    a22a:	607a      	str	r2, [r7, #4]
    return 0;
    a22c:	f04f 0300 	mov.w	r3, #0
}
    a230:	4618      	mov	r0, r3
    a232:	f107 0714 	add.w	r7, r7, #20
    a236:	46bd      	mov	sp, r7
    a238:	bc80      	pop	{r7}
    a23a:	4770      	bx	lr

0000a23c <_open>:

/*==============================================================================
 * Open a file.
 */
int _open(const char *name, int flags, int mode)
{
    a23c:	b480      	push	{r7}
    a23e:	b085      	sub	sp, #20
    a240:	af00      	add	r7, sp, #0
    a242:	60f8      	str	r0, [r7, #12]
    a244:	60b9      	str	r1, [r7, #8]
    a246:	607a      	str	r2, [r7, #4]
    return -1;
    a248:	f04f 33ff 	mov.w	r3, #4294967295
}
    a24c:	4618      	mov	r0, r3
    a24e:	f107 0714 	add.w	r7, r7, #20
    a252:	46bd      	mov	sp, r7
    a254:	bc80      	pop	{r7}
    a256:	4770      	bx	lr

0000a258 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    a258:	b480      	push	{r7}
    a25a:	b085      	sub	sp, #20
    a25c:	af00      	add	r7, sp, #0
    a25e:	60f8      	str	r0, [r7, #12]
    a260:	60b9      	str	r1, [r7, #8]
    a262:	607a      	str	r2, [r7, #4]
    return 0;
    a264:	f04f 0300 	mov.w	r3, #0
}
    a268:	4618      	mov	r0, r3
    a26a:	f107 0714 	add.w	r7, r7, #20
    a26e:	46bd      	mov	sp, r7
    a270:	bc80      	pop	{r7}
    a272:	4770      	bx	lr

0000a274 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
    a274:	b580      	push	{r7, lr}
    a276:	b084      	sub	sp, #16
    a278:	af00      	add	r7, sp, #0
    a27a:	60f8      	str	r0, [r7, #12]
    a27c:	60b9      	str	r1, [r7, #8]
    a27e:	607a      	str	r2, [r7, #4]
    a280:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
    a282:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    a286:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a28a:	681b      	ldr	r3, [r3, #0]
    a28c:	2b00      	cmp	r3, #0
    a28e:	d110      	bne.n	a2b2 <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
    a290:	f64a 106c 	movw	r0, #43372	; 0xa96c
    a294:	f2c2 0000 	movt	r0, #8192	; 0x2000
    a298:	f44f 4161 	mov.w	r1, #57600	; 0xe100
    a29c:	f04f 0203 	mov.w	r2, #3
    a2a0:	f7f7 fbde 	bl	1a60 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
    a2a4:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    a2a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a2ac:	f04f 0201 	mov.w	r2, #1
    a2b0:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    a2b2:	683b      	ldr	r3, [r7, #0]
    a2b4:	f64a 106c 	movw	r0, #43372	; 0xa96c
    a2b8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    a2bc:	6879      	ldr	r1, [r7, #4]
    a2be:	461a      	mov	r2, r3
    a2c0:	f7f7 fcd0 	bl	1c64 <MSS_UART_polled_tx>
    
    return len;
    a2c4:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
    a2c6:	4618      	mov	r0, r3
    a2c8:	f107 0710 	add.w	r7, r7, #16
    a2cc:	46bd      	mov	sp, r7
    a2ce:	bd80      	pop	{r7, pc}

0000a2d0 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
    a2d0:	b580      	push	{r7, lr}
    a2d2:	b084      	sub	sp, #16
    a2d4:	af00      	add	r7, sp, #0
    a2d6:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
    a2d8:	f642 63e8 	movw	r3, #12008	; 0x2ee8
    a2dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a2e0:	681b      	ldr	r3, [r3, #0]
    a2e2:	2b00      	cmp	r3, #0
    a2e4:	d108      	bne.n	a2f8 <_sbrk+0x28>
    {
      heap_end = &_end;
    a2e6:	f642 63e8 	movw	r3, #12008	; 0x2ee8
    a2ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a2ee:	f64c 4248 	movw	r2, #52296	; 0xcc48
    a2f2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    a2f6:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
    a2f8:	f642 63e8 	movw	r3, #12008	; 0x2ee8
    a2fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a300:	681b      	ldr	r3, [r3, #0]
    a302:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
    a304:	f3ef 8308 	mrs	r3, MSP
    a308:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
    a30a:	f642 63e8 	movw	r3, #12008	; 0x2ee8
    a30e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a312:	681a      	ldr	r2, [r3, #0]
    a314:	687b      	ldr	r3, [r7, #4]
    a316:	441a      	add	r2, r3
    a318:	68fb      	ldr	r3, [r7, #12]
    a31a:	429a      	cmp	r2, r3
    a31c:	d90f      	bls.n	a33e <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
    a31e:	f04f 0000 	mov.w	r0, #0
    a322:	f04f 0101 	mov.w	r1, #1
    a326:	f24b 32c8 	movw	r2, #46024	; 0xb3c8
    a32a:	f2c0 0201 	movt	r2, #1
    a32e:	f04f 0319 	mov.w	r3, #25
    a332:	f7ff ff9f 	bl	a274 <_write_r>
      _exit (1);
    a336:	f04f 0001 	mov.w	r0, #1
    a33a:	f7ff ff15 	bl	a168 <_exit>
    }
  
    heap_end += incr;
    a33e:	f642 63e8 	movw	r3, #12008	; 0x2ee8
    a342:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a346:	681a      	ldr	r2, [r3, #0]
    a348:	687b      	ldr	r3, [r7, #4]
    a34a:	441a      	add	r2, r3
    a34c:	f642 63e8 	movw	r3, #12008	; 0x2ee8
    a350:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a354:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
    a356:	68bb      	ldr	r3, [r7, #8]
}
    a358:	4618      	mov	r0, r3
    a35a:	f107 0710 	add.w	r7, r7, #16
    a35e:	46bd      	mov	sp, r7
    a360:	bd80      	pop	{r7, pc}
    a362:	bf00      	nop

0000a364 <_stat>:

/*==============================================================================
 * Status of a file (by name).
 */
int _stat(char *file, struct stat *st)
{
    a364:	b480      	push	{r7}
    a366:	b083      	sub	sp, #12
    a368:	af00      	add	r7, sp, #0
    a36a:	6078      	str	r0, [r7, #4]
    a36c:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    a36e:	683b      	ldr	r3, [r7, #0]
    a370:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    a374:	605a      	str	r2, [r3, #4]
    return 0;
    a376:	f04f 0300 	mov.w	r3, #0
}
    a37a:	4618      	mov	r0, r3
    a37c:	f107 070c 	add.w	r7, r7, #12
    a380:	46bd      	mov	sp, r7
    a382:	bc80      	pop	{r7}
    a384:	4770      	bx	lr
    a386:	bf00      	nop

0000a388 <_times>:

/*==============================================================================
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
    a388:	b480      	push	{r7}
    a38a:	b083      	sub	sp, #12
    a38c:	af00      	add	r7, sp, #0
    a38e:	6078      	str	r0, [r7, #4]
    return -1;
    a390:	f04f 33ff 	mov.w	r3, #4294967295
}
    a394:	4618      	mov	r0, r3
    a396:	f107 070c 	add.w	r7, r7, #12
    a39a:	46bd      	mov	sp, r7
    a39c:	bc80      	pop	{r7}
    a39e:	4770      	bx	lr

0000a3a0 <_unlink>:

/*==============================================================================
 * Remove a file's directory entry.
 */
int _unlink(char *name)
{
    a3a0:	b580      	push	{r7, lr}
    a3a2:	b082      	sub	sp, #8
    a3a4:	af00      	add	r7, sp, #0
    a3a6:	6078      	str	r0, [r7, #4]
    errno = ENOENT;
    a3a8:	f00a fb48 	bl	14a3c <__errno>
    a3ac:	4603      	mov	r3, r0
    a3ae:	f04f 0202 	mov.w	r2, #2
    a3b2:	601a      	str	r2, [r3, #0]
    return -1;
    a3b4:	f04f 33ff 	mov.w	r3, #4294967295
}
    a3b8:	4618      	mov	r0, r3
    a3ba:	f107 0708 	add.w	r7, r7, #8
    a3be:	46bd      	mov	sp, r7
    a3c0:	bd80      	pop	{r7, pc}
    a3c2:	bf00      	nop

0000a3c4 <_wait>:

/*==============================================================================
 * Wait for a child process.
 */
int _wait(int *status)
{
    a3c4:	b580      	push	{r7, lr}
    a3c6:	b082      	sub	sp, #8
    a3c8:	af00      	add	r7, sp, #0
    a3ca:	6078      	str	r0, [r7, #4]
    errno = ECHILD;
    a3cc:	f00a fb36 	bl	14a3c <__errno>
    a3d0:	4603      	mov	r3, r0
    a3d2:	f04f 020a 	mov.w	r2, #10
    a3d6:	601a      	str	r2, [r3, #0]
    return -1;
    a3d8:	f04f 33ff 	mov.w	r3, #4294967295
}
    a3dc:	4618      	mov	r0, r3
    a3de:	f107 0708 	add.w	r7, r7, #8
    a3e2:	46bd      	mov	sp, r7
    a3e4:	bd80      	pop	{r7, pc}
    a3e6:	bf00      	nop

0000a3e8 <uart_string_print>:
//Only uart 0 will be used in this project

mss_uart_instance_t * const uart_instance = &g_mss_uart0;


void uart_string_print(uint8_t * uart_string){
    a3e8:	b580      	push	{r7, lr}
    a3ea:	b082      	sub	sp, #8
    a3ec:	af00      	add	r7, sp, #0
    a3ee:	6078      	str	r0, [r7, #4]
	MSS_UART_polled_tx_string(uart_instance, uart_string);
    a3f0:	f24b 33e4 	movw	r3, #46052	; 0xb3e4
    a3f4:	f2c0 0301 	movt	r3, #1
    a3f8:	681b      	ldr	r3, [r3, #0]
    a3fa:	4618      	mov	r0, r3
    a3fc:	6879      	ldr	r1, [r7, #4]
    a3fe:	f7f7 fca3 	bl	1d48 <MSS_UART_polled_tx_string>
}
    a402:	f107 0708 	add.w	r7, r7, #8
    a406:	46bd      	mov	sp, r7
    a408:	bd80      	pop	{r7, pc}
    a40a:	bf00      	nop

0000a40c <buf_setup>:

/*---------------------------------------------------------------------------*/
static void
buf_setup(struct psock_buf *buf,
	  u8_t *bufptr, u16_t bufsize)
{
    a40c:	b480      	push	{r7}
    a40e:	b085      	sub	sp, #20
    a410:	af00      	add	r7, sp, #0
    a412:	60f8      	str	r0, [r7, #12]
    a414:	60b9      	str	r1, [r7, #8]
    a416:	4613      	mov	r3, r2
    a418:	80fb      	strh	r3, [r7, #6]
  buf->ptr = bufptr;
    a41a:	68fb      	ldr	r3, [r7, #12]
    a41c:	68ba      	ldr	r2, [r7, #8]
    a41e:	601a      	str	r2, [r3, #0]
  buf->left = bufsize;
    a420:	68fb      	ldr	r3, [r7, #12]
    a422:	88fa      	ldrh	r2, [r7, #6]
    a424:	809a      	strh	r2, [r3, #4]
}
    a426:	f107 0714 	add.w	r7, r7, #20
    a42a:	46bd      	mov	sp, r7
    a42c:	bc80      	pop	{r7}
    a42e:	4770      	bx	lr

0000a430 <buf_bufdata>:
/*---------------------------------------------------------------------------*/
static u8_t
buf_bufdata(struct psock_buf *buf, u16_t len,
	    u8_t **dataptr, u16_t *datalen)
{
    a430:	b580      	push	{r7, lr}
    a432:	b084      	sub	sp, #16
    a434:	af00      	add	r7, sp, #0
    a436:	60f8      	str	r0, [r7, #12]
    a438:	607a      	str	r2, [r7, #4]
    a43a:	603b      	str	r3, [r7, #0]
    a43c:	460b      	mov	r3, r1
    a43e:	817b      	strh	r3, [r7, #10]
  ( void ) len;
  if(*datalen < buf->left) {
    a440:	683b      	ldr	r3, [r7, #0]
    a442:	881a      	ldrh	r2, [r3, #0]
    a444:	68fb      	ldr	r3, [r7, #12]
    a446:	889b      	ldrh	r3, [r3, #4]
    a448:	429a      	cmp	r2, r3
    a44a:	d228      	bcs.n	a49e <buf_bufdata+0x6e>
    memcpy(buf->ptr, *dataptr, *datalen);
    a44c:	68fb      	ldr	r3, [r7, #12]
    a44e:	6819      	ldr	r1, [r3, #0]
    a450:	687b      	ldr	r3, [r7, #4]
    a452:	681a      	ldr	r2, [r3, #0]
    a454:	683b      	ldr	r3, [r7, #0]
    a456:	881b      	ldrh	r3, [r3, #0]
    a458:	4608      	mov	r0, r1
    a45a:	4611      	mov	r1, r2
    a45c:	461a      	mov	r2, r3
    a45e:	f00a fb1b 	bl	14a98 <memcpy>
    buf->ptr += *datalen;
    a462:	68fb      	ldr	r3, [r7, #12]
    a464:	681a      	ldr	r2, [r3, #0]
    a466:	683b      	ldr	r3, [r7, #0]
    a468:	881b      	ldrh	r3, [r3, #0]
    a46a:	441a      	add	r2, r3
    a46c:	68fb      	ldr	r3, [r7, #12]
    a46e:	601a      	str	r2, [r3, #0]
    buf->left -= *datalen;
    a470:	68fb      	ldr	r3, [r7, #12]
    a472:	889a      	ldrh	r2, [r3, #4]
    a474:	683b      	ldr	r3, [r7, #0]
    a476:	881b      	ldrh	r3, [r3, #0]
    a478:	ebc3 0302 	rsb	r3, r3, r2
    a47c:	b29a      	uxth	r2, r3
    a47e:	68fb      	ldr	r3, [r7, #12]
    a480:	809a      	strh	r2, [r3, #4]
    *dataptr += *datalen;
    a482:	687b      	ldr	r3, [r7, #4]
    a484:	681a      	ldr	r2, [r3, #0]
    a486:	683b      	ldr	r3, [r7, #0]
    a488:	881b      	ldrh	r3, [r3, #0]
    a48a:	441a      	add	r2, r3
    a48c:	687b      	ldr	r3, [r7, #4]
    a48e:	601a      	str	r2, [r3, #0]
    *datalen = 0;
    a490:	683b      	ldr	r3, [r7, #0]
    a492:	f04f 0200 	mov.w	r2, #0
    a496:	801a      	strh	r2, [r3, #0]
    return BUF_NOT_FULL;
    a498:	f04f 0300 	mov.w	r3, #0
    a49c:	e051      	b.n	a542 <buf_bufdata+0x112>
  } else if(*datalen == buf->left) {
    a49e:	683b      	ldr	r3, [r7, #0]
    a4a0:	881a      	ldrh	r2, [r3, #0]
    a4a2:	68fb      	ldr	r3, [r7, #12]
    a4a4:	889b      	ldrh	r3, [r3, #4]
    a4a6:	429a      	cmp	r2, r3
    a4a8:	d123      	bne.n	a4f2 <buf_bufdata+0xc2>
    memcpy(buf->ptr, *dataptr, *datalen);
    a4aa:	68fb      	ldr	r3, [r7, #12]
    a4ac:	6819      	ldr	r1, [r3, #0]
    a4ae:	687b      	ldr	r3, [r7, #4]
    a4b0:	681a      	ldr	r2, [r3, #0]
    a4b2:	683b      	ldr	r3, [r7, #0]
    a4b4:	881b      	ldrh	r3, [r3, #0]
    a4b6:	4608      	mov	r0, r1
    a4b8:	4611      	mov	r1, r2
    a4ba:	461a      	mov	r2, r3
    a4bc:	f00a faec 	bl	14a98 <memcpy>
    buf->ptr += *datalen;
    a4c0:	68fb      	ldr	r3, [r7, #12]
    a4c2:	681a      	ldr	r2, [r3, #0]
    a4c4:	683b      	ldr	r3, [r7, #0]
    a4c6:	881b      	ldrh	r3, [r3, #0]
    a4c8:	441a      	add	r2, r3
    a4ca:	68fb      	ldr	r3, [r7, #12]
    a4cc:	601a      	str	r2, [r3, #0]
    buf->left = 0;
    a4ce:	68fb      	ldr	r3, [r7, #12]
    a4d0:	f04f 0200 	mov.w	r2, #0
    a4d4:	809a      	strh	r2, [r3, #4]
    *dataptr += *datalen;
    a4d6:	687b      	ldr	r3, [r7, #4]
    a4d8:	681a      	ldr	r2, [r3, #0]
    a4da:	683b      	ldr	r3, [r7, #0]
    a4dc:	881b      	ldrh	r3, [r3, #0]
    a4de:	441a      	add	r2, r3
    a4e0:	687b      	ldr	r3, [r7, #4]
    a4e2:	601a      	str	r2, [r3, #0]
    *datalen = 0;
    a4e4:	683b      	ldr	r3, [r7, #0]
    a4e6:	f04f 0200 	mov.w	r2, #0
    a4ea:	801a      	strh	r2, [r3, #0]
    return BUF_FULL;
    a4ec:	f04f 0301 	mov.w	r3, #1
    a4f0:	e027      	b.n	a542 <buf_bufdata+0x112>
  } else {
    memcpy(buf->ptr, *dataptr, buf->left);
    a4f2:	68fb      	ldr	r3, [r7, #12]
    a4f4:	6819      	ldr	r1, [r3, #0]
    a4f6:	687b      	ldr	r3, [r7, #4]
    a4f8:	681a      	ldr	r2, [r3, #0]
    a4fa:	68fb      	ldr	r3, [r7, #12]
    a4fc:	889b      	ldrh	r3, [r3, #4]
    a4fe:	4608      	mov	r0, r1
    a500:	4611      	mov	r1, r2
    a502:	461a      	mov	r2, r3
    a504:	f00a fac8 	bl	14a98 <memcpy>
    buf->ptr += buf->left;
    a508:	68fb      	ldr	r3, [r7, #12]
    a50a:	681a      	ldr	r2, [r3, #0]
    a50c:	68fb      	ldr	r3, [r7, #12]
    a50e:	889b      	ldrh	r3, [r3, #4]
    a510:	441a      	add	r2, r3
    a512:	68fb      	ldr	r3, [r7, #12]
    a514:	601a      	str	r2, [r3, #0]
    *datalen -= buf->left;
    a516:	683b      	ldr	r3, [r7, #0]
    a518:	881a      	ldrh	r2, [r3, #0]
    a51a:	68fb      	ldr	r3, [r7, #12]
    a51c:	889b      	ldrh	r3, [r3, #4]
    a51e:	ebc3 0302 	rsb	r3, r3, r2
    a522:	b29a      	uxth	r2, r3
    a524:	683b      	ldr	r3, [r7, #0]
    a526:	801a      	strh	r2, [r3, #0]
    *dataptr += buf->left;
    a528:	687b      	ldr	r3, [r7, #4]
    a52a:	681a      	ldr	r2, [r3, #0]
    a52c:	68fb      	ldr	r3, [r7, #12]
    a52e:	889b      	ldrh	r3, [r3, #4]
    a530:	441a      	add	r2, r3
    a532:	687b      	ldr	r3, [r7, #4]
    a534:	601a      	str	r2, [r3, #0]
    buf->left = 0;
    a536:	68fb      	ldr	r3, [r7, #12]
    a538:	f04f 0200 	mov.w	r2, #0
    a53c:	809a      	strh	r2, [r3, #4]
    return BUF_FULL;
    a53e:	f04f 0301 	mov.w	r3, #1
  }
}
    a542:	4618      	mov	r0, r3
    a544:	f107 0710 	add.w	r7, r7, #16
    a548:	46bd      	mov	sp, r7
    a54a:	bd80      	pop	{r7, pc}

0000a54c <buf_bufto>:
/*---------------------------------------------------------------------------*/
static u8_t
buf_bufto(register struct psock_buf *buf, u8_t endmarker,
	  register u8_t **dataptr, register u16_t *datalen)
{
    a54c:	b480      	push	{r7}
    a54e:	b085      	sub	sp, #20
    a550:	af00      	add	r7, sp, #0
    a552:	71f9      	strb	r1, [r7, #7]
  u8_t c;
  while(buf->left > 0 && *datalen > 0) {
    a554:	e022      	b.n	a59c <buf_bufto+0x50>
    c = *buf->ptr = **dataptr;
    a556:	6801      	ldr	r1, [r0, #0]
    a558:	f8d2 c000 	ldr.w	ip, [r2]
    a55c:	f89c c000 	ldrb.w	ip, [ip]
    a560:	f881 c000 	strb.w	ip, [r1]
    a564:	7809      	ldrb	r1, [r1, #0]
    a566:	73f9      	strb	r1, [r7, #15]
    ++*dataptr;
    a568:	6811      	ldr	r1, [r2, #0]
    a56a:	f101 0101 	add.w	r1, r1, #1
    a56e:	6011      	str	r1, [r2, #0]
    ++buf->ptr;
    a570:	6801      	ldr	r1, [r0, #0]
    a572:	f101 0101 	add.w	r1, r1, #1
    a576:	6001      	str	r1, [r0, #0]
    --*datalen;
    a578:	8819      	ldrh	r1, [r3, #0]
    a57a:	f101 31ff 	add.w	r1, r1, #4294967295
    a57e:	b289      	uxth	r1, r1
    a580:	8019      	strh	r1, [r3, #0]
    --buf->left;
    a582:	8881      	ldrh	r1, [r0, #4]
    a584:	f101 31ff 	add.w	r1, r1, #4294967295
    a588:	b289      	uxth	r1, r1
    a58a:	8081      	strh	r1, [r0, #4]

    if(c == endmarker) {
    a58c:	f897 c00f 	ldrb.w	ip, [r7, #15]
    a590:	79f9      	ldrb	r1, [r7, #7]
    a592:	458c      	cmp	ip, r1
    a594:	d102      	bne.n	a59c <buf_bufto+0x50>
      return BUF_FOUND;
    a596:	f04f 0302 	mov.w	r3, #2
    a59a:	e024      	b.n	a5e6 <buf_bufto+0x9a>
static u8_t
buf_bufto(register struct psock_buf *buf, u8_t endmarker,
	  register u8_t **dataptr, register u16_t *datalen)
{
  u8_t c;
  while(buf->left > 0 && *datalen > 0) {
    a59c:	8881      	ldrh	r1, [r0, #4]
    a59e:	2900      	cmp	r1, #0
    a5a0:	d002      	beq.n	a5a8 <buf_bufto+0x5c>
    a5a2:	8819      	ldrh	r1, [r3, #0]
    a5a4:	2900      	cmp	r1, #0
    a5a6:	d1d6      	bne.n	a556 <buf_bufto+0xa>
    if(c == endmarker) {
      return BUF_FOUND;
    }
  }

  if(*datalen == 0) {
    a5a8:	8819      	ldrh	r1, [r3, #0]
    a5aa:	2900      	cmp	r1, #0
    a5ac:	d115      	bne.n	a5da <buf_bufto+0x8e>
    return BUF_NOT_FOUND;
    a5ae:	f04f 0300 	mov.w	r3, #0
    a5b2:	e018      	b.n	a5e6 <buf_bufto+0x9a>
  }

  while(*datalen > 0) {
    c = **dataptr;
    a5b4:	6811      	ldr	r1, [r2, #0]
    a5b6:	7809      	ldrb	r1, [r1, #0]
    a5b8:	73f9      	strb	r1, [r7, #15]
    --*datalen;
    a5ba:	8819      	ldrh	r1, [r3, #0]
    a5bc:	f101 31ff 	add.w	r1, r1, #4294967295
    a5c0:	b289      	uxth	r1, r1
    a5c2:	8019      	strh	r1, [r3, #0]
    ++*dataptr;
    a5c4:	6811      	ldr	r1, [r2, #0]
    a5c6:	f101 0101 	add.w	r1, r1, #1
    a5ca:	6011      	str	r1, [r2, #0]

    if(c == endmarker) {
    a5cc:	7bf8      	ldrb	r0, [r7, #15]
    a5ce:	79f9      	ldrb	r1, [r7, #7]
    a5d0:	4288      	cmp	r0, r1
    a5d2:	d103      	bne.n	a5dc <buf_bufto+0x90>
      return BUF_FOUND | BUF_FULL;
    a5d4:	f04f 0303 	mov.w	r3, #3
    a5d8:	e005      	b.n	a5e6 <buf_bufto+0x9a>

  if(*datalen == 0) {
    return BUF_NOT_FOUND;
  }

  while(*datalen > 0) {
    a5da:	bf00      	nop
    a5dc:	8819      	ldrh	r1, [r3, #0]
    a5de:	2900      	cmp	r1, #0
    a5e0:	d1e8      	bne.n	a5b4 <buf_bufto+0x68>
    if(c == endmarker) {
      return BUF_FOUND | BUF_FULL;
    }
  }

  return BUF_FULL;
    a5e2:	f04f 0301 	mov.w	r3, #1
}
    a5e6:	4618      	mov	r0, r3
    a5e8:	f107 0714 	add.w	r7, r7, #20
    a5ec:	46bd      	mov	sp, r7
    a5ee:	bc80      	pop	{r7}
    a5f0:	4770      	bx	lr
    a5f2:	bf00      	nop

0000a5f4 <send_data>:
/*---------------------------------------------------------------------------*/
static char
send_data(register struct psock *s)
{
    a5f4:	b598      	push	{r3, r4, r7, lr}
    a5f6:	af00      	add	r7, sp, #0
    a5f8:	4604      	mov	r4, r0
  if(s->state != STATE_DATA_SENT || uip_rexmit()) {
    a5fa:	f894 3020 	ldrb.w	r3, [r4, #32]
    a5fe:	2b06      	cmp	r3, #6
    a600:	d108      	bne.n	a614 <send_data+0x20>
    a602:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    a606:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a60a:	781b      	ldrb	r3, [r3, #0]
    a60c:	f003 0304 	and.w	r3, r3, #4
    a610:	2b00      	cmp	r3, #0
    a612:	d021      	beq.n	a658 <send_data+0x64>
    if(s->sendlen > uip_mss()) {
    a614:	8a22      	ldrh	r2, [r4, #16]
    a616:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    a61a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a61e:	681b      	ldr	r3, [r3, #0]
    a620:	8a5b      	ldrh	r3, [r3, #18]
    a622:	429a      	cmp	r2, r3
    a624:	d90b      	bls.n	a63e <send_data+0x4a>
      uip_send(s->sendptr, uip_mss());
    a626:	6862      	ldr	r2, [r4, #4]
    a628:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    a62c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a630:	681b      	ldr	r3, [r3, #0]
    a632:	8a5b      	ldrh	r3, [r3, #18]
    a634:	4610      	mov	r0, r2
    a636:	4619      	mov	r1, r3
    a638:	f002 ff60 	bl	d4fc <uip_send>
    a63c:	e005      	b.n	a64a <send_data+0x56>
    } else {
      uip_send(s->sendptr, s->sendlen);
    a63e:	6862      	ldr	r2, [r4, #4]
    a640:	8a23      	ldrh	r3, [r4, #16]
    a642:	4610      	mov	r0, r2
    a644:	4619      	mov	r1, r3
    a646:	f002 ff59 	bl	d4fc <uip_send>
    }
    s->state = STATE_DATA_SENT;
    a64a:	f04f 0306 	mov.w	r3, #6
    a64e:	f884 3020 	strb.w	r3, [r4, #32]
    return 1;
    a652:	f04f 0301 	mov.w	r3, #1
    a656:	e001      	b.n	a65c <send_data+0x68>
  }
  return 0;
    a658:	f04f 0300 	mov.w	r3, #0
}
    a65c:	4618      	mov	r0, r3
    a65e:	bd98      	pop	{r3, r4, r7, pc}

0000a660 <data_acked>:
/*---------------------------------------------------------------------------*/
static char
data_acked(register struct psock *s)
{
    a660:	b480      	push	{r7}
    a662:	af00      	add	r7, sp, #0
    a664:	4603      	mov	r3, r0
  if(s->state == STATE_DATA_SENT && uip_acked()) {
    a666:	f893 2020 	ldrb.w	r2, [r3, #32]
    a66a:	2a06      	cmp	r2, #6
    a66c:	d135      	bne.n	a6da <data_acked+0x7a>
    a66e:	f64a 32bc 	movw	r2, #43964	; 0xabbc
    a672:	f2c2 0200 	movt	r2, #8192	; 0x2000
    a676:	7812      	ldrb	r2, [r2, #0]
    a678:	f002 0201 	and.w	r2, r2, #1
    a67c:	b2d2      	uxtb	r2, r2
    a67e:	2a00      	cmp	r2, #0
    a680:	d02b      	beq.n	a6da <data_acked+0x7a>
    if(s->sendlen > uip_mss()) {
    a682:	8a19      	ldrh	r1, [r3, #16]
    a684:	f64a 32c4 	movw	r2, #43972	; 0xabc4
    a688:	f2c2 0200 	movt	r2, #8192	; 0x2000
    a68c:	6812      	ldr	r2, [r2, #0]
    a68e:	8a52      	ldrh	r2, [r2, #18]
    a690:	4291      	cmp	r1, r2
    a692:	d914      	bls.n	a6be <data_acked+0x5e>
      s->sendlen -= uip_mss();
    a694:	8a19      	ldrh	r1, [r3, #16]
    a696:	f64a 32c4 	movw	r2, #43972	; 0xabc4
    a69a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    a69e:	6812      	ldr	r2, [r2, #0]
    a6a0:	8a52      	ldrh	r2, [r2, #18]
    a6a2:	ebc2 0201 	rsb	r2, r2, r1
    a6a6:	b292      	uxth	r2, r2
    a6a8:	821a      	strh	r2, [r3, #16]
      s->sendptr += uip_mss();
    a6aa:	6859      	ldr	r1, [r3, #4]
    a6ac:	f64a 32c4 	movw	r2, #43972	; 0xabc4
    a6b0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    a6b4:	6812      	ldr	r2, [r2, #0]
    a6b6:	8a52      	ldrh	r2, [r2, #18]
    a6b8:	440a      	add	r2, r1
    a6ba:	605a      	str	r2, [r3, #4]
    a6bc:	e006      	b.n	a6cc <data_acked+0x6c>
    } else {
      s->sendptr += s->sendlen;
    a6be:	6859      	ldr	r1, [r3, #4]
    a6c0:	8a1a      	ldrh	r2, [r3, #16]
    a6c2:	440a      	add	r2, r1
    a6c4:	605a      	str	r2, [r3, #4]
      s->sendlen = 0;
    a6c6:	f04f 0200 	mov.w	r2, #0
    a6ca:	821a      	strh	r2, [r3, #16]
    }
    s->state = STATE_ACKED;
    a6cc:	f04f 0201 	mov.w	r2, #1
    a6d0:	f883 2020 	strb.w	r2, [r3, #32]
    return 1;
    a6d4:	f04f 0301 	mov.w	r3, #1
    a6d8:	e001      	b.n	a6de <data_acked+0x7e>
  }
  return 0;
    a6da:	f04f 0300 	mov.w	r3, #0
}
    a6de:	4618      	mov	r0, r3
    a6e0:	46bd      	mov	sp, r7
    a6e2:	bc80      	pop	{r7}
    a6e4:	4770      	bx	lr
    a6e6:	bf00      	nop

0000a6e8 <psock_send>:
/*---------------------------------------------------------------------------*/
PT_THREAD(psock_send(register struct psock *s, const char *buf,
		     unsigned int len))
{
    a6e8:	b5b0      	push	{r4, r5, r7, lr}
    a6ea:	b084      	sub	sp, #16
    a6ec:	af00      	add	r7, sp, #0
    a6ee:	4604      	mov	r4, r0
    a6f0:	6079      	str	r1, [r7, #4]
    a6f2:	603a      	str	r2, [r7, #0]
  PT_BEGIN(&s->psockpt);
    a6f4:	f04f 0301 	mov.w	r3, #1
    a6f8:	73fb      	strb	r3, [r7, #15]
    a6fa:	8863      	ldrh	r3, [r4, #2]
    a6fc:	2b00      	cmp	r3, #0
    a6fe:	d002      	beq.n	a706 <psock_send+0x1e>
    a700:	2bd0      	cmp	r3, #208	; 0xd0
    a702:	d016      	beq.n	a732 <psock_send+0x4a>
    a704:	e02d      	b.n	a762 <psock_send+0x7a>
  ( void ) PT_YIELD_FLAG;
  /* If there is no data to send, we exit immediately. */
  if(len == 0) {
    a706:	683b      	ldr	r3, [r7, #0]
    a708:	2b00      	cmp	r3, #0
    a70a:	d105      	bne.n	a718 <psock_send+0x30>
    PT_EXIT(&s->psockpt);
    a70c:	f04f 0300 	mov.w	r3, #0
    a710:	8063      	strh	r3, [r4, #2]
    a712:	f04f 0301 	mov.w	r3, #1
    a716:	e02c      	b.n	a772 <psock_send+0x8a>
  }

  /* Save the length of and a pointer to the data that is to be
     sent. */
  s->sendptr = (unsigned char*)buf;
    a718:	687b      	ldr	r3, [r7, #4]
    a71a:	6063      	str	r3, [r4, #4]
  s->sendlen = (unsigned short)len;
    a71c:	683b      	ldr	r3, [r7, #0]
    a71e:	b29b      	uxth	r3, r3
    a720:	8223      	strh	r3, [r4, #16]

  s->state = STATE_NONE;
    a722:	f04f 0300 	mov.w	r3, #0
    a726:	f884 3020 	strb.w	r3, [r4, #32]

  /* We loop here until all data is sent. The s->sendlen variable is
     updated by the data_sent() function. */
  while(s->sendlen > 0) {
    a72a:	e013      	b.n	a754 <psock_send+0x6c>
     * send_data() must be called in succession to ensure that all
     * data is sent. Therefore the & operator is used instead of the
     * && operator, which would cause only the data_acked() function
     * to be called when it returns false.
     */
    PT_WAIT_UNTIL(&s->psockpt, data_acked(s) & send_data(s));
    a72c:	f04f 03d0 	mov.w	r3, #208	; 0xd0
    a730:	8063      	strh	r3, [r4, #2]
    a732:	4620      	mov	r0, r4
    a734:	f7ff ff94 	bl	a660 <data_acked>
    a738:	4603      	mov	r3, r0
    a73a:	461d      	mov	r5, r3
    a73c:	4620      	mov	r0, r4
    a73e:	f7ff ff59 	bl	a5f4 <send_data>
    a742:	4603      	mov	r3, r0
    a744:	ea05 0303 	and.w	r3, r5, r3
    a748:	b2db      	uxtb	r3, r3
    a74a:	2b00      	cmp	r3, #0
    a74c:	d102      	bne.n	a754 <psock_send+0x6c>
    a74e:	f04f 0300 	mov.w	r3, #0
    a752:	e00e      	b.n	a772 <psock_send+0x8a>

  s->state = STATE_NONE;

  /* We loop here until all data is sent. The s->sendlen variable is
     updated by the data_sent() function. */
  while(s->sendlen > 0) {
    a754:	8a23      	ldrh	r3, [r4, #16]
    a756:	2b00      	cmp	r3, #0
    a758:	d1e8      	bne.n	a72c <psock_send+0x44>
     * to be called when it returns false.
     */
    PT_WAIT_UNTIL(&s->psockpt, data_acked(s) & send_data(s));
  }

  s->state = STATE_NONE;
    a75a:	f04f 0300 	mov.w	r3, #0
    a75e:	f884 3020 	strb.w	r3, [r4, #32]

  PT_END(&s->psockpt);
    a762:	f04f 0300 	mov.w	r3, #0
    a766:	73fb      	strb	r3, [r7, #15]
    a768:	f04f 0300 	mov.w	r3, #0
    a76c:	8063      	strh	r3, [r4, #2]
    a76e:	f04f 0302 	mov.w	r3, #2
}
    a772:	4618      	mov	r0, r3
    a774:	f107 0710 	add.w	r7, r7, #16
    a778:	46bd      	mov	sp, r7
    a77a:	bdb0      	pop	{r4, r5, r7, pc}

0000a77c <psock_generator_send>:
/*---------------------------------------------------------------------------*/
PT_THREAD(psock_generator_send(register struct psock *s,
			       unsigned short (*generate)(void *), void *arg))
{
    a77c:	b5b0      	push	{r4, r5, r7, lr}
    a77e:	b084      	sub	sp, #16
    a780:	af00      	add	r7, sp, #0
    a782:	4604      	mov	r4, r0
    a784:	6079      	str	r1, [r7, #4]
    a786:	603a      	str	r2, [r7, #0]
  PT_BEGIN(&s->psockpt);
    a788:	f04f 0301 	mov.w	r3, #1
    a78c:	73fb      	strb	r3, [r7, #15]
    a78e:	8863      	ldrh	r3, [r4, #2]
    a790:	2b00      	cmp	r3, #0
    a792:	d002      	beq.n	a79a <psock_generator_send+0x1e>
    a794:	2bef      	cmp	r3, #239	; 0xef
    a796:	d027      	beq.n	a7e8 <psock_generator_send+0x6c>
    a798:	e03e      	b.n	a818 <psock_generator_send+0x9c>
  ( void ) PT_YIELD_FLAG;
  /* Ensure that there is a generator function to call. */
  if(generate == NULL) {
    a79a:	687b      	ldr	r3, [r7, #4]
    a79c:	2b00      	cmp	r3, #0
    a79e:	d105      	bne.n	a7ac <psock_generator_send+0x30>
    PT_EXIT(&s->psockpt);
    a7a0:	f04f 0300 	mov.w	r3, #0
    a7a4:	8063      	strh	r3, [r4, #2]
    a7a6:	f04f 0301 	mov.w	r3, #1
    a7aa:	e03d      	b.n	a828 <psock_generator_send+0xac>
  }

  /* Call the generator function to generate the data in the
     uip_appdata buffer. */
  s->sendlen = generate(arg);
    a7ac:	687b      	ldr	r3, [r7, #4]
    a7ae:	6838      	ldr	r0, [r7, #0]
    a7b0:	4798      	blx	r3
    a7b2:	4603      	mov	r3, r0
    a7b4:	8223      	strh	r3, [r4, #16]
  s->sendptr = uip_appdata;
    a7b6:	f64a 33c0 	movw	r3, #43968	; 0xabc0
    a7ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a7be:	681b      	ldr	r3, [r3, #0]
    a7c0:	6063      	str	r3, [r4, #4]

  s->state = STATE_NONE;
    a7c2:	f04f 0300 	mov.w	r3, #0
    a7c6:	f884 3020 	strb.w	r3, [r4, #32]
  do {
    /* Call the generator function again if we are called to perform a
       retransmission. */
    if(uip_rexmit()) {
    a7ca:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    a7ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a7d2:	781b      	ldrb	r3, [r3, #0]
    a7d4:	f003 0304 	and.w	r3, r3, #4
    a7d8:	2b00      	cmp	r3, #0
    a7da:	d002      	beq.n	a7e2 <psock_generator_send+0x66>
      generate(arg);
    a7dc:	687b      	ldr	r3, [r7, #4]
    a7de:	6838      	ldr	r0, [r7, #0]
    a7e0:	4798      	blx	r3
    }
    /* Wait until all data is sent and acknowledged. */
    PT_WAIT_UNTIL(&s->psockpt, data_acked(s) & send_data(s));
    a7e2:	f04f 03ef 	mov.w	r3, #239	; 0xef
    a7e6:	8063      	strh	r3, [r4, #2]
    a7e8:	4620      	mov	r0, r4
    a7ea:	f7ff ff39 	bl	a660 <data_acked>
    a7ee:	4603      	mov	r3, r0
    a7f0:	461d      	mov	r5, r3
    a7f2:	4620      	mov	r0, r4
    a7f4:	f7ff fefe 	bl	a5f4 <send_data>
    a7f8:	4603      	mov	r3, r0
    a7fa:	ea05 0303 	and.w	r3, r5, r3
    a7fe:	b2db      	uxtb	r3, r3
    a800:	2b00      	cmp	r3, #0
    a802:	d102      	bne.n	a80a <psock_generator_send+0x8e>
    a804:	f04f 0300 	mov.w	r3, #0
    a808:	e00e      	b.n	a828 <psock_generator_send+0xac>
  } while(s->sendlen > 0);
    a80a:	8a23      	ldrh	r3, [r4, #16]
    a80c:	2b00      	cmp	r3, #0
    a80e:	d1dc      	bne.n	a7ca <psock_generator_send+0x4e>

  s->state = STATE_NONE;
    a810:	f04f 0300 	mov.w	r3, #0
    a814:	f884 3020 	strb.w	r3, [r4, #32]

  PT_END(&s->psockpt);
    a818:	f04f 0300 	mov.w	r3, #0
    a81c:	73fb      	strb	r3, [r7, #15]
    a81e:	f04f 0300 	mov.w	r3, #0
    a822:	8063      	strh	r3, [r4, #2]
    a824:	f04f 0302 	mov.w	r3, #2
}
    a828:	4618      	mov	r0, r3
    a82a:	f107 0710 	add.w	r7, r7, #16
    a82e:	46bd      	mov	sp, r7
    a830:	bdb0      	pop	{r4, r5, r7, pc}
    a832:	bf00      	nop

0000a834 <psock_datalen>:
/*---------------------------------------------------------------------------*/
u16_t
psock_datalen(struct psock *psock)
{
    a834:	b480      	push	{r7}
    a836:	b083      	sub	sp, #12
    a838:	af00      	add	r7, sp, #0
    a83a:	6078      	str	r0, [r7, #4]
  return psock->bufsize - psock->buf.left;
    a83c:	687b      	ldr	r3, [r7, #4]
    a83e:	69db      	ldr	r3, [r3, #28]
    a840:	b29a      	uxth	r2, r3
    a842:	687b      	ldr	r3, [r7, #4]
    a844:	8b1b      	ldrh	r3, [r3, #24]
    a846:	ebc3 0302 	rsb	r3, r3, r2
    a84a:	b29b      	uxth	r3, r3
}
    a84c:	4618      	mov	r0, r3
    a84e:	f107 070c 	add.w	r7, r7, #12
    a852:	46bd      	mov	sp, r7
    a854:	bc80      	pop	{r7}
    a856:	4770      	bx	lr

0000a858 <psock_newdata>:
/*---------------------------------------------------------------------------*/
char
psock_newdata(struct psock *s)
{
    a858:	b480      	push	{r7}
    a85a:	b083      	sub	sp, #12
    a85c:	af00      	add	r7, sp, #0
    a85e:	6078      	str	r0, [r7, #4]
  if(s->readlen > 0) {
    a860:	687b      	ldr	r3, [r7, #4]
    a862:	8a5b      	ldrh	r3, [r3, #18]
    a864:	2b00      	cmp	r3, #0
    a866:	d002      	beq.n	a86e <psock_newdata+0x16>
    /* There is data in the uip_appdata buffer that has not yet been
       read with the PSOCK_READ functions. */
    return 1;
    a868:	f04f 0301 	mov.w	r3, #1
    a86c:	e01a      	b.n	a8a4 <psock_newdata+0x4c>
  } else if(s->state == STATE_READ) {
    a86e:	687b      	ldr	r3, [r7, #4]
    a870:	f893 3020 	ldrb.w	r3, [r3, #32]
    a874:	2b02      	cmp	r3, #2
    a876:	d107      	bne.n	a888 <psock_newdata+0x30>
    /* All data in uip_appdata buffer already consumed. */
    s->state = STATE_BLOCKED_NEWDATA;
    a878:	687b      	ldr	r3, [r7, #4]
    a87a:	f04f 0203 	mov.w	r2, #3
    a87e:	f883 2020 	strb.w	r2, [r3, #32]
    return 0;
    a882:	f04f 0300 	mov.w	r3, #0
    a886:	e00d      	b.n	a8a4 <psock_newdata+0x4c>
  } else if(uip_newdata()) {
    a888:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    a88c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a890:	781b      	ldrb	r3, [r3, #0]
    a892:	f003 0302 	and.w	r3, r3, #2
    a896:	2b00      	cmp	r3, #0
    a898:	d002      	beq.n	a8a0 <psock_newdata+0x48>
    /* There is new data that has not been consumed. */
    return 1;
    a89a:	f04f 0301 	mov.w	r3, #1
    a89e:	e001      	b.n	a8a4 <psock_newdata+0x4c>
  } else {
    /* There is no new data. */
    return 0;
    a8a0:	f04f 0300 	mov.w	r3, #0
  }
}
    a8a4:	4618      	mov	r0, r3
    a8a6:	f107 070c 	add.w	r7, r7, #12
    a8aa:	46bd      	mov	sp, r7
    a8ac:	bc80      	pop	{r7}
    a8ae:	4770      	bx	lr

0000a8b0 <psock_readto>:
/*---------------------------------------------------------------------------*/
PT_THREAD(psock_readto(register struct psock *psock, unsigned char c))
{
    a8b0:	b590      	push	{r4, r7, lr}
    a8b2:	b085      	sub	sp, #20
    a8b4:	af00      	add	r7, sp, #0
    a8b6:	4604      	mov	r4, r0
    a8b8:	460b      	mov	r3, r1
    a8ba:	71fb      	strb	r3, [r7, #7]
  PT_BEGIN(&psock->psockpt);
    a8bc:	f04f 0301 	mov.w	r3, #1
    a8c0:	73fb      	strb	r3, [r7, #15]
    a8c2:	8863      	ldrh	r3, [r4, #2]
    a8c4:	2b00      	cmp	r3, #0
    a8c6:	d003      	beq.n	a8d0 <psock_readto+0x20>
    a8c8:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
    a8cc:	d010      	beq.n	a8f0 <psock_readto+0x40>
    a8ce:	e046      	b.n	a95e <psock_readto+0xae>
  ( void ) PT_YIELD_FLAG;
  buf_setup(&psock->buf, (unsigned char*)psock->bufptr, psock->bufsize);
    a8d0:	f104 0114 	add.w	r1, r4, #20
    a8d4:	68e2      	ldr	r2, [r4, #12]
    a8d6:	69e3      	ldr	r3, [r4, #28]
    a8d8:	b29b      	uxth	r3, r3
    a8da:	4608      	mov	r0, r1
    a8dc:	4611      	mov	r1, r2
    a8de:	461a      	mov	r2, r3
    a8e0:	f7ff fd94 	bl	a40c <buf_setup>

  /* XXX: Should add buf_checkmarker() before do{} loop, if
     incoming data has been handled while waiting for a write. */

  do {
    if(psock->readlen == 0) {
    a8e4:	8a63      	ldrh	r3, [r4, #18]
    a8e6:	2b00      	cmp	r3, #0
    a8e8:	d11b      	bne.n	a922 <psock_readto+0x72>
      PT_WAIT_UNTIL(&psock->psockpt, psock_newdata(psock));
    a8ea:	f44f 738e 	mov.w	r3, #284	; 0x11c
    a8ee:	8063      	strh	r3, [r4, #2]
    a8f0:	4620      	mov	r0, r4
    a8f2:	f7ff ffb1 	bl	a858 <psock_newdata>
    a8f6:	4603      	mov	r3, r0
    a8f8:	2b00      	cmp	r3, #0
    a8fa:	d102      	bne.n	a902 <psock_readto+0x52>
    a8fc:	f04f 0300 	mov.w	r3, #0
    a900:	e035      	b.n	a96e <psock_readto+0xbe>
      psock->state = STATE_READ;
    a902:	f04f 0302 	mov.w	r3, #2
    a906:	f884 3020 	strb.w	r3, [r4, #32]
      psock->readptr = (u8_t *)uip_appdata;
    a90a:	f64a 33c0 	movw	r3, #43968	; 0xabc0
    a90e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a912:	681b      	ldr	r3, [r3, #0]
    a914:	60a3      	str	r3, [r4, #8]
      psock->readlen = uip_datalen();
    a916:	f64a 33b0 	movw	r3, #43952	; 0xabb0
    a91a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a91e:	881b      	ldrh	r3, [r3, #0]
    a920:	8263      	strh	r3, [r4, #18]
    }
  } while((buf_bufto(&psock->buf, c,
    a922:	f104 0014 	add.w	r0, r4, #20
    a926:	f104 0208 	add.w	r2, r4, #8
    a92a:	f104 0312 	add.w	r3, r4, #18
    a92e:	79f9      	ldrb	r1, [r7, #7]
    a930:	f7ff fe0c 	bl	a54c <buf_bufto>
    a934:	4603      	mov	r3, r0
    a936:	f003 0302 	and.w	r3, r3, #2
		     &psock->readptr,
		     &psock->readlen) & BUF_FOUND) == 0);
    a93a:	2b00      	cmp	r3, #0
    a93c:	d0d2      	beq.n	a8e4 <psock_readto+0x34>

  if(psock_datalen(psock) == 0) {
    a93e:	4620      	mov	r0, r4
    a940:	f7ff ff78 	bl	a834 <psock_datalen>
    a944:	4603      	mov	r3, r0
    a946:	2b00      	cmp	r3, #0
    a948:	d109      	bne.n	a95e <psock_readto+0xae>
    psock->state = STATE_NONE;
    a94a:	f04f 0300 	mov.w	r3, #0
    a94e:	f884 3020 	strb.w	r3, [r4, #32]
    PT_RESTART(&psock->psockpt);
    a952:	f04f 0300 	mov.w	r3, #0
    a956:	8063      	strh	r3, [r4, #2]
    a958:	f04f 0300 	mov.w	r3, #0
    a95c:	e007      	b.n	a96e <psock_readto+0xbe>
  }
  PT_END(&psock->psockpt);
    a95e:	f04f 0300 	mov.w	r3, #0
    a962:	73fb      	strb	r3, [r7, #15]
    a964:	f04f 0300 	mov.w	r3, #0
    a968:	8063      	strh	r3, [r4, #2]
    a96a:	f04f 0302 	mov.w	r3, #2
}
    a96e:	4618      	mov	r0, r3
    a970:	f107 0714 	add.w	r7, r7, #20
    a974:	46bd      	mov	sp, r7
    a976:	bd90      	pop	{r4, r7, pc}

0000a978 <psock_readbuf>:
/*---------------------------------------------------------------------------*/
PT_THREAD(psock_readbuf(register struct psock *psock))
{
    a978:	b590      	push	{r4, r7, lr}
    a97a:	b083      	sub	sp, #12
    a97c:	af00      	add	r7, sp, #0
    a97e:	4604      	mov	r4, r0
  PT_BEGIN(&psock->psockpt);
    a980:	f04f 0301 	mov.w	r3, #1
    a984:	71fb      	strb	r3, [r7, #7]
    a986:	8863      	ldrh	r3, [r4, #2]
    a988:	2b00      	cmp	r3, #0
    a98a:	d004      	beq.n	a996 <psock_readbuf+0x1e>
    a98c:	f240 1237 	movw	r2, #311	; 0x137
    a990:	4293      	cmp	r3, r2
    a992:	d010      	beq.n	a9b6 <psock_readbuf+0x3e>
    a994:	e045      	b.n	aa22 <psock_readbuf+0xaa>
  ( void ) PT_YIELD_FLAG;
  buf_setup(&psock->buf, (unsigned char * ) psock->bufptr, psock->bufsize);
    a996:	f104 0114 	add.w	r1, r4, #20
    a99a:	68e2      	ldr	r2, [r4, #12]
    a99c:	69e3      	ldr	r3, [r4, #28]
    a99e:	b29b      	uxth	r3, r3
    a9a0:	4608      	mov	r0, r1
    a9a2:	4611      	mov	r1, r2
    a9a4:	461a      	mov	r2, r3
    a9a6:	f7ff fd31 	bl	a40c <buf_setup>

  /* XXX: Should add buf_checkmarker() before do{} loop, if
     incoming data has been handled while waiting for a write. */

  do {
    if(psock->readlen == 0) {
    a9aa:	8a63      	ldrh	r3, [r4, #18]
    a9ac:	2b00      	cmp	r3, #0
    a9ae:	d11b      	bne.n	a9e8 <psock_readbuf+0x70>
      PT_WAIT_UNTIL(&psock->psockpt, psock_newdata(psock));
    a9b0:	f240 1337 	movw	r3, #311	; 0x137
    a9b4:	8063      	strh	r3, [r4, #2]
    a9b6:	4620      	mov	r0, r4
    a9b8:	f7ff ff4e 	bl	a858 <psock_newdata>
    a9bc:	4603      	mov	r3, r0
    a9be:	2b00      	cmp	r3, #0
    a9c0:	d102      	bne.n	a9c8 <psock_readbuf+0x50>
    a9c2:	f04f 0300 	mov.w	r3, #0
    a9c6:	e034      	b.n	aa32 <psock_readbuf+0xba>
      psock->state = STATE_READ;
    a9c8:	f04f 0302 	mov.w	r3, #2
    a9cc:	f884 3020 	strb.w	r3, [r4, #32]
      psock->readptr = (u8_t *)uip_appdata;
    a9d0:	f64a 33c0 	movw	r3, #43968	; 0xabc0
    a9d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a9d8:	681b      	ldr	r3, [r3, #0]
    a9da:	60a3      	str	r3, [r4, #8]
      psock->readlen = uip_datalen();
    a9dc:	f64a 33b0 	movw	r3, #43952	; 0xabb0
    a9e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a9e4:	881b      	ldrh	r3, [r3, #0]
    a9e6:	8263      	strh	r3, [r4, #18]
    }
  } while(buf_bufdata(&psock->buf, psock->bufsize,
    a9e8:	f104 0014 	add.w	r0, r4, #20
    a9ec:	69e3      	ldr	r3, [r4, #28]
    a9ee:	b299      	uxth	r1, r3
    a9f0:	f104 0208 	add.w	r2, r4, #8
    a9f4:	f104 0312 	add.w	r3, r4, #18
    a9f8:	f7ff fd1a 	bl	a430 <buf_bufdata>
    a9fc:	4603      	mov	r3, r0
			 &psock->readptr,
			 &psock->readlen) != BUF_FULL);
    a9fe:	2b01      	cmp	r3, #1
    aa00:	d1d3      	bne.n	a9aa <psock_readbuf+0x32>

  if(psock_datalen(psock) == 0) {
    aa02:	4620      	mov	r0, r4
    aa04:	f7ff ff16 	bl	a834 <psock_datalen>
    aa08:	4603      	mov	r3, r0
    aa0a:	2b00      	cmp	r3, #0
    aa0c:	d109      	bne.n	aa22 <psock_readbuf+0xaa>
    psock->state = STATE_NONE;
    aa0e:	f04f 0300 	mov.w	r3, #0
    aa12:	f884 3020 	strb.w	r3, [r4, #32]
    PT_RESTART(&psock->psockpt);
    aa16:	f04f 0300 	mov.w	r3, #0
    aa1a:	8063      	strh	r3, [r4, #2]
    aa1c:	f04f 0300 	mov.w	r3, #0
    aa20:	e007      	b.n	aa32 <psock_readbuf+0xba>
  }
  PT_END(&psock->psockpt);
    aa22:	f04f 0300 	mov.w	r3, #0
    aa26:	71fb      	strb	r3, [r7, #7]
    aa28:	f04f 0300 	mov.w	r3, #0
    aa2c:	8063      	strh	r3, [r4, #2]
    aa2e:	f04f 0302 	mov.w	r3, #2
}
    aa32:	4618      	mov	r0, r3
    aa34:	f107 070c 	add.w	r7, r7, #12
    aa38:	46bd      	mov	sp, r7
    aa3a:	bd90      	pop	{r4, r7, pc}

0000aa3c <psock_init>:
/*---------------------------------------------------------------------------*/
void
psock_init(register struct psock *psock, char *buffer, unsigned int buffersize)
{
    aa3c:	b590      	push	{r4, r7, lr}
    aa3e:	b083      	sub	sp, #12
    aa40:	af00      	add	r7, sp, #0
    aa42:	4604      	mov	r4, r0
    aa44:	6079      	str	r1, [r7, #4]
    aa46:	603a      	str	r2, [r7, #0]
  psock->state = STATE_NONE;
    aa48:	f04f 0300 	mov.w	r3, #0
    aa4c:	f884 3020 	strb.w	r3, [r4, #32]
  psock->readlen = 0;
    aa50:	f04f 0300 	mov.w	r3, #0
    aa54:	8263      	strh	r3, [r4, #18]
  psock->bufptr = buffer;
    aa56:	687b      	ldr	r3, [r7, #4]
    aa58:	60e3      	str	r3, [r4, #12]
  psock->bufsize = buffersize;
    aa5a:	683b      	ldr	r3, [r7, #0]
    aa5c:	61e3      	str	r3, [r4, #28]
  buf_setup(&psock->buf, (unsigned char*) buffer, buffersize);
    aa5e:	f104 0214 	add.w	r2, r4, #20
    aa62:	683b      	ldr	r3, [r7, #0]
    aa64:	b29b      	uxth	r3, r3
    aa66:	4610      	mov	r0, r2
    aa68:	6879      	ldr	r1, [r7, #4]
    aa6a:	461a      	mov	r2, r3
    aa6c:	f7ff fcce 	bl	a40c <buf_setup>
  PT_INIT(&psock->pt);
    aa70:	f04f 0300 	mov.w	r3, #0
    aa74:	8023      	strh	r3, [r4, #0]
  PT_INIT(&psock->psockpt);
    aa76:	f04f 0300 	mov.w	r3, #0
    aa7a:	8063      	strh	r3, [r4, #2]
}
    aa7c:	f107 070c 	add.w	r7, r7, #12
    aa80:	46bd      	mov	sp, r7
    aa82:	bd90      	pop	{r4, r7, pc}

0000aa84 <timer_set>:
 * \param t A pointer to the timer
 * \param interval The interval before the timer expires.
 *
 */
void timer_set( struct timer *t, clock_time_t interval )
{
    aa84:	b580      	push	{r7, lr}
    aa86:	b082      	sub	sp, #8
    aa88:	af00      	add	r7, sp, #0
    aa8a:	6078      	str	r0, [r7, #4]
    aa8c:	6039      	str	r1, [r7, #0]
	t->interval = interval;
    aa8e:	687b      	ldr	r3, [r7, #4]
    aa90:	683a      	ldr	r2, [r7, #0]
    aa92:	605a      	str	r2, [r3, #4]
	t->start = clock_time();
    aa94:	f7f6 f98e 	bl	db4 <clock_time>
    aa98:	4602      	mov	r2, r0
    aa9a:	687b      	ldr	r3, [r7, #4]
    aa9c:	601a      	str	r2, [r3, #0]
}
    aa9e:	f107 0708 	add.w	r7, r7, #8
    aaa2:	46bd      	mov	sp, r7
    aaa4:	bd80      	pop	{r7, pc}
    aaa6:	bf00      	nop

0000aaa8 <timer_reset>:
 * \param t A pointer to the timer.
 *
 * \sa timer_restart()
 */
void timer_reset( struct timer *t )
{
    aaa8:	b480      	push	{r7}
    aaaa:	b083      	sub	sp, #12
    aaac:	af00      	add	r7, sp, #0
    aaae:	6078      	str	r0, [r7, #4]
	t->start += t->interval;
    aab0:	687b      	ldr	r3, [r7, #4]
    aab2:	681a      	ldr	r2, [r3, #0]
    aab4:	687b      	ldr	r3, [r7, #4]
    aab6:	685b      	ldr	r3, [r3, #4]
    aab8:	441a      	add	r2, r3
    aaba:	687b      	ldr	r3, [r7, #4]
    aabc:	601a      	str	r2, [r3, #0]
}
    aabe:	f107 070c 	add.w	r7, r7, #12
    aac2:	46bd      	mov	sp, r7
    aac4:	bc80      	pop	{r7}
    aac6:	4770      	bx	lr

0000aac8 <timer_restart>:
 * \param t A pointer to the timer.
 *
 * \sa timer_reset()
 */
void timer_restart( struct timer *t )
{
    aac8:	b580      	push	{r7, lr}
    aaca:	b082      	sub	sp, #8
    aacc:	af00      	add	r7, sp, #0
    aace:	6078      	str	r0, [r7, #4]
	t->start = clock_time();
    aad0:	f7f6 f970 	bl	db4 <clock_time>
    aad4:	4602      	mov	r2, r0
    aad6:	687b      	ldr	r3, [r7, #4]
    aad8:	601a      	str	r2, [r3, #0]
}
    aada:	f107 0708 	add.w	r7, r7, #8
    aade:	46bd      	mov	sp, r7
    aae0:	bd80      	pop	{r7, pc}
    aae2:	bf00      	nop

0000aae4 <timer_expired>:
 *
 * \return Non-zero if the timer has expired, zero otherwise.
 *
 */
int timer_expired( struct timer *t )
{
    aae4:	b580      	push	{r7, lr}
    aae6:	b082      	sub	sp, #8
    aae8:	af00      	add	r7, sp, #0
    aaea:	6078      	str	r0, [r7, #4]
	return( clock_time_t ) ( clock_time() - t->start ) >= ( clock_time_t ) t->interval;
    aaec:	f7f6 f962 	bl	db4 <clock_time>
    aaf0:	4602      	mov	r2, r0
    aaf2:	687b      	ldr	r3, [r7, #4]
    aaf4:	681b      	ldr	r3, [r3, #0]
    aaf6:	ebc3 0202 	rsb	r2, r3, r2
    aafa:	687b      	ldr	r3, [r7, #4]
    aafc:	685b      	ldr	r3, [r3, #4]
    aafe:	429a      	cmp	r2, r3
    ab00:	bf34      	ite	cc
    ab02:	2300      	movcc	r3, #0
    ab04:	2301      	movcs	r3, #1
}
    ab06:	4618      	mov	r0, r3
    ab08:	f107 0708 	add.w	r7, r7, #8
    ab0c:	46bd      	mov	sp, r7
    ab0e:	bd80      	pop	{r7, pc}

0000ab10 <timer_remaining>:
 *
 * \return The time until the timer expires
 *
 */
clock_time_t timer_remaining( struct timer *t )
{
    ab10:	b590      	push	{r4, r7, lr}
    ab12:	b083      	sub	sp, #12
    ab14:	af00      	add	r7, sp, #0
    ab16:	6078      	str	r0, [r7, #4]
	return t->start + t->interval - clock_time();
    ab18:	687b      	ldr	r3, [r7, #4]
    ab1a:	681a      	ldr	r2, [r3, #0]
    ab1c:	687b      	ldr	r3, [r7, #4]
    ab1e:	685b      	ldr	r3, [r3, #4]
    ab20:	eb02 0403 	add.w	r4, r2, r3
    ab24:	f7f6 f946 	bl	db4 <clock_time>
    ab28:	4603      	mov	r3, r0
    ab2a:	ebc3 0304 	rsb	r3, r3, r4
}
    ab2e:	4618      	mov	r0, r3
    ab30:	f107 070c 	add.w	r7, r7, #12
    ab34:	46bd      	mov	sp, r7
    ab36:	bd90      	pop	{r4, r7, pc}

0000ab38 <uip_setipid>:

/* Ths ipid variable is an increasing number that is used for the IP ID	field. */
static u16_t ipid;

void uip_setipid( u16_t id )
{
    ab38:	b480      	push	{r7}
    ab3a:	b083      	sub	sp, #12
    ab3c:	af00      	add	r7, sp, #0
    ab3e:	4603      	mov	r3, r0
    ab40:	80fb      	strh	r3, [r7, #6]
	ipid = id;
    ab42:	f642 63f4 	movw	r3, #12020	; 0x2ef4
    ab46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ab4a:	88fa      	ldrh	r2, [r7, #6]
    ab4c:	801a      	strh	r2, [r3, #0]
}
    ab4e:	f107 070c 	add.w	r7, r7, #12
    ab52:	46bd      	mov	sp, r7
    ab54:	bc80      	pop	{r7}
    ab56:	4770      	bx	lr

0000ab58 <uip_add32>:
	#define UIP_LOG( m )
#endif /* UIP_LOGGING == 1 */

#if !UIP_ARCH_ADD32
	void uip_add32( u8_t *op32, u16_t op16 )
	{
    ab58:	b480      	push	{r7}
    ab5a:	b083      	sub	sp, #12
    ab5c:	af00      	add	r7, sp, #0
    ab5e:	6078      	str	r0, [r7, #4]
    ab60:	460b      	mov	r3, r1
    ab62:	807b      	strh	r3, [r7, #2]
		uip_acc32[3] = op32[3] + ( op16 & 0xff );
    ab64:	687b      	ldr	r3, [r7, #4]
    ab66:	f103 0303 	add.w	r3, r3, #3
    ab6a:	781a      	ldrb	r2, [r3, #0]
    ab6c:	887b      	ldrh	r3, [r7, #2]
    ab6e:	b2db      	uxtb	r3, r3
    ab70:	4413      	add	r3, r2
    ab72:	b2da      	uxtb	r2, r3
    ab74:	f64a 33b8 	movw	r3, #43960	; 0xabb8
    ab78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ab7c:	70da      	strb	r2, [r3, #3]
		uip_acc32[2] = op32[2] + ( op16 >> 8 );
    ab7e:	687b      	ldr	r3, [r7, #4]
    ab80:	f103 0302 	add.w	r3, r3, #2
    ab84:	781a      	ldrb	r2, [r3, #0]
    ab86:	887b      	ldrh	r3, [r7, #2]
    ab88:	ea4f 2313 	mov.w	r3, r3, lsr #8
    ab8c:	b29b      	uxth	r3, r3
    ab8e:	b2db      	uxtb	r3, r3
    ab90:	4413      	add	r3, r2
    ab92:	b2da      	uxtb	r2, r3
    ab94:	f64a 33b8 	movw	r3, #43960	; 0xabb8
    ab98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ab9c:	709a      	strb	r2, [r3, #2]
		uip_acc32[1] = op32[1];
    ab9e:	687b      	ldr	r3, [r7, #4]
    aba0:	f103 0301 	add.w	r3, r3, #1
    aba4:	781a      	ldrb	r2, [r3, #0]
    aba6:	f64a 33b8 	movw	r3, #43960	; 0xabb8
    abaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    abae:	705a      	strb	r2, [r3, #1]
		uip_acc32[0] = op32[0];
    abb0:	687b      	ldr	r3, [r7, #4]
    abb2:	781a      	ldrb	r2, [r3, #0]
    abb4:	f64a 33b8 	movw	r3, #43960	; 0xabb8
    abb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    abbc:	701a      	strb	r2, [r3, #0]

		if( uip_acc32[2] < (op16 >> 8) )
    abbe:	f64a 33b8 	movw	r3, #43960	; 0xabb8
    abc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    abc6:	789b      	ldrb	r3, [r3, #2]
    abc8:	461a      	mov	r2, r3
    abca:	887b      	ldrh	r3, [r7, #2]
    abcc:	ea4f 2313 	mov.w	r3, r3, lsr #8
    abd0:	b29b      	uxth	r3, r3
    abd2:	429a      	cmp	r2, r3
    abd4:	d220      	bcs.n	ac18 <uip_add32+0xc0>
		{
			++uip_acc32[1];
    abd6:	f64a 33b8 	movw	r3, #43960	; 0xabb8
    abda:	f2c2 0300 	movt	r3, #8192	; 0x2000
    abde:	785b      	ldrb	r3, [r3, #1]
    abe0:	f103 0301 	add.w	r3, r3, #1
    abe4:	b2da      	uxtb	r2, r3
    abe6:	f64a 33b8 	movw	r3, #43960	; 0xabb8
    abea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    abee:	705a      	strb	r2, [r3, #1]
			if( uip_acc32[1] == 0 )
    abf0:	f64a 33b8 	movw	r3, #43960	; 0xabb8
    abf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    abf8:	785b      	ldrb	r3, [r3, #1]
    abfa:	2b00      	cmp	r3, #0
    abfc:	d10c      	bne.n	ac18 <uip_add32+0xc0>
			{
				++uip_acc32[0];
    abfe:	f64a 33b8 	movw	r3, #43960	; 0xabb8
    ac02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ac06:	781b      	ldrb	r3, [r3, #0]
    ac08:	f103 0301 	add.w	r3, r3, #1
    ac0c:	b2da      	uxtb	r2, r3
    ac0e:	f64a 33b8 	movw	r3, #43960	; 0xabb8
    ac12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ac16:	701a      	strb	r2, [r3, #0]
			}
		}

		if( uip_acc32[3] < (op16 & 0xff) )
    ac18:	f64a 33b8 	movw	r3, #43960	; 0xabb8
    ac1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ac20:	78db      	ldrb	r3, [r3, #3]
    ac22:	461a      	mov	r2, r3
    ac24:	887b      	ldrh	r3, [r7, #2]
    ac26:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    ac2a:	429a      	cmp	r2, r3
    ac2c:	da34      	bge.n	ac98 <uip_add32+0x140>
		{
			++uip_acc32[2];
    ac2e:	f64a 33b8 	movw	r3, #43960	; 0xabb8
    ac32:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ac36:	789b      	ldrb	r3, [r3, #2]
    ac38:	f103 0301 	add.w	r3, r3, #1
    ac3c:	b2da      	uxtb	r2, r3
    ac3e:	f64a 33b8 	movw	r3, #43960	; 0xabb8
    ac42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ac46:	709a      	strb	r2, [r3, #2]
			if( uip_acc32[2] == 0 )
    ac48:	f64a 33b8 	movw	r3, #43960	; 0xabb8
    ac4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ac50:	789b      	ldrb	r3, [r3, #2]
    ac52:	2b00      	cmp	r3, #0
    ac54:	d120      	bne.n	ac98 <uip_add32+0x140>
			{
				++uip_acc32[1];
    ac56:	f64a 33b8 	movw	r3, #43960	; 0xabb8
    ac5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ac5e:	785b      	ldrb	r3, [r3, #1]
    ac60:	f103 0301 	add.w	r3, r3, #1
    ac64:	b2da      	uxtb	r2, r3
    ac66:	f64a 33b8 	movw	r3, #43960	; 0xabb8
    ac6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ac6e:	705a      	strb	r2, [r3, #1]
				if( uip_acc32[1] == 0 )
    ac70:	f64a 33b8 	movw	r3, #43960	; 0xabb8
    ac74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ac78:	785b      	ldrb	r3, [r3, #1]
    ac7a:	2b00      	cmp	r3, #0
    ac7c:	d10c      	bne.n	ac98 <uip_add32+0x140>
				{
					++uip_acc32[0];
    ac7e:	f64a 33b8 	movw	r3, #43960	; 0xabb8
    ac82:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ac86:	781b      	ldrb	r3, [r3, #0]
    ac88:	f103 0301 	add.w	r3, r3, #1
    ac8c:	b2da      	uxtb	r2, r3
    ac8e:	f64a 33b8 	movw	r3, #43960	; 0xabb8
    ac92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ac96:	701a      	strb	r2, [r3, #0]
				}
			}
		}
	}
    ac98:	f107 070c 	add.w	r7, r7, #12
    ac9c:	46bd      	mov	sp, r7
    ac9e:	bc80      	pop	{r7}
    aca0:	4770      	bx	lr
    aca2:	bf00      	nop

0000aca4 <chksum>:
#endif /* UIP_ARCH_ADD32 */

#if !UIP_ARCH_CHKSUM

	static u16_t chksum( u16_t sum, const u8_t *data, u16_t len )
	{
    aca4:	b480      	push	{r7}
    aca6:	b089      	sub	sp, #36	; 0x24
    aca8:	af00      	add	r7, sp, #0
    acaa:	60b9      	str	r1, [r7, #8]
    acac:	4613      	mov	r3, r2
    acae:	4602      	mov	r2, r0
    acb0:	81fa      	strh	r2, [r7, #14]
    acb2:	80fb      	strh	r3, [r7, #6]
		u16_t		t;
		const u8_t	*dataptr;
		const u8_t	*last_byte;

		dataptr = data;
    acb4:	68bb      	ldr	r3, [r7, #8]
    acb6:	61bb      	str	r3, [r7, #24]
		last_byte = data + len - 1;
    acb8:	88fb      	ldrh	r3, [r7, #6]
    acba:	f103 33ff 	add.w	r3, r3, #4294967295
    acbe:	68ba      	ldr	r2, [r7, #8]
    acc0:	4413      	add	r3, r2
    acc2:	61fb      	str	r3, [r7, #28]

		while( dataptr < last_byte )
    acc4:	e01a      	b.n	acfc <chksum+0x58>
		{
			/* At least two more bytes */
			t = ( dataptr[ 0 ] << 8 ) + dataptr[ 1 ];
    acc6:	69bb      	ldr	r3, [r7, #24]
    acc8:	781b      	ldrb	r3, [r3, #0]
    acca:	ea4f 2303 	mov.w	r3, r3, lsl #8
    acce:	b29a      	uxth	r2, r3
    acd0:	69bb      	ldr	r3, [r7, #24]
    acd2:	f103 0301 	add.w	r3, r3, #1
    acd6:	781b      	ldrb	r3, [r3, #0]
    acd8:	4413      	add	r3, r2
    acda:	82fb      	strh	r3, [r7, #22]
			sum += t;
    acdc:	89fa      	ldrh	r2, [r7, #14]
    acde:	8afb      	ldrh	r3, [r7, #22]
    ace0:	4413      	add	r3, r2
    ace2:	81fb      	strh	r3, [r7, #14]
			if( sum < t )
    ace4:	89fa      	ldrh	r2, [r7, #14]
    ace6:	8afb      	ldrh	r3, [r7, #22]
    ace8:	429a      	cmp	r2, r3
    acea:	d203      	bcs.n	acf4 <chksum+0x50>
			{
				sum++;	/* carry */
    acec:	89fb      	ldrh	r3, [r7, #14]
    acee:	f103 0301 	add.w	r3, r3, #1
    acf2:	81fb      	strh	r3, [r7, #14]
			}

			dataptr += 2;
    acf4:	69bb      	ldr	r3, [r7, #24]
    acf6:	f103 0302 	add.w	r3, r3, #2
    acfa:	61bb      	str	r3, [r7, #24]
		const u8_t	*last_byte;

		dataptr = data;
		last_byte = data + len - 1;

		while( dataptr < last_byte )
    acfc:	69ba      	ldr	r2, [r7, #24]
    acfe:	69fb      	ldr	r3, [r7, #28]
    ad00:	429a      	cmp	r2, r3
    ad02:	d3e0      	bcc.n	acc6 <chksum+0x22>
			}

			dataptr += 2;
		}

		if( dataptr == last_byte )
    ad04:	69ba      	ldr	r2, [r7, #24]
    ad06:	69fb      	ldr	r3, [r7, #28]
    ad08:	429a      	cmp	r2, r3
    ad0a:	d110      	bne.n	ad2e <chksum+0x8a>
		{
			t = ( dataptr[ 0 ] << 8 ) + 0;
    ad0c:	69bb      	ldr	r3, [r7, #24]
    ad0e:	781b      	ldrb	r3, [r3, #0]
    ad10:	ea4f 2303 	mov.w	r3, r3, lsl #8
    ad14:	82fb      	strh	r3, [r7, #22]
			sum += t;
    ad16:	89fa      	ldrh	r2, [r7, #14]
    ad18:	8afb      	ldrh	r3, [r7, #22]
    ad1a:	4413      	add	r3, r2
    ad1c:	81fb      	strh	r3, [r7, #14]
			if( sum < t )
    ad1e:	89fa      	ldrh	r2, [r7, #14]
    ad20:	8afb      	ldrh	r3, [r7, #22]
    ad22:	429a      	cmp	r2, r3
    ad24:	d203      	bcs.n	ad2e <chksum+0x8a>
			{
				sum++;	/* carry */
    ad26:	89fb      	ldrh	r3, [r7, #14]
    ad28:	f103 0301 	add.w	r3, r3, #1
    ad2c:	81fb      	strh	r3, [r7, #14]
			}
		}

		/* Return sum in host byte order. */
		return sum;
    ad2e:	89fb      	ldrh	r3, [r7, #14]
	}
    ad30:	4618      	mov	r0, r3
    ad32:	f107 0724 	add.w	r7, r7, #36	; 0x24
    ad36:	46bd      	mov	sp, r7
    ad38:	bc80      	pop	{r7}
    ad3a:	4770      	bx	lr

0000ad3c <uip_chksum>:
	/*---------------------------------------------------------------------------*/

	u16_t uip_chksum( u16_t *data, u16_t len )
	{
    ad3c:	b580      	push	{r7, lr}
    ad3e:	b082      	sub	sp, #8
    ad40:	af00      	add	r7, sp, #0
    ad42:	6078      	str	r0, [r7, #4]
    ad44:	460b      	mov	r3, r1
    ad46:	807b      	strh	r3, [r7, #2]
		return htons( chksum( 0, ( u8_t * ) data, len ) );
    ad48:	687a      	ldr	r2, [r7, #4]
    ad4a:	887b      	ldrh	r3, [r7, #2]
    ad4c:	f04f 0000 	mov.w	r0, #0
    ad50:	4611      	mov	r1, r2
    ad52:	461a      	mov	r2, r3
    ad54:	f7ff ffa6 	bl	aca4 <chksum>
    ad58:	4603      	mov	r3, r0
    ad5a:	4618      	mov	r0, r3
    ad5c:	f002 fb88 	bl	d470 <htons>
    ad60:	4603      	mov	r3, r0
	}
    ad62:	4618      	mov	r0, r3
    ad64:	f107 0708 	add.w	r7, r7, #8
    ad68:	46bd      	mov	sp, r7
    ad6a:	bd80      	pop	{r7, pc}

0000ad6c <uip_ipchksum>:
	/*---------------------------------------------------------------------------*/

	#ifndef UIP_ARCH_IPCHKSUM
		u16_t uip_ipchksum( void )
		{
    ad6c:	b580      	push	{r7, lr}
    ad6e:	b082      	sub	sp, #8
    ad70:	af00      	add	r7, sp, #0
			u16_t	sum;

			sum = chksum( 0, &uip_buf[UIP_LLH_LEN], UIP_IPH_LEN );
    ad72:	f240 6314 	movw	r3, #1556	; 0x614
    ad76:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ad7a:	681b      	ldr	r3, [r3, #0]
    ad7c:	f103 030e 	add.w	r3, r3, #14
    ad80:	f04f 0000 	mov.w	r0, #0
    ad84:	4619      	mov	r1, r3
    ad86:	f04f 0214 	mov.w	r2, #20
    ad8a:	f7ff ff8b 	bl	aca4 <chksum>
    ad8e:	4603      	mov	r3, r0
    ad90:	80fb      	strh	r3, [r7, #6]

			//DEBUG_PRINTF( "uip_ipchksum: sum 0x%04x\n", sum );
			return( sum == 0 ) ? 0xffff : htons( sum );
    ad92:	88fb      	ldrh	r3, [r7, #6]
    ad94:	2b00      	cmp	r3, #0
    ad96:	d005      	beq.n	ada4 <uip_ipchksum+0x38>
    ad98:	88fb      	ldrh	r3, [r7, #6]
    ad9a:	4618      	mov	r0, r3
    ad9c:	f002 fb68 	bl	d470 <htons>
    ada0:	4603      	mov	r3, r0
    ada2:	e001      	b.n	ada8 <uip_ipchksum+0x3c>
    ada4:	f64f 73ff 	movw	r3, #65535	; 0xffff
		}
    ada8:	4618      	mov	r0, r3
    adaa:	f107 0708 	add.w	r7, r7, #8
    adae:	46bd      	mov	sp, r7
    adb0:	bd80      	pop	{r7, pc}
    adb2:	bf00      	nop

0000adb4 <upper_layer_chksum>:
	#endif
	/*---------------------------------------------------------------------------*/

	static u16_t upper_layer_chksum( u8_t proto )
	{
    adb4:	b580      	push	{r7, lr}
    adb6:	b084      	sub	sp, #16
    adb8:	af00      	add	r7, sp, #0
    adba:	4603      	mov	r3, r0
    adbc:	71fb      	strb	r3, [r7, #7]
		u16_t	sum;

		#if UIP_CONF_IPV6
			upper_layer_len = ( ((u16_t) (BUF->len[ 0 ]) << 8) + BUF->len[ 1 ] );
		#else /* UIP_CONF_IPV6 */
			upper_layer_len = ( ((u16_t) (BUF->len[ 0 ]) << 8) + BUF->len[ 1 ] ) - UIP_IPH_LEN;
    adbe:	f240 6314 	movw	r3, #1556	; 0x614
    adc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    adc6:	681b      	ldr	r3, [r3, #0]
    adc8:	f103 030e 	add.w	r3, r3, #14
    adcc:	789b      	ldrb	r3, [r3, #2]
    adce:	ea4f 2303 	mov.w	r3, r3, lsl #8
    add2:	b29a      	uxth	r2, r3
    add4:	f240 6314 	movw	r3, #1556	; 0x614
    add8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    addc:	681b      	ldr	r3, [r3, #0]
    adde:	f103 030e 	add.w	r3, r3, #14
    ade2:	78db      	ldrb	r3, [r3, #3]
    ade4:	4413      	add	r3, r2
    ade6:	b29b      	uxth	r3, r3
    ade8:	f1a3 0314 	sub.w	r3, r3, #20
    adec:	81bb      	strh	r3, [r7, #12]
		#endif /* UIP_CONF_IPV6 */

		/* First sum pseudoheader. */

		/* IP protocol and length fields. This addition cannot carry. */
		sum = upper_layer_len + proto;
    adee:	79fa      	ldrb	r2, [r7, #7]
    adf0:	89bb      	ldrh	r3, [r7, #12]
    adf2:	4413      	add	r3, r2
    adf4:	81fb      	strh	r3, [r7, #14]

		/* Sum IP source and destination addresses. */
		sum = chksum( sum, ( u8_t * ) &BUF->srcipaddr, 2 * sizeof(uip_ipaddr_t) );
    adf6:	f240 6314 	movw	r3, #1556	; 0x614
    adfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    adfe:	681b      	ldr	r3, [r3, #0]
    ae00:	f103 030e 	add.w	r3, r3, #14
    ae04:	f103 030c 	add.w	r3, r3, #12
    ae08:	89fa      	ldrh	r2, [r7, #14]
    ae0a:	4610      	mov	r0, r2
    ae0c:	4619      	mov	r1, r3
    ae0e:	f04f 0208 	mov.w	r2, #8
    ae12:	f7ff ff47 	bl	aca4 <chksum>
    ae16:	4603      	mov	r3, r0
    ae18:	81fb      	strh	r3, [r7, #14]

		/* Sum TCP header and data. */
		sum = chksum( sum, &uip_buf[UIP_IPH_LEN + UIP_LLH_LEN], upper_layer_len );
    ae1a:	f240 6314 	movw	r3, #1556	; 0x614
    ae1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ae22:	681b      	ldr	r3, [r3, #0]
    ae24:	f103 0222 	add.w	r2, r3, #34	; 0x22
    ae28:	89f9      	ldrh	r1, [r7, #14]
    ae2a:	89bb      	ldrh	r3, [r7, #12]
    ae2c:	4608      	mov	r0, r1
    ae2e:	4611      	mov	r1, r2
    ae30:	461a      	mov	r2, r3
    ae32:	f7ff ff37 	bl	aca4 <chksum>
    ae36:	4603      	mov	r3, r0
    ae38:	81fb      	strh	r3, [r7, #14]

		return( sum == 0 ) ? 0xffff : htons( sum );
    ae3a:	89fb      	ldrh	r3, [r7, #14]
    ae3c:	2b00      	cmp	r3, #0
    ae3e:	d005      	beq.n	ae4c <upper_layer_chksum+0x98>
    ae40:	89fb      	ldrh	r3, [r7, #14]
    ae42:	4618      	mov	r0, r3
    ae44:	f002 fb14 	bl	d470 <htons>
    ae48:	4603      	mov	r3, r0
    ae4a:	e001      	b.n	ae50 <upper_layer_chksum+0x9c>
    ae4c:	f64f 73ff 	movw	r3, #65535	; 0xffff
	}
    ae50:	4618      	mov	r0, r3
    ae52:	f107 0710 	add.w	r7, r7, #16
    ae56:	46bd      	mov	sp, r7
    ae58:	bd80      	pop	{r7, pc}
    ae5a:	bf00      	nop

0000ae5c <uip_tcpchksum>:
		}
	#endif /* UIP_CONF_IPV6 */
	/*---------------------------------------------------------------------------*/

	u16_t uip_tcpchksum( void )
	{
    ae5c:	b580      	push	{r7, lr}
    ae5e:	af00      	add	r7, sp, #0
		return upper_layer_chksum( UIP_PROTO_TCP );
    ae60:	f04f 0006 	mov.w	r0, #6
    ae64:	f7ff ffa6 	bl	adb4 <upper_layer_chksum>
    ae68:	4603      	mov	r3, r0
	}
    ae6a:	4618      	mov	r0, r3
    ae6c:	bd80      	pop	{r7, pc}
    ae6e:	bf00      	nop

0000ae70 <uip_udpchksum>:
	/*---------------------------------------------------------------------------*/

	#if UIP_UDP_CHECKSUMS
		u16_t uip_udpchksum( void )
		{
    ae70:	b580      	push	{r7, lr}
    ae72:	af00      	add	r7, sp, #0
			return upper_layer_chksum( UIP_PROTO_UDP );
    ae74:	f04f 0011 	mov.w	r0, #17
    ae78:	f7ff ff9c 	bl	adb4 <upper_layer_chksum>
    ae7c:	4603      	mov	r3, r0
		}
    ae7e:	4618      	mov	r0, r3
    ae80:	bd80      	pop	{r7, pc}
    ae82:	bf00      	nop

0000ae84 <uip_init>:

#endif /* UIP_ARCH_CHKSUM */
/*---------------------------------------------------------------------------*/

void uip_init( void )
{
    ae84:	b480      	push	{r7}
    ae86:	af00      	add	r7, sp, #0
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    ae88:	f642 63fe 	movw	r3, #12030	; 0x2efe
    ae8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ae90:	f04f 0200 	mov.w	r2, #0
    ae94:	701a      	strb	r2, [r3, #0]
    ae96:	e01a      	b.n	aece <uip_init+0x4a>
	{
		uip_listenports[ c ] = 0;
    ae98:	f642 63fe 	movw	r3, #12030	; 0x2efe
    ae9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aea0:	781b      	ldrb	r3, [r3, #0]
    aea2:	461a      	mov	r2, r3
    aea4:	f64c 33a8 	movw	r3, #52136	; 0xcba8
    aea8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aeac:	f04f 0100 	mov.w	r1, #0
    aeb0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
#endif /* UIP_ARCH_CHKSUM */
/*---------------------------------------------------------------------------*/

void uip_init( void )
{
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    aeb4:	f642 63fe 	movw	r3, #12030	; 0x2efe
    aeb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aebc:	781b      	ldrb	r3, [r3, #0]
    aebe:	f103 0301 	add.w	r3, r3, #1
    aec2:	b2da      	uxtb	r2, r3
    aec4:	f642 63fe 	movw	r3, #12030	; 0x2efe
    aec8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aecc:	701a      	strb	r2, [r3, #0]
    aece:	f642 63fe 	movw	r3, #12030	; 0x2efe
    aed2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aed6:	781b      	ldrb	r3, [r3, #0]
    aed8:	2b27      	cmp	r3, #39	; 0x27
    aeda:	d9dd      	bls.n	ae98 <uip_init+0x14>
	{
		uip_listenports[ c ] = 0;
	}

	for( c = 0; c < UIP_CONNS; ++c )
    aedc:	f642 63fe 	movw	r3, #12030	; 0x2efe
    aee0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aee4:	f04f 0200 	mov.w	r2, #0
    aee8:	701a      	strb	r2, [r3, #0]
    aeea:	e020      	b.n	af2e <uip_init+0xaa>
	{
		uip_conns[ c ].tcpstateflags = UIP_CLOSED;
    aeec:	f642 63fe 	movw	r3, #12030	; 0x2efe
    aef0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aef4:	781b      	ldrb	r3, [r3, #0]
    aef6:	461a      	mov	r2, r3
    aef8:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    aefc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af00:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    af04:	fb01 f202 	mul.w	r2, r1, r2
    af08:	4413      	add	r3, r2
    af0a:	f103 0318 	add.w	r3, r3, #24
    af0e:	f04f 0200 	mov.w	r2, #0
    af12:	705a      	strb	r2, [r3, #1]
	for( c = 0; c < UIP_LISTENPORTS; ++c )
	{
		uip_listenports[ c ] = 0;
	}

	for( c = 0; c < UIP_CONNS; ++c )
    af14:	f642 63fe 	movw	r3, #12030	; 0x2efe
    af18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af1c:	781b      	ldrb	r3, [r3, #0]
    af1e:	f103 0301 	add.w	r3, r3, #1
    af22:	b2da      	uxtb	r2, r3
    af24:	f642 63fe 	movw	r3, #12030	; 0x2efe
    af28:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af2c:	701a      	strb	r2, [r3, #0]
    af2e:	f642 63fe 	movw	r3, #12030	; 0x2efe
    af32:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af36:	781b      	ldrb	r3, [r3, #0]
    af38:	2b27      	cmp	r3, #39	; 0x27
    af3a:	d9d7      	bls.n	aeec <uip_init+0x68>
	{
		uip_conns[ c ].tcpstateflags = UIP_CLOSED;
	}

	#if UIP_ACTIVE_OPEN
		lastport = 1024;
    af3c:	f642 63fc 	movw	r3, #12028	; 0x2efc
    af40:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af44:	f44f 6280 	mov.w	r2, #1024	; 0x400
    af48:	801a      	strh	r2, [r3, #0]

	/* IPv4 initialization. */
	#if UIP_FIXEDADDR == 0
		/*  uip_hostaddr[ 0 ] = uip_hostaddr[ 1 ] = 0;*/
	#endif /* UIP_FIXEDADDR */
}
    af4a:	46bd      	mov	sp, r7
    af4c:	bc80      	pop	{r7}
    af4e:	4770      	bx	lr

0000af50 <uip_connect>:
/*---------------------------------------------------------------------------*/

#if UIP_ACTIVE_OPEN
	struct uip_conn *uip_connect( uip_ipaddr_t *ripaddr, u16_t rport )
	{
    af50:	b5b0      	push	{r4, r5, r7, lr}
    af52:	b082      	sub	sp, #8
    af54:	af00      	add	r7, sp, #0
    af56:	6078      	str	r0, [r7, #4]
    af58:	460b      	mov	r3, r1
    af5a:	807b      	strh	r3, [r7, #2]
    af5c:	e000      	b.n	af60 <uip_connect+0x10>
		for( c = 0; c < UIP_CONNS; ++c )
		{
			conn = &uip_conns[ c ];
			if( conn->tcpstateflags != UIP_CLOSED && conn->lport == htons(lastport) )
			{
				goto again;
    af5e:	bf00      	nop
	{
		register struct uip_conn	*conn, *cconn;

		/* Find an unused local port. */
	again:
		++lastport;
    af60:	f642 63fc 	movw	r3, #12028	; 0x2efc
    af64:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af68:	881b      	ldrh	r3, [r3, #0]
    af6a:	f103 0301 	add.w	r3, r3, #1
    af6e:	b29a      	uxth	r2, r3
    af70:	f642 63fc 	movw	r3, #12028	; 0x2efc
    af74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af78:	801a      	strh	r2, [r3, #0]

		if( lastport >= 32000 )
    af7a:	f642 63fc 	movw	r3, #12028	; 0x2efc
    af7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af82:	881a      	ldrh	r2, [r3, #0]
    af84:	f647 43ff 	movw	r3, #31999	; 0x7cff
    af88:	429a      	cmp	r2, r3
    af8a:	d906      	bls.n	af9a <uip_connect+0x4a>
		{
			lastport = 4096;
    af8c:	f642 63fc 	movw	r3, #12028	; 0x2efc
    af90:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af94:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    af98:	801a      	strh	r2, [r3, #0]
		}

		/* Check if this port is already in use, and if so try to find
		 another one. */
		for( c = 0; c < UIP_CONNS; ++c )
    af9a:	f642 63fe 	movw	r3, #12030	; 0x2efe
    af9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    afa2:	f04f 0200 	mov.w	r2, #0
    afa6:	701a      	strb	r2, [r3, #0]
    afa8:	e02a      	b.n	b000 <uip_connect+0xb0>
		{
			conn = &uip_conns[ c ];
    afaa:	f642 63fe 	movw	r3, #12030	; 0x2efe
    afae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    afb2:	781b      	ldrb	r3, [r3, #0]
    afb4:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    afb8:	fb02 f203 	mul.w	r2, r2, r3
    afbc:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    afc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    afc4:	eb02 0403 	add.w	r4, r2, r3
			if( conn->tcpstateflags != UIP_CLOSED && conn->lport == htons(lastport) )
    afc8:	7e63      	ldrb	r3, [r4, #25]
    afca:	2b00      	cmp	r3, #0
    afcc:	d00b      	beq.n	afe6 <uip_connect+0x96>
    afce:	88a4      	ldrh	r4, [r4, #4]
    afd0:	f642 63fc 	movw	r3, #12028	; 0x2efc
    afd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    afd8:	881b      	ldrh	r3, [r3, #0]
    afda:	4618      	mov	r0, r3
    afdc:	f002 fa48 	bl	d470 <htons>
    afe0:	4603      	mov	r3, r0
    afe2:	429c      	cmp	r4, r3
    afe4:	d0bb      	beq.n	af5e <uip_connect+0xe>
			lastport = 4096;
		}

		/* Check if this port is already in use, and if so try to find
		 another one. */
		for( c = 0; c < UIP_CONNS; ++c )
    afe6:	f642 63fe 	movw	r3, #12030	; 0x2efe
    afea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    afee:	781b      	ldrb	r3, [r3, #0]
    aff0:	f103 0301 	add.w	r3, r3, #1
    aff4:	b2da      	uxtb	r2, r3
    aff6:	f642 63fe 	movw	r3, #12030	; 0x2efe
    affa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    affe:	701a      	strb	r2, [r3, #0]
    b000:	f642 63fe 	movw	r3, #12030	; 0x2efe
    b004:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b008:	781b      	ldrb	r3, [r3, #0]
    b00a:	2b27      	cmp	r3, #39	; 0x27
    b00c:	d9cd      	bls.n	afaa <uip_connect+0x5a>
			{
				goto again;
			}
		}

		conn = 0;
    b00e:	f04f 0400 	mov.w	r4, #0
		for( c = 0; c < UIP_CONNS; ++c )
    b012:	f642 63fe 	movw	r3, #12030	; 0x2efe
    b016:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b01a:	f04f 0200 	mov.w	r2, #0
    b01e:	701a      	strb	r2, [r3, #0]
    b020:	e02a      	b.n	b078 <uip_connect+0x128>
		{
			cconn = &uip_conns[ c ];
    b022:	f642 63fe 	movw	r3, #12030	; 0x2efe
    b026:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b02a:	781b      	ldrb	r3, [r3, #0]
    b02c:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    b030:	fb02 f203 	mul.w	r2, r2, r3
    b034:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    b038:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b03c:	eb02 0503 	add.w	r5, r2, r3
			if( cconn->tcpstateflags == UIP_CLOSED )
    b040:	7e6b      	ldrb	r3, [r5, #25]
    b042:	2b00      	cmp	r3, #0
    b044:	d101      	bne.n	b04a <uip_connect+0xfa>
			{
				conn = cconn;
    b046:	462c      	mov	r4, r5
				break;
    b048:	e01d      	b.n	b086 <uip_connect+0x136>
			}

			if( cconn->tcpstateflags == UIP_TIME_WAIT )
    b04a:	7e6b      	ldrb	r3, [r5, #25]
    b04c:	2b07      	cmp	r3, #7
    b04e:	d106      	bne.n	b05e <uip_connect+0x10e>
			{
				if( conn == 0 || cconn->timer > conn->timer )
    b050:	2c00      	cmp	r4, #0
    b052:	d003      	beq.n	b05c <uip_connect+0x10c>
    b054:	7eaa      	ldrb	r2, [r5, #26]
    b056:	7ea3      	ldrb	r3, [r4, #26]
    b058:	429a      	cmp	r2, r3
    b05a:	d900      	bls.n	b05e <uip_connect+0x10e>
				{
					conn = cconn;
    b05c:	462c      	mov	r4, r5
				goto again;
			}
		}

		conn = 0;
		for( c = 0; c < UIP_CONNS; ++c )
    b05e:	f642 63fe 	movw	r3, #12030	; 0x2efe
    b062:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b066:	781b      	ldrb	r3, [r3, #0]
    b068:	f103 0301 	add.w	r3, r3, #1
    b06c:	b2da      	uxtb	r2, r3
    b06e:	f642 63fe 	movw	r3, #12030	; 0x2efe
    b072:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b076:	701a      	strb	r2, [r3, #0]
    b078:	f642 63fe 	movw	r3, #12030	; 0x2efe
    b07c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b080:	781b      	ldrb	r3, [r3, #0]
    b082:	2b27      	cmp	r3, #39	; 0x27
    b084:	d9cd      	bls.n	b022 <uip_connect+0xd2>
					conn = cconn;
				}
			}
		}

		if( conn == 0 )
    b086:	2c00      	cmp	r4, #0
    b088:	d102      	bne.n	b090 <uip_connect+0x140>
		{
			return 0;
    b08a:	f04f 0300 	mov.w	r3, #0
    b08e:	e04a      	b.n	b126 <uip_connect+0x1d6>
		}

		conn->tcpstateflags = UIP_SYN_SENT;
    b090:	f04f 0302 	mov.w	r3, #2
    b094:	7663      	strb	r3, [r4, #25]

		conn->snd_nxt[ 0 ] = iss[ 0 ];
    b096:	f642 63f8 	movw	r3, #12024	; 0x2ef8
    b09a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b09e:	781b      	ldrb	r3, [r3, #0]
    b0a0:	7323      	strb	r3, [r4, #12]
		conn->snd_nxt[ 1 ] = iss[ 1 ];
    b0a2:	f642 63f8 	movw	r3, #12024	; 0x2ef8
    b0a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b0aa:	785b      	ldrb	r3, [r3, #1]
    b0ac:	7363      	strb	r3, [r4, #13]
		conn->snd_nxt[ 2 ] = iss[ 2 ];
    b0ae:	f642 63f8 	movw	r3, #12024	; 0x2ef8
    b0b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b0b6:	789b      	ldrb	r3, [r3, #2]
    b0b8:	73a3      	strb	r3, [r4, #14]
		conn->snd_nxt[ 3 ] = iss[ 3 ];
    b0ba:	f642 63f8 	movw	r3, #12024	; 0x2ef8
    b0be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b0c2:	78db      	ldrb	r3, [r3, #3]
    b0c4:	73e3      	strb	r3, [r4, #15]

		conn->initialmss = conn->mss = UIP_TCP_MSS;
    b0c6:	f240 5392 	movw	r3, #1426	; 0x592
    b0ca:	8263      	strh	r3, [r4, #18]
    b0cc:	8a63      	ldrh	r3, [r4, #18]
    b0ce:	82a3      	strh	r3, [r4, #20]

		conn->len = 1;		/* TCP length of the SYN is one. */
    b0d0:	f04f 0301 	mov.w	r3, #1
    b0d4:	8223      	strh	r3, [r4, #16]
		conn->nrtx = 0;
    b0d6:	f04f 0300 	mov.w	r3, #0
    b0da:	76e3      	strb	r3, [r4, #27]
		conn->timer = 1;	/* Send the SYN next time around. */
    b0dc:	f04f 0301 	mov.w	r3, #1
    b0e0:	76a3      	strb	r3, [r4, #26]
		conn->rto = UIP_RTO;
    b0e2:	f04f 0303 	mov.w	r3, #3
    b0e6:	7623      	strb	r3, [r4, #24]
		conn->sa = 0;
    b0e8:	f04f 0300 	mov.w	r3, #0
    b0ec:	75a3      	strb	r3, [r4, #22]
		conn->sv = 16;		/* Initial value of the RTT variance. */
    b0ee:	f04f 0310 	mov.w	r3, #16
    b0f2:	75e3      	strb	r3, [r4, #23]
		conn->lport = htons( lastport );
    b0f4:	f642 63fc 	movw	r3, #12028	; 0x2efc
    b0f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b0fc:	881b      	ldrh	r3, [r3, #0]
    b0fe:	4618      	mov	r0, r3
    b100:	f002 f9b6 	bl	d470 <htons>
    b104:	4603      	mov	r3, r0
    b106:	80a3      	strh	r3, [r4, #4]
		conn->rport = rport;
    b108:	887b      	ldrh	r3, [r7, #2]
    b10a:	80e3      	strh	r3, [r4, #6]
		uip_ipaddr_copy( &conn->ripaddr, ripaddr );
    b10c:	687b      	ldr	r3, [r7, #4]
    b10e:	781b      	ldrb	r3, [r3, #0]
    b110:	7023      	strb	r3, [r4, #0]
    b112:	687b      	ldr	r3, [r7, #4]
    b114:	785b      	ldrb	r3, [r3, #1]
    b116:	7063      	strb	r3, [r4, #1]
    b118:	687b      	ldr	r3, [r7, #4]
    b11a:	789b      	ldrb	r3, [r3, #2]
    b11c:	70a3      	strb	r3, [r4, #2]
    b11e:	687b      	ldr	r3, [r7, #4]
    b120:	78db      	ldrb	r3, [r3, #3]
    b122:	70e3      	strb	r3, [r4, #3]

		return conn;
    b124:	4623      	mov	r3, r4
	}
    b126:	4618      	mov	r0, r3
    b128:	f107 0708 	add.w	r7, r7, #8
    b12c:	46bd      	mov	sp, r7
    b12e:	bdb0      	pop	{r4, r5, r7, pc}

0000b130 <uip_unlisten>:
	}
/*---------------------------------------------------------------------------*/
#endif /* UIP_UDP */

void uip_unlisten( u16_t port )
{
    b130:	b480      	push	{r7}
    b132:	b083      	sub	sp, #12
    b134:	af00      	add	r7, sp, #0
    b136:	4603      	mov	r3, r0
    b138:	80fb      	strh	r3, [r7, #6]
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b13a:	f642 63fe 	movw	r3, #12030	; 0x2efe
    b13e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b142:	f04f 0200 	mov.w	r2, #0
    b146:	701a      	strb	r2, [r3, #0]
    b148:	e02a      	b.n	b1a0 <uip_unlisten+0x70>
	{
		if( uip_listenports[ c ] == port )
    b14a:	f642 63fe 	movw	r3, #12030	; 0x2efe
    b14e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b152:	781b      	ldrb	r3, [r3, #0]
    b154:	461a      	mov	r2, r3
    b156:	f64c 33a8 	movw	r3, #52136	; 0xcba8
    b15a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b15e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    b162:	88fa      	ldrh	r2, [r7, #6]
    b164:	429a      	cmp	r2, r3
    b166:	d10e      	bne.n	b186 <uip_unlisten+0x56>
		{
			uip_listenports[ c ] = 0;
    b168:	f642 63fe 	movw	r3, #12030	; 0x2efe
    b16c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b170:	781b      	ldrb	r3, [r3, #0]
    b172:	461a      	mov	r2, r3
    b174:	f64c 33a8 	movw	r3, #52136	; 0xcba8
    b178:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b17c:	f04f 0100 	mov.w	r1, #0
    b180:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			return;
    b184:	e013      	b.n	b1ae <uip_unlisten+0x7e>
/*---------------------------------------------------------------------------*/
#endif /* UIP_UDP */

void uip_unlisten( u16_t port )
{
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b186:	f642 63fe 	movw	r3, #12030	; 0x2efe
    b18a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b18e:	781b      	ldrb	r3, [r3, #0]
    b190:	f103 0301 	add.w	r3, r3, #1
    b194:	b2da      	uxtb	r2, r3
    b196:	f642 63fe 	movw	r3, #12030	; 0x2efe
    b19a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b19e:	701a      	strb	r2, [r3, #0]
    b1a0:	f642 63fe 	movw	r3, #12030	; 0x2efe
    b1a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1a8:	781b      	ldrb	r3, [r3, #0]
    b1aa:	2b27      	cmp	r3, #39	; 0x27
    b1ac:	d9cd      	bls.n	b14a <uip_unlisten+0x1a>
		{
			uip_listenports[ c ] = 0;
			return;
		}
	}
}
    b1ae:	f107 070c 	add.w	r7, r7, #12
    b1b2:	46bd      	mov	sp, r7
    b1b4:	bc80      	pop	{r7}
    b1b6:	4770      	bx	lr

0000b1b8 <uip_listen>:
/*---------------------------------------------------------------------------*/

void uip_listen( u16_t port )
{
    b1b8:	b480      	push	{r7}
    b1ba:	b083      	sub	sp, #12
    b1bc:	af00      	add	r7, sp, #0
    b1be:	4603      	mov	r3, r0
    b1c0:	80fb      	strh	r3, [r7, #6]
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b1c2:	f642 63fe 	movw	r3, #12030	; 0x2efe
    b1c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1ca:	f04f 0200 	mov.w	r2, #0
    b1ce:	701a      	strb	r2, [r3, #0]
    b1d0:	e028      	b.n	b224 <uip_listen+0x6c>
	{
		if( uip_listenports[ c ] == 0 )
    b1d2:	f642 63fe 	movw	r3, #12030	; 0x2efe
    b1d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1da:	781b      	ldrb	r3, [r3, #0]
    b1dc:	461a      	mov	r2, r3
    b1de:	f64c 33a8 	movw	r3, #52136	; 0xcba8
    b1e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1e6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    b1ea:	2b00      	cmp	r3, #0
    b1ec:	d10d      	bne.n	b20a <uip_listen+0x52>
		{
			uip_listenports[ c ] = port;
    b1ee:	f642 63fe 	movw	r3, #12030	; 0x2efe
    b1f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1f6:	781b      	ldrb	r3, [r3, #0]
    b1f8:	461a      	mov	r2, r3
    b1fa:	f64c 33a8 	movw	r3, #52136	; 0xcba8
    b1fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b202:	88f9      	ldrh	r1, [r7, #6]
    b204:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			return;
    b208:	e013      	b.n	b232 <uip_listen+0x7a>
}
/*---------------------------------------------------------------------------*/

void uip_listen( u16_t port )
{
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b20a:	f642 63fe 	movw	r3, #12030	; 0x2efe
    b20e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b212:	781b      	ldrb	r3, [r3, #0]
    b214:	f103 0301 	add.w	r3, r3, #1
    b218:	b2da      	uxtb	r2, r3
    b21a:	f642 63fe 	movw	r3, #12030	; 0x2efe
    b21e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b222:	701a      	strb	r2, [r3, #0]
    b224:	f642 63fe 	movw	r3, #12030	; 0x2efe
    b228:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b22c:	781b      	ldrb	r3, [r3, #0]
    b22e:	2b27      	cmp	r3, #39	; 0x27
    b230:	d9cf      	bls.n	b1d2 <uip_listen+0x1a>
		{
			uip_listenports[ c ] = port;
			return;
		}
	}
}
    b232:	f107 070c 	add.w	r7, r7, #12
    b236:	46bd      	mov	sp, r7
    b238:	bc80      	pop	{r7}
    b23a:	4770      	bx	lr

0000b23c <uip_add_rcv_nxt>:
/*---------------------------------------------------------------------------*/
#endif /* UIP_REASSEMBLY */


static void uip_add_rcv_nxt( u16_t n )
{
    b23c:	b580      	push	{r7, lr}
    b23e:	b082      	sub	sp, #8
    b240:	af00      	add	r7, sp, #0
    b242:	4603      	mov	r3, r0
    b244:	80fb      	strh	r3, [r7, #6]
	uip_add32( uip_conn->rcv_nxt, n );
    b246:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    b24a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b24e:	681b      	ldr	r3, [r3, #0]
    b250:	f103 0208 	add.w	r2, r3, #8
    b254:	88fb      	ldrh	r3, [r7, #6]
    b256:	4610      	mov	r0, r2
    b258:	4619      	mov	r1, r3
    b25a:	f7ff fc7d 	bl	ab58 <uip_add32>
	uip_conn->rcv_nxt[ 0 ] = uip_acc32[ 0 ];
    b25e:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    b262:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b266:	681a      	ldr	r2, [r3, #0]
    b268:	f64a 33b8 	movw	r3, #43960	; 0xabb8
    b26c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b270:	781b      	ldrb	r3, [r3, #0]
    b272:	7213      	strb	r3, [r2, #8]
	uip_conn->rcv_nxt[ 1 ] = uip_acc32[ 1 ];
    b274:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    b278:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b27c:	681a      	ldr	r2, [r3, #0]
    b27e:	f64a 33b8 	movw	r3, #43960	; 0xabb8
    b282:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b286:	785b      	ldrb	r3, [r3, #1]
    b288:	7253      	strb	r3, [r2, #9]
	uip_conn->rcv_nxt[ 2 ] = uip_acc32[ 2 ];
    b28a:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    b28e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b292:	681a      	ldr	r2, [r3, #0]
    b294:	f64a 33b8 	movw	r3, #43960	; 0xabb8
    b298:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b29c:	789b      	ldrb	r3, [r3, #2]
    b29e:	7293      	strb	r3, [r2, #10]
	uip_conn->rcv_nxt[ 3 ] = uip_acc32[ 3 ];
    b2a0:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    b2a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b2a8:	681a      	ldr	r2, [r3, #0]
    b2aa:	f64a 33b8 	movw	r3, #43960	; 0xabb8
    b2ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b2b2:	78db      	ldrb	r3, [r3, #3]
    b2b4:	72d3      	strb	r3, [r2, #11]
}
    b2b6:	f107 0708 	add.w	r7, r7, #8
    b2ba:	46bd      	mov	sp, r7
    b2bc:	bd80      	pop	{r7, pc}
    b2be:	bf00      	nop

0000b2c0 <uip_process>:
/*---------------------------------------------------------------------------*/

void uip_process( u8_t flag )
{
    b2c0:	b590      	push	{r4, r7, lr}
    b2c2:	b085      	sub	sp, #20
    b2c4:	af00      	add	r7, sp, #0
    b2c6:	4603      	mov	r3, r0
    b2c8:	71fb      	strb	r3, [r7, #7]
	register struct uip_conn	*uip_connr = uip_conn;
    b2ca:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    b2ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b2d2:	681c      	ldr	r4, [r3, #0]
		{
			goto udp_send;
		}
	#endif /* UIP_UDP */

	uip_sappdata = uip_appdata = &uip_buf[UIP_IPTCPH_LEN + UIP_LLH_LEN];
    b2d4:	f240 6314 	movw	r3, #1556	; 0x614
    b2d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b2dc:	681b      	ldr	r3, [r3, #0]
    b2de:	f103 0236 	add.w	r2, r3, #54	; 0x36
    b2e2:	f64a 33c0 	movw	r3, #43968	; 0xabc0
    b2e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b2ea:	601a      	str	r2, [r3, #0]
    b2ec:	f64a 33c0 	movw	r3, #43968	; 0xabc0
    b2f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b2f4:	681a      	ldr	r2, [r3, #0]
    b2f6:	f64a 33b4 	movw	r3, #43956	; 0xabb4
    b2fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b2fe:	601a      	str	r2, [r3, #0]

	/* Check if we were invoked because of a poll request for a
	 particular connection. */
	if( flag == UIP_POLL_REQUEST )
    b300:	79fb      	ldrb	r3, [r7, #7]
    b302:	2b03      	cmp	r3, #3
    b304:	d114      	bne.n	b330 <uip_process+0x70>
	{
		if( (uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_ESTABLISHED && !uip_outstanding(uip_connr) )
    b306:	7e63      	ldrb	r3, [r4, #25]
    b308:	f003 030f 	and.w	r3, r3, #15
    b30c:	2b03      	cmp	r3, #3
    b30e:	f042 807c 	bne.w	d40a <uip_process+0x214a>
    b312:	8a23      	ldrh	r3, [r4, #16]
    b314:	2b00      	cmp	r3, #0
    b316:	f042 807a 	bne.w	d40e <uip_process+0x214e>
		{
			uip_flags = UIP_POLL;
    b31a:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    b31e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b322:	f04f 0208 	mov.w	r2, #8
    b326:	701a      	strb	r2, [r3, #0]
			UIP_APPCALL();
    b328:	f003 fcd0 	bl	eccc <httpd_appcall>
			goto appsend;
    b32c:	f001 bcbc 	b.w	cca8 <uip_process+0x19e8>

		goto drop;

		/* Check if we were invoked because of the perodic timer fireing. */
	}
	else if( flag == UIP_TIMER )
    b330:	79fb      	ldrb	r3, [r7, #7]
    b332:	2b02      	cmp	r3, #2
    b334:	f040 8109 	bne.w	b54a <uip_process+0x28a>
				--uip_reasstmr;
			}
		#endif /* UIP_REASSEMBLY */

		/* Increase the initial sequence number. */
		if( ++iss[ 3 ] == 0 )
    b338:	f642 63f8 	movw	r3, #12024	; 0x2ef8
    b33c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b340:	78db      	ldrb	r3, [r3, #3]
    b342:	f103 0301 	add.w	r3, r3, #1
    b346:	b2da      	uxtb	r2, r3
    b348:	f642 63f8 	movw	r3, #12024	; 0x2ef8
    b34c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b350:	70da      	strb	r2, [r3, #3]
    b352:	f642 63f8 	movw	r3, #12024	; 0x2ef8
    b356:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b35a:	78db      	ldrb	r3, [r3, #3]
    b35c:	2b00      	cmp	r3, #0
    b35e:	d134      	bne.n	b3ca <uip_process+0x10a>
		{
			if( ++iss[ 2 ] == 0 )
    b360:	f642 63f8 	movw	r3, #12024	; 0x2ef8
    b364:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b368:	789b      	ldrb	r3, [r3, #2]
    b36a:	f103 0301 	add.w	r3, r3, #1
    b36e:	b2da      	uxtb	r2, r3
    b370:	f642 63f8 	movw	r3, #12024	; 0x2ef8
    b374:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b378:	709a      	strb	r2, [r3, #2]
    b37a:	f642 63f8 	movw	r3, #12024	; 0x2ef8
    b37e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b382:	789b      	ldrb	r3, [r3, #2]
    b384:	2b00      	cmp	r3, #0
    b386:	d120      	bne.n	b3ca <uip_process+0x10a>
			{
				if( ++iss[ 1 ] == 0 )
    b388:	f642 63f8 	movw	r3, #12024	; 0x2ef8
    b38c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b390:	785b      	ldrb	r3, [r3, #1]
    b392:	f103 0301 	add.w	r3, r3, #1
    b396:	b2da      	uxtb	r2, r3
    b398:	f642 63f8 	movw	r3, #12024	; 0x2ef8
    b39c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3a0:	705a      	strb	r2, [r3, #1]
    b3a2:	f642 63f8 	movw	r3, #12024	; 0x2ef8
    b3a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3aa:	785b      	ldrb	r3, [r3, #1]
    b3ac:	2b00      	cmp	r3, #0
    b3ae:	d10c      	bne.n	b3ca <uip_process+0x10a>
				{
					++iss[ 0 ];
    b3b0:	f642 63f8 	movw	r3, #12024	; 0x2ef8
    b3b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3b8:	781b      	ldrb	r3, [r3, #0]
    b3ba:	f103 0301 	add.w	r3, r3, #1
    b3be:	b2da      	uxtb	r2, r3
    b3c0:	f642 63f8 	movw	r3, #12024	; 0x2ef8
    b3c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3c8:	701a      	strb	r2, [r3, #0]
				}
			}
		}

		/* Reset the length variables. */
		uip_len = 0;
    b3ca:	f64a 33b0 	movw	r3, #43952	; 0xabb0
    b3ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3d2:	f04f 0200 	mov.w	r2, #0
    b3d6:	801a      	strh	r2, [r3, #0]
		uip_slen = 0;
    b3d8:	f64c 433c 	movw	r3, #52284	; 0xcc3c
    b3dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3e0:	f04f 0200 	mov.w	r2, #0
    b3e4:	801a      	strh	r2, [r3, #0]

		/* Check if the connection is in a state in which we simply wait
		for the connection to time out. If so, we increase the
		connection's timer and remove the connection if it times
		out. */
		if( uip_connr->tcpstateflags == UIP_TIME_WAIT || uip_connr->tcpstateflags == UIP_FIN_WAIT_2 )
    b3e6:	7e63      	ldrb	r3, [r4, #25]
    b3e8:	2b07      	cmp	r3, #7
    b3ea:	d002      	beq.n	b3f2 <uip_process+0x132>
    b3ec:	7e63      	ldrb	r3, [r4, #25]
    b3ee:	2b05      	cmp	r3, #5
    b3f0:	d10d      	bne.n	b40e <uip_process+0x14e>
		{
			++( uip_connr->timer );
    b3f2:	7ea3      	ldrb	r3, [r4, #26]
    b3f4:	f103 0301 	add.w	r3, r3, #1
    b3f8:	b2db      	uxtb	r3, r3
    b3fa:	76a3      	strb	r3, [r4, #26]
			if( uip_connr->timer == UIP_TIME_WAIT_TIMEOUT )
    b3fc:	7ea3      	ldrb	r3, [r4, #26]
    b3fe:	2b78      	cmp	r3, #120	; 0x78
    b400:	d102      	bne.n	b408 <uip_process+0x148>
			{
				uip_connr->tcpstateflags = UIP_CLOSED;
    b402:	f04f 0300 	mov.w	r3, #0
    b406:	7663      	strb	r3, [r4, #25]

		/* Check if the connection is in a state in which we simply wait
		for the connection to time out. If so, we increase the
		connection's timer and remove the connection if it times
		out. */
		if( uip_connr->tcpstateflags == UIP_TIME_WAIT || uip_connr->tcpstateflags == UIP_FIN_WAIT_2 )
    b408:	bf00      	nop
				UIP_APPCALL();
				goto appsend;
			}
		}

		goto drop;
    b40a:	f002 b81d 	b.w	d448 <uip_process+0x2188>
			if( uip_connr->timer == UIP_TIME_WAIT_TIMEOUT )
			{
				uip_connr->tcpstateflags = UIP_CLOSED;
			}
		}
		else if( uip_connr->tcpstateflags != UIP_CLOSED )
    b40e:	7e63      	ldrb	r3, [r4, #25]
    b410:	2b00      	cmp	r3, #0
    b412:	f001 87fe 	beq.w	d412 <uip_process+0x2152>
		{
			/* If the connection has outstanding data, we increase the
			connection's timer and see if it has reached the RTO value
			in which case we retransmit. */
			if( uip_outstanding(uip_connr) )
    b416:	8a23      	ldrh	r3, [r4, #16]
    b418:	2b00      	cmp	r3, #0
    b41a:	f000 8085 	beq.w	b528 <uip_process+0x268>
			{
				if( uip_connr->timer-- == 0 )
    b41e:	7ea3      	ldrb	r3, [r4, #26]
    b420:	2b00      	cmp	r3, #0
    b422:	bf14      	ite	ne
    b424:	2200      	movne	r2, #0
    b426:	2201      	moveq	r2, #1
    b428:	b2d2      	uxtb	r2, r2
    b42a:	f103 33ff 	add.w	r3, r3, #4294967295
    b42e:	b2db      	uxtb	r3, r3
    b430:	76a3      	strb	r3, [r4, #26]
    b432:	2a00      	cmp	r2, #0
    b434:	f001 87ef 	beq.w	d416 <uip_process+0x2156>
				{
					if
					(
						uip_connr->nrtx == UIP_MAXRTX ||
    b438:	7ee3      	ldrb	r3, [r4, #27]
			if( uip_outstanding(uip_connr) )
			{
				if( uip_connr->timer-- == 0 )
				{
					if
					(
    b43a:	2b08      	cmp	r3, #8
    b43c:	d008      	beq.n	b450 <uip_process+0x190>
						uip_connr->nrtx == UIP_MAXRTX ||
						(
							(uip_connr->tcpstateflags == UIP_SYN_SENT || uip_connr->tcpstateflags == UIP_SYN_RCVD) &&
    b43e:	7e63      	ldrb	r3, [r4, #25]
			if( uip_outstanding(uip_connr) )
			{
				if( uip_connr->timer-- == 0 )
				{
					if
					(
    b440:	2b02      	cmp	r3, #2
    b442:	d002      	beq.n	b44a <uip_process+0x18a>
						uip_connr->nrtx == UIP_MAXRTX ||
						(
							(uip_connr->tcpstateflags == UIP_SYN_SENT || uip_connr->tcpstateflags == UIP_SYN_RCVD) &&
    b444:	7e63      	ldrb	r3, [r4, #25]
			if( uip_outstanding(uip_connr) )
			{
				if( uip_connr->timer-- == 0 )
				{
					if
					(
    b446:	2b01      	cmp	r3, #1
    b448:	d11b      	bne.n	b482 <uip_process+0x1c2>
						uip_connr->nrtx == UIP_MAXRTX ||
						(
							(uip_connr->tcpstateflags == UIP_SYN_SENT || uip_connr->tcpstateflags == UIP_SYN_RCVD) &&
							uip_connr->nrtx == UIP_MAXSYNRTX
    b44a:	7ee3      	ldrb	r3, [r4, #27]
			if( uip_outstanding(uip_connr) )
			{
				if( uip_connr->timer-- == 0 )
				{
					if
					(
    b44c:	2b05      	cmp	r3, #5
    b44e:	d118      	bne.n	b482 <uip_process+0x1c2>
							(uip_connr->tcpstateflags == UIP_SYN_SENT || uip_connr->tcpstateflags == UIP_SYN_RCVD) &&
							uip_connr->nrtx == UIP_MAXSYNRTX
						)
					)
					{
						uip_connr->tcpstateflags = UIP_CLOSED;
    b450:	f04f 0300 	mov.w	r3, #0
    b454:	7663      	strb	r3, [r4, #25]

						/* We call UIP_APPCALL() with uip_flags set to
						UIP_TIMEDOUT to inform the application that the
						connection has timed out. */
						uip_flags = UIP_TIMEDOUT;
    b456:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    b45a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b45e:	f06f 027f 	mvn.w	r2, #127	; 0x7f
    b462:	701a      	strb	r2, [r3, #0]
						UIP_APPCALL();
    b464:	f003 fc32 	bl	eccc <httpd_appcall>

						/* We also send a reset packet to the remote host. */
						BUF->flags = TCP_RST | TCP_ACK;
    b468:	f240 6314 	movw	r3, #1556	; 0x614
    b46c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b470:	681b      	ldr	r3, [r3, #0]
    b472:	f103 030e 	add.w	r3, r3, #14
    b476:	f04f 0214 	mov.w	r2, #20
    b47a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
						goto tcp_send_nodata;
    b47e:	f001 bd9e 	b.w	cfbe <uip_process+0x1cfe>
					}

					/* Exponential backoff. */
					uip_connr->timer = UIP_RTO << ( uip_connr->nrtx > 4 ? 4 : uip_connr->nrtx );
    b482:	7ee3      	ldrb	r3, [r4, #27]
    b484:	2b04      	cmp	r3, #4
    b486:	d806      	bhi.n	b496 <uip_process+0x1d6>
    b488:	7ee3      	ldrb	r3, [r4, #27]
    b48a:	f04f 0203 	mov.w	r2, #3
    b48e:	fa02 f303 	lsl.w	r3, r2, r3
    b492:	b2db      	uxtb	r3, r3
    b494:	e001      	b.n	b49a <uip_process+0x1da>
    b496:	f04f 0330 	mov.w	r3, #48	; 0x30
    b49a:	76a3      	strb	r3, [r4, #26]
					++( uip_connr->nrtx );
    b49c:	7ee3      	ldrb	r3, [r4, #27]
    b49e:	f103 0301 	add.w	r3, r3, #1
    b4a2:	b2db      	uxtb	r3, r3
    b4a4:	76e3      	strb	r3, [r4, #27]
					depending on which state we are in. In ESTABLISHED, we
					call upon the application so that it may prepare the
					data for the retransmit. In SYN_RCVD, we resend the
					SYNACK that we sent earlier and in LAST_ACK we have to
					retransmit our FINACK. */
							UIP_STAT( ++uip_stat.tcp.rexmit );
    b4a6:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    b4aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
    b4b0:	f103 0301 	add.w	r3, r3, #1
    b4b4:	b29a      	uxth	r2, r3
    b4b6:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    b4ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4be:	855a      	strh	r2, [r3, #42]	; 0x2a
					switch( uip_connr->tcpstateflags & UIP_TS_MASK )
    b4c0:	7e63      	ldrb	r3, [r4, #25]
    b4c2:	f003 030f 	and.w	r3, r3, #15
    b4c6:	f103 33ff 	add.w	r3, r3, #4294967295
    b4ca:	2b07      	cmp	r3, #7
    b4cc:	f201 87a5 	bhi.w	d41a <uip_process+0x215a>
    b4d0:	a201      	add	r2, pc, #4	; (adr r2, b4d8 <uip_process+0x218>)
    b4d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    b4d6:	bf00      	nop
    b4d8:	0000c3af 	.word	0x0000c3af
    b4dc:	0000b4f9 	.word	0x0000b4f9
    b4e0:	0000b513 	.word	0x0000b513
    b4e4:	0000cb11 	.word	0x0000cb11
    b4e8:	0000d41b 	.word	0x0000d41b
    b4ec:	0000cb11 	.word	0x0000cb11
    b4f0:	0000d41b 	.word	0x0000d41b
    b4f4:	0000cb11 	.word	0x0000cb11
							goto tcp_send_synack;

						#if UIP_ACTIVE_OPEN
							case UIP_SYN_SENT:
								/* In the SYN_SENT state, we retransmit out SYN. */
								BUF->flags = 0;
    b4f8:	f240 6314 	movw	r3, #1556	; 0x614
    b4fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b500:	681b      	ldr	r3, [r3, #0]
    b502:	f103 030e 	add.w	r3, r3, #14
    b506:	f04f 0200 	mov.w	r2, #0
    b50a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
								goto tcp_send_syn;
    b50e:	f000 bf5e 	b.w	c3ce <uip_process+0x110e>
						case UIP_ESTABLISHED:
							/* In the ESTABLISHED state, we call upon the application
							to do the actual retransmit after which we jump into
							the code for sending out the packet (the apprexmit
							label). */
							uip_flags = UIP_REXMIT;
    b512:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    b516:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b51a:	f04f 0204 	mov.w	r2, #4
    b51e:	701a      	strb	r2, [r3, #0]
							UIP_APPCALL();
    b520:	f003 fbd4 	bl	eccc <httpd_appcall>
							goto apprexmit;
    b524:	f001 bc39 	b.w	cd9a <uip_process+0x1ada>
							/* In all these states we should retransmit a FINACK. */
							goto tcp_send_finack;
					}
				}
			}
			else if( (uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_ESTABLISHED )
    b528:	7e63      	ldrb	r3, [r4, #25]
    b52a:	f003 030f 	and.w	r3, r3, #15
    b52e:	2b03      	cmp	r3, #3
    b530:	f041 8775 	bne.w	d41e <uip_process+0x215e>
			{
				/* If there was no need for a retransmission, we poll the
				application for new data. */
				uip_flags = UIP_POLL;
    b534:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    b538:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b53c:	f04f 0208 	mov.w	r2, #8
    b540:	701a      	strb	r2, [r3, #0]
				UIP_APPCALL();
    b542:	f003 fbc3 	bl	eccc <httpd_appcall>
				goto appsend;
    b546:	f001 bbaf 	b.w	cca8 <uip_process+0x19e8>
			}
		}
	#endif

	/* This is where the input processing starts. */
	UIP_STAT( ++uip_stat.ip.recv );
    b54a:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    b54e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b552:	881b      	ldrh	r3, [r3, #0]
    b554:	f103 0301 	add.w	r3, r3, #1
    b558:	b29a      	uxth	r2, r3
    b55a:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    b55e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b562:	801a      	strh	r2, [r3, #0]
			goto drop;
		}

	#else /* UIP_CONF_IPV6 */
		/* Check validity of the IP header. */
		if( BUF->vhl != 0x45 )
    b564:	f240 6314 	movw	r3, #1556	; 0x614
    b568:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b56c:	681b      	ldr	r3, [r3, #0]
    b56e:	f103 030e 	add.w	r3, r3, #14
    b572:	781b      	ldrb	r3, [r3, #0]
    b574:	2b45      	cmp	r3, #69	; 0x45
    b576:	d01b      	beq.n	b5b0 <uip_process+0x2f0>
		{					/* IP version and header length. */
			UIP_STAT( ++uip_stat.ip.drop );
    b578:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    b57c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b580:	88db      	ldrh	r3, [r3, #6]
    b582:	f103 0301 	add.w	r3, r3, #1
    b586:	b29a      	uxth	r2, r3
    b588:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    b58c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b590:	80da      	strh	r2, [r3, #6]
			UIP_STAT( ++uip_stat.ip.vhlerr );
    b592:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    b596:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b59a:	891b      	ldrh	r3, [r3, #8]
    b59c:	f103 0301 	add.w	r3, r3, #1
    b5a0:	b29a      	uxth	r2, r3
    b5a2:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    b5a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5aa:	811a      	strh	r2, [r3, #8]
			UIP_LOG( "ip: invalid version or header length." );
			goto drop;
    b5ac:	f001 bf4c 	b.w	d448 <uip_process+0x2188>
	uip_len is smaller the size reported in the IP header, we assume
	that the packet has been corrupted in transit. If the size of
	uip_len is larger than the size reported in the IP packet header,
	the packet has been padded and we set uip_len to the correct
	value.. */
	if( (BUF->len[ 0 ] << 8) + BUF->len[ 1 ] <= uip_len )
    b5b0:	f240 6314 	movw	r3, #1556	; 0x614
    b5b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5b8:	681b      	ldr	r3, [r3, #0]
    b5ba:	f103 030e 	add.w	r3, r3, #14
    b5be:	789b      	ldrb	r3, [r3, #2]
    b5c0:	ea4f 2203 	mov.w	r2, r3, lsl #8
    b5c4:	f240 6314 	movw	r3, #1556	; 0x614
    b5c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5cc:	681b      	ldr	r3, [r3, #0]
    b5ce:	f103 030e 	add.w	r3, r3, #14
    b5d2:	78db      	ldrb	r3, [r3, #3]
    b5d4:	441a      	add	r2, r3
    b5d6:	f64a 33b0 	movw	r3, #43952	; 0xabb0
    b5da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5de:	881b      	ldrh	r3, [r3, #0]
    b5e0:	429a      	cmp	r2, r3
    b5e2:	f301 871e 	bgt.w	d422 <uip_process+0x2162>
	{
		uip_len = ( BUF->len[ 0 ] << 8 ) + BUF->len[ 1 ];
    b5e6:	f240 6314 	movw	r3, #1556	; 0x614
    b5ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5ee:	681b      	ldr	r3, [r3, #0]
    b5f0:	f103 030e 	add.w	r3, r3, #14
    b5f4:	789b      	ldrb	r3, [r3, #2]
    b5f6:	ea4f 2303 	mov.w	r3, r3, lsl #8
    b5fa:	b29a      	uxth	r2, r3
    b5fc:	f240 6314 	movw	r3, #1556	; 0x614
    b600:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b604:	681b      	ldr	r3, [r3, #0]
    b606:	f103 030e 	add.w	r3, r3, #14
    b60a:	78db      	ldrb	r3, [r3, #3]
    b60c:	4413      	add	r3, r2
    b60e:	b29a      	uxth	r2, r3
    b610:	f64a 33b0 	movw	r3, #43952	; 0xabb0
    b614:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b618:	801a      	strh	r2, [r3, #0]
		goto drop;
	}

	#if !UIP_CONF_IPV6
		/* Check the fragment flag. */
		if( (BUF->ipoffset[ 0 ] & 0x3f) != 0 || BUF->ipoffset[ 1 ] != 0 )
    b61a:	f240 6314 	movw	r3, #1556	; 0x614
    b61e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b622:	681b      	ldr	r3, [r3, #0]
    b624:	f103 030e 	add.w	r3, r3, #14
    b628:	799b      	ldrb	r3, [r3, #6]
    b62a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    b62e:	2b00      	cmp	r3, #0
    b630:	d109      	bne.n	b646 <uip_process+0x386>
    b632:	f240 6314 	movw	r3, #1556	; 0x614
    b636:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b63a:	681b      	ldr	r3, [r3, #0]
    b63c:	f103 030e 	add.w	r3, r3, #14
    b640:	79db      	ldrb	r3, [r3, #7]
    b642:	2b00      	cmp	r3, #0
    b644:	d01b      	beq.n	b67e <uip_process+0x3be>
				if( uip_len == 0 )
				{
					goto drop;
				}
			#else /* UIP_REASSEMBLY */
				UIP_STAT( ++uip_stat.ip.drop );
    b646:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    b64a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b64e:	88db      	ldrh	r3, [r3, #6]
    b650:	f103 0301 	add.w	r3, r3, #1
    b654:	b29a      	uxth	r2, r3
    b656:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    b65a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b65e:	80da      	strh	r2, [r3, #6]
				UIP_STAT( ++uip_stat.ip.fragerr );
    b660:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    b664:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b668:	89db      	ldrh	r3, [r3, #14]
    b66a:	f103 0301 	add.w	r3, r3, #1
    b66e:	b29a      	uxth	r2, r3
    b670:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    b674:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b678:	81da      	strh	r2, [r3, #14]
				UIP_LOG( "ip: fragment dropped." );
				goto drop;
    b67a:	f001 bee5 	b.w	d448 <uip_process+0x2188>
			#endif /* UIP_REASSEMBLY */
		}
	#endif /* UIP_CONF_IPV6 */

	if( uip_ipaddr_cmp(&uip_hostaddr, &uip_all_zeroes_addr) )
    b67e:	f64c 4338 	movw	r3, #52280	; 0xcc38
    b682:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b686:	881a      	ldrh	r2, [r3, #0]
    b688:	f24b 33ec 	movw	r3, #46060	; 0xb3ec
    b68c:	f2c0 0301 	movt	r3, #1
    b690:	881b      	ldrh	r3, [r3, #0]
    b692:	429a      	cmp	r2, r3
    b694:	d10b      	bne.n	b6ae <uip_process+0x3ee>
    b696:	f64c 4338 	movw	r3, #52280	; 0xcc38
    b69a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b69e:	885a      	ldrh	r2, [r3, #2]
    b6a0:	f24b 33ec 	movw	r3, #46060	; 0xb3ec
    b6a4:	f2c0 0301 	movt	r3, #1
    b6a8:	885b      	ldrh	r3, [r3, #2]
    b6aa:	429a      	cmp	r2, r3
    b6ac:	d038      	beq.n	b720 <uip_process+0x460>
			}
		#endif /* UIP_BROADCAST */

		/* Check if the packet is destined for our IP address. */
		#if !UIP_CONF_IPV6
			if( !uip_ipaddr_cmp(&BUF->destipaddr, &uip_hostaddr) )
    b6ae:	f240 6314 	movw	r3, #1556	; 0x614
    b6b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b6b6:	681b      	ldr	r3, [r3, #0]
    b6b8:	f103 030e 	add.w	r3, r3, #14
    b6bc:	7c1a      	ldrb	r2, [r3, #16]
    b6be:	7c5b      	ldrb	r3, [r3, #17]
    b6c0:	ea4f 2303 	mov.w	r3, r3, lsl #8
    b6c4:	ea43 0302 	orr.w	r3, r3, r2
    b6c8:	b29a      	uxth	r2, r3
    b6ca:	f64c 4338 	movw	r3, #52280	; 0xcc38
    b6ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b6d2:	881b      	ldrh	r3, [r3, #0]
    b6d4:	429a      	cmp	r2, r3
    b6d6:	d114      	bne.n	b702 <uip_process+0x442>
    b6d8:	f240 6314 	movw	r3, #1556	; 0x614
    b6dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b6e0:	681b      	ldr	r3, [r3, #0]
    b6e2:	f103 030e 	add.w	r3, r3, #14
    b6e6:	7c9a      	ldrb	r2, [r3, #18]
    b6e8:	7cdb      	ldrb	r3, [r3, #19]
    b6ea:	ea4f 2303 	mov.w	r3, r3, lsl #8
    b6ee:	ea43 0302 	orr.w	r3, r3, r2
    b6f2:	b29a      	uxth	r2, r3
    b6f4:	f64c 4338 	movw	r3, #52280	; 0xcc38
    b6f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b6fc:	885b      	ldrh	r3, [r3, #2]
    b6fe:	429a      	cmp	r2, r3
    b700:	d00e      	beq.n	b720 <uip_process+0x460>
			{
				UIP_STAT( ++uip_stat.ip.drop );
    b702:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    b706:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b70a:	88db      	ldrh	r3, [r3, #6]
    b70c:	f103 0301 	add.w	r3, r3, #1
    b710:	b29a      	uxth	r2, r3
    b712:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    b716:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b71a:	80da      	strh	r2, [r3, #6]
				goto drop;
    b71c:	f001 be94 	b.w	d448 <uip_process+0x2188>
			}
		#endif /* UIP_CONF_IPV6 */
	}

	#if !UIP_CONF_IPV6
		if( uip_ipchksum() != 0xffff )
    b720:	f7ff fb24 	bl	ad6c <uip_ipchksum>
    b724:	4603      	mov	r3, r0
    b726:	461a      	mov	r2, r3
    b728:	f64f 73ff 	movw	r3, #65535	; 0xffff
    b72c:	429a      	cmp	r2, r3
    b72e:	d01b      	beq.n	b768 <uip_process+0x4a8>
		{
			/* Compute and check the IP header checksum. */
			UIP_STAT( ++uip_stat.ip.drop );
    b730:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    b734:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b738:	88db      	ldrh	r3, [r3, #6]
    b73a:	f103 0301 	add.w	r3, r3, #1
    b73e:	b29a      	uxth	r2, r3
    b740:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    b744:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b748:	80da      	strh	r2, [r3, #6]
			UIP_STAT( ++uip_stat.ip.chkerr );
    b74a:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    b74e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b752:	8a1b      	ldrh	r3, [r3, #16]
    b754:	f103 0301 	add.w	r3, r3, #1
    b758:	b29a      	uxth	r2, r3
    b75a:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    b75e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b762:	821a      	strh	r2, [r3, #16]
			UIP_LOG( "ip: bad checksum." );
			goto drop;
    b764:	f001 be70 	b.w	d448 <uip_process+0x2188>
		}
	#endif /* UIP_CONF_IPV6 */

	if( BUF->proto == UIP_PROTO_TCP )
    b768:	f240 6314 	movw	r3, #1556	; 0x614
    b76c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b770:	681b      	ldr	r3, [r3, #0]
    b772:	f103 030e 	add.w	r3, r3, #14
    b776:	7a5b      	ldrb	r3, [r3, #9]
    b778:	2b06      	cmp	r3, #6
    b77a:	f000 8151 	beq.w	ba20 <uip_process+0x760>
		}
	#endif /* UIP_UDP */

	#if !UIP_CONF_IPV6
		/* ICMPv4 processing code follows. */
		if( BUF->proto != UIP_PROTO_ICMP )
    b77e:	f240 6314 	movw	r3, #1556	; 0x614
    b782:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b786:	681b      	ldr	r3, [r3, #0]
    b788:	f103 030e 	add.w	r3, r3, #14
    b78c:	7a5b      	ldrb	r3, [r3, #9]
    b78e:	2b01      	cmp	r3, #1
    b790:	d01b      	beq.n	b7ca <uip_process+0x50a>
		{
			/* We only allow ICMP packets from here. */
			UIP_STAT( ++uip_stat.ip.drop );
    b792:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    b796:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b79a:	88db      	ldrh	r3, [r3, #6]
    b79c:	f103 0301 	add.w	r3, r3, #1
    b7a0:	b29a      	uxth	r2, r3
    b7a2:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    b7a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7aa:	80da      	strh	r2, [r3, #6]
			UIP_STAT( ++uip_stat.ip.protoerr );
    b7ac:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    b7b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7b4:	8a5b      	ldrh	r3, [r3, #18]
    b7b6:	f103 0301 	add.w	r3, r3, #1
    b7ba:	b29a      	uxth	r2, r3
    b7bc:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    b7c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7c4:	825a      	strh	r2, [r3, #18]
			UIP_LOG( "ip: neither tcp nor icmp." );
			goto drop;
    b7c6:	f001 be3f 	b.w	d448 <uip_process+0x2188>

		#if UIP_PINGADDRCONF
			icmp_input :
		#endif /* UIP_PINGADDRCONF */

		UIP_STAT( ++uip_stat.icmp.recv );
    b7ca:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    b7ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7d2:	8a9b      	ldrh	r3, [r3, #20]
    b7d4:	f103 0301 	add.w	r3, r3, #1
    b7d8:	b29a      	uxth	r2, r3
    b7da:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    b7de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7e2:	829a      	strh	r2, [r3, #20]

		/* ICMP echo (i.e., ping) processing. This is simple, we only change
		 the ICMP type from ECHO to ECHO_REPLY and adjust the ICMP
		 checksum before we return the packet. */
		if( ICMPBUF->type != ICMP_ECHO )
    b7e4:	f240 6314 	movw	r3, #1556	; 0x614
    b7e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7ec:	681b      	ldr	r3, [r3, #0]
    b7ee:	f103 030e 	add.w	r3, r3, #14
    b7f2:	7d1b      	ldrb	r3, [r3, #20]
    b7f4:	2b08      	cmp	r3, #8
    b7f6:	d01b      	beq.n	b830 <uip_process+0x570>
		{
			UIP_STAT( ++uip_stat.icmp.drop );
    b7f8:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    b7fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b800:	8b1b      	ldrh	r3, [r3, #24]
    b802:	f103 0301 	add.w	r3, r3, #1
    b806:	b29a      	uxth	r2, r3
    b808:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    b80c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b810:	831a      	strh	r2, [r3, #24]
			UIP_STAT( ++uip_stat.icmp.typeerr );
    b812:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    b816:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b81a:	8b5b      	ldrh	r3, [r3, #26]
    b81c:	f103 0301 	add.w	r3, r3, #1
    b820:	b29a      	uxth	r2, r3
    b822:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    b826:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b82a:	835a      	strh	r2, [r3, #26]
			UIP_LOG( "icmp: not icmp echo." );
			goto drop;
    b82c:	f001 be0c 	b.w	d448 <uip_process+0x2188>
			{
				uip_hostaddr = BUF->destipaddr;
			}
		#endif /* UIP_PINGADDRCONF */

		ICMPBUF->type = ICMP_ECHO_REPLY;
    b830:	f240 6314 	movw	r3, #1556	; 0x614
    b834:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b838:	681b      	ldr	r3, [r3, #0]
    b83a:	f103 030e 	add.w	r3, r3, #14
    b83e:	f04f 0200 	mov.w	r2, #0
    b842:	751a      	strb	r2, [r3, #20]

		if( ICMPBUF->icmpchksum >= HTONS(0xffff - (ICMP_ECHO << 8)) )
    b844:	f240 6314 	movw	r3, #1556	; 0x614
    b848:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b84c:	681b      	ldr	r3, [r3, #0]
    b84e:	f103 030e 	add.w	r3, r3, #14
    b852:	7d9a      	ldrb	r2, [r3, #22]
    b854:	7ddb      	ldrb	r3, [r3, #23]
    b856:	ea4f 2303 	mov.w	r3, r3, lsl #8
    b85a:	ea43 0302 	orr.w	r3, r3, r2
    b85e:	b29a      	uxth	r2, r3
    b860:	f64f 73f6 	movw	r3, #65526	; 0xfff6
    b864:	429a      	cmp	r2, r3
    b866:	d927      	bls.n	b8b8 <uip_process+0x5f8>
		{
			ICMPBUF->icmpchksum += HTONS( ICMP_ECHO << 8 ) + 1;
    b868:	f240 6314 	movw	r3, #1556	; 0x614
    b86c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b870:	681b      	ldr	r3, [r3, #0]
    b872:	f103 020e 	add.w	r2, r3, #14
    b876:	f240 6314 	movw	r3, #1556	; 0x614
    b87a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b87e:	681b      	ldr	r3, [r3, #0]
    b880:	f103 030e 	add.w	r3, r3, #14
    b884:	7d99      	ldrb	r1, [r3, #22]
    b886:	7ddb      	ldrb	r3, [r3, #23]
    b888:	ea4f 2303 	mov.w	r3, r3, lsl #8
    b88c:	ea43 0301 	orr.w	r3, r3, r1
    b890:	b29b      	uxth	r3, r3
    b892:	f103 0309 	add.w	r3, r3, #9
    b896:	b29b      	uxth	r3, r3
    b898:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    b89c:	f04f 0000 	mov.w	r0, #0
    b8a0:	ea40 0101 	orr.w	r1, r0, r1
    b8a4:	7591      	strb	r1, [r2, #22]
    b8a6:	ea4f 2313 	mov.w	r3, r3, lsr #8
    b8aa:	b29b      	uxth	r3, r3
    b8ac:	f04f 0100 	mov.w	r1, #0
    b8b0:	ea41 0303 	orr.w	r3, r1, r3
    b8b4:	75d3      	strb	r3, [r2, #23]
    b8b6:	e026      	b.n	b906 <uip_process+0x646>
		}
		else
		{
			ICMPBUF->icmpchksum += HTONS( ICMP_ECHO << 8 );
    b8b8:	f240 6314 	movw	r3, #1556	; 0x614
    b8bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b8c0:	681b      	ldr	r3, [r3, #0]
    b8c2:	f103 020e 	add.w	r2, r3, #14
    b8c6:	f240 6314 	movw	r3, #1556	; 0x614
    b8ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b8ce:	681b      	ldr	r3, [r3, #0]
    b8d0:	f103 030e 	add.w	r3, r3, #14
    b8d4:	7d99      	ldrb	r1, [r3, #22]
    b8d6:	7ddb      	ldrb	r3, [r3, #23]
    b8d8:	ea4f 2303 	mov.w	r3, r3, lsl #8
    b8dc:	ea43 0301 	orr.w	r3, r3, r1
    b8e0:	b29b      	uxth	r3, r3
    b8e2:	f103 0308 	add.w	r3, r3, #8
    b8e6:	b29b      	uxth	r3, r3
    b8e8:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    b8ec:	f04f 0000 	mov.w	r0, #0
    b8f0:	ea40 0101 	orr.w	r1, r0, r1
    b8f4:	7591      	strb	r1, [r2, #22]
    b8f6:	ea4f 2313 	mov.w	r3, r3, lsr #8
    b8fa:	b29b      	uxth	r3, r3
    b8fc:	f04f 0100 	mov.w	r1, #0
    b900:	ea41 0303 	orr.w	r3, r1, r3
    b904:	75d3      	strb	r3, [r2, #23]
		}

		/* Swap IP addresses. */
		uip_ipaddr_copy( &BUF->destipaddr, &BUF->srcipaddr );
    b906:	f240 6314 	movw	r3, #1556	; 0x614
    b90a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b90e:	681b      	ldr	r3, [r3, #0]
    b910:	f103 020e 	add.w	r2, r3, #14
    b914:	f240 6314 	movw	r3, #1556	; 0x614
    b918:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b91c:	681b      	ldr	r3, [r3, #0]
    b91e:	f103 030e 	add.w	r3, r3, #14
    b922:	7b1b      	ldrb	r3, [r3, #12]
    b924:	7413      	strb	r3, [r2, #16]
    b926:	f240 6314 	movw	r3, #1556	; 0x614
    b92a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b92e:	681b      	ldr	r3, [r3, #0]
    b930:	f103 020e 	add.w	r2, r3, #14
    b934:	f240 6314 	movw	r3, #1556	; 0x614
    b938:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b93c:	681b      	ldr	r3, [r3, #0]
    b93e:	f103 030e 	add.w	r3, r3, #14
    b942:	7b5b      	ldrb	r3, [r3, #13]
    b944:	7453      	strb	r3, [r2, #17]
    b946:	f240 6314 	movw	r3, #1556	; 0x614
    b94a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b94e:	681b      	ldr	r3, [r3, #0]
    b950:	f103 020e 	add.w	r2, r3, #14
    b954:	f240 6314 	movw	r3, #1556	; 0x614
    b958:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b95c:	681b      	ldr	r3, [r3, #0]
    b95e:	f103 030e 	add.w	r3, r3, #14
    b962:	7b9b      	ldrb	r3, [r3, #14]
    b964:	7493      	strb	r3, [r2, #18]
    b966:	f240 6314 	movw	r3, #1556	; 0x614
    b96a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b96e:	681b      	ldr	r3, [r3, #0]
    b970:	f103 020e 	add.w	r2, r3, #14
    b974:	f240 6314 	movw	r3, #1556	; 0x614
    b978:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b97c:	681b      	ldr	r3, [r3, #0]
    b97e:	f103 030e 	add.w	r3, r3, #14
    b982:	7bdb      	ldrb	r3, [r3, #15]
    b984:	74d3      	strb	r3, [r2, #19]
		uip_ipaddr_copy( &BUF->srcipaddr, &uip_hostaddr );
    b986:	f240 6314 	movw	r3, #1556	; 0x614
    b98a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b98e:	681b      	ldr	r3, [r3, #0]
    b990:	f103 020e 	add.w	r2, r3, #14
    b994:	f64c 4338 	movw	r3, #52280	; 0xcc38
    b998:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b99c:	781b      	ldrb	r3, [r3, #0]
    b99e:	7313      	strb	r3, [r2, #12]
    b9a0:	f240 6314 	movw	r3, #1556	; 0x614
    b9a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b9a8:	681b      	ldr	r3, [r3, #0]
    b9aa:	f103 020e 	add.w	r2, r3, #14
    b9ae:	f64c 4338 	movw	r3, #52280	; 0xcc38
    b9b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b9b6:	785b      	ldrb	r3, [r3, #1]
    b9b8:	7353      	strb	r3, [r2, #13]
    b9ba:	f240 6314 	movw	r3, #1556	; 0x614
    b9be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b9c2:	681b      	ldr	r3, [r3, #0]
    b9c4:	f103 020e 	add.w	r2, r3, #14
    b9c8:	f64c 4338 	movw	r3, #52280	; 0xcc38
    b9cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b9d0:	789b      	ldrb	r3, [r3, #2]
    b9d2:	7393      	strb	r3, [r2, #14]
    b9d4:	f240 6314 	movw	r3, #1556	; 0x614
    b9d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b9dc:	681b      	ldr	r3, [r3, #0]
    b9de:	f103 020e 	add.w	r2, r3, #14
    b9e2:	f64c 4338 	movw	r3, #52280	; 0xcc38
    b9e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b9ea:	78db      	ldrb	r3, [r3, #3]
    b9ec:	73d3      	strb	r3, [r2, #15]

		UIP_STAT( ++uip_stat.icmp.sent );
    b9ee:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    b9f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b9f6:	8adb      	ldrh	r3, [r3, #22]
    b9f8:	f103 0301 	add.w	r3, r3, #1
    b9fc:	b29a      	uxth	r2, r3
    b9fe:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    ba02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba06:	82da      	strh	r2, [r3, #22]
		BUF->ttl = UIP_TTL;
    ba08:	f240 6314 	movw	r3, #1556	; 0x614
    ba0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba10:	681b      	ldr	r3, [r3, #0]
    ba12:	f103 030e 	add.w	r3, r3, #14
    ba16:	f04f 0240 	mov.w	r2, #64	; 0x40
    ba1a:	721a      	strb	r2, [r3, #8]
		goto ip_send_nolen;
    ba1c:	f001 bc57 	b.w	d2ce <uip_process+0x200e>
	#endif /* UIP_CONF_IPV6 */

	if( BUF->proto == UIP_PROTO_TCP )
	{
		/* Check for TCP packet. If so, proceed with TCP input processing. */
		goto tcp_input;
    ba20:	bf00      	nop
	#endif /* UIP_UDP_CHECKSUMS */
		goto ip_send_nolen;
	#endif /* UIP_UDP */

	/* TCP input processing. */
	tcp_input : UIP_STAT( ++uip_stat.tcp.recv );
    ba22:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    ba26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba2a:	8bdb      	ldrh	r3, [r3, #30]
    ba2c:	f103 0301 	add.w	r3, r3, #1
    ba30:	b29a      	uxth	r2, r3
    ba32:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    ba36:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba3a:	83da      	strh	r2, [r3, #30]

	/* Start of TCP input header processing code. */
	if( uip_tcpchksum() != 0xffff )
    ba3c:	f7ff fa0e 	bl	ae5c <uip_tcpchksum>
    ba40:	4603      	mov	r3, r0
    ba42:	461a      	mov	r2, r3
    ba44:	f64f 73ff 	movw	r3, #65535	; 0xffff
    ba48:	429a      	cmp	r2, r3
    ba4a:	d01b      	beq.n	ba84 <uip_process+0x7c4>
	{
		/* Compute and check the TCP checksum. */
		UIP_STAT( ++uip_stat.tcp.drop );
    ba4c:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    ba50:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba54:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
    ba56:	f103 0301 	add.w	r3, r3, #1
    ba5a:	b29a      	uxth	r2, r3
    ba5c:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    ba60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba64:	845a      	strh	r2, [r3, #34]	; 0x22
		UIP_STAT( ++uip_stat.tcp.chkerr );
    ba66:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    ba6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba6e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    ba70:	f103 0301 	add.w	r3, r3, #1
    ba74:	b29a      	uxth	r2, r3
    ba76:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    ba7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba7e:	849a      	strh	r2, [r3, #36]	; 0x24
		UIP_LOG( "tcp: bad checksum." );
		goto drop;
    ba80:	f001 bce2 	b.w	d448 <uip_process+0x2188>
	}

	/* Demultiplex this segment. */

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
    ba84:	f64a 34c8 	movw	r4, #43976	; 0xabc8
    ba88:	f2c2 0400 	movt	r4, #8192	; 0x2000
    ba8c:	e049      	b.n	bb22 <uip_process+0x862>
	{
		if
		(
			uip_connr->tcpstateflags != UIP_CLOSED &&
    ba8e:	7e63      	ldrb	r3, [r4, #25]

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
	{
		if
		(
    ba90:	2b00      	cmp	r3, #0
    ba92:	d044      	beq.n	bb1e <uip_process+0x85e>
			uip_connr->tcpstateflags != UIP_CLOSED &&
			BUF->destport == uip_connr->lport &&
    ba94:	f240 6314 	movw	r3, #1556	; 0x614
    ba98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba9c:	681b      	ldr	r3, [r3, #0]
    ba9e:	f103 030e 	add.w	r3, r3, #14
    baa2:	7d9a      	ldrb	r2, [r3, #22]
    baa4:	7ddb      	ldrb	r3, [r3, #23]
    baa6:	ea4f 2303 	mov.w	r3, r3, lsl #8
    baaa:	ea43 0302 	orr.w	r3, r3, r2
    baae:	b29a      	uxth	r2, r3
    bab0:	88a3      	ldrh	r3, [r4, #4]

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
	{
		if
		(
    bab2:	429a      	cmp	r2, r3
    bab4:	d133      	bne.n	bb1e <uip_process+0x85e>
			uip_connr->tcpstateflags != UIP_CLOSED &&
			BUF->destport == uip_connr->lport &&
			BUF->srcport == uip_connr->rport &&
    bab6:	f240 6314 	movw	r3, #1556	; 0x614
    baba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    babe:	681b      	ldr	r3, [r3, #0]
    bac0:	f103 030e 	add.w	r3, r3, #14
    bac4:	7d1a      	ldrb	r2, [r3, #20]
    bac6:	7d5b      	ldrb	r3, [r3, #21]
    bac8:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bacc:	ea43 0302 	orr.w	r3, r3, r2
    bad0:	b29a      	uxth	r2, r3
    bad2:	88e3      	ldrh	r3, [r4, #6]

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
	{
		if
		(
    bad4:	429a      	cmp	r2, r3
    bad6:	d122      	bne.n	bb1e <uip_process+0x85e>
			uip_connr->tcpstateflags != UIP_CLOSED &&
			BUF->destport == uip_connr->lport &&
			BUF->srcport == uip_connr->rport &&
			uip_ipaddr_cmp(&BUF->srcipaddr, &uip_connr->ripaddr)
    bad8:	f240 6314 	movw	r3, #1556	; 0x614
    badc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bae0:	681b      	ldr	r3, [r3, #0]
    bae2:	f103 030e 	add.w	r3, r3, #14
    bae6:	7b1a      	ldrb	r2, [r3, #12]
    bae8:	7b5b      	ldrb	r3, [r3, #13]
    baea:	ea4f 2303 	mov.w	r3, r3, lsl #8
    baee:	ea43 0302 	orr.w	r3, r3, r2
    baf2:	b29a      	uxth	r2, r3
    baf4:	8823      	ldrh	r3, [r4, #0]

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
	{
		if
		(
    baf6:	429a      	cmp	r2, r3
    baf8:	d111      	bne.n	bb1e <uip_process+0x85e>
			uip_connr->tcpstateflags != UIP_CLOSED &&
			BUF->destport == uip_connr->lport &&
			BUF->srcport == uip_connr->rport &&
			uip_ipaddr_cmp(&BUF->srcipaddr, &uip_connr->ripaddr)
    bafa:	f240 6314 	movw	r3, #1556	; 0x614
    bafe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb02:	681b      	ldr	r3, [r3, #0]
    bb04:	f103 030e 	add.w	r3, r3, #14
    bb08:	7b9a      	ldrb	r2, [r3, #14]
    bb0a:	7bdb      	ldrb	r3, [r3, #15]
    bb0c:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bb10:	ea43 0302 	orr.w	r3, r3, r2
    bb14:	b29a      	uxth	r2, r3
    bb16:	8863      	ldrh	r3, [r4, #2]

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
	{
		if
		(
    bb18:	429a      	cmp	r2, r3
    bb1a:	f000 84ad 	beq.w	c478 <uip_process+0x11b8>
	}

	/* Demultiplex this segment. */

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
    bb1e:	f104 04cc 	add.w	r4, r4, #204	; 0xcc
    bb22:	4b30      	ldr	r3, [pc, #192]	; (bbe4 <uip_process+0x924>)
    bb24:	429c      	cmp	r4, r3
    bb26:	d9b2      	bls.n	ba8e <uip_process+0x7ce>

	/* If we didn't find and active connection that expected the packet,
	either this packet is an old duplicate, or this is a SYN packet
	destined for a connection in LISTEN. If the SYN flag isn't set,
	it is an old packet and we send a RST. */
	if( (BUF->flags & TCP_CTL) != TCP_SYN )
    bb28:	f240 6314 	movw	r3, #1556	; 0x614
    bb2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb30:	681b      	ldr	r3, [r3, #0]
    bb32:	f103 030e 	add.w	r3, r3, #14
    bb36:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    bb3a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    bb3e:	2b02      	cmp	r3, #2
    bb40:	d152      	bne.n	bbe8 <uip_process+0x928>
	{
		goto reset;
	}

	tmp16 = BUF->destport;
    bb42:	f240 6314 	movw	r3, #1556	; 0x614
    bb46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb4a:	681b      	ldr	r3, [r3, #0]
    bb4c:	f103 030e 	add.w	r3, r3, #14
    bb50:	7d9a      	ldrb	r2, [r3, #22]
    bb52:	7ddb      	ldrb	r3, [r3, #23]
    bb54:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bb58:	ea43 0302 	orr.w	r3, r3, r2
    bb5c:	b29a      	uxth	r2, r3
    bb5e:	f642 7300 	movw	r3, #12032	; 0x2f00
    bb62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb66:	801a      	strh	r2, [r3, #0]

	/* Next, check listening connections. */
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    bb68:	f642 63fe 	movw	r3, #12030	; 0x2efe
    bb6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb70:	f04f 0200 	mov.w	r2, #0
    bb74:	701a      	strb	r2, [r3, #0]
    bb76:	e020      	b.n	bbba <uip_process+0x8fa>
	{
		if( tmp16 == uip_listenports[ c ] )
    bb78:	f642 63fe 	movw	r3, #12030	; 0x2efe
    bb7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb80:	781b      	ldrb	r3, [r3, #0]
    bb82:	461a      	mov	r2, r3
    bb84:	f64c 33a8 	movw	r3, #52136	; 0xcba8
    bb88:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb8c:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
    bb90:	f642 7300 	movw	r3, #12032	; 0x2f00
    bb94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb98:	881b      	ldrh	r3, [r3, #0]
    bb9a:	429a      	cmp	r2, r3
    bb9c:	f000 8206 	beq.w	bfac <uip_process+0xcec>
	}

	tmp16 = BUF->destport;

	/* Next, check listening connections. */
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    bba0:	f642 63fe 	movw	r3, #12030	; 0x2efe
    bba4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bba8:	781b      	ldrb	r3, [r3, #0]
    bbaa:	f103 0301 	add.w	r3, r3, #1
    bbae:	b2da      	uxtb	r2, r3
    bbb0:	f642 63fe 	movw	r3, #12030	; 0x2efe
    bbb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbb8:	701a      	strb	r2, [r3, #0]
    bbba:	f642 63fe 	movw	r3, #12030	; 0x2efe
    bbbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbc2:	781b      	ldrb	r3, [r3, #0]
    bbc4:	2b27      	cmp	r3, #39	; 0x27
    bbc6:	d9d7      	bls.n	bb78 <uip_process+0x8b8>
			goto found_listen;
		}
	}

	/* No matching connection found, so we send a RST packet. */
	UIP_STAT( ++uip_stat.tcp.synrst );
    bbc8:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    bbcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbd0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    bbd2:	f103 0301 	add.w	r3, r3, #1
    bbd6:	b29a      	uxth	r2, r3
    bbd8:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    bbdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbe0:	85da      	strh	r2, [r3, #46]	; 0x2e
    bbe2:	e002      	b.n	bbea <uip_process+0x92a>
    bbe4:	2000cadc 	.word	0x2000cadc
	either this packet is an old duplicate, or this is a SYN packet
	destined for a connection in LISTEN. If the SYN flag isn't set,
	it is an old packet and we send a RST. */
	if( (BUF->flags & TCP_CTL) != TCP_SYN )
	{
		goto reset;
    bbe8:	bf00      	nop
	/* No matching connection found, so we send a RST packet. */
	UIP_STAT( ++uip_stat.tcp.synrst );

reset:
	/* We do not send resets in response to resets. */
	if( BUF->flags & TCP_RST )
    bbea:	f240 6314 	movw	r3, #1556	; 0x614
    bbee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbf2:	681b      	ldr	r3, [r3, #0]
    bbf4:	f103 030e 	add.w	r3, r3, #14
    bbf8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    bbfc:	f003 0304 	and.w	r3, r3, #4
    bc00:	2b00      	cmp	r3, #0
    bc02:	f041 8410 	bne.w	d426 <uip_process+0x2166>
	{
		goto drop;
	}

	UIP_STAT( ++uip_stat.tcp.rst );
    bc06:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    bc0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    bc10:	f103 0301 	add.w	r3, r3, #1
    bc14:	b29a      	uxth	r2, r3
    bc16:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    bc1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc1e:	851a      	strh	r2, [r3, #40]	; 0x28

	BUF->flags = TCP_RST | TCP_ACK;
    bc20:	f240 6314 	movw	r3, #1556	; 0x614
    bc24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc28:	681b      	ldr	r3, [r3, #0]
    bc2a:	f103 030e 	add.w	r3, r3, #14
    bc2e:	f04f 0214 	mov.w	r2, #20
    bc32:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	uip_len = UIP_IPTCPH_LEN;
    bc36:	f64a 33b0 	movw	r3, #43952	; 0xabb0
    bc3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc3e:	f04f 0228 	mov.w	r2, #40	; 0x28
    bc42:	801a      	strh	r2, [r3, #0]
	BUF->tcpoffset = 5 << 4;
    bc44:	f240 6314 	movw	r3, #1556	; 0x614
    bc48:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc4c:	681b      	ldr	r3, [r3, #0]
    bc4e:	f103 030e 	add.w	r3, r3, #14
    bc52:	f04f 0250 	mov.w	r2, #80	; 0x50
    bc56:	f883 2020 	strb.w	r2, [r3, #32]

	/* Flip the seqno and ackno fields in the TCP header. */
	c = BUF->seqno[ 3 ];
    bc5a:	f240 6314 	movw	r3, #1556	; 0x614
    bc5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc62:	681b      	ldr	r3, [r3, #0]
    bc64:	f103 030e 	add.w	r3, r3, #14
    bc68:	7eda      	ldrb	r2, [r3, #27]
    bc6a:	f642 63fe 	movw	r3, #12030	; 0x2efe
    bc6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc72:	701a      	strb	r2, [r3, #0]
	BUF->seqno[ 3 ] = BUF->ackno[ 3 ];
    bc74:	f240 6314 	movw	r3, #1556	; 0x614
    bc78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc7c:	681b      	ldr	r3, [r3, #0]
    bc7e:	f103 020e 	add.w	r2, r3, #14
    bc82:	f240 6314 	movw	r3, #1556	; 0x614
    bc86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc8a:	681b      	ldr	r3, [r3, #0]
    bc8c:	f103 030e 	add.w	r3, r3, #14
    bc90:	7fdb      	ldrb	r3, [r3, #31]
    bc92:	76d3      	strb	r3, [r2, #27]
	BUF->ackno[ 3 ] = c;
    bc94:	f240 6314 	movw	r3, #1556	; 0x614
    bc98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc9c:	681b      	ldr	r3, [r3, #0]
    bc9e:	f103 020e 	add.w	r2, r3, #14
    bca2:	f642 63fe 	movw	r3, #12030	; 0x2efe
    bca6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bcaa:	781b      	ldrb	r3, [r3, #0]
    bcac:	77d3      	strb	r3, [r2, #31]

	c = BUF->seqno[ 2 ];
    bcae:	f240 6314 	movw	r3, #1556	; 0x614
    bcb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bcb6:	681b      	ldr	r3, [r3, #0]
    bcb8:	f103 030e 	add.w	r3, r3, #14
    bcbc:	7e9a      	ldrb	r2, [r3, #26]
    bcbe:	f642 63fe 	movw	r3, #12030	; 0x2efe
    bcc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bcc6:	701a      	strb	r2, [r3, #0]
	BUF->seqno[ 2 ] = BUF->ackno[ 2 ];
    bcc8:	f240 6314 	movw	r3, #1556	; 0x614
    bccc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bcd0:	681b      	ldr	r3, [r3, #0]
    bcd2:	f103 020e 	add.w	r2, r3, #14
    bcd6:	f240 6314 	movw	r3, #1556	; 0x614
    bcda:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bcde:	681b      	ldr	r3, [r3, #0]
    bce0:	f103 030e 	add.w	r3, r3, #14
    bce4:	7f9b      	ldrb	r3, [r3, #30]
    bce6:	7693      	strb	r3, [r2, #26]
	BUF->ackno[ 2 ] = c;
    bce8:	f240 6314 	movw	r3, #1556	; 0x614
    bcec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bcf0:	681b      	ldr	r3, [r3, #0]
    bcf2:	f103 020e 	add.w	r2, r3, #14
    bcf6:	f642 63fe 	movw	r3, #12030	; 0x2efe
    bcfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bcfe:	781b      	ldrb	r3, [r3, #0]
    bd00:	7793      	strb	r3, [r2, #30]

	c = BUF->seqno[ 1 ];
    bd02:	f240 6314 	movw	r3, #1556	; 0x614
    bd06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd0a:	681b      	ldr	r3, [r3, #0]
    bd0c:	f103 030e 	add.w	r3, r3, #14
    bd10:	7e5a      	ldrb	r2, [r3, #25]
    bd12:	f642 63fe 	movw	r3, #12030	; 0x2efe
    bd16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd1a:	701a      	strb	r2, [r3, #0]
	BUF->seqno[ 1 ] = BUF->ackno[ 1 ];
    bd1c:	f240 6314 	movw	r3, #1556	; 0x614
    bd20:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd24:	681b      	ldr	r3, [r3, #0]
    bd26:	f103 020e 	add.w	r2, r3, #14
    bd2a:	f240 6314 	movw	r3, #1556	; 0x614
    bd2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd32:	681b      	ldr	r3, [r3, #0]
    bd34:	f103 030e 	add.w	r3, r3, #14
    bd38:	7f5b      	ldrb	r3, [r3, #29]
    bd3a:	7653      	strb	r3, [r2, #25]
	BUF->ackno[ 1 ] = c;
    bd3c:	f240 6314 	movw	r3, #1556	; 0x614
    bd40:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd44:	681b      	ldr	r3, [r3, #0]
    bd46:	f103 020e 	add.w	r2, r3, #14
    bd4a:	f642 63fe 	movw	r3, #12030	; 0x2efe
    bd4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd52:	781b      	ldrb	r3, [r3, #0]
    bd54:	7753      	strb	r3, [r2, #29]

	c = BUF->seqno[ 0 ];
    bd56:	f240 6314 	movw	r3, #1556	; 0x614
    bd5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd5e:	681b      	ldr	r3, [r3, #0]
    bd60:	f103 030e 	add.w	r3, r3, #14
    bd64:	7e1a      	ldrb	r2, [r3, #24]
    bd66:	f642 63fe 	movw	r3, #12030	; 0x2efe
    bd6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd6e:	701a      	strb	r2, [r3, #0]
	BUF->seqno[ 0 ] = BUF->ackno[ 0 ];
    bd70:	f240 6314 	movw	r3, #1556	; 0x614
    bd74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd78:	681b      	ldr	r3, [r3, #0]
    bd7a:	f103 020e 	add.w	r2, r3, #14
    bd7e:	f240 6314 	movw	r3, #1556	; 0x614
    bd82:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd86:	681b      	ldr	r3, [r3, #0]
    bd88:	f103 030e 	add.w	r3, r3, #14
    bd8c:	7f1b      	ldrb	r3, [r3, #28]
    bd8e:	7613      	strb	r3, [r2, #24]
	BUF->ackno[ 0 ] = c;
    bd90:	f240 6314 	movw	r3, #1556	; 0x614
    bd94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd98:	681b      	ldr	r3, [r3, #0]
    bd9a:	f103 020e 	add.w	r2, r3, #14
    bd9e:	f642 63fe 	movw	r3, #12030	; 0x2efe
    bda2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bda6:	781b      	ldrb	r3, [r3, #0]
    bda8:	7713      	strb	r3, [r2, #28]

	/* We also have to increase the sequence number we are
	acknowledging. If the least significant byte overflowed, we need
	to propagate the carry to the other bytes as well. */
	if( ++BUF->ackno[ 3 ] == 0 )
    bdaa:	f240 6314 	movw	r3, #1556	; 0x614
    bdae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bdb2:	681b      	ldr	r3, [r3, #0]
    bdb4:	f103 030e 	add.w	r3, r3, #14
    bdb8:	7fda      	ldrb	r2, [r3, #31]
    bdba:	f102 0201 	add.w	r2, r2, #1
    bdbe:	b2d2      	uxtb	r2, r2
    bdc0:	77da      	strb	r2, [r3, #31]
    bdc2:	7fdb      	ldrb	r3, [r3, #31]
    bdc4:	2b00      	cmp	r3, #0
    bdc6:	d129      	bne.n	be1c <uip_process+0xb5c>
	{
		if( ++BUF->ackno[ 2 ] == 0 )
    bdc8:	f240 6314 	movw	r3, #1556	; 0x614
    bdcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bdd0:	681b      	ldr	r3, [r3, #0]
    bdd2:	f103 030e 	add.w	r3, r3, #14
    bdd6:	7f9a      	ldrb	r2, [r3, #30]
    bdd8:	f102 0201 	add.w	r2, r2, #1
    bddc:	b2d2      	uxtb	r2, r2
    bdde:	779a      	strb	r2, [r3, #30]
    bde0:	7f9b      	ldrb	r3, [r3, #30]
    bde2:	2b00      	cmp	r3, #0
    bde4:	d11a      	bne.n	be1c <uip_process+0xb5c>
		{
			if( ++BUF->ackno[ 1 ] == 0 )
    bde6:	f240 6314 	movw	r3, #1556	; 0x614
    bdea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bdee:	681b      	ldr	r3, [r3, #0]
    bdf0:	f103 030e 	add.w	r3, r3, #14
    bdf4:	7f5a      	ldrb	r2, [r3, #29]
    bdf6:	f102 0201 	add.w	r2, r2, #1
    bdfa:	b2d2      	uxtb	r2, r2
    bdfc:	775a      	strb	r2, [r3, #29]
    bdfe:	7f5b      	ldrb	r3, [r3, #29]
    be00:	2b00      	cmp	r3, #0
    be02:	d10b      	bne.n	be1c <uip_process+0xb5c>
			{
				++BUF->ackno[ 0 ];
    be04:	f240 6314 	movw	r3, #1556	; 0x614
    be08:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be0c:	681b      	ldr	r3, [r3, #0]
    be0e:	f103 030e 	add.w	r3, r3, #14
    be12:	7f1a      	ldrb	r2, [r3, #28]
    be14:	f102 0201 	add.w	r2, r2, #1
    be18:	b2d2      	uxtb	r2, r2
    be1a:	771a      	strb	r2, [r3, #28]
			}
		}
	}

	/* Swap port numbers. */
	tmp16 = BUF->srcport;
    be1c:	f240 6314 	movw	r3, #1556	; 0x614
    be20:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be24:	681b      	ldr	r3, [r3, #0]
    be26:	f103 030e 	add.w	r3, r3, #14
    be2a:	7d1a      	ldrb	r2, [r3, #20]
    be2c:	7d5b      	ldrb	r3, [r3, #21]
    be2e:	ea4f 2303 	mov.w	r3, r3, lsl #8
    be32:	ea43 0302 	orr.w	r3, r3, r2
    be36:	b29a      	uxth	r2, r3
    be38:	f642 7300 	movw	r3, #12032	; 0x2f00
    be3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be40:	801a      	strh	r2, [r3, #0]
	BUF->srcport = BUF->destport;
    be42:	f240 6314 	movw	r3, #1556	; 0x614
    be46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be4a:	681b      	ldr	r3, [r3, #0]
    be4c:	f103 020e 	add.w	r2, r3, #14
    be50:	f240 6314 	movw	r3, #1556	; 0x614
    be54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be58:	681b      	ldr	r3, [r3, #0]
    be5a:	f103 030e 	add.w	r3, r3, #14
    be5e:	7d99      	ldrb	r1, [r3, #22]
    be60:	7ddb      	ldrb	r3, [r3, #23]
    be62:	ea4f 2303 	mov.w	r3, r3, lsl #8
    be66:	ea43 0301 	orr.w	r3, r3, r1
    be6a:	b29b      	uxth	r3, r3
    be6c:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    be70:	f04f 0000 	mov.w	r0, #0
    be74:	ea40 0101 	orr.w	r1, r0, r1
    be78:	7511      	strb	r1, [r2, #20]
    be7a:	ea4f 2313 	mov.w	r3, r3, lsr #8
    be7e:	b29b      	uxth	r3, r3
    be80:	f04f 0100 	mov.w	r1, #0
    be84:	ea41 0303 	orr.w	r3, r1, r3
    be88:	7553      	strb	r3, [r2, #21]
	BUF->destport = tmp16;
    be8a:	f240 6314 	movw	r3, #1556	; 0x614
    be8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be92:	681b      	ldr	r3, [r3, #0]
    be94:	f103 020e 	add.w	r2, r3, #14
    be98:	f642 7300 	movw	r3, #12032	; 0x2f00
    be9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bea0:	881b      	ldrh	r3, [r3, #0]
    bea2:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    bea6:	f04f 0000 	mov.w	r0, #0
    beaa:	ea40 0101 	orr.w	r1, r0, r1
    beae:	7591      	strb	r1, [r2, #22]
    beb0:	ea4f 2313 	mov.w	r3, r3, lsr #8
    beb4:	b29b      	uxth	r3, r3
    beb6:	f04f 0100 	mov.w	r1, #0
    beba:	ea41 0303 	orr.w	r3, r1, r3
    bebe:	75d3      	strb	r3, [r2, #23]

	/* Swap IP addresses. */
	uip_ipaddr_copy( &BUF->destipaddr, &BUF->srcipaddr );
    bec0:	f240 6314 	movw	r3, #1556	; 0x614
    bec4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bec8:	681b      	ldr	r3, [r3, #0]
    beca:	f103 020e 	add.w	r2, r3, #14
    bece:	f240 6314 	movw	r3, #1556	; 0x614
    bed2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bed6:	681b      	ldr	r3, [r3, #0]
    bed8:	f103 030e 	add.w	r3, r3, #14
    bedc:	7b1b      	ldrb	r3, [r3, #12]
    bede:	7413      	strb	r3, [r2, #16]
    bee0:	f240 6314 	movw	r3, #1556	; 0x614
    bee4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bee8:	681b      	ldr	r3, [r3, #0]
    beea:	f103 020e 	add.w	r2, r3, #14
    beee:	f240 6314 	movw	r3, #1556	; 0x614
    bef2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bef6:	681b      	ldr	r3, [r3, #0]
    bef8:	f103 030e 	add.w	r3, r3, #14
    befc:	7b5b      	ldrb	r3, [r3, #13]
    befe:	7453      	strb	r3, [r2, #17]
    bf00:	f240 6314 	movw	r3, #1556	; 0x614
    bf04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf08:	681b      	ldr	r3, [r3, #0]
    bf0a:	f103 020e 	add.w	r2, r3, #14
    bf0e:	f240 6314 	movw	r3, #1556	; 0x614
    bf12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf16:	681b      	ldr	r3, [r3, #0]
    bf18:	f103 030e 	add.w	r3, r3, #14
    bf1c:	7b9b      	ldrb	r3, [r3, #14]
    bf1e:	7493      	strb	r3, [r2, #18]
    bf20:	f240 6314 	movw	r3, #1556	; 0x614
    bf24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf28:	681b      	ldr	r3, [r3, #0]
    bf2a:	f103 020e 	add.w	r2, r3, #14
    bf2e:	f240 6314 	movw	r3, #1556	; 0x614
    bf32:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf36:	681b      	ldr	r3, [r3, #0]
    bf38:	f103 030e 	add.w	r3, r3, #14
    bf3c:	7bdb      	ldrb	r3, [r3, #15]
    bf3e:	74d3      	strb	r3, [r2, #19]
	uip_ipaddr_copy( &BUF->srcipaddr, &uip_hostaddr );
    bf40:	f240 6314 	movw	r3, #1556	; 0x614
    bf44:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf48:	681b      	ldr	r3, [r3, #0]
    bf4a:	f103 020e 	add.w	r2, r3, #14
    bf4e:	f64c 4338 	movw	r3, #52280	; 0xcc38
    bf52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf56:	781b      	ldrb	r3, [r3, #0]
    bf58:	7313      	strb	r3, [r2, #12]
    bf5a:	f240 6314 	movw	r3, #1556	; 0x614
    bf5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf62:	681b      	ldr	r3, [r3, #0]
    bf64:	f103 020e 	add.w	r2, r3, #14
    bf68:	f64c 4338 	movw	r3, #52280	; 0xcc38
    bf6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf70:	785b      	ldrb	r3, [r3, #1]
    bf72:	7353      	strb	r3, [r2, #13]
    bf74:	f240 6314 	movw	r3, #1556	; 0x614
    bf78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf7c:	681b      	ldr	r3, [r3, #0]
    bf7e:	f103 020e 	add.w	r2, r3, #14
    bf82:	f64c 4338 	movw	r3, #52280	; 0xcc38
    bf86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf8a:	789b      	ldrb	r3, [r3, #2]
    bf8c:	7393      	strb	r3, [r2, #14]
    bf8e:	f240 6314 	movw	r3, #1556	; 0x614
    bf92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf96:	681b      	ldr	r3, [r3, #0]
    bf98:	f103 020e 	add.w	r2, r3, #14
    bf9c:	f64c 4338 	movw	r3, #52280	; 0xcc38
    bfa0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bfa4:	78db      	ldrb	r3, [r3, #3]
    bfa6:	73d3      	strb	r3, [r2, #15]

	/* And send out the RST packet! */
	goto tcp_send_noconn;
    bfa8:	f001 b925 	b.w	d1f6 <uip_process+0x1f36>
	/* Next, check listening connections. */
	for( c = 0; c < UIP_LISTENPORTS; ++c )
	{
		if( tmp16 == uip_listenports[ c ] )
		{
			goto found_listen;
    bfac:	bf00      	nop
	connections are kept in the same table as used connections, but
	unused ones have the tcpstate set to CLOSED. Also, connections in
	TIME_WAIT are kept track of and we'll use the oldest one if no
	CLOSED connections are found. Thanks to Eddie C. Dost for a very
	nice algorithm for the TIME_WAIT search. */
	uip_connr = 0;
    bfae:	f04f 0400 	mov.w	r4, #0
	for( c = 0; c < UIP_CONNS; ++c )
    bfb2:	f642 63fe 	movw	r3, #12030	; 0x2efe
    bfb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bfba:	f04f 0200 	mov.w	r2, #0
    bfbe:	701a      	strb	r2, [r3, #0]
    bfc0:	e06a      	b.n	c098 <uip_process+0xdd8>
	{
		if( uip_conns[ c ].tcpstateflags == UIP_CLOSED )
    bfc2:	f642 63fe 	movw	r3, #12030	; 0x2efe
    bfc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bfca:	781b      	ldrb	r3, [r3, #0]
    bfcc:	461a      	mov	r2, r3
    bfce:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    bfd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bfd6:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    bfda:	fb01 f202 	mul.w	r2, r1, r2
    bfde:	4413      	add	r3, r2
    bfe0:	f103 0318 	add.w	r3, r3, #24
    bfe4:	785b      	ldrb	r3, [r3, #1]
    bfe6:	2b00      	cmp	r3, #0
    bfe8:	d10f      	bne.n	c00a <uip_process+0xd4a>
		{
			uip_connr = &uip_conns[ c ];
    bfea:	f642 63fe 	movw	r3, #12030	; 0x2efe
    bfee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bff2:	781b      	ldrb	r3, [r3, #0]
    bff4:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    bff8:	fb02 f203 	mul.w	r2, r2, r3
    bffc:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    c000:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c004:	eb02 0403 	add.w	r4, r2, r3
			break;
    c008:	e04d      	b.n	c0a6 <uip_process+0xde6>
		}

		if( uip_conns[ c ].tcpstateflags == UIP_TIME_WAIT )
    c00a:	f642 63fe 	movw	r3, #12030	; 0x2efe
    c00e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c012:	781b      	ldrb	r3, [r3, #0]
    c014:	461a      	mov	r2, r3
    c016:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    c01a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c01e:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    c022:	fb01 f202 	mul.w	r2, r1, r2
    c026:	4413      	add	r3, r2
    c028:	f103 0318 	add.w	r3, r3, #24
    c02c:	785b      	ldrb	r3, [r3, #1]
    c02e:	2b07      	cmp	r3, #7
    c030:	d125      	bne.n	c07e <uip_process+0xdbe>
		{
			if( uip_connr == 0 || uip_conns[ c ].timer > uip_connr->timer )
    c032:	2c00      	cmp	r4, #0
    c034:	d014      	beq.n	c060 <uip_process+0xda0>
    c036:	f642 63fe 	movw	r3, #12030	; 0x2efe
    c03a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c03e:	781b      	ldrb	r3, [r3, #0]
    c040:	461a      	mov	r2, r3
    c042:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    c046:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c04a:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    c04e:	fb01 f202 	mul.w	r2, r1, r2
    c052:	4413      	add	r3, r2
    c054:	f103 0318 	add.w	r3, r3, #24
    c058:	789a      	ldrb	r2, [r3, #2]
    c05a:	7ea3      	ldrb	r3, [r4, #26]
    c05c:	429a      	cmp	r2, r3
    c05e:	d90e      	bls.n	c07e <uip_process+0xdbe>
			{
				uip_connr = &uip_conns[ c ];
    c060:	f642 63fe 	movw	r3, #12030	; 0x2efe
    c064:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c068:	781b      	ldrb	r3, [r3, #0]
    c06a:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    c06e:	fb02 f203 	mul.w	r2, r2, r3
    c072:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    c076:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c07a:	eb02 0403 	add.w	r4, r2, r3
	unused ones have the tcpstate set to CLOSED. Also, connections in
	TIME_WAIT are kept track of and we'll use the oldest one if no
	CLOSED connections are found. Thanks to Eddie C. Dost for a very
	nice algorithm for the TIME_WAIT search. */
	uip_connr = 0;
	for( c = 0; c < UIP_CONNS; ++c )
    c07e:	f642 63fe 	movw	r3, #12030	; 0x2efe
    c082:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c086:	781b      	ldrb	r3, [r3, #0]
    c088:	f103 0301 	add.w	r3, r3, #1
    c08c:	b2da      	uxtb	r2, r3
    c08e:	f642 63fe 	movw	r3, #12030	; 0x2efe
    c092:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c096:	701a      	strb	r2, [r3, #0]
    c098:	f642 63fe 	movw	r3, #12030	; 0x2efe
    c09c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0a0:	781b      	ldrb	r3, [r3, #0]
    c0a2:	2b27      	cmp	r3, #39	; 0x27
    c0a4:	d98d      	bls.n	bfc2 <uip_process+0xd02>
				uip_connr = &uip_conns[ c ];
			}
		}
	}

	if( uip_connr == 0 )
    c0a6:	2c00      	cmp	r4, #0
    c0a8:	d10e      	bne.n	c0c8 <uip_process+0xe08>
	{
		/* All connections are used already, we drop packet and hope that
		the remote end will retransmit the packet at a time when we
		have more spare connections. */
		UIP_STAT( ++uip_stat.tcp.syndrop );
    c0aa:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    c0ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0b2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    c0b4:	f103 0301 	add.w	r3, r3, #1
    c0b8:	b29a      	uxth	r2, r3
    c0ba:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    c0be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0c2:	859a      	strh	r2, [r3, #44]	; 0x2c
		UIP_LOG( "tcp: found no unused connections." );
		goto drop;
    c0c4:	f001 b9c0 	b.w	d448 <uip_process+0x2188>
	}

	uip_conn = uip_connr;
    c0c8:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    c0cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0d0:	601c      	str	r4, [r3, #0]

	/* Fill in the necessary fields for the new connection. */
	uip_connr->rto = uip_connr->timer = UIP_RTO;
    c0d2:	f04f 0303 	mov.w	r3, #3
    c0d6:	76a3      	strb	r3, [r4, #26]
    c0d8:	7ea3      	ldrb	r3, [r4, #26]
    c0da:	7623      	strb	r3, [r4, #24]
	uip_connr->sa = 0;
    c0dc:	f04f 0300 	mov.w	r3, #0
    c0e0:	75a3      	strb	r3, [r4, #22]
	uip_connr->sv = 4;
    c0e2:	f04f 0304 	mov.w	r3, #4
    c0e6:	75e3      	strb	r3, [r4, #23]
	uip_connr->nrtx = 0;
    c0e8:	f04f 0300 	mov.w	r3, #0
    c0ec:	76e3      	strb	r3, [r4, #27]
	uip_connr->lport = BUF->destport;
    c0ee:	f240 6314 	movw	r3, #1556	; 0x614
    c0f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0f6:	681b      	ldr	r3, [r3, #0]
    c0f8:	f103 030e 	add.w	r3, r3, #14
    c0fc:	7d9a      	ldrb	r2, [r3, #22]
    c0fe:	7ddb      	ldrb	r3, [r3, #23]
    c100:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c104:	ea43 0302 	orr.w	r3, r3, r2
    c108:	b29b      	uxth	r3, r3
    c10a:	80a3      	strh	r3, [r4, #4]
	uip_connr->rport = BUF->srcport;
    c10c:	f240 6314 	movw	r3, #1556	; 0x614
    c110:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c114:	681b      	ldr	r3, [r3, #0]
    c116:	f103 030e 	add.w	r3, r3, #14
    c11a:	7d1a      	ldrb	r2, [r3, #20]
    c11c:	7d5b      	ldrb	r3, [r3, #21]
    c11e:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c122:	ea43 0302 	orr.w	r3, r3, r2
    c126:	b29b      	uxth	r3, r3
    c128:	80e3      	strh	r3, [r4, #6]
	uip_ipaddr_copy( &uip_connr->ripaddr, &BUF->srcipaddr );
    c12a:	f240 6314 	movw	r3, #1556	; 0x614
    c12e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c132:	681b      	ldr	r3, [r3, #0]
    c134:	f103 030e 	add.w	r3, r3, #14
    c138:	7b1b      	ldrb	r3, [r3, #12]
    c13a:	7023      	strb	r3, [r4, #0]
    c13c:	f240 6314 	movw	r3, #1556	; 0x614
    c140:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c144:	681b      	ldr	r3, [r3, #0]
    c146:	f103 030e 	add.w	r3, r3, #14
    c14a:	7b5b      	ldrb	r3, [r3, #13]
    c14c:	7063      	strb	r3, [r4, #1]
    c14e:	f240 6314 	movw	r3, #1556	; 0x614
    c152:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c156:	681b      	ldr	r3, [r3, #0]
    c158:	f103 030e 	add.w	r3, r3, #14
    c15c:	7b9b      	ldrb	r3, [r3, #14]
    c15e:	70a3      	strb	r3, [r4, #2]
    c160:	f240 6314 	movw	r3, #1556	; 0x614
    c164:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c168:	681b      	ldr	r3, [r3, #0]
    c16a:	f103 030e 	add.w	r3, r3, #14
    c16e:	7bdb      	ldrb	r3, [r3, #15]
    c170:	70e3      	strb	r3, [r4, #3]
	uip_connr->tcpstateflags = UIP_SYN_RCVD;
    c172:	f04f 0301 	mov.w	r3, #1
    c176:	7663      	strb	r3, [r4, #25]

	uip_connr->snd_nxt[ 0 ] = iss[ 0 ];
    c178:	f642 63f8 	movw	r3, #12024	; 0x2ef8
    c17c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c180:	781b      	ldrb	r3, [r3, #0]
    c182:	7323      	strb	r3, [r4, #12]
	uip_connr->snd_nxt[ 1 ] = iss[ 1 ];
    c184:	f642 63f8 	movw	r3, #12024	; 0x2ef8
    c188:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c18c:	785b      	ldrb	r3, [r3, #1]
    c18e:	7363      	strb	r3, [r4, #13]
	uip_connr->snd_nxt[ 2 ] = iss[ 2 ];
    c190:	f642 63f8 	movw	r3, #12024	; 0x2ef8
    c194:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c198:	789b      	ldrb	r3, [r3, #2]
    c19a:	73a3      	strb	r3, [r4, #14]
	uip_connr->snd_nxt[ 3 ] = iss[ 3 ];
    c19c:	f642 63f8 	movw	r3, #12024	; 0x2ef8
    c1a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1a4:	78db      	ldrb	r3, [r3, #3]
    c1a6:	73e3      	strb	r3, [r4, #15]
	uip_connr->len = 1;
    c1a8:	f04f 0301 	mov.w	r3, #1
    c1ac:	8223      	strh	r3, [r4, #16]

	/* rcv_nxt should be the seqno from the incoming packet + 1. */
	uip_connr->rcv_nxt[ 3 ] = BUF->seqno[ 3 ];
    c1ae:	f240 6314 	movw	r3, #1556	; 0x614
    c1b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1b6:	681b      	ldr	r3, [r3, #0]
    c1b8:	f103 030e 	add.w	r3, r3, #14
    c1bc:	7edb      	ldrb	r3, [r3, #27]
    c1be:	72e3      	strb	r3, [r4, #11]
	uip_connr->rcv_nxt[ 2 ] = BUF->seqno[ 2 ];
    c1c0:	f240 6314 	movw	r3, #1556	; 0x614
    c1c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1c8:	681b      	ldr	r3, [r3, #0]
    c1ca:	f103 030e 	add.w	r3, r3, #14
    c1ce:	7e9b      	ldrb	r3, [r3, #26]
    c1d0:	72a3      	strb	r3, [r4, #10]
	uip_connr->rcv_nxt[ 1 ] = BUF->seqno[ 1 ];
    c1d2:	f240 6314 	movw	r3, #1556	; 0x614
    c1d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1da:	681b      	ldr	r3, [r3, #0]
    c1dc:	f103 030e 	add.w	r3, r3, #14
    c1e0:	7e5b      	ldrb	r3, [r3, #25]
    c1e2:	7263      	strb	r3, [r4, #9]
	uip_connr->rcv_nxt[ 0 ] = BUF->seqno[ 0 ];
    c1e4:	f240 6314 	movw	r3, #1556	; 0x614
    c1e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1ec:	681b      	ldr	r3, [r3, #0]
    c1ee:	f103 030e 	add.w	r3, r3, #14
    c1f2:	7e1b      	ldrb	r3, [r3, #24]
    c1f4:	7223      	strb	r3, [r4, #8]
	uip_add_rcv_nxt( 1 );
    c1f6:	f04f 0001 	mov.w	r0, #1
    c1fa:	f7ff f81f 	bl	b23c <uip_add_rcv_nxt>

	/* Parse the TCP MSS option, if present. */
	if( (BUF->tcpoffset & 0xf0) > 0x50 )
    c1fe:	f240 6314 	movw	r3, #1556	; 0x614
    c202:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c206:	681b      	ldr	r3, [r3, #0]
    c208:	f103 030e 	add.w	r3, r3, #14
    c20c:	f893 3020 	ldrb.w	r3, [r3, #32]
    c210:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    c214:	2b50      	cmp	r3, #80	; 0x50
    c216:	f340 80cf 	ble.w	c3b8 <uip_process+0x10f8>
	{
		for( c = 0; c < ((BUF->tcpoffset >> 4) - 5) << 2; )
    c21a:	f642 63fe 	movw	r3, #12030	; 0x2efe
    c21e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c222:	f04f 0200 	mov.w	r2, #0
    c226:	701a      	strb	r2, [r3, #0]
    c228:	e0a7      	b.n	c37a <uip_process+0x10ba>
		{
			opt = uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + c];
    c22a:	f240 6314 	movw	r3, #1556	; 0x614
    c22e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c232:	681a      	ldr	r2, [r3, #0]
    c234:	f642 63fe 	movw	r3, #12030	; 0x2efe
    c238:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c23c:	781b      	ldrb	r3, [r3, #0]
    c23e:	f103 0336 	add.w	r3, r3, #54	; 0x36
    c242:	4413      	add	r3, r2
    c244:	781a      	ldrb	r2, [r3, #0]
    c246:	f642 63ff 	movw	r3, #12031	; 0x2eff
    c24a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c24e:	701a      	strb	r2, [r3, #0]
			if( opt == TCP_OPT_END )
    c250:	f642 63ff 	movw	r3, #12031	; 0x2eff
    c254:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c258:	781b      	ldrb	r3, [r3, #0]
    c25a:	2b00      	cmp	r3, #0
    c25c:	f000 80a9 	beq.w	c3b2 <uip_process+0x10f2>
			{
				/* End of options. */
				break;
			}
			else if( opt == TCP_OPT_NOOP )
    c260:	f642 63ff 	movw	r3, #12031	; 0x2eff
    c264:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c268:	781b      	ldrb	r3, [r3, #0]
    c26a:	2b01      	cmp	r3, #1
    c26c:	d10d      	bne.n	c28a <uip_process+0xfca>
			{
				++c;
    c26e:	f642 63fe 	movw	r3, #12030	; 0x2efe
    c272:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c276:	781b      	ldrb	r3, [r3, #0]
    c278:	f103 0301 	add.w	r3, r3, #1
    c27c:	b2da      	uxtb	r2, r3
    c27e:	f642 63fe 	movw	r3, #12030	; 0x2efe
    c282:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c286:	701a      	strb	r2, [r3, #0]
    c288:	e077      	b.n	c37a <uip_process+0x10ba>

				/* NOP option. */
			}
			else if( opt == TCP_OPT_MSS && uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == TCP_OPT_MSS_LEN )
    c28a:	f642 63ff 	movw	r3, #12031	; 0x2eff
    c28e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c292:	781b      	ldrb	r3, [r3, #0]
    c294:	2b02      	cmp	r3, #2
    c296:	d146      	bne.n	c326 <uip_process+0x1066>
    c298:	f240 6314 	movw	r3, #1556	; 0x614
    c29c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2a0:	681a      	ldr	r2, [r3, #0]
    c2a2:	f642 63fe 	movw	r3, #12030	; 0x2efe
    c2a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2aa:	781b      	ldrb	r3, [r3, #0]
    c2ac:	f103 0337 	add.w	r3, r3, #55	; 0x37
    c2b0:	4413      	add	r3, r2
    c2b2:	781b      	ldrb	r3, [r3, #0]
    c2b4:	2b04      	cmp	r3, #4
    c2b6:	d136      	bne.n	c326 <uip_process+0x1066>
			{
				/* An MSS option with the right option length. */
				tmp16 = ( (u16_t) uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 2 + c] << 8 ) | ( u16_t ) uip_buf[UIP_IPTCPH_LEN + UIP_LLH_LEN + 3 + c];
    c2b8:	f240 6314 	movw	r3, #1556	; 0x614
    c2bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2c0:	681a      	ldr	r2, [r3, #0]
    c2c2:	f642 63fe 	movw	r3, #12030	; 0x2efe
    c2c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2ca:	781b      	ldrb	r3, [r3, #0]
    c2cc:	f103 0338 	add.w	r3, r3, #56	; 0x38
    c2d0:	4413      	add	r3, r2
    c2d2:	781b      	ldrb	r3, [r3, #0]
    c2d4:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c2d8:	b29a      	uxth	r2, r3
    c2da:	f240 6314 	movw	r3, #1556	; 0x614
    c2de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2e2:	6819      	ldr	r1, [r3, #0]
    c2e4:	f642 63fe 	movw	r3, #12030	; 0x2efe
    c2e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2ec:	781b      	ldrb	r3, [r3, #0]
    c2ee:	f103 0339 	add.w	r3, r3, #57	; 0x39
    c2f2:	440b      	add	r3, r1
    c2f4:	781b      	ldrb	r3, [r3, #0]
    c2f6:	ea42 0303 	orr.w	r3, r2, r3
    c2fa:	b29b      	uxth	r3, r3
    c2fc:	b29a      	uxth	r2, r3
    c2fe:	f642 7300 	movw	r3, #12032	; 0x2f00
    c302:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c306:	801a      	strh	r2, [r3, #0]
				uip_connr->initialmss = uip_connr->mss = tmp16 > UIP_TCP_MSS ? UIP_TCP_MSS : tmp16;
    c308:	f642 7300 	movw	r3, #12032	; 0x2f00
    c30c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c310:	881a      	ldrh	r2, [r3, #0]
    c312:	f240 5392 	movw	r3, #1426	; 0x592
    c316:	429a      	cmp	r2, r3
    c318:	bf38      	it	cc
    c31a:	4613      	movcc	r3, r2
    c31c:	b29b      	uxth	r3, r3
    c31e:	8263      	strh	r3, [r4, #18]
    c320:	8a63      	ldrh	r3, [r4, #18]
    c322:	82a3      	strh	r3, [r4, #20]

				/* And we are done processing options. */
				break;
    c324:	e048      	b.n	c3b8 <uip_process+0x10f8>
			}
			else
			{
				/* All other options have a length field, so that we easily
				can skip past them. */
				if( uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == 0 )
    c326:	f240 6314 	movw	r3, #1556	; 0x614
    c32a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c32e:	681a      	ldr	r2, [r3, #0]
    c330:	f642 63fe 	movw	r3, #12030	; 0x2efe
    c334:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c338:	781b      	ldrb	r3, [r3, #0]
    c33a:	f103 0337 	add.w	r3, r3, #55	; 0x37
    c33e:	4413      	add	r3, r2
    c340:	781b      	ldrb	r3, [r3, #0]
    c342:	2b00      	cmp	r3, #0
    c344:	d037      	beq.n	c3b6 <uip_process+0x10f6>
					/* If the length field is zero, the options are malformed
					and we don't process them further. */
					break;
				}

				c += uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c];
    c346:	f240 6314 	movw	r3, #1556	; 0x614
    c34a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c34e:	681a      	ldr	r2, [r3, #0]
    c350:	f642 63fe 	movw	r3, #12030	; 0x2efe
    c354:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c358:	781b      	ldrb	r3, [r3, #0]
    c35a:	f103 0337 	add.w	r3, r3, #55	; 0x37
    c35e:	4413      	add	r3, r2
    c360:	781a      	ldrb	r2, [r3, #0]
    c362:	f642 63fe 	movw	r3, #12030	; 0x2efe
    c366:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c36a:	781b      	ldrb	r3, [r3, #0]
    c36c:	4413      	add	r3, r2
    c36e:	b2da      	uxtb	r2, r3
    c370:	f642 63fe 	movw	r3, #12030	; 0x2efe
    c374:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c378:	701a      	strb	r2, [r3, #0]
	uip_add_rcv_nxt( 1 );

	/* Parse the TCP MSS option, if present. */
	if( (BUF->tcpoffset & 0xf0) > 0x50 )
	{
		for( c = 0; c < ((BUF->tcpoffset >> 4) - 5) << 2; )
    c37a:	f642 63fe 	movw	r3, #12030	; 0x2efe
    c37e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c382:	781b      	ldrb	r3, [r3, #0]
    c384:	461a      	mov	r2, r3
    c386:	f240 6314 	movw	r3, #1556	; 0x614
    c38a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c38e:	681b      	ldr	r3, [r3, #0]
    c390:	f103 030e 	add.w	r3, r3, #14
    c394:	f893 3020 	ldrb.w	r3, [r3, #32]
    c398:	ea4f 1313 	mov.w	r3, r3, lsr #4
    c39c:	b2db      	uxtb	r3, r3
    c39e:	f1a3 0305 	sub.w	r3, r3, #5
    c3a2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    c3a6:	429a      	cmp	r2, r3
    c3a8:	f6ff af3f 	blt.w	c22a <uip_process+0xf6a>
    c3ac:	e004      	b.n	c3b8 <uip_process+0x10f8>
					switch( uip_connr->tcpstateflags & UIP_TS_MASK )
					{
						case UIP_SYN_RCVD:
							/* In the SYN_RCVD state, we should retransmit our
			   				SYNACK. */
							goto tcp_send_synack;
    c3ae:	bf00      	nop
    c3b0:	e002      	b.n	c3b8 <uip_process+0x10f8>
		{
			opt = uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + c];
			if( opt == TCP_OPT_END )
			{
				/* End of options. */
				break;
    c3b2:	bf00      	nop
    c3b4:	e000      	b.n	c3b8 <uip_process+0x10f8>
				can skip past them. */
				if( uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == 0 )
				{
					/* If the length field is zero, the options are malformed
					and we don't process them further. */
					break;
    c3b6:	bf00      	nop
		}
	}

	/* Our response will be a SYNACK. */
	#if UIP_ACTIVE_OPEN
		tcp_send_synack : BUF->flags = TCP_ACK;
    c3b8:	f240 6314 	movw	r3, #1556	; 0x614
    c3bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3c0:	681b      	ldr	r3, [r3, #0]
    c3c2:	f103 030e 	add.w	r3, r3, #14
    c3c6:	f04f 0210 	mov.w	r2, #16
    c3ca:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
tcp_send_syn:
		BUF->flags |= TCP_SYN;
    c3ce:	f240 6314 	movw	r3, #1556	; 0x614
    c3d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3d6:	681b      	ldr	r3, [r3, #0]
    c3d8:	f103 020e 	add.w	r2, r3, #14
    c3dc:	f240 6314 	movw	r3, #1556	; 0x614
    c3e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3e4:	681b      	ldr	r3, [r3, #0]
    c3e6:	f103 030e 	add.w	r3, r3, #14
    c3ea:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    c3ee:	f043 0302 	orr.w	r3, r3, #2
    c3f2:	b2db      	uxtb	r3, r3
    c3f4:	f882 3021 	strb.w	r3, [r2, #33]	; 0x21
		tcp_send_synack : BUF->flags = TCP_SYN | TCP_ACK;
	#endif /* UIP_ACTIVE_OPEN */

	/* We send out the TCP Maximum Segment Size option with our
	SYNACK. */
	BUF->optdata[ 0 ] = TCP_OPT_MSS;
    c3f8:	f240 6314 	movw	r3, #1556	; 0x614
    c3fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c400:	681b      	ldr	r3, [r3, #0]
    c402:	f103 030e 	add.w	r3, r3, #14
    c406:	f04f 0202 	mov.w	r2, #2
    c40a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	BUF->optdata[ 1 ] = TCP_OPT_MSS_LEN;
    c40e:	f240 6314 	movw	r3, #1556	; 0x614
    c412:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c416:	681b      	ldr	r3, [r3, #0]
    c418:	f103 030e 	add.w	r3, r3, #14
    c41c:	f04f 0204 	mov.w	r2, #4
    c420:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	BUF->optdata[ 2 ] = ( UIP_TCP_MSS ) / 256;
    c424:	f240 6314 	movw	r3, #1556	; 0x614
    c428:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c42c:	681b      	ldr	r3, [r3, #0]
    c42e:	f103 030e 	add.w	r3, r3, #14
    c432:	f04f 0205 	mov.w	r2, #5
    c436:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	BUF->optdata[ 3 ] = ( UIP_TCP_MSS ) & 255;
    c43a:	f240 6314 	movw	r3, #1556	; 0x614
    c43e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c442:	681b      	ldr	r3, [r3, #0]
    c444:	f103 030e 	add.w	r3, r3, #14
    c448:	f06f 026d 	mvn.w	r2, #109	; 0x6d
    c44c:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
	uip_len = UIP_IPTCPH_LEN + TCP_OPT_MSS_LEN;
    c450:	f64a 33b0 	movw	r3, #43952	; 0xabb0
    c454:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c458:	f04f 022c 	mov.w	r2, #44	; 0x2c
    c45c:	801a      	strh	r2, [r3, #0]
	BUF->tcpoffset = ( (UIP_TCPH_LEN + TCP_OPT_MSS_LEN) / 4 ) << 4;
    c45e:	f240 6314 	movw	r3, #1556	; 0x614
    c462:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c466:	681b      	ldr	r3, [r3, #0]
    c468:	f103 030e 	add.w	r3, r3, #14
    c46c:	f04f 0260 	mov.w	r2, #96	; 0x60
    c470:	f883 2020 	strb.w	r2, [r3, #32]
	goto tcp_send;
    c474:	f000 bdb5 	b.w	cfe2 <uip_process+0x1d22>
			BUF->destport == uip_connr->lport &&
			BUF->srcport == uip_connr->rport &&
			uip_ipaddr_cmp(&BUF->srcipaddr, &uip_connr->ripaddr)
		)
		{
			goto found;
    c478:	bf00      	nop
	BUF->tcpoffset = ( (UIP_TCPH_LEN + TCP_OPT_MSS_LEN) / 4 ) << 4;
	goto tcp_send;

	/* This label will be jumped to if we found an active connection. */
found:
	uip_conn = uip_connr;
    c47a:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    c47e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c482:	601c      	str	r4, [r3, #0]
	uip_flags = 0;
    c484:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    c488:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c48c:	f04f 0200 	mov.w	r2, #0
    c490:	701a      	strb	r2, [r3, #0]

	/* We do a very naive form of TCP reset processing; we just accept
	any RST and kill our connection. We should in fact check if the
	sequence number of this reset is wihtin our advertised window
	before we accept the reset. */
	if( BUF->flags & TCP_RST )
    c492:	f240 6314 	movw	r3, #1556	; 0x614
    c496:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c49a:	681b      	ldr	r3, [r3, #0]
    c49c:	f103 030e 	add.w	r3, r3, #14
    c4a0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    c4a4:	f003 0304 	and.w	r3, r3, #4
    c4a8:	2b00      	cmp	r3, #0
    c4aa:	d00d      	beq.n	c4c8 <uip_process+0x1208>
	{
		uip_connr->tcpstateflags = UIP_CLOSED;
    c4ac:	f04f 0300 	mov.w	r3, #0
    c4b0:	7663      	strb	r3, [r4, #25]
		UIP_LOG( "tcp: got reset, aborting connection." );
		uip_flags = UIP_ABORT;
    c4b2:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    c4b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4ba:	f04f 0220 	mov.w	r2, #32
    c4be:	701a      	strb	r2, [r3, #0]
		UIP_APPCALL();
    c4c0:	f002 fc04 	bl	eccc <httpd_appcall>
		goto drop;
    c4c4:	f000 bfc0 	b.w	d448 <uip_process+0x2188>
	}

	/* Calculate the length of the data, if the application has sent
	any data to us. */
	c = ( BUF->tcpoffset >> 4 ) << 2;
    c4c8:	f240 6314 	movw	r3, #1556	; 0x614
    c4cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4d0:	681b      	ldr	r3, [r3, #0]
    c4d2:	f103 030e 	add.w	r3, r3, #14
    c4d6:	f893 3020 	ldrb.w	r3, [r3, #32]
    c4da:	ea4f 1313 	mov.w	r3, r3, lsr #4
    c4de:	b2db      	uxtb	r3, r3
    c4e0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    c4e4:	b2da      	uxtb	r2, r3
    c4e6:	f642 63fe 	movw	r3, #12030	; 0x2efe
    c4ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4ee:	701a      	strb	r2, [r3, #0]

	/* uip_len will contain the length of the actual TCP data. This is
	calculated by subtracing the length of the TCP header (in
	c) and the length of the IP header (20 bytes). */
	uip_len = uip_len - c - UIP_IPH_LEN;
    c4f0:	f64a 33b0 	movw	r3, #43952	; 0xabb0
    c4f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4f8:	881a      	ldrh	r2, [r3, #0]
    c4fa:	f642 63fe 	movw	r3, #12030	; 0x2efe
    c4fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c502:	781b      	ldrb	r3, [r3, #0]
    c504:	ebc3 0302 	rsb	r3, r3, r2
    c508:	b29b      	uxth	r3, r3
    c50a:	f1a3 0314 	sub.w	r3, r3, #20
    c50e:	b29a      	uxth	r2, r3
    c510:	f64a 33b0 	movw	r3, #43952	; 0xabb0
    c514:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c518:	801a      	strh	r2, [r3, #0]

	/* First, check if the sequence number of the incoming packet is
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
    c51a:	7e63      	ldrb	r3, [r4, #25]
    c51c:	f003 030f 	and.w	r3, r3, #15
    c520:	2b02      	cmp	r3, #2
    c522:	d10c      	bne.n	c53e <uip_process+0x127e>
    c524:	f240 6314 	movw	r3, #1556	; 0x614
    c528:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c52c:	681b      	ldr	r3, [r3, #0]
    c52e:	f103 030e 	add.w	r3, r3, #14
    c532:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    c536:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    c53a:	2b12      	cmp	r3, #18
    c53c:	d043      	beq.n	c5c6 <uip_process+0x1306>
	{
		if
		(
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
    c53e:	f64a 33b0 	movw	r3, #43952	; 0xabb0
    c542:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c546:	881b      	ldrh	r3, [r3, #0]
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    c548:	2b00      	cmp	r3, #0
    c54a:	d10c      	bne.n	c566 <uip_process+0x12a6>
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
    c54c:	f240 6314 	movw	r3, #1556	; 0x614
    c550:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c554:	681b      	ldr	r3, [r3, #0]
    c556:	f103 030e 	add.w	r3, r3, #14
    c55a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    c55e:	f003 0303 	and.w	r3, r3, #3
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    c562:	2b00      	cmp	r3, #0
    c564:	d02f      	beq.n	c5c6 <uip_process+0x1306>
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
			(
				BUF->seqno[ 0 ] != uip_connr->rcv_nxt[ 0 ] ||
    c566:	f240 6314 	movw	r3, #1556	; 0x614
    c56a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c56e:	681b      	ldr	r3, [r3, #0]
    c570:	f103 030e 	add.w	r3, r3, #14
    c574:	7e1a      	ldrb	r2, [r3, #24]
    c576:	7a23      	ldrb	r3, [r4, #8]
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    c578:	429a      	cmp	r2, r3
    c57a:	f040 8515 	bne.w	cfa8 <uip_process+0x1ce8>
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
			(
				BUF->seqno[ 0 ] != uip_connr->rcv_nxt[ 0 ] ||
				BUF->seqno[ 1 ] != uip_connr->rcv_nxt[ 1 ] ||
    c57e:	f240 6314 	movw	r3, #1556	; 0x614
    c582:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c586:	681b      	ldr	r3, [r3, #0]
    c588:	f103 030e 	add.w	r3, r3, #14
    c58c:	7e5a      	ldrb	r2, [r3, #25]
    c58e:	7a63      	ldrb	r3, [r4, #9]
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    c590:	429a      	cmp	r2, r3
    c592:	f040 8509 	bne.w	cfa8 <uip_process+0x1ce8>
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
			(
				BUF->seqno[ 0 ] != uip_connr->rcv_nxt[ 0 ] ||
				BUF->seqno[ 1 ] != uip_connr->rcv_nxt[ 1 ] ||
				BUF->seqno[ 2 ] != uip_connr->rcv_nxt[ 2 ] ||
    c596:	f240 6314 	movw	r3, #1556	; 0x614
    c59a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c59e:	681b      	ldr	r3, [r3, #0]
    c5a0:	f103 030e 	add.w	r3, r3, #14
    c5a4:	7e9a      	ldrb	r2, [r3, #26]
    c5a6:	7aa3      	ldrb	r3, [r4, #10]
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    c5a8:	429a      	cmp	r2, r3
    c5aa:	f040 84fd 	bne.w	cfa8 <uip_process+0x1ce8>
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
			(
				BUF->seqno[ 0 ] != uip_connr->rcv_nxt[ 0 ] ||
				BUF->seqno[ 1 ] != uip_connr->rcv_nxt[ 1 ] ||
				BUF->seqno[ 2 ] != uip_connr->rcv_nxt[ 2 ] ||
				BUF->seqno[ 3 ] != uip_connr->rcv_nxt[ 3 ]
    c5ae:	f240 6314 	movw	r3, #1556	; 0x614
    c5b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c5b6:	681b      	ldr	r3, [r3, #0]
    c5b8:	f103 030e 	add.w	r3, r3, #14
    c5bc:	7eda      	ldrb	r2, [r3, #27]
    c5be:	7ae3      	ldrb	r3, [r4, #11]
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    c5c0:	429a      	cmp	r2, r3
    c5c2:	f040 84f1 	bne.w	cfa8 <uip_process+0x1ce8>

	/* Next, check if the incoming segment acknowledges any outstanding
	data. If so, we update the sequence number, reset the length of
	the outstanding data, calculate RTT estimations, and reset the
	retransmission timer. */
	if( (BUF->flags & TCP_ACK) && uip_outstanding(uip_connr) )
    c5c6:	f240 6314 	movw	r3, #1556	; 0x614
    c5ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c5ce:	681b      	ldr	r3, [r3, #0]
    c5d0:	f103 030e 	add.w	r3, r3, #14
    c5d4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    c5d8:	f003 0310 	and.w	r3, r3, #16
    c5dc:	2b00      	cmp	r3, #0
    c5de:	f000 80a1 	beq.w	c724 <uip_process+0x1464>
    c5e2:	8a23      	ldrh	r3, [r4, #16]
    c5e4:	2b00      	cmp	r3, #0
    c5e6:	f000 809d 	beq.w	c724 <uip_process+0x1464>
	{
		uip_add32( uip_connr->snd_nxt, uip_connr->len );
    c5ea:	f104 020c 	add.w	r2, r4, #12
    c5ee:	8a23      	ldrh	r3, [r4, #16]
    c5f0:	4610      	mov	r0, r2
    c5f2:	4619      	mov	r1, r3
    c5f4:	f7fe fab0 	bl	ab58 <uip_add32>

		if
		(
			BUF->ackno[ 0 ] == uip_acc32[ 0 ] &&
    c5f8:	f240 6314 	movw	r3, #1556	; 0x614
    c5fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c600:	681b      	ldr	r3, [r3, #0]
    c602:	f103 030e 	add.w	r3, r3, #14
    c606:	7f1a      	ldrb	r2, [r3, #28]
    c608:	f64a 33b8 	movw	r3, #43960	; 0xabb8
    c60c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c610:	781b      	ldrb	r3, [r3, #0]
	if( (BUF->flags & TCP_ACK) && uip_outstanding(uip_connr) )
	{
		uip_add32( uip_connr->snd_nxt, uip_connr->len );

		if
		(
    c612:	429a      	cmp	r2, r3
    c614:	f040 8086 	bne.w	c724 <uip_process+0x1464>
			BUF->ackno[ 0 ] == uip_acc32[ 0 ] &&
			BUF->ackno[ 1 ] == uip_acc32[ 1 ] &&
    c618:	f240 6314 	movw	r3, #1556	; 0x614
    c61c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c620:	681b      	ldr	r3, [r3, #0]
    c622:	f103 030e 	add.w	r3, r3, #14
    c626:	7f5a      	ldrb	r2, [r3, #29]
    c628:	f64a 33b8 	movw	r3, #43960	; 0xabb8
    c62c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c630:	785b      	ldrb	r3, [r3, #1]
	if( (BUF->flags & TCP_ACK) && uip_outstanding(uip_connr) )
	{
		uip_add32( uip_connr->snd_nxt, uip_connr->len );

		if
		(
    c632:	429a      	cmp	r2, r3
    c634:	d176      	bne.n	c724 <uip_process+0x1464>
			BUF->ackno[ 0 ] == uip_acc32[ 0 ] &&
			BUF->ackno[ 1 ] == uip_acc32[ 1 ] &&
			BUF->ackno[ 2 ] == uip_acc32[ 2 ] &&
    c636:	f240 6314 	movw	r3, #1556	; 0x614
    c63a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c63e:	681b      	ldr	r3, [r3, #0]
    c640:	f103 030e 	add.w	r3, r3, #14
    c644:	7f9a      	ldrb	r2, [r3, #30]
    c646:	f64a 33b8 	movw	r3, #43960	; 0xabb8
    c64a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c64e:	789b      	ldrb	r3, [r3, #2]
	if( (BUF->flags & TCP_ACK) && uip_outstanding(uip_connr) )
	{
		uip_add32( uip_connr->snd_nxt, uip_connr->len );

		if
		(
    c650:	429a      	cmp	r2, r3
    c652:	d167      	bne.n	c724 <uip_process+0x1464>
			BUF->ackno[ 0 ] == uip_acc32[ 0 ] &&
			BUF->ackno[ 1 ] == uip_acc32[ 1 ] &&
			BUF->ackno[ 2 ] == uip_acc32[ 2 ] &&
			BUF->ackno[ 3 ] == uip_acc32[ 3 ]
    c654:	f240 6314 	movw	r3, #1556	; 0x614
    c658:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c65c:	681b      	ldr	r3, [r3, #0]
    c65e:	f103 030e 	add.w	r3, r3, #14
    c662:	7fda      	ldrb	r2, [r3, #31]
    c664:	f64a 33b8 	movw	r3, #43960	; 0xabb8
    c668:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c66c:	78db      	ldrb	r3, [r3, #3]
	if( (BUF->flags & TCP_ACK) && uip_outstanding(uip_connr) )
	{
		uip_add32( uip_connr->snd_nxt, uip_connr->len );

		if
		(
    c66e:	429a      	cmp	r2, r3
    c670:	d158      	bne.n	c724 <uip_process+0x1464>
			BUF->ackno[ 2 ] == uip_acc32[ 2 ] &&
			BUF->ackno[ 3 ] == uip_acc32[ 3 ]
		)
		{
			/* Update sequence number. */
			uip_connr->snd_nxt[ 0 ] = uip_acc32[ 0 ];
    c672:	f64a 33b8 	movw	r3, #43960	; 0xabb8
    c676:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c67a:	781b      	ldrb	r3, [r3, #0]
    c67c:	7323      	strb	r3, [r4, #12]
			uip_connr->snd_nxt[ 1 ] = uip_acc32[ 1 ];
    c67e:	f64a 33b8 	movw	r3, #43960	; 0xabb8
    c682:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c686:	785b      	ldrb	r3, [r3, #1]
    c688:	7363      	strb	r3, [r4, #13]
			uip_connr->snd_nxt[ 2 ] = uip_acc32[ 2 ];
    c68a:	f64a 33b8 	movw	r3, #43960	; 0xabb8
    c68e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c692:	789b      	ldrb	r3, [r3, #2]
    c694:	73a3      	strb	r3, [r4, #14]
			uip_connr->snd_nxt[ 3 ] = uip_acc32[ 3 ];
    c696:	f64a 33b8 	movw	r3, #43960	; 0xabb8
    c69a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c69e:	78db      	ldrb	r3, [r3, #3]
    c6a0:	73e3      	strb	r3, [r4, #15]

			/* Do RTT estimation, unless we have done retransmissions. */
			if( uip_connr->nrtx == 0 )
    c6a2:	7ee3      	ldrb	r3, [r4, #27]
    c6a4:	2b00      	cmp	r3, #0
    c6a6:	d131      	bne.n	c70c <uip_process+0x144c>
			{
				signed char m;
				m = uip_connr->rto - uip_connr->timer;
    c6a8:	7e22      	ldrb	r2, [r4, #24]
    c6aa:	7ea3      	ldrb	r3, [r4, #26]
    c6ac:	ebc3 0302 	rsb	r3, r3, r2
    c6b0:	b2db      	uxtb	r3, r3
    c6b2:	73fb      	strb	r3, [r7, #15]

				/* This is taken directly from VJs original code in his paper */
				m = m - ( uip_connr->sa >> 3 );
    c6b4:	7bfa      	ldrb	r2, [r7, #15]
    c6b6:	7da3      	ldrb	r3, [r4, #22]
    c6b8:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    c6bc:	b2db      	uxtb	r3, r3
    c6be:	ebc3 0302 	rsb	r3, r3, r2
    c6c2:	b2db      	uxtb	r3, r3
    c6c4:	73fb      	strb	r3, [r7, #15]
				uip_connr->sa += m;
    c6c6:	7da2      	ldrb	r2, [r4, #22]
    c6c8:	7bfb      	ldrb	r3, [r7, #15]
    c6ca:	4413      	add	r3, r2
    c6cc:	b2db      	uxtb	r3, r3
    c6ce:	75a3      	strb	r3, [r4, #22]
				if( m < 0 )
    c6d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
    c6d4:	2b00      	cmp	r3, #0
    c6d6:	da03      	bge.n	c6e0 <uip_process+0x1420>
				{
					m = -m;
    c6d8:	7bfb      	ldrb	r3, [r7, #15]
    c6da:	f1c3 0300 	rsb	r3, r3, #0
    c6de:	73fb      	strb	r3, [r7, #15]
				}

				m = m - ( uip_connr->sv >> 2 );
    c6e0:	7bfa      	ldrb	r2, [r7, #15]
    c6e2:	7de3      	ldrb	r3, [r4, #23]
    c6e4:	ea4f 0393 	mov.w	r3, r3, lsr #2
    c6e8:	b2db      	uxtb	r3, r3
    c6ea:	ebc3 0302 	rsb	r3, r3, r2
    c6ee:	b2db      	uxtb	r3, r3
    c6f0:	73fb      	strb	r3, [r7, #15]
				uip_connr->sv += m;
    c6f2:	7de2      	ldrb	r2, [r4, #23]
    c6f4:	7bfb      	ldrb	r3, [r7, #15]
    c6f6:	4413      	add	r3, r2
    c6f8:	b2db      	uxtb	r3, r3
    c6fa:	75e3      	strb	r3, [r4, #23]
				uip_connr->rto = ( uip_connr->sa >> 3 ) + uip_connr->sv;
    c6fc:	7da3      	ldrb	r3, [r4, #22]
    c6fe:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    c702:	b2da      	uxtb	r2, r3
    c704:	7de3      	ldrb	r3, [r4, #23]
    c706:	4413      	add	r3, r2
    c708:	b2db      	uxtb	r3, r3
    c70a:	7623      	strb	r3, [r4, #24]
			}

			/* Set the acknowledged flag. */
			uip_flags = UIP_ACKDATA;
    c70c:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    c710:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c714:	f04f 0201 	mov.w	r2, #1
    c718:	701a      	strb	r2, [r3, #0]

			/* Reset the retransmission timer. */
			uip_connr->timer = uip_connr->rto;
    c71a:	7e23      	ldrb	r3, [r4, #24]
    c71c:	76a3      	strb	r3, [r4, #26]

			/* Reset length of outstanding data. */
			uip_connr->len = 0;
    c71e:	f04f 0300 	mov.w	r3, #0
    c722:	8223      	strh	r3, [r4, #16]
		}
	}

	/* Do different things depending on in what state the connection is. */
	switch( uip_connr->tcpstateflags & UIP_TS_MASK )
    c724:	7e63      	ldrb	r3, [r4, #25]
    c726:	f003 030f 	and.w	r3, r3, #15
    c72a:	f103 33ff 	add.w	r3, r3, #4294967295
    c72e:	2b07      	cmp	r3, #7
    c730:	f200 867b 	bhi.w	d42a <uip_process+0x216a>
    c734:	a201      	add	r2, pc, #4	; (adr r2, c73c <uip_process+0x147c>)
    c736:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    c73a:	bf00      	nop
    c73c:	0000c75d 	.word	0x0000c75d
    c740:	0000c7d9 	.word	0x0000c7d9
    c744:	0000ca73 	.word	0x0000ca73
    c748:	0000ce57 	.word	0x0000ce57
    c74c:	0000cf0f 	.word	0x0000cf0f
    c750:	0000cf83 	.word	0x0000cf83
    c754:	0000cfa7 	.word	0x0000cfa7
    c758:	0000ce27 	.word	0x0000ce27
		case UIP_SYN_RCVD:
			/* In SYN_RCVD we have sent out a SYNACK in response to a SYN, and
	   		we are waiting for an ACK that acknowledges the data we sent
	   		out the last time. Therefore, we want to have the UIP_ACKDATA
	   		flag set. If so, we enter the ESTABLISHED state. */
			if( uip_flags & UIP_ACKDATA )
    c75c:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    c760:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c764:	781b      	ldrb	r3, [r3, #0]
    c766:	f003 0301 	and.w	r3, r3, #1
    c76a:	b2db      	uxtb	r3, r3
    c76c:	2b00      	cmp	r3, #0
    c76e:	f000 865e 	beq.w	d42e <uip_process+0x216e>
			{
				uip_connr->tcpstateflags = UIP_ESTABLISHED;
    c772:	f04f 0303 	mov.w	r3, #3
    c776:	7663      	strb	r3, [r4, #25]
				uip_flags = UIP_CONNECTED;
    c778:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    c77c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c780:	f04f 0240 	mov.w	r2, #64	; 0x40
    c784:	701a      	strb	r2, [r3, #0]
				uip_connr->len = 0;
    c786:	f04f 0300 	mov.w	r3, #0
    c78a:	8223      	strh	r3, [r4, #16]
				if( uip_len > 0 )
    c78c:	f64a 33b0 	movw	r3, #43952	; 0xabb0
    c790:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c794:	881b      	ldrh	r3, [r3, #0]
    c796:	2b00      	cmp	r3, #0
    c798:	d014      	beq.n	c7c4 <uip_process+0x1504>
				{
					uip_flags |= UIP_NEWDATA;
    c79a:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    c79e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c7a2:	781b      	ldrb	r3, [r3, #0]
    c7a4:	f043 0302 	orr.w	r3, r3, #2
    c7a8:	b2da      	uxtb	r2, r3
    c7aa:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    c7ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c7b2:	701a      	strb	r2, [r3, #0]
					uip_add_rcv_nxt( uip_len );
    c7b4:	f64a 33b0 	movw	r3, #43952	; 0xabb0
    c7b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c7bc:	881b      	ldrh	r3, [r3, #0]
    c7be:	4618      	mov	r0, r3
    c7c0:	f7fe fd3c 	bl	b23c <uip_add_rcv_nxt>
				}

				uip_slen = 0;
    c7c4:	f64c 433c 	movw	r3, #52284	; 0xcc3c
    c7c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c7cc:	f04f 0200 	mov.w	r2, #0
    c7d0:	801a      	strh	r2, [r3, #0]
				UIP_APPCALL();
    c7d2:	f002 fa7b 	bl	eccc <httpd_appcall>
				goto appsend;
    c7d6:	e267      	b.n	cca8 <uip_process+0x19e8>
			case UIP_SYN_SENT:
				/* In SYN_SENT, we wait for a SYNACK that is sent in response to
				our SYN. The rcv_nxt is set to sequence number in the SYNACK
				plus one, and we send an ACK. We move into the ESTABLISHED
				state. */
				if( (uip_flags & UIP_ACKDATA) && (BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK) )
    c7d8:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    c7dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c7e0:	781b      	ldrb	r3, [r3, #0]
    c7e2:	f003 0301 	and.w	r3, r3, #1
    c7e6:	b2db      	uxtb	r3, r3
    c7e8:	2b00      	cmp	r3, #0
    c7ea:	f000 812f 	beq.w	ca4c <uip_process+0x178c>
    c7ee:	f240 6314 	movw	r3, #1556	; 0x614
    c7f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c7f6:	681b      	ldr	r3, [r3, #0]
    c7f8:	f103 030e 	add.w	r3, r3, #14
    c7fc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    c800:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    c804:	2b12      	cmp	r3, #18
    c806:	f040 8121 	bne.w	ca4c <uip_process+0x178c>
				{
					/* Parse the TCP MSS option, if present. */
					if( (BUF->tcpoffset & 0xf0) > 0x50 )
    c80a:	f240 6314 	movw	r3, #1556	; 0x614
    c80e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c812:	681b      	ldr	r3, [r3, #0]
    c814:	f103 030e 	add.w	r3, r3, #14
    c818:	f893 3020 	ldrb.w	r3, [r3, #32]
    c81c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    c820:	2b50      	cmp	r3, #80	; 0x50
    c822:	f340 80cd 	ble.w	c9c0 <uip_process+0x1700>
					{
						for( c = 0; c < ((BUF->tcpoffset >> 4) - 5) << 2; )
    c826:	f642 63fe 	movw	r3, #12030	; 0x2efe
    c82a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c82e:	f04f 0200 	mov.w	r2, #0
    c832:	701a      	strb	r2, [r3, #0]
    c834:	e0a7      	b.n	c986 <uip_process+0x16c6>
						{
							opt = uip_buf[UIP_IPTCPH_LEN + UIP_LLH_LEN + c];
    c836:	f240 6314 	movw	r3, #1556	; 0x614
    c83a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c83e:	681a      	ldr	r2, [r3, #0]
    c840:	f642 63fe 	movw	r3, #12030	; 0x2efe
    c844:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c848:	781b      	ldrb	r3, [r3, #0]
    c84a:	f103 0336 	add.w	r3, r3, #54	; 0x36
    c84e:	4413      	add	r3, r2
    c850:	781a      	ldrb	r2, [r3, #0]
    c852:	f642 63ff 	movw	r3, #12031	; 0x2eff
    c856:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c85a:	701a      	strb	r2, [r3, #0]
							if( opt == TCP_OPT_END )
    c85c:	f642 63ff 	movw	r3, #12031	; 0x2eff
    c860:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c864:	781b      	ldrb	r3, [r3, #0]
    c866:	2b00      	cmp	r3, #0
    c868:	f000 80a7 	beq.w	c9ba <uip_process+0x16fa>
							{
								/* End of options. */
								break;
							}
							else if( opt == TCP_OPT_NOOP )
    c86c:	f642 63ff 	movw	r3, #12031	; 0x2eff
    c870:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c874:	781b      	ldrb	r3, [r3, #0]
    c876:	2b01      	cmp	r3, #1
    c878:	d10d      	bne.n	c896 <uip_process+0x15d6>
							{
								++c;
    c87a:	f642 63fe 	movw	r3, #12030	; 0x2efe
    c87e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c882:	781b      	ldrb	r3, [r3, #0]
    c884:	f103 0301 	add.w	r3, r3, #1
    c888:	b2da      	uxtb	r2, r3
    c88a:	f642 63fe 	movw	r3, #12030	; 0x2efe
    c88e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c892:	701a      	strb	r2, [r3, #0]
    c894:	e077      	b.n	c986 <uip_process+0x16c6>

								/* NOP option. */
							}
							else if( opt == TCP_OPT_MSS && uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == TCP_OPT_MSS_LEN )
    c896:	f642 63ff 	movw	r3, #12031	; 0x2eff
    c89a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c89e:	781b      	ldrb	r3, [r3, #0]
    c8a0:	2b02      	cmp	r3, #2
    c8a2:	d146      	bne.n	c932 <uip_process+0x1672>
    c8a4:	f240 6314 	movw	r3, #1556	; 0x614
    c8a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8ac:	681a      	ldr	r2, [r3, #0]
    c8ae:	f642 63fe 	movw	r3, #12030	; 0x2efe
    c8b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8b6:	781b      	ldrb	r3, [r3, #0]
    c8b8:	f103 0337 	add.w	r3, r3, #55	; 0x37
    c8bc:	4413      	add	r3, r2
    c8be:	781b      	ldrb	r3, [r3, #0]
    c8c0:	2b04      	cmp	r3, #4
    c8c2:	d136      	bne.n	c932 <uip_process+0x1672>
							{
								/* An MSS option with the right option length. */
								tmp16 = ( uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 2 + c] << 8 ) | uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 3 + c];
    c8c4:	f240 6314 	movw	r3, #1556	; 0x614
    c8c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8cc:	681a      	ldr	r2, [r3, #0]
    c8ce:	f642 63fe 	movw	r3, #12030	; 0x2efe
    c8d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8d6:	781b      	ldrb	r3, [r3, #0]
    c8d8:	f103 0338 	add.w	r3, r3, #56	; 0x38
    c8dc:	4413      	add	r3, r2
    c8de:	781b      	ldrb	r3, [r3, #0]
    c8e0:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c8e4:	b29a      	uxth	r2, r3
    c8e6:	f240 6314 	movw	r3, #1556	; 0x614
    c8ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8ee:	6819      	ldr	r1, [r3, #0]
    c8f0:	f642 63fe 	movw	r3, #12030	; 0x2efe
    c8f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8f8:	781b      	ldrb	r3, [r3, #0]
    c8fa:	f103 0339 	add.w	r3, r3, #57	; 0x39
    c8fe:	440b      	add	r3, r1
    c900:	781b      	ldrb	r3, [r3, #0]
    c902:	ea42 0303 	orr.w	r3, r2, r3
    c906:	b29b      	uxth	r3, r3
    c908:	b29a      	uxth	r2, r3
    c90a:	f642 7300 	movw	r3, #12032	; 0x2f00
    c90e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c912:	801a      	strh	r2, [r3, #0]
								uip_connr->initialmss = uip_connr->mss = tmp16 > UIP_TCP_MSS ? UIP_TCP_MSS : tmp16;
    c914:	f642 7300 	movw	r3, #12032	; 0x2f00
    c918:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c91c:	881a      	ldrh	r2, [r3, #0]
    c91e:	f240 5392 	movw	r3, #1426	; 0x592
    c922:	429a      	cmp	r2, r3
    c924:	bf38      	it	cc
    c926:	4613      	movcc	r3, r2
    c928:	b29b      	uxth	r3, r3
    c92a:	8263      	strh	r3, [r4, #18]
    c92c:	8a63      	ldrh	r3, [r4, #18]
    c92e:	82a3      	strh	r3, [r4, #20]

								/* And we are done processing options. */
								break;
    c930:	e046      	b.n	c9c0 <uip_process+0x1700>
							}
							else
							{
								/* All other options have a length field, so that we easily
								can skip past them. */
								if( uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == 0 )
    c932:	f240 6314 	movw	r3, #1556	; 0x614
    c936:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c93a:	681a      	ldr	r2, [r3, #0]
    c93c:	f642 63fe 	movw	r3, #12030	; 0x2efe
    c940:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c944:	781b      	ldrb	r3, [r3, #0]
    c946:	f103 0337 	add.w	r3, r3, #55	; 0x37
    c94a:	4413      	add	r3, r2
    c94c:	781b      	ldrb	r3, [r3, #0]
    c94e:	2b00      	cmp	r3, #0
    c950:	d035      	beq.n	c9be <uip_process+0x16fe>
									/* If the length field is zero, the options are malformed
									and we don't process them further. */
									break;
								}

								c += uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c];
    c952:	f240 6314 	movw	r3, #1556	; 0x614
    c956:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c95a:	681a      	ldr	r2, [r3, #0]
    c95c:	f642 63fe 	movw	r3, #12030	; 0x2efe
    c960:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c964:	781b      	ldrb	r3, [r3, #0]
    c966:	f103 0337 	add.w	r3, r3, #55	; 0x37
    c96a:	4413      	add	r3, r2
    c96c:	781a      	ldrb	r2, [r3, #0]
    c96e:	f642 63fe 	movw	r3, #12030	; 0x2efe
    c972:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c976:	781b      	ldrb	r3, [r3, #0]
    c978:	4413      	add	r3, r2
    c97a:	b2da      	uxtb	r2, r3
    c97c:	f642 63fe 	movw	r3, #12030	; 0x2efe
    c980:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c984:	701a      	strb	r2, [r3, #0]
				if( (uip_flags & UIP_ACKDATA) && (BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK) )
				{
					/* Parse the TCP MSS option, if present. */
					if( (BUF->tcpoffset & 0xf0) > 0x50 )
					{
						for( c = 0; c < ((BUF->tcpoffset >> 4) - 5) << 2; )
    c986:	f642 63fe 	movw	r3, #12030	; 0x2efe
    c98a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c98e:	781b      	ldrb	r3, [r3, #0]
    c990:	461a      	mov	r2, r3
    c992:	f240 6314 	movw	r3, #1556	; 0x614
    c996:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c99a:	681b      	ldr	r3, [r3, #0]
    c99c:	f103 030e 	add.w	r3, r3, #14
    c9a0:	f893 3020 	ldrb.w	r3, [r3, #32]
    c9a4:	ea4f 1313 	mov.w	r3, r3, lsr #4
    c9a8:	b2db      	uxtb	r3, r3
    c9aa:	f1a3 0305 	sub.w	r3, r3, #5
    c9ae:	ea4f 0383 	mov.w	r3, r3, lsl #2
    c9b2:	429a      	cmp	r2, r3
    c9b4:	f6ff af3f 	blt.w	c836 <uip_process+0x1576>
    c9b8:	e002      	b.n	c9c0 <uip_process+0x1700>
						{
							opt = uip_buf[UIP_IPTCPH_LEN + UIP_LLH_LEN + c];
							if( opt == TCP_OPT_END )
							{
								/* End of options. */
								break;
    c9ba:	bf00      	nop
    c9bc:	e000      	b.n	c9c0 <uip_process+0x1700>
								can skip past them. */
								if( uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == 0 )
								{
									/* If the length field is zero, the options are malformed
									and we don't process them further. */
									break;
    c9be:	bf00      	nop
								c += uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c];
							}
						}
					}

					uip_connr->tcpstateflags = UIP_ESTABLISHED;
    c9c0:	f04f 0303 	mov.w	r3, #3
    c9c4:	7663      	strb	r3, [r4, #25]
					uip_connr->rcv_nxt[ 0 ] = BUF->seqno[ 0 ];
    c9c6:	f240 6314 	movw	r3, #1556	; 0x614
    c9ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c9ce:	681b      	ldr	r3, [r3, #0]
    c9d0:	f103 030e 	add.w	r3, r3, #14
    c9d4:	7e1b      	ldrb	r3, [r3, #24]
    c9d6:	7223      	strb	r3, [r4, #8]
					uip_connr->rcv_nxt[ 1 ] = BUF->seqno[ 1 ];
    c9d8:	f240 6314 	movw	r3, #1556	; 0x614
    c9dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c9e0:	681b      	ldr	r3, [r3, #0]
    c9e2:	f103 030e 	add.w	r3, r3, #14
    c9e6:	7e5b      	ldrb	r3, [r3, #25]
    c9e8:	7263      	strb	r3, [r4, #9]
					uip_connr->rcv_nxt[ 2 ] = BUF->seqno[ 2 ];
    c9ea:	f240 6314 	movw	r3, #1556	; 0x614
    c9ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c9f2:	681b      	ldr	r3, [r3, #0]
    c9f4:	f103 030e 	add.w	r3, r3, #14
    c9f8:	7e9b      	ldrb	r3, [r3, #26]
    c9fa:	72a3      	strb	r3, [r4, #10]
					uip_connr->rcv_nxt[ 3 ] = BUF->seqno[ 3 ];
    c9fc:	f240 6314 	movw	r3, #1556	; 0x614
    ca00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca04:	681b      	ldr	r3, [r3, #0]
    ca06:	f103 030e 	add.w	r3, r3, #14
    ca0a:	7edb      	ldrb	r3, [r3, #27]
    ca0c:	72e3      	strb	r3, [r4, #11]
					uip_add_rcv_nxt( 1 );
    ca0e:	f04f 0001 	mov.w	r0, #1
    ca12:	f7fe fc13 	bl	b23c <uip_add_rcv_nxt>
					uip_flags = UIP_CONNECTED | UIP_NEWDATA;
    ca16:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    ca1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca1e:	f04f 0242 	mov.w	r2, #66	; 0x42
    ca22:	701a      	strb	r2, [r3, #0]
					uip_connr->len = 0;
    ca24:	f04f 0300 	mov.w	r3, #0
    ca28:	8223      	strh	r3, [r4, #16]
					uip_len = 0;
    ca2a:	f64a 33b0 	movw	r3, #43952	; 0xabb0
    ca2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca32:	f04f 0200 	mov.w	r2, #0
    ca36:	801a      	strh	r2, [r3, #0]
					uip_slen = 0;
    ca38:	f64c 433c 	movw	r3, #52284	; 0xcc3c
    ca3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca40:	f04f 0200 	mov.w	r2, #0
    ca44:	801a      	strh	r2, [r3, #0]
					UIP_APPCALL();
    ca46:	f002 f941 	bl	eccc <httpd_appcall>
					goto appsend;
    ca4a:	e12d      	b.n	cca8 <uip_process+0x19e8>
				}

				/* Inform the application that the connection failed */
				uip_flags = UIP_ABORT;
    ca4c:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    ca50:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca54:	f04f 0220 	mov.w	r2, #32
    ca58:	701a      	strb	r2, [r3, #0]
				UIP_APPCALL();
    ca5a:	f002 f937 	bl	eccc <httpd_appcall>

				/* The connection is closed after we send the RST */
				uip_conn->tcpstateflags = UIP_CLOSED;
    ca5e:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    ca62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca66:	681b      	ldr	r3, [r3, #0]
    ca68:	f04f 0200 	mov.w	r2, #0
    ca6c:	765a      	strb	r2, [r3, #25]
				goto reset;
    ca6e:	f7ff b8bc 	b.w	bbea <uip_process+0x92a>

			If the incoming packet is a FIN, we should close the connection on
			this side as well, and we send out a FIN and enter the LAST_ACK
			state. We require that there is no outstanding data; otherwise the
			sequence numbers will be screwed up. */
			if( BUF->flags & TCP_FIN && !(uip_connr->tcpstateflags & UIP_STOPPED) )
    ca72:	f240 6314 	movw	r3, #1556	; 0x614
    ca76:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca7a:	681b      	ldr	r3, [r3, #0]
    ca7c:	f103 030e 	add.w	r3, r3, #14
    ca80:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    ca84:	f003 0301 	and.w	r3, r3, #1
    ca88:	b2db      	uxtb	r3, r3
    ca8a:	2b00      	cmp	r3, #0
    ca8c:	d04d      	beq.n	cb2a <uip_process+0x186a>
    ca8e:	7e63      	ldrb	r3, [r4, #25]
    ca90:	f003 0310 	and.w	r3, r3, #16
    ca94:	2b00      	cmp	r3, #0
    ca96:	d148      	bne.n	cb2a <uip_process+0x186a>
			{
				if( uip_outstanding(uip_connr) )
    ca98:	8a23      	ldrh	r3, [r4, #16]
    ca9a:	2b00      	cmp	r3, #0
    ca9c:	f040 84c9 	bne.w	d432 <uip_process+0x2172>
				{
					goto drop;
				}

				uip_add_rcv_nxt( 1 + uip_len );
    caa0:	f64a 33b0 	movw	r3, #43952	; 0xabb0
    caa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    caa8:	881b      	ldrh	r3, [r3, #0]
    caaa:	f103 0301 	add.w	r3, r3, #1
    caae:	b29b      	uxth	r3, r3
    cab0:	4618      	mov	r0, r3
    cab2:	f7fe fbc3 	bl	b23c <uip_add_rcv_nxt>
				uip_flags |= UIP_CLOSE;
    cab6:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    caba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cabe:	781b      	ldrb	r3, [r3, #0]
    cac0:	f043 0310 	orr.w	r3, r3, #16
    cac4:	b2da      	uxtb	r2, r3
    cac6:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    caca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cace:	701a      	strb	r2, [r3, #0]
				if( uip_len > 0 )
    cad0:	f64a 33b0 	movw	r3, #43952	; 0xabb0
    cad4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cad8:	881b      	ldrh	r3, [r3, #0]
    cada:	2b00      	cmp	r3, #0
    cadc:	d00c      	beq.n	caf8 <uip_process+0x1838>
				{
					uip_flags |= UIP_NEWDATA;
    cade:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    cae2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cae6:	781b      	ldrb	r3, [r3, #0]
    cae8:	f043 0302 	orr.w	r3, r3, #2
    caec:	b2da      	uxtb	r2, r3
    caee:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    caf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    caf6:	701a      	strb	r2, [r3, #0]
				}

				UIP_APPCALL();
    caf8:	f002 f8e8 	bl	eccc <httpd_appcall>
				uip_connr->len = 1;
    cafc:	f04f 0301 	mov.w	r3, #1
    cb00:	8223      	strh	r3, [r4, #16]
				uip_connr->tcpstateflags = UIP_LAST_ACK;
    cb02:	f04f 0308 	mov.w	r3, #8
    cb06:	7663      	strb	r3, [r4, #25]
				uip_connr->nrtx = 0;
    cb08:	f04f 0300 	mov.w	r3, #0
    cb0c:	76e3      	strb	r3, [r4, #27]
    cb0e:	e000      	b.n	cb12 <uip_process+0x1852>

						case UIP_FIN_WAIT_1:
						case UIP_CLOSING:
						case UIP_LAST_ACK:
							/* In all these states we should retransmit a FINACK. */
							goto tcp_send_finack;
    cb10:	bf00      	nop
				UIP_APPCALL();
				uip_connr->len = 1;
				uip_connr->tcpstateflags = UIP_LAST_ACK;
				uip_connr->nrtx = 0;
	tcp_send_finack:
				BUF->flags = TCP_FIN | TCP_ACK;
    cb12:	f240 6314 	movw	r3, #1556	; 0x614
    cb16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb1a:	681b      	ldr	r3, [r3, #0]
    cb1c:	f103 030e 	add.w	r3, r3, #14
    cb20:	f04f 0211 	mov.w	r2, #17
    cb24:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				goto tcp_send_nodata;
    cb28:	e249      	b.n	cfbe <uip_process+0x1cfe>
			}

			/* Check the URG flag. If this is set, the segment carries urgent
			data that we must pass to the application. */
			if( (BUF->flags & TCP_URG) != 0 )
    cb2a:	f240 6314 	movw	r3, #1556	; 0x614
    cb2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb32:	681b      	ldr	r3, [r3, #0]
    cb34:	f103 030e 	add.w	r3, r3, #14
    cb38:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    cb3c:	f003 0320 	and.w	r3, r3, #32
    cb40:	2b00      	cmp	r3, #0
    cb42:	d046      	beq.n	cbd2 <uip_process+0x1912>
					}
					else
					{
					uip_urglen = 0;
				#else /* UIP_URGDATA > 0 */
					uip_appdata = ( ( char * ) uip_appdata ) + ( (BUF->urgp[ 0 ] << 8) | BUF->urgp[ 1 ] );
    cb44:	f64a 33c0 	movw	r3, #43968	; 0xabc0
    cb48:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb4c:	681a      	ldr	r2, [r3, #0]
    cb4e:	f240 6314 	movw	r3, #1556	; 0x614
    cb52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb56:	681b      	ldr	r3, [r3, #0]
    cb58:	f103 030e 	add.w	r3, r3, #14
    cb5c:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
    cb60:	ea4f 2103 	mov.w	r1, r3, lsl #8
    cb64:	f240 6314 	movw	r3, #1556	; 0x614
    cb68:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb6c:	681b      	ldr	r3, [r3, #0]
    cb6e:	f103 030e 	add.w	r3, r3, #14
    cb72:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    cb76:	ea41 0303 	orr.w	r3, r1, r3
    cb7a:	441a      	add	r2, r3
    cb7c:	f64a 33c0 	movw	r3, #43968	; 0xabc0
    cb80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb84:	601a      	str	r2, [r3, #0]
					uip_len -= ( BUF->urgp[ 0 ] << 8 ) | BUF->urgp[ 1 ];
    cb86:	f64a 33b0 	movw	r3, #43952	; 0xabb0
    cb8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb8e:	881a      	ldrh	r2, [r3, #0]
    cb90:	f240 6314 	movw	r3, #1556	; 0x614
    cb94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb98:	681b      	ldr	r3, [r3, #0]
    cb9a:	f103 030e 	add.w	r3, r3, #14
    cb9e:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
    cba2:	ea4f 2303 	mov.w	r3, r3, lsl #8
    cba6:	b299      	uxth	r1, r3
    cba8:	f240 6314 	movw	r3, #1556	; 0x614
    cbac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cbb0:	681b      	ldr	r3, [r3, #0]
    cbb2:	f103 030e 	add.w	r3, r3, #14
    cbb6:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    cbba:	ea41 0303 	orr.w	r3, r1, r3
    cbbe:	b29b      	uxth	r3, r3
    cbc0:	b29b      	uxth	r3, r3
    cbc2:	ebc3 0302 	rsb	r3, r3, r2
    cbc6:	b29a      	uxth	r2, r3
    cbc8:	f64a 33b0 	movw	r3, #43952	; 0xabb0
    cbcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cbd0:	801a      	strh	r2, [r3, #0]
			/* If uip_len > 0 we have TCP data in the packet, and we flag this
			by setting the UIP_NEWDATA flag and update the sequence number
			we acknowledge. If the application has stopped the dataflow
			using uip_stop(), we must not accept any data packets from the
			remote host. */
			if( uip_len > 0 && !(uip_connr->tcpstateflags & UIP_STOPPED) )
    cbd2:	f64a 33b0 	movw	r3, #43952	; 0xabb0
    cbd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cbda:	881b      	ldrh	r3, [r3, #0]
    cbdc:	2b00      	cmp	r3, #0
    cbde:	d019      	beq.n	cc14 <uip_process+0x1954>
    cbe0:	7e63      	ldrb	r3, [r4, #25]
    cbe2:	f003 0310 	and.w	r3, r3, #16
    cbe6:	2b00      	cmp	r3, #0
    cbe8:	d114      	bne.n	cc14 <uip_process+0x1954>
			{
				uip_flags |= UIP_NEWDATA;
    cbea:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    cbee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cbf2:	781b      	ldrb	r3, [r3, #0]
    cbf4:	f043 0302 	orr.w	r3, r3, #2
    cbf8:	b2da      	uxtb	r2, r3
    cbfa:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    cbfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc02:	701a      	strb	r2, [r3, #0]
				uip_add_rcv_nxt( uip_len );
    cc04:	f64a 33b0 	movw	r3, #43952	; 0xabb0
    cc08:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc0c:	881b      	ldrh	r3, [r3, #0]
    cc0e:	4618      	mov	r0, r3
    cc10:	f7fe fb14 	bl	b23c <uip_add_rcv_nxt>
			the initial MSS so that the application will send an entire MSS
			of data. This data will not be acknowledged by the receiver,
			and the application will retransmit it. This is called the
			"persistent timer" and uses the retransmission mechanim.
			*/
			tmp16 = ( (u16_t) BUF->wnd[ 0 ] << 8 ) + ( u16_t ) BUF->wnd[ 1 ];
    cc14:	f240 6314 	movw	r3, #1556	; 0x614
    cc18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc1c:	681b      	ldr	r3, [r3, #0]
    cc1e:	f103 030e 	add.w	r3, r3, #14
    cc22:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
    cc26:	ea4f 2303 	mov.w	r3, r3, lsl #8
    cc2a:	b29a      	uxth	r2, r3
    cc2c:	f240 6314 	movw	r3, #1556	; 0x614
    cc30:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc34:	681b      	ldr	r3, [r3, #0]
    cc36:	f103 030e 	add.w	r3, r3, #14
    cc3a:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
    cc3e:	4413      	add	r3, r2
    cc40:	b29a      	uxth	r2, r3
    cc42:	f642 7300 	movw	r3, #12032	; 0x2f00
    cc46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc4a:	801a      	strh	r2, [r3, #0]
			if( tmp16 > uip_connr->initialmss || tmp16 == 0 )
    cc4c:	8aa2      	ldrh	r2, [r4, #20]
    cc4e:	f642 7300 	movw	r3, #12032	; 0x2f00
    cc52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc56:	881b      	ldrh	r3, [r3, #0]
    cc58:	429a      	cmp	r2, r3
    cc5a:	d306      	bcc.n	cc6a <uip_process+0x19aa>
    cc5c:	f642 7300 	movw	r3, #12032	; 0x2f00
    cc60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc64:	881b      	ldrh	r3, [r3, #0]
    cc66:	2b00      	cmp	r3, #0
    cc68:	d105      	bne.n	cc76 <uip_process+0x19b6>
			{
				tmp16 = uip_connr->initialmss;
    cc6a:	8aa2      	ldrh	r2, [r4, #20]
    cc6c:	f642 7300 	movw	r3, #12032	; 0x2f00
    cc70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc74:	801a      	strh	r2, [r3, #0]
			}

			uip_connr->mss = tmp16;
    cc76:	f642 7300 	movw	r3, #12032	; 0x2f00
    cc7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc7e:	881b      	ldrh	r3, [r3, #0]
    cc80:	8263      	strh	r3, [r4, #18]

			If the application wishes to send any data, this data should be
			put into the uip_appdata and the length of the data should be
			put into uip_len. If the application don't have any data to
			send, uip_len must be set to 0. */
			if( uip_flags & (UIP_NEWDATA | UIP_ACKDATA) )
    cc82:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    cc86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc8a:	781b      	ldrb	r3, [r3, #0]
    cc8c:	f003 0303 	and.w	r3, r3, #3
    cc90:	2b00      	cmp	r3, #0
    cc92:	f000 83d0 	beq.w	d436 <uip_process+0x2176>
			{
				uip_slen = 0;
    cc96:	f64c 433c 	movw	r3, #52284	; 0xcc3c
    cc9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc9e:	f04f 0200 	mov.w	r2, #0
    cca2:	801a      	strh	r2, [r3, #0]
				UIP_APPCALL();
    cca4:	f002 f812 	bl	eccc <httpd_appcall>

appsend:
				if( uip_flags & UIP_ABORT )
    cca8:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    ccac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ccb0:	781b      	ldrb	r3, [r3, #0]
    ccb2:	f003 0320 	and.w	r3, r3, #32
    ccb6:	2b00      	cmp	r3, #0
    ccb8:	d015      	beq.n	cce6 <uip_process+0x1a26>
				{
					uip_slen = 0;
    ccba:	f64c 433c 	movw	r3, #52284	; 0xcc3c
    ccbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ccc2:	f04f 0200 	mov.w	r2, #0
    ccc6:	801a      	strh	r2, [r3, #0]
					uip_connr->tcpstateflags = UIP_CLOSED;
    ccc8:	f04f 0300 	mov.w	r3, #0
    cccc:	7663      	strb	r3, [r4, #25]
					BUF->flags = TCP_RST | TCP_ACK;
    ccce:	f240 6314 	movw	r3, #1556	; 0x614
    ccd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ccd6:	681b      	ldr	r3, [r3, #0]
    ccd8:	f103 030e 	add.w	r3, r3, #14
    ccdc:	f04f 0214 	mov.w	r2, #20
    cce0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
					goto tcp_send_nodata;
    cce4:	e16b      	b.n	cfbe <uip_process+0x1cfe>
				}

				if( uip_flags & UIP_CLOSE )
    cce6:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    ccea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ccee:	781b      	ldrb	r3, [r3, #0]
    ccf0:	f003 0310 	and.w	r3, r3, #16
    ccf4:	2b00      	cmp	r3, #0
    ccf6:	d01b      	beq.n	cd30 <uip_process+0x1a70>
				{
					uip_slen = 0;
    ccf8:	f64c 433c 	movw	r3, #52284	; 0xcc3c
    ccfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd00:	f04f 0200 	mov.w	r2, #0
    cd04:	801a      	strh	r2, [r3, #0]
					uip_connr->len = 1;
    cd06:	f04f 0301 	mov.w	r3, #1
    cd0a:	8223      	strh	r3, [r4, #16]
					uip_connr->tcpstateflags = UIP_FIN_WAIT_1;
    cd0c:	f04f 0304 	mov.w	r3, #4
    cd10:	7663      	strb	r3, [r4, #25]
					uip_connr->nrtx = 0;
    cd12:	f04f 0300 	mov.w	r3, #0
    cd16:	76e3      	strb	r3, [r4, #27]
					BUF->flags = TCP_FIN | TCP_ACK;
    cd18:	f240 6314 	movw	r3, #1556	; 0x614
    cd1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd20:	681b      	ldr	r3, [r3, #0]
    cd22:	f103 030e 	add.w	r3, r3, #14
    cd26:	f04f 0211 	mov.w	r2, #17
    cd2a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
					goto tcp_send_nodata;
    cd2e:	e146      	b.n	cfbe <uip_process+0x1cfe>
				}

				/* If uip_slen > 0, the application has data to be sent. */
				if( uip_slen > 0 )
    cd30:	f64c 433c 	movw	r3, #52284	; 0xcc3c
    cd34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd38:	881b      	ldrh	r3, [r3, #0]
    cd3a:	2b00      	cmp	r3, #0
    cd3c:	d02a      	beq.n	cd94 <uip_process+0x1ad4>
				{
					/* If the connection has acknowledged data, the contents of
	   				the ->len variable should be discarded. */
					if( (uip_flags & UIP_ACKDATA) != 0 )
    cd3e:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    cd42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd46:	781b      	ldrb	r3, [r3, #0]
    cd48:	f003 0301 	and.w	r3, r3, #1
    cd4c:	b2db      	uxtb	r3, r3
    cd4e:	2b00      	cmp	r3, #0
    cd50:	d002      	beq.n	cd58 <uip_process+0x1a98>
					{
						uip_connr->len = 0;
    cd52:	f04f 0300 	mov.w	r3, #0
    cd56:	8223      	strh	r3, [r4, #16]
					}

					/* If the ->len variable is non-zero the connection has
	   				already data in transit and cannot send anymore right
	   				now. */
					if( uip_connr->len == 0 )
    cd58:	8a23      	ldrh	r3, [r4, #16]
    cd5a:	2b00      	cmp	r3, #0
    cd5c:	d114      	bne.n	cd88 <uip_process+0x1ac8>
					{
						/* The application cannot send more than what is allowed by
		 				the mss (the minumum of the MSS and the available
		 				window). */
						if( uip_slen > uip_connr->mss )
    cd5e:	8a62      	ldrh	r2, [r4, #18]
    cd60:	f64c 433c 	movw	r3, #52284	; 0xcc3c
    cd64:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd68:	881b      	ldrh	r3, [r3, #0]
    cd6a:	429a      	cmp	r2, r3
    cd6c:	d205      	bcs.n	cd7a <uip_process+0x1aba>
						{
							uip_slen = uip_connr->mss;
    cd6e:	8a62      	ldrh	r2, [r4, #18]
    cd70:	f64c 433c 	movw	r3, #52284	; 0xcc3c
    cd74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd78:	801a      	strh	r2, [r3, #0]
						}

						/* Remember how much data we send out now so that we know
		 				when everything has been acknowledged. */
						uip_connr->len = uip_slen;
    cd7a:	f64c 433c 	movw	r3, #52284	; 0xcc3c
    cd7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd82:	881b      	ldrh	r3, [r3, #0]
    cd84:	8223      	strh	r3, [r4, #16]
    cd86:	e005      	b.n	cd94 <uip_process+0x1ad4>
					else
					{
						/* If the application already had unacknowledged data, we
		 				make sure that the application does not send (i.e.,
		 				retransmit) out more than it previously sent out. */
						uip_slen = uip_connr->len;
    cd88:	8a22      	ldrh	r2, [r4, #16]
    cd8a:	f64c 433c 	movw	r3, #52284	; 0xcc3c
    cd8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd92:	801a      	strh	r2, [r3, #0]
					}
				}

				uip_connr->nrtx = 0;
    cd94:	f04f 0300 	mov.w	r3, #0
    cd98:	76e3      	strb	r3, [r4, #27]
apprexmit:
				uip_appdata = uip_sappdata;
    cd9a:	f64a 33b4 	movw	r3, #43956	; 0xabb4
    cd9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cda2:	681a      	ldr	r2, [r3, #0]
    cda4:	f64a 33c0 	movw	r3, #43968	; 0xabc0
    cda8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cdac:	601a      	str	r2, [r3, #0]

				/* If the application has data to be sent, or if the incoming
		 		packet had new data in it, we must send out a packet. */
				if( uip_slen > 0 && uip_connr->len > 0 )
    cdae:	f64c 433c 	movw	r3, #52284	; 0xcc3c
    cdb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cdb6:	881b      	ldrh	r3, [r3, #0]
    cdb8:	2b00      	cmp	r3, #0
    cdba:	d017      	beq.n	cdec <uip_process+0x1b2c>
    cdbc:	8a23      	ldrh	r3, [r4, #16]
    cdbe:	2b00      	cmp	r3, #0
    cdc0:	d014      	beq.n	cdec <uip_process+0x1b2c>
				{
					/* Add the length of the IP and TCP headers. */
					uip_len = uip_connr->len + UIP_TCPIP_HLEN;
    cdc2:	8a23      	ldrh	r3, [r4, #16]
    cdc4:	f103 0328 	add.w	r3, r3, #40	; 0x28
    cdc8:	b29a      	uxth	r2, r3
    cdca:	f64a 33b0 	movw	r3, #43952	; 0xabb0
    cdce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cdd2:	801a      	strh	r2, [r3, #0]

					/* We always set the ACK flag in response packets. */
					BUF->flags = TCP_ACK | TCP_PSH;
    cdd4:	f240 6314 	movw	r3, #1556	; 0x614
    cdd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cddc:	681b      	ldr	r3, [r3, #0]
    cdde:	f103 030e 	add.w	r3, r3, #14
    cde2:	f04f 0218 	mov.w	r2, #24
    cde6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

					/* Send the packet. */
					goto tcp_send_noopts;
    cdea:	e0ef      	b.n	cfcc <uip_process+0x1d0c>
				}

				/* If there is no data to send, just send out a pure ACK if
				there is newdata. */
				if( uip_flags & UIP_NEWDATA )
    cdec:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    cdf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cdf4:	781b      	ldrb	r3, [r3, #0]
    cdf6:	f003 0302 	and.w	r3, r3, #2
    cdfa:	2b00      	cmp	r3, #0
    cdfc:	f000 831d 	beq.w	d43a <uip_process+0x217a>
				{
					uip_len = UIP_TCPIP_HLEN;
    ce00:	f64a 33b0 	movw	r3, #43952	; 0xabb0
    ce04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce08:	f04f 0228 	mov.w	r2, #40	; 0x28
    ce0c:	801a      	strh	r2, [r3, #0]
					BUF->flags = TCP_ACK;
    ce0e:	f240 6314 	movw	r3, #1556	; 0x614
    ce12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce16:	681b      	ldr	r3, [r3, #0]
    ce18:	f103 030e 	add.w	r3, r3, #14
    ce1c:	f04f 0210 	mov.w	r2, #16
    ce20:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
					goto tcp_send_noopts;
    ce24:	e0d2      	b.n	cfcc <uip_process+0x1d0c>
			goto drop;

		case UIP_LAST_ACK:
			/* We can close this connection if the peer has acknowledged our
			FIN. This is indicated by the UIP_ACKDATA flag. */
			if( uip_flags & UIP_ACKDATA )
    ce26:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    ce2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce2e:	781b      	ldrb	r3, [r3, #0]
    ce30:	f003 0301 	and.w	r3, r3, #1
    ce34:	b2db      	uxtb	r3, r3
    ce36:	2b00      	cmp	r3, #0
    ce38:	d00b      	beq.n	ce52 <uip_process+0x1b92>
			{
				uip_connr->tcpstateflags = UIP_CLOSED;
    ce3a:	f04f 0300 	mov.w	r3, #0
    ce3e:	7663      	strb	r3, [r4, #25]
				uip_flags = UIP_CLOSE;
    ce40:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    ce44:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce48:	f04f 0210 	mov.w	r2, #16
    ce4c:	701a      	strb	r2, [r3, #0]
				UIP_APPCALL();
    ce4e:	f001 ff3d 	bl	eccc <httpd_appcall>
			}

			break;
    ce52:	bf00      	nop
				uip_connr->tcpstateflags = UIP_TIME_WAIT;
				uip_connr->timer = 0;
			}
	}

	goto drop;
    ce54:	e2f8      	b.n	d448 <uip_process+0x2188>

		case UIP_FIN_WAIT_1:
			/* The application has closed the connection, but the remote host
			hasn't closed its end yet. Thus we do nothing but wait for a
			FIN from the other side. */
			if( uip_len > 0 )
    ce56:	f64a 33b0 	movw	r3, #43952	; 0xabb0
    ce5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce5e:	881b      	ldrh	r3, [r3, #0]
    ce60:	2b00      	cmp	r3, #0
    ce62:	d007      	beq.n	ce74 <uip_process+0x1bb4>
			{
				uip_add_rcv_nxt( uip_len );
    ce64:	f64a 33b0 	movw	r3, #43952	; 0xabb0
    ce68:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce6c:	881b      	ldrh	r3, [r3, #0]
    ce6e:	4618      	mov	r0, r3
    ce70:	f7fe f9e4 	bl	b23c <uip_add_rcv_nxt>
			}

			if( BUF->flags & TCP_FIN )
    ce74:	f240 6314 	movw	r3, #1556	; 0x614
    ce78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce7c:	681b      	ldr	r3, [r3, #0]
    ce7e:	f103 030e 	add.w	r3, r3, #14
    ce82:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    ce86:	f003 0301 	and.w	r3, r3, #1
    ce8a:	b2db      	uxtb	r3, r3
    ce8c:	2b00      	cmp	r3, #0
    ce8e:	d024      	beq.n	ceda <uip_process+0x1c1a>
			{
				if( uip_flags & UIP_ACKDATA )
    ce90:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    ce94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce98:	781b      	ldrb	r3, [r3, #0]
    ce9a:	f003 0301 	and.w	r3, r3, #1
    ce9e:	b2db      	uxtb	r3, r3
    cea0:	2b00      	cmp	r3, #0
    cea2:	d009      	beq.n	ceb8 <uip_process+0x1bf8>
				{
					uip_connr->tcpstateflags = UIP_TIME_WAIT;
    cea4:	f04f 0307 	mov.w	r3, #7
    cea8:	7663      	strb	r3, [r4, #25]
					uip_connr->timer = 0;
    ceaa:	f04f 0300 	mov.w	r3, #0
    ceae:	76a3      	strb	r3, [r4, #26]
					uip_connr->len = 0;
    ceb0:	f04f 0300 	mov.w	r3, #0
    ceb4:	8223      	strh	r3, [r4, #16]
    ceb6:	e002      	b.n	cebe <uip_process+0x1bfe>
				}
				else
				{
					uip_connr->tcpstateflags = UIP_CLOSING;
    ceb8:	f04f 0306 	mov.w	r3, #6
    cebc:	7663      	strb	r3, [r4, #25]
				}

				uip_add_rcv_nxt( 1 );
    cebe:	f04f 0001 	mov.w	r0, #1
    cec2:	f7fe f9bb 	bl	b23c <uip_add_rcv_nxt>
				uip_flags = UIP_CLOSE;
    cec6:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    ceca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cece:	f04f 0210 	mov.w	r2, #16
    ced2:	701a      	strb	r2, [r3, #0]
				UIP_APPCALL();
    ced4:	f001 fefa 	bl	eccc <httpd_appcall>
				goto tcp_send_ack;
    ced8:	e066      	b.n	cfa8 <uip_process+0x1ce8>
			}
			else if( uip_flags & UIP_ACKDATA )
    ceda:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    cede:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cee2:	781b      	ldrb	r3, [r3, #0]
    cee4:	f003 0301 	and.w	r3, r3, #1
    cee8:	b2db      	uxtb	r3, r3
    ceea:	2b00      	cmp	r3, #0
    ceec:	d006      	beq.n	cefc <uip_process+0x1c3c>
			{
				uip_connr->tcpstateflags = UIP_FIN_WAIT_2;
    ceee:	f04f 0305 	mov.w	r3, #5
    cef2:	7663      	strb	r3, [r4, #25]
				uip_connr->len = 0;
    cef4:	f04f 0300 	mov.w	r3, #0
    cef8:	8223      	strh	r3, [r4, #16]
				goto drop;
    cefa:	e2a5      	b.n	d448 <uip_process+0x2188>
			}

			if( uip_len > 0 )
    cefc:	f64a 33b0 	movw	r3, #43952	; 0xabb0
    cf00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf04:	881b      	ldrh	r3, [r3, #0]
    cf06:	2b00      	cmp	r3, #0
    cf08:	f000 8299 	beq.w	d43e <uip_process+0x217e>
			{
				goto tcp_send_ack;
    cf0c:	e04c      	b.n	cfa8 <uip_process+0x1ce8>
			}

			goto drop;

		case UIP_FIN_WAIT_2:
			if( uip_len > 0 )
    cf0e:	f64a 33b0 	movw	r3, #43952	; 0xabb0
    cf12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf16:	881b      	ldrh	r3, [r3, #0]
    cf18:	2b00      	cmp	r3, #0
    cf1a:	d007      	beq.n	cf2c <uip_process+0x1c6c>
			{
				uip_add_rcv_nxt( uip_len );
    cf1c:	f64a 33b0 	movw	r3, #43952	; 0xabb0
    cf20:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf24:	881b      	ldrh	r3, [r3, #0]
    cf26:	4618      	mov	r0, r3
    cf28:	f7fe f988 	bl	b23c <uip_add_rcv_nxt>
			}

			if( BUF->flags & TCP_FIN )
    cf2c:	f240 6314 	movw	r3, #1556	; 0x614
    cf30:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf34:	681b      	ldr	r3, [r3, #0]
    cf36:	f103 030e 	add.w	r3, r3, #14
    cf3a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    cf3e:	f003 0301 	and.w	r3, r3, #1
    cf42:	b2db      	uxtb	r3, r3
    cf44:	2b00      	cmp	r3, #0
    cf46:	d013      	beq.n	cf70 <uip_process+0x1cb0>
			{
				uip_connr->tcpstateflags = UIP_TIME_WAIT;
    cf48:	f04f 0307 	mov.w	r3, #7
    cf4c:	7663      	strb	r3, [r4, #25]
				uip_connr->timer = 0;
    cf4e:	f04f 0300 	mov.w	r3, #0
    cf52:	76a3      	strb	r3, [r4, #26]
				uip_add_rcv_nxt( 1 );
    cf54:	f04f 0001 	mov.w	r0, #1
    cf58:	f7fe f970 	bl	b23c <uip_add_rcv_nxt>
				uip_flags = UIP_CLOSE;
    cf5c:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    cf60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf64:	f04f 0210 	mov.w	r2, #16
    cf68:	701a      	strb	r2, [r3, #0]
				UIP_APPCALL();
    cf6a:	f001 feaf 	bl	eccc <httpd_appcall>
				goto tcp_send_ack;
    cf6e:	e01b      	b.n	cfa8 <uip_process+0x1ce8>
			}

			if( uip_len > 0 )
    cf70:	f64a 33b0 	movw	r3, #43952	; 0xabb0
    cf74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf78:	881b      	ldrh	r3, [r3, #0]
    cf7a:	2b00      	cmp	r3, #0
    cf7c:	f000 8261 	beq.w	d442 <uip_process+0x2182>
			{
				goto tcp_send_ack;
    cf80:	e012      	b.n	cfa8 <uip_process+0x1ce8>

		case UIP_TIME_WAIT:
			goto tcp_send_ack;

		case UIP_CLOSING:
			if( uip_flags & UIP_ACKDATA )
    cf82:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    cf86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf8a:	781b      	ldrb	r3, [r3, #0]
    cf8c:	f003 0301 	and.w	r3, r3, #1
    cf90:	b2db      	uxtb	r3, r3
    cf92:	2b00      	cmp	r3, #0
    cf94:	f000 8257 	beq.w	d446 <uip_process+0x2186>
			{
				uip_connr->tcpstateflags = UIP_TIME_WAIT;
    cf98:	f04f 0307 	mov.w	r3, #7
    cf9c:	7663      	strb	r3, [r4, #25]
				uip_connr->timer = 0;
    cf9e:	f04f 0300 	mov.w	r3, #0
    cfa2:	76a3      	strb	r3, [r4, #26]
			}
	}

	goto drop;
    cfa4:	e250      	b.n	d448 <uip_process+0x2188>
			}

			goto drop;

		case UIP_TIME_WAIT:
			goto tcp_send_ack;
    cfa6:	bf00      	nop
	goto drop;

	/* We jump here when we are ready to send the packet, and just want
	 to set the appropriate TCP sequence numbers in the TCP header. */
tcp_send_ack:
	BUF->flags = TCP_ACK;
    cfa8:	f240 6314 	movw	r3, #1556	; 0x614
    cfac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cfb0:	681b      	ldr	r3, [r3, #0]
    cfb2:	f103 030e 	add.w	r3, r3, #14
    cfb6:	f04f 0210 	mov.w	r2, #16
    cfba:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

tcp_send_nodata:
	uip_len = UIP_IPTCPH_LEN;
    cfbe:	f64a 33b0 	movw	r3, #43952	; 0xabb0
    cfc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cfc6:	f04f 0228 	mov.w	r2, #40	; 0x28
    cfca:	801a      	strh	r2, [r3, #0]

tcp_send_noopts:
	BUF->tcpoffset = ( UIP_TCPH_LEN / 4 ) << 4;
    cfcc:	f240 6314 	movw	r3, #1556	; 0x614
    cfd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cfd4:	681b      	ldr	r3, [r3, #0]
    cfd6:	f103 030e 	add.w	r3, r3, #14
    cfda:	f04f 0250 	mov.w	r2, #80	; 0x50
    cfde:	f883 2020 	strb.w	r2, [r3, #32]
	/* We're done with the input processing. We are now ready to send a
	reply. Our job is to fill in all the fields of the TCP and IP
	headers before calculating the checksum and finally send the
	packet. */
tcp_send:
	BUF->ackno[ 0 ] = uip_connr->rcv_nxt[ 0 ];
    cfe2:	f240 6314 	movw	r3, #1556	; 0x614
    cfe6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cfea:	681b      	ldr	r3, [r3, #0]
    cfec:	f103 030e 	add.w	r3, r3, #14
    cff0:	7a22      	ldrb	r2, [r4, #8]
    cff2:	771a      	strb	r2, [r3, #28]
	BUF->ackno[ 1 ] = uip_connr->rcv_nxt[ 1 ];
    cff4:	f240 6314 	movw	r3, #1556	; 0x614
    cff8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cffc:	681b      	ldr	r3, [r3, #0]
    cffe:	f103 030e 	add.w	r3, r3, #14
    d002:	7a62      	ldrb	r2, [r4, #9]
    d004:	775a      	strb	r2, [r3, #29]
	BUF->ackno[ 2 ] = uip_connr->rcv_nxt[ 2 ];
    d006:	f240 6314 	movw	r3, #1556	; 0x614
    d00a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d00e:	681b      	ldr	r3, [r3, #0]
    d010:	f103 030e 	add.w	r3, r3, #14
    d014:	7aa2      	ldrb	r2, [r4, #10]
    d016:	779a      	strb	r2, [r3, #30]
	BUF->ackno[ 3 ] = uip_connr->rcv_nxt[ 3 ];
    d018:	f240 6314 	movw	r3, #1556	; 0x614
    d01c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d020:	681b      	ldr	r3, [r3, #0]
    d022:	f103 030e 	add.w	r3, r3, #14
    d026:	7ae2      	ldrb	r2, [r4, #11]
    d028:	77da      	strb	r2, [r3, #31]

	BUF->seqno[ 0 ] = uip_connr->snd_nxt[ 0 ];
    d02a:	f240 6314 	movw	r3, #1556	; 0x614
    d02e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d032:	681b      	ldr	r3, [r3, #0]
    d034:	f103 030e 	add.w	r3, r3, #14
    d038:	7b22      	ldrb	r2, [r4, #12]
    d03a:	761a      	strb	r2, [r3, #24]
	BUF->seqno[ 1 ] = uip_connr->snd_nxt[ 1 ];
    d03c:	f240 6314 	movw	r3, #1556	; 0x614
    d040:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d044:	681b      	ldr	r3, [r3, #0]
    d046:	f103 030e 	add.w	r3, r3, #14
    d04a:	7b62      	ldrb	r2, [r4, #13]
    d04c:	765a      	strb	r2, [r3, #25]
	BUF->seqno[ 2 ] = uip_connr->snd_nxt[ 2 ];
    d04e:	f240 6314 	movw	r3, #1556	; 0x614
    d052:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d056:	681b      	ldr	r3, [r3, #0]
    d058:	f103 030e 	add.w	r3, r3, #14
    d05c:	7ba2      	ldrb	r2, [r4, #14]
    d05e:	769a      	strb	r2, [r3, #26]
	BUF->seqno[ 3 ] = uip_connr->snd_nxt[ 3 ];
    d060:	f240 6314 	movw	r3, #1556	; 0x614
    d064:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d068:	681b      	ldr	r3, [r3, #0]
    d06a:	f103 030e 	add.w	r3, r3, #14
    d06e:	7be2      	ldrb	r2, [r4, #15]
    d070:	76da      	strb	r2, [r3, #27]

	BUF->proto = UIP_PROTO_TCP;
    d072:	f240 6314 	movw	r3, #1556	; 0x614
    d076:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d07a:	681b      	ldr	r3, [r3, #0]
    d07c:	f103 030e 	add.w	r3, r3, #14
    d080:	f04f 0206 	mov.w	r2, #6
    d084:	725a      	strb	r2, [r3, #9]

	BUF->srcport = uip_connr->lport;
    d086:	f240 6314 	movw	r3, #1556	; 0x614
    d08a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d08e:	681b      	ldr	r3, [r3, #0]
    d090:	f103 030e 	add.w	r3, r3, #14
    d094:	88a2      	ldrh	r2, [r4, #4]
    d096:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    d09a:	f04f 0000 	mov.w	r0, #0
    d09e:	ea40 0101 	orr.w	r1, r0, r1
    d0a2:	7519      	strb	r1, [r3, #20]
    d0a4:	ea4f 2212 	mov.w	r2, r2, lsr #8
    d0a8:	b292      	uxth	r2, r2
    d0aa:	f04f 0100 	mov.w	r1, #0
    d0ae:	ea41 0202 	orr.w	r2, r1, r2
    d0b2:	755a      	strb	r2, [r3, #21]
	BUF->destport = uip_connr->rport;
    d0b4:	f240 6314 	movw	r3, #1556	; 0x614
    d0b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d0bc:	681b      	ldr	r3, [r3, #0]
    d0be:	f103 030e 	add.w	r3, r3, #14
    d0c2:	88e2      	ldrh	r2, [r4, #6]
    d0c4:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    d0c8:	f04f 0000 	mov.w	r0, #0
    d0cc:	ea40 0101 	orr.w	r1, r0, r1
    d0d0:	7599      	strb	r1, [r3, #22]
    d0d2:	ea4f 2212 	mov.w	r2, r2, lsr #8
    d0d6:	b292      	uxth	r2, r2
    d0d8:	f04f 0100 	mov.w	r1, #0
    d0dc:	ea41 0202 	orr.w	r2, r1, r2
    d0e0:	75da      	strb	r2, [r3, #23]

	uip_ipaddr_copy( &BUF->srcipaddr, &uip_hostaddr );
    d0e2:	f240 6314 	movw	r3, #1556	; 0x614
    d0e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d0ea:	681b      	ldr	r3, [r3, #0]
    d0ec:	f103 020e 	add.w	r2, r3, #14
    d0f0:	f64c 4338 	movw	r3, #52280	; 0xcc38
    d0f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d0f8:	781b      	ldrb	r3, [r3, #0]
    d0fa:	7313      	strb	r3, [r2, #12]
    d0fc:	f240 6314 	movw	r3, #1556	; 0x614
    d100:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d104:	681b      	ldr	r3, [r3, #0]
    d106:	f103 020e 	add.w	r2, r3, #14
    d10a:	f64c 4338 	movw	r3, #52280	; 0xcc38
    d10e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d112:	785b      	ldrb	r3, [r3, #1]
    d114:	7353      	strb	r3, [r2, #13]
    d116:	f240 6314 	movw	r3, #1556	; 0x614
    d11a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d11e:	681b      	ldr	r3, [r3, #0]
    d120:	f103 020e 	add.w	r2, r3, #14
    d124:	f64c 4338 	movw	r3, #52280	; 0xcc38
    d128:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d12c:	789b      	ldrb	r3, [r3, #2]
    d12e:	7393      	strb	r3, [r2, #14]
    d130:	f240 6314 	movw	r3, #1556	; 0x614
    d134:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d138:	681b      	ldr	r3, [r3, #0]
    d13a:	f103 020e 	add.w	r2, r3, #14
    d13e:	f64c 4338 	movw	r3, #52280	; 0xcc38
    d142:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d146:	78db      	ldrb	r3, [r3, #3]
    d148:	73d3      	strb	r3, [r2, #15]
	uip_ipaddr_copy( &BUF->destipaddr, &uip_connr->ripaddr );
    d14a:	f240 6314 	movw	r3, #1556	; 0x614
    d14e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d152:	681b      	ldr	r3, [r3, #0]
    d154:	f103 030e 	add.w	r3, r3, #14
    d158:	7822      	ldrb	r2, [r4, #0]
    d15a:	741a      	strb	r2, [r3, #16]
    d15c:	f240 6314 	movw	r3, #1556	; 0x614
    d160:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d164:	681b      	ldr	r3, [r3, #0]
    d166:	f103 030e 	add.w	r3, r3, #14
    d16a:	7862      	ldrb	r2, [r4, #1]
    d16c:	745a      	strb	r2, [r3, #17]
    d16e:	f240 6314 	movw	r3, #1556	; 0x614
    d172:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d176:	681b      	ldr	r3, [r3, #0]
    d178:	f103 030e 	add.w	r3, r3, #14
    d17c:	78a2      	ldrb	r2, [r4, #2]
    d17e:	749a      	strb	r2, [r3, #18]
    d180:	f240 6314 	movw	r3, #1556	; 0x614
    d184:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d188:	681b      	ldr	r3, [r3, #0]
    d18a:	f103 030e 	add.w	r3, r3, #14
    d18e:	78e2      	ldrb	r2, [r4, #3]
    d190:	74da      	strb	r2, [r3, #19]

	if( uip_connr->tcpstateflags & UIP_STOPPED )
    d192:	7e63      	ldrb	r3, [r4, #25]
    d194:	f003 0310 	and.w	r3, r3, #16
    d198:	2b00      	cmp	r3, #0
    d19a:	d016      	beq.n	d1ca <uip_process+0x1f0a>
	{
		/* If the connection has issued uip_stop(), we advertise a zero
		window so that the remote host will stop sending data. */
		BUF->wnd[ 0 ] = BUF->wnd[ 1 ] = 0;
    d19c:	f240 6314 	movw	r3, #1556	; 0x614
    d1a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1a4:	681b      	ldr	r3, [r3, #0]
    d1a6:	f103 020e 	add.w	r2, r3, #14
    d1aa:	f240 6314 	movw	r3, #1556	; 0x614
    d1ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1b2:	681b      	ldr	r3, [r3, #0]
    d1b4:	f103 030e 	add.w	r3, r3, #14
    d1b8:	f04f 0100 	mov.w	r1, #0
    d1bc:	f883 1023 	strb.w	r1, [r3, #35]	; 0x23
    d1c0:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
    d1c4:	f882 3022 	strb.w	r3, [r2, #34]	; 0x22
    d1c8:	e015      	b.n	d1f6 <uip_process+0x1f36>
	}
	else
	{
		BUF->wnd[ 0 ] = ( (UIP_RECEIVE_WINDOW) >> 8 );
    d1ca:	f240 6314 	movw	r3, #1556	; 0x614
    d1ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1d2:	681b      	ldr	r3, [r3, #0]
    d1d4:	f103 030e 	add.w	r3, r3, #14
    d1d8:	f04f 0205 	mov.w	r2, #5
    d1dc:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		BUF->wnd[ 1 ] = ( (UIP_RECEIVE_WINDOW) & 0xff );
    d1e0:	f240 6314 	movw	r3, #1556	; 0x614
    d1e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1e8:	681b      	ldr	r3, [r3, #0]
    d1ea:	f103 030e 	add.w	r3, r3, #14
    d1ee:	f06f 026d 	mvn.w	r2, #109	; 0x6d
    d1f2:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	}

tcp_send_noconn:

	BUF->ttl = UIP_TTL;
    d1f6:	f240 6314 	movw	r3, #1556	; 0x614
    d1fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1fe:	681b      	ldr	r3, [r3, #0]
    d200:	f103 030e 	add.w	r3, r3, #14
    d204:	f04f 0240 	mov.w	r2, #64	; 0x40
    d208:	721a      	strb	r2, [r3, #8]
		/* For IPv6, the IP length field does not include the IPv6 IP header
		 length. */
		BUF->len[ 0 ] = ( (uip_len - UIP_IPH_LEN) >> 8 );
		BUF->len[ 1 ] = ( (uip_len - UIP_IPH_LEN) & 0xff );
	#else /* UIP_CONF_IPV6 */
		BUF->len[ 0 ] = ( uip_len >> 8 );
    d20a:	f240 6314 	movw	r3, #1556	; 0x614
    d20e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d212:	681b      	ldr	r3, [r3, #0]
    d214:	f103 020e 	add.w	r2, r3, #14
    d218:	f64a 33b0 	movw	r3, #43952	; 0xabb0
    d21c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d220:	881b      	ldrh	r3, [r3, #0]
    d222:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d226:	b29b      	uxth	r3, r3
    d228:	b2db      	uxtb	r3, r3
    d22a:	7093      	strb	r3, [r2, #2]
		BUF->len[ 1 ] = ( uip_len & 0xff );
    d22c:	f240 6314 	movw	r3, #1556	; 0x614
    d230:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d234:	681b      	ldr	r3, [r3, #0]
    d236:	f103 020e 	add.w	r2, r3, #14
    d23a:	f64a 33b0 	movw	r3, #43952	; 0xabb0
    d23e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d242:	881b      	ldrh	r3, [r3, #0]
    d244:	b2db      	uxtb	r3, r3
    d246:	70d3      	strb	r3, [r2, #3]
	#endif /* UIP_CONF_IPV6 */

	BUF->urgp[ 0 ] = BUF->urgp[ 1 ] = 0;
    d248:	f240 6314 	movw	r3, #1556	; 0x614
    d24c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d250:	681b      	ldr	r3, [r3, #0]
    d252:	f103 020e 	add.w	r2, r3, #14
    d256:	f240 6314 	movw	r3, #1556	; 0x614
    d25a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d25e:	681b      	ldr	r3, [r3, #0]
    d260:	f103 030e 	add.w	r3, r3, #14
    d264:	f04f 0100 	mov.w	r1, #0
    d268:	f883 1027 	strb.w	r1, [r3, #39]	; 0x27
    d26c:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    d270:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26

	/* Calculate TCP checksum. */
	BUF->tcpchksum = 0;
    d274:	f240 6314 	movw	r3, #1556	; 0x614
    d278:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d27c:	681b      	ldr	r3, [r3, #0]
    d27e:	f103 030e 	add.w	r3, r3, #14
    d282:	f04f 0200 	mov.w	r2, #0
    d286:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    d28a:	f04f 0200 	mov.w	r2, #0
    d28e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	BUF->tcpchksum = ~( uip_tcpchksum() );
    d292:	f240 6314 	movw	r3, #1556	; 0x614
    d296:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d29a:	681b      	ldr	r3, [r3, #0]
    d29c:	f103 040e 	add.w	r4, r3, #14
    d2a0:	f7fd fddc 	bl	ae5c <uip_tcpchksum>
    d2a4:	4603      	mov	r3, r0
    d2a6:	ea6f 0303 	mvn.w	r3, r3
    d2aa:	b29b      	uxth	r3, r3
    d2ac:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    d2b0:	f04f 0100 	mov.w	r1, #0
    d2b4:	ea41 0202 	orr.w	r2, r1, r2
    d2b8:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    d2bc:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d2c0:	b29b      	uxth	r3, r3
    d2c2:	f04f 0200 	mov.w	r2, #0
    d2c6:	ea42 0303 	orr.w	r3, r2, r3
    d2ca:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
	#if UIP_CONF_IPV6
		BUF->vtc = 0x60;
		BUF->tcflow = 0x00;
		BUF->flow = 0x00;
	#else /* UIP_CONF_IPV6 */
		BUF->vhl = 0x45;
    d2ce:	f240 6314 	movw	r3, #1556	; 0x614
    d2d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d2d6:	681b      	ldr	r3, [r3, #0]
    d2d8:	f103 030e 	add.w	r3, r3, #14
    d2dc:	f04f 0245 	mov.w	r2, #69	; 0x45
    d2e0:	701a      	strb	r2, [r3, #0]
		BUF->tos = 0;
    d2e2:	f240 6314 	movw	r3, #1556	; 0x614
    d2e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d2ea:	681b      	ldr	r3, [r3, #0]
    d2ec:	f103 030e 	add.w	r3, r3, #14
    d2f0:	f04f 0200 	mov.w	r2, #0
    d2f4:	705a      	strb	r2, [r3, #1]
		BUF->ipoffset[ 0 ] = BUF->ipoffset[ 1 ] = 0;
    d2f6:	f240 6314 	movw	r3, #1556	; 0x614
    d2fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d2fe:	681b      	ldr	r3, [r3, #0]
    d300:	f103 020e 	add.w	r2, r3, #14
    d304:	f240 6314 	movw	r3, #1556	; 0x614
    d308:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d30c:	681b      	ldr	r3, [r3, #0]
    d30e:	f103 030e 	add.w	r3, r3, #14
    d312:	f04f 0100 	mov.w	r1, #0
    d316:	71d9      	strb	r1, [r3, #7]
    d318:	79db      	ldrb	r3, [r3, #7]
    d31a:	7193      	strb	r3, [r2, #6]
		++ipid;
    d31c:	f642 63f4 	movw	r3, #12020	; 0x2ef4
    d320:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d324:	881b      	ldrh	r3, [r3, #0]
    d326:	f103 0301 	add.w	r3, r3, #1
    d32a:	b29a      	uxth	r2, r3
    d32c:	f642 63f4 	movw	r3, #12020	; 0x2ef4
    d330:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d334:	801a      	strh	r2, [r3, #0]
		BUF->ipid[ 0 ] = ipid >> 8;
    d336:	f240 6314 	movw	r3, #1556	; 0x614
    d33a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d33e:	681b      	ldr	r3, [r3, #0]
    d340:	f103 020e 	add.w	r2, r3, #14
    d344:	f642 63f4 	movw	r3, #12020	; 0x2ef4
    d348:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d34c:	881b      	ldrh	r3, [r3, #0]
    d34e:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d352:	b29b      	uxth	r3, r3
    d354:	b2db      	uxtb	r3, r3
    d356:	7113      	strb	r3, [r2, #4]
		BUF->ipid[ 1 ] = ipid & 0xff;
    d358:	f240 6314 	movw	r3, #1556	; 0x614
    d35c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d360:	681b      	ldr	r3, [r3, #0]
    d362:	f103 020e 	add.w	r2, r3, #14
    d366:	f642 63f4 	movw	r3, #12020	; 0x2ef4
    d36a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d36e:	881b      	ldrh	r3, [r3, #0]
    d370:	b2db      	uxtb	r3, r3
    d372:	7153      	strb	r3, [r2, #5]

		/* Calculate IP checksum. */
		BUF->ipchksum = 0;
    d374:	f240 6314 	movw	r3, #1556	; 0x614
    d378:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d37c:	681b      	ldr	r3, [r3, #0]
    d37e:	f103 030e 	add.w	r3, r3, #14
    d382:	f04f 0200 	mov.w	r2, #0
    d386:	729a      	strb	r2, [r3, #10]
    d388:	f04f 0200 	mov.w	r2, #0
    d38c:	72da      	strb	r2, [r3, #11]
		BUF->ipchksum = ~( uip_ipchksum() );
    d38e:	f240 6314 	movw	r3, #1556	; 0x614
    d392:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d396:	681b      	ldr	r3, [r3, #0]
    d398:	f103 040e 	add.w	r4, r3, #14
    d39c:	f7fd fce6 	bl	ad6c <uip_ipchksum>
    d3a0:	4603      	mov	r3, r0
    d3a2:	ea6f 0303 	mvn.w	r3, r3
    d3a6:	b29b      	uxth	r3, r3
    d3a8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    d3ac:	f04f 0100 	mov.w	r1, #0
    d3b0:	ea41 0202 	orr.w	r2, r1, r2
    d3b4:	72a2      	strb	r2, [r4, #10]
    d3b6:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d3ba:	b29b      	uxth	r3, r3
    d3bc:	f04f 0200 	mov.w	r2, #0
    d3c0:	ea42 0303 	orr.w	r3, r2, r3
    d3c4:	72e3      	strb	r3, [r4, #11]

		//DEBUG_PRINTF( "uip ip_send_nolen: chkecum 0x%04x\n", uip_ipchksum() );
	#endif /* UIP_CONF_IPV6 */

	UIP_STAT( ++uip_stat.tcp.sent );
    d3c6:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    d3ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d3ce:	8c1b      	ldrh	r3, [r3, #32]
    d3d0:	f103 0301 	add.w	r3, r3, #1
    d3d4:	b29a      	uxth	r2, r3
    d3d6:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    d3da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d3de:	841a      	strh	r2, [r3, #32]
	#if UIP_CONF_IPV6
send :
	#endif /* UIP_CONF_IPV6 */

	//DEBUG_PRINTF( "Sending packet with length %d (%d)\n", uip_len, (BUF->len[ 0 ] << 8) | BUF->len[ 1 ] );
	UIP_STAT( ++uip_stat.ip.sent );
    d3e0:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    d3e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d3e8:	885b      	ldrh	r3, [r3, #2]
    d3ea:	f103 0301 	add.w	r3, r3, #1
    d3ee:	b29a      	uxth	r2, r3
    d3f0:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    d3f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d3f8:	805a      	strh	r2, [r3, #2]

	/* Return and let the caller do the actual transmission. */
	uip_flags = 0;
    d3fa:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    d3fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d402:	f04f 0200 	mov.w	r2, #0
    d406:	701a      	strb	r2, [r3, #0]
	return;
    d408:	e02d      	b.n	d466 <uip_process+0x21a6>
			uip_flags = UIP_POLL;
			UIP_APPCALL();
			goto appsend;
		}

		goto drop;
    d40a:	bf00      	nop
    d40c:	e01c      	b.n	d448 <uip_process+0x2188>
    d40e:	bf00      	nop
    d410:	e01a      	b.n	d448 <uip_process+0x2188>
				UIP_APPCALL();
				goto appsend;
			}
		}

		goto drop;
    d412:	bf00      	nop
    d414:	e018      	b.n	d448 <uip_process+0x2188>
    d416:	bf00      	nop
    d418:	e016      	b.n	d448 <uip_process+0x2188>
    d41a:	bf00      	nop
    d41c:	e014      	b.n	d448 <uip_process+0x2188>
    d41e:	bf00      	nop
    d420:	e012      	b.n	d448 <uip_process+0x2188>
		#endif /* UIP_CONF_IPV6 */
	}
	else
	{
		UIP_LOG( "ip: packet shorter than reported in IP header." );
		goto drop;
    d422:	bf00      	nop
    d424:	e010      	b.n	d448 <uip_process+0x2188>

reset:
	/* We do not send resets in response to resets. */
	if( BUF->flags & TCP_RST )
	{
		goto drop;
    d426:	bf00      	nop
    d428:	e00e      	b.n	d448 <uip_process+0x2188>
				uip_connr->tcpstateflags = UIP_TIME_WAIT;
				uip_connr->timer = 0;
			}
	}

	goto drop;
    d42a:	bf00      	nop
    d42c:	e00c      	b.n	d448 <uip_process+0x2188>
				uip_slen = 0;
				UIP_APPCALL();
				goto appsend;
			}

			goto drop;
    d42e:	bf00      	nop
    d430:	e00a      	b.n	d448 <uip_process+0x2188>
			sequence numbers will be screwed up. */
			if( BUF->flags & TCP_FIN && !(uip_connr->tcpstateflags & UIP_STOPPED) )
			{
				if( uip_outstanding(uip_connr) )
				{
					goto drop;
    d432:	bf00      	nop
    d434:	e008      	b.n	d448 <uip_process+0x2188>
					BUF->flags = TCP_ACK;
					goto tcp_send_noopts;
				}
			}

			goto drop;
    d436:	bf00      	nop
    d438:	e006      	b.n	d448 <uip_process+0x2188>
    d43a:	bf00      	nop
    d43c:	e004      	b.n	d448 <uip_process+0x2188>
			if( uip_len > 0 )
			{
				goto tcp_send_ack;
			}

			goto drop;
    d43e:	bf00      	nop
    d440:	e002      	b.n	d448 <uip_process+0x2188>
			if( uip_len > 0 )
			{
				goto tcp_send_ack;
			}

			goto drop;
    d442:	bf00      	nop
    d444:	e000      	b.n	d448 <uip_process+0x2188>
				uip_connr->tcpstateflags = UIP_TIME_WAIT;
				uip_connr->timer = 0;
			}
	}

	goto drop;
    d446:	bf00      	nop
	/* Return and let the caller do the actual transmission. */
	uip_flags = 0;
	return;

drop:
	uip_len = 0;
    d448:	f64a 33b0 	movw	r3, #43952	; 0xabb0
    d44c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d450:	f04f 0200 	mov.w	r2, #0
    d454:	801a      	strh	r2, [r3, #0]
	uip_flags = 0;
    d456:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    d45a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d45e:	f04f 0200 	mov.w	r2, #0
    d462:	701a      	strb	r2, [r3, #0]
	return;
    d464:	bf00      	nop
}
    d466:	f107 0714 	add.w	r7, r7, #20
    d46a:	46bd      	mov	sp, r7
    d46c:	bd90      	pop	{r4, r7, pc}
    d46e:	bf00      	nop

0000d470 <htons>:
/*---------------------------------------------------------------------------*/

u16_t htons( u16_t val )
{
    d470:	b480      	push	{r7}
    d472:	b083      	sub	sp, #12
    d474:	af00      	add	r7, sp, #0
    d476:	4603      	mov	r3, r0
    d478:	80fb      	strh	r3, [r7, #6]
	return HTONS( val );
    d47a:	88fb      	ldrh	r3, [r7, #6]
    d47c:	ea4f 2303 	mov.w	r3, r3, lsl #8
    d480:	b29a      	uxth	r2, r3
    d482:	88fb      	ldrh	r3, [r7, #6]
    d484:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d488:	b29b      	uxth	r3, r3
    d48a:	ea42 0303 	orr.w	r3, r2, r3
    d48e:	b29b      	uxth	r3, r3
    d490:	b29b      	uxth	r3, r3
}
    d492:	4618      	mov	r0, r3
    d494:	f107 070c 	add.w	r7, r7, #12
    d498:	46bd      	mov	sp, r7
    d49a:	bc80      	pop	{r7}
    d49c:	4770      	bx	lr
    d49e:	bf00      	nop

0000d4a0 <htonl>:

u32_t htonl( u32_t val )
{
    d4a0:	b480      	push	{r7}
    d4a2:	b083      	sub	sp, #12
    d4a4:	af00      	add	r7, sp, #0
    d4a6:	6078      	str	r0, [r7, #4]
	return HTONL( val );
    d4a8:	687b      	ldr	r3, [r7, #4]
    d4aa:	b29b      	uxth	r3, r3
    d4ac:	ea4f 2303 	mov.w	r3, r3, lsl #8
    d4b0:	b29a      	uxth	r2, r3
    d4b2:	687b      	ldr	r3, [r7, #4]
    d4b4:	b29b      	uxth	r3, r3
    d4b6:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d4ba:	b29b      	uxth	r3, r3
    d4bc:	ea42 0303 	orr.w	r3, r2, r3
    d4c0:	b29b      	uxth	r3, r3
    d4c2:	b29b      	uxth	r3, r3
    d4c4:	ea4f 4203 	mov.w	r2, r3, lsl #16
    d4c8:	687b      	ldr	r3, [r7, #4]
    d4ca:	ea4f 4313 	mov.w	r3, r3, lsr #16
    d4ce:	b29b      	uxth	r3, r3
    d4d0:	ea4f 2303 	mov.w	r3, r3, lsl #8
    d4d4:	b299      	uxth	r1, r3
    d4d6:	687b      	ldr	r3, [r7, #4]
    d4d8:	ea4f 4313 	mov.w	r3, r3, lsr #16
    d4dc:	b29b      	uxth	r3, r3
    d4de:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d4e2:	b29b      	uxth	r3, r3
    d4e4:	ea41 0303 	orr.w	r3, r1, r3
    d4e8:	b29b      	uxth	r3, r3
    d4ea:	b29b      	uxth	r3, r3
    d4ec:	ea42 0303 	orr.w	r3, r2, r3
}
    d4f0:	4618      	mov	r0, r3
    d4f2:	f107 070c 	add.w	r7, r7, #12
    d4f6:	46bd      	mov	sp, r7
    d4f8:	bc80      	pop	{r7}
    d4fa:	4770      	bx	lr

0000d4fc <uip_send>:
/*---------------------------------------------------------------------------*/

void uip_send( const void *data, int len )
{
    d4fc:	b580      	push	{r7, lr}
    d4fe:	b084      	sub	sp, #16
    d500:	af00      	add	r7, sp, #0
    d502:	6078      	str	r0, [r7, #4]
    d504:	6039      	str	r1, [r7, #0]
	int copylen;

	#define MIN( a, b ) ( (a) < (b) ? (a) : (b) )

	copylen = MIN( len, UIP_BUFSIZE - UIP_LLH_LEN - UIP_TCPIP_HLEN - ( int )
    d506:	f240 6314 	movw	r3, #1556	; 0x614
    d50a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d50e:	681b      	ldr	r3, [r3, #0]
    d510:	f103 0336 	add.w	r3, r3, #54	; 0x36
    d514:	461a      	mov	r2, r3
    d516:	f64a 33b4 	movw	r3, #43956	; 0xabb4
    d51a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d51e:	681b      	ldr	r3, [r3, #0]
    d520:	ebc3 0302 	rsb	r3, r3, r2
    d524:	f503 63b2 	add.w	r3, r3, #1424	; 0x590
    d528:	f103 0302 	add.w	r3, r3, #2
    d52c:	683a      	ldr	r2, [r7, #0]
    d52e:	4293      	cmp	r3, r2
    d530:	bfa8      	it	ge
    d532:	4613      	movge	r3, r2
    d534:	60fb      	str	r3, [r7, #12]
					   (( char * ) uip_sappdata - ( char * ) &uip_buf[UIP_LLH_LEN + UIP_TCPIP_HLEN]) );
	if( copylen > 0 )
    d536:	68fb      	ldr	r3, [r7, #12]
    d538:	2b00      	cmp	r3, #0
    d53a:	dd1d      	ble.n	d578 <uip_send+0x7c>
	{
		uip_slen = copylen;
    d53c:	68fb      	ldr	r3, [r7, #12]
    d53e:	b29a      	uxth	r2, r3
    d540:	f64c 433c 	movw	r3, #52284	; 0xcc3c
    d544:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d548:	801a      	strh	r2, [r3, #0]
		if( data != uip_sappdata )
    d54a:	f64a 33b4 	movw	r3, #43956	; 0xabb4
    d54e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d552:	681b      	ldr	r3, [r3, #0]
    d554:	687a      	ldr	r2, [r7, #4]
    d556:	429a      	cmp	r2, r3
    d558:	d00e      	beq.n	d578 <uip_send+0x7c>
		{
			memcpy( uip_sappdata, (data), uip_slen );
    d55a:	f64a 33b4 	movw	r3, #43956	; 0xabb4
    d55e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d562:	681a      	ldr	r2, [r3, #0]
    d564:	f64c 433c 	movw	r3, #52284	; 0xcc3c
    d568:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d56c:	881b      	ldrh	r3, [r3, #0]
    d56e:	4610      	mov	r0, r2
    d570:	6879      	ldr	r1, [r7, #4]
    d572:	461a      	mov	r2, r3
    d574:	f007 fa90 	bl	14a98 <memcpy>
		}
	}
}
    d578:	f107 0710 	add.w	r7, r7, #16
    d57c:	46bd      	mov	sp, r7
    d57e:	bd80      	pop	{r7, pc}

0000d580 <uip_arp_init>:
 *
 */

/*-----------------------------------------------------------------------------------*/
void uip_arp_init( void )
{
    d580:	b580      	push	{r7, lr}
    d582:	af00      	add	r7, sp, #0
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d584:	f642 7368 	movw	r3, #12136	; 0x2f68
    d588:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d58c:	f04f 0200 	mov.w	r2, #0
    d590:	701a      	strb	r2, [r3, #0]
    d592:	e024      	b.n	d5de <uip_arp_init+0x5e>
	{
		memset( &arp_table[i].ipaddr, 0, 4 );
    d594:	f642 7368 	movw	r3, #12136	; 0x2f68
    d598:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d59c:	781b      	ldrb	r3, [r3, #0]
    d59e:	461a      	mov	r2, r3
    d5a0:	4613      	mov	r3, r2
    d5a2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    d5a6:	4413      	add	r3, r2
    d5a8:	ea4f 0283 	mov.w	r2, r3, lsl #2
    d5ac:	f642 7304 	movw	r3, #12036	; 0x2f04
    d5b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d5b4:	4413      	add	r3, r2
    d5b6:	4618      	mov	r0, r3
    d5b8:	f04f 0100 	mov.w	r1, #0
    d5bc:	f04f 0204 	mov.w	r2, #4
    d5c0:	f007 fb32 	bl	14c28 <memset>
 */

/*-----------------------------------------------------------------------------------*/
void uip_arp_init( void )
{
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d5c4:	f642 7368 	movw	r3, #12136	; 0x2f68
    d5c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d5cc:	781b      	ldrb	r3, [r3, #0]
    d5ce:	f103 0301 	add.w	r3, r3, #1
    d5d2:	b2da      	uxtb	r2, r3
    d5d4:	f642 7368 	movw	r3, #12136	; 0x2f68
    d5d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d5dc:	701a      	strb	r2, [r3, #0]
    d5de:	f642 7368 	movw	r3, #12136	; 0x2f68
    d5e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d5e6:	781b      	ldrb	r3, [r3, #0]
    d5e8:	2b07      	cmp	r3, #7
    d5ea:	d9d3      	bls.n	d594 <uip_arp_init+0x14>
	{
		memset( &arp_table[i].ipaddr, 0, 4 );
	}
}
    d5ec:	bd80      	pop	{r7, pc}
    d5ee:	bf00      	nop

0000d5f0 <uip_arp_timer>:
 *
 */

/*-----------------------------------------------------------------------------------*/
void uip_arp_timer( void )
{
    d5f0:	b580      	push	{r7, lr}
    d5f2:	b082      	sub	sp, #8
    d5f4:	af00      	add	r7, sp, #0
	struct arp_entry	*tabptr;

	++arptime;
    d5f6:	f642 736a 	movw	r3, #12138	; 0x2f6a
    d5fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d5fe:	781b      	ldrb	r3, [r3, #0]
    d600:	f103 0301 	add.w	r3, r3, #1
    d604:	b2da      	uxtb	r2, r3
    d606:	f642 736a 	movw	r3, #12138	; 0x2f6a
    d60a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d60e:	701a      	strb	r2, [r3, #0]
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d610:	f642 7368 	movw	r3, #12136	; 0x2f68
    d614:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d618:	f04f 0200 	mov.w	r2, #0
    d61c:	701a      	strb	r2, [r3, #0]
    d61e:	e045      	b.n	d6ac <uip_arp_timer+0xbc>
	{
		tabptr = &arp_table[i];
    d620:	f642 7368 	movw	r3, #12136	; 0x2f68
    d624:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d628:	781b      	ldrb	r3, [r3, #0]
    d62a:	461a      	mov	r2, r3
    d62c:	4613      	mov	r3, r2
    d62e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    d632:	4413      	add	r3, r2
    d634:	ea4f 0383 	mov.w	r3, r3, lsl #2
    d638:	461a      	mov	r2, r3
    d63a:	f642 7304 	movw	r3, #12036	; 0x2f04
    d63e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d642:	4413      	add	r3, r2
    d644:	607b      	str	r3, [r7, #4]
		if( uip_ipaddr_cmp(&tabptr->ipaddr, &uip_all_zeroes_addr) && arptime - tabptr->time >= UIP_ARP_MAXAGE )
    d646:	687b      	ldr	r3, [r7, #4]
    d648:	881a      	ldrh	r2, [r3, #0]
    d64a:	f24b 33ec 	movw	r3, #46060	; 0xb3ec
    d64e:	f2c0 0301 	movt	r3, #1
    d652:	881b      	ldrh	r3, [r3, #0]
    d654:	429a      	cmp	r2, r3
    d656:	d11c      	bne.n	d692 <uip_arp_timer+0xa2>
    d658:	687b      	ldr	r3, [r7, #4]
    d65a:	885a      	ldrh	r2, [r3, #2]
    d65c:	f24b 33ec 	movw	r3, #46060	; 0xb3ec
    d660:	f2c0 0301 	movt	r3, #1
    d664:	885b      	ldrh	r3, [r3, #2]
    d666:	429a      	cmp	r2, r3
    d668:	d113      	bne.n	d692 <uip_arp_timer+0xa2>
    d66a:	f642 736a 	movw	r3, #12138	; 0x2f6a
    d66e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d672:	781b      	ldrb	r3, [r3, #0]
    d674:	461a      	mov	r2, r3
    d676:	687b      	ldr	r3, [r7, #4]
    d678:	7a9b      	ldrb	r3, [r3, #10]
    d67a:	ebc3 0302 	rsb	r3, r3, r2
    d67e:	2b77      	cmp	r3, #119	; 0x77
    d680:	dd07      	ble.n	d692 <uip_arp_timer+0xa2>
		{
			memset( &tabptr->ipaddr, 0, 4 );
    d682:	687b      	ldr	r3, [r7, #4]
    d684:	4618      	mov	r0, r3
    d686:	f04f 0100 	mov.w	r1, #0
    d68a:	f04f 0204 	mov.w	r2, #4
    d68e:	f007 facb 	bl	14c28 <memset>
void uip_arp_timer( void )
{
	struct arp_entry	*tabptr;

	++arptime;
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d692:	f642 7368 	movw	r3, #12136	; 0x2f68
    d696:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d69a:	781b      	ldrb	r3, [r3, #0]
    d69c:	f103 0301 	add.w	r3, r3, #1
    d6a0:	b2da      	uxtb	r2, r3
    d6a2:	f642 7368 	movw	r3, #12136	; 0x2f68
    d6a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d6aa:	701a      	strb	r2, [r3, #0]
    d6ac:	f642 7368 	movw	r3, #12136	; 0x2f68
    d6b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d6b4:	781b      	ldrb	r3, [r3, #0]
    d6b6:	2b07      	cmp	r3, #7
    d6b8:	d9b2      	bls.n	d620 <uip_arp_timer+0x30>
		if( uip_ipaddr_cmp(&tabptr->ipaddr, &uip_all_zeroes_addr) && arptime - tabptr->time >= UIP_ARP_MAXAGE )
		{
			memset( &tabptr->ipaddr, 0, 4 );
		}
	}
}
    d6ba:	f107 0708 	add.w	r7, r7, #8
    d6be:	46bd      	mov	sp, r7
    d6c0:	bd80      	pop	{r7, pc}
    d6c2:	bf00      	nop

0000d6c4 <uip_arp_update>:

/*-----------------------------------------------------------------------------------*/
static void uip_arp_update( uip_ipaddr_t *ipaddr, struct uip_eth_addr *ethaddr )
{
    d6c4:	b590      	push	{r4, r7, lr}
    d6c6:	b083      	sub	sp, #12
    d6c8:	af00      	add	r7, sp, #0
    d6ca:	6078      	str	r0, [r7, #4]
    d6cc:	6039      	str	r1, [r7, #0]
	register struct arp_entry	*tabptr;

	/* Walk through the ARP mapping table and try to find an entry to
     update. If none is found, the IP -> MAC address mapping is
     inserted in the ARP table. */
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d6ce:	f642 7368 	movw	r3, #12136	; 0x2f68
    d6d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d6d6:	f04f 0200 	mov.w	r2, #0
    d6da:	701a      	strb	r2, [r3, #0]
    d6dc:	e049      	b.n	d772 <uip_arp_update+0xae>
	{
		tabptr = &arp_table[i];
    d6de:	f642 7368 	movw	r3, #12136	; 0x2f68
    d6e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d6e6:	781b      	ldrb	r3, [r3, #0]
    d6e8:	461a      	mov	r2, r3
    d6ea:	4613      	mov	r3, r2
    d6ec:	ea4f 0343 	mov.w	r3, r3, lsl #1
    d6f0:	4413      	add	r3, r2
    d6f2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    d6f6:	461a      	mov	r2, r3
    d6f8:	f642 7304 	movw	r3, #12036	; 0x2f04
    d6fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d700:	eb02 0403 	add.w	r4, r2, r3

		/* Only check those entries that are actually in use. */
		if( !uip_ipaddr_cmp(&tabptr->ipaddr, &uip_all_zeroes_addr) )
    d704:	8822      	ldrh	r2, [r4, #0]
    d706:	f24b 33ec 	movw	r3, #46060	; 0xb3ec
    d70a:	f2c0 0301 	movt	r3, #1
    d70e:	881b      	ldrh	r3, [r3, #0]
    d710:	429a      	cmp	r2, r3
    d712:	d107      	bne.n	d724 <uip_arp_update+0x60>
    d714:	8862      	ldrh	r2, [r4, #2]
    d716:	f24b 33ec 	movw	r3, #46060	; 0xb3ec
    d71a:	f2c0 0301 	movt	r3, #1
    d71e:	885b      	ldrh	r3, [r3, #2]
    d720:	429a      	cmp	r2, r3
    d722:	d019      	beq.n	d758 <uip_arp_update+0x94>
		{
			/* Check if the source IP address of the incoming packet matches
         the IP address in this ARP table entry. */
			if( uip_ipaddr_cmp(ipaddr, &tabptr->ipaddr) )
    d724:	687b      	ldr	r3, [r7, #4]
    d726:	881a      	ldrh	r2, [r3, #0]
    d728:	8823      	ldrh	r3, [r4, #0]
    d72a:	429a      	cmp	r2, r3
    d72c:	d114      	bne.n	d758 <uip_arp_update+0x94>
    d72e:	687b      	ldr	r3, [r7, #4]
    d730:	885a      	ldrh	r2, [r3, #2]
    d732:	8863      	ldrh	r3, [r4, #2]
    d734:	429a      	cmp	r2, r3
    d736:	d10f      	bne.n	d758 <uip_arp_update+0x94>
			{
				/* An old entry found, update this and return. */
				memcpy( tabptr->ethaddr.addr, ethaddr->addr, 6 );
    d738:	f104 0204 	add.w	r2, r4, #4
    d73c:	683b      	ldr	r3, [r7, #0]
    d73e:	4610      	mov	r0, r2
    d740:	4619      	mov	r1, r3
    d742:	f04f 0206 	mov.w	r2, #6
    d746:	f007 f9a7 	bl	14a98 <memcpy>
				tabptr->time = arptime;
    d74a:	f642 736a 	movw	r3, #12138	; 0x2f6a
    d74e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d752:	781b      	ldrb	r3, [r3, #0]
    d754:	72a3      	strb	r3, [r4, #10]

				return;
    d756:	e0f9      	b.n	d94c <uip_arp_update+0x288>
	register struct arp_entry	*tabptr;

	/* Walk through the ARP mapping table and try to find an entry to
     update. If none is found, the IP -> MAC address mapping is
     inserted in the ARP table. */
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d758:	f642 7368 	movw	r3, #12136	; 0x2f68
    d75c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d760:	781b      	ldrb	r3, [r3, #0]
    d762:	f103 0301 	add.w	r3, r3, #1
    d766:	b2da      	uxtb	r2, r3
    d768:	f642 7368 	movw	r3, #12136	; 0x2f68
    d76c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d770:	701a      	strb	r2, [r3, #0]
    d772:	f642 7368 	movw	r3, #12136	; 0x2f68
    d776:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d77a:	781b      	ldrb	r3, [r3, #0]
    d77c:	2b07      	cmp	r3, #7
    d77e:	d9ae      	bls.n	d6de <uip_arp_update+0x1a>

	/* If we get here, no existing ARP table entry was found, so we
     create one. */

	/* First, we try to find an unused entry in the ARP table. */
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d780:	f642 7368 	movw	r3, #12136	; 0x2f68
    d784:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d788:	f04f 0200 	mov.w	r2, #0
    d78c:	701a      	strb	r2, [r3, #0]
    d78e:	e02f      	b.n	d7f0 <uip_arp_update+0x12c>
	{
		tabptr = &arp_table[i];
    d790:	f642 7368 	movw	r3, #12136	; 0x2f68
    d794:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d798:	781b      	ldrb	r3, [r3, #0]
    d79a:	461a      	mov	r2, r3
    d79c:	4613      	mov	r3, r2
    d79e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    d7a2:	4413      	add	r3, r2
    d7a4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    d7a8:	461a      	mov	r2, r3
    d7aa:	f642 7304 	movw	r3, #12036	; 0x2f04
    d7ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d7b2:	eb02 0403 	add.w	r4, r2, r3
		if( uip_ipaddr_cmp(&tabptr->ipaddr, &uip_all_zeroes_addr) )
    d7b6:	8822      	ldrh	r2, [r4, #0]
    d7b8:	f24b 33ec 	movw	r3, #46060	; 0xb3ec
    d7bc:	f2c0 0301 	movt	r3, #1
    d7c0:	881b      	ldrh	r3, [r3, #0]
    d7c2:	429a      	cmp	r2, r3
    d7c4:	d107      	bne.n	d7d6 <uip_arp_update+0x112>
    d7c6:	8862      	ldrh	r2, [r4, #2]
    d7c8:	f24b 33ec 	movw	r3, #46060	; 0xb3ec
    d7cc:	f2c0 0301 	movt	r3, #1
    d7d0:	885b      	ldrh	r3, [r3, #2]
    d7d2:	429a      	cmp	r2, r3
    d7d4:	d014      	beq.n	d800 <uip_arp_update+0x13c>

	/* If we get here, no existing ARP table entry was found, so we
     create one. */

	/* First, we try to find an unused entry in the ARP table. */
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d7d6:	f642 7368 	movw	r3, #12136	; 0x2f68
    d7da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d7de:	781b      	ldrb	r3, [r3, #0]
    d7e0:	f103 0301 	add.w	r3, r3, #1
    d7e4:	b2da      	uxtb	r2, r3
    d7e6:	f642 7368 	movw	r3, #12136	; 0x2f68
    d7ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d7ee:	701a      	strb	r2, [r3, #0]
    d7f0:	f642 7368 	movw	r3, #12136	; 0x2f68
    d7f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d7f8:	781b      	ldrb	r3, [r3, #0]
    d7fa:	2b07      	cmp	r3, #7
    d7fc:	d9c8      	bls.n	d790 <uip_arp_update+0xcc>
    d7fe:	e000      	b.n	d802 <uip_arp_update+0x13e>
	{
		tabptr = &arp_table[i];
		if( uip_ipaddr_cmp(&tabptr->ipaddr, &uip_all_zeroes_addr) )
		{
			break;
    d800:	bf00      	nop
		}
	}

	/* If no unused entry is found, we try to find the oldest entry and
     throw it away. */
	if( i == UIP_ARPTAB_SIZE )
    d802:	f642 7368 	movw	r3, #12136	; 0x2f68
    d806:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d80a:	781b      	ldrb	r3, [r3, #0]
    d80c:	2b08      	cmp	r3, #8
    d80e:	f040 8082 	bne.w	d916 <uip_arp_update+0x252>
	{
		tmpage = 0;
    d812:	f642 736b 	movw	r3, #12139	; 0x2f6b
    d816:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d81a:	f04f 0200 	mov.w	r2, #0
    d81e:	701a      	strb	r2, [r3, #0]
		c = 0;
    d820:	f642 7369 	movw	r3, #12137	; 0x2f69
    d824:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d828:	f04f 0200 	mov.w	r2, #0
    d82c:	701a      	strb	r2, [r3, #0]
		for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d82e:	f642 7368 	movw	r3, #12136	; 0x2f68
    d832:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d836:	f04f 0200 	mov.w	r2, #0
    d83a:	701a      	strb	r2, [r3, #0]
    d83c:	e047      	b.n	d8ce <uip_arp_update+0x20a>
		{
			tabptr = &arp_table[i];
    d83e:	f642 7368 	movw	r3, #12136	; 0x2f68
    d842:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d846:	781b      	ldrb	r3, [r3, #0]
    d848:	461a      	mov	r2, r3
    d84a:	4613      	mov	r3, r2
    d84c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    d850:	4413      	add	r3, r2
    d852:	ea4f 0383 	mov.w	r3, r3, lsl #2
    d856:	461a      	mov	r2, r3
    d858:	f642 7304 	movw	r3, #12036	; 0x2f04
    d85c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d860:	eb02 0403 	add.w	r4, r2, r3
			if( arptime - tabptr->time > tmpage )
    d864:	f642 736a 	movw	r3, #12138	; 0x2f6a
    d868:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d86c:	781b      	ldrb	r3, [r3, #0]
    d86e:	461a      	mov	r2, r3
    d870:	7aa3      	ldrb	r3, [r4, #10]
    d872:	ebc3 0202 	rsb	r2, r3, r2
    d876:	f642 736b 	movw	r3, #12139	; 0x2f6b
    d87a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d87e:	781b      	ldrb	r3, [r3, #0]
    d880:	429a      	cmp	r2, r3
    d882:	dd17      	ble.n	d8b4 <uip_arp_update+0x1f0>
			{
				tmpage = arptime - tabptr->time;
    d884:	f642 736a 	movw	r3, #12138	; 0x2f6a
    d888:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d88c:	781a      	ldrb	r2, [r3, #0]
    d88e:	7aa3      	ldrb	r3, [r4, #10]
    d890:	ebc3 0302 	rsb	r3, r3, r2
    d894:	b2da      	uxtb	r2, r3
    d896:	f642 736b 	movw	r3, #12139	; 0x2f6b
    d89a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d89e:	701a      	strb	r2, [r3, #0]
				c = i;
    d8a0:	f642 7368 	movw	r3, #12136	; 0x2f68
    d8a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8a8:	781a      	ldrb	r2, [r3, #0]
    d8aa:	f642 7369 	movw	r3, #12137	; 0x2f69
    d8ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8b2:	701a      	strb	r2, [r3, #0]
     throw it away. */
	if( i == UIP_ARPTAB_SIZE )
	{
		tmpage = 0;
		c = 0;
		for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d8b4:	f642 7368 	movw	r3, #12136	; 0x2f68
    d8b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8bc:	781b      	ldrb	r3, [r3, #0]
    d8be:	f103 0301 	add.w	r3, r3, #1
    d8c2:	b2da      	uxtb	r2, r3
    d8c4:	f642 7368 	movw	r3, #12136	; 0x2f68
    d8c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8cc:	701a      	strb	r2, [r3, #0]
    d8ce:	f642 7368 	movw	r3, #12136	; 0x2f68
    d8d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8d6:	781b      	ldrb	r3, [r3, #0]
    d8d8:	2b07      	cmp	r3, #7
    d8da:	d9b0      	bls.n	d83e <uip_arp_update+0x17a>
				tmpage = arptime - tabptr->time;
				c = i;
			}
		}

		i = c;
    d8dc:	f642 7369 	movw	r3, #12137	; 0x2f69
    d8e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8e4:	781a      	ldrb	r2, [r3, #0]
    d8e6:	f642 7368 	movw	r3, #12136	; 0x2f68
    d8ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8ee:	701a      	strb	r2, [r3, #0]
		tabptr = &arp_table[i];
    d8f0:	f642 7368 	movw	r3, #12136	; 0x2f68
    d8f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8f8:	781b      	ldrb	r3, [r3, #0]
    d8fa:	461a      	mov	r2, r3
    d8fc:	4613      	mov	r3, r2
    d8fe:	ea4f 0343 	mov.w	r3, r3, lsl #1
    d902:	4413      	add	r3, r2
    d904:	ea4f 0383 	mov.w	r3, r3, lsl #2
    d908:	461a      	mov	r2, r3
    d90a:	f642 7304 	movw	r3, #12036	; 0x2f04
    d90e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d912:	eb02 0403 	add.w	r4, r2, r3
	}

	/* Now, i is the ARP table entry which we will fill with the new
     information. */
	uip_ipaddr_copy( &tabptr->ipaddr, ipaddr );
    d916:	687b      	ldr	r3, [r7, #4]
    d918:	781b      	ldrb	r3, [r3, #0]
    d91a:	7023      	strb	r3, [r4, #0]
    d91c:	687b      	ldr	r3, [r7, #4]
    d91e:	785b      	ldrb	r3, [r3, #1]
    d920:	7063      	strb	r3, [r4, #1]
    d922:	687b      	ldr	r3, [r7, #4]
    d924:	789b      	ldrb	r3, [r3, #2]
    d926:	70a3      	strb	r3, [r4, #2]
    d928:	687b      	ldr	r3, [r7, #4]
    d92a:	78db      	ldrb	r3, [r3, #3]
    d92c:	70e3      	strb	r3, [r4, #3]
	memcpy( tabptr->ethaddr.addr, ethaddr->addr, 6 );
    d92e:	f104 0204 	add.w	r2, r4, #4
    d932:	683b      	ldr	r3, [r7, #0]
    d934:	4610      	mov	r0, r2
    d936:	4619      	mov	r1, r3
    d938:	f04f 0206 	mov.w	r2, #6
    d93c:	f007 f8ac 	bl	14a98 <memcpy>
	tabptr->time = arptime;
    d940:	f642 736a 	movw	r3, #12138	; 0x2f6a
    d944:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d948:	781b      	ldrb	r3, [r3, #0]
    d94a:	72a3      	strb	r3, [r4, #10]
}
    d94c:	f107 070c 	add.w	r7, r7, #12
    d950:	46bd      	mov	sp, r7
    d952:	bd90      	pop	{r4, r7, pc}

0000d954 <uip_arp_arpin>:
 * global variable uip_len.
 */

/*-----------------------------------------------------------------------------------*/
void uip_arp_arpin( void )
{
    d954:	b580      	push	{r7, lr}
    d956:	af00      	add	r7, sp, #0
	if( uip_len < sizeof(struct arp_hdr) )
    d958:	f64a 33b0 	movw	r3, #43952	; 0xabb0
    d95c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d960:	881b      	ldrh	r3, [r3, #0]
    d962:	2b29      	cmp	r3, #41	; 0x29
    d964:	d807      	bhi.n	d976 <uip_arp_arpin+0x22>
	{
		uip_len = 0;
    d966:	f64a 33b0 	movw	r3, #43952	; 0xabb0
    d96a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d96e:	f04f 0200 	mov.w	r2, #0
    d972:	801a      	strh	r2, [r3, #0]
		return;
    d974:	e170      	b.n	dc58 <uip_arp_arpin+0x304>
	}

	uip_len = 0;
    d976:	f64a 33b0 	movw	r3, #43952	; 0xabb0
    d97a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d97e:	f04f 0200 	mov.w	r2, #0
    d982:	801a      	strh	r2, [r3, #0]

	switch( BUF->opcode )
    d984:	f240 6314 	movw	r3, #1556	; 0x614
    d988:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d98c:	681b      	ldr	r3, [r3, #0]
    d98e:	7d1a      	ldrb	r2, [r3, #20]
    d990:	7d5b      	ldrb	r3, [r3, #21]
    d992:	ea4f 2303 	mov.w	r3, r3, lsl #8
    d996:	ea43 0302 	orr.w	r3, r3, r2
    d99a:	b29b      	uxth	r3, r3
    d99c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    d9a0:	d004      	beq.n	d9ac <uip_arp_arpin+0x58>
    d9a2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    d9a6:	f000 8112 	beq.w	dbce <uip_arp_arpin+0x27a>
			}

			break;
	}

	return;
    d9aa:	e155      	b.n	dc58 <uip_arp_arpin+0x304>
			/*    if(BUF->dipaddr[0] == uip_hostaddr[0] &&
	  		BUF->dipaddr[1] == uip_hostaddr[1]) {*/

			//PRINTF( "uip_arp_arpin: request for %d.%d.%d.%d (we are %d.%d.%d.%d)\n", BUF->dipaddr.u8[0], BUF->dipaddr.u8[1], BUF->dipaddr.u8[2],			
			//BUF->dipaddr.u8[3], uip_hostaddr.u8[0], uip_hostaddr.u8[1], uip_hostaddr.u8[2], uip_hostaddr.u8[3] );
			if( uip_ipaddr_cmp(&BUF->dipaddr, &uip_hostaddr) )
    d9ac:	f240 6314 	movw	r3, #1556	; 0x614
    d9b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d9b4:	681b      	ldr	r3, [r3, #0]
    d9b6:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
    d9ba:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    d9be:	ea4f 2303 	mov.w	r3, r3, lsl #8
    d9c2:	ea43 0302 	orr.w	r3, r3, r2
    d9c6:	b29a      	uxth	r2, r3
    d9c8:	f64c 4338 	movw	r3, #52280	; 0xcc38
    d9cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d9d0:	881b      	ldrh	r3, [r3, #0]
    d9d2:	429a      	cmp	r2, r3
    d9d4:	f040 8138 	bne.w	dc48 <uip_arp_arpin+0x2f4>
    d9d8:	f240 6314 	movw	r3, #1556	; 0x614
    d9dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d9e0:	681b      	ldr	r3, [r3, #0]
    d9e2:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
    d9e6:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
    d9ea:	ea4f 2303 	mov.w	r3, r3, lsl #8
    d9ee:	ea43 0302 	orr.w	r3, r3, r2
    d9f2:	b29a      	uxth	r2, r3
    d9f4:	f64c 4338 	movw	r3, #52280	; 0xcc38
    d9f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d9fc:	885b      	ldrh	r3, [r3, #2]
    d9fe:	429a      	cmp	r2, r3
    da00:	f040 8124 	bne.w	dc4c <uip_arp_arpin+0x2f8>
			{
				/* First, we register the one who made the request in our ARP
				table, since it is likely that we will do more communication
				with this host in the future. */
				uip_arp_update( &BUF->sipaddr, &BUF->shwaddr );
    da04:	f240 6314 	movw	r3, #1556	; 0x614
    da08:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da0c:	681b      	ldr	r3, [r3, #0]
    da0e:	f103 021c 	add.w	r2, r3, #28
    da12:	f240 6314 	movw	r3, #1556	; 0x614
    da16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da1a:	681b      	ldr	r3, [r3, #0]
    da1c:	f103 0316 	add.w	r3, r3, #22
    da20:	4610      	mov	r0, r2
    da22:	4619      	mov	r1, r3
    da24:	f7ff fe4e 	bl	d6c4 <uip_arp_update>

				BUF->opcode = HTONS( ARP_REPLY );
    da28:	f240 6314 	movw	r3, #1556	; 0x614
    da2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da30:	681b      	ldr	r3, [r3, #0]
    da32:	f04f 0200 	mov.w	r2, #0
    da36:	751a      	strb	r2, [r3, #20]
    da38:	f04f 0200 	mov.w	r2, #0
    da3c:	f042 0202 	orr.w	r2, r2, #2
    da40:	755a      	strb	r2, [r3, #21]

				memcpy( BUF->dhwaddr.addr, BUF->shwaddr.addr, 6 );
    da42:	f240 6314 	movw	r3, #1556	; 0x614
    da46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da4a:	681b      	ldr	r3, [r3, #0]
    da4c:	f103 0220 	add.w	r2, r3, #32
    da50:	f240 6314 	movw	r3, #1556	; 0x614
    da54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da58:	681b      	ldr	r3, [r3, #0]
    da5a:	f103 0316 	add.w	r3, r3, #22
    da5e:	4610      	mov	r0, r2
    da60:	4619      	mov	r1, r3
    da62:	f04f 0206 	mov.w	r2, #6
    da66:	f007 f817 	bl	14a98 <memcpy>
				memcpy( BUF->shwaddr.addr, uip_ethaddr.addr, 6 );
    da6a:	f240 6314 	movw	r3, #1556	; 0x614
    da6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da72:	681b      	ldr	r3, [r3, #0]
    da74:	f103 0316 	add.w	r3, r3, #22
    da78:	4618      	mov	r0, r3
    da7a:	f642 61ec 	movw	r1, #12012	; 0x2eec
    da7e:	f2c2 0100 	movt	r1, #8192	; 0x2000
    da82:	f04f 0206 	mov.w	r2, #6
    da86:	f007 f807 	bl	14a98 <memcpy>
				memcpy( BUF->ethhdr.src.addr, uip_ethaddr.addr, 6 );
    da8a:	f240 6314 	movw	r3, #1556	; 0x614
    da8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da92:	681b      	ldr	r3, [r3, #0]
    da94:	f103 0306 	add.w	r3, r3, #6
    da98:	4618      	mov	r0, r3
    da9a:	f642 61ec 	movw	r1, #12012	; 0x2eec
    da9e:	f2c2 0100 	movt	r1, #8192	; 0x2000
    daa2:	f04f 0206 	mov.w	r2, #6
    daa6:	f006 fff7 	bl	14a98 <memcpy>
				memcpy( BUF->ethhdr.dest.addr, BUF->dhwaddr.addr, 6 );
    daaa:	f240 6314 	movw	r3, #1556	; 0x614
    daae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dab2:	681b      	ldr	r3, [r3, #0]
    dab4:	461a      	mov	r2, r3
    dab6:	f240 6314 	movw	r3, #1556	; 0x614
    daba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dabe:	681b      	ldr	r3, [r3, #0]
    dac0:	f103 0320 	add.w	r3, r3, #32
    dac4:	4610      	mov	r0, r2
    dac6:	4619      	mov	r1, r3
    dac8:	f04f 0206 	mov.w	r2, #6
    dacc:	f006 ffe4 	bl	14a98 <memcpy>

				uip_ipaddr_copy( &BUF->dipaddr, &BUF->sipaddr );
    dad0:	f240 6314 	movw	r3, #1556	; 0x614
    dad4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dad8:	681b      	ldr	r3, [r3, #0]
    dada:	461a      	mov	r2, r3
    dadc:	f240 6314 	movw	r3, #1556	; 0x614
    dae0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dae4:	681b      	ldr	r3, [r3, #0]
    dae6:	7f1b      	ldrb	r3, [r3, #28]
    dae8:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
    daec:	f240 6314 	movw	r3, #1556	; 0x614
    daf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    daf4:	681b      	ldr	r3, [r3, #0]
    daf6:	461a      	mov	r2, r3
    daf8:	f240 6314 	movw	r3, #1556	; 0x614
    dafc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db00:	681b      	ldr	r3, [r3, #0]
    db02:	7f5b      	ldrb	r3, [r3, #29]
    db04:	f882 3027 	strb.w	r3, [r2, #39]	; 0x27
    db08:	f240 6314 	movw	r3, #1556	; 0x614
    db0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db10:	681b      	ldr	r3, [r3, #0]
    db12:	461a      	mov	r2, r3
    db14:	f240 6314 	movw	r3, #1556	; 0x614
    db18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db1c:	681b      	ldr	r3, [r3, #0]
    db1e:	7f9b      	ldrb	r3, [r3, #30]
    db20:	f882 3028 	strb.w	r3, [r2, #40]	; 0x28
    db24:	f240 6314 	movw	r3, #1556	; 0x614
    db28:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db2c:	681b      	ldr	r3, [r3, #0]
    db2e:	461a      	mov	r2, r3
    db30:	f240 6314 	movw	r3, #1556	; 0x614
    db34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db38:	681b      	ldr	r3, [r3, #0]
    db3a:	7fdb      	ldrb	r3, [r3, #31]
    db3c:	f882 3029 	strb.w	r3, [r2, #41]	; 0x29
				uip_ipaddr_copy( &BUF->sipaddr, &uip_hostaddr );
    db40:	f240 6314 	movw	r3, #1556	; 0x614
    db44:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db48:	681b      	ldr	r3, [r3, #0]
    db4a:	461a      	mov	r2, r3
    db4c:	f64c 4338 	movw	r3, #52280	; 0xcc38
    db50:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db54:	781b      	ldrb	r3, [r3, #0]
    db56:	7713      	strb	r3, [r2, #28]
    db58:	f240 6314 	movw	r3, #1556	; 0x614
    db5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db60:	681b      	ldr	r3, [r3, #0]
    db62:	461a      	mov	r2, r3
    db64:	f64c 4338 	movw	r3, #52280	; 0xcc38
    db68:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db6c:	785b      	ldrb	r3, [r3, #1]
    db6e:	7753      	strb	r3, [r2, #29]
    db70:	f240 6314 	movw	r3, #1556	; 0x614
    db74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db78:	681b      	ldr	r3, [r3, #0]
    db7a:	461a      	mov	r2, r3
    db7c:	f64c 4338 	movw	r3, #52280	; 0xcc38
    db80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db84:	789b      	ldrb	r3, [r3, #2]
    db86:	7793      	strb	r3, [r2, #30]
    db88:	f240 6314 	movw	r3, #1556	; 0x614
    db8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db90:	681b      	ldr	r3, [r3, #0]
    db92:	461a      	mov	r2, r3
    db94:	f64c 4338 	movw	r3, #52280	; 0xcc38
    db98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db9c:	78db      	ldrb	r3, [r3, #3]
    db9e:	77d3      	strb	r3, [r2, #31]

				BUF->ethhdr.type = HTONS( UIP_ETHTYPE_ARP );
    dba0:	f240 6314 	movw	r3, #1556	; 0x614
    dba4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dba8:	681b      	ldr	r3, [r3, #0]
    dbaa:	f04f 0200 	mov.w	r2, #0
    dbae:	f042 0208 	orr.w	r2, r2, #8
    dbb2:	731a      	strb	r2, [r3, #12]
    dbb4:	f04f 0200 	mov.w	r2, #0
    dbb8:	f042 0206 	orr.w	r2, r2, #6
    dbbc:	735a      	strb	r2, [r3, #13]
				uip_len = sizeof( struct arp_hdr );
    dbbe:	f64a 33b0 	movw	r3, #43952	; 0xabb0
    dbc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dbc6:	f04f 022a 	mov.w	r2, #42	; 0x2a
    dbca:	801a      	strh	r2, [r3, #0]
			}

			break;
    dbcc:	e03f      	b.n	dc4e <uip_arp_arpin+0x2fa>

		case HTONS( ARP_REPLY ):
			/* ARP reply. We insert or update the ARP table if it was meant
			for us. */
			if( uip_ipaddr_cmp(&BUF->dipaddr, &uip_hostaddr) )
    dbce:	f240 6314 	movw	r3, #1556	; 0x614
    dbd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dbd6:	681b      	ldr	r3, [r3, #0]
    dbd8:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
    dbdc:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    dbe0:	ea4f 2303 	mov.w	r3, r3, lsl #8
    dbe4:	ea43 0302 	orr.w	r3, r3, r2
    dbe8:	b29a      	uxth	r2, r3
    dbea:	f64c 4338 	movw	r3, #52280	; 0xcc38
    dbee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dbf2:	881b      	ldrh	r3, [r3, #0]
    dbf4:	429a      	cmp	r2, r3
    dbf6:	d12c      	bne.n	dc52 <uip_arp_arpin+0x2fe>
    dbf8:	f240 6314 	movw	r3, #1556	; 0x614
    dbfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc00:	681b      	ldr	r3, [r3, #0]
    dc02:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
    dc06:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
    dc0a:	ea4f 2303 	mov.w	r3, r3, lsl #8
    dc0e:	ea43 0302 	orr.w	r3, r3, r2
    dc12:	b29a      	uxth	r2, r3
    dc14:	f64c 4338 	movw	r3, #52280	; 0xcc38
    dc18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc1c:	885b      	ldrh	r3, [r3, #2]
    dc1e:	429a      	cmp	r2, r3
    dc20:	d119      	bne.n	dc56 <uip_arp_arpin+0x302>
			{
				uip_arp_update( &BUF->sipaddr, &BUF->shwaddr );
    dc22:	f240 6314 	movw	r3, #1556	; 0x614
    dc26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc2a:	681b      	ldr	r3, [r3, #0]
    dc2c:	f103 021c 	add.w	r2, r3, #28
    dc30:	f240 6314 	movw	r3, #1556	; 0x614
    dc34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc38:	681b      	ldr	r3, [r3, #0]
    dc3a:	f103 0316 	add.w	r3, r3, #22
    dc3e:	4610      	mov	r0, r2
    dc40:	4619      	mov	r1, r3
    dc42:	f7ff fd3f 	bl	d6c4 <uip_arp_update>
			}

			break;
	}

	return;
    dc46:	e007      	b.n	dc58 <uip_arp_arpin+0x304>

				BUF->ethhdr.type = HTONS( UIP_ETHTYPE_ARP );
				uip_len = sizeof( struct arp_hdr );
			}

			break;
    dc48:	bf00      	nop
    dc4a:	e000      	b.n	dc4e <uip_arp_arpin+0x2fa>
    dc4c:	bf00      	nop
			}

			break;
	}

	return;
    dc4e:	bf00      	nop
    dc50:	e002      	b.n	dc58 <uip_arp_arpin+0x304>
    dc52:	bf00      	nop
    dc54:	e000      	b.n	dc58 <uip_arp_arpin+0x304>
    dc56:	bf00      	nop
}
    dc58:	bd80      	pop	{r7, pc}
    dc5a:	bf00      	nop

0000dc5c <uip_arp_out>:
 * uip_len.
 */

/*-----------------------------------------------------------------------------------*/
void uip_arp_out( void )
{
    dc5c:	b580      	push	{r7, lr}
    dc5e:	b082      	sub	sp, #8
    dc60:	af00      	add	r7, sp, #0

     If not ARP table entry is found, we overwrite the original IP
     packet with an ARP request for the IP address. */

	/* First check if destination is a local broadcast. */
	if( uip_ipaddr_cmp(&IPBUF->destipaddr, &uip_broadcast_addr) )
    dc62:	f240 6314 	movw	r3, #1556	; 0x614
    dc66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc6a:	681b      	ldr	r3, [r3, #0]
    dc6c:	7f9a      	ldrb	r2, [r3, #30]
    dc6e:	7fdb      	ldrb	r3, [r3, #31]
    dc70:	ea4f 2303 	mov.w	r3, r3, lsl #8
    dc74:	ea43 0302 	orr.w	r3, r3, r2
    dc78:	b29a      	uxth	r2, r3
    dc7a:	f24b 33e8 	movw	r3, #46056	; 0xb3e8
    dc7e:	f2c0 0301 	movt	r3, #1
    dc82:	881b      	ldrh	r3, [r3, #0]
    dc84:	429a      	cmp	r2, r3
    dc86:	d123      	bne.n	dcd0 <uip_arp_out+0x74>
    dc88:	f240 6314 	movw	r3, #1556	; 0x614
    dc8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc90:	681b      	ldr	r3, [r3, #0]
    dc92:	f893 2020 	ldrb.w	r2, [r3, #32]
    dc96:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    dc9a:	ea4f 2303 	mov.w	r3, r3, lsl #8
    dc9e:	ea43 0302 	orr.w	r3, r3, r2
    dca2:	b29a      	uxth	r2, r3
    dca4:	f24b 33e8 	movw	r3, #46056	; 0xb3e8
    dca8:	f2c0 0301 	movt	r3, #1
    dcac:	885b      	ldrh	r3, [r3, #2]
    dcae:	429a      	cmp	r2, r3
    dcb0:	d10e      	bne.n	dcd0 <uip_arp_out+0x74>
	{
		memcpy( IPBUF->ethhdr.dest.addr, broadcast_ethaddr.addr, 6 );
    dcb2:	f240 6314 	movw	r3, #1556	; 0x614
    dcb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dcba:	681b      	ldr	r3, [r3, #0]
    dcbc:	4618      	mov	r0, r3
    dcbe:	f24b 31f0 	movw	r1, #46064	; 0xb3f0
    dcc2:	f2c0 0101 	movt	r1, #1
    dcc6:	f04f 0206 	mov.w	r2, #6
    dcca:	f006 fee5 	bl	14a98 <memcpy>

     If not ARP table entry is found, we overwrite the original IP
     packet with an ARP request for the IP address. */

	/* First check if destination is a local broadcast. */
	if( uip_ipaddr_cmp(&IPBUF->destipaddr, &uip_broadcast_addr) )
    dcce:	e1db      	b.n	e088 <uip_arp_out+0x42c>
		memcpy( IPBUF->ethhdr.dest.addr, broadcast_ethaddr.addr, 6 );
	}
	else
	{
		/* Check if the destination address is on the local network. */
		if( !uip_ipaddr_maskcmp(&IPBUF->destipaddr, &uip_hostaddr, &uip_netmask) )
    dcd0:	f240 6314 	movw	r3, #1556	; 0x614
    dcd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dcd8:	681b      	ldr	r3, [r3, #0]
    dcda:	f103 031e 	add.w	r3, r3, #30
    dcde:	881a      	ldrh	r2, [r3, #0]
    dce0:	f64c 4338 	movw	r3, #52280	; 0xcc38
    dce4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dce8:	881b      	ldrh	r3, [r3, #0]
    dcea:	ea82 0303 	eor.w	r3, r2, r3
    dcee:	b29a      	uxth	r2, r3
    dcf0:	f64c 4334 	movw	r3, #52276	; 0xcc34
    dcf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dcf8:	881b      	ldrh	r3, [r3, #0]
    dcfa:	ea02 0303 	and.w	r3, r2, r3
    dcfe:	b29b      	uxth	r3, r3
    dd00:	2b00      	cmp	r3, #0
    dd02:	d113      	bne.n	dd2c <uip_arp_out+0xd0>
    dd04:	f240 6314 	movw	r3, #1556	; 0x614
    dd08:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd0c:	681b      	ldr	r3, [r3, #0]
    dd0e:	f103 0320 	add.w	r3, r3, #32
    dd12:	881a      	ldrh	r2, [r3, #0]
    dd14:	4b52      	ldr	r3, [pc, #328]	; (de60 <uip_arp_out+0x204>)
    dd16:	881b      	ldrh	r3, [r3, #0]
    dd18:	ea82 0303 	eor.w	r3, r2, r3
    dd1c:	b29a      	uxth	r2, r3
    dd1e:	4b51      	ldr	r3, [pc, #324]	; (de64 <uip_arp_out+0x208>)
    dd20:	881b      	ldrh	r3, [r3, #0]
    dd22:	ea02 0303 	and.w	r3, r2, r3
    dd26:	b29b      	uxth	r3, r3
    dd28:	2b00      	cmp	r3, #0
    dd2a:	d028      	beq.n	dd7e <uip_arp_out+0x122>
		{
			/* Destination address was not on the local network, so we need to
	 use the default router's IP address instead of the destination
	 address when determining the MAC address. */
			uip_ipaddr_copy( &ipaddr, &uip_draddr );
    dd2c:	f64c 33f8 	movw	r3, #52216	; 0xcbf8
    dd30:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd34:	781a      	ldrb	r2, [r3, #0]
    dd36:	f642 7364 	movw	r3, #12132	; 0x2f64
    dd3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd3e:	701a      	strb	r2, [r3, #0]
    dd40:	f64c 33f8 	movw	r3, #52216	; 0xcbf8
    dd44:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd48:	785a      	ldrb	r2, [r3, #1]
    dd4a:	f642 7364 	movw	r3, #12132	; 0x2f64
    dd4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd52:	705a      	strb	r2, [r3, #1]
    dd54:	f64c 33f8 	movw	r3, #52216	; 0xcbf8
    dd58:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd5c:	789a      	ldrb	r2, [r3, #2]
    dd5e:	f642 7364 	movw	r3, #12132	; 0x2f64
    dd62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd66:	709a      	strb	r2, [r3, #2]
    dd68:	f64c 33f8 	movw	r3, #52216	; 0xcbf8
    dd6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd70:	78da      	ldrb	r2, [r3, #3]
    dd72:	f642 7364 	movw	r3, #12132	; 0x2f64
    dd76:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd7a:	70da      	strb	r2, [r3, #3]
		memcpy( IPBUF->ethhdr.dest.addr, broadcast_ethaddr.addr, 6 );
	}
	else
	{
		/* Check if the destination address is on the local network. */
		if( !uip_ipaddr_maskcmp(&IPBUF->destipaddr, &uip_hostaddr, &uip_netmask) )
    dd7c:	e02d      	b.n	ddda <uip_arp_out+0x17e>
			uip_ipaddr_copy( &ipaddr, &uip_draddr );
		}
		else
		{
			/* Else, we use the destination IP address. */
			uip_ipaddr_copy( &ipaddr, &IPBUF->destipaddr );
    dd7e:	f240 6314 	movw	r3, #1556	; 0x614
    dd82:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd86:	681b      	ldr	r3, [r3, #0]
    dd88:	7f9a      	ldrb	r2, [r3, #30]
    dd8a:	f642 7364 	movw	r3, #12132	; 0x2f64
    dd8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd92:	701a      	strb	r2, [r3, #0]
    dd94:	f240 6314 	movw	r3, #1556	; 0x614
    dd98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd9c:	681b      	ldr	r3, [r3, #0]
    dd9e:	7fda      	ldrb	r2, [r3, #31]
    dda0:	f642 7364 	movw	r3, #12132	; 0x2f64
    dda4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dda8:	705a      	strb	r2, [r3, #1]
    ddaa:	f240 6314 	movw	r3, #1556	; 0x614
    ddae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ddb2:	681b      	ldr	r3, [r3, #0]
    ddb4:	f893 2020 	ldrb.w	r2, [r3, #32]
    ddb8:	f642 7364 	movw	r3, #12132	; 0x2f64
    ddbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ddc0:	709a      	strb	r2, [r3, #2]
    ddc2:	f240 6314 	movw	r3, #1556	; 0x614
    ddc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ddca:	681b      	ldr	r3, [r3, #0]
    ddcc:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
    ddd0:	f642 7364 	movw	r3, #12132	; 0x2f64
    ddd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ddd8:	70da      	strb	r2, [r3, #3]
		}

		for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    ddda:	f642 7368 	movw	r3, #12136	; 0x2f68
    ddde:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dde2:	f04f 0200 	mov.w	r2, #0
    dde6:	701a      	strb	r2, [r3, #0]
    dde8:	e031      	b.n	de4e <uip_arp_out+0x1f2>
		{
			tabptr = &arp_table[i];
    ddea:	f642 7368 	movw	r3, #12136	; 0x2f68
    ddee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ddf2:	781b      	ldrb	r3, [r3, #0]
    ddf4:	461a      	mov	r2, r3
    ddf6:	4613      	mov	r3, r2
    ddf8:	ea4f 0343 	mov.w	r3, r3, lsl #1
    ddfc:	4413      	add	r3, r2
    ddfe:	ea4f 0383 	mov.w	r3, r3, lsl #2
    de02:	461a      	mov	r2, r3
    de04:	f642 7304 	movw	r3, #12036	; 0x2f04
    de08:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de0c:	4413      	add	r3, r2
    de0e:	607b      	str	r3, [r7, #4]
			if( uip_ipaddr_cmp(&ipaddr, &tabptr->ipaddr) )
    de10:	f642 7364 	movw	r3, #12132	; 0x2f64
    de14:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de18:	881a      	ldrh	r2, [r3, #0]
    de1a:	687b      	ldr	r3, [r7, #4]
    de1c:	881b      	ldrh	r3, [r3, #0]
    de1e:	429a      	cmp	r2, r3
    de20:	d108      	bne.n	de34 <uip_arp_out+0x1d8>
    de22:	f642 7364 	movw	r3, #12132	; 0x2f64
    de26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de2a:	885a      	ldrh	r2, [r3, #2]
    de2c:	687b      	ldr	r3, [r7, #4]
    de2e:	885b      	ldrh	r3, [r3, #2]
    de30:	429a      	cmp	r2, r3
    de32:	d019      	beq.n	de68 <uip_arp_out+0x20c>
		{
			/* Else, we use the destination IP address. */
			uip_ipaddr_copy( &ipaddr, &IPBUF->destipaddr );
		}

		for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    de34:	f642 7368 	movw	r3, #12136	; 0x2f68
    de38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de3c:	781b      	ldrb	r3, [r3, #0]
    de3e:	f103 0301 	add.w	r3, r3, #1
    de42:	b2da      	uxtb	r2, r3
    de44:	f642 7368 	movw	r3, #12136	; 0x2f68
    de48:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de4c:	701a      	strb	r2, [r3, #0]
    de4e:	f642 7368 	movw	r3, #12136	; 0x2f68
    de52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de56:	781b      	ldrb	r3, [r3, #0]
    de58:	2b07      	cmp	r3, #7
    de5a:	d9c6      	bls.n	ddea <uip_arp_out+0x18e>
    de5c:	e005      	b.n	de6a <uip_arp_out+0x20e>
    de5e:	bf00      	nop
    de60:	2000cc3a 	.word	0x2000cc3a
    de64:	2000cc36 	.word	0x2000cc36
		{
			tabptr = &arp_table[i];
			if( uip_ipaddr_cmp(&ipaddr, &tabptr->ipaddr) )
			{
				break;
    de68:	bf00      	nop
			}
		}

		if( i == UIP_ARPTAB_SIZE )
    de6a:	f642 7368 	movw	r3, #12136	; 0x2f68
    de6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de72:	781b      	ldrb	r3, [r3, #0]
    de74:	2b08      	cmp	r3, #8
    de76:	f040 80f8 	bne.w	e06a <uip_arp_out+0x40e>
		{
			/* The destination address was not in our ARP table, so we
	 overwrite the IP packet with an ARP request. */
			memset( BUF->ethhdr.dest.addr, 0xff, 6 );
    de7a:	f240 6314 	movw	r3, #1556	; 0x614
    de7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de82:	681b      	ldr	r3, [r3, #0]
    de84:	4618      	mov	r0, r3
    de86:	f04f 01ff 	mov.w	r1, #255	; 0xff
    de8a:	f04f 0206 	mov.w	r2, #6
    de8e:	f006 fecb 	bl	14c28 <memset>
			memset( BUF->dhwaddr.addr, 0x00, 6 );
    de92:	f240 6314 	movw	r3, #1556	; 0x614
    de96:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de9a:	681b      	ldr	r3, [r3, #0]
    de9c:	f103 0320 	add.w	r3, r3, #32
    dea0:	4618      	mov	r0, r3
    dea2:	f04f 0100 	mov.w	r1, #0
    dea6:	f04f 0206 	mov.w	r2, #6
    deaa:	f006 febd 	bl	14c28 <memset>
			memcpy( BUF->ethhdr.src.addr, uip_ethaddr.addr, 6 );
    deae:	f240 6314 	movw	r3, #1556	; 0x614
    deb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    deb6:	681b      	ldr	r3, [r3, #0]
    deb8:	f103 0306 	add.w	r3, r3, #6
    debc:	4618      	mov	r0, r3
    debe:	f642 61ec 	movw	r1, #12012	; 0x2eec
    dec2:	f2c2 0100 	movt	r1, #8192	; 0x2000
    dec6:	f04f 0206 	mov.w	r2, #6
    deca:	f006 fde5 	bl	14a98 <memcpy>
			memcpy( BUF->shwaddr.addr, uip_ethaddr.addr, 6 );
    dece:	f240 6314 	movw	r3, #1556	; 0x614
    ded2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ded6:	681b      	ldr	r3, [r3, #0]
    ded8:	f103 0316 	add.w	r3, r3, #22
    dedc:	4618      	mov	r0, r3
    dede:	f642 61ec 	movw	r1, #12012	; 0x2eec
    dee2:	f2c2 0100 	movt	r1, #8192	; 0x2000
    dee6:	f04f 0206 	mov.w	r2, #6
    deea:	f006 fdd5 	bl	14a98 <memcpy>

			uip_ipaddr_copy( &BUF->dipaddr, &ipaddr );
    deee:	f240 6314 	movw	r3, #1556	; 0x614
    def2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    def6:	681b      	ldr	r3, [r3, #0]
    def8:	461a      	mov	r2, r3
    defa:	f642 7364 	movw	r3, #12132	; 0x2f64
    defe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df02:	781b      	ldrb	r3, [r3, #0]
    df04:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
    df08:	f240 6314 	movw	r3, #1556	; 0x614
    df0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df10:	681b      	ldr	r3, [r3, #0]
    df12:	461a      	mov	r2, r3
    df14:	f642 7364 	movw	r3, #12132	; 0x2f64
    df18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df1c:	785b      	ldrb	r3, [r3, #1]
    df1e:	f882 3027 	strb.w	r3, [r2, #39]	; 0x27
    df22:	f240 6314 	movw	r3, #1556	; 0x614
    df26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df2a:	681b      	ldr	r3, [r3, #0]
    df2c:	461a      	mov	r2, r3
    df2e:	f642 7364 	movw	r3, #12132	; 0x2f64
    df32:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df36:	789b      	ldrb	r3, [r3, #2]
    df38:	f882 3028 	strb.w	r3, [r2, #40]	; 0x28
    df3c:	f240 6314 	movw	r3, #1556	; 0x614
    df40:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df44:	681b      	ldr	r3, [r3, #0]
    df46:	461a      	mov	r2, r3
    df48:	f642 7364 	movw	r3, #12132	; 0x2f64
    df4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df50:	78db      	ldrb	r3, [r3, #3]
    df52:	f882 3029 	strb.w	r3, [r2, #41]	; 0x29
			uip_ipaddr_copy( &BUF->sipaddr, &uip_hostaddr );
    df56:	f240 6314 	movw	r3, #1556	; 0x614
    df5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df5e:	681b      	ldr	r3, [r3, #0]
    df60:	461a      	mov	r2, r3
    df62:	f64c 4338 	movw	r3, #52280	; 0xcc38
    df66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df6a:	781b      	ldrb	r3, [r3, #0]
    df6c:	7713      	strb	r3, [r2, #28]
    df6e:	f240 6314 	movw	r3, #1556	; 0x614
    df72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df76:	681b      	ldr	r3, [r3, #0]
    df78:	461a      	mov	r2, r3
    df7a:	f64c 4338 	movw	r3, #52280	; 0xcc38
    df7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df82:	785b      	ldrb	r3, [r3, #1]
    df84:	7753      	strb	r3, [r2, #29]
    df86:	f240 6314 	movw	r3, #1556	; 0x614
    df8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df8e:	681b      	ldr	r3, [r3, #0]
    df90:	461a      	mov	r2, r3
    df92:	f64c 4338 	movw	r3, #52280	; 0xcc38
    df96:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df9a:	789b      	ldrb	r3, [r3, #2]
    df9c:	7793      	strb	r3, [r2, #30]
    df9e:	f240 6314 	movw	r3, #1556	; 0x614
    dfa2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dfa6:	681b      	ldr	r3, [r3, #0]
    dfa8:	461a      	mov	r2, r3
    dfaa:	f64c 4338 	movw	r3, #52280	; 0xcc38
    dfae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dfb2:	78db      	ldrb	r3, [r3, #3]
    dfb4:	77d3      	strb	r3, [r2, #31]
			BUF->opcode = HTONS( ARP_REQUEST ); /* ARP request. */
    dfb6:	f240 6314 	movw	r3, #1556	; 0x614
    dfba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dfbe:	681b      	ldr	r3, [r3, #0]
    dfc0:	f04f 0200 	mov.w	r2, #0
    dfc4:	751a      	strb	r2, [r3, #20]
    dfc6:	f04f 0200 	mov.w	r2, #0
    dfca:	f042 0201 	orr.w	r2, r2, #1
    dfce:	755a      	strb	r2, [r3, #21]
			BUF->hwtype = HTONS( ARP_HWTYPE_ETH );
    dfd0:	f240 6314 	movw	r3, #1556	; 0x614
    dfd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dfd8:	681b      	ldr	r3, [r3, #0]
    dfda:	f04f 0200 	mov.w	r2, #0
    dfde:	739a      	strb	r2, [r3, #14]
    dfe0:	f04f 0200 	mov.w	r2, #0
    dfe4:	f042 0201 	orr.w	r2, r2, #1
    dfe8:	73da      	strb	r2, [r3, #15]
			BUF->protocol = HTONS( UIP_ETHTYPE_IP );
    dfea:	f240 6314 	movw	r3, #1556	; 0x614
    dfee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dff2:	681b      	ldr	r3, [r3, #0]
    dff4:	f04f 0200 	mov.w	r2, #0
    dff8:	f042 0208 	orr.w	r2, r2, #8
    dffc:	741a      	strb	r2, [r3, #16]
    dffe:	f04f 0200 	mov.w	r2, #0
    e002:	745a      	strb	r2, [r3, #17]
			BUF->hwlen = 6;
    e004:	f240 6314 	movw	r3, #1556	; 0x614
    e008:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e00c:	681b      	ldr	r3, [r3, #0]
    e00e:	f04f 0206 	mov.w	r2, #6
    e012:	749a      	strb	r2, [r3, #18]
			BUF->protolen = 4;
    e014:	f240 6314 	movw	r3, #1556	; 0x614
    e018:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e01c:	681b      	ldr	r3, [r3, #0]
    e01e:	f04f 0204 	mov.w	r2, #4
    e022:	74da      	strb	r2, [r3, #19]
			BUF->ethhdr.type = HTONS( UIP_ETHTYPE_ARP );
    e024:	f240 6314 	movw	r3, #1556	; 0x614
    e028:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e02c:	681b      	ldr	r3, [r3, #0]
    e02e:	f04f 0200 	mov.w	r2, #0
    e032:	f042 0208 	orr.w	r2, r2, #8
    e036:	731a      	strb	r2, [r3, #12]
    e038:	f04f 0200 	mov.w	r2, #0
    e03c:	f042 0206 	orr.w	r2, r2, #6
    e040:	735a      	strb	r2, [r3, #13]

			uip_appdata = &uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN];
    e042:	f240 6314 	movw	r3, #1556	; 0x614
    e046:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e04a:	681b      	ldr	r3, [r3, #0]
    e04c:	f103 0236 	add.w	r2, r3, #54	; 0x36
    e050:	f64a 33c0 	movw	r3, #43968	; 0xabc0
    e054:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e058:	601a      	str	r2, [r3, #0]

			uip_len = sizeof( struct arp_hdr );
    e05a:	f64a 33b0 	movw	r3, #43952	; 0xabb0
    e05e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e062:	f04f 022a 	mov.w	r2, #42	; 0x2a
    e066:	801a      	strh	r2, [r3, #0]
			return;
    e068:	e038      	b.n	e0dc <uip_arp_out+0x480>
		}

		/* Build an ethernet header. */
		memcpy( IPBUF->ethhdr.dest.addr, tabptr->ethaddr.addr, 6 );
    e06a:	f240 6314 	movw	r3, #1556	; 0x614
    e06e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e072:	681b      	ldr	r3, [r3, #0]
    e074:	461a      	mov	r2, r3
    e076:	687b      	ldr	r3, [r7, #4]
    e078:	f103 0304 	add.w	r3, r3, #4
    e07c:	4610      	mov	r0, r2
    e07e:	4619      	mov	r1, r3
    e080:	f04f 0206 	mov.w	r2, #6
    e084:	f006 fd08 	bl	14a98 <memcpy>
	}

	memcpy( IPBUF->ethhdr.src.addr, uip_ethaddr.addr, 6 );
    e088:	f240 6314 	movw	r3, #1556	; 0x614
    e08c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e090:	681b      	ldr	r3, [r3, #0]
    e092:	f103 0306 	add.w	r3, r3, #6
    e096:	4618      	mov	r0, r3
    e098:	f642 61ec 	movw	r1, #12012	; 0x2eec
    e09c:	f2c2 0100 	movt	r1, #8192	; 0x2000
    e0a0:	f04f 0206 	mov.w	r2, #6
    e0a4:	f006 fcf8 	bl	14a98 <memcpy>

	IPBUF->ethhdr.type = HTONS( UIP_ETHTYPE_IP );
    e0a8:	f240 6314 	movw	r3, #1556	; 0x614
    e0ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0b0:	681b      	ldr	r3, [r3, #0]
    e0b2:	f04f 0200 	mov.w	r2, #0
    e0b6:	f042 0208 	orr.w	r2, r2, #8
    e0ba:	731a      	strb	r2, [r3, #12]
    e0bc:	f04f 0200 	mov.w	r2, #0
    e0c0:	735a      	strb	r2, [r3, #13]

	uip_len += sizeof( struct uip_eth_hdr );
    e0c2:	f64a 33b0 	movw	r3, #43952	; 0xabb0
    e0c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0ca:	881b      	ldrh	r3, [r3, #0]
    e0cc:	f103 030e 	add.w	r3, r3, #14
    e0d0:	b29a      	uxth	r2, r3
    e0d2:	f64a 33b0 	movw	r3, #43952	; 0xabb0
    e0d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0da:	801a      	strh	r2, [r3, #0]
}
    e0dc:	f107 0708 	add.w	r7, r7, #8
    e0e0:	46bd      	mov	sp, r7
    e0e2:	bd80      	pop	{r7, pc}

0000e0e4 <httpd_fs_strcmp>:
static u16_t	count[HTTPD_FS_NUMFILES];
#endif /* HTTPD_FS_STATISTICS */

/*-----------------------------------------------------------------------------------*/
static u8_t httpd_fs_strcmp( const char *str1, const char *str2 )
{
    e0e4:	b480      	push	{r7}
    e0e6:	b085      	sub	sp, #20
    e0e8:	af00      	add	r7, sp, #0
    e0ea:	6078      	str	r0, [r7, #4]
    e0ec:	6039      	str	r1, [r7, #0]
	u8_t	i;
	i = 0;
    e0ee:	f04f 0300 	mov.w	r3, #0
    e0f2:	73fb      	strb	r3, [r7, #15]
loop:
	if( str2[i] == 0 || str1[i] == '\r' || str1[i] == '\n' )
    e0f4:	7bfa      	ldrb	r2, [r7, #15]
    e0f6:	683b      	ldr	r3, [r7, #0]
    e0f8:	4413      	add	r3, r2
    e0fa:	781b      	ldrb	r3, [r3, #0]
    e0fc:	2b00      	cmp	r3, #0
    e0fe:	d00b      	beq.n	e118 <httpd_fs_strcmp+0x34>
    e100:	7bfa      	ldrb	r2, [r7, #15]
    e102:	687b      	ldr	r3, [r7, #4]
    e104:	4413      	add	r3, r2
    e106:	781b      	ldrb	r3, [r3, #0]
    e108:	2b0d      	cmp	r3, #13
    e10a:	d005      	beq.n	e118 <httpd_fs_strcmp+0x34>
    e10c:	7bfa      	ldrb	r2, [r7, #15]
    e10e:	687b      	ldr	r3, [r7, #4]
    e110:	4413      	add	r3, r2
    e112:	781b      	ldrb	r3, [r3, #0]
    e114:	2b0a      	cmp	r3, #10
    e116:	d102      	bne.n	e11e <httpd_fs_strcmp+0x3a>
	{
		return 0;
    e118:	f04f 0300 	mov.w	r3, #0
    e11c:	e011      	b.n	e142 <httpd_fs_strcmp+0x5e>
	}

	if( str1[i] != str2[i] )
    e11e:	7bfa      	ldrb	r2, [r7, #15]
    e120:	687b      	ldr	r3, [r7, #4]
    e122:	4413      	add	r3, r2
    e124:	781a      	ldrb	r2, [r3, #0]
    e126:	7bf9      	ldrb	r1, [r7, #15]
    e128:	683b      	ldr	r3, [r7, #0]
    e12a:	440b      	add	r3, r1
    e12c:	781b      	ldrb	r3, [r3, #0]
    e12e:	429a      	cmp	r2, r3
    e130:	d002      	beq.n	e138 <httpd_fs_strcmp+0x54>
	{
		return 1;
    e132:	f04f 0301 	mov.w	r3, #1
    e136:	e004      	b.n	e142 <httpd_fs_strcmp+0x5e>
	}

	++i;
    e138:	7bfb      	ldrb	r3, [r7, #15]
    e13a:	f103 0301 	add.w	r3, r3, #1
    e13e:	73fb      	strb	r3, [r7, #15]
	goto loop;
    e140:	e7d8      	b.n	e0f4 <httpd_fs_strcmp+0x10>
}
    e142:	4618      	mov	r0, r3
    e144:	f107 0714 	add.w	r7, r7, #20
    e148:	46bd      	mov	sp, r7
    e14a:	bc80      	pop	{r7}
    e14c:	4770      	bx	lr
    e14e:	bf00      	nop

0000e150 <httpd_fs_open>:

/*-----------------------------------------------------------------------------------*/
int httpd_fs_open( const char *name, struct httpd_fs_file *file )
{
    e150:	b580      	push	{r7, lr}
    e152:	b084      	sub	sp, #16
    e154:	af00      	add	r7, sp, #0
    e156:	6078      	str	r0, [r7, #4]
    e158:	6039      	str	r1, [r7, #0]
#if HTTPD_FS_STATISTICS
	u16_t								i = 0;
    e15a:	f04f 0300 	mov.w	r3, #0
    e15e:	817b      	strh	r3, [r7, #10]
#endif /* HTTPD_FS_STATISTICS */
	struct httpd_fsdata_file_noconst	*f;

	for( f = ( struct httpd_fsdata_file_noconst * ) HTTPD_FS_ROOT; f != NULL; f = ( struct httpd_fsdata_file_noconst * ) f->next )
    e160:	f246 737c 	movw	r3, #26492	; 0x677c
    e164:	f2c0 0302 	movt	r3, #2
    e168:	60fb      	str	r3, [r7, #12]
    e16a:	e02a      	b.n	e1c2 <httpd_fs_open+0x72>
	{
		if( httpd_fs_strcmp(name, f->name) == 0 )
    e16c:	68fb      	ldr	r3, [r7, #12]
    e16e:	685b      	ldr	r3, [r3, #4]
    e170:	6878      	ldr	r0, [r7, #4]
    e172:	4619      	mov	r1, r3
    e174:	f7ff ffb6 	bl	e0e4 <httpd_fs_strcmp>
    e178:	4603      	mov	r3, r0
    e17a:	2b00      	cmp	r3, #0
    e17c:	d11a      	bne.n	e1b4 <httpd_fs_open+0x64>
		{
			file->data = f->data;
    e17e:	68fb      	ldr	r3, [r7, #12]
    e180:	689a      	ldr	r2, [r3, #8]
    e182:	683b      	ldr	r3, [r7, #0]
    e184:	601a      	str	r2, [r3, #0]
			file->len = f->len;
    e186:	68fb      	ldr	r3, [r7, #12]
    e188:	68da      	ldr	r2, [r3, #12]
    e18a:	683b      	ldr	r3, [r7, #0]
    e18c:	605a      	str	r2, [r3, #4]
#if HTTPD_FS_STATISTICS
			++count[i];
    e18e:	897a      	ldrh	r2, [r7, #10]
    e190:	f642 736c 	movw	r3, #12140	; 0x2f6c
    e194:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e198:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    e19c:	f103 0301 	add.w	r3, r3, #1
    e1a0:	b299      	uxth	r1, r3
    e1a2:	f642 736c 	movw	r3, #12140	; 0x2f6c
    e1a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1aa:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
#endif /* HTTPD_FS_STATISTICS */
			return 1;
    e1ae:	f04f 0301 	mov.w	r3, #1
    e1b2:	e00b      	b.n	e1cc <httpd_fs_open+0x7c>
		}

#if HTTPD_FS_STATISTICS
		++i;
    e1b4:	897b      	ldrh	r3, [r7, #10]
    e1b6:	f103 0301 	add.w	r3, r3, #1
    e1ba:	817b      	strh	r3, [r7, #10]
#if HTTPD_FS_STATISTICS
	u16_t								i = 0;
#endif /* HTTPD_FS_STATISTICS */
	struct httpd_fsdata_file_noconst	*f;

	for( f = ( struct httpd_fsdata_file_noconst * ) HTTPD_FS_ROOT; f != NULL; f = ( struct httpd_fsdata_file_noconst * ) f->next )
    e1bc:	68fb      	ldr	r3, [r7, #12]
    e1be:	681b      	ldr	r3, [r3, #0]
    e1c0:	60fb      	str	r3, [r7, #12]
    e1c2:	68fb      	ldr	r3, [r7, #12]
    e1c4:	2b00      	cmp	r3, #0
    e1c6:	d1d1      	bne.n	e16c <httpd_fs_open+0x1c>
#if HTTPD_FS_STATISTICS
		++i;
#endif /* HTTPD_FS_STATISTICS */
	}

	return 0;
    e1c8:	f04f 0300 	mov.w	r3, #0
}
    e1cc:	4618      	mov	r0, r3
    e1ce:	f107 0710 	add.w	r7, r7, #16
    e1d2:	46bd      	mov	sp, r7
    e1d4:	bd80      	pop	{r7, pc}
    e1d6:	bf00      	nop

0000e1d8 <httpd_fs_init>:

/*-----------------------------------------------------------------------------------*/
void httpd_fs_init( void )
{
    e1d8:	b480      	push	{r7}
    e1da:	b083      	sub	sp, #12
    e1dc:	af00      	add	r7, sp, #0
#if HTTPD_FS_STATISTICS
	u16_t	i;
	for( i = 0; i < HTTPD_FS_NUMFILES; i++ )
    e1de:	f04f 0300 	mov.w	r3, #0
    e1e2:	80fb      	strh	r3, [r7, #6]
    e1e4:	e00c      	b.n	e200 <httpd_fs_init+0x28>
	{
		count[i] = 0;
    e1e6:	88fa      	ldrh	r2, [r7, #6]
    e1e8:	f642 736c 	movw	r3, #12140	; 0x2f6c
    e1ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1f0:	f04f 0100 	mov.w	r1, #0
    e1f4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
/*-----------------------------------------------------------------------------------*/
void httpd_fs_init( void )
{
#if HTTPD_FS_STATISTICS
	u16_t	i;
	for( i = 0; i < HTTPD_FS_NUMFILES; i++ )
    e1f8:	88fb      	ldrh	r3, [r7, #6]
    e1fa:	f103 0301 	add.w	r3, r3, #1
    e1fe:	80fb      	strh	r3, [r7, #6]
    e200:	88fb      	ldrh	r3, [r7, #6]
    e202:	2b12      	cmp	r3, #18
    e204:	d9ef      	bls.n	e1e6 <httpd_fs_init+0xe>
	{
		count[i] = 0;
	}

#endif /* HTTPD_FS_STATISTICS */
}
    e206:	f107 070c 	add.w	r7, r7, #12
    e20a:	46bd      	mov	sp, r7
    e20c:	bc80      	pop	{r7}
    e20e:	4770      	bx	lr

0000e210 <httpd_fs_count>:

/*-----------------------------------------------------------------------------------*/
#if HTTPD_FS_STATISTICS
u16_t httpd_fs_count( char *name )
{
    e210:	b580      	push	{r7, lr}
    e212:	b084      	sub	sp, #16
    e214:	af00      	add	r7, sp, #0
    e216:	6078      	str	r0, [r7, #4]
	struct httpd_fsdata_file_noconst	*f;
	u16_t								i;

	i = 0;
    e218:	f04f 0300 	mov.w	r3, #0
    e21c:	81fb      	strh	r3, [r7, #14]
	for( f = ( struct httpd_fsdata_file_noconst * ) HTTPD_FS_ROOT; f != NULL; f = ( struct httpd_fsdata_file_noconst * ) f->next )
    e21e:	f246 737c 	movw	r3, #26492	; 0x677c
    e222:	f2c0 0302 	movt	r3, #2
    e226:	60bb      	str	r3, [r7, #8]
    e228:	e017      	b.n	e25a <httpd_fs_count+0x4a>
	{
		if( httpd_fs_strcmp(name, f->name) == 0 )
    e22a:	68bb      	ldr	r3, [r7, #8]
    e22c:	685b      	ldr	r3, [r3, #4]
    e22e:	6878      	ldr	r0, [r7, #4]
    e230:	4619      	mov	r1, r3
    e232:	f7ff ff57 	bl	e0e4 <httpd_fs_strcmp>
    e236:	4603      	mov	r3, r0
    e238:	2b00      	cmp	r3, #0
    e23a:	d107      	bne.n	e24c <httpd_fs_count+0x3c>
		{
			return count[i];
    e23c:	89fa      	ldrh	r2, [r7, #14]
    e23e:	f642 736c 	movw	r3, #12140	; 0x2f6c
    e242:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e246:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    e24a:	e00b      	b.n	e264 <httpd_fs_count+0x54>
		}

		++i;
    e24c:	89fb      	ldrh	r3, [r7, #14]
    e24e:	f103 0301 	add.w	r3, r3, #1
    e252:	81fb      	strh	r3, [r7, #14]
{
	struct httpd_fsdata_file_noconst	*f;
	u16_t								i;

	i = 0;
	for( f = ( struct httpd_fsdata_file_noconst * ) HTTPD_FS_ROOT; f != NULL; f = ( struct httpd_fsdata_file_noconst * ) f->next )
    e254:	68bb      	ldr	r3, [r7, #8]
    e256:	681b      	ldr	r3, [r3, #0]
    e258:	60bb      	str	r3, [r7, #8]
    e25a:	68bb      	ldr	r3, [r7, #8]
    e25c:	2b00      	cmp	r3, #0
    e25e:	d1e4      	bne.n	e22a <httpd_fs_count+0x1a>
		}

		++i;
	}

	return 0;
    e260:	f04f 0300 	mov.w	r3, #0
}
    e264:	4618      	mov	r0, r3
    e266:	f107 0710 	add.w	r7, r7, #16
    e26a:	46bd      	mov	sp, r7
    e26c:	bd80      	pop	{r7, pc}
    e26e:	bf00      	nop

0000e270 <generate_part_of_file>:
#define ISO_slash		0x2f
#define ISO_colon		0x3a

/*---------------------------------------------------------------------------*/
static unsigned short generate_part_of_file( void *state )
{
    e270:	b580      	push	{r7, lr}
    e272:	b084      	sub	sp, #16
    e274:	af00      	add	r7, sp, #0
    e276:	6078      	str	r0, [r7, #4]
	struct httpd_state	*s = ( struct httpd_state * ) state;
    e278:	687b      	ldr	r3, [r7, #4]
    e27a:	60fb      	str	r3, [r7, #12]

	if( s->file.len > uip_mss() )
    e27c:	68fb      	ldr	r3, [r7, #12]
    e27e:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e282:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    e286:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e28a:	681b      	ldr	r3, [r3, #0]
    e28c:	8a5b      	ldrh	r3, [r3, #18]
    e28e:	429a      	cmp	r2, r3
    e290:	dd0a      	ble.n	e2a8 <generate_part_of_file+0x38>
	{
		s->len = uip_mss();
    e292:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    e296:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e29a:	681b      	ldr	r3, [r3, #0]
    e29c:	8a5b      	ldrh	r3, [r3, #18]
    e29e:	461a      	mov	r2, r3
    e2a0:	68fb      	ldr	r3, [r7, #12]
    e2a2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    e2a6:	e005      	b.n	e2b4 <generate_part_of_file+0x44>
	}
	else
	{
		s->len = s->file.len;
    e2a8:	68fb      	ldr	r3, [r7, #12]
    e2aa:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e2ae:	68fb      	ldr	r3, [r7, #12]
    e2b0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	}

	memcpy( uip_appdata, s->file.data, s->len );
    e2b4:	f64a 33c0 	movw	r3, #43968	; 0xabc0
    e2b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e2bc:	6819      	ldr	r1, [r3, #0]
    e2be:	68fb      	ldr	r3, [r7, #12]
    e2c0:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    e2c4:	68fb      	ldr	r3, [r7, #12]
    e2c6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e2ca:	4608      	mov	r0, r1
    e2cc:	4611      	mov	r1, r2
    e2ce:	461a      	mov	r2, r3
    e2d0:	f006 fbe2 	bl	14a98 <memcpy>

	return s->len;
    e2d4:	68fb      	ldr	r3, [r7, #12]
    e2d6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e2da:	b29b      	uxth	r3, r3
}
    e2dc:	4618      	mov	r0, r3
    e2de:	f107 0710 	add.w	r7, r7, #16
    e2e2:	46bd      	mov	sp, r7
    e2e4:	bd80      	pop	{r7, pc}
    e2e6:	bf00      	nop

0000e2e8 <send_file>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( send_file ( struct httpd_state *s ) )
{
    e2e8:	b580      	push	{r7, lr}
    e2ea:	b084      	sub	sp, #16
    e2ec:	af00      	add	r7, sp, #0
    e2ee:	6078      	str	r0, [r7, #4]
	PSOCK_BEGIN( &s->sout );
    e2f0:	f04f 0301 	mov.w	r3, #1
    e2f4:	73fb      	strb	r3, [r7, #15]
    e2f6:	687b      	ldr	r3, [r7, #4]
    e2f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    e2fa:	2b00      	cmp	r3, #0
    e2fc:	d002      	beq.n	e304 <send_file+0x1c>
    e2fe:	2b67      	cmp	r3, #103	; 0x67
    e300:	d004      	beq.n	e30c <send_file+0x24>
    e302:	e02e      	b.n	e362 <send_file+0x7a>

	( void ) PT_YIELD_FLAG;
	
	do
	{
		PSOCK_GENERATOR_SEND( &s->sout, generate_part_of_file, s );
    e304:	687b      	ldr	r3, [r7, #4]
    e306:	f04f 0267 	mov.w	r2, #103	; 0x67
    e30a:	851a      	strh	r2, [r3, #40]	; 0x28
    e30c:	687b      	ldr	r3, [r7, #4]
    e30e:	f103 0328 	add.w	r3, r3, #40	; 0x28
    e312:	4618      	mov	r0, r3
    e314:	f24e 2171 	movw	r1, #57969	; 0xe271
    e318:	f2c0 0100 	movt	r1, #0
    e31c:	687a      	ldr	r2, [r7, #4]
    e31e:	f7fc fa2d 	bl	a77c <psock_generator_send>
    e322:	4603      	mov	r3, r0
    e324:	2b00      	cmp	r3, #0
    e326:	d102      	bne.n	e32e <send_file+0x46>
    e328:	f04f 0300 	mov.w	r3, #0
    e32c:	e022      	b.n	e374 <send_file+0x8c>
		s->file.len -= s->len;
    e32e:	687b      	ldr	r3, [r7, #4]
    e330:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e334:	687b      	ldr	r3, [r7, #4]
    e336:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e33a:	ebc3 0202 	rsb	r2, r3, r2
    e33e:	687b      	ldr	r3, [r7, #4]
    e340:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		s->file.data += s->len;
    e344:	687b      	ldr	r3, [r7, #4]
    e346:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    e34a:	687b      	ldr	r3, [r7, #4]
    e34c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e350:	441a      	add	r2, r3
    e352:	687b      	ldr	r3, [r7, #4]
    e354:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	} while( s->file.len > 0 );
    e358:	687b      	ldr	r3, [r7, #4]
    e35a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
    e35e:	2b00      	cmp	r3, #0
    e360:	dcd0      	bgt.n	e304 <send_file+0x1c>

	PSOCK_END( &s->sout );
    e362:	f04f 0300 	mov.w	r3, #0
    e366:	73fb      	strb	r3, [r7, #15]
    e368:	687b      	ldr	r3, [r7, #4]
    e36a:	f04f 0200 	mov.w	r2, #0
    e36e:	851a      	strh	r2, [r3, #40]	; 0x28
    e370:	f04f 0302 	mov.w	r3, #2
}
    e374:	4618      	mov	r0, r3
    e376:	f107 0710 	add.w	r7, r7, #16
    e37a:	46bd      	mov	sp, r7
    e37c:	bd80      	pop	{r7, pc}
    e37e:	bf00      	nop

0000e380 <send_part_of_file>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( send_part_of_file ( struct httpd_state *s ) )
{
    e380:	b580      	push	{r7, lr}
    e382:	b084      	sub	sp, #16
    e384:	af00      	add	r7, sp, #0
    e386:	6078      	str	r0, [r7, #4]
	PSOCK_BEGIN( &s->sout );
    e388:	f04f 0301 	mov.w	r3, #1
    e38c:	73fb      	strb	r3, [r7, #15]
    e38e:	687b      	ldr	r3, [r7, #4]
    e390:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    e392:	2b00      	cmp	r3, #0
    e394:	d002      	beq.n	e39c <send_part_of_file+0x1c>
    e396:	2b75      	cmp	r3, #117	; 0x75
    e398:	d004      	beq.n	e3a4 <send_part_of_file+0x24>
    e39a:	e017      	b.n	e3cc <send_part_of_file+0x4c>
	( void ) PT_YIELD_FLAG;
	
	PSOCK_SEND( &s->sout, s->file.data, s->len );
    e39c:	687b      	ldr	r3, [r7, #4]
    e39e:	f04f 0275 	mov.w	r2, #117	; 0x75
    e3a2:	851a      	strh	r2, [r3, #40]	; 0x28
    e3a4:	687b      	ldr	r3, [r7, #4]
    e3a6:	f103 0128 	add.w	r1, r3, #40	; 0x28
    e3aa:	687b      	ldr	r3, [r7, #4]
    e3ac:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    e3b0:	687b      	ldr	r3, [r7, #4]
    e3b2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e3b6:	4608      	mov	r0, r1
    e3b8:	4611      	mov	r1, r2
    e3ba:	461a      	mov	r2, r3
    e3bc:	f7fc f994 	bl	a6e8 <psock_send>
    e3c0:	4603      	mov	r3, r0
    e3c2:	2b00      	cmp	r3, #0
    e3c4:	d102      	bne.n	e3cc <send_part_of_file+0x4c>
    e3c6:	f04f 0300 	mov.w	r3, #0
    e3ca:	e008      	b.n	e3de <send_part_of_file+0x5e>

	PSOCK_END( &s->sout );
    e3cc:	f04f 0300 	mov.w	r3, #0
    e3d0:	73fb      	strb	r3, [r7, #15]
    e3d2:	687b      	ldr	r3, [r7, #4]
    e3d4:	f04f 0200 	mov.w	r2, #0
    e3d8:	851a      	strh	r2, [r3, #40]	; 0x28
    e3da:	f04f 0302 	mov.w	r3, #2
}
    e3de:	4618      	mov	r0, r3
    e3e0:	f107 0710 	add.w	r7, r7, #16
    e3e4:	46bd      	mov	sp, r7
    e3e6:	bd80      	pop	{r7, pc}

0000e3e8 <next_scriptstate>:

/*---------------------------------------------------------------------------*/
static void next_scriptstate( struct httpd_state *s )
{
    e3e8:	b580      	push	{r7, lr}
    e3ea:	b084      	sub	sp, #16
    e3ec:	af00      	add	r7, sp, #0
    e3ee:	6078      	str	r0, [r7, #4]
	char	*p;
	p = strchr( s->scriptptr, ISO_nl ) + 1;
    e3f0:	687b      	ldr	r3, [r7, #4]
    e3f2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    e3f6:	4618      	mov	r0, r3
    e3f8:	f04f 010a 	mov.w	r1, #10
    e3fc:	f006 fd36 	bl	14e6c <strchr>
    e400:	4603      	mov	r3, r0
    e402:	f103 0301 	add.w	r3, r3, #1
    e406:	60fb      	str	r3, [r7, #12]
	s->scriptlen -= ( unsigned short ) ( p - s->scriptptr );
    e408:	687b      	ldr	r3, [r7, #4]
    e40a:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
    e40e:	68fb      	ldr	r3, [r7, #12]
    e410:	b299      	uxth	r1, r3
    e412:	687b      	ldr	r3, [r7, #4]
    e414:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    e418:	b29b      	uxth	r3, r3
    e41a:	ebc3 0301 	rsb	r3, r3, r1
    e41e:	b29b      	uxth	r3, r3
    e420:	ebc3 0202 	rsb	r2, r3, r2
    e424:	687b      	ldr	r3, [r7, #4]
    e426:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	s->scriptptr = p;
    e42a:	687b      	ldr	r3, [r7, #4]
    e42c:	68fa      	ldr	r2, [r7, #12]
    e42e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
}
    e432:	f107 0710 	add.w	r7, r7, #16
    e436:	46bd      	mov	sp, r7
    e438:	bd80      	pop	{r7, pc}
    e43a:	bf00      	nop

0000e43c <handle_script>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( handle_script ( struct httpd_state *s ) )
{
    e43c:	b580      	push	{r7, lr}
    e43e:	b084      	sub	sp, #16
    e440:	af00      	add	r7, sp, #0
    e442:	6078      	str	r0, [r7, #4]
	char	*ptr;

	PT_BEGIN( &s->scriptpt );
    e444:	f04f 0301 	mov.w	r3, #1
    e448:	73fb      	strb	r3, [r7, #15]
    e44a:	687b      	ldr	r3, [r7, #4]
    e44c:	f8b3 304e 	ldrh.w	r3, [r3, #78]	; 0x4e
    e450:	2b94      	cmp	r3, #148	; 0x94
    e452:	d042      	beq.n	e4da <handle_script+0x9e>
    e454:	2b94      	cmp	r3, #148	; 0x94
    e456:	dc03      	bgt.n	e460 <handle_script+0x24>
    e458:	2b00      	cmp	r3, #0
    e45a:	f000 80f3 	beq.w	e644 <handle_script+0x208>
    e45e:	e0f8      	b.n	e652 <handle_script+0x216>
    e460:	2b98      	cmp	r3, #152	; 0x98
    e462:	d048      	beq.n	e4f6 <handle_script+0xba>
    e464:	2bc1      	cmp	r3, #193	; 0xc1
    e466:	f000 80ce 	beq.w	e606 <handle_script+0x1ca>
    e46a:	e0f2      	b.n	e652 <handle_script+0x216>
	( void ) PT_YIELD_FLAG;
	while( s->file.len > 0 )
	{
		/* Check if we should start executing a script. */
		if( *s->file.data == ISO_percent && *(s->file.data + 1) == ISO_bang )
    e46c:	687b      	ldr	r3, [r7, #4]
    e46e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e472:	781b      	ldrb	r3, [r3, #0]
    e474:	2b25      	cmp	r3, #37	; 0x25
    e476:	d161      	bne.n	e53c <handle_script+0x100>
    e478:	687b      	ldr	r3, [r7, #4]
    e47a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e47e:	f103 0301 	add.w	r3, r3, #1
    e482:	781b      	ldrb	r3, [r3, #0]
    e484:	2b21      	cmp	r3, #33	; 0x21
    e486:	d159      	bne.n	e53c <handle_script+0x100>
		{
			s->scriptptr = s->file.data + 3;
    e488:	687b      	ldr	r3, [r7, #4]
    e48a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e48e:	f103 0203 	add.w	r2, r3, #3
    e492:	687b      	ldr	r3, [r7, #4]
    e494:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
			s->scriptlen = s->file.len - 3;
    e498:	687b      	ldr	r3, [r7, #4]
    e49a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
    e49e:	f1a3 0203 	sub.w	r2, r3, #3
    e4a2:	687b      	ldr	r3, [r7, #4]
    e4a4:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
			if( *(s->scriptptr - 1) == ISO_colon )
    e4a8:	687b      	ldr	r3, [r7, #4]
    e4aa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    e4ae:	f103 33ff 	add.w	r3, r3, #4294967295
    e4b2:	781b      	ldrb	r3, [r3, #0]
    e4b4:	2b3a      	cmp	r3, #58	; 0x3a
    e4b6:	d119      	bne.n	e4ec <handle_script+0xb0>
			{
				httpd_fs_open( s->scriptptr + 1, &s->file );
    e4b8:	687b      	ldr	r3, [r7, #4]
    e4ba:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    e4be:	f103 0201 	add.w	r2, r3, #1
    e4c2:	687b      	ldr	r3, [r7, #4]
    e4c4:	f103 0398 	add.w	r3, r3, #152	; 0x98
    e4c8:	4610      	mov	r0, r2
    e4ca:	4619      	mov	r1, r3
    e4cc:	f7ff fe40 	bl	e150 <httpd_fs_open>
				PT_WAIT_THREAD( &s->scriptpt, send_file(s) );
    e4d0:	687b      	ldr	r3, [r7, #4]
    e4d2:	f04f 0294 	mov.w	r2, #148	; 0x94
    e4d6:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
    e4da:	6878      	ldr	r0, [r7, #4]
    e4dc:	f7ff ff04 	bl	e2e8 <send_file>
    e4e0:	4603      	mov	r3, r0
    e4e2:	2b00      	cmp	r3, #0
    e4e4:	d11a      	bne.n	e51c <handle_script+0xe0>
    e4e6:	f04f 0300 	mov.w	r3, #0
    e4ea:	e0bc      	b.n	e666 <handle_script+0x22a>
			}
			else
			{
				PT_WAIT_THREAD( &s->scriptpt, httpd_cgi(s->scriptptr) (s, s->scriptptr) );
    e4ec:	687b      	ldr	r3, [r7, #4]
    e4ee:	f04f 0298 	mov.w	r2, #152	; 0x98
    e4f2:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
    e4f6:	687b      	ldr	r3, [r7, #4]
    e4f8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    e4fc:	4618      	mov	r0, r3
    e4fe:	f7f2 ff55 	bl	13ac <httpd_cgi>
    e502:	4603      	mov	r3, r0
    e504:	687a      	ldr	r2, [r7, #4]
    e506:	f8d2 20a4 	ldr.w	r2, [r2, #164]	; 0xa4
    e50a:	6878      	ldr	r0, [r7, #4]
    e50c:	4611      	mov	r1, r2
    e50e:	4798      	blx	r3
    e510:	4603      	mov	r3, r0
    e512:	2b00      	cmp	r3, #0
    e514:	d102      	bne.n	e51c <handle_script+0xe0>
    e516:	f04f 0300 	mov.w	r3, #0
    e51a:	e0a4      	b.n	e666 <handle_script+0x22a>
			}

			next_scriptstate( s );
    e51c:	6878      	ldr	r0, [r7, #4]
    e51e:	f7ff ff63 	bl	e3e8 <next_scriptstate>

			/* The script is over, so we reset the pointers and continue
	 		sending the rest of the file. */
			s->file.data = s->scriptptr;
    e522:	687b      	ldr	r3, [r7, #4]
    e524:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
    e528:	687b      	ldr	r3, [r7, #4]
    e52a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
			s->file.len = s->scriptlen;
    e52e:	687b      	ldr	r3, [r7, #4]
    e530:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
    e534:	687b      	ldr	r3, [r7, #4]
    e536:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	PT_BEGIN( &s->scriptpt );
	( void ) PT_YIELD_FLAG;
	while( s->file.len > 0 )
	{
		/* Check if we should start executing a script. */
		if( *s->file.data == ISO_percent && *(s->file.data + 1) == ISO_bang )
    e53a:	e084      	b.n	e646 <handle_script+0x20a>
		}
		else
		{
			/* See if we find the start of script marker in the block of HTML
	 to be sent. */
			if( s->file.len > uip_mss() )
    e53c:	687b      	ldr	r3, [r7, #4]
    e53e:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e542:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    e546:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e54a:	681b      	ldr	r3, [r3, #0]
    e54c:	8a5b      	ldrh	r3, [r3, #18]
    e54e:	429a      	cmp	r2, r3
    e550:	dd0a      	ble.n	e568 <handle_script+0x12c>
			{
				s->len = uip_mss();
    e552:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    e556:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e55a:	681b      	ldr	r3, [r3, #0]
    e55c:	8a5b      	ldrh	r3, [r3, #18]
    e55e:	461a      	mov	r2, r3
    e560:	687b      	ldr	r3, [r7, #4]
    e562:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    e566:	e005      	b.n	e574 <handle_script+0x138>
			}
			else
			{
				s->len = s->file.len;
    e568:	687b      	ldr	r3, [r7, #4]
    e56a:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e56e:	687b      	ldr	r3, [r7, #4]
    e570:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
			}

			if( *s->file.data == ISO_percent )
    e574:	687b      	ldr	r3, [r7, #4]
    e576:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e57a:	781b      	ldrb	r3, [r3, #0]
    e57c:	2b25      	cmp	r3, #37	; 0x25
    e57e:	d10c      	bne.n	e59a <handle_script+0x15e>
			{
				ptr = strchr( s->file.data + 1, ISO_percent );
    e580:	687b      	ldr	r3, [r7, #4]
    e582:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e586:	f103 0301 	add.w	r3, r3, #1
    e58a:	4618      	mov	r0, r3
    e58c:	f04f 0125 	mov.w	r1, #37	; 0x25
    e590:	f006 fc6c 	bl	14e6c <strchr>
    e594:	4603      	mov	r3, r0
    e596:	60bb      	str	r3, [r7, #8]
    e598:	e009      	b.n	e5ae <handle_script+0x172>
			}
			else
			{
				ptr = strchr( s->file.data, ISO_percent );
    e59a:	687b      	ldr	r3, [r7, #4]
    e59c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e5a0:	4618      	mov	r0, r3
    e5a2:	f04f 0125 	mov.w	r1, #37	; 0x25
    e5a6:	f006 fc61 	bl	14e6c <strchr>
    e5aa:	4603      	mov	r3, r0
    e5ac:	60bb      	str	r3, [r7, #8]
			}

			if( ptr != NULL && ptr != s->file.data )
    e5ae:	68bb      	ldr	r3, [r7, #8]
    e5b0:	2b00      	cmp	r3, #0
    e5b2:	d023      	beq.n	e5fc <handle_script+0x1c0>
    e5b4:	687b      	ldr	r3, [r7, #4]
    e5b6:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    e5ba:	68bb      	ldr	r3, [r7, #8]
    e5bc:	429a      	cmp	r2, r3
    e5be:	d01d      	beq.n	e5fc <handle_script+0x1c0>
			{
				s->len = ( int ) ( ptr - s->file.data );
    e5c0:	68ba      	ldr	r2, [r7, #8]
    e5c2:	687b      	ldr	r3, [r7, #4]
    e5c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e5c8:	ebc3 0202 	rsb	r2, r3, r2
    e5cc:	687b      	ldr	r3, [r7, #4]
    e5ce:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
				if( s->len >= uip_mss() )
    e5d2:	687b      	ldr	r3, [r7, #4]
    e5d4:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
    e5d8:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    e5dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e5e0:	681b      	ldr	r3, [r3, #0]
    e5e2:	8a5b      	ldrh	r3, [r3, #18]
    e5e4:	429a      	cmp	r2, r3
    e5e6:	db09      	blt.n	e5fc <handle_script+0x1c0>
				{
					s->len = uip_mss();
    e5e8:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    e5ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e5f0:	681b      	ldr	r3, [r3, #0]
    e5f2:	8a5b      	ldrh	r3, [r3, #18]
    e5f4:	461a      	mov	r2, r3
    e5f6:	687b      	ldr	r3, [r7, #4]
    e5f8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
				}
			}

			PT_WAIT_THREAD( &s->scriptpt, send_part_of_file(s) );
    e5fc:	687b      	ldr	r3, [r7, #4]
    e5fe:	f04f 02c1 	mov.w	r2, #193	; 0xc1
    e602:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
    e606:	6878      	ldr	r0, [r7, #4]
    e608:	f7ff feba 	bl	e380 <send_part_of_file>
    e60c:	4603      	mov	r3, r0
    e60e:	2b00      	cmp	r3, #0
    e610:	d102      	bne.n	e618 <handle_script+0x1dc>
    e612:	f04f 0300 	mov.w	r3, #0
    e616:	e026      	b.n	e666 <handle_script+0x22a>
			s->file.data += s->len;
    e618:	687b      	ldr	r3, [r7, #4]
    e61a:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    e61e:	687b      	ldr	r3, [r7, #4]
    e620:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e624:	441a      	add	r2, r3
    e626:	687b      	ldr	r3, [r7, #4]
    e628:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
			s->file.len -= s->len;
    e62c:	687b      	ldr	r3, [r7, #4]
    e62e:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e632:	687b      	ldr	r3, [r7, #4]
    e634:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e638:	ebc3 0202 	rsb	r2, r3, r2
    e63c:	687b      	ldr	r3, [r7, #4]
    e63e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    e642:	e000      	b.n	e646 <handle_script+0x20a>
{
	char	*ptr;

	PT_BEGIN( &s->scriptpt );
	( void ) PT_YIELD_FLAG;
	while( s->file.len > 0 )
    e644:	bf00      	nop
    e646:	687b      	ldr	r3, [r7, #4]
    e648:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
    e64c:	2b00      	cmp	r3, #0
    e64e:	f73f af0d 	bgt.w	e46c <handle_script+0x30>
			s->file.data += s->len;
			s->file.len -= s->len;
		}
	}

	PT_END( &s->scriptpt );
    e652:	f04f 0300 	mov.w	r3, #0
    e656:	73fb      	strb	r3, [r7, #15]
    e658:	687b      	ldr	r3, [r7, #4]
    e65a:	f04f 0200 	mov.w	r2, #0
    e65e:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
    e662:	f04f 0302 	mov.w	r3, #2
}
    e666:	4618      	mov	r0, r3
    e668:	f107 0710 	add.w	r7, r7, #16
    e66c:	46bd      	mov	sp, r7
    e66e:	bd80      	pop	{r7, pc}

0000e670 <send_headers>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( send_headers ( struct httpd_state *s, const char *statushdr ) )
{
    e670:	b590      	push	{r4, r7, lr}
    e672:	b085      	sub	sp, #20
    e674:	af00      	add	r7, sp, #0
    e676:	6078      	str	r0, [r7, #4]
    e678:	6039      	str	r1, [r7, #0]
	char	*ptr;

	PSOCK_BEGIN( &s->sout );
    e67a:	f04f 0301 	mov.w	r3, #1
    e67e:	73fb      	strb	r3, [r7, #15]
    e680:	687b      	ldr	r3, [r7, #4]
    e682:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    e684:	2bde      	cmp	r3, #222	; 0xde
    e686:	f000 80a3 	beq.w	e7d0 <send_headers+0x160>
    e68a:	2bde      	cmp	r3, #222	; 0xde
    e68c:	dc0b      	bgt.n	e6a6 <send_headers+0x36>
    e68e:	2bd1      	cmp	r3, #209	; 0xd1
    e690:	d01d      	beq.n	e6ce <send_headers+0x5e>
    e692:	2bd1      	cmp	r3, #209	; 0xd1
    e694:	dc02      	bgt.n	e69c <send_headers+0x2c>
    e696:	2b00      	cmp	r3, #0
    e698:	d015      	beq.n	e6c6 <send_headers+0x56>
    e69a:	e147      	b.n	e92c <send_headers+0x2bc>
    e69c:	2bd6      	cmp	r3, #214	; 0xd6
    e69e:	d039      	beq.n	e714 <send_headers+0xa4>
    e6a0:	2bda      	cmp	r3, #218	; 0xda
    e6a2:	d06c      	beq.n	e77e <send_headers+0x10e>
    e6a4:	e142      	b.n	e92c <send_headers+0x2bc>
    e6a6:	2be6      	cmp	r3, #230	; 0xe6
    e6a8:	f000 80e3 	beq.w	e872 <send_headers+0x202>
    e6ac:	2be6      	cmp	r3, #230	; 0xe6
    e6ae:	dc03      	bgt.n	e6b8 <send_headers+0x48>
    e6b0:	2be2      	cmp	r3, #226	; 0xe2
    e6b2:	f000 80b6 	beq.w	e822 <send_headers+0x1b2>
    e6b6:	e139      	b.n	e92c <send_headers+0x2bc>
    e6b8:	2bea      	cmp	r3, #234	; 0xea
    e6ba:	f000 8102 	beq.w	e8c2 <send_headers+0x252>
    e6be:	2bee      	cmp	r3, #238	; 0xee
    e6c0:	f000 811b 	beq.w	e8fa <send_headers+0x28a>
    e6c4:	e132      	b.n	e92c <send_headers+0x2bc>
	( void ) PT_YIELD_FLAG;
	PSOCK_SEND_STR( &s->sout, statushdr );
    e6c6:	687b      	ldr	r3, [r7, #4]
    e6c8:	f04f 02d1 	mov.w	r2, #209	; 0xd1
    e6cc:	851a      	strh	r2, [r3, #40]	; 0x28
    e6ce:	687b      	ldr	r3, [r7, #4]
    e6d0:	f103 0428 	add.w	r4, r3, #40	; 0x28
    e6d4:	6838      	ldr	r0, [r7, #0]
    e6d6:	f006 fc87 	bl	14fe8 <strlen>
    e6da:	4603      	mov	r3, r0
    e6dc:	4620      	mov	r0, r4
    e6de:	6839      	ldr	r1, [r7, #0]
    e6e0:	461a      	mov	r2, r3
    e6e2:	f7fc f801 	bl	a6e8 <psock_send>
    e6e6:	4603      	mov	r3, r0
    e6e8:	2b00      	cmp	r3, #0
    e6ea:	d102      	bne.n	e6f2 <send_headers+0x82>
    e6ec:	f04f 0300 	mov.w	r3, #0
    e6f0:	e125      	b.n	e93e <send_headers+0x2ce>

	ptr = strrchr( s->filename, ISO_period );
    e6f2:	687b      	ldr	r3, [r7, #4]
    e6f4:	f103 0382 	add.w	r3, r3, #130	; 0x82
    e6f8:	4618      	mov	r0, r3
    e6fa:	f04f 012e 	mov.w	r1, #46	; 0x2e
    e6fe:	f006 fd33 	bl	15168 <strrchr>
    e702:	4603      	mov	r3, r0
    e704:	60bb      	str	r3, [r7, #8]
	if( ptr == NULL )
    e706:	68bb      	ldr	r3, [r7, #8]
    e708:	2b00      	cmp	r3, #0
    e70a:	d11c      	bne.n	e746 <send_headers+0xd6>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_binary );
    e70c:	687b      	ldr	r3, [r7, #4]
    e70e:	f04f 02d6 	mov.w	r2, #214	; 0xd6
    e712:	851a      	strh	r2, [r3, #40]	; 0x28
    e714:	687b      	ldr	r3, [r7, #4]
    e716:	f103 0428 	add.w	r4, r3, #40	; 0x28
    e71a:	f24b 600c 	movw	r0, #46604	; 0xb60c
    e71e:	f2c0 0001 	movt	r0, #1
    e722:	f006 fc61 	bl	14fe8 <strlen>
    e726:	4603      	mov	r3, r0
    e728:	4620      	mov	r0, r4
    e72a:	f24b 610c 	movw	r1, #46604	; 0xb60c
    e72e:	f2c0 0101 	movt	r1, #1
    e732:	461a      	mov	r2, r3
    e734:	f7fb ffd8 	bl	a6e8 <psock_send>
    e738:	4603      	mov	r3, r0
    e73a:	2b00      	cmp	r3, #0
    e73c:	f040 80f6 	bne.w	e92c <send_headers+0x2bc>
    e740:	f04f 0300 	mov.w	r3, #0
    e744:	e0fb      	b.n	e93e <send_headers+0x2ce>
	}
	else if( strncmp(http_html, ptr, 5) == 0 || strncmp(http_shtml, ptr, 6) == 0 )
    e746:	f24b 6038 	movw	r0, #46648	; 0xb638
    e74a:	f2c0 0001 	movt	r0, #1
    e74e:	68b9      	ldr	r1, [r7, #8]
    e750:	f04f 0205 	mov.w	r2, #5
    e754:	f006 fc78 	bl	15048 <strncmp>
    e758:	4603      	mov	r3, r0
    e75a:	2b00      	cmp	r3, #0
    e75c:	d00b      	beq.n	e776 <send_headers+0x106>
    e75e:	f24b 6040 	movw	r0, #46656	; 0xb640
    e762:	f2c0 0001 	movt	r0, #1
    e766:	68b9      	ldr	r1, [r7, #8]
    e768:	f04f 0206 	mov.w	r2, #6
    e76c:	f006 fc6c 	bl	15048 <strncmp>
    e770:	4603      	mov	r3, r0
    e772:	2b00      	cmp	r3, #0
    e774:	d11c      	bne.n	e7b0 <send_headers+0x140>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_html );
    e776:	687b      	ldr	r3, [r7, #4]
    e778:	f04f 02da 	mov.w	r2, #218	; 0xda
    e77c:	851a      	strh	r2, [r3, #40]	; 0x28
    e77e:	687b      	ldr	r3, [r7, #4]
    e780:	f103 0428 	add.w	r4, r3, #40	; 0x28
    e784:	f24b 5060 	movw	r0, #46432	; 0xb560
    e788:	f2c0 0001 	movt	r0, #1
    e78c:	f006 fc2c 	bl	14fe8 <strlen>
    e790:	4603      	mov	r3, r0
    e792:	4620      	mov	r0, r4
    e794:	f24b 5160 	movw	r1, #46432	; 0xb560
    e798:	f2c0 0101 	movt	r1, #1
    e79c:	461a      	mov	r2, r3
    e79e:	f7fb ffa3 	bl	a6e8 <psock_send>
    e7a2:	4603      	mov	r3, r0
    e7a4:	2b00      	cmp	r3, #0
    e7a6:	f040 80c0 	bne.w	e92a <send_headers+0x2ba>
    e7aa:	f04f 0300 	mov.w	r3, #0
    e7ae:	e0c6      	b.n	e93e <send_headers+0x2ce>
	}
	else if( strncmp(http_css, ptr, 4) == 0 )
    e7b0:	f24b 6050 	movw	r0, #46672	; 0xb650
    e7b4:	f2c0 0001 	movt	r0, #1
    e7b8:	68b9      	ldr	r1, [r7, #8]
    e7ba:	f04f 0204 	mov.w	r2, #4
    e7be:	f006 fc43 	bl	15048 <strncmp>
    e7c2:	4603      	mov	r3, r0
    e7c4:	2b00      	cmp	r3, #0
    e7c6:	d11c      	bne.n	e802 <send_headers+0x192>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_css );
    e7c8:	687b      	ldr	r3, [r7, #4]
    e7ca:	f04f 02de 	mov.w	r2, #222	; 0xde
    e7ce:	851a      	strh	r2, [r3, #40]	; 0x28
    e7d0:	687b      	ldr	r3, [r7, #4]
    e7d2:	f103 0428 	add.w	r4, r3, #40	; 0x28
    e7d6:	f24b 507c 	movw	r0, #46460	; 0xb57c
    e7da:	f2c0 0001 	movt	r0, #1
    e7de:	f006 fc03 	bl	14fe8 <strlen>
    e7e2:	4603      	mov	r3, r0
    e7e4:	4620      	mov	r0, r4
    e7e6:	f24b 517c 	movw	r1, #46460	; 0xb57c
    e7ea:	f2c0 0101 	movt	r1, #1
    e7ee:	461a      	mov	r2, r3
    e7f0:	f7fb ff7a 	bl	a6e8 <psock_send>
    e7f4:	4603      	mov	r3, r0
    e7f6:	2b00      	cmp	r3, #0
    e7f8:	f040 8098 	bne.w	e92c <send_headers+0x2bc>
    e7fc:	f04f 0300 	mov.w	r3, #0
    e800:	e09d      	b.n	e93e <send_headers+0x2ce>
	}
	else if( strncmp(http_png, ptr, 4) == 0 )
    e802:	f24b 6058 	movw	r0, #46680	; 0xb658
    e806:	f2c0 0001 	movt	r0, #1
    e80a:	68b9      	ldr	r1, [r7, #8]
    e80c:	f04f 0204 	mov.w	r2, #4
    e810:	f006 fc1a 	bl	15048 <strncmp>
    e814:	4603      	mov	r3, r0
    e816:	2b00      	cmp	r3, #0
    e818:	d11b      	bne.n	e852 <send_headers+0x1e2>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_png );
    e81a:	687b      	ldr	r3, [r7, #4]
    e81c:	f04f 02e2 	mov.w	r2, #226	; 0xe2
    e820:	851a      	strh	r2, [r3, #40]	; 0x28
    e822:	687b      	ldr	r3, [r7, #4]
    e824:	f103 0428 	add.w	r4, r3, #40	; 0x28
    e828:	f24b 50b4 	movw	r0, #46516	; 0xb5b4
    e82c:	f2c0 0001 	movt	r0, #1
    e830:	f006 fbda 	bl	14fe8 <strlen>
    e834:	4603      	mov	r3, r0
    e836:	4620      	mov	r0, r4
    e838:	f24b 51b4 	movw	r1, #46516	; 0xb5b4
    e83c:	f2c0 0101 	movt	r1, #1
    e840:	461a      	mov	r2, r3
    e842:	f7fb ff51 	bl	a6e8 <psock_send>
    e846:	4603      	mov	r3, r0
    e848:	2b00      	cmp	r3, #0
    e84a:	d16f      	bne.n	e92c <send_headers+0x2bc>
    e84c:	f04f 0300 	mov.w	r3, #0
    e850:	e075      	b.n	e93e <send_headers+0x2ce>
	}
	else if( strncmp(http_gif, ptr, 4) == 0 )
    e852:	f24b 6060 	movw	r0, #46688	; 0xb660
    e856:	f2c0 0001 	movt	r0, #1
    e85a:	68b9      	ldr	r1, [r7, #8]
    e85c:	f04f 0204 	mov.w	r2, #4
    e860:	f006 fbf2 	bl	15048 <strncmp>
    e864:	4603      	mov	r3, r0
    e866:	2b00      	cmp	r3, #0
    e868:	d11b      	bne.n	e8a2 <send_headers+0x232>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_gif );
    e86a:	687b      	ldr	r3, [r7, #4]
    e86c:	f04f 02e6 	mov.w	r2, #230	; 0xe6
    e870:	851a      	strh	r2, [r3, #40]	; 0x28
    e872:	687b      	ldr	r3, [r7, #4]
    e874:	f103 0428 	add.w	r4, r3, #40	; 0x28
    e878:	f24b 50d0 	movw	r0, #46544	; 0xb5d0
    e87c:	f2c0 0001 	movt	r0, #1
    e880:	f006 fbb2 	bl	14fe8 <strlen>
    e884:	4603      	mov	r3, r0
    e886:	4620      	mov	r0, r4
    e888:	f24b 51d0 	movw	r1, #46544	; 0xb5d0
    e88c:	f2c0 0101 	movt	r1, #1
    e890:	461a      	mov	r2, r3
    e892:	f7fb ff29 	bl	a6e8 <psock_send>
    e896:	4603      	mov	r3, r0
    e898:	2b00      	cmp	r3, #0
    e89a:	d147      	bne.n	e92c <send_headers+0x2bc>
    e89c:	f04f 0300 	mov.w	r3, #0
    e8a0:	e04d      	b.n	e93e <send_headers+0x2ce>
	}
	else if( strncmp(http_jpg, ptr, 4) == 0 )
    e8a2:	f24b 6068 	movw	r0, #46696	; 0xb668
    e8a6:	f2c0 0001 	movt	r0, #1
    e8aa:	68b9      	ldr	r1, [r7, #8]
    e8ac:	f04f 0204 	mov.w	r2, #4
    e8b0:	f006 fbca 	bl	15048 <strncmp>
    e8b4:	4603      	mov	r3, r0
    e8b6:	2b00      	cmp	r3, #0
    e8b8:	d11b      	bne.n	e8f2 <send_headers+0x282>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_jpg );
    e8ba:	687b      	ldr	r3, [r7, #4]
    e8bc:	f04f 02ea 	mov.w	r2, #234	; 0xea
    e8c0:	851a      	strh	r2, [r3, #40]	; 0x28
    e8c2:	687b      	ldr	r3, [r7, #4]
    e8c4:	f103 0428 	add.w	r4, r3, #40	; 0x28
    e8c8:	f24b 50ec 	movw	r0, #46572	; 0xb5ec
    e8cc:	f2c0 0001 	movt	r0, #1
    e8d0:	f006 fb8a 	bl	14fe8 <strlen>
    e8d4:	4603      	mov	r3, r0
    e8d6:	4620      	mov	r0, r4
    e8d8:	f24b 51ec 	movw	r1, #46572	; 0xb5ec
    e8dc:	f2c0 0101 	movt	r1, #1
    e8e0:	461a      	mov	r2, r3
    e8e2:	f7fb ff01 	bl	a6e8 <psock_send>
    e8e6:	4603      	mov	r3, r0
    e8e8:	2b00      	cmp	r3, #0
    e8ea:	d11f      	bne.n	e92c <send_headers+0x2bc>
    e8ec:	f04f 0300 	mov.w	r3, #0
    e8f0:	e025      	b.n	e93e <send_headers+0x2ce>
	}
	else
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_plain );
    e8f2:	687b      	ldr	r3, [r7, #4]
    e8f4:	f04f 02ee 	mov.w	r2, #238	; 0xee
    e8f8:	851a      	strh	r2, [r3, #40]	; 0x28
    e8fa:	687b      	ldr	r3, [r7, #4]
    e8fc:	f103 0428 	add.w	r4, r3, #40	; 0x28
    e900:	f24b 5040 	movw	r0, #46400	; 0xb540
    e904:	f2c0 0001 	movt	r0, #1
    e908:	f006 fb6e 	bl	14fe8 <strlen>
    e90c:	4603      	mov	r3, r0
    e90e:	4620      	mov	r0, r4
    e910:	f24b 5140 	movw	r1, #46400	; 0xb540
    e914:	f2c0 0101 	movt	r1, #1
    e918:	461a      	mov	r2, r3
    e91a:	f7fb fee5 	bl	a6e8 <psock_send>
    e91e:	4603      	mov	r3, r0
    e920:	2b00      	cmp	r3, #0
    e922:	d103      	bne.n	e92c <send_headers+0x2bc>
    e924:	f04f 0300 	mov.w	r3, #0
    e928:	e009      	b.n	e93e <send_headers+0x2ce>
	ptr = strrchr( s->filename, ISO_period );
	if( ptr == NULL )
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_binary );
	}
	else if( strncmp(http_html, ptr, 5) == 0 || strncmp(http_shtml, ptr, 6) == 0 )
    e92a:	bf00      	nop
	else
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_plain );
	}

	PSOCK_END( &s->sout );
    e92c:	f04f 0300 	mov.w	r3, #0
    e930:	73fb      	strb	r3, [r7, #15]
    e932:	687b      	ldr	r3, [r7, #4]
    e934:	f04f 0200 	mov.w	r2, #0
    e938:	851a      	strh	r2, [r3, #40]	; 0x28
    e93a:	f04f 0302 	mov.w	r3, #2
}
    e93e:	4618      	mov	r0, r3
    e940:	f107 0714 	add.w	r7, r7, #20
    e944:	46bd      	mov	sp, r7
    e946:	bd90      	pop	{r4, r7, pc}

0000e948 <handle_output>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( handle_output ( struct httpd_state *s ) )
{
    e948:	b580      	push	{r7, lr}
    e94a:	b084      	sub	sp, #16
    e94c:	af00      	add	r7, sp, #0
    e94e:	6078      	str	r0, [r7, #4]
	char	*ptr;

	PT_BEGIN( &s->outputpt );
    e950:	f04f 0301 	mov.w	r3, #1
    e954:	73fb      	strb	r3, [r7, #15]
    e956:	687b      	ldr	r3, [r7, #4]
    e958:	f8b3 304c 	ldrh.w	r3, [r3, #76]	; 0x4c
    e95c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    e960:	d04c      	beq.n	e9fc <handle_output+0xb4>
    e962:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    e966:	dc04      	bgt.n	e972 <handle_output+0x2a>
    e968:	2b00      	cmp	r3, #0
    e96a:	d00f      	beq.n	e98c <handle_output+0x44>
    e96c:	2bff      	cmp	r3, #255	; 0xff
    e96e:	d033      	beq.n	e9d8 <handle_output+0x90>
    e970:	e0a1      	b.n	eab6 <handle_output+0x16e>
    e972:	f240 1209 	movw	r2, #265	; 0x109
    e976:	4293      	cmp	r3, r2
    e978:	d07e      	beq.n	ea78 <handle_output+0x130>
    e97a:	f240 120d 	movw	r2, #269	; 0x10d
    e97e:	4293      	cmp	r3, r2
    e980:	f000 8088 	beq.w	ea94 <handle_output+0x14c>
    e984:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
    e988:	d046      	beq.n	ea18 <handle_output+0xd0>
    e98a:	e094      	b.n	eab6 <handle_output+0x16e>
	( void ) PT_YIELD_FLAG;
	if( !httpd_fs_open(s->filename, &s->file) )
    e98c:	687b      	ldr	r3, [r7, #4]
    e98e:	f103 0282 	add.w	r2, r3, #130	; 0x82
    e992:	687b      	ldr	r3, [r7, #4]
    e994:	f103 0398 	add.w	r3, r3, #152	; 0x98
    e998:	4610      	mov	r0, r2
    e99a:	4619      	mov	r1, r3
    e99c:	f7ff fbd8 	bl	e150 <httpd_fs_open>
    e9a0:	4603      	mov	r3, r0
    e9a2:	2b00      	cmp	r3, #0
    e9a4:	d133      	bne.n	ea0e <handle_output+0xc6>
	{
		httpd_fs_open( http_404_html, &s->file );
    e9a6:	687b      	ldr	r3, [r7, #4]
    e9a8:	f103 0398 	add.w	r3, r3, #152	; 0x98
    e9ac:	f24b 4078 	movw	r0, #46200	; 0xb478
    e9b0:	f2c0 0001 	movt	r0, #1
    e9b4:	4619      	mov	r1, r3
    e9b6:	f7ff fbcb 	bl	e150 <httpd_fs_open>
		strcpy( s->filename, http_404_html );
    e9ba:	687b      	ldr	r3, [r7, #4]
    e9bc:	f103 0382 	add.w	r3, r3, #130	; 0x82
    e9c0:	4618      	mov	r0, r3
    e9c2:	f24b 4178 	movw	r1, #46200	; 0xb478
    e9c6:	f2c0 0101 	movt	r1, #1
    e9ca:	f006 faaf 	bl	14f2c <strcpy>
		PT_WAIT_THREAD( &s->outputpt, send_headers(s, http_header_404) );
    e9ce:	687b      	ldr	r3, [r7, #4]
    e9d0:	f04f 02ff 	mov.w	r2, #255	; 0xff
    e9d4:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    e9d8:	6878      	ldr	r0, [r7, #4]
    e9da:	f24b 41e4 	movw	r1, #46308	; 0xb4e4
    e9de:	f2c0 0101 	movt	r1, #1
    e9e2:	f7ff fe45 	bl	e670 <send_headers>
    e9e6:	4603      	mov	r3, r0
    e9e8:	2b00      	cmp	r3, #0
    e9ea:	d102      	bne.n	e9f2 <handle_output+0xaa>
    e9ec:	f04f 0300 	mov.w	r3, #0
    e9f0:	e06b      	b.n	eaca <handle_output+0x182>
		PT_WAIT_THREAD( &s->outputpt, send_file(s) );
    e9f2:	687b      	ldr	r3, [r7, #4]
    e9f4:	f44f 7280 	mov.w	r2, #256	; 0x100
    e9f8:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    e9fc:	6878      	ldr	r0, [r7, #4]
    e9fe:	f7ff fc73 	bl	e2e8 <send_file>
    ea02:	4603      	mov	r3, r0
    ea04:	2b00      	cmp	r3, #0
    ea06:	d14f      	bne.n	eaa8 <handle_output+0x160>
    ea08:	f04f 0300 	mov.w	r3, #0
    ea0c:	e05d      	b.n	eaca <handle_output+0x182>
	}
	else
	{
		PT_WAIT_THREAD( &s->outputpt, send_headers(s, http_header_200) );
    ea0e:	687b      	ldr	r3, [r7, #4]
    ea10:	f44f 7282 	mov.w	r2, #260	; 0x104
    ea14:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    ea18:	6878      	ldr	r0, [r7, #4]
    ea1a:	f24b 4190 	movw	r1, #46224	; 0xb490
    ea1e:	f2c0 0101 	movt	r1, #1
    ea22:	f7ff fe25 	bl	e670 <send_headers>
    ea26:	4603      	mov	r3, r0
    ea28:	2b00      	cmp	r3, #0
    ea2a:	d102      	bne.n	ea32 <handle_output+0xea>
    ea2c:	f04f 0300 	mov.w	r3, #0
    ea30:	e04b      	b.n	eaca <handle_output+0x182>
		ptr = strchr( s->filename, ISO_period );
    ea32:	687b      	ldr	r3, [r7, #4]
    ea34:	f103 0382 	add.w	r3, r3, #130	; 0x82
    ea38:	4618      	mov	r0, r3
    ea3a:	f04f 012e 	mov.w	r1, #46	; 0x2e
    ea3e:	f006 fa15 	bl	14e6c <strchr>
    ea42:	4603      	mov	r3, r0
    ea44:	60bb      	str	r3, [r7, #8]
		if( ptr != NULL && strncmp(ptr, http_shtml, 6) == 0 )
    ea46:	68bb      	ldr	r3, [r7, #8]
    ea48:	2b00      	cmp	r3, #0
    ea4a:	d01e      	beq.n	ea8a <handle_output+0x142>
    ea4c:	68b8      	ldr	r0, [r7, #8]
    ea4e:	f24b 6140 	movw	r1, #46656	; 0xb640
    ea52:	f2c0 0101 	movt	r1, #1
    ea56:	f04f 0206 	mov.w	r2, #6
    ea5a:	f006 faf5 	bl	15048 <strncmp>
    ea5e:	4603      	mov	r3, r0
    ea60:	2b00      	cmp	r3, #0
    ea62:	d112      	bne.n	ea8a <handle_output+0x142>
		{
			PT_INIT( &s->scriptpt );
    ea64:	687b      	ldr	r3, [r7, #4]
    ea66:	f04f 0200 	mov.w	r2, #0
    ea6a:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
			PT_WAIT_THREAD( &s->outputpt, handle_script(s) );
    ea6e:	687b      	ldr	r3, [r7, #4]
    ea70:	f240 1209 	movw	r2, #265	; 0x109
    ea74:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    ea78:	6878      	ldr	r0, [r7, #4]
    ea7a:	f7ff fcdf 	bl	e43c <handle_script>
    ea7e:	4603      	mov	r3, r0
    ea80:	2b00      	cmp	r3, #0
    ea82:	d110      	bne.n	eaa6 <handle_output+0x15e>
    ea84:	f04f 0300 	mov.w	r3, #0
    ea88:	e01f      	b.n	eaca <handle_output+0x182>
		}
		else
		{
			PT_WAIT_THREAD( &s->outputpt, send_file(s) );
    ea8a:	687b      	ldr	r3, [r7, #4]
    ea8c:	f240 120d 	movw	r2, #269	; 0x10d
    ea90:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    ea94:	6878      	ldr	r0, [r7, #4]
    ea96:	f7ff fc27 	bl	e2e8 <send_file>
    ea9a:	4603      	mov	r3, r0
    ea9c:	2b00      	cmp	r3, #0
    ea9e:	d103      	bne.n	eaa8 <handle_output+0x160>
    eaa0:	f04f 0300 	mov.w	r3, #0
    eaa4:	e011      	b.n	eaca <handle_output+0x182>
	}
	else
	{
		PT_WAIT_THREAD( &s->outputpt, send_headers(s, http_header_200) );
		ptr = strchr( s->filename, ISO_period );
		if( ptr != NULL && strncmp(ptr, http_shtml, 6) == 0 )
    eaa6:	bf00      	nop
		{
			PT_WAIT_THREAD( &s->outputpt, send_file(s) );
		}
	}

	PSOCK_CLOSE( &s->sout );
    eaa8:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    eaac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    eab0:	f04f 0210 	mov.w	r2, #16
    eab4:	701a      	strb	r2, [r3, #0]
	PT_END( &s->outputpt );
    eab6:	f04f 0300 	mov.w	r3, #0
    eaba:	73fb      	strb	r3, [r7, #15]
    eabc:	687b      	ldr	r3, [r7, #4]
    eabe:	f04f 0200 	mov.w	r2, #0
    eac2:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    eac6:	f04f 0302 	mov.w	r3, #2
}
    eaca:	4618      	mov	r0, r3
    eacc:	f107 0710 	add.w	r7, r7, #16
    ead0:	46bd      	mov	sp, r7
    ead2:	bd80      	pop	{r7, pc}

0000ead4 <handle_input>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( handle_input ( struct httpd_state *s ) )
{
    ead4:	b580      	push	{r7, lr}
    ead6:	b084      	sub	sp, #16
    ead8:	af00      	add	r7, sp, #0
    eada:	6078      	str	r0, [r7, #4]
	PSOCK_BEGIN( &s->sin );
    eadc:	f04f 0301 	mov.w	r3, #1
    eae0:	73fb      	strb	r3, [r7, #15]
    eae2:	687b      	ldr	r3, [r7, #4]
    eae4:	889b      	ldrh	r3, [r3, #4]
    eae6:	f5b3 7f8d 	cmp.w	r3, #282	; 0x11a
    eaea:	d012      	beq.n	eb12 <handle_input+0x3e>
    eaec:	f5b3 7f8d 	cmp.w	r3, #282	; 0x11a
    eaf0:	dc02      	bgt.n	eaf8 <handle_input+0x24>
    eaf2:	2b00      	cmp	r3, #0
    eaf4:	d009      	beq.n	eb0a <handle_input+0x36>
    eaf6:	e0c7      	b.n	ec88 <handle_input+0x1b4>
    eaf8:	f240 1221 	movw	r2, #289	; 0x121
    eafc:	4293      	cmp	r3, r2
    eafe:	d037      	beq.n	eb70 <handle_input+0x9c>
    eb00:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
    eb04:	f000 8093 	beq.w	ec2e <handle_input+0x15a>
    eb08:	e0be      	b.n	ec88 <handle_input+0x1b4>
	( void ) PT_YIELD_FLAG;
	PSOCK_READTO( &s->sin, ISO_space );
    eb0a:	687b      	ldr	r3, [r7, #4]
    eb0c:	f44f 728d 	mov.w	r2, #282	; 0x11a
    eb10:	809a      	strh	r2, [r3, #4]
    eb12:	687b      	ldr	r3, [r7, #4]
    eb14:	f103 0304 	add.w	r3, r3, #4
    eb18:	4618      	mov	r0, r3
    eb1a:	f04f 0120 	mov.w	r1, #32
    eb1e:	f7fb fec7 	bl	a8b0 <psock_readto>
    eb22:	4603      	mov	r3, r0
    eb24:	2b00      	cmp	r3, #0
    eb26:	d102      	bne.n	eb2e <handle_input+0x5a>
    eb28:	f04f 0300 	mov.w	r3, #0
    eb2c:	e0b5      	b.n	ec9a <handle_input+0x1c6>

	if( strncmp(s->inputbuf, http_get, 4) != 0 )
    eb2e:	687b      	ldr	r3, [r7, #4]
    eb30:	f103 0350 	add.w	r3, r3, #80	; 0x50
    eb34:	4618      	mov	r0, r3
    eb36:	f24b 4118 	movw	r1, #46104	; 0xb418
    eb3a:	f2c0 0101 	movt	r1, #1
    eb3e:	f04f 0204 	mov.w	r2, #4
    eb42:	f006 fa81 	bl	15048 <strncmp>
    eb46:	4603      	mov	r3, r0
    eb48:	2b00      	cmp	r3, #0
    eb4a:	d00d      	beq.n	eb68 <handle_input+0x94>
	{
		PSOCK_CLOSE_EXIT( &s->sin );
    eb4c:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    eb50:	f2c2 0300 	movt	r3, #8192	; 0x2000
    eb54:	f04f 0210 	mov.w	r2, #16
    eb58:	701a      	strb	r2, [r3, #0]
    eb5a:	687b      	ldr	r3, [r7, #4]
    eb5c:	f04f 0200 	mov.w	r2, #0
    eb60:	809a      	strh	r2, [r3, #4]
    eb62:	f04f 0301 	mov.w	r3, #1
    eb66:	e098      	b.n	ec9a <handle_input+0x1c6>
	}

	PSOCK_READTO( &s->sin, ISO_space );
    eb68:	687b      	ldr	r3, [r7, #4]
    eb6a:	f240 1221 	movw	r2, #289	; 0x121
    eb6e:	809a      	strh	r2, [r3, #4]
    eb70:	687b      	ldr	r3, [r7, #4]
    eb72:	f103 0304 	add.w	r3, r3, #4
    eb76:	4618      	mov	r0, r3
    eb78:	f04f 0120 	mov.w	r1, #32
    eb7c:	f7fb fe98 	bl	a8b0 <psock_readto>
    eb80:	4603      	mov	r3, r0
    eb82:	2b00      	cmp	r3, #0
    eb84:	d102      	bne.n	eb8c <handle_input+0xb8>
    eb86:	f04f 0300 	mov.w	r3, #0
    eb8a:	e086      	b.n	ec9a <handle_input+0x1c6>

	if( s->inputbuf[0] != ISO_slash )
    eb8c:	687b      	ldr	r3, [r7, #4]
    eb8e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
    eb92:	2b2f      	cmp	r3, #47	; 0x2f
    eb94:	d00d      	beq.n	ebb2 <handle_input+0xde>
	{
		PSOCK_CLOSE_EXIT( &s->sin );
    eb96:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    eb9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    eb9e:	f04f 0210 	mov.w	r2, #16
    eba2:	701a      	strb	r2, [r3, #0]
    eba4:	687b      	ldr	r3, [r7, #4]
    eba6:	f04f 0200 	mov.w	r2, #0
    ebaa:	809a      	strh	r2, [r3, #4]
    ebac:	f04f 0301 	mov.w	r3, #1
    ebb0:	e073      	b.n	ec9a <handle_input+0x1c6>
	}

	if( s->inputbuf[1] == ISO_space )
    ebb2:	687b      	ldr	r3, [r7, #4]
    ebb4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
    ebb8:	2b20      	cmp	r3, #32
    ebba:	d10c      	bne.n	ebd6 <handle_input+0x102>
	{
		strncpy( s->filename, http_index_html, sizeof(s->filename) );
    ebbc:	687b      	ldr	r3, [r7, #4]
    ebbe:	f103 0382 	add.w	r3, r3, #130	; 0x82
    ebc2:	4618      	mov	r0, r3
    ebc4:	f24b 416c 	movw	r1, #46188	; 0xb46c
    ebc8:	f2c0 0101 	movt	r1, #1
    ebcc:	f04f 0214 	mov.w	r2, #20
    ebd0:	f006 fa8e 	bl	150f0 <strncpy>
    ebd4:	e020      	b.n	ec18 <handle_input+0x144>
	}
	else
	{
		s->inputbuf[PSOCK_DATALEN( &s->sin ) - 1] = 0;
    ebd6:	687b      	ldr	r3, [r7, #4]
    ebd8:	f103 0304 	add.w	r3, r3, #4
    ebdc:	4618      	mov	r0, r3
    ebde:	f7fb fe29 	bl	a834 <psock_datalen>
    ebe2:	4603      	mov	r3, r0
    ebe4:	f103 32ff 	add.w	r2, r3, #4294967295
    ebe8:	687b      	ldr	r3, [r7, #4]
    ebea:	4413      	add	r3, r2
    ebec:	f04f 0200 	mov.w	r2, #0
    ebf0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		
		/* Process any form input being sent to the server. */
		#if UIP_CONF_PROCESS_HTTPD_FORMS == 1
		{
			extern void vApplicationProcessFormInput( char *pcInputString );
			vApplicationProcessFormInput( s->inputbuf );
    ebf4:	687b      	ldr	r3, [r7, #4]
    ebf6:	f103 0350 	add.w	r3, r3, #80	; 0x50
    ebfa:	4618      	mov	r0, r3
    ebfc:	f7f2 fb70 	bl	12e0 <vApplicationProcessFormInput>
		}
		#endif
		
		strncpy( s->filename, &s->inputbuf[0], sizeof(s->filename) );
    ec00:	687b      	ldr	r3, [r7, #4]
    ec02:	f103 0282 	add.w	r2, r3, #130	; 0x82
    ec06:	687b      	ldr	r3, [r7, #4]
    ec08:	f103 0350 	add.w	r3, r3, #80	; 0x50
    ec0c:	4610      	mov	r0, r2
    ec0e:	4619      	mov	r1, r3
    ec10:	f04f 0214 	mov.w	r2, #20
    ec14:	f006 fa6c 	bl	150f0 <strncpy>
	}

	/*  httpd_log_file(uip_conn->ripaddr, s->filename);*/
	s->state = STATE_OUTPUT;
    ec18:	687b      	ldr	r3, [r7, #4]
    ec1a:	f04f 0201 	mov.w	r2, #1
    ec1e:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96
    ec22:	e000      	b.n	ec26 <handle_input+0x152>
		{
			s->inputbuf[PSOCK_DATALEN( &s->sin ) - 2] = 0;

			/*      httpd_log(&s->inputbuf[9]);*/
		}
	}
    ec24:	bf00      	nop
	/*  httpd_log_file(uip_conn->ripaddr, s->filename);*/
	s->state = STATE_OUTPUT;

	while( 1 )
	{
		PSOCK_READTO( &s->sin, ISO_nl );
    ec26:	687b      	ldr	r3, [r7, #4]
    ec28:	f44f 72a0 	mov.w	r2, #320	; 0x140
    ec2c:	809a      	strh	r2, [r3, #4]
    ec2e:	687b      	ldr	r3, [r7, #4]
    ec30:	f103 0304 	add.w	r3, r3, #4
    ec34:	4618      	mov	r0, r3
    ec36:	f04f 010a 	mov.w	r1, #10
    ec3a:	f7fb fe39 	bl	a8b0 <psock_readto>
    ec3e:	4603      	mov	r3, r0
    ec40:	2b00      	cmp	r3, #0
    ec42:	d102      	bne.n	ec4a <handle_input+0x176>
    ec44:	f04f 0300 	mov.w	r3, #0
    ec48:	e027      	b.n	ec9a <handle_input+0x1c6>

		if( strncmp(s->inputbuf, http_referer, 8) == 0 )
    ec4a:	687b      	ldr	r3, [r7, #4]
    ec4c:	f103 0350 	add.w	r3, r3, #80	; 0x50
    ec50:	4618      	mov	r0, r3
    ec52:	f24b 4184 	movw	r1, #46212	; 0xb484
    ec56:	f2c0 0101 	movt	r1, #1
    ec5a:	f04f 0208 	mov.w	r2, #8
    ec5e:	f006 f9f3 	bl	15048 <strncmp>
    ec62:	4603      	mov	r3, r0
    ec64:	2b00      	cmp	r3, #0
    ec66:	d1dd      	bne.n	ec24 <handle_input+0x150>
		{
			s->inputbuf[PSOCK_DATALEN( &s->sin ) - 2] = 0;
    ec68:	687b      	ldr	r3, [r7, #4]
    ec6a:	f103 0304 	add.w	r3, r3, #4
    ec6e:	4618      	mov	r0, r3
    ec70:	f7fb fde0 	bl	a834 <psock_datalen>
    ec74:	4603      	mov	r3, r0
    ec76:	f1a3 0202 	sub.w	r2, r3, #2
    ec7a:	687b      	ldr	r3, [r7, #4]
    ec7c:	4413      	add	r3, r2
    ec7e:	f04f 0200 	mov.w	r2, #0
    ec82:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			/*      httpd_log(&s->inputbuf[9]);*/
		}
	}
    ec86:	e7ce      	b.n	ec26 <handle_input+0x152>

	PSOCK_END( &s->sin );
    ec88:	f04f 0300 	mov.w	r3, #0
    ec8c:	73fb      	strb	r3, [r7, #15]
    ec8e:	687b      	ldr	r3, [r7, #4]
    ec90:	f04f 0200 	mov.w	r2, #0
    ec94:	809a      	strh	r2, [r3, #4]
    ec96:	f04f 0302 	mov.w	r3, #2
}
    ec9a:	4618      	mov	r0, r3
    ec9c:	f107 0710 	add.w	r7, r7, #16
    eca0:	46bd      	mov	sp, r7
    eca2:	bd80      	pop	{r7, pc}

0000eca4 <handle_connection>:

/*---------------------------------------------------------------------------*/
static void handle_connection( struct httpd_state *s )
{
    eca4:	b580      	push	{r7, lr}
    eca6:	b082      	sub	sp, #8
    eca8:	af00      	add	r7, sp, #0
    ecaa:	6078      	str	r0, [r7, #4]
	handle_input( s );
    ecac:	6878      	ldr	r0, [r7, #4]
    ecae:	f7ff ff11 	bl	ead4 <handle_input>
	if( s->state == STATE_OUTPUT )
    ecb2:	687b      	ldr	r3, [r7, #4]
    ecb4:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
    ecb8:	2b01      	cmp	r3, #1
    ecba:	d102      	bne.n	ecc2 <handle_connection+0x1e>
	{
		handle_output( s );
    ecbc:	6878      	ldr	r0, [r7, #4]
    ecbe:	f7ff fe43 	bl	e948 <handle_output>
	}
}
    ecc2:	f107 0708 	add.w	r7, r7, #8
    ecc6:	46bd      	mov	sp, r7
    ecc8:	bd80      	pop	{r7, pc}
    ecca:	bf00      	nop

0000eccc <httpd_appcall>:

/*---------------------------------------------------------------------------*/
void httpd_appcall( void )
{
    eccc:	b580      	push	{r7, lr}
    ecce:	b082      	sub	sp, #8
    ecd0:	af00      	add	r7, sp, #0
	struct httpd_state	*s = ( struct httpd_state * ) &( uip_conn->appstate );
    ecd2:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    ecd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ecda:	681b      	ldr	r3, [r3, #0]
    ecdc:	f103 031c 	add.w	r3, r3, #28
    ece0:	607b      	str	r3, [r7, #4]

	if( uip_closed() || uip_aborted() || uip_timedout() )
    ece2:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    ece6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ecea:	781b      	ldrb	r3, [r3, #0]
    ecec:	f003 0310 	and.w	r3, r3, #16
    ecf0:	2b00      	cmp	r3, #0
    ecf2:	d173      	bne.n	eddc <httpd_appcall+0x110>
    ecf4:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    ecf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ecfc:	781b      	ldrb	r3, [r3, #0]
    ecfe:	f003 0320 	and.w	r3, r3, #32
    ed02:	2b00      	cmp	r3, #0
    ed04:	d16a      	bne.n	eddc <httpd_appcall+0x110>
    ed06:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    ed0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ed0e:	781b      	ldrb	r3, [r3, #0]
    ed10:	b25b      	sxtb	r3, r3
    ed12:	2b00      	cmp	r3, #0
    ed14:	db62      	blt.n	eddc <httpd_appcall+0x110>
	{
	}
	else if( uip_connected() )
    ed16:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    ed1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ed1e:	781b      	ldrb	r3, [r3, #0]
    ed20:	f003 0340 	and.w	r3, r3, #64	; 0x40
    ed24:	2b00      	cmp	r3, #0
    ed26:	d029      	beq.n	ed7c <httpd_appcall+0xb0>
	{
		PSOCK_INIT( &s->sin, s->inputbuf, sizeof(s->inputbuf) - 1 );
    ed28:	687b      	ldr	r3, [r7, #4]
    ed2a:	f103 0204 	add.w	r2, r3, #4
    ed2e:	687b      	ldr	r3, [r7, #4]
    ed30:	f103 0350 	add.w	r3, r3, #80	; 0x50
    ed34:	4610      	mov	r0, r2
    ed36:	4619      	mov	r1, r3
    ed38:	f04f 0231 	mov.w	r2, #49	; 0x31
    ed3c:	f7fb fe7e 	bl	aa3c <psock_init>
		PSOCK_INIT( &s->sout, s->inputbuf, sizeof(s->inputbuf) - 1 );
    ed40:	687b      	ldr	r3, [r7, #4]
    ed42:	f103 0228 	add.w	r2, r3, #40	; 0x28
    ed46:	687b      	ldr	r3, [r7, #4]
    ed48:	f103 0350 	add.w	r3, r3, #80	; 0x50
    ed4c:	4610      	mov	r0, r2
    ed4e:	4619      	mov	r1, r3
    ed50:	f04f 0231 	mov.w	r2, #49	; 0x31
    ed54:	f7fb fe72 	bl	aa3c <psock_init>
		PT_INIT( &s->outputpt );
    ed58:	687b      	ldr	r3, [r7, #4]
    ed5a:	f04f 0200 	mov.w	r2, #0
    ed5e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
		s->state = STATE_WAITING;
    ed62:	687b      	ldr	r3, [r7, #4]
    ed64:	f04f 0200 	mov.w	r2, #0
    ed68:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96

		/*    timer_set(&s->timer, CLOCK_SECOND * 100);*/
		s->timer = 0;
    ed6c:	687b      	ldr	r3, [r7, #4]
    ed6e:	f04f 0200 	mov.w	r2, #0
    ed72:	701a      	strb	r2, [r3, #0]
		handle_connection( s );
    ed74:	6878      	ldr	r0, [r7, #4]
    ed76:	f7ff ff95 	bl	eca4 <handle_connection>
    ed7a:	e02f      	b.n	eddc <httpd_appcall+0x110>
	}
	else if( s != NULL )
    ed7c:	687b      	ldr	r3, [r7, #4]
    ed7e:	2b00      	cmp	r3, #0
    ed80:	d025      	beq.n	edce <httpd_appcall+0x102>
	{
		if( uip_poll() )
    ed82:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    ed86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ed8a:	781b      	ldrb	r3, [r3, #0]
    ed8c:	f003 0308 	and.w	r3, r3, #8
    ed90:	2b00      	cmp	r3, #0
    ed92:	d012      	beq.n	edba <httpd_appcall+0xee>
		{
			++s->timer;
    ed94:	687b      	ldr	r3, [r7, #4]
    ed96:	781b      	ldrb	r3, [r3, #0]
    ed98:	f103 0301 	add.w	r3, r3, #1
    ed9c:	b2da      	uxtb	r2, r3
    ed9e:	687b      	ldr	r3, [r7, #4]
    eda0:	701a      	strb	r2, [r3, #0]
			if( s->timer >= 20 )
    eda2:	687b      	ldr	r3, [r7, #4]
    eda4:	781b      	ldrb	r3, [r3, #0]
    eda6:	2b13      	cmp	r3, #19
    eda8:	d90c      	bls.n	edc4 <httpd_appcall+0xf8>
			{
				uip_abort();
    edaa:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    edae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    edb2:	f04f 0220 	mov.w	r2, #32
    edb6:	701a      	strb	r2, [r3, #0]
    edb8:	e005      	b.n	edc6 <httpd_appcall+0xfa>
			}
		}
		else
		{
			s->timer = 0;
    edba:	687b      	ldr	r3, [r7, #4]
    edbc:	f04f 0200 	mov.w	r2, #0
    edc0:	701a      	strb	r2, [r3, #0]
    edc2:	e000      	b.n	edc6 <httpd_appcall+0xfa>
		if( uip_poll() )
		{
			++s->timer;
			if( s->timer >= 20 )
			{
				uip_abort();
    edc4:	bf00      	nop
		else
		{
			s->timer = 0;
		}

		handle_connection( s );
    edc6:	6878      	ldr	r0, [r7, #4]
    edc8:	f7ff ff6c 	bl	eca4 <handle_connection>
    edcc:	e006      	b.n	eddc <httpd_appcall+0x110>
	}
	else
	{
		uip_abort();
    edce:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    edd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    edd6:	f04f 0220 	mov.w	r2, #32
    edda:	701a      	strb	r2, [r3, #0]
	}
}
    eddc:	f107 0708 	add.w	r7, r7, #8
    ede0:	46bd      	mov	sp, r7
    ede2:	bd80      	pop	{r7, pc}

0000ede4 <httpd_init>:
 *
 *             This function initializes the web server and should be
 *             called at system boot-up.
 */
void httpd_init( void )
{
    ede4:	b580      	push	{r7, lr}
    ede6:	af00      	add	r7, sp, #0
	uip_listen( HTONS(80) );
    ede8:	f44f 40a0 	mov.w	r0, #20480	; 0x5000
    edec:	f7fc f9e4 	bl	b1b8 <uip_listen>
}
    edf0:	bd80      	pop	{r7, pc}
    edf2:	bf00      	nop

0000edf4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
    edf4:	b480      	push	{r7}
    edf6:	b083      	sub	sp, #12
    edf8:	af00      	add	r7, sp, #0
    edfa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    edfc:	687b      	ldr	r3, [r7, #4]
    edfe:	f103 0308 	add.w	r3, r3, #8
    ee02:	461a      	mov	r2, r3
    ee04:	687b      	ldr	r3, [r7, #4]
    ee06:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    ee08:	687b      	ldr	r3, [r7, #4]
    ee0a:	f04f 32ff 	mov.w	r2, #4294967295
    ee0e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    ee10:	687b      	ldr	r3, [r7, #4]
    ee12:	f103 0308 	add.w	r3, r3, #8
    ee16:	461a      	mov	r2, r3
    ee18:	687b      	ldr	r3, [r7, #4]
    ee1a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    ee1c:	687b      	ldr	r3, [r7, #4]
    ee1e:	f103 0308 	add.w	r3, r3, #8
    ee22:	461a      	mov	r2, r3
    ee24:	687b      	ldr	r3, [r7, #4]
    ee26:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    ee28:	687b      	ldr	r3, [r7, #4]
    ee2a:	f04f 0200 	mov.w	r2, #0
    ee2e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    ee30:	f107 070c 	add.w	r7, r7, #12
    ee34:	46bd      	mov	sp, r7
    ee36:	bc80      	pop	{r7}
    ee38:	4770      	bx	lr
    ee3a:	bf00      	nop

0000ee3c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
    ee3c:	b480      	push	{r7}
    ee3e:	b083      	sub	sp, #12
    ee40:	af00      	add	r7, sp, #0
    ee42:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
    ee44:	687b      	ldr	r3, [r7, #4]
    ee46:	f04f 0200 	mov.w	r2, #0
    ee4a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    ee4c:	f107 070c 	add.w	r7, r7, #12
    ee50:	46bd      	mov	sp, r7
    ee52:	bc80      	pop	{r7}
    ee54:	4770      	bx	lr
    ee56:	bf00      	nop

0000ee58 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    ee58:	b480      	push	{r7}
    ee5a:	b085      	sub	sp, #20
    ee5c:	af00      	add	r7, sp, #0
    ee5e:	6078      	str	r0, [r7, #4]
    ee60:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
    ee62:	687b      	ldr	r3, [r7, #4]
    ee64:	685b      	ldr	r3, [r3, #4]
    ee66:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    ee68:	683b      	ldr	r3, [r7, #0]
    ee6a:	68fa      	ldr	r2, [r7, #12]
    ee6c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    ee6e:	68fb      	ldr	r3, [r7, #12]
    ee70:	689a      	ldr	r2, [r3, #8]
    ee72:	683b      	ldr	r3, [r7, #0]
    ee74:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
    ee76:	68fb      	ldr	r3, [r7, #12]
    ee78:	689b      	ldr	r3, [r3, #8]
    ee7a:	683a      	ldr	r2, [r7, #0]
    ee7c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
    ee7e:	68fb      	ldr	r3, [r7, #12]
    ee80:	683a      	ldr	r2, [r7, #0]
    ee82:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
    ee84:	683b      	ldr	r3, [r7, #0]
    ee86:	687a      	ldr	r2, [r7, #4]
    ee88:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
    ee8a:	687b      	ldr	r3, [r7, #4]
    ee8c:	681b      	ldr	r3, [r3, #0]
    ee8e:	f103 0201 	add.w	r2, r3, #1
    ee92:	687b      	ldr	r3, [r7, #4]
    ee94:	601a      	str	r2, [r3, #0]
}
    ee96:	f107 0714 	add.w	r7, r7, #20
    ee9a:	46bd      	mov	sp, r7
    ee9c:	bc80      	pop	{r7}
    ee9e:	4770      	bx	lr

0000eea0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    eea0:	b480      	push	{r7}
    eea2:	b085      	sub	sp, #20
    eea4:	af00      	add	r7, sp, #0
    eea6:	6078      	str	r0, [r7, #4]
    eea8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    eeaa:	683b      	ldr	r3, [r7, #0]
    eeac:	681b      	ldr	r3, [r3, #0]
    eeae:	60fb      	str	r3, [r7, #12]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    eeb0:	68fb      	ldr	r3, [r7, #12]
    eeb2:	f1b3 3fff 	cmp.w	r3, #4294967295
    eeb6:	d103      	bne.n	eec0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    eeb8:	687b      	ldr	r3, [r7, #4]
    eeba:	691b      	ldr	r3, [r3, #16]
    eebc:	60bb      	str	r3, [r7, #8]
    eebe:	e00d      	b.n	eedc <vListInsert+0x3c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
    eec0:	687b      	ldr	r3, [r7, #4]
    eec2:	f103 0308 	add.w	r3, r3, #8
    eec6:	60bb      	str	r3, [r7, #8]
    eec8:	e002      	b.n	eed0 <vListInsert+0x30>
    eeca:	68bb      	ldr	r3, [r7, #8]
    eecc:	685b      	ldr	r3, [r3, #4]
    eece:	60bb      	str	r3, [r7, #8]
    eed0:	68bb      	ldr	r3, [r7, #8]
    eed2:	685b      	ldr	r3, [r3, #4]
    eed4:	681a      	ldr	r2, [r3, #0]
    eed6:	68fb      	ldr	r3, [r7, #12]
    eed8:	429a      	cmp	r2, r3
    eeda:	d9f6      	bls.n	eeca <vListInsert+0x2a>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    eedc:	68bb      	ldr	r3, [r7, #8]
    eede:	685a      	ldr	r2, [r3, #4]
    eee0:	683b      	ldr	r3, [r7, #0]
    eee2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    eee4:	683b      	ldr	r3, [r7, #0]
    eee6:	685b      	ldr	r3, [r3, #4]
    eee8:	683a      	ldr	r2, [r7, #0]
    eeea:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
    eeec:	683b      	ldr	r3, [r7, #0]
    eeee:	68ba      	ldr	r2, [r7, #8]
    eef0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
    eef2:	68bb      	ldr	r3, [r7, #8]
    eef4:	683a      	ldr	r2, [r7, #0]
    eef6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
    eef8:	683b      	ldr	r3, [r7, #0]
    eefa:	687a      	ldr	r2, [r7, #4]
    eefc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
    eefe:	687b      	ldr	r3, [r7, #4]
    ef00:	681b      	ldr	r3, [r3, #0]
    ef02:	f103 0201 	add.w	r2, r3, #1
    ef06:	687b      	ldr	r3, [r7, #4]
    ef08:	601a      	str	r2, [r3, #0]
}
    ef0a:	f107 0714 	add.w	r7, r7, #20
    ef0e:	46bd      	mov	sp, r7
    ef10:	bc80      	pop	{r7}
    ef12:	4770      	bx	lr

0000ef14 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    ef14:	b480      	push	{r7}
    ef16:	b085      	sub	sp, #20
    ef18:	af00      	add	r7, sp, #0
    ef1a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
    ef1c:	687b      	ldr	r3, [r7, #4]
    ef1e:	691b      	ldr	r3, [r3, #16]
    ef20:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    ef22:	687b      	ldr	r3, [r7, #4]
    ef24:	685b      	ldr	r3, [r3, #4]
    ef26:	687a      	ldr	r2, [r7, #4]
    ef28:	6892      	ldr	r2, [r2, #8]
    ef2a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    ef2c:	687b      	ldr	r3, [r7, #4]
    ef2e:	689b      	ldr	r3, [r3, #8]
    ef30:	687a      	ldr	r2, [r7, #4]
    ef32:	6852      	ldr	r2, [r2, #4]
    ef34:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    ef36:	68fb      	ldr	r3, [r7, #12]
    ef38:	685a      	ldr	r2, [r3, #4]
    ef3a:	687b      	ldr	r3, [r7, #4]
    ef3c:	429a      	cmp	r2, r3
    ef3e:	d103      	bne.n	ef48 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    ef40:	687b      	ldr	r3, [r7, #4]
    ef42:	689a      	ldr	r2, [r3, #8]
    ef44:	68fb      	ldr	r3, [r7, #12]
    ef46:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
    ef48:	687b      	ldr	r3, [r7, #4]
    ef4a:	f04f 0200 	mov.w	r2, #0
    ef4e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
    ef50:	68fb      	ldr	r3, [r7, #12]
    ef52:	681b      	ldr	r3, [r3, #0]
    ef54:	f103 32ff 	add.w	r2, r3, #4294967295
    ef58:	68fb      	ldr	r3, [r7, #12]
    ef5a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
    ef5c:	68fb      	ldr	r3, [r7, #12]
    ef5e:	681b      	ldr	r3, [r3, #0]
}
    ef60:	4618      	mov	r0, r3
    ef62:	f107 0714 	add.w	r7, r7, #20
    ef66:	46bd      	mov	sp, r7
    ef68:	bc80      	pop	{r7}
    ef6a:	4770      	bx	lr

0000ef6c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    ef6c:	b580      	push	{r7, lr}
    ef6e:	b084      	sub	sp, #16
    ef70:	af00      	add	r7, sp, #0
    ef72:	6078      	str	r0, [r7, #4]
    ef74:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
    ef76:	687b      	ldr	r3, [r7, #4]
    ef78:	60bb      	str	r3, [r7, #8]

	configASSERT( pxQueue );
    ef7a:	68bb      	ldr	r3, [r7, #8]
    ef7c:	2b00      	cmp	r3, #0
    ef7e:	d109      	bne.n	ef94 <xQueueGenericReset+0x28>
    ef80:	f04f 0328 	mov.w	r3, #40	; 0x28
    ef84:	f383 8811 	msr	BASEPRI, r3
    ef88:	f3bf 8f6f 	isb	sy
    ef8c:	f3bf 8f4f 	dsb	sy
    ef90:	60fb      	str	r3, [r7, #12]
    ef92:	e7fe      	b.n	ef92 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
    ef94:	f005 f800 	bl	13f98 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
    ef98:	68bb      	ldr	r3, [r7, #8]
    ef9a:	681a      	ldr	r2, [r3, #0]
    ef9c:	68bb      	ldr	r3, [r7, #8]
    ef9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    efa0:	68b9      	ldr	r1, [r7, #8]
    efa2:	6c09      	ldr	r1, [r1, #64]	; 0x40
    efa4:	fb01 f303 	mul.w	r3, r1, r3
    efa8:	441a      	add	r2, r3
    efaa:	68bb      	ldr	r3, [r7, #8]
    efac:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    efae:	68bb      	ldr	r3, [r7, #8]
    efb0:	f04f 0200 	mov.w	r2, #0
    efb4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
    efb6:	68bb      	ldr	r3, [r7, #8]
    efb8:	681a      	ldr	r2, [r3, #0]
    efba:	68bb      	ldr	r3, [r7, #8]
    efbc:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
    efbe:	68bb      	ldr	r3, [r7, #8]
    efc0:	681a      	ldr	r2, [r3, #0]
    efc2:	68bb      	ldr	r3, [r7, #8]
    efc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    efc6:	f103 33ff 	add.w	r3, r3, #4294967295
    efca:	68b9      	ldr	r1, [r7, #8]
    efcc:	6c09      	ldr	r1, [r1, #64]	; 0x40
    efce:	fb01 f303 	mul.w	r3, r1, r3
    efd2:	441a      	add	r2, r3
    efd4:	68bb      	ldr	r3, [r7, #8]
    efd6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
    efd8:	68bb      	ldr	r3, [r7, #8]
    efda:	f04f 32ff 	mov.w	r2, #4294967295
    efde:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
    efe2:	68bb      	ldr	r3, [r7, #8]
    efe4:	f04f 32ff 	mov.w	r2, #4294967295
    efe8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
    efec:	683b      	ldr	r3, [r7, #0]
    efee:	2b00      	cmp	r3, #0
    eff0:	d118      	bne.n	f024 <xQueueGenericReset+0xb8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    eff2:	68bb      	ldr	r3, [r7, #8]
    eff4:	691b      	ldr	r3, [r3, #16]
    eff6:	2b00      	cmp	r3, #0
    eff8:	d021      	beq.n	f03e <xQueueGenericReset+0xd2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    effa:	68bb      	ldr	r3, [r7, #8]
    effc:	f103 0310 	add.w	r3, r3, #16
    f000:	4618      	mov	r0, r3
    f002:	f002 fd37 	bl	11a74 <xTaskRemoveFromEventList>
    f006:	4603      	mov	r3, r0
    f008:	2b00      	cmp	r3, #0
    f00a:	d01a      	beq.n	f042 <xQueueGenericReset+0xd6>
				{
					queueYIELD_IF_USING_PREEMPTION();
    f00c:	f64e 5304 	movw	r3, #60676	; 0xed04
    f010:	f2ce 0300 	movt	r3, #57344	; 0xe000
    f014:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    f018:	601a      	str	r2, [r3, #0]
    f01a:	f3bf 8f4f 	dsb	sy
    f01e:	f3bf 8f6f 	isb	sy
    f022:	e00f      	b.n	f044 <xQueueGenericReset+0xd8>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    f024:	68bb      	ldr	r3, [r7, #8]
    f026:	f103 0310 	add.w	r3, r3, #16
    f02a:	4618      	mov	r0, r3
    f02c:	f7ff fee2 	bl	edf4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    f030:	68bb      	ldr	r3, [r7, #8]
    f032:	f103 0324 	add.w	r3, r3, #36	; 0x24
    f036:	4618      	mov	r0, r3
    f038:	f7ff fedc 	bl	edf4 <vListInitialise>
    f03c:	e002      	b.n	f044 <xQueueGenericReset+0xd8>
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
				{
					queueYIELD_IF_USING_PREEMPTION();
    f03e:	bf00      	nop
    f040:	e000      	b.n	f044 <xQueueGenericReset+0xd8>
    f042:	bf00      	nop
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
		}
	}
	taskEXIT_CRITICAL();
    f044:	f004 ffe0 	bl	14008 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
    f048:	f04f 0301 	mov.w	r3, #1
}
    f04c:	4618      	mov	r0, r3
    f04e:	f107 0710 	add.w	r7, r7, #16
    f052:	46bd      	mov	sp, r7
    f054:	bd80      	pop	{r7, pc}
    f056:	bf00      	nop

0000f058 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
    f058:	b580      	push	{r7, lr}
    f05a:	b08a      	sub	sp, #40	; 0x28
    f05c:	af02      	add	r7, sp, #8
    f05e:	60f8      	str	r0, [r7, #12]
    f060:	60b9      	str	r1, [r7, #8]
    f062:	4613      	mov	r3, r2
    f064:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
    f066:	68fb      	ldr	r3, [r7, #12]
    f068:	2b00      	cmp	r3, #0
    f06a:	d109      	bne.n	f080 <xQueueGenericCreate+0x28>
    f06c:	f04f 0328 	mov.w	r3, #40	; 0x28
    f070:	f383 8811 	msr	BASEPRI, r3
    f074:	f3bf 8f6f 	isb	sy
    f078:	f3bf 8f4f 	dsb	sy
    f07c:	61fb      	str	r3, [r7, #28]
    f07e:	e7fe      	b.n	f07e <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
    f080:	68bb      	ldr	r3, [r7, #8]
    f082:	2b00      	cmp	r3, #0
    f084:	d103      	bne.n	f08e <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
    f086:	f04f 0300 	mov.w	r3, #0
    f08a:	617b      	str	r3, [r7, #20]
    f08c:	e004      	b.n	f098 <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    f08e:	68fb      	ldr	r3, [r7, #12]
    f090:	68ba      	ldr	r2, [r7, #8]
    f092:	fb02 f303 	mul.w	r3, r2, r3
    f096:	617b      	str	r3, [r7, #20]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
    f098:	697b      	ldr	r3, [r7, #20]
    f09a:	f103 0350 	add.w	r3, r3, #80	; 0x50
    f09e:	4618      	mov	r0, r3
    f0a0:	f004 fcfa 	bl	13a98 <pvPortMalloc>
    f0a4:	4603      	mov	r3, r0
    f0a6:	613b      	str	r3, [r7, #16]

		if( pxNewQueue != NULL )
    f0a8:	693b      	ldr	r3, [r7, #16]
    f0aa:	2b00      	cmp	r3, #0
    f0ac:	d00d      	beq.n	f0ca <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
    f0ae:	693b      	ldr	r3, [r7, #16]
    f0b0:	61bb      	str	r3, [r7, #24]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
    f0b2:	69bb      	ldr	r3, [r7, #24]
    f0b4:	f103 0350 	add.w	r3, r3, #80	; 0x50
    f0b8:	61bb      	str	r3, [r7, #24]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
    f0ba:	79fb      	ldrb	r3, [r7, #7]
    f0bc:	693a      	ldr	r2, [r7, #16]
    f0be:	9200      	str	r2, [sp, #0]
    f0c0:	68f8      	ldr	r0, [r7, #12]
    f0c2:	68b9      	ldr	r1, [r7, #8]
    f0c4:	69ba      	ldr	r2, [r7, #24]
    f0c6:	f000 f807 	bl	f0d8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
    f0ca:	693b      	ldr	r3, [r7, #16]
	}
    f0cc:	4618      	mov	r0, r3
    f0ce:	f107 0720 	add.w	r7, r7, #32
    f0d2:	46bd      	mov	sp, r7
    f0d4:	bd80      	pop	{r7, pc}
    f0d6:	bf00      	nop

0000f0d8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
    f0d8:	b580      	push	{r7, lr}
    f0da:	b084      	sub	sp, #16
    f0dc:	af00      	add	r7, sp, #0
    f0de:	60f8      	str	r0, [r7, #12]
    f0e0:	60b9      	str	r1, [r7, #8]
    f0e2:	607a      	str	r2, [r7, #4]
    f0e4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
    f0e6:	68bb      	ldr	r3, [r7, #8]
    f0e8:	2b00      	cmp	r3, #0
    f0ea:	d103      	bne.n	f0f4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    f0ec:	69ba      	ldr	r2, [r7, #24]
    f0ee:	69bb      	ldr	r3, [r7, #24]
    f0f0:	601a      	str	r2, [r3, #0]
    f0f2:	e002      	b.n	f0fa <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
    f0f4:	687a      	ldr	r2, [r7, #4]
    f0f6:	69bb      	ldr	r3, [r7, #24]
    f0f8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
    f0fa:	69bb      	ldr	r3, [r7, #24]
    f0fc:	68fa      	ldr	r2, [r7, #12]
    f0fe:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
    f100:	69bb      	ldr	r3, [r7, #24]
    f102:	68ba      	ldr	r2, [r7, #8]
    f104:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    f106:	69b8      	ldr	r0, [r7, #24]
    f108:	f04f 0101 	mov.w	r1, #1
    f10c:	f7ff ff2e 	bl	ef6c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
    f110:	69bb      	ldr	r3, [r7, #24]
    f112:	78fa      	ldrb	r2, [r7, #3]
    f114:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
    f118:	f107 0710 	add.w	r7, r7, #16
    f11c:	46bd      	mov	sp, r7
    f11e:	bd80      	pop	{r7, pc}

0000f120 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
    f120:	b580      	push	{r7, lr}
    f122:	b082      	sub	sp, #8
    f124:	af00      	add	r7, sp, #0
    f126:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
    f128:	687b      	ldr	r3, [r7, #4]
    f12a:	2b00      	cmp	r3, #0
    f12c:	d014      	beq.n	f158 <prvInitialiseMutex+0x38>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
    f12e:	687b      	ldr	r3, [r7, #4]
    f130:	f04f 0200 	mov.w	r2, #0
    f134:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    f136:	687b      	ldr	r3, [r7, #4]
    f138:	f04f 0200 	mov.w	r2, #0
    f13c:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
    f13e:	687b      	ldr	r3, [r7, #4]
    f140:	f04f 0200 	mov.w	r2, #0
    f144:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
    f146:	6878      	ldr	r0, [r7, #4]
    f148:	f04f 0100 	mov.w	r1, #0
    f14c:	f04f 0200 	mov.w	r2, #0
    f150:	f04f 0300 	mov.w	r3, #0
    f154:	f000 f894 	bl	f280 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
    f158:	f107 0708 	add.w	r7, r7, #8
    f15c:	46bd      	mov	sp, r7
    f15e:	bd80      	pop	{r7, pc}

0000f160 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
    f160:	b580      	push	{r7, lr}
    f162:	b086      	sub	sp, #24
    f164:	af00      	add	r7, sp, #0
    f166:	4603      	mov	r3, r0
    f168:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
    f16a:	f04f 0301 	mov.w	r3, #1
    f16e:	613b      	str	r3, [r7, #16]
    f170:	f04f 0300 	mov.w	r3, #0
    f174:	617b      	str	r3, [r7, #20]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
    f176:	79fb      	ldrb	r3, [r7, #7]
    f178:	6938      	ldr	r0, [r7, #16]
    f17a:	6979      	ldr	r1, [r7, #20]
    f17c:	461a      	mov	r2, r3
    f17e:	f7ff ff6b 	bl	f058 <xQueueGenericCreate>
    f182:	4603      	mov	r3, r0
    f184:	60fb      	str	r3, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
    f186:	68f8      	ldr	r0, [r7, #12]
    f188:	f7ff ffca 	bl	f120 <prvInitialiseMutex>

		return xNewQueue;
    f18c:	68fb      	ldr	r3, [r7, #12]
	}
    f18e:	4618      	mov	r0, r3
    f190:	f107 0718 	add.w	r7, r7, #24
    f194:	46bd      	mov	sp, r7
    f196:	bd80      	pop	{r7, pc}

0000f198 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
    f198:	b590      	push	{r4, r7, lr}
    f19a:	b087      	sub	sp, #28
    f19c:	af00      	add	r7, sp, #0
    f19e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    f1a0:	687b      	ldr	r3, [r7, #4]
    f1a2:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
    f1a4:	693b      	ldr	r3, [r7, #16]
    f1a6:	2b00      	cmp	r3, #0
    f1a8:	d109      	bne.n	f1be <xQueueGiveMutexRecursive+0x26>
    f1aa:	f04f 0328 	mov.w	r3, #40	; 0x28
    f1ae:	f383 8811 	msr	BASEPRI, r3
    f1b2:	f3bf 8f6f 	isb	sy
    f1b6:	f3bf 8f4f 	dsb	sy
    f1ba:	617b      	str	r3, [r7, #20]
    f1bc:	e7fe      	b.n	f1bc <xQueueGiveMutexRecursive+0x24>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
    f1be:	693b      	ldr	r3, [r7, #16]
    f1c0:	689c      	ldr	r4, [r3, #8]
    f1c2:	f002 ffed 	bl	121a0 <xTaskGetCurrentTaskHandle>
    f1c6:	4603      	mov	r3, r0
    f1c8:	429c      	cmp	r4, r3
    f1ca:	d116      	bne.n	f1fa <xQueueGiveMutexRecursive+0x62>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
    f1cc:	693b      	ldr	r3, [r7, #16]
    f1ce:	68db      	ldr	r3, [r3, #12]
    f1d0:	f103 32ff 	add.w	r2, r3, #4294967295
    f1d4:	693b      	ldr	r3, [r7, #16]
    f1d6:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
    f1d8:	693b      	ldr	r3, [r7, #16]
    f1da:	68db      	ldr	r3, [r3, #12]
    f1dc:	2b00      	cmp	r3, #0
    f1de:	d108      	bne.n	f1f2 <xQueueGiveMutexRecursive+0x5a>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
    f1e0:	6938      	ldr	r0, [r7, #16]
    f1e2:	f04f 0100 	mov.w	r1, #0
    f1e6:	f04f 0200 	mov.w	r2, #0
    f1ea:	f04f 0300 	mov.w	r3, #0
    f1ee:	f000 f847 	bl	f280 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
    f1f2:	f04f 0301 	mov.w	r3, #1
    f1f6:	60fb      	str	r3, [r7, #12]
    f1f8:	e002      	b.n	f200 <xQueueGiveMutexRecursive+0x68>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
    f1fa:	f04f 0300 	mov.w	r3, #0
    f1fe:	60fb      	str	r3, [r7, #12]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
    f200:	68fb      	ldr	r3, [r7, #12]
	}
    f202:	4618      	mov	r0, r3
    f204:	f107 071c 	add.w	r7, r7, #28
    f208:	46bd      	mov	sp, r7
    f20a:	bd90      	pop	{r4, r7, pc}

0000f20c <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
    f20c:	b590      	push	{r4, r7, lr}
    f20e:	b087      	sub	sp, #28
    f210:	af00      	add	r7, sp, #0
    f212:	6078      	str	r0, [r7, #4]
    f214:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    f216:	687b      	ldr	r3, [r7, #4]
    f218:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
    f21a:	693b      	ldr	r3, [r7, #16]
    f21c:	2b00      	cmp	r3, #0
    f21e:	d109      	bne.n	f234 <xQueueTakeMutexRecursive+0x28>
    f220:	f04f 0328 	mov.w	r3, #40	; 0x28
    f224:	f383 8811 	msr	BASEPRI, r3
    f228:	f3bf 8f6f 	isb	sy
    f22c:	f3bf 8f4f 	dsb	sy
    f230:	617b      	str	r3, [r7, #20]
    f232:	e7fe      	b.n	f232 <xQueueTakeMutexRecursive+0x26>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
    f234:	693b      	ldr	r3, [r7, #16]
    f236:	689c      	ldr	r4, [r3, #8]
    f238:	f002 ffb2 	bl	121a0 <xTaskGetCurrentTaskHandle>
    f23c:	4603      	mov	r3, r0
    f23e:	429c      	cmp	r4, r3
    f240:	d109      	bne.n	f256 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
    f242:	693b      	ldr	r3, [r7, #16]
    f244:	68db      	ldr	r3, [r3, #12]
    f246:	f103 0201 	add.w	r2, r3, #1
    f24a:	693b      	ldr	r3, [r7, #16]
    f24c:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
    f24e:	f04f 0301 	mov.w	r3, #1
    f252:	60fb      	str	r3, [r7, #12]
    f254:	e00e      	b.n	f274 <xQueueTakeMutexRecursive+0x68>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
    f256:	6938      	ldr	r0, [r7, #16]
    f258:	6839      	ldr	r1, [r7, #0]
    f25a:	f000 fb57 	bl	f90c <xQueueSemaphoreTake>
    f25e:	4603      	mov	r3, r0
    f260:	60fb      	str	r3, [r7, #12]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
    f262:	68fb      	ldr	r3, [r7, #12]
    f264:	2b00      	cmp	r3, #0
    f266:	d005      	beq.n	f274 <xQueueTakeMutexRecursive+0x68>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
    f268:	693b      	ldr	r3, [r7, #16]
    f26a:	68db      	ldr	r3, [r3, #12]
    f26c:	f103 0201 	add.w	r2, r3, #1
    f270:	693b      	ldr	r3, [r7, #16]
    f272:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
    f274:	68fb      	ldr	r3, [r7, #12]
	}
    f276:	4618      	mov	r0, r3
    f278:	f107 071c 	add.w	r7, r7, #28
    f27c:	46bd      	mov	sp, r7
    f27e:	bd90      	pop	{r4, r7, pc}

0000f280 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    f280:	b580      	push	{r7, lr}
    f282:	b08e      	sub	sp, #56	; 0x38
    f284:	af00      	add	r7, sp, #0
    f286:	60f8      	str	r0, [r7, #12]
    f288:	60b9      	str	r1, [r7, #8]
    f28a:	607a      	str	r2, [r7, #4]
    f28c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
    f28e:	f04f 0300 	mov.w	r3, #0
    f292:	61fb      	str	r3, [r7, #28]
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
    f294:	68fb      	ldr	r3, [r7, #12]
    f296:	627b      	str	r3, [r7, #36]	; 0x24

	configASSERT( pxQueue );
    f298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f29a:	2b00      	cmp	r3, #0
    f29c:	d109      	bne.n	f2b2 <xQueueGenericSend+0x32>
    f29e:	f04f 0328 	mov.w	r3, #40	; 0x28
    f2a2:	f383 8811 	msr	BASEPRI, r3
    f2a6:	f3bf 8f6f 	isb	sy
    f2aa:	f3bf 8f4f 	dsb	sy
    f2ae:	62bb      	str	r3, [r7, #40]	; 0x28
    f2b0:	e7fe      	b.n	f2b0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    f2b2:	68bb      	ldr	r3, [r7, #8]
    f2b4:	2b00      	cmp	r3, #0
    f2b6:	d103      	bne.n	f2c0 <xQueueGenericSend+0x40>
    f2b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f2ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    f2bc:	2b00      	cmp	r3, #0
    f2be:	d102      	bne.n	f2c6 <xQueueGenericSend+0x46>
    f2c0:	f04f 0301 	mov.w	r3, #1
    f2c4:	e001      	b.n	f2ca <xQueueGenericSend+0x4a>
    f2c6:	f04f 0300 	mov.w	r3, #0
    f2ca:	2b00      	cmp	r3, #0
    f2cc:	d109      	bne.n	f2e2 <xQueueGenericSend+0x62>
    f2ce:	f04f 0328 	mov.w	r3, #40	; 0x28
    f2d2:	f383 8811 	msr	BASEPRI, r3
    f2d6:	f3bf 8f6f 	isb	sy
    f2da:	f3bf 8f4f 	dsb	sy
    f2de:	62fb      	str	r3, [r7, #44]	; 0x2c
    f2e0:	e7fe      	b.n	f2e0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    f2e2:	683b      	ldr	r3, [r7, #0]
    f2e4:	2b02      	cmp	r3, #2
    f2e6:	d103      	bne.n	f2f0 <xQueueGenericSend+0x70>
    f2e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f2ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f2ec:	2b01      	cmp	r3, #1
    f2ee:	d102      	bne.n	f2f6 <xQueueGenericSend+0x76>
    f2f0:	f04f 0301 	mov.w	r3, #1
    f2f4:	e001      	b.n	f2fa <xQueueGenericSend+0x7a>
    f2f6:	f04f 0300 	mov.w	r3, #0
    f2fa:	2b00      	cmp	r3, #0
    f2fc:	d109      	bne.n	f312 <xQueueGenericSend+0x92>
    f2fe:	f04f 0328 	mov.w	r3, #40	; 0x28
    f302:	f383 8811 	msr	BASEPRI, r3
    f306:	f3bf 8f6f 	isb	sy
    f30a:	f3bf 8f4f 	dsb	sy
    f30e:	633b      	str	r3, [r7, #48]	; 0x30
    f310:	e7fe      	b.n	f310 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    f312:	f002 ff55 	bl	121c0 <xTaskGetSchedulerState>
    f316:	4603      	mov	r3, r0
    f318:	2b00      	cmp	r3, #0
    f31a:	d102      	bne.n	f322 <xQueueGenericSend+0xa2>
    f31c:	687b      	ldr	r3, [r7, #4]
    f31e:	2b00      	cmp	r3, #0
    f320:	d102      	bne.n	f328 <xQueueGenericSend+0xa8>
    f322:	f04f 0301 	mov.w	r3, #1
    f326:	e001      	b.n	f32c <xQueueGenericSend+0xac>
    f328:	f04f 0300 	mov.w	r3, #0
    f32c:	2b00      	cmp	r3, #0
    f32e:	d10a      	bne.n	f346 <xQueueGenericSend+0xc6>
    f330:	f04f 0328 	mov.w	r3, #40	; 0x28
    f334:	f383 8811 	msr	BASEPRI, r3
    f338:	f3bf 8f6f 	isb	sy
    f33c:	f3bf 8f4f 	dsb	sy
    f340:	637b      	str	r3, [r7, #52]	; 0x34
    f342:	e7fe      	b.n	f342 <xQueueGenericSend+0xc2>
			( void ) xTaskResumeAll();

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	} /*lint -restore */
    f344:	bf00      	nop
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    f346:	f004 fe27 	bl	13f98 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    f34a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f34c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    f34e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f350:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f352:	429a      	cmp	r2, r3
    f354:	d302      	bcc.n	f35c <xQueueGenericSend+0xdc>
    f356:	683b      	ldr	r3, [r7, #0]
    f358:	2b02      	cmp	r3, #2
    f35a:	d134      	bne.n	f3c6 <xQueueGenericSend+0x146>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    f35c:	6a78      	ldr	r0, [r7, #36]	; 0x24
    f35e:	68b9      	ldr	r1, [r7, #8]
    f360:	683a      	ldr	r2, [r7, #0]
    f362:	f000 fe9d 	bl	100a0 <prvCopyDataToQueue>
    f366:	4603      	mov	r3, r0
    f368:	623b      	str	r3, [r7, #32]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    f36a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f36c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    f36e:	2b00      	cmp	r3, #0
    f370:	d014      	beq.n	f39c <xQueueGenericSend+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    f372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f374:	f103 0324 	add.w	r3, r3, #36	; 0x24
    f378:	4618      	mov	r0, r3
    f37a:	f002 fb7b 	bl	11a74 <xTaskRemoveFromEventList>
    f37e:	4603      	mov	r3, r0
    f380:	2b00      	cmp	r3, #0
    f382:	d01a      	beq.n	f3ba <xQueueGenericSend+0x13a>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    f384:	f64e 5304 	movw	r3, #60676	; 0xed04
    f388:	f2ce 0300 	movt	r3, #57344	; 0xe000
    f38c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    f390:	601a      	str	r2, [r3, #0]
    f392:	f3bf 8f4f 	dsb	sy
    f396:	f3bf 8f6f 	isb	sy
    f39a:	e00f      	b.n	f3bc <xQueueGenericSend+0x13c>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
    f39c:	6a3b      	ldr	r3, [r7, #32]
    f39e:	2b00      	cmp	r3, #0
    f3a0:	d00c      	beq.n	f3bc <xQueueGenericSend+0x13c>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
    f3a2:	f64e 5304 	movw	r3, #60676	; 0xed04
    f3a6:	f2ce 0300 	movt	r3, #57344	; 0xe000
    f3aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    f3ae:	601a      	str	r2, [r3, #0]
    f3b0:	f3bf 8f4f 	dsb	sy
    f3b4:	f3bf 8f6f 	isb	sy
    f3b8:	e000      	b.n	f3bc <xQueueGenericSend+0x13c>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    f3ba:	bf00      	nop
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    f3bc:	f004 fe24 	bl	14008 <vPortExitCritical>
				return pdPASS;
    f3c0:	f04f 0301 	mov.w	r3, #1
    f3c4:	e06f      	b.n	f4a6 <xQueueGenericSend+0x226>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    f3c6:	687b      	ldr	r3, [r7, #4]
    f3c8:	2b00      	cmp	r3, #0
    f3ca:	d104      	bne.n	f3d6 <xQueueGenericSend+0x156>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    f3cc:	f004 fe1c 	bl	14008 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    f3d0:	f04f 0300 	mov.w	r3, #0
    f3d4:	e067      	b.n	f4a6 <xQueueGenericSend+0x226>
				}
				else if( xEntryTimeSet == pdFALSE )
    f3d6:	69fb      	ldr	r3, [r7, #28]
    f3d8:	2b00      	cmp	r3, #0
    f3da:	d107      	bne.n	f3ec <xQueueGenericSend+0x16c>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    f3dc:	f107 0314 	add.w	r3, r7, #20
    f3e0:	4618      	mov	r0, r3
    f3e2:	f002 fc57 	bl	11c94 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    f3e6:	f04f 0301 	mov.w	r3, #1
    f3ea:	61fb      	str	r3, [r7, #28]
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    f3ec:	f004 fe0c 	bl	14008 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    f3f0:	f001 feee 	bl	111d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    f3f4:	f004 fdd0 	bl	13f98 <vPortEnterCritical>
    f3f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f3fa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    f3fe:	b2db      	uxtb	r3, r3
    f400:	b25b      	sxtb	r3, r3
    f402:	f1b3 3fff 	cmp.w	r3, #4294967295
    f406:	d104      	bne.n	f412 <xQueueGenericSend+0x192>
    f408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f40a:	f04f 0200 	mov.w	r2, #0
    f40e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    f412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f414:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    f418:	b2db      	uxtb	r3, r3
    f41a:	b25b      	sxtb	r3, r3
    f41c:	f1b3 3fff 	cmp.w	r3, #4294967295
    f420:	d104      	bne.n	f42c <xQueueGenericSend+0x1ac>
    f422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f424:	f04f 0200 	mov.w	r2, #0
    f428:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    f42c:	f004 fdec 	bl	14008 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    f430:	f107 0214 	add.w	r2, r7, #20
    f434:	f107 0304 	add.w	r3, r7, #4
    f438:	4610      	mov	r0, r2
    f43a:	4619      	mov	r1, r3
    f43c:	f002 fc42 	bl	11cc4 <xTaskCheckForTimeOut>
    f440:	4603      	mov	r3, r0
    f442:	2b00      	cmp	r3, #0
    f444:	d128      	bne.n	f498 <xQueueGenericSend+0x218>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    f446:	6a78      	ldr	r0, [r7, #36]	; 0x24
    f448:	f000 ff60 	bl	1030c <prvIsQueueFull>
    f44c:	4603      	mov	r3, r0
    f44e:	2b00      	cmp	r3, #0
    f450:	d01c      	beq.n	f48c <xQueueGenericSend+0x20c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    f452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f454:	f103 0210 	add.w	r2, r3, #16
    f458:	687b      	ldr	r3, [r7, #4]
    f45a:	4610      	mov	r0, r2
    f45c:	4619      	mov	r1, r3
    f45e:	f002 fa75 	bl	1194c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    f462:	6a78      	ldr	r0, [r7, #36]	; 0x24
    f464:	f000 febc 	bl	101e0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    f468:	f001 fec4 	bl	111f4 <xTaskResumeAll>
    f46c:	4603      	mov	r3, r0
    f46e:	2b00      	cmp	r3, #0
    f470:	f47f af68 	bne.w	f344 <xQueueGenericSend+0xc4>
				{
					portYIELD_WITHIN_API();
    f474:	f64e 5304 	movw	r3, #60676	; 0xed04
    f478:	f2ce 0300 	movt	r3, #57344	; 0xe000
    f47c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    f480:	601a      	str	r2, [r3, #0]
    f482:	f3bf 8f4f 	dsb	sy
    f486:	f3bf 8f6f 	isb	sy
			( void ) xTaskResumeAll();

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	} /*lint -restore */
    f48a:	e75c      	b.n	f346 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    f48c:	6a78      	ldr	r0, [r7, #36]	; 0x24
    f48e:	f000 fea7 	bl	101e0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    f492:	f001 feaf 	bl	111f4 <xTaskResumeAll>
			( void ) xTaskResumeAll();

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	} /*lint -restore */
    f496:	e756      	b.n	f346 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    f498:	6a78      	ldr	r0, [r7, #36]	; 0x24
    f49a:	f000 fea1 	bl	101e0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    f49e:	f001 fea9 	bl	111f4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    f4a2:	f04f 0300 	mov.w	r3, #0
		}
	} /*lint -restore */
}
    f4a6:	4618      	mov	r0, r3
    f4a8:	f107 0738 	add.w	r7, r7, #56	; 0x38
    f4ac:	46bd      	mov	sp, r7
    f4ae:	bd80      	pop	{r7, pc}

0000f4b0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    f4b0:	b580      	push	{r7, lr}
    f4b2:	b08e      	sub	sp, #56	; 0x38
    f4b4:	af00      	add	r7, sp, #0
    f4b6:	60f8      	str	r0, [r7, #12]
    f4b8:	60b9      	str	r1, [r7, #8]
    f4ba:	607a      	str	r2, [r7, #4]
    f4bc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
    f4be:	68fb      	ldr	r3, [r7, #12]
    f4c0:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
    f4c2:	69bb      	ldr	r3, [r7, #24]
    f4c4:	2b00      	cmp	r3, #0
    f4c6:	d109      	bne.n	f4dc <xQueueGenericSendFromISR+0x2c>
    f4c8:	f04f 0328 	mov.w	r3, #40	; 0x28
    f4cc:	f383 8811 	msr	BASEPRI, r3
    f4d0:	f3bf 8f6f 	isb	sy
    f4d4:	f3bf 8f4f 	dsb	sy
    f4d8:	623b      	str	r3, [r7, #32]
    f4da:	e7fe      	b.n	f4da <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    f4dc:	68bb      	ldr	r3, [r7, #8]
    f4de:	2b00      	cmp	r3, #0
    f4e0:	d103      	bne.n	f4ea <xQueueGenericSendFromISR+0x3a>
    f4e2:	69bb      	ldr	r3, [r7, #24]
    f4e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    f4e6:	2b00      	cmp	r3, #0
    f4e8:	d102      	bne.n	f4f0 <xQueueGenericSendFromISR+0x40>
    f4ea:	f04f 0301 	mov.w	r3, #1
    f4ee:	e001      	b.n	f4f4 <xQueueGenericSendFromISR+0x44>
    f4f0:	f04f 0300 	mov.w	r3, #0
    f4f4:	2b00      	cmp	r3, #0
    f4f6:	d109      	bne.n	f50c <xQueueGenericSendFromISR+0x5c>
    f4f8:	f04f 0328 	mov.w	r3, #40	; 0x28
    f4fc:	f383 8811 	msr	BASEPRI, r3
    f500:	f3bf 8f6f 	isb	sy
    f504:	f3bf 8f4f 	dsb	sy
    f508:	627b      	str	r3, [r7, #36]	; 0x24
    f50a:	e7fe      	b.n	f50a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    f50c:	683b      	ldr	r3, [r7, #0]
    f50e:	2b02      	cmp	r3, #2
    f510:	d103      	bne.n	f51a <xQueueGenericSendFromISR+0x6a>
    f512:	69bb      	ldr	r3, [r7, #24]
    f514:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f516:	2b01      	cmp	r3, #1
    f518:	d102      	bne.n	f520 <xQueueGenericSendFromISR+0x70>
    f51a:	f04f 0301 	mov.w	r3, #1
    f51e:	e001      	b.n	f524 <xQueueGenericSendFromISR+0x74>
    f520:	f04f 0300 	mov.w	r3, #0
    f524:	2b00      	cmp	r3, #0
    f526:	d109      	bne.n	f53c <xQueueGenericSendFromISR+0x8c>
    f528:	f04f 0328 	mov.w	r3, #40	; 0x28
    f52c:	f383 8811 	msr	BASEPRI, r3
    f530:	f3bf 8f6f 	isb	sy
    f534:	f3bf 8f4f 	dsb	sy
    f538:	62bb      	str	r3, [r7, #40]	; 0x28
    f53a:	e7fe      	b.n	f53a <xQueueGenericSendFromISR+0x8a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
    f53c:	f004 fe10 	bl	14160 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
    f540:	f3ef 8211 	mrs	r2, BASEPRI
    f544:	f04f 0328 	mov.w	r3, #40	; 0x28
    f548:	f383 8811 	msr	BASEPRI, r3
    f54c:	f3bf 8f6f 	isb	sy
    f550:	f3bf 8f4f 	dsb	sy
    f554:	633a      	str	r2, [r7, #48]	; 0x30
    f556:	62fb      	str	r3, [r7, #44]	; 0x2c
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
    f558:	6b3b      	ldr	r3, [r7, #48]	; 0x30
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    f55a:	617b      	str	r3, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    f55c:	69bb      	ldr	r3, [r7, #24]
    f55e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    f560:	69bb      	ldr	r3, [r7, #24]
    f562:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f564:	429a      	cmp	r2, r3
    f566:	d302      	bcc.n	f56e <xQueueGenericSendFromISR+0xbe>
    f568:	683b      	ldr	r3, [r7, #0]
    f56a:	2b02      	cmp	r3, #2
    f56c:	d134      	bne.n	f5d8 <xQueueGenericSendFromISR+0x128>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
    f56e:	69bb      	ldr	r3, [r7, #24]
    f570:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    f574:	77fb      	strb	r3, [r7, #31]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    f576:	69b8      	ldr	r0, [r7, #24]
    f578:	68b9      	ldr	r1, [r7, #8]
    f57a:	683a      	ldr	r2, [r7, #0]
    f57c:	f000 fd90 	bl	100a0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
    f580:	f997 301f 	ldrsb.w	r3, [r7, #31]
    f584:	f1b3 3fff 	cmp.w	r3, #4294967295
    f588:	d114      	bne.n	f5b4 <xQueueGenericSendFromISR+0x104>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    f58a:	69bb      	ldr	r3, [r7, #24]
    f58c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    f58e:	2b00      	cmp	r3, #0
    f590:	d019      	beq.n	f5c6 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    f592:	69bb      	ldr	r3, [r7, #24]
    f594:	f103 0324 	add.w	r3, r3, #36	; 0x24
    f598:	4618      	mov	r0, r3
    f59a:	f002 fa6b 	bl	11a74 <xTaskRemoveFromEventList>
    f59e:	4603      	mov	r3, r0
    f5a0:	2b00      	cmp	r3, #0
    f5a2:	d012      	beq.n	f5ca <xQueueGenericSendFromISR+0x11a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    f5a4:	687b      	ldr	r3, [r7, #4]
    f5a6:	2b00      	cmp	r3, #0
    f5a8:	d011      	beq.n	f5ce <xQueueGenericSendFromISR+0x11e>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    f5aa:	687b      	ldr	r3, [r7, #4]
    f5ac:	f04f 0201 	mov.w	r2, #1
    f5b0:	601a      	str	r2, [r3, #0]
    f5b2:	e00d      	b.n	f5d0 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
    f5b4:	7ffb      	ldrb	r3, [r7, #31]
    f5b6:	f103 0301 	add.w	r3, r3, #1
    f5ba:	b2db      	uxtb	r3, r3
    f5bc:	461a      	mov	r2, r3
    f5be:	69bb      	ldr	r3, [r7, #24]
    f5c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    f5c4:	e004      	b.n	f5d0 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    f5c6:	bf00      	nop
    f5c8:	e002      	b.n	f5d0 <xQueueGenericSendFromISR+0x120>
    f5ca:	bf00      	nop
    f5cc:	e000      	b.n	f5d0 <xQueueGenericSendFromISR+0x120>
    f5ce:	bf00      	nop
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
			}

			xReturn = pdPASS;
    f5d0:	f04f 0301 	mov.w	r3, #1
    f5d4:	613b      	str	r3, [r7, #16]
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    f5d6:	e002      	b.n	f5de <xQueueGenericSendFromISR+0x12e>
			xReturn = pdPASS;
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    f5d8:	f04f 0300 	mov.w	r3, #0
    f5dc:	613b      	str	r3, [r7, #16]
    f5de:	697b      	ldr	r3, [r7, #20]
    f5e0:	637b      	str	r3, [r7, #52]	; 0x34
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
    f5e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    f5e4:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    f5e8:	693b      	ldr	r3, [r7, #16]
}
    f5ea:	4618      	mov	r0, r3
    f5ec:	f107 0738 	add.w	r7, r7, #56	; 0x38
    f5f0:	46bd      	mov	sp, r7
    f5f2:	bd80      	pop	{r7, pc}

0000f5f4 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
    f5f4:	b580      	push	{r7, lr}
    f5f6:	b08e      	sub	sp, #56	; 0x38
    f5f8:	af00      	add	r7, sp, #0
    f5fa:	6078      	str	r0, [r7, #4]
    f5fc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
    f5fe:	687b      	ldr	r3, [r7, #4]
    f600:	617b      	str	r3, [r7, #20]
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
    f602:	697b      	ldr	r3, [r7, #20]
    f604:	2b00      	cmp	r3, #0
    f606:	d109      	bne.n	f61c <xQueueGiveFromISR+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
    f608:	f04f 0328 	mov.w	r3, #40	; 0x28
    f60c:	f383 8811 	msr	BASEPRI, r3
    f610:	f3bf 8f6f 	isb	sy
    f614:	f3bf 8f4f 	dsb	sy
    f618:	623b      	str	r3, [r7, #32]
    f61a:	e7fe      	b.n	f61a <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
    f61c:	697b      	ldr	r3, [r7, #20]
    f61e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    f620:	2b00      	cmp	r3, #0
    f622:	d009      	beq.n	f638 <xQueueGiveFromISR+0x44>
    f624:	f04f 0328 	mov.w	r3, #40	; 0x28
    f628:	f383 8811 	msr	BASEPRI, r3
    f62c:	f3bf 8f6f 	isb	sy
    f630:	f3bf 8f4f 	dsb	sy
    f634:	627b      	str	r3, [r7, #36]	; 0x24
    f636:	e7fe      	b.n	f636 <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
    f638:	697b      	ldr	r3, [r7, #20]
    f63a:	681b      	ldr	r3, [r3, #0]
    f63c:	2b00      	cmp	r3, #0
    f63e:	d103      	bne.n	f648 <xQueueGiveFromISR+0x54>
    f640:	697b      	ldr	r3, [r7, #20]
    f642:	689b      	ldr	r3, [r3, #8]
    f644:	2b00      	cmp	r3, #0
    f646:	d102      	bne.n	f64e <xQueueGiveFromISR+0x5a>
    f648:	f04f 0301 	mov.w	r3, #1
    f64c:	e001      	b.n	f652 <xQueueGiveFromISR+0x5e>
    f64e:	f04f 0300 	mov.w	r3, #0
    f652:	2b00      	cmp	r3, #0
    f654:	d109      	bne.n	f66a <xQueueGiveFromISR+0x76>
    f656:	f04f 0328 	mov.w	r3, #40	; 0x28
    f65a:	f383 8811 	msr	BASEPRI, r3
    f65e:	f3bf 8f6f 	isb	sy
    f662:	f3bf 8f4f 	dsb	sy
    f666:	62bb      	str	r3, [r7, #40]	; 0x28
    f668:	e7fe      	b.n	f668 <xQueueGiveFromISR+0x74>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
    f66a:	f004 fd79 	bl	14160 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
    f66e:	f3ef 8211 	mrs	r2, BASEPRI
    f672:	f04f 0328 	mov.w	r3, #40	; 0x28
    f676:	f383 8811 	msr	BASEPRI, r3
    f67a:	f3bf 8f6f 	isb	sy
    f67e:	f3bf 8f4f 	dsb	sy
    f682:	633a      	str	r2, [r7, #48]	; 0x30
    f684:	62fb      	str	r3, [r7, #44]	; 0x2c
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
    f686:	6b3b      	ldr	r3, [r7, #48]	; 0x30

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    f688:	613b      	str	r3, [r7, #16]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    f68a:	697b      	ldr	r3, [r7, #20]
    f68c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    f68e:	61bb      	str	r3, [r7, #24]

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
    f690:	697b      	ldr	r3, [r7, #20]
    f692:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    f694:	69bb      	ldr	r3, [r7, #24]
    f696:	429a      	cmp	r2, r3
    f698:	d934      	bls.n	f704 <xQueueGiveFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
    f69a:	697b      	ldr	r3, [r7, #20]
    f69c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    f6a0:	77fb      	strb	r3, [r7, #31]
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
    f6a2:	69bb      	ldr	r3, [r7, #24]
    f6a4:	f103 0201 	add.w	r2, r3, #1
    f6a8:	697b      	ldr	r3, [r7, #20]
    f6aa:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
    f6ac:	f997 301f 	ldrsb.w	r3, [r7, #31]
    f6b0:	f1b3 3fff 	cmp.w	r3, #4294967295
    f6b4:	d114      	bne.n	f6e0 <xQueueGiveFromISR+0xec>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    f6b6:	697b      	ldr	r3, [r7, #20]
    f6b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    f6ba:	2b00      	cmp	r3, #0
    f6bc:	d019      	beq.n	f6f2 <xQueueGiveFromISR+0xfe>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    f6be:	697b      	ldr	r3, [r7, #20]
    f6c0:	f103 0324 	add.w	r3, r3, #36	; 0x24
    f6c4:	4618      	mov	r0, r3
    f6c6:	f002 f9d5 	bl	11a74 <xTaskRemoveFromEventList>
    f6ca:	4603      	mov	r3, r0
    f6cc:	2b00      	cmp	r3, #0
    f6ce:	d012      	beq.n	f6f6 <xQueueGiveFromISR+0x102>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    f6d0:	683b      	ldr	r3, [r7, #0]
    f6d2:	2b00      	cmp	r3, #0
    f6d4:	d011      	beq.n	f6fa <xQueueGiveFromISR+0x106>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    f6d6:	683b      	ldr	r3, [r7, #0]
    f6d8:	f04f 0201 	mov.w	r2, #1
    f6dc:	601a      	str	r2, [r3, #0]
    f6de:	e00d      	b.n	f6fc <xQueueGiveFromISR+0x108>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
    f6e0:	7ffb      	ldrb	r3, [r7, #31]
    f6e2:	f103 0301 	add.w	r3, r3, #1
    f6e6:	b2db      	uxtb	r3, r3
    f6e8:	461a      	mov	r2, r3
    f6ea:	697b      	ldr	r3, [r7, #20]
    f6ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    f6f0:	e004      	b.n	f6fc <xQueueGiveFromISR+0x108>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    f6f2:	bf00      	nop
    f6f4:	e002      	b.n	f6fc <xQueueGiveFromISR+0x108>
    f6f6:	bf00      	nop
    f6f8:	e000      	b.n	f6fc <xQueueGiveFromISR+0x108>
    f6fa:	bf00      	nop
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
			}

			xReturn = pdPASS;
    f6fc:	f04f 0301 	mov.w	r3, #1
    f700:	60fb      	str	r3, [r7, #12]
    f702:	e002      	b.n	f70a <xQueueGiveFromISR+0x116>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    f704:	f04f 0300 	mov.w	r3, #0
    f708:	60fb      	str	r3, [r7, #12]
    f70a:	693b      	ldr	r3, [r7, #16]
    f70c:	637b      	str	r3, [r7, #52]	; 0x34
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
    f70e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    f710:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    f714:	68fb      	ldr	r3, [r7, #12]
}
    f716:	4618      	mov	r0, r3
    f718:	f107 0738 	add.w	r7, r7, #56	; 0x38
    f71c:	46bd      	mov	sp, r7
    f71e:	bd80      	pop	{r7, pc}

0000f720 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
    f720:	b580      	push	{r7, lr}
    f722:	b08c      	sub	sp, #48	; 0x30
    f724:	af00      	add	r7, sp, #0
    f726:	60f8      	str	r0, [r7, #12]
    f728:	60b9      	str	r1, [r7, #8]
    f72a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
    f72c:	f04f 0300 	mov.w	r3, #0
    f730:	61bb      	str	r3, [r7, #24]
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
    f732:	68fb      	ldr	r3, [r7, #12]
    f734:	61fb      	str	r3, [r7, #28]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
    f736:	69fb      	ldr	r3, [r7, #28]
    f738:	2b00      	cmp	r3, #0
    f73a:	d109      	bne.n	f750 <xQueueReceive+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
    f73c:	f04f 0328 	mov.w	r3, #40	; 0x28
    f740:	f383 8811 	msr	BASEPRI, r3
    f744:	f3bf 8f6f 	isb	sy
    f748:	f3bf 8f4f 	dsb	sy
    f74c:	627b      	str	r3, [r7, #36]	; 0x24
    f74e:	e7fe      	b.n	f74e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
    f750:	68bb      	ldr	r3, [r7, #8]
    f752:	2b00      	cmp	r3, #0
    f754:	d103      	bne.n	f75e <xQueueReceive+0x3e>
    f756:	69fb      	ldr	r3, [r7, #28]
    f758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    f75a:	2b00      	cmp	r3, #0
    f75c:	d102      	bne.n	f764 <xQueueReceive+0x44>
    f75e:	f04f 0301 	mov.w	r3, #1
    f762:	e001      	b.n	f768 <xQueueReceive+0x48>
    f764:	f04f 0300 	mov.w	r3, #0
    f768:	2b00      	cmp	r3, #0
    f76a:	d109      	bne.n	f780 <xQueueReceive+0x60>
    f76c:	f04f 0328 	mov.w	r3, #40	; 0x28
    f770:	f383 8811 	msr	BASEPRI, r3
    f774:	f3bf 8f6f 	isb	sy
    f778:	f3bf 8f4f 	dsb	sy
    f77c:	62bb      	str	r3, [r7, #40]	; 0x28
    f77e:	e7fe      	b.n	f77e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    f780:	f002 fd1e 	bl	121c0 <xTaskGetSchedulerState>
    f784:	4603      	mov	r3, r0
    f786:	2b00      	cmp	r3, #0
    f788:	d102      	bne.n	f790 <xQueueReceive+0x70>
    f78a:	687b      	ldr	r3, [r7, #4]
    f78c:	2b00      	cmp	r3, #0
    f78e:	d102      	bne.n	f796 <xQueueReceive+0x76>
    f790:	f04f 0301 	mov.w	r3, #1
    f794:	e001      	b.n	f79a <xQueueReceive+0x7a>
    f796:	f04f 0300 	mov.w	r3, #0
    f79a:	2b00      	cmp	r3, #0
    f79c:	d10c      	bne.n	f7b8 <xQueueReceive+0x98>
    f79e:	f04f 0328 	mov.w	r3, #40	; 0x28
    f7a2:	f383 8811 	msr	BASEPRI, r3
    f7a6:	f3bf 8f6f 	isb	sy
    f7aa:	f3bf 8f4f 	dsb	sy
    f7ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    f7b0:	e7fe      	b.n	f7b0 <xQueueReceive+0x90>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    f7b2:	bf00      	nop
    f7b4:	e000      	b.n	f7b8 <xQueueReceive+0x98>
    f7b6:	bf00      	nop
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    f7b8:	f004 fbee 	bl	13f98 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    f7bc:	69fb      	ldr	r3, [r7, #28]
    f7be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    f7c0:	623b      	str	r3, [r7, #32]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    f7c2:	6a3b      	ldr	r3, [r7, #32]
    f7c4:	2b00      	cmp	r3, #0
    f7c6:	d025      	beq.n	f814 <xQueueReceive+0xf4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
    f7c8:	69f8      	ldr	r0, [r7, #28]
    f7ca:	68b9      	ldr	r1, [r7, #8]
    f7cc:	f000 fce0 	bl	10190 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
    f7d0:	6a3b      	ldr	r3, [r7, #32]
    f7d2:	f103 32ff 	add.w	r2, r3, #4294967295
    f7d6:	69fb      	ldr	r3, [r7, #28]
    f7d8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    f7da:	69fb      	ldr	r3, [r7, #28]
    f7dc:	691b      	ldr	r3, [r3, #16]
    f7de:	2b00      	cmp	r3, #0
    f7e0:	d013      	beq.n	f80a <xQueueReceive+0xea>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    f7e2:	69fb      	ldr	r3, [r7, #28]
    f7e4:	f103 0310 	add.w	r3, r3, #16
    f7e8:	4618      	mov	r0, r3
    f7ea:	f002 f943 	bl	11a74 <xTaskRemoveFromEventList>
    f7ee:	4603      	mov	r3, r0
    f7f0:	2b00      	cmp	r3, #0
    f7f2:	d00a      	beq.n	f80a <xQueueReceive+0xea>
					{
						queueYIELD_IF_USING_PREEMPTION();
    f7f4:	f64e 5304 	movw	r3, #60676	; 0xed04
    f7f8:	f2ce 0300 	movt	r3, #57344	; 0xe000
    f7fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    f800:	601a      	str	r2, [r3, #0]
    f802:	f3bf 8f4f 	dsb	sy
    f806:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
    f80a:	f004 fbfd 	bl	14008 <vPortExitCritical>
				return pdPASS;
    f80e:	f04f 0301 	mov.w	r3, #1
    f812:	e076      	b.n	f902 <xQueueReceive+0x1e2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    f814:	687b      	ldr	r3, [r7, #4]
    f816:	2b00      	cmp	r3, #0
    f818:	d104      	bne.n	f824 <xQueueReceive+0x104>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    f81a:	f004 fbf5 	bl	14008 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    f81e:	f04f 0300 	mov.w	r3, #0
    f822:	e06e      	b.n	f902 <xQueueReceive+0x1e2>
				}
				else if( xEntryTimeSet == pdFALSE )
    f824:	69bb      	ldr	r3, [r7, #24]
    f826:	2b00      	cmp	r3, #0
    f828:	d107      	bne.n	f83a <xQueueReceive+0x11a>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    f82a:	f107 0310 	add.w	r3, r7, #16
    f82e:	4618      	mov	r0, r3
    f830:	f002 fa30 	bl	11c94 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    f834:	f04f 0301 	mov.w	r3, #1
    f838:	61bb      	str	r3, [r7, #24]
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    f83a:	f004 fbe5 	bl	14008 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    f83e:	f001 fcc7 	bl	111d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    f842:	f004 fba9 	bl	13f98 <vPortEnterCritical>
    f846:	69fb      	ldr	r3, [r7, #28]
    f848:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    f84c:	b2db      	uxtb	r3, r3
    f84e:	b25b      	sxtb	r3, r3
    f850:	f1b3 3fff 	cmp.w	r3, #4294967295
    f854:	d104      	bne.n	f860 <xQueueReceive+0x140>
    f856:	69fb      	ldr	r3, [r7, #28]
    f858:	f04f 0200 	mov.w	r2, #0
    f85c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    f860:	69fb      	ldr	r3, [r7, #28]
    f862:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    f866:	b2db      	uxtb	r3, r3
    f868:	b25b      	sxtb	r3, r3
    f86a:	f1b3 3fff 	cmp.w	r3, #4294967295
    f86e:	d104      	bne.n	f87a <xQueueReceive+0x15a>
    f870:	69fb      	ldr	r3, [r7, #28]
    f872:	f04f 0200 	mov.w	r2, #0
    f876:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    f87a:	f004 fbc5 	bl	14008 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    f87e:	f107 0210 	add.w	r2, r7, #16
    f882:	f107 0304 	add.w	r3, r7, #4
    f886:	4610      	mov	r0, r2
    f888:	4619      	mov	r1, r3
    f88a:	f002 fa1b 	bl	11cc4 <xTaskCheckForTimeOut>
    f88e:	4603      	mov	r3, r0
    f890:	2b00      	cmp	r3, #0
    f892:	d128      	bne.n	f8e6 <xQueueReceive+0x1c6>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    f894:	69f8      	ldr	r0, [r7, #28]
    f896:	f000 fcf9 	bl	1028c <prvIsQueueEmpty>
    f89a:	4603      	mov	r3, r0
    f89c:	2b00      	cmp	r3, #0
    f89e:	d01c      	beq.n	f8da <xQueueReceive+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    f8a0:	69fb      	ldr	r3, [r7, #28]
    f8a2:	f103 0224 	add.w	r2, r3, #36	; 0x24
    f8a6:	687b      	ldr	r3, [r7, #4]
    f8a8:	4610      	mov	r0, r2
    f8aa:	4619      	mov	r1, r3
    f8ac:	f002 f84e 	bl	1194c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    f8b0:	69f8      	ldr	r0, [r7, #28]
    f8b2:	f000 fc95 	bl	101e0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    f8b6:	f001 fc9d 	bl	111f4 <xTaskResumeAll>
    f8ba:	4603      	mov	r3, r0
    f8bc:	2b00      	cmp	r3, #0
    f8be:	f47f af78 	bne.w	f7b2 <xQueueReceive+0x92>
				{
					portYIELD_WITHIN_API();
    f8c2:	f64e 5304 	movw	r3, #60676	; 0xed04
    f8c6:	f2ce 0300 	movt	r3, #57344	; 0xe000
    f8ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    f8ce:	601a      	str	r2, [r3, #0]
    f8d0:	f3bf 8f4f 	dsb	sy
    f8d4:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    f8d8:	e76e      	b.n	f7b8 <xQueueReceive+0x98>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
    f8da:	69f8      	ldr	r0, [r7, #28]
    f8dc:	f000 fc80 	bl	101e0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    f8e0:	f001 fc88 	bl	111f4 <xTaskResumeAll>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    f8e4:	e768      	b.n	f7b8 <xQueueReceive+0x98>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
    f8e6:	69f8      	ldr	r0, [r7, #28]
    f8e8:	f000 fc7a 	bl	101e0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    f8ec:	f001 fc82 	bl	111f4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    f8f0:	69f8      	ldr	r0, [r7, #28]
    f8f2:	f000 fccb 	bl	1028c <prvIsQueueEmpty>
    f8f6:	4603      	mov	r3, r0
    f8f8:	2b00      	cmp	r3, #0
    f8fa:	f43f af5c 	beq.w	f7b6 <xQueueReceive+0x96>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
    f8fe:	f04f 0300 	mov.w	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
    f902:	4618      	mov	r0, r3
    f904:	f107 0730 	add.w	r7, r7, #48	; 0x30
    f908:	46bd      	mov	sp, r7
    f90a:	bd80      	pop	{r7, pc}

0000f90c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
    f90c:	b580      	push	{r7, lr}
    f90e:	b08e      	sub	sp, #56	; 0x38
    f910:	af00      	add	r7, sp, #0
    f912:	6078      	str	r0, [r7, #4]
    f914:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
    f916:	f04f 0300 	mov.w	r3, #0
    f91a:	617b      	str	r3, [r7, #20]
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
    f91c:	687b      	ldr	r3, [r7, #4]
    f91e:	61bb      	str	r3, [r7, #24]

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
    f920:	f04f 0300 	mov.w	r3, #0
    f924:	61fb      	str	r3, [r7, #28]
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
    f926:	69bb      	ldr	r3, [r7, #24]
    f928:	2b00      	cmp	r3, #0
    f92a:	d109      	bne.n	f940 <xQueueSemaphoreTake+0x34>
    f92c:	f04f 0328 	mov.w	r3, #40	; 0x28
    f930:	f383 8811 	msr	BASEPRI, r3
    f934:	f3bf 8f6f 	isb	sy
    f938:	f3bf 8f4f 	dsb	sy
    f93c:	62bb      	str	r3, [r7, #40]	; 0x28
    f93e:	e7fe      	b.n	f93e <xQueueSemaphoreTake+0x32>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
    f940:	69bb      	ldr	r3, [r7, #24]
    f942:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    f944:	2b00      	cmp	r3, #0
    f946:	d009      	beq.n	f95c <xQueueSemaphoreTake+0x50>
    f948:	f04f 0328 	mov.w	r3, #40	; 0x28
    f94c:	f383 8811 	msr	BASEPRI, r3
    f950:	f3bf 8f6f 	isb	sy
    f954:	f3bf 8f4f 	dsb	sy
    f958:	62fb      	str	r3, [r7, #44]	; 0x2c
    f95a:	e7fe      	b.n	f95a <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    f95c:	f002 fc30 	bl	121c0 <xTaskGetSchedulerState>
    f960:	4603      	mov	r3, r0
    f962:	2b00      	cmp	r3, #0
    f964:	d102      	bne.n	f96c <xQueueSemaphoreTake+0x60>
    f966:	683b      	ldr	r3, [r7, #0]
    f968:	2b00      	cmp	r3, #0
    f96a:	d102      	bne.n	f972 <xQueueSemaphoreTake+0x66>
    f96c:	f04f 0301 	mov.w	r3, #1
    f970:	e001      	b.n	f976 <xQueueSemaphoreTake+0x6a>
    f972:	f04f 0300 	mov.w	r3, #0
    f976:	2b00      	cmp	r3, #0
    f978:	d10c      	bne.n	f994 <xQueueSemaphoreTake+0x88>
    f97a:	f04f 0328 	mov.w	r3, #40	; 0x28
    f97e:	f383 8811 	msr	BASEPRI, r3
    f982:	f3bf 8f6f 	isb	sy
    f986:	f3bf 8f4f 	dsb	sy
    f98a:	633b      	str	r3, [r7, #48]	; 0x30
    f98c:	e7fe      	b.n	f98c <xQueueSemaphoreTake+0x80>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    f98e:	bf00      	nop
    f990:	e000      	b.n	f994 <xQueueSemaphoreTake+0x88>
    f992:	bf00      	nop
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    f994:	f004 fb00 	bl	13f98 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
    f998:	69bb      	ldr	r3, [r7, #24]
    f99a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    f99c:	623b      	str	r3, [r7, #32]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
    f99e:	6a3b      	ldr	r3, [r7, #32]
    f9a0:	2b00      	cmp	r3, #0
    f9a2:	d02a      	beq.n	f9fa <xQueueSemaphoreTake+0xee>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
    f9a4:	6a3b      	ldr	r3, [r7, #32]
    f9a6:	f103 32ff 	add.w	r2, r3, #4294967295
    f9aa:	69bb      	ldr	r3, [r7, #24]
    f9ac:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    f9ae:	69bb      	ldr	r3, [r7, #24]
    f9b0:	681b      	ldr	r3, [r3, #0]
    f9b2:	2b00      	cmp	r3, #0
    f9b4:	d104      	bne.n	f9c0 <xQueueSemaphoreTake+0xb4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
    f9b6:	f002 ffdf 	bl	12978 <pvTaskIncrementMutexHeldCount>
    f9ba:	4602      	mov	r2, r0
    f9bc:	69bb      	ldr	r3, [r7, #24]
    f9be:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    f9c0:	69bb      	ldr	r3, [r7, #24]
    f9c2:	691b      	ldr	r3, [r3, #16]
    f9c4:	2b00      	cmp	r3, #0
    f9c6:	d013      	beq.n	f9f0 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    f9c8:	69bb      	ldr	r3, [r7, #24]
    f9ca:	f103 0310 	add.w	r3, r3, #16
    f9ce:	4618      	mov	r0, r3
    f9d0:	f002 f850 	bl	11a74 <xTaskRemoveFromEventList>
    f9d4:	4603      	mov	r3, r0
    f9d6:	2b00      	cmp	r3, #0
    f9d8:	d00a      	beq.n	f9f0 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
    f9da:	f64e 5304 	movw	r3, #60676	; 0xed04
    f9de:	f2ce 0300 	movt	r3, #57344	; 0xe000
    f9e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    f9e6:	601a      	str	r2, [r3, #0]
    f9e8:	f3bf 8f4f 	dsb	sy
    f9ec:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
    f9f0:	f004 fb0a 	bl	14008 <vPortExitCritical>
				return pdPASS;
    f9f4:	f04f 0301 	mov.w	r3, #1
    f9f8:	e0a3      	b.n	fb42 <xQueueSemaphoreTake+0x236>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    f9fa:	683b      	ldr	r3, [r7, #0]
    f9fc:	2b00      	cmp	r3, #0
    f9fe:	d111      	bne.n	fa24 <xQueueSemaphoreTake+0x118>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
    fa00:	69fb      	ldr	r3, [r7, #28]
    fa02:	2b00      	cmp	r3, #0
    fa04:	d009      	beq.n	fa1a <xQueueSemaphoreTake+0x10e>
    fa06:	f04f 0328 	mov.w	r3, #40	; 0x28
    fa0a:	f383 8811 	msr	BASEPRI, r3
    fa0e:	f3bf 8f6f 	isb	sy
    fa12:	f3bf 8f4f 	dsb	sy
    fa16:	637b      	str	r3, [r7, #52]	; 0x34
    fa18:	e7fe      	b.n	fa18 <xQueueSemaphoreTake+0x10c>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
    fa1a:	f004 faf5 	bl	14008 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    fa1e:	f04f 0300 	mov.w	r3, #0
    fa22:	e08e      	b.n	fb42 <xQueueSemaphoreTake+0x236>
				}
				else if( xEntryTimeSet == pdFALSE )
    fa24:	697b      	ldr	r3, [r7, #20]
    fa26:	2b00      	cmp	r3, #0
    fa28:	d107      	bne.n	fa3a <xQueueSemaphoreTake+0x12e>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    fa2a:	f107 030c 	add.w	r3, r7, #12
    fa2e:	4618      	mov	r0, r3
    fa30:	f002 f930 	bl	11c94 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    fa34:	f04f 0301 	mov.w	r3, #1
    fa38:	617b      	str	r3, [r7, #20]
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    fa3a:	f004 fae5 	bl	14008 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
    fa3e:	f001 fbc7 	bl	111d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    fa42:	f004 faa9 	bl	13f98 <vPortEnterCritical>
    fa46:	69bb      	ldr	r3, [r7, #24]
    fa48:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    fa4c:	b2db      	uxtb	r3, r3
    fa4e:	b25b      	sxtb	r3, r3
    fa50:	f1b3 3fff 	cmp.w	r3, #4294967295
    fa54:	d104      	bne.n	fa60 <xQueueSemaphoreTake+0x154>
    fa56:	69bb      	ldr	r3, [r7, #24]
    fa58:	f04f 0200 	mov.w	r2, #0
    fa5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    fa60:	69bb      	ldr	r3, [r7, #24]
    fa62:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    fa66:	b2db      	uxtb	r3, r3
    fa68:	b25b      	sxtb	r3, r3
    fa6a:	f1b3 3fff 	cmp.w	r3, #4294967295
    fa6e:	d104      	bne.n	fa7a <xQueueSemaphoreTake+0x16e>
    fa70:	69bb      	ldr	r3, [r7, #24]
    fa72:	f04f 0200 	mov.w	r2, #0
    fa76:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    fa7a:	f004 fac5 	bl	14008 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    fa7e:	f107 020c 	add.w	r2, r7, #12
    fa82:	463b      	mov	r3, r7
    fa84:	4610      	mov	r0, r2
    fa86:	4619      	mov	r1, r3
    fa88:	f002 f91c 	bl	11cc4 <xTaskCheckForTimeOut>
    fa8c:	4603      	mov	r3, r0
    fa8e:	2b00      	cmp	r3, #0
    fa90:	d137      	bne.n	fb02 <xQueueSemaphoreTake+0x1f6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    fa92:	69b8      	ldr	r0, [r7, #24]
    fa94:	f000 fbfa 	bl	1028c <prvIsQueueEmpty>
    fa98:	4603      	mov	r3, r0
    fa9a:	2b00      	cmp	r3, #0
    fa9c:	d02b      	beq.n	faf6 <xQueueSemaphoreTake+0x1ea>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    fa9e:	69bb      	ldr	r3, [r7, #24]
    faa0:	681b      	ldr	r3, [r3, #0]
    faa2:	2b00      	cmp	r3, #0
    faa4:	d10a      	bne.n	fabc <xQueueSemaphoreTake+0x1b0>
					{
						taskENTER_CRITICAL();
    faa6:	f004 fa77 	bl	13f98 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
    faaa:	69bb      	ldr	r3, [r7, #24]
    faac:	689b      	ldr	r3, [r3, #8]
    faae:	4618      	mov	r0, r3
    fab0:	f002 fbaa 	bl	12208 <xTaskPriorityInherit>
    fab4:	4603      	mov	r3, r0
    fab6:	61fb      	str	r3, [r7, #28]
						}
						taskEXIT_CRITICAL();
    fab8:	f004 faa6 	bl	14008 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    fabc:	69bb      	ldr	r3, [r7, #24]
    fabe:	f103 0224 	add.w	r2, r3, #36	; 0x24
    fac2:	683b      	ldr	r3, [r7, #0]
    fac4:	4610      	mov	r0, r2
    fac6:	4619      	mov	r1, r3
    fac8:	f001 ff40 	bl	1194c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    facc:	69b8      	ldr	r0, [r7, #24]
    face:	f000 fb87 	bl	101e0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    fad2:	f001 fb8f 	bl	111f4 <xTaskResumeAll>
    fad6:	4603      	mov	r3, r0
    fad8:	2b00      	cmp	r3, #0
    fada:	f47f af58 	bne.w	f98e <xQueueSemaphoreTake+0x82>
				{
					portYIELD_WITHIN_API();
    fade:	f64e 5304 	movw	r3, #60676	; 0xed04
    fae2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    fae6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    faea:	601a      	str	r2, [r3, #0]
    faec:	f3bf 8f4f 	dsb	sy
    faf0:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    faf4:	e74e      	b.n	f994 <xQueueSemaphoreTake+0x88>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
    faf6:	69b8      	ldr	r0, [r7, #24]
    faf8:	f000 fb72 	bl	101e0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    fafc:	f001 fb7a 	bl	111f4 <xTaskResumeAll>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    fb00:	e748      	b.n	f994 <xQueueSemaphoreTake+0x88>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
    fb02:	69b8      	ldr	r0, [r7, #24]
    fb04:	f000 fb6c 	bl	101e0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    fb08:	f001 fb74 	bl	111f4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    fb0c:	69b8      	ldr	r0, [r7, #24]
    fb0e:	f000 fbbd 	bl	1028c <prvIsQueueEmpty>
    fb12:	4603      	mov	r3, r0
    fb14:	2b00      	cmp	r3, #0
    fb16:	f43f af3c 	beq.w	f992 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
    fb1a:	69fb      	ldr	r3, [r7, #28]
    fb1c:	2b00      	cmp	r3, #0
    fb1e:	d00e      	beq.n	fb3e <xQueueSemaphoreTake+0x232>
					{
						taskENTER_CRITICAL();
    fb20:	f004 fa3a 	bl	13f98 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
    fb24:	69b8      	ldr	r0, [r7, #24]
    fb26:	f000 faa1 	bl	1006c <prvGetDisinheritPriorityAfterTimeout>
    fb2a:	4603      	mov	r3, r0
    fb2c:	627b      	str	r3, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
    fb2e:	69bb      	ldr	r3, [r7, #24]
    fb30:	689b      	ldr	r3, [r3, #8]
    fb32:	4618      	mov	r0, r3
    fb34:	6a79      	ldr	r1, [r7, #36]	; 0x24
    fb36:	f002 fcc3 	bl	124c0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
    fb3a:	f004 fa65 	bl	14008 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
    fb3e:	f04f 0300 	mov.w	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
    fb42:	4618      	mov	r0, r3
    fb44:	f107 0738 	add.w	r7, r7, #56	; 0x38
    fb48:	46bd      	mov	sp, r7
    fb4a:	bd80      	pop	{r7, pc}

0000fb4c <xQueuePeek>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeek( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
    fb4c:	b580      	push	{r7, lr}
    fb4e:	b08e      	sub	sp, #56	; 0x38
    fb50:	af00      	add	r7, sp, #0
    fb52:	60f8      	str	r0, [r7, #12]
    fb54:	60b9      	str	r1, [r7, #8]
    fb56:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
    fb58:	f04f 0300 	mov.w	r3, #0
    fb5c:	61fb      	str	r3, [r7, #28]
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = xQueue;
    fb5e:	68fb      	ldr	r3, [r7, #12]
    fb60:	627b      	str	r3, [r7, #36]	; 0x24

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
    fb62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fb64:	2b00      	cmp	r3, #0
    fb66:	d109      	bne.n	fb7c <xQueuePeek+0x30>
    fb68:	f04f 0328 	mov.w	r3, #40	; 0x28
    fb6c:	f383 8811 	msr	BASEPRI, r3
    fb70:	f3bf 8f6f 	isb	sy
    fb74:	f3bf 8f4f 	dsb	sy
    fb78:	62fb      	str	r3, [r7, #44]	; 0x2c
    fb7a:	e7fe      	b.n	fb7a <xQueuePeek+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
    fb7c:	68bb      	ldr	r3, [r7, #8]
    fb7e:	2b00      	cmp	r3, #0
    fb80:	d103      	bne.n	fb8a <xQueuePeek+0x3e>
    fb82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fb84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    fb86:	2b00      	cmp	r3, #0
    fb88:	d102      	bne.n	fb90 <xQueuePeek+0x44>
    fb8a:	f04f 0301 	mov.w	r3, #1
    fb8e:	e001      	b.n	fb94 <xQueuePeek+0x48>
    fb90:	f04f 0300 	mov.w	r3, #0
    fb94:	2b00      	cmp	r3, #0
    fb96:	d109      	bne.n	fbac <xQueuePeek+0x60>
    fb98:	f04f 0328 	mov.w	r3, #40	; 0x28
    fb9c:	f383 8811 	msr	BASEPRI, r3
    fba0:	f3bf 8f6f 	isb	sy
    fba4:	f3bf 8f4f 	dsb	sy
    fba8:	633b      	str	r3, [r7, #48]	; 0x30
    fbaa:	e7fe      	b.n	fbaa <xQueuePeek+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    fbac:	f002 fb08 	bl	121c0 <xTaskGetSchedulerState>
    fbb0:	4603      	mov	r3, r0
    fbb2:	2b00      	cmp	r3, #0
    fbb4:	d102      	bne.n	fbbc <xQueuePeek+0x70>
    fbb6:	687b      	ldr	r3, [r7, #4]
    fbb8:	2b00      	cmp	r3, #0
    fbba:	d102      	bne.n	fbc2 <xQueuePeek+0x76>
    fbbc:	f04f 0301 	mov.w	r3, #1
    fbc0:	e001      	b.n	fbc6 <xQueuePeek+0x7a>
    fbc2:	f04f 0300 	mov.w	r3, #0
    fbc6:	2b00      	cmp	r3, #0
    fbc8:	d10c      	bne.n	fbe4 <xQueuePeek+0x98>
    fbca:	f04f 0328 	mov.w	r3, #40	; 0x28
    fbce:	f383 8811 	msr	BASEPRI, r3
    fbd2:	f3bf 8f6f 	isb	sy
    fbd6:	f3bf 8f4f 	dsb	sy
    fbda:	637b      	str	r3, [r7, #52]	; 0x34
    fbdc:	e7fe      	b.n	fbdc <xQueuePeek+0x90>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    fbde:	bf00      	nop
    fbe0:	e000      	b.n	fbe4 <xQueuePeek+0x98>
    fbe2:	bf00      	nop
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    fbe4:	f004 f9d8 	bl	13f98 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    fbe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fbea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    fbec:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    fbee:	6abb      	ldr	r3, [r7, #40]	; 0x28
    fbf0:	2b00      	cmp	r3, #0
    fbf2:	d026      	beq.n	fc42 <xQueuePeek+0xf6>
			{
				/* Remember the read position so it can be reset after the data
				is read from the queue as this function is only peeking the
				data, not removing it. */
				pcOriginalReadPosition = pxQueue->u.xQueue.pcReadFrom;
    fbf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fbf6:	68db      	ldr	r3, [r3, #12]
    fbf8:	623b      	str	r3, [r7, #32]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
    fbfa:	6a78      	ldr	r0, [r7, #36]	; 0x24
    fbfc:	68b9      	ldr	r1, [r7, #8]
    fbfe:	f000 fac7 	bl	10190 <prvCopyDataFromQueue>
				traceQUEUE_PEEK( pxQueue );

				/* The data is not being removed, so reset the read pointer. */
				pxQueue->u.xQueue.pcReadFrom = pcOriginalReadPosition;
    fc02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fc04:	6a3a      	ldr	r2, [r7, #32]
    fc06:	60da      	str	r2, [r3, #12]

				/* The data is being left in the queue, so see if there are
				any other tasks waiting for the data. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    fc08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fc0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    fc0c:	2b00      	cmp	r3, #0
    fc0e:	d013      	beq.n	fc38 <xQueuePeek+0xec>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    fc10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fc12:	f103 0324 	add.w	r3, r3, #36	; 0x24
    fc16:	4618      	mov	r0, r3
    fc18:	f001 ff2c 	bl	11a74 <xTaskRemoveFromEventList>
    fc1c:	4603      	mov	r3, r0
    fc1e:	2b00      	cmp	r3, #0
    fc20:	d00a      	beq.n	fc38 <xQueuePeek+0xec>
					{
						/* The task waiting has a higher priority than this task. */
						queueYIELD_IF_USING_PREEMPTION();
    fc22:	f64e 5304 	movw	r3, #60676	; 0xed04
    fc26:	f2ce 0300 	movt	r3, #57344	; 0xe000
    fc2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    fc2e:	601a      	str	r2, [r3, #0]
    fc30:	f3bf 8f4f 	dsb	sy
    fc34:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
    fc38:	f004 f9e6 	bl	14008 <vPortExitCritical>
				return pdPASS;
    fc3c:	f04f 0301 	mov.w	r3, #1
    fc40:	e076      	b.n	fd30 <xQueuePeek+0x1e4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    fc42:	687b      	ldr	r3, [r7, #4]
    fc44:	2b00      	cmp	r3, #0
    fc46:	d104      	bne.n	fc52 <xQueuePeek+0x106>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    fc48:	f004 f9de 	bl	14008 <vPortExitCritical>
					traceQUEUE_PEEK_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    fc4c:	f04f 0300 	mov.w	r3, #0
    fc50:	e06e      	b.n	fd30 <xQueuePeek+0x1e4>
				}
				else if( xEntryTimeSet == pdFALSE )
    fc52:	69fb      	ldr	r3, [r7, #28]
    fc54:	2b00      	cmp	r3, #0
    fc56:	d107      	bne.n	fc68 <xQueuePeek+0x11c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure ready to enter the blocked
					state. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    fc58:	f107 0314 	add.w	r3, r7, #20
    fc5c:	4618      	mov	r0, r3
    fc5e:	f002 f819 	bl	11c94 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    fc62:	f04f 0301 	mov.w	r3, #1
    fc66:	61fb      	str	r3, [r7, #28]
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    fc68:	f004 f9ce 	bl	14008 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    fc6c:	f001 fab0 	bl	111d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    fc70:	f004 f992 	bl	13f98 <vPortEnterCritical>
    fc74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fc76:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    fc7a:	b2db      	uxtb	r3, r3
    fc7c:	b25b      	sxtb	r3, r3
    fc7e:	f1b3 3fff 	cmp.w	r3, #4294967295
    fc82:	d104      	bne.n	fc8e <xQueuePeek+0x142>
    fc84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fc86:	f04f 0200 	mov.w	r2, #0
    fc8a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    fc8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fc90:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    fc94:	b2db      	uxtb	r3, r3
    fc96:	b25b      	sxtb	r3, r3
    fc98:	f1b3 3fff 	cmp.w	r3, #4294967295
    fc9c:	d104      	bne.n	fca8 <xQueuePeek+0x15c>
    fc9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fca0:	f04f 0200 	mov.w	r2, #0
    fca4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    fca8:	f004 f9ae 	bl	14008 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    fcac:	f107 0214 	add.w	r2, r7, #20
    fcb0:	f107 0304 	add.w	r3, r7, #4
    fcb4:	4610      	mov	r0, r2
    fcb6:	4619      	mov	r1, r3
    fcb8:	f002 f804 	bl	11cc4 <xTaskCheckForTimeOut>
    fcbc:	4603      	mov	r3, r0
    fcbe:	2b00      	cmp	r3, #0
    fcc0:	d128      	bne.n	fd14 <xQueuePeek+0x1c8>
		{
			/* Timeout has not expired yet, check to see if there is data in the
			queue now, and if not enter the Blocked state to wait for data. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    fcc2:	6a78      	ldr	r0, [r7, #36]	; 0x24
    fcc4:	f000 fae2 	bl	1028c <prvIsQueueEmpty>
    fcc8:	4603      	mov	r3, r0
    fcca:	2b00      	cmp	r3, #0
    fccc:	d01c      	beq.n	fd08 <xQueuePeek+0x1bc>
			{
				traceBLOCKING_ON_QUEUE_PEEK( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    fcce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fcd0:	f103 0224 	add.w	r2, r3, #36	; 0x24
    fcd4:	687b      	ldr	r3, [r7, #4]
    fcd6:	4610      	mov	r0, r2
    fcd8:	4619      	mov	r1, r3
    fcda:	f001 fe37 	bl	1194c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    fcde:	6a78      	ldr	r0, [r7, #36]	; 0x24
    fce0:	f000 fa7e 	bl	101e0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    fce4:	f001 fa86 	bl	111f4 <xTaskResumeAll>
    fce8:	4603      	mov	r3, r0
    fcea:	2b00      	cmp	r3, #0
    fcec:	f47f af77 	bne.w	fbde <xQueuePeek+0x92>
				{
					portYIELD_WITHIN_API();
    fcf0:	f64e 5304 	movw	r3, #60676	; 0xed04
    fcf4:	f2ce 0300 	movt	r3, #57344	; 0xe000
    fcf8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    fcfc:	601a      	str	r2, [r3, #0]
    fcfe:	f3bf 8f4f 	dsb	sy
    fd02:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    fd06:	e76d      	b.n	fbe4 <xQueuePeek+0x98>
			}
			else
			{
				/* There is data in the queue now, so don't enter the blocked
				state, instead return to try and obtain the data. */
				prvUnlockQueue( pxQueue );
    fd08:	6a78      	ldr	r0, [r7, #36]	; 0x24
    fd0a:	f000 fa69 	bl	101e0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    fd0e:	f001 fa71 	bl	111f4 <xTaskResumeAll>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    fd12:	e767      	b.n	fbe4 <xQueuePeek+0x98>
		}
		else
		{
			/* The timeout has expired.  If there is still no data in the queue
			exit, otherwise go back and try to read the data again. */
			prvUnlockQueue( pxQueue );
    fd14:	6a78      	ldr	r0, [r7, #36]	; 0x24
    fd16:	f000 fa63 	bl	101e0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    fd1a:	f001 fa6b 	bl	111f4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    fd1e:	6a78      	ldr	r0, [r7, #36]	; 0x24
    fd20:	f000 fab4 	bl	1028c <prvIsQueueEmpty>
    fd24:	4603      	mov	r3, r0
    fd26:	2b00      	cmp	r3, #0
    fd28:	f43f af5b 	beq.w	fbe2 <xQueuePeek+0x96>
			{
				traceQUEUE_PEEK_FAILED( pxQueue );
				return errQUEUE_EMPTY;
    fd2c:	f04f 0300 	mov.w	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
    fd30:	4618      	mov	r0, r3
    fd32:	f107 0738 	add.w	r7, r7, #56	; 0x38
    fd36:	46bd      	mov	sp, r7
    fd38:	bd80      	pop	{r7, pc}
    fd3a:	bf00      	nop

0000fd3c <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
    fd3c:	b580      	push	{r7, lr}
    fd3e:	b08e      	sub	sp, #56	; 0x38
    fd40:	af00      	add	r7, sp, #0
    fd42:	60f8      	str	r0, [r7, #12]
    fd44:	60b9      	str	r1, [r7, #8]
    fd46:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
    fd48:	68fb      	ldr	r3, [r7, #12]
    fd4a:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
    fd4c:	69bb      	ldr	r3, [r7, #24]
    fd4e:	2b00      	cmp	r3, #0
    fd50:	d109      	bne.n	fd66 <xQueueReceiveFromISR+0x2a>
    fd52:	f04f 0328 	mov.w	r3, #40	; 0x28
    fd56:	f383 8811 	msr	BASEPRI, r3
    fd5a:	f3bf 8f6f 	isb	sy
    fd5e:	f3bf 8f4f 	dsb	sy
    fd62:	627b      	str	r3, [r7, #36]	; 0x24
    fd64:	e7fe      	b.n	fd64 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    fd66:	68bb      	ldr	r3, [r7, #8]
    fd68:	2b00      	cmp	r3, #0
    fd6a:	d103      	bne.n	fd74 <xQueueReceiveFromISR+0x38>
    fd6c:	69bb      	ldr	r3, [r7, #24]
    fd6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    fd70:	2b00      	cmp	r3, #0
    fd72:	d102      	bne.n	fd7a <xQueueReceiveFromISR+0x3e>
    fd74:	f04f 0301 	mov.w	r3, #1
    fd78:	e001      	b.n	fd7e <xQueueReceiveFromISR+0x42>
    fd7a:	f04f 0300 	mov.w	r3, #0
    fd7e:	2b00      	cmp	r3, #0
    fd80:	d109      	bne.n	fd96 <xQueueReceiveFromISR+0x5a>
    fd82:	f04f 0328 	mov.w	r3, #40	; 0x28
    fd86:	f383 8811 	msr	BASEPRI, r3
    fd8a:	f3bf 8f6f 	isb	sy
    fd8e:	f3bf 8f4f 	dsb	sy
    fd92:	62bb      	str	r3, [r7, #40]	; 0x28
    fd94:	e7fe      	b.n	fd94 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
    fd96:	f004 f9e3 	bl	14160 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
    fd9a:	f3ef 8211 	mrs	r2, BASEPRI
    fd9e:	f04f 0328 	mov.w	r3, #40	; 0x28
    fda2:	f383 8811 	msr	BASEPRI, r3
    fda6:	f3bf 8f6f 	isb	sy
    fdaa:	f3bf 8f4f 	dsb	sy
    fdae:	633a      	str	r2, [r7, #48]	; 0x30
    fdb0:	62fb      	str	r3, [r7, #44]	; 0x2c
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
    fdb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    fdb4:	617b      	str	r3, [r7, #20]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    fdb6:	69bb      	ldr	r3, [r7, #24]
    fdb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    fdba:	61fb      	str	r3, [r7, #28]

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    fdbc:	69fb      	ldr	r3, [r7, #28]
    fdbe:	2b00      	cmp	r3, #0
    fdc0:	d03a      	beq.n	fe38 <xQueueReceiveFromISR+0xfc>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
    fdc2:	69bb      	ldr	r3, [r7, #24]
    fdc4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    fdc8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
    fdcc:	69b8      	ldr	r0, [r7, #24]
    fdce:	68b9      	ldr	r1, [r7, #8]
    fdd0:	f000 f9de 	bl	10190 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
    fdd4:	69fb      	ldr	r3, [r7, #28]
    fdd6:	f103 32ff 	add.w	r2, r3, #4294967295
    fdda:	69bb      	ldr	r3, [r7, #24]
    fddc:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
    fdde:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
    fde2:	f1b3 3fff 	cmp.w	r3, #4294967295
    fde6:	d114      	bne.n	fe12 <xQueueReceiveFromISR+0xd6>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    fde8:	69bb      	ldr	r3, [r7, #24]
    fdea:	691b      	ldr	r3, [r3, #16]
    fdec:	2b00      	cmp	r3, #0
    fdee:	d01a      	beq.n	fe26 <xQueueReceiveFromISR+0xea>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    fdf0:	69bb      	ldr	r3, [r7, #24]
    fdf2:	f103 0310 	add.w	r3, r3, #16
    fdf6:	4618      	mov	r0, r3
    fdf8:	f001 fe3c 	bl	11a74 <xTaskRemoveFromEventList>
    fdfc:	4603      	mov	r3, r0
    fdfe:	2b00      	cmp	r3, #0
    fe00:	d013      	beq.n	fe2a <xQueueReceiveFromISR+0xee>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
    fe02:	687b      	ldr	r3, [r7, #4]
    fe04:	2b00      	cmp	r3, #0
    fe06:	d012      	beq.n	fe2e <xQueueReceiveFromISR+0xf2>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
    fe08:	687b      	ldr	r3, [r7, #4]
    fe0a:	f04f 0201 	mov.w	r2, #1
    fe0e:	601a      	str	r2, [r3, #0]
    fe10:	e00e      	b.n	fe30 <xQueueReceiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
    fe12:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
    fe16:	f103 0301 	add.w	r3, r3, #1
    fe1a:	b2db      	uxtb	r3, r3
    fe1c:	461a      	mov	r2, r3
    fe1e:	69bb      	ldr	r3, [r7, #24]
    fe20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    fe24:	e004      	b.n	fe30 <xQueueReceiveFromISR+0xf4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
    fe26:	bf00      	nop
    fe28:	e002      	b.n	fe30 <xQueueReceiveFromISR+0xf4>
    fe2a:	bf00      	nop
    fe2c:	e000      	b.n	fe30 <xQueueReceiveFromISR+0xf4>
    fe2e:	bf00      	nop
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
			}

			xReturn = pdPASS;
    fe30:	f04f 0301 	mov.w	r3, #1
    fe34:	613b      	str	r3, [r7, #16]
    fe36:	e002      	b.n	fe3e <xQueueReceiveFromISR+0x102>
		}
		else
		{
			xReturn = pdFAIL;
    fe38:	f04f 0300 	mov.w	r3, #0
    fe3c:	613b      	str	r3, [r7, #16]
    fe3e:	697b      	ldr	r3, [r7, #20]
    fe40:	637b      	str	r3, [r7, #52]	; 0x34
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
    fe42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    fe44:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    fe48:	693b      	ldr	r3, [r7, #16]
}
    fe4a:	4618      	mov	r0, r3
    fe4c:	f107 0738 	add.w	r7, r7, #56	; 0x38
    fe50:	46bd      	mov	sp, r7
    fe52:	bd80      	pop	{r7, pc}

0000fe54 <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
    fe54:	b580      	push	{r7, lr}
    fe56:	b08c      	sub	sp, #48	; 0x30
    fe58:	af00      	add	r7, sp, #0
    fe5a:	6078      	str	r0, [r7, #4]
    fe5c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = xQueue;
    fe5e:	687b      	ldr	r3, [r7, #4]
    fe60:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
    fe62:	697b      	ldr	r3, [r7, #20]
    fe64:	2b00      	cmp	r3, #0
    fe66:	d109      	bne.n	fe7c <xQueuePeekFromISR+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
    fe68:	f04f 0328 	mov.w	r3, #40	; 0x28
    fe6c:	f383 8811 	msr	BASEPRI, r3
    fe70:	f3bf 8f6f 	isb	sy
    fe74:	f3bf 8f4f 	dsb	sy
    fe78:	61bb      	str	r3, [r7, #24]
    fe7a:	e7fe      	b.n	fe7a <xQueuePeekFromISR+0x26>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    fe7c:	683b      	ldr	r3, [r7, #0]
    fe7e:	2b00      	cmp	r3, #0
    fe80:	d103      	bne.n	fe8a <xQueuePeekFromISR+0x36>
    fe82:	697b      	ldr	r3, [r7, #20]
    fe84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    fe86:	2b00      	cmp	r3, #0
    fe88:	d102      	bne.n	fe90 <xQueuePeekFromISR+0x3c>
    fe8a:	f04f 0301 	mov.w	r3, #1
    fe8e:	e001      	b.n	fe94 <xQueuePeekFromISR+0x40>
    fe90:	f04f 0300 	mov.w	r3, #0
    fe94:	2b00      	cmp	r3, #0
    fe96:	d109      	bne.n	feac <xQueuePeekFromISR+0x58>
    fe98:	f04f 0328 	mov.w	r3, #40	; 0x28
    fe9c:	f383 8811 	msr	BASEPRI, r3
    fea0:	f3bf 8f6f 	isb	sy
    fea4:	f3bf 8f4f 	dsb	sy
    fea8:	61fb      	str	r3, [r7, #28]
    feaa:	e7fe      	b.n	feaa <xQueuePeekFromISR+0x56>
	configASSERT( pxQueue->uxItemSize != 0 ); /* Can't peek a semaphore. */
    feac:	697b      	ldr	r3, [r7, #20]
    feae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    feb0:	2b00      	cmp	r3, #0
    feb2:	d109      	bne.n	fec8 <xQueuePeekFromISR+0x74>
    feb4:	f04f 0328 	mov.w	r3, #40	; 0x28
    feb8:	f383 8811 	msr	BASEPRI, r3
    febc:	f3bf 8f6f 	isb	sy
    fec0:	f3bf 8f4f 	dsb	sy
    fec4:	623b      	str	r3, [r7, #32]
    fec6:	e7fe      	b.n	fec6 <xQueuePeekFromISR+0x72>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
    fec8:	f004 f94a 	bl	14160 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
    fecc:	f3ef 8211 	mrs	r2, BASEPRI
    fed0:	f04f 0328 	mov.w	r3, #40	; 0x28
    fed4:	f383 8811 	msr	BASEPRI, r3
    fed8:	f3bf 8f6f 	isb	sy
    fedc:	f3bf 8f4f 	dsb	sy
    fee0:	62ba      	str	r2, [r7, #40]	; 0x28
    fee2:	627b      	str	r3, [r7, #36]	; 0x24
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
    fee4:	6abb      	ldr	r3, [r7, #40]	; 0x28

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    fee6:	60fb      	str	r3, [r7, #12]
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    fee8:	697b      	ldr	r3, [r7, #20]
    feea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    feec:	2b00      	cmp	r3, #0
    feee:	d00d      	beq.n	ff0c <xQueuePeekFromISR+0xb8>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.xQueue.pcReadFrom;
    fef0:	697b      	ldr	r3, [r7, #20]
    fef2:	68db      	ldr	r3, [r3, #12]
    fef4:	613b      	str	r3, [r7, #16]
			prvCopyDataFromQueue( pxQueue, pvBuffer );
    fef6:	6978      	ldr	r0, [r7, #20]
    fef8:	6839      	ldr	r1, [r7, #0]
    fefa:	f000 f949 	bl	10190 <prvCopyDataFromQueue>
			pxQueue->u.xQueue.pcReadFrom = pcOriginalReadPosition;
    fefe:	697b      	ldr	r3, [r7, #20]
    ff00:	693a      	ldr	r2, [r7, #16]
    ff02:	60da      	str	r2, [r3, #12]

			xReturn = pdPASS;
    ff04:	f04f 0301 	mov.w	r3, #1
    ff08:	60bb      	str	r3, [r7, #8]
    ff0a:	e002      	b.n	ff12 <xQueuePeekFromISR+0xbe>
		}
		else
		{
			xReturn = pdFAIL;
    ff0c:	f04f 0300 	mov.w	r3, #0
    ff10:	60bb      	str	r3, [r7, #8]
    ff12:	68fb      	ldr	r3, [r7, #12]
    ff14:	62fb      	str	r3, [r7, #44]	; 0x2c
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
    ff16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    ff18:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    ff1c:	68bb      	ldr	r3, [r7, #8]
}
    ff1e:	4618      	mov	r0, r3
    ff20:	f107 0730 	add.w	r7, r7, #48	; 0x30
    ff24:	46bd      	mov	sp, r7
    ff26:	bd80      	pop	{r7, pc}

0000ff28 <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
    ff28:	b580      	push	{r7, lr}
    ff2a:	b084      	sub	sp, #16
    ff2c:	af00      	add	r7, sp, #0
    ff2e:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
    ff30:	687b      	ldr	r3, [r7, #4]
    ff32:	2b00      	cmp	r3, #0
    ff34:	d109      	bne.n	ff4a <uxQueueMessagesWaiting+0x22>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
    ff36:	f04f 0328 	mov.w	r3, #40	; 0x28
    ff3a:	f383 8811 	msr	BASEPRI, r3
    ff3e:	f3bf 8f6f 	isb	sy
    ff42:	f3bf 8f4f 	dsb	sy
    ff46:	60fb      	str	r3, [r7, #12]
    ff48:	e7fe      	b.n	ff48 <uxQueueMessagesWaiting+0x20>

	taskENTER_CRITICAL();
    ff4a:	f004 f825 	bl	13f98 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    ff4e:	687b      	ldr	r3, [r7, #4]
    ff50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    ff52:	60bb      	str	r3, [r7, #8]
	}
	taskEXIT_CRITICAL();
    ff54:	f004 f858 	bl	14008 <vPortExitCritical>

	return uxReturn;
    ff58:	68bb      	ldr	r3, [r7, #8]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    ff5a:	4618      	mov	r0, r3
    ff5c:	f107 0710 	add.w	r7, r7, #16
    ff60:	46bd      	mov	sp, r7
    ff62:	bd80      	pop	{r7, pc}

0000ff64 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
    ff64:	b580      	push	{r7, lr}
    ff66:	b086      	sub	sp, #24
    ff68:	af00      	add	r7, sp, #0
    ff6a:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
    ff6c:	687b      	ldr	r3, [r7, #4]
    ff6e:	613b      	str	r3, [r7, #16]

	configASSERT( pxQueue );
    ff70:	693b      	ldr	r3, [r7, #16]
    ff72:	2b00      	cmp	r3, #0
    ff74:	d109      	bne.n	ff8a <uxQueueSpacesAvailable+0x26>
    ff76:	f04f 0328 	mov.w	r3, #40	; 0x28
    ff7a:	f383 8811 	msr	BASEPRI, r3
    ff7e:	f3bf 8f6f 	isb	sy
    ff82:	f3bf 8f4f 	dsb	sy
    ff86:	617b      	str	r3, [r7, #20]
    ff88:	e7fe      	b.n	ff88 <uxQueueSpacesAvailable+0x24>

	taskENTER_CRITICAL();
    ff8a:	f004 f805 	bl	13f98 <vPortEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
    ff8e:	693b      	ldr	r3, [r7, #16]
    ff90:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    ff92:	693b      	ldr	r3, [r7, #16]
    ff94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    ff96:	ebc3 0302 	rsb	r3, r3, r2
    ff9a:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
    ff9c:	f004 f834 	bl	14008 <vPortExitCritical>

	return uxReturn;
    ffa0:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    ffa2:	4618      	mov	r0, r3
    ffa4:	f107 0718 	add.w	r7, r7, #24
    ffa8:	46bd      	mov	sp, r7
    ffaa:	bd80      	pop	{r7, pc}

0000ffac <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
    ffac:	b480      	push	{r7}
    ffae:	b087      	sub	sp, #28
    ffb0:	af00      	add	r7, sp, #0
    ffb2:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
    ffb4:	687b      	ldr	r3, [r7, #4]
    ffb6:	613b      	str	r3, [r7, #16]

	configASSERT( pxQueue );
    ffb8:	693b      	ldr	r3, [r7, #16]
    ffba:	2b00      	cmp	r3, #0
    ffbc:	d109      	bne.n	ffd2 <uxQueueMessagesWaitingFromISR+0x26>
    ffbe:	f04f 0328 	mov.w	r3, #40	; 0x28
    ffc2:	f383 8811 	msr	BASEPRI, r3
    ffc6:	f3bf 8f6f 	isb	sy
    ffca:	f3bf 8f4f 	dsb	sy
    ffce:	617b      	str	r3, [r7, #20]
    ffd0:	e7fe      	b.n	ffd0 <uxQueueMessagesWaitingFromISR+0x24>
	uxReturn = pxQueue->uxMessagesWaiting;
    ffd2:	693b      	ldr	r3, [r7, #16]
    ffd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    ffd6:	60fb      	str	r3, [r7, #12]

	return uxReturn;
    ffd8:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    ffda:	4618      	mov	r0, r3
    ffdc:	f107 071c 	add.w	r7, r7, #28
    ffe0:	46bd      	mov	sp, r7
    ffe2:	bc80      	pop	{r7}
    ffe4:	4770      	bx	lr
    ffe6:	bf00      	nop

0000ffe8 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
    ffe8:	b580      	push	{r7, lr}
    ffea:	b084      	sub	sp, #16
    ffec:	af00      	add	r7, sp, #0
    ffee:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
    fff0:	687b      	ldr	r3, [r7, #4]
    fff2:	60bb      	str	r3, [r7, #8]

	configASSERT( pxQueue );
    fff4:	68bb      	ldr	r3, [r7, #8]
    fff6:	2b00      	cmp	r3, #0
    fff8:	d109      	bne.n	1000e <RAM_SIZE+0xe>
    fffa:	f04f 0328 	mov.w	r3, #40	; 0x28
    fffe:	f383 8811 	msr	BASEPRI, r3
   10002:	f3bf 8f6f 	isb	sy
   10006:	f3bf 8f4f 	dsb	sy
   1000a:	60fb      	str	r3, [r7, #12]
   1000c:	e7fe      	b.n	1000c <RAM_SIZE+0xc>

	#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
	{
		/* The queue can only have been allocated dynamically - free it
		again. */
		vPortFree( pxQueue );
   1000e:	68b8      	ldr	r0, [r7, #8]
   10010:	f003 fdf8 	bl	13c04 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
   10014:	f107 0710 	add.w	r7, r7, #16
   10018:	46bd      	mov	sp, r7
   1001a:	bd80      	pop	{r7, pc}

0001001c <uxQueueGetQueueNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxQueueGetQueueNumber( QueueHandle_t xQueue )
	{
   1001c:	b480      	push	{r7}
   1001e:	b083      	sub	sp, #12
   10020:	af00      	add	r7, sp, #0
   10022:	6078      	str	r0, [r7, #4]
		return ( ( Queue_t * ) xQueue )->uxQueueNumber;
   10024:	687b      	ldr	r3, [r7, #4]
   10026:	6c9b      	ldr	r3, [r3, #72]	; 0x48
	}
   10028:	4618      	mov	r0, r3
   1002a:	f107 070c 	add.w	r7, r7, #12
   1002e:	46bd      	mov	sp, r7
   10030:	bc80      	pop	{r7}
   10032:	4770      	bx	lr

00010034 <vQueueSetQueueNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vQueueSetQueueNumber( QueueHandle_t xQueue, UBaseType_t uxQueueNumber )
	{
   10034:	b480      	push	{r7}
   10036:	b083      	sub	sp, #12
   10038:	af00      	add	r7, sp, #0
   1003a:	6078      	str	r0, [r7, #4]
   1003c:	6039      	str	r1, [r7, #0]
		( ( Queue_t * ) xQueue )->uxQueueNumber = uxQueueNumber;
   1003e:	687b      	ldr	r3, [r7, #4]
   10040:	683a      	ldr	r2, [r7, #0]
   10042:	649a      	str	r2, [r3, #72]	; 0x48
	}
   10044:	f107 070c 	add.w	r7, r7, #12
   10048:	46bd      	mov	sp, r7
   1004a:	bc80      	pop	{r7}
   1004c:	4770      	bx	lr
   1004e:	bf00      	nop

00010050 <ucQueueGetQueueType>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	uint8_t ucQueueGetQueueType( QueueHandle_t xQueue )
	{
   10050:	b480      	push	{r7}
   10052:	b083      	sub	sp, #12
   10054:	af00      	add	r7, sp, #0
   10056:	6078      	str	r0, [r7, #4]
		return ( ( Queue_t * ) xQueue )->ucQueueType;
   10058:	687b      	ldr	r3, [r7, #4]
   1005a:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
	}
   1005e:	4618      	mov	r0, r3
   10060:	f107 070c 	add.w	r7, r7, #12
   10064:	46bd      	mov	sp, r7
   10066:	bc80      	pop	{r7}
   10068:	4770      	bx	lr
   1006a:	bf00      	nop

0001006c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
   1006c:	b480      	push	{r7}
   1006e:	b085      	sub	sp, #20
   10070:	af00      	add	r7, sp, #0
   10072:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
   10074:	687b      	ldr	r3, [r7, #4]
   10076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   10078:	2b00      	cmp	r3, #0
   1007a:	d006      	beq.n	1008a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
   1007c:	687b      	ldr	r3, [r7, #4]
   1007e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   10080:	681b      	ldr	r3, [r3, #0]
   10082:	f1c3 0305 	rsb	r3, r3, #5
   10086:	60fb      	str	r3, [r7, #12]
   10088:	e002      	b.n	10090 <prvGetDisinheritPriorityAfterTimeout+0x24>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
   1008a:	f04f 0300 	mov.w	r3, #0
   1008e:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
   10090:	68fb      	ldr	r3, [r7, #12]
	}
   10092:	4618      	mov	r0, r3
   10094:	f107 0714 	add.w	r7, r7, #20
   10098:	46bd      	mov	sp, r7
   1009a:	bc80      	pop	{r7}
   1009c:	4770      	bx	lr
   1009e:	bf00      	nop

000100a0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
   100a0:	b580      	push	{r7, lr}
   100a2:	b086      	sub	sp, #24
   100a4:	af00      	add	r7, sp, #0
   100a6:	60f8      	str	r0, [r7, #12]
   100a8:	60b9      	str	r1, [r7, #8]
   100aa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
   100ac:	f04f 0300 	mov.w	r3, #0
   100b0:	613b      	str	r3, [r7, #16]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
   100b2:	68fb      	ldr	r3, [r7, #12]
   100b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   100b6:	617b      	str	r3, [r7, #20]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
   100b8:	68fb      	ldr	r3, [r7, #12]
   100ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   100bc:	2b00      	cmp	r3, #0
   100be:	d10f      	bne.n	100e0 <prvCopyDataToQueue+0x40>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   100c0:	68fb      	ldr	r3, [r7, #12]
   100c2:	681b      	ldr	r3, [r3, #0]
   100c4:	2b00      	cmp	r3, #0
   100c6:	d155      	bne.n	10174 <prvCopyDataToQueue+0xd4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
   100c8:	68fb      	ldr	r3, [r7, #12]
   100ca:	689b      	ldr	r3, [r3, #8]
   100cc:	4618      	mov	r0, r3
   100ce:	f002 f951 	bl	12374 <xTaskPriorityDisinherit>
   100d2:	4603      	mov	r3, r0
   100d4:	613b      	str	r3, [r7, #16]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
   100d6:	68fb      	ldr	r3, [r7, #12]
   100d8:	f04f 0200 	mov.w	r2, #0
   100dc:	609a      	str	r2, [r3, #8]
   100de:	e04c      	b.n	1017a <prvCopyDataToQueue+0xda>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
   100e0:	687b      	ldr	r3, [r7, #4]
   100e2:	2b00      	cmp	r3, #0
   100e4:	d11a      	bne.n	1011c <prvCopyDataToQueue+0x7c>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
   100e6:	68fb      	ldr	r3, [r7, #12]
   100e8:	685a      	ldr	r2, [r3, #4]
   100ea:	68fb      	ldr	r3, [r7, #12]
   100ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   100ee:	4610      	mov	r0, r2
   100f0:	68b9      	ldr	r1, [r7, #8]
   100f2:	461a      	mov	r2, r3
   100f4:	f004 fcd0 	bl	14a98 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
   100f8:	68fb      	ldr	r3, [r7, #12]
   100fa:	685a      	ldr	r2, [r3, #4]
   100fc:	68fb      	ldr	r3, [r7, #12]
   100fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   10100:	441a      	add	r2, r3
   10102:	68fb      	ldr	r3, [r7, #12]
   10104:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
   10106:	68fb      	ldr	r3, [r7, #12]
   10108:	685a      	ldr	r2, [r3, #4]
   1010a:	68fb      	ldr	r3, [r7, #12]
   1010c:	689b      	ldr	r3, [r3, #8]
   1010e:	429a      	cmp	r2, r3
   10110:	d332      	bcc.n	10178 <prvCopyDataToQueue+0xd8>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   10112:	68fb      	ldr	r3, [r7, #12]
   10114:	681a      	ldr	r2, [r3, #0]
   10116:	68fb      	ldr	r3, [r7, #12]
   10118:	605a      	str	r2, [r3, #4]
   1011a:	e02e      	b.n	1017a <prvCopyDataToQueue+0xda>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
   1011c:	68fb      	ldr	r3, [r7, #12]
   1011e:	68da      	ldr	r2, [r3, #12]
   10120:	68fb      	ldr	r3, [r7, #12]
   10122:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   10124:	4610      	mov	r0, r2
   10126:	68b9      	ldr	r1, [r7, #8]
   10128:	461a      	mov	r2, r3
   1012a:	f004 fcb5 	bl	14a98 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
   1012e:	68fb      	ldr	r3, [r7, #12]
   10130:	68da      	ldr	r2, [r3, #12]
   10132:	68fb      	ldr	r3, [r7, #12]
   10134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   10136:	f1c3 0300 	rsb	r3, r3, #0
   1013a:	441a      	add	r2, r3
   1013c:	68fb      	ldr	r3, [r7, #12]
   1013e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
   10140:	68fb      	ldr	r3, [r7, #12]
   10142:	68da      	ldr	r2, [r3, #12]
   10144:	68fb      	ldr	r3, [r7, #12]
   10146:	681b      	ldr	r3, [r3, #0]
   10148:	429a      	cmp	r2, r3
   1014a:	d208      	bcs.n	1015e <prvCopyDataToQueue+0xbe>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
   1014c:	68fb      	ldr	r3, [r7, #12]
   1014e:	689a      	ldr	r2, [r3, #8]
   10150:	68fb      	ldr	r3, [r7, #12]
   10152:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   10154:	f1c3 0300 	rsb	r3, r3, #0
   10158:	441a      	add	r2, r3
   1015a:	68fb      	ldr	r3, [r7, #12]
   1015c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
   1015e:	687b      	ldr	r3, [r7, #4]
   10160:	2b02      	cmp	r3, #2
   10162:	d10a      	bne.n	1017a <prvCopyDataToQueue+0xda>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
   10164:	697b      	ldr	r3, [r7, #20]
   10166:	2b00      	cmp	r3, #0
   10168:	d007      	beq.n	1017a <prvCopyDataToQueue+0xda>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
   1016a:	697b      	ldr	r3, [r7, #20]
   1016c:	f103 33ff 	add.w	r3, r3, #4294967295
   10170:	617b      	str	r3, [r7, #20]
   10172:	e002      	b.n	1017a <prvCopyDataToQueue+0xda>
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
   10174:	bf00      	nop
   10176:	e000      	b.n	1017a <prvCopyDataToQueue+0xda>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   10178:	bf00      	nop
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
   1017a:	697b      	ldr	r3, [r7, #20]
   1017c:	f103 0201 	add.w	r2, r3, #1
   10180:	68fb      	ldr	r3, [r7, #12]
   10182:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
   10184:	693b      	ldr	r3, [r7, #16]
}
   10186:	4618      	mov	r0, r3
   10188:	f107 0718 	add.w	r7, r7, #24
   1018c:	46bd      	mov	sp, r7
   1018e:	bd80      	pop	{r7, pc}

00010190 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
   10190:	b580      	push	{r7, lr}
   10192:	b082      	sub	sp, #8
   10194:	af00      	add	r7, sp, #0
   10196:	6078      	str	r0, [r7, #4]
   10198:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
   1019a:	687b      	ldr	r3, [r7, #4]
   1019c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   1019e:	2b00      	cmp	r3, #0
   101a0:	d019      	beq.n	101d6 <prvCopyDataFromQueue+0x46>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
   101a2:	687b      	ldr	r3, [r7, #4]
   101a4:	68da      	ldr	r2, [r3, #12]
   101a6:	687b      	ldr	r3, [r7, #4]
   101a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   101aa:	441a      	add	r2, r3
   101ac:	687b      	ldr	r3, [r7, #4]
   101ae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
   101b0:	687b      	ldr	r3, [r7, #4]
   101b2:	68da      	ldr	r2, [r3, #12]
   101b4:	687b      	ldr	r3, [r7, #4]
   101b6:	689b      	ldr	r3, [r3, #8]
   101b8:	429a      	cmp	r2, r3
   101ba:	d303      	bcc.n	101c4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
   101bc:	687b      	ldr	r3, [r7, #4]
   101be:	681a      	ldr	r2, [r3, #0]
   101c0:	687b      	ldr	r3, [r7, #4]
   101c2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
   101c4:	687b      	ldr	r3, [r7, #4]
   101c6:	68da      	ldr	r2, [r3, #12]
   101c8:	687b      	ldr	r3, [r7, #4]
   101ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   101cc:	6838      	ldr	r0, [r7, #0]
   101ce:	4611      	mov	r1, r2
   101d0:	461a      	mov	r2, r3
   101d2:	f004 fc61 	bl	14a98 <memcpy>
	}
}
   101d6:	f107 0708 	add.w	r7, r7, #8
   101da:	46bd      	mov	sp, r7
   101dc:	bd80      	pop	{r7, pc}
   101de:	bf00      	nop

000101e0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
   101e0:	b580      	push	{r7, lr}
   101e2:	b084      	sub	sp, #16
   101e4:	af00      	add	r7, sp, #0
   101e6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   101e8:	f003 fed6 	bl	13f98 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
   101ec:	687b      	ldr	r3, [r7, #4]
   101ee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
   101f2:	73bb      	strb	r3, [r7, #14]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
   101f4:	e012      	b.n	1021c <prvUnlockQueue+0x3c>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   101f6:	687b      	ldr	r3, [r7, #4]
   101f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   101fa:	2b00      	cmp	r3, #0
   101fc:	d013      	beq.n	10226 <prvUnlockQueue+0x46>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   101fe:	687b      	ldr	r3, [r7, #4]
   10200:	f103 0324 	add.w	r3, r3, #36	; 0x24
   10204:	4618      	mov	r0, r3
   10206:	f001 fc35 	bl	11a74 <xTaskRemoveFromEventList>
   1020a:	4603      	mov	r3, r0
   1020c:	2b00      	cmp	r3, #0
   1020e:	d001      	beq.n	10214 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
   10210:	f001 fdc2 	bl	11d98 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
   10214:	7bbb      	ldrb	r3, [r7, #14]
   10216:	f103 33ff 	add.w	r3, r3, #4294967295
   1021a:	73bb      	strb	r3, [r7, #14]
	taskENTER_CRITICAL();
	{
		int8_t cTxLock = pxQueue->cTxLock;

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
   1021c:	f997 300e 	ldrsb.w	r3, [r7, #14]
   10220:	2b00      	cmp	r3, #0
   10222:	dce8      	bgt.n	101f6 <prvUnlockQueue+0x16>
   10224:	e000      	b.n	10228 <prvUnlockQueue+0x48>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					break;
   10226:	bf00      	nop
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
   10228:	687b      	ldr	r3, [r7, #4]
   1022a:	f04f 32ff 	mov.w	r2, #4294967295
   1022e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
   10232:	f003 fee9 	bl	14008 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   10236:	f003 feaf 	bl	13f98 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
   1023a:	687b      	ldr	r3, [r7, #4]
   1023c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
   10240:	73fb      	strb	r3, [r7, #15]

		while( cRxLock > queueLOCKED_UNMODIFIED )
   10242:	e012      	b.n	1026a <prvUnlockQueue+0x8a>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   10244:	687b      	ldr	r3, [r7, #4]
   10246:	691b      	ldr	r3, [r3, #16]
   10248:	2b00      	cmp	r3, #0
   1024a:	d013      	beq.n	10274 <prvUnlockQueue+0x94>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   1024c:	687b      	ldr	r3, [r7, #4]
   1024e:	f103 0310 	add.w	r3, r3, #16
   10252:	4618      	mov	r0, r3
   10254:	f001 fc0e 	bl	11a74 <xTaskRemoveFromEventList>
   10258:	4603      	mov	r3, r0
   1025a:	2b00      	cmp	r3, #0
   1025c:	d001      	beq.n	10262 <prvUnlockQueue+0x82>
				{
					vTaskMissedYield();
   1025e:	f001 fd9b 	bl	11d98 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
   10262:	7bfb      	ldrb	r3, [r7, #15]
   10264:	f103 33ff 	add.w	r3, r3, #4294967295
   10268:	73fb      	strb	r3, [r7, #15]
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		int8_t cRxLock = pxQueue->cRxLock;

		while( cRxLock > queueLOCKED_UNMODIFIED )
   1026a:	f997 300f 	ldrsb.w	r3, [r7, #15]
   1026e:	2b00      	cmp	r3, #0
   10270:	dce8      	bgt.n	10244 <prvUnlockQueue+0x64>
   10272:	e000      	b.n	10276 <prvUnlockQueue+0x96>

				--cRxLock;
			}
			else
			{
				break;
   10274:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
   10276:	687b      	ldr	r3, [r7, #4]
   10278:	f04f 32ff 	mov.w	r2, #4294967295
   1027c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   10280:	f003 fec2 	bl	14008 <vPortExitCritical>
}
   10284:	f107 0710 	add.w	r7, r7, #16
   10288:	46bd      	mov	sp, r7
   1028a:	bd80      	pop	{r7, pc}

0001028c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
   1028c:	b580      	push	{r7, lr}
   1028e:	b084      	sub	sp, #16
   10290:	af00      	add	r7, sp, #0
   10292:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
   10294:	f003 fe80 	bl	13f98 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
   10298:	687b      	ldr	r3, [r7, #4]
   1029a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   1029c:	2b00      	cmp	r3, #0
   1029e:	d103      	bne.n	102a8 <prvIsQueueEmpty+0x1c>
		{
			xReturn = pdTRUE;
   102a0:	f04f 0301 	mov.w	r3, #1
   102a4:	60fb      	str	r3, [r7, #12]
   102a6:	e002      	b.n	102ae <prvIsQueueEmpty+0x22>
		}
		else
		{
			xReturn = pdFALSE;
   102a8:	f04f 0300 	mov.w	r3, #0
   102ac:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   102ae:	f003 feab 	bl	14008 <vPortExitCritical>

	return xReturn;
   102b2:	68fb      	ldr	r3, [r7, #12]
}
   102b4:	4618      	mov	r0, r3
   102b6:	f107 0710 	add.w	r7, r7, #16
   102ba:	46bd      	mov	sp, r7
   102bc:	bd80      	pop	{r7, pc}
   102be:	bf00      	nop

000102c0 <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
   102c0:	b480      	push	{r7}
   102c2:	b087      	sub	sp, #28
   102c4:	af00      	add	r7, sp, #0
   102c6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
Queue_t * const pxQueue = xQueue;
   102c8:	687b      	ldr	r3, [r7, #4]
   102ca:	613b      	str	r3, [r7, #16]

	configASSERT( pxQueue );
   102cc:	693b      	ldr	r3, [r7, #16]
   102ce:	2b00      	cmp	r3, #0
   102d0:	d109      	bne.n	102e6 <xQueueIsQueueEmptyFromISR+0x26>
   102d2:	f04f 0328 	mov.w	r3, #40	; 0x28
   102d6:	f383 8811 	msr	BASEPRI, r3
   102da:	f3bf 8f6f 	isb	sy
   102de:	f3bf 8f4f 	dsb	sy
   102e2:	617b      	str	r3, [r7, #20]
   102e4:	e7fe      	b.n	102e4 <xQueueIsQueueEmptyFromISR+0x24>
	if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
   102e6:	693b      	ldr	r3, [r7, #16]
   102e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   102ea:	2b00      	cmp	r3, #0
   102ec:	d103      	bne.n	102f6 <xQueueIsQueueEmptyFromISR+0x36>
	{
		xReturn = pdTRUE;
   102ee:	f04f 0301 	mov.w	r3, #1
   102f2:	60fb      	str	r3, [r7, #12]
   102f4:	e002      	b.n	102fc <xQueueIsQueueEmptyFromISR+0x3c>
	}
	else
	{
		xReturn = pdFALSE;
   102f6:	f04f 0300 	mov.w	r3, #0
   102fa:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
   102fc:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
   102fe:	4618      	mov	r0, r3
   10300:	f107 071c 	add.w	r7, r7, #28
   10304:	46bd      	mov	sp, r7
   10306:	bc80      	pop	{r7}
   10308:	4770      	bx	lr
   1030a:	bf00      	nop

0001030c <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
   1030c:	b580      	push	{r7, lr}
   1030e:	b084      	sub	sp, #16
   10310:	af00      	add	r7, sp, #0
   10312:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
   10314:	f003 fe40 	bl	13f98 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
   10318:	687b      	ldr	r3, [r7, #4]
   1031a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   1031c:	687b      	ldr	r3, [r7, #4]
   1031e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   10320:	429a      	cmp	r2, r3
   10322:	d103      	bne.n	1032c <prvIsQueueFull+0x20>
		{
			xReturn = pdTRUE;
   10324:	f04f 0301 	mov.w	r3, #1
   10328:	60fb      	str	r3, [r7, #12]
   1032a:	e002      	b.n	10332 <prvIsQueueFull+0x26>
		}
		else
		{
			xReturn = pdFALSE;
   1032c:	f04f 0300 	mov.w	r3, #0
   10330:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   10332:	f003 fe69 	bl	14008 <vPortExitCritical>

	return xReturn;
   10336:	68fb      	ldr	r3, [r7, #12]
}
   10338:	4618      	mov	r0, r3
   1033a:	f107 0710 	add.w	r7, r7, #16
   1033e:	46bd      	mov	sp, r7
   10340:	bd80      	pop	{r7, pc}
   10342:	bf00      	nop

00010344 <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
   10344:	b480      	push	{r7}
   10346:	b087      	sub	sp, #28
   10348:	af00      	add	r7, sp, #0
   1034a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
Queue_t * const pxQueue = xQueue;
   1034c:	687b      	ldr	r3, [r7, #4]
   1034e:	613b      	str	r3, [r7, #16]

	configASSERT( pxQueue );
   10350:	693b      	ldr	r3, [r7, #16]
   10352:	2b00      	cmp	r3, #0
   10354:	d109      	bne.n	1036a <xQueueIsQueueFullFromISR+0x26>
   10356:	f04f 0328 	mov.w	r3, #40	; 0x28
   1035a:	f383 8811 	msr	BASEPRI, r3
   1035e:	f3bf 8f6f 	isb	sy
   10362:	f3bf 8f4f 	dsb	sy
   10366:	617b      	str	r3, [r7, #20]
   10368:	e7fe      	b.n	10368 <xQueueIsQueueFullFromISR+0x24>
	if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
   1036a:	693b      	ldr	r3, [r7, #16]
   1036c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   1036e:	693b      	ldr	r3, [r7, #16]
   10370:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   10372:	429a      	cmp	r2, r3
   10374:	d103      	bne.n	1037e <xQueueIsQueueFullFromISR+0x3a>
	{
		xReturn = pdTRUE;
   10376:	f04f 0301 	mov.w	r3, #1
   1037a:	60fb      	str	r3, [r7, #12]
   1037c:	e002      	b.n	10384 <xQueueIsQueueFullFromISR+0x40>
	}
	else
	{
		xReturn = pdFALSE;
   1037e:	f04f 0300 	mov.w	r3, #0
   10382:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
   10384:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
   10386:	4618      	mov	r0, r3
   10388:	f107 071c 	add.w	r7, r7, #28
   1038c:	46bd      	mov	sp, r7
   1038e:	bc80      	pop	{r7}
   10390:	4770      	bx	lr
   10392:	bf00      	nop

00010394 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
   10394:	b580      	push	{r7, lr}
   10396:	b086      	sub	sp, #24
   10398:	af00      	add	r7, sp, #0
   1039a:	60f8      	str	r0, [r7, #12]
   1039c:	60b9      	str	r1, [r7, #8]
   1039e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
   103a0:	68fb      	ldr	r3, [r7, #12]
   103a2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   103a4:	f003 fdf8 	bl	13f98 <vPortEnterCritical>
   103a8:	697b      	ldr	r3, [r7, #20]
   103aa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
   103ae:	b2db      	uxtb	r3, r3
   103b0:	b25b      	sxtb	r3, r3
   103b2:	f1b3 3fff 	cmp.w	r3, #4294967295
   103b6:	d104      	bne.n	103c2 <vQueueWaitForMessageRestricted+0x2e>
   103b8:	697b      	ldr	r3, [r7, #20]
   103ba:	f04f 0200 	mov.w	r2, #0
   103be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
   103c2:	697b      	ldr	r3, [r7, #20]
   103c4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
   103c8:	b2db      	uxtb	r3, r3
   103ca:	b25b      	sxtb	r3, r3
   103cc:	f1b3 3fff 	cmp.w	r3, #4294967295
   103d0:	d104      	bne.n	103dc <vQueueWaitForMessageRestricted+0x48>
   103d2:	697b      	ldr	r3, [r7, #20]
   103d4:	f04f 0200 	mov.w	r2, #0
   103d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
   103dc:	f003 fe14 	bl	14008 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
   103e0:	697b      	ldr	r3, [r7, #20]
   103e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   103e4:	2b00      	cmp	r3, #0
   103e6:	d107      	bne.n	103f8 <vQueueWaitForMessageRestricted+0x64>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
   103e8:	697b      	ldr	r3, [r7, #20]
   103ea:	f103 0324 	add.w	r3, r3, #36	; 0x24
   103ee:	4618      	mov	r0, r3
   103f0:	68b9      	ldr	r1, [r7, #8]
   103f2:	687a      	ldr	r2, [r7, #4]
   103f4:	f001 fb12 	bl	11a1c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
   103f8:	6978      	ldr	r0, [r7, #20]
   103fa:	f7ff fef1 	bl	101e0 <prvUnlockQueue>
	}
   103fe:	f107 0718 	add.w	r7, r7, #24
   10402:	46bd      	mov	sp, r7
   10404:	bd80      	pop	{r7, pc}
   10406:	bf00      	nop

00010408 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
   10408:	b580      	push	{r7, lr}
   1040a:	b08c      	sub	sp, #48	; 0x30
   1040c:	af04      	add	r7, sp, #16
   1040e:	60f8      	str	r0, [r7, #12]
   10410:	60b9      	str	r1, [r7, #8]
   10412:	603b      	str	r3, [r7, #0]
   10414:	4613      	mov	r3, r2
   10416:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
   10418:	88fb      	ldrh	r3, [r7, #6]
   1041a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1041e:	4618      	mov	r0, r3
   10420:	f003 fb3a 	bl	13a98 <pvPortMalloc>
   10424:	4603      	mov	r3, r0
   10426:	61fb      	str	r3, [r7, #28]

			if( pxStack != NULL )
   10428:	69fb      	ldr	r3, [r7, #28]
   1042a:	2b00      	cmp	r3, #0
   1042c:	d010      	beq.n	10450 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
   1042e:	f04f 005c 	mov.w	r0, #92	; 0x5c
   10432:	f003 fb31 	bl	13a98 <pvPortMalloc>
   10436:	4603      	mov	r3, r0
   10438:	617b      	str	r3, [r7, #20]

				if( pxNewTCB != NULL )
   1043a:	697b      	ldr	r3, [r7, #20]
   1043c:	2b00      	cmp	r3, #0
   1043e:	d003      	beq.n	10448 <xTaskCreate+0x40>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
   10440:	697b      	ldr	r3, [r7, #20]
   10442:	69fa      	ldr	r2, [r7, #28]
   10444:	631a      	str	r2, [r3, #48]	; 0x30
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
   10446:	e006      	b.n	10456 <xTaskCreate+0x4e>
   10448:	69f8      	ldr	r0, [r7, #28]
   1044a:	f003 fbdb 	bl	13c04 <vPortFree>
   1044e:	e002      	b.n	10456 <xTaskCreate+0x4e>
				}
			}
			else
			{
				pxNewTCB = NULL;
   10450:	f04f 0300 	mov.w	r3, #0
   10454:	617b      	str	r3, [r7, #20]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
   10456:	697b      	ldr	r3, [r7, #20]
   10458:	2b00      	cmp	r3, #0
   1045a:	d016      	beq.n	1048a <xTaskCreate+0x82>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
   1045c:	88fb      	ldrh	r3, [r7, #6]
   1045e:	6aba      	ldr	r2, [r7, #40]	; 0x28
   10460:	9200      	str	r2, [sp, #0]
   10462:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   10464:	9201      	str	r2, [sp, #4]
   10466:	697a      	ldr	r2, [r7, #20]
   10468:	9202      	str	r2, [sp, #8]
   1046a:	f04f 0200 	mov.w	r2, #0
   1046e:	9203      	str	r2, [sp, #12]
   10470:	68f8      	ldr	r0, [r7, #12]
   10472:	68b9      	ldr	r1, [r7, #8]
   10474:	461a      	mov	r2, r3
   10476:	683b      	ldr	r3, [r7, #0]
   10478:	f000 f810 	bl	1049c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
   1047c:	6978      	ldr	r0, [r7, #20]
   1047e:	f000 f8b1 	bl	105e4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
   10482:	f04f 0301 	mov.w	r3, #1
   10486:	61bb      	str	r3, [r7, #24]
   10488:	e002      	b.n	10490 <xTaskCreate+0x88>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   1048a:	f04f 33ff 	mov.w	r3, #4294967295
   1048e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
   10490:	69bb      	ldr	r3, [r7, #24]
	}
   10492:	4618      	mov	r0, r3
   10494:	f107 0720 	add.w	r7, r7, #32
   10498:	46bd      	mov	sp, r7
   1049a:	bd80      	pop	{r7, pc}

0001049c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
   1049c:	b580      	push	{r7, lr}
   1049e:	b088      	sub	sp, #32
   104a0:	af00      	add	r7, sp, #0
   104a2:	60f8      	str	r0, [r7, #12]
   104a4:	60b9      	str	r1, [r7, #8]
   104a6:	607a      	str	r2, [r7, #4]
   104a8:	603b      	str	r3, [r7, #0]
			xRunPrivileged = pdFALSE;
		}
		uxPriority &= ~portPRIVILEGE_BIT;
	#endif /* portUSING_MPU_WRAPPERS == 1 */

	configASSERT( pcName );
   104aa:	68bb      	ldr	r3, [r7, #8]
   104ac:	2b00      	cmp	r3, #0
   104ae:	d109      	bne.n	104c4 <prvInitialiseNewTask+0x28>
   104b0:	f04f 0328 	mov.w	r3, #40	; 0x28
   104b4:	f383 8811 	msr	BASEPRI, r3
   104b8:	f3bf 8f6f 	isb	sy
   104bc:	f3bf 8f4f 	dsb	sy
   104c0:	61bb      	str	r3, [r7, #24]
   104c2:	e7fe      	b.n	104c2 <prvInitialiseNewTask+0x26>

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
   104c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   104c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   104c8:	687b      	ldr	r3, [r7, #4]
   104ca:	ea4f 0383 	mov.w	r3, r3, lsl #2
   104ce:	4610      	mov	r0, r2
   104d0:	f04f 01a5 	mov.w	r1, #165	; 0xa5
   104d4:	461a      	mov	r2, r3
   104d6:	f004 fba7 	bl	14c28 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
   104da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   104dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   104de:	687b      	ldr	r3, [r7, #4]
   104e0:	f103 33ff 	add.w	r3, r3, #4294967295
   104e4:	ea4f 0383 	mov.w	r3, r3, lsl #2
   104e8:	4413      	add	r3, r2
   104ea:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
   104ec:	693b      	ldr	r3, [r7, #16]
   104ee:	f023 0307 	bic.w	r3, r3, #7
   104f2:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   104f4:	693b      	ldr	r3, [r7, #16]
   104f6:	f003 0307 	and.w	r3, r3, #7
   104fa:	2b00      	cmp	r3, #0
   104fc:	d009      	beq.n	10512 <prvInitialiseNewTask+0x76>
   104fe:	f04f 0328 	mov.w	r3, #40	; 0x28
   10502:	f383 8811 	msr	BASEPRI, r3
   10506:	f3bf 8f6f 	isb	sy
   1050a:	f3bf 8f4f 	dsb	sy
   1050e:	61fb      	str	r3, [r7, #28]
   10510:	e7fe      	b.n	10510 <prvInitialiseNewTask+0x74>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
   10512:	f04f 0300 	mov.w	r3, #0
   10516:	617b      	str	r3, [r7, #20]
   10518:	e012      	b.n	10540 <prvInitialiseNewTask+0xa4>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
   1051a:	6979      	ldr	r1, [r7, #20]
   1051c:	68ba      	ldr	r2, [r7, #8]
   1051e:	697b      	ldr	r3, [r7, #20]
   10520:	4413      	add	r3, r2
   10522:	781a      	ldrb	r2, [r3, #0]
   10524:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10526:	440b      	add	r3, r1
   10528:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == ( char ) 0x00 )
   1052c:	68ba      	ldr	r2, [r7, #8]
   1052e:	697b      	ldr	r3, [r7, #20]
   10530:	4413      	add	r3, r2
   10532:	781b      	ldrb	r3, [r3, #0]
   10534:	2b00      	cmp	r3, #0
   10536:	d007      	beq.n	10548 <prvInitialiseNewTask+0xac>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
   10538:	697b      	ldr	r3, [r7, #20]
   1053a:	f103 0301 	add.w	r3, r3, #1
   1053e:	617b      	str	r3, [r7, #20]
   10540:	697b      	ldr	r3, [r7, #20]
   10542:	2b09      	cmp	r3, #9
   10544:	d9e9      	bls.n	1051a <prvInitialiseNewTask+0x7e>
   10546:	e000      	b.n	1054a <prvInitialiseNewTask+0xae>
		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == ( char ) 0x00 )
		{
			break;
   10548:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
   1054a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   1054c:	f04f 0200 	mov.w	r2, #0
   10550:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
   10554:	6abb      	ldr	r3, [r7, #40]	; 0x28
   10556:	2b04      	cmp	r3, #4
   10558:	d902      	bls.n	10560 <prvInitialiseNewTask+0xc4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
   1055a:	f04f 0304 	mov.w	r3, #4
   1055e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
   10560:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10562:	6aba      	ldr	r2, [r7, #40]	; 0x28
   10564:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
   10566:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10568:	6aba      	ldr	r2, [r7, #40]	; 0x28
   1056a:	649a      	str	r2, [r3, #72]	; 0x48
		pxNewTCB->uxMutexesHeld = 0;
   1056c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   1056e:	f04f 0200 	mov.w	r2, #0
   10572:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
   10574:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10576:	f103 0304 	add.w	r3, r3, #4
   1057a:	4618      	mov	r0, r3
   1057c:	f7fe fc5e 	bl	ee3c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
   10580:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10582:	f103 0318 	add.w	r3, r3, #24
   10586:	4618      	mov	r0, r3
   10588:	f7fe fc58 	bl	ee3c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
   1058c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   1058e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   10590:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   10592:	6abb      	ldr	r3, [r7, #40]	; 0x28
   10594:	f1c3 0205 	rsb	r2, r3, #5
   10598:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   1059a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
   1059c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   1059e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   105a0:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
   105a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   105a4:	f04f 0200 	mov.w	r2, #0
   105a8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
   105aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   105ac:	f04f 0200 	mov.w	r2, #0
   105b0:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   105b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   105b4:	f04f 0200 	mov.w	r2, #0
   105b8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   105bc:	6938      	ldr	r0, [r7, #16]
   105be:	68f9      	ldr	r1, [r7, #12]
   105c0:	683a      	ldr	r2, [r7, #0]
   105c2:	f003 fbab 	bl	13d1c <pxPortInitialiseStack>
   105c6:	4603      	mov	r3, r0
   105c8:	461a      	mov	r2, r3
   105ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   105cc:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
   105ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   105d0:	2b00      	cmp	r3, #0
   105d2:	d002      	beq.n	105da <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
   105d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   105d6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   105d8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
   105da:	f107 0720 	add.w	r7, r7, #32
   105de:	46bd      	mov	sp, r7
   105e0:	bd80      	pop	{r7, pc}
   105e2:	bf00      	nop

000105e4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
   105e4:	b580      	push	{r7, lr}
   105e6:	b082      	sub	sp, #8
   105e8:	af00      	add	r7, sp, #0
   105ea:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
   105ec:	f003 fcd4 	bl	13f98 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
   105f0:	f243 036c 	movw	r3, #12396	; 0x306c
   105f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   105f8:	681b      	ldr	r3, [r3, #0]
   105fa:	f103 0201 	add.w	r2, r3, #1
   105fe:	f243 036c 	movw	r3, #12396	; 0x306c
   10602:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10606:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
   10608:	f642 7394 	movw	r3, #12180	; 0x2f94
   1060c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10610:	681b      	ldr	r3, [r3, #0]
   10612:	2b00      	cmp	r3, #0
   10614:	d10f      	bne.n	10636 <prvAddNewTaskToReadyList+0x52>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
   10616:	f642 7394 	movw	r3, #12180	; 0x2f94
   1061a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1061e:	687a      	ldr	r2, [r7, #4]
   10620:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
   10622:	f243 036c 	movw	r3, #12396	; 0x306c
   10626:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1062a:	681b      	ldr	r3, [r3, #0]
   1062c:	2b01      	cmp	r3, #1
   1062e:	d11a      	bne.n	10666 <prvAddNewTaskToReadyList+0x82>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
   10630:	f001 fc04 	bl	11e3c <prvInitialiseTaskLists>
   10634:	e018      	b.n	10668 <prvAddNewTaskToReadyList+0x84>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
   10636:	f243 0378 	movw	r3, #12408	; 0x3078
   1063a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1063e:	681b      	ldr	r3, [r3, #0]
   10640:	2b00      	cmp	r3, #0
   10642:	d111      	bne.n	10668 <prvAddNewTaskToReadyList+0x84>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
   10644:	f642 7394 	movw	r3, #12180	; 0x2f94
   10648:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1064c:	681b      	ldr	r3, [r3, #0]
   1064e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   10650:	687b      	ldr	r3, [r7, #4]
   10652:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10654:	429a      	cmp	r2, r3
   10656:	d807      	bhi.n	10668 <prvAddNewTaskToReadyList+0x84>
				{
					pxCurrentTCB = pxNewTCB;
   10658:	f642 7394 	movw	r3, #12180	; 0x2f94
   1065c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10660:	687a      	ldr	r2, [r7, #4]
   10662:	601a      	str	r2, [r3, #0]
   10664:	e000      	b.n	10668 <prvAddNewTaskToReadyList+0x84>
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
   10666:	bf00      	nop
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
   10668:	f243 0388 	movw	r3, #12424	; 0x3088
   1066c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10670:	681b      	ldr	r3, [r3, #0]
   10672:	f103 0201 	add.w	r2, r3, #1
   10676:	f243 0388 	movw	r3, #12424	; 0x3088
   1067a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1067e:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
   10680:	f243 0388 	movw	r3, #12424	; 0x3088
   10684:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10688:	681a      	ldr	r2, [r3, #0]
   1068a:	687b      	ldr	r3, [r7, #4]
   1068c:	641a      	str	r2, [r3, #64]	; 0x40
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
   1068e:	687b      	ldr	r3, [r7, #4]
   10690:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10692:	f04f 0201 	mov.w	r2, #1
   10696:	fa02 f203 	lsl.w	r2, r2, r3
   1069a:	f243 0374 	movw	r3, #12404	; 0x3074
   1069e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   106a2:	681b      	ldr	r3, [r3, #0]
   106a4:	ea42 0203 	orr.w	r2, r2, r3
   106a8:	f243 0374 	movw	r3, #12404	; 0x3074
   106ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
   106b0:	601a      	str	r2, [r3, #0]
   106b2:	687b      	ldr	r3, [r7, #4]
   106b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   106b6:	4613      	mov	r3, r2
   106b8:	ea4f 0383 	mov.w	r3, r3, lsl #2
   106bc:	4413      	add	r3, r2
   106be:	ea4f 0383 	mov.w	r3, r3, lsl #2
   106c2:	461a      	mov	r2, r3
   106c4:	f642 7398 	movw	r3, #12184	; 0x2f98
   106c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   106cc:	441a      	add	r2, r3
   106ce:	687b      	ldr	r3, [r7, #4]
   106d0:	f103 0304 	add.w	r3, r3, #4
   106d4:	4610      	mov	r0, r2
   106d6:	4619      	mov	r1, r3
   106d8:	f7fe fbbe 	bl	ee58 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
   106dc:	f003 fc94 	bl	14008 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
   106e0:	f243 0378 	movw	r3, #12408	; 0x3078
   106e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   106e8:	681b      	ldr	r3, [r3, #0]
   106ea:	2b00      	cmp	r3, #0
   106ec:	d014      	beq.n	10718 <prvAddNewTaskToReadyList+0x134>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
   106ee:	f642 7394 	movw	r3, #12180	; 0x2f94
   106f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   106f6:	681b      	ldr	r3, [r3, #0]
   106f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   106fa:	687b      	ldr	r3, [r7, #4]
   106fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   106fe:	429a      	cmp	r2, r3
   10700:	d20a      	bcs.n	10718 <prvAddNewTaskToReadyList+0x134>
		{
			taskYIELD_IF_USING_PREEMPTION();
   10702:	f64e 5304 	movw	r3, #60676	; 0xed04
   10706:	f2ce 0300 	movt	r3, #57344	; 0xe000
   1070a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   1070e:	601a      	str	r2, [r3, #0]
   10710:	f3bf 8f4f 	dsb	sy
   10714:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
   10718:	f107 0708 	add.w	r7, r7, #8
   1071c:	46bd      	mov	sp, r7
   1071e:	bd80      	pop	{r7, pc}

00010720 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
   10720:	b580      	push	{r7, lr}
   10722:	b084      	sub	sp, #16
   10724:	af00      	add	r7, sp, #0
   10726:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
   10728:	f003 fc36 	bl	13f98 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
   1072c:	687b      	ldr	r3, [r7, #4]
   1072e:	2b00      	cmp	r3, #0
   10730:	d105      	bne.n	1073e <vTaskDelete+0x1e>
   10732:	f642 7394 	movw	r3, #12180	; 0x2f94
   10736:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1073a:	681b      	ldr	r3, [r3, #0]
   1073c:	e000      	b.n	10740 <vTaskDelete+0x20>
   1073e:	687b      	ldr	r3, [r7, #4]
   10740:	60bb      	str	r3, [r7, #8]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   10742:	68bb      	ldr	r3, [r7, #8]
   10744:	f103 0304 	add.w	r3, r3, #4
   10748:	4618      	mov	r0, r3
   1074a:	f7fe fbe3 	bl	ef14 <uxListRemove>
   1074e:	4603      	mov	r3, r0
   10750:	2b00      	cmp	r3, #0
   10752:	d124      	bne.n	1079e <vTaskDelete+0x7e>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   10754:	68bb      	ldr	r3, [r7, #8]
   10756:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   10758:	4613      	mov	r3, r2
   1075a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1075e:	4413      	add	r3, r2
   10760:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10764:	461a      	mov	r2, r3
   10766:	f642 7398 	movw	r3, #12184	; 0x2f98
   1076a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1076e:	4413      	add	r3, r2
   10770:	681b      	ldr	r3, [r3, #0]
   10772:	2b00      	cmp	r3, #0
   10774:	d113      	bne.n	1079e <vTaskDelete+0x7e>
   10776:	68bb      	ldr	r3, [r7, #8]
   10778:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1077a:	f04f 0201 	mov.w	r2, #1
   1077e:	fa02 f303 	lsl.w	r3, r2, r3
   10782:	ea6f 0203 	mvn.w	r2, r3
   10786:	f243 0374 	movw	r3, #12404	; 0x3074
   1078a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1078e:	681b      	ldr	r3, [r3, #0]
   10790:	ea02 0203 	and.w	r2, r2, r3
   10794:	f243 0374 	movw	r3, #12404	; 0x3074
   10798:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1079c:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   1079e:	68bb      	ldr	r3, [r7, #8]
   107a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   107a2:	2b00      	cmp	r3, #0
   107a4:	d005      	beq.n	107b2 <vTaskDelete+0x92>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   107a6:	68bb      	ldr	r3, [r7, #8]
   107a8:	f103 0318 	add.w	r3, r3, #24
   107ac:	4618      	mov	r0, r3
   107ae:	f7fe fbb1 	bl	ef14 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
   107b2:	f243 0388 	movw	r3, #12424	; 0x3088
   107b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   107ba:	681b      	ldr	r3, [r3, #0]
   107bc:	f103 0201 	add.w	r2, r3, #1
   107c0:	f243 0388 	movw	r3, #12424	; 0x3088
   107c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   107c8:	601a      	str	r2, [r3, #0]

			if( pxTCB == pxCurrentTCB )
   107ca:	f642 7394 	movw	r3, #12180	; 0x2f94
   107ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
   107d2:	681b      	ldr	r3, [r3, #0]
   107d4:	68ba      	ldr	r2, [r7, #8]
   107d6:	429a      	cmp	r2, r3
   107d8:	d116      	bne.n	10808 <vTaskDelete+0xe8>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
   107da:	68bb      	ldr	r3, [r7, #8]
   107dc:	f103 0304 	add.w	r3, r3, #4
   107e0:	f243 0040 	movw	r0, #12352	; 0x3040
   107e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
   107e8:	4619      	mov	r1, r3
   107ea:	f7fe fb35 	bl	ee58 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
   107ee:	f243 0354 	movw	r3, #12372	; 0x3054
   107f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   107f6:	681b      	ldr	r3, [r3, #0]
   107f8:	f103 0201 	add.w	r2, r3, #1
   107fc:	f243 0354 	movw	r3, #12372	; 0x3054
   10800:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10804:	601a      	str	r2, [r3, #0]
   10806:	e010      	b.n	1082a <vTaskDelete+0x10a>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
   10808:	f243 036c 	movw	r3, #12396	; 0x306c
   1080c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10810:	681b      	ldr	r3, [r3, #0]
   10812:	f103 32ff 	add.w	r2, r3, #4294967295
   10816:	f243 036c 	movw	r3, #12396	; 0x306c
   1081a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1081e:	601a      	str	r2, [r3, #0]
				prvDeleteTCB( pxTCB );
   10820:	68b8      	ldr	r0, [r7, #8]
   10822:	f001 fc85 	bl	12130 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
   10826:	f001 fc93 	bl	12150 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
   1082a:	f003 fbed 	bl	14008 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
   1082e:	f243 0378 	movw	r3, #12408	; 0x3078
   10832:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10836:	681b      	ldr	r3, [r3, #0]
   10838:	2b00      	cmp	r3, #0
   1083a:	d023      	beq.n	10884 <vTaskDelete+0x164>
		{
			if( pxTCB == pxCurrentTCB )
   1083c:	f642 7394 	movw	r3, #12180	; 0x2f94
   10840:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10844:	681b      	ldr	r3, [r3, #0]
   10846:	68ba      	ldr	r2, [r7, #8]
   10848:	429a      	cmp	r2, r3
   1084a:	d11b      	bne.n	10884 <vTaskDelete+0x164>
			{
				configASSERT( uxSchedulerSuspended == 0 );
   1084c:	f243 0394 	movw	r3, #12436	; 0x3094
   10850:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10854:	681b      	ldr	r3, [r3, #0]
   10856:	2b00      	cmp	r3, #0
   10858:	d009      	beq.n	1086e <vTaskDelete+0x14e>
   1085a:	f04f 0328 	mov.w	r3, #40	; 0x28
   1085e:	f383 8811 	msr	BASEPRI, r3
   10862:	f3bf 8f6f 	isb	sy
   10866:	f3bf 8f4f 	dsb	sy
   1086a:	60fb      	str	r3, [r7, #12]
   1086c:	e7fe      	b.n	1086c <vTaskDelete+0x14c>
				portYIELD_WITHIN_API();
   1086e:	f64e 5304 	movw	r3, #60676	; 0xed04
   10872:	f2ce 0300 	movt	r3, #57344	; 0xe000
   10876:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   1087a:	601a      	str	r2, [r3, #0]
   1087c:	f3bf 8f4f 	dsb	sy
   10880:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
   10884:	f107 0710 	add.w	r7, r7, #16
   10888:	46bd      	mov	sp, r7
   1088a:	bd80      	pop	{r7, pc}

0001088c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
   1088c:	b580      	push	{r7, lr}
   1088e:	b08a      	sub	sp, #40	; 0x28
   10890:	af00      	add	r7, sp, #0
   10892:	6078      	str	r0, [r7, #4]
   10894:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
   10896:	f04f 0300 	mov.w	r3, #0
   1089a:	617b      	str	r3, [r7, #20]

		configASSERT( pxPreviousWakeTime );
   1089c:	687b      	ldr	r3, [r7, #4]
   1089e:	2b00      	cmp	r3, #0
   108a0:	d109      	bne.n	108b6 <vTaskDelayUntil+0x2a>
   108a2:	f04f 0328 	mov.w	r3, #40	; 0x28
   108a6:	f383 8811 	msr	BASEPRI, r3
   108aa:	f3bf 8f6f 	isb	sy
   108ae:	f3bf 8f4f 	dsb	sy
   108b2:	61fb      	str	r3, [r7, #28]
   108b4:	e7fe      	b.n	108b4 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
   108b6:	683b      	ldr	r3, [r7, #0]
   108b8:	2b00      	cmp	r3, #0
   108ba:	d109      	bne.n	108d0 <vTaskDelayUntil+0x44>
   108bc:	f04f 0328 	mov.w	r3, #40	; 0x28
   108c0:	f383 8811 	msr	BASEPRI, r3
   108c4:	f3bf 8f6f 	isb	sy
   108c8:	f3bf 8f4f 	dsb	sy
   108cc:	623b      	str	r3, [r7, #32]
   108ce:	e7fe      	b.n	108ce <vTaskDelayUntil+0x42>
		configASSERT( uxSchedulerSuspended == 0 );
   108d0:	f243 0394 	movw	r3, #12436	; 0x3094
   108d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   108d8:	681b      	ldr	r3, [r3, #0]
   108da:	2b00      	cmp	r3, #0
   108dc:	d009      	beq.n	108f2 <vTaskDelayUntil+0x66>
   108de:	f04f 0328 	mov.w	r3, #40	; 0x28
   108e2:	f383 8811 	msr	BASEPRI, r3
   108e6:	f3bf 8f6f 	isb	sy
   108ea:	f3bf 8f4f 	dsb	sy
   108ee:	627b      	str	r3, [r7, #36]	; 0x24
   108f0:	e7fe      	b.n	108f0 <vTaskDelayUntil+0x64>

		vTaskSuspendAll();
   108f2:	f000 fc6d 	bl	111d0 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
   108f6:	f243 0370 	movw	r3, #12400	; 0x3070
   108fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   108fe:	681b      	ldr	r3, [r3, #0]
   10900:	61bb      	str	r3, [r7, #24]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
   10902:	687b      	ldr	r3, [r7, #4]
   10904:	681a      	ldr	r2, [r3, #0]
   10906:	683b      	ldr	r3, [r7, #0]
   10908:	4413      	add	r3, r2
   1090a:	60fb      	str	r3, [r7, #12]

			if( xConstTickCount < *pxPreviousWakeTime )
   1090c:	687b      	ldr	r3, [r7, #4]
   1090e:	681a      	ldr	r2, [r3, #0]
   10910:	69bb      	ldr	r3, [r7, #24]
   10912:	429a      	cmp	r2, r3
   10914:	d90c      	bls.n	10930 <vTaskDelayUntil+0xa4>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
   10916:	687b      	ldr	r3, [r7, #4]
   10918:	681a      	ldr	r2, [r3, #0]
   1091a:	68fb      	ldr	r3, [r7, #12]
   1091c:	429a      	cmp	r2, r3
   1091e:	d914      	bls.n	1094a <vTaskDelayUntil+0xbe>
   10920:	68fa      	ldr	r2, [r7, #12]
   10922:	69bb      	ldr	r3, [r7, #24]
   10924:	429a      	cmp	r2, r3
   10926:	d912      	bls.n	1094e <vTaskDelayUntil+0xc2>
				{
					xShouldDelay = pdTRUE;
   10928:	f04f 0301 	mov.w	r3, #1
   1092c:	617b      	str	r3, [r7, #20]
   1092e:	e00f      	b.n	10950 <vTaskDelayUntil+0xc4>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
   10930:	687b      	ldr	r3, [r7, #4]
   10932:	681a      	ldr	r2, [r3, #0]
   10934:	68fb      	ldr	r3, [r7, #12]
   10936:	429a      	cmp	r2, r3
   10938:	d803      	bhi.n	10942 <vTaskDelayUntil+0xb6>
   1093a:	68fa      	ldr	r2, [r7, #12]
   1093c:	69bb      	ldr	r3, [r7, #24]
   1093e:	429a      	cmp	r2, r3
   10940:	d906      	bls.n	10950 <vTaskDelayUntil+0xc4>
				{
					xShouldDelay = pdTRUE;
   10942:	f04f 0301 	mov.w	r3, #1
   10946:	617b      	str	r3, [r7, #20]
   10948:	e002      	b.n	10950 <vTaskDelayUntil+0xc4>
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
				{
					xShouldDelay = pdTRUE;
   1094a:	bf00      	nop
   1094c:	e000      	b.n	10950 <vTaskDelayUntil+0xc4>
   1094e:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   10950:	687b      	ldr	r3, [r7, #4]
   10952:	68fa      	ldr	r2, [r7, #12]
   10954:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
   10956:	697b      	ldr	r3, [r7, #20]
   10958:	2b00      	cmp	r3, #0
   1095a:	d008      	beq.n	1096e <vTaskDelayUntil+0xe2>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
   1095c:	68fa      	ldr	r2, [r7, #12]
   1095e:	69bb      	ldr	r3, [r7, #24]
   10960:	ebc3 0302 	rsb	r3, r3, r2
   10964:	4618      	mov	r0, r3
   10966:	f04f 0100 	mov.w	r1, #0
   1096a:	f002 fb7b 	bl	13064 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
   1096e:	f000 fc41 	bl	111f4 <xTaskResumeAll>
   10972:	4603      	mov	r3, r0
   10974:	613b      	str	r3, [r7, #16]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   10976:	693b      	ldr	r3, [r7, #16]
   10978:	2b00      	cmp	r3, #0
   1097a:	d10a      	bne.n	10992 <vTaskDelayUntil+0x106>
		{
			portYIELD_WITHIN_API();
   1097c:	f64e 5304 	movw	r3, #60676	; 0xed04
   10980:	f2ce 0300 	movt	r3, #57344	; 0xe000
   10984:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   10988:	601a      	str	r2, [r3, #0]
   1098a:	f3bf 8f4f 	dsb	sy
   1098e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   10992:	f107 0728 	add.w	r7, r7, #40	; 0x28
   10996:	46bd      	mov	sp, r7
   10998:	bd80      	pop	{r7, pc}
   1099a:	bf00      	nop

0001099c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
   1099c:	b580      	push	{r7, lr}
   1099e:	b084      	sub	sp, #16
   109a0:	af00      	add	r7, sp, #0
   109a2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
   109a4:	f04f 0300 	mov.w	r3, #0
   109a8:	60bb      	str	r3, [r7, #8]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
   109aa:	687b      	ldr	r3, [r7, #4]
   109ac:	2b00      	cmp	r3, #0
   109ae:	d01b      	beq.n	109e8 <vTaskDelay+0x4c>
		{
			configASSERT( uxSchedulerSuspended == 0 );
   109b0:	f243 0394 	movw	r3, #12436	; 0x3094
   109b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   109b8:	681b      	ldr	r3, [r3, #0]
   109ba:	2b00      	cmp	r3, #0
   109bc:	d009      	beq.n	109d2 <vTaskDelay+0x36>
   109be:	f04f 0328 	mov.w	r3, #40	; 0x28
   109c2:	f383 8811 	msr	BASEPRI, r3
   109c6:	f3bf 8f6f 	isb	sy
   109ca:	f3bf 8f4f 	dsb	sy
   109ce:	60fb      	str	r3, [r7, #12]
   109d0:	e7fe      	b.n	109d0 <vTaskDelay+0x34>
			vTaskSuspendAll();
   109d2:	f000 fbfd 	bl	111d0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
   109d6:	6878      	ldr	r0, [r7, #4]
   109d8:	f04f 0100 	mov.w	r1, #0
   109dc:	f002 fb42 	bl	13064 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
   109e0:	f000 fc08 	bl	111f4 <xTaskResumeAll>
   109e4:	4603      	mov	r3, r0
   109e6:	60bb      	str	r3, [r7, #8]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   109e8:	68bb      	ldr	r3, [r7, #8]
   109ea:	2b00      	cmp	r3, #0
   109ec:	d10a      	bne.n	10a04 <vTaskDelay+0x68>
		{
			portYIELD_WITHIN_API();
   109ee:	f64e 5304 	movw	r3, #60676	; 0xed04
   109f2:	f2ce 0300 	movt	r3, #57344	; 0xe000
   109f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   109fa:	601a      	str	r2, [r3, #0]
   109fc:	f3bf 8f4f 	dsb	sy
   10a00:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   10a04:	f107 0710 	add.w	r7, r7, #16
   10a08:	46bd      	mov	sp, r7
   10a0a:	bd80      	pop	{r7, pc}

00010a0c <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
   10a0c:	b580      	push	{r7, lr}
   10a0e:	b088      	sub	sp, #32
   10a10:	af00      	add	r7, sp, #0
   10a12:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
   10a14:	687b      	ldr	r3, [r7, #4]
   10a16:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
   10a18:	69bb      	ldr	r3, [r7, #24]
   10a1a:	2b00      	cmp	r3, #0
   10a1c:	d109      	bne.n	10a32 <eTaskGetState+0x26>
   10a1e:	f04f 0328 	mov.w	r3, #40	; 0x28
   10a22:	f383 8811 	msr	BASEPRI, r3
   10a26:	f3bf 8f6f 	isb	sy
   10a2a:	f3bf 8f4f 	dsb	sy
   10a2e:	61fb      	str	r3, [r7, #28]
   10a30:	e7fe      	b.n	10a30 <eTaskGetState+0x24>

		if( pxTCB == pxCurrentTCB )
   10a32:	f642 7394 	movw	r3, #12180	; 0x2f94
   10a36:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10a3a:	681b      	ldr	r3, [r3, #0]
   10a3c:	69ba      	ldr	r2, [r7, #24]
   10a3e:	429a      	cmp	r2, r3
   10a40:	d103      	bne.n	10a4a <eTaskGetState+0x3e>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
   10a42:	f04f 0300 	mov.w	r3, #0
   10a46:	72fb      	strb	r3, [r7, #11]
   10a48:	e04c      	b.n	10ae4 <eTaskGetState+0xd8>
		}
		else
		{
			taskENTER_CRITICAL();
   10a4a:	f003 faa5 	bl	13f98 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
   10a4e:	69bb      	ldr	r3, [r7, #24]
   10a50:	695b      	ldr	r3, [r3, #20]
   10a52:	60fb      	str	r3, [r7, #12]
				pxDelayedList = pxDelayedTaskList;
   10a54:	f243 0324 	movw	r3, #12324	; 0x3024
   10a58:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10a5c:	681b      	ldr	r3, [r3, #0]
   10a5e:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
   10a60:	f243 0328 	movw	r3, #12328	; 0x3028
   10a64:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10a68:	681b      	ldr	r3, [r3, #0]
   10a6a:	617b      	str	r3, [r7, #20]
			}
			taskEXIT_CRITICAL();
   10a6c:	f003 facc 	bl	14008 <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
   10a70:	68fa      	ldr	r2, [r7, #12]
   10a72:	693b      	ldr	r3, [r7, #16]
   10a74:	429a      	cmp	r2, r3
   10a76:	d003      	beq.n	10a80 <eTaskGetState+0x74>
   10a78:	68fa      	ldr	r2, [r7, #12]
   10a7a:	697b      	ldr	r3, [r7, #20]
   10a7c:	429a      	cmp	r2, r3
   10a7e:	d103      	bne.n	10a88 <eTaskGetState+0x7c>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
   10a80:	f04f 0302 	mov.w	r3, #2
   10a84:	72fb      	strb	r3, [r7, #11]
				pxDelayedList = pxDelayedTaskList;
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
			}
			taskEXIT_CRITICAL();

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
   10a86:	e02d      	b.n	10ae4 <eTaskGetState+0xd8>
				lists. */
				eReturn = eBlocked;
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
   10a88:	68fa      	ldr	r2, [r7, #12]
   10a8a:	f243 0358 	movw	r3, #12376	; 0x3058
   10a8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10a92:	429a      	cmp	r2, r3
   10a94:	d115      	bne.n	10ac2 <eTaskGetState+0xb6>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
   10a96:	69bb      	ldr	r3, [r7, #24]
   10a98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10a9a:	2b00      	cmp	r3, #0
   10a9c:	d10d      	bne.n	10aba <eTaskGetState+0xae>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
   10a9e:	69bb      	ldr	r3, [r7, #24]
   10aa0:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   10aa4:	b2db      	uxtb	r3, r3
   10aa6:	2b01      	cmp	r3, #1
   10aa8:	d103      	bne.n	10ab2 <eTaskGetState+0xa6>
							{
								eReturn = eBlocked;
   10aaa:	f04f 0302 	mov.w	r3, #2
   10aae:	72fb      	strb	r3, [r7, #11]
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
   10ab0:	e018      	b.n	10ae4 <eTaskGetState+0xd8>
							{
								eReturn = eBlocked;
							}
							else
							{
								eReturn = eSuspended;
   10ab2:	f04f 0303 	mov.w	r3, #3
   10ab6:	72fb      	strb	r3, [r7, #11]
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
   10ab8:	e014      	b.n	10ae4 <eTaskGetState+0xd8>
   10aba:	f04f 0302 	mov.w	r3, #2
   10abe:	72fb      	strb	r3, [r7, #11]
   10ac0:	e010      	b.n	10ae4 <eTaskGetState+0xd8>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
   10ac2:	68fa      	ldr	r2, [r7, #12]
   10ac4:	f243 0340 	movw	r3, #12352	; 0x3040
   10ac8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10acc:	429a      	cmp	r2, r3
   10ace:	d002      	beq.n	10ad6 <eTaskGetState+0xca>
   10ad0:	68fb      	ldr	r3, [r7, #12]
   10ad2:	2b00      	cmp	r3, #0
   10ad4:	d103      	bne.n	10ade <eTaskGetState+0xd2>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
   10ad6:	f04f 0304 	mov.w	r3, #4
   10ada:	72fb      	strb	r3, [r7, #11]
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
   10adc:	e002      	b.n	10ae4 <eTaskGetState+0xd8>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
   10ade:	f04f 0301 	mov.w	r3, #1
   10ae2:	72fb      	strb	r3, [r7, #11]
			}
		}

		return eReturn;
   10ae4:	7afb      	ldrb	r3, [r7, #11]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
   10ae6:	4618      	mov	r0, r3
   10ae8:	f107 0720 	add.w	r7, r7, #32
   10aec:	46bd      	mov	sp, r7
   10aee:	bd80      	pop	{r7, pc}

00010af0 <uxTaskPriorityGet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	UBaseType_t uxTaskPriorityGet( const TaskHandle_t xTask )
	{
   10af0:	b580      	push	{r7, lr}
   10af2:	b084      	sub	sp, #16
   10af4:	af00      	add	r7, sp, #0
   10af6:	6078      	str	r0, [r7, #4]
	TCB_t const *pxTCB;
	UBaseType_t uxReturn;

		taskENTER_CRITICAL();
   10af8:	f003 fa4e 	bl	13f98 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the task
			that called uxTaskPriorityGet() that is being queried. */
			pxTCB = prvGetTCBFromHandle( xTask );
   10afc:	687b      	ldr	r3, [r7, #4]
   10afe:	2b00      	cmp	r3, #0
   10b00:	d105      	bne.n	10b0e <uxTaskPriorityGet+0x1e>
   10b02:	f642 7394 	movw	r3, #12180	; 0x2f94
   10b06:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10b0a:	681b      	ldr	r3, [r3, #0]
   10b0c:	e000      	b.n	10b10 <uxTaskPriorityGet+0x20>
   10b0e:	687b      	ldr	r3, [r7, #4]
   10b10:	60bb      	str	r3, [r7, #8]
			uxReturn = pxTCB->uxPriority;
   10b12:	68bb      	ldr	r3, [r7, #8]
   10b14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10b16:	60fb      	str	r3, [r7, #12]
		}
		taskEXIT_CRITICAL();
   10b18:	f003 fa76 	bl	14008 <vPortExitCritical>

		return uxReturn;
   10b1c:	68fb      	ldr	r3, [r7, #12]
	}
   10b1e:	4618      	mov	r0, r3
   10b20:	f107 0710 	add.w	r7, r7, #16
   10b24:	46bd      	mov	sp, r7
   10b26:	bd80      	pop	{r7, pc}

00010b28 <uxTaskPriorityGetFromISR>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	UBaseType_t uxTaskPriorityGetFromISR( const TaskHandle_t xTask )
	{
   10b28:	b580      	push	{r7, lr}
   10b2a:	b088      	sub	sp, #32
   10b2c:	af00      	add	r7, sp, #0
   10b2e:	6078      	str	r0, [r7, #4]
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		https://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   10b30:	f003 fb16 	bl	14160 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   10b34:	f3ef 8211 	mrs	r2, BASEPRI
   10b38:	f04f 0328 	mov.w	r3, #40	; 0x28
   10b3c:	f383 8811 	msr	BASEPRI, r3
   10b40:	f3bf 8f6f 	isb	sy
   10b44:	f3bf 8f4f 	dsb	sy
   10b48:	61ba      	str	r2, [r7, #24]
   10b4a:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   10b4c:	69bb      	ldr	r3, [r7, #24]

		uxSavedInterruptState = portSET_INTERRUPT_MASK_FROM_ISR();
   10b4e:	613b      	str	r3, [r7, #16]
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being queried. */
			pxTCB = prvGetTCBFromHandle( xTask );
   10b50:	687b      	ldr	r3, [r7, #4]
   10b52:	2b00      	cmp	r3, #0
   10b54:	d105      	bne.n	10b62 <uxTaskPriorityGetFromISR+0x3a>
   10b56:	f642 7394 	movw	r3, #12180	; 0x2f94
   10b5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10b5e:	681b      	ldr	r3, [r3, #0]
   10b60:	e000      	b.n	10b64 <uxTaskPriorityGetFromISR+0x3c>
   10b62:	687b      	ldr	r3, [r7, #4]
   10b64:	60bb      	str	r3, [r7, #8]
			uxReturn = pxTCB->uxPriority;
   10b66:	68bb      	ldr	r3, [r7, #8]
   10b68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10b6a:	60fb      	str	r3, [r7, #12]
   10b6c:	693b      	ldr	r3, [r7, #16]
   10b6e:	61fb      	str	r3, [r7, #28]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   10b70:	69fb      	ldr	r3, [r7, #28]
   10b72:	f383 8811 	msr	BASEPRI, r3
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptState );

		return uxReturn;
   10b76:	68fb      	ldr	r3, [r7, #12]
	}
   10b78:	4618      	mov	r0, r3
   10b7a:	f107 0720 	add.w	r7, r7, #32
   10b7e:	46bd      	mov	sp, r7
   10b80:	bd80      	pop	{r7, pc}
   10b82:	bf00      	nop

00010b84 <vTaskPrioritySet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskPrioritySet == 1 )

	void vTaskPrioritySet( TaskHandle_t xTask, UBaseType_t uxNewPriority )
	{
   10b84:	b580      	push	{r7, lr}
   10b86:	b088      	sub	sp, #32
   10b88:	af00      	add	r7, sp, #0
   10b8a:	6078      	str	r0, [r7, #4]
   10b8c:	6039      	str	r1, [r7, #0]
	TCB_t *pxTCB;
	UBaseType_t uxCurrentBasePriority, uxPriorityUsedOnEntry;
	BaseType_t xYieldRequired = pdFALSE;
   10b8e:	f04f 0300 	mov.w	r3, #0
   10b92:	61bb      	str	r3, [r7, #24]

		configASSERT( ( uxNewPriority < configMAX_PRIORITIES ) );
   10b94:	683b      	ldr	r3, [r7, #0]
   10b96:	2b04      	cmp	r3, #4
   10b98:	d909      	bls.n	10bae <vTaskPrioritySet+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   10b9a:	f04f 0328 	mov.w	r3, #40	; 0x28
   10b9e:	f383 8811 	msr	BASEPRI, r3
   10ba2:	f3bf 8f6f 	isb	sy
   10ba6:	f3bf 8f4f 	dsb	sy
   10baa:	61fb      	str	r3, [r7, #28]
   10bac:	e7fe      	b.n	10bac <vTaskPrioritySet+0x28>

		/* Ensure the new priority is valid. */
		if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
   10bae:	683b      	ldr	r3, [r7, #0]
   10bb0:	2b04      	cmp	r3, #4
   10bb2:	d902      	bls.n	10bba <vTaskPrioritySet+0x36>
		{
			uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
   10bb4:	f04f 0304 	mov.w	r3, #4
   10bb8:	603b      	str	r3, [r7, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		taskENTER_CRITICAL();
   10bba:	f003 f9ed 	bl	13f98 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being changed. */
			pxTCB = prvGetTCBFromHandle( xTask );
   10bbe:	687b      	ldr	r3, [r7, #4]
   10bc0:	2b00      	cmp	r3, #0
   10bc2:	d105      	bne.n	10bd0 <vTaskPrioritySet+0x4c>
   10bc4:	f642 7394 	movw	r3, #12180	; 0x2f94
   10bc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10bcc:	681b      	ldr	r3, [r3, #0]
   10bce:	e000      	b.n	10bd2 <vTaskPrioritySet+0x4e>
   10bd0:	687b      	ldr	r3, [r7, #4]
   10bd2:	60fb      	str	r3, [r7, #12]

			traceTASK_PRIORITY_SET( pxTCB, uxNewPriority );

			#if ( configUSE_MUTEXES == 1 )
			{
				uxCurrentBasePriority = pxTCB->uxBasePriority;
   10bd4:	68fb      	ldr	r3, [r7, #12]
   10bd6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   10bd8:	613b      	str	r3, [r7, #16]
			{
				uxCurrentBasePriority = pxTCB->uxPriority;
			}
			#endif

			if( uxCurrentBasePriority != uxNewPriority )
   10bda:	693a      	ldr	r2, [r7, #16]
   10bdc:	683b      	ldr	r3, [r7, #0]
   10bde:	429a      	cmp	r2, r3
   10be0:	f000 80a2 	beq.w	10d28 <vTaskPrioritySet+0x1a4>
			{
				/* The priority change may have readied a task of higher
				priority than the calling task. */
				if( uxNewPriority > uxCurrentBasePriority )
   10be4:	683a      	ldr	r2, [r7, #0]
   10be6:	693b      	ldr	r3, [r7, #16]
   10be8:	429a      	cmp	r2, r3
   10bea:	d914      	bls.n	10c16 <vTaskPrioritySet+0x92>
				{
					if( pxTCB != pxCurrentTCB )
   10bec:	f642 7394 	movw	r3, #12180	; 0x2f94
   10bf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10bf4:	681b      	ldr	r3, [r3, #0]
   10bf6:	68fa      	ldr	r2, [r7, #12]
   10bf8:	429a      	cmp	r2, r3
   10bfa:	d018      	beq.n	10c2e <vTaskPrioritySet+0xaa>
					{
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
   10bfc:	f642 7394 	movw	r3, #12180	; 0x2f94
   10c00:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10c04:	681b      	ldr	r3, [r3, #0]
   10c06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   10c08:	683b      	ldr	r3, [r7, #0]
   10c0a:	429a      	cmp	r2, r3
   10c0c:	d811      	bhi.n	10c32 <vTaskPrioritySet+0xae>
						{
							xYieldRequired = pdTRUE;
   10c0e:	f04f 0301 	mov.w	r3, #1
   10c12:	61bb      	str	r3, [r7, #24]
   10c14:	e00e      	b.n	10c34 <vTaskPrioritySet+0xb0>
						/* The priority of the running task is being raised,
						but the running task must already be the highest
						priority task able to run so no yield is required. */
					}
				}
				else if( pxTCB == pxCurrentTCB )
   10c16:	f642 7394 	movw	r3, #12180	; 0x2f94
   10c1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10c1e:	681b      	ldr	r3, [r3, #0]
   10c20:	68fa      	ldr	r2, [r7, #12]
   10c22:	429a      	cmp	r2, r3
   10c24:	d106      	bne.n	10c34 <vTaskPrioritySet+0xb0>
				{
					/* Setting the priority of the running task down means
					there may now be another task of higher priority that
					is ready to execute. */
					xYieldRequired = pdTRUE;
   10c26:	f04f 0301 	mov.w	r3, #1
   10c2a:	61bb      	str	r3, [r7, #24]
   10c2c:	e002      	b.n	10c34 <vTaskPrioritySet+0xb0>
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
						{
							xYieldRequired = pdTRUE;
   10c2e:	bf00      	nop
   10c30:	e000      	b.n	10c34 <vTaskPrioritySet+0xb0>
   10c32:	bf00      	nop
				}

				/* Remember the ready list the task might be referenced from
				before its uxPriority member is changed so the
				taskRESET_READY_PRIORITY() macro can function correctly. */
				uxPriorityUsedOnEntry = pxTCB->uxPriority;
   10c34:	68fb      	ldr	r3, [r7, #12]
   10c36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10c38:	617b      	str	r3, [r7, #20]

				#if ( configUSE_MUTEXES == 1 )
				{
					/* Only change the priority being used if the task is not
					currently using an inherited priority. */
					if( pxTCB->uxBasePriority == pxTCB->uxPriority )
   10c3a:	68fb      	ldr	r3, [r7, #12]
   10c3c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   10c3e:	68fb      	ldr	r3, [r7, #12]
   10c40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10c42:	429a      	cmp	r2, r3
   10c44:	d102      	bne.n	10c4c <vTaskPrioritySet+0xc8>
					{
						pxTCB->uxPriority = uxNewPriority;
   10c46:	68fb      	ldr	r3, [r7, #12]
   10c48:	683a      	ldr	r2, [r7, #0]
   10c4a:	62da      	str	r2, [r3, #44]	; 0x2c
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* The base priority gets set whatever. */
					pxTCB->uxBasePriority = uxNewPriority;
   10c4c:	68fb      	ldr	r3, [r7, #12]
   10c4e:	683a      	ldr	r2, [r7, #0]
   10c50:	649a      	str	r2, [r3, #72]	; 0x48
				}
				#endif

				/* Only reset the event list item value if the value is not
				being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
   10c52:	68fb      	ldr	r3, [r7, #12]
   10c54:	699b      	ldr	r3, [r3, #24]
   10c56:	2b00      	cmp	r3, #0
   10c58:	db04      	blt.n	10c64 <vTaskPrioritySet+0xe0>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   10c5a:	683b      	ldr	r3, [r7, #0]
   10c5c:	f1c3 0205 	rsb	r2, r3, #5
   10c60:	68fb      	ldr	r3, [r7, #12]
   10c62:	619a      	str	r2, [r3, #24]

				/* If the task is in the blocked or suspended list we need do
				nothing more than change its priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the list appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
   10c64:	68fb      	ldr	r3, [r7, #12]
   10c66:	6959      	ldr	r1, [r3, #20]
   10c68:	697a      	ldr	r2, [r7, #20]
   10c6a:	4613      	mov	r3, r2
   10c6c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10c70:	4413      	add	r3, r2
   10c72:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10c76:	461a      	mov	r2, r3
   10c78:	f642 7398 	movw	r3, #12184	; 0x2f98
   10c7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10c80:	4413      	add	r3, r2
   10c82:	4299      	cmp	r1, r3
   10c84:	d142      	bne.n	10d0c <vTaskPrioritySet+0x188>
				{
					/* The task is currently in its ready list - remove before
					adding it to it's new ready list.  As we are in a critical
					section we can do this even if the scheduler is suspended. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   10c86:	68fb      	ldr	r3, [r7, #12]
   10c88:	f103 0304 	add.w	r3, r3, #4
   10c8c:	4618      	mov	r0, r3
   10c8e:	f7fe f941 	bl	ef14 <uxListRemove>
   10c92:	4603      	mov	r3, r0
   10c94:	2b00      	cmp	r3, #0
   10c96:	d112      	bne.n	10cbe <vTaskPrioritySet+0x13a>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( uxPriorityUsedOnEntry, uxTopReadyPriority );
   10c98:	697b      	ldr	r3, [r7, #20]
   10c9a:	f04f 0201 	mov.w	r2, #1
   10c9e:	fa02 f303 	lsl.w	r3, r2, r3
   10ca2:	ea6f 0203 	mvn.w	r2, r3
   10ca6:	f243 0374 	movw	r3, #12404	; 0x3074
   10caa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10cae:	681b      	ldr	r3, [r3, #0]
   10cb0:	ea02 0203 	and.w	r2, r2, r3
   10cb4:	f243 0374 	movw	r3, #12404	; 0x3074
   10cb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10cbc:	601a      	str	r2, [r3, #0]
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					prvAddTaskToReadyList( pxTCB );
   10cbe:	68fb      	ldr	r3, [r7, #12]
   10cc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10cc2:	f04f 0201 	mov.w	r2, #1
   10cc6:	fa02 f203 	lsl.w	r2, r2, r3
   10cca:	f243 0374 	movw	r3, #12404	; 0x3074
   10cce:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10cd2:	681b      	ldr	r3, [r3, #0]
   10cd4:	ea42 0203 	orr.w	r2, r2, r3
   10cd8:	f243 0374 	movw	r3, #12404	; 0x3074
   10cdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10ce0:	601a      	str	r2, [r3, #0]
   10ce2:	68fb      	ldr	r3, [r7, #12]
   10ce4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   10ce6:	4613      	mov	r3, r2
   10ce8:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10cec:	4413      	add	r3, r2
   10cee:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10cf2:	461a      	mov	r2, r3
   10cf4:	f642 7398 	movw	r3, #12184	; 0x2f98
   10cf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10cfc:	441a      	add	r2, r3
   10cfe:	68fb      	ldr	r3, [r7, #12]
   10d00:	f103 0304 	add.w	r3, r3, #4
   10d04:	4610      	mov	r0, r2
   10d06:	4619      	mov	r1, r3
   10d08:	f7fe f8a6 	bl	ee58 <vListInsertEnd>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldRequired != pdFALSE )
   10d0c:	69bb      	ldr	r3, [r7, #24]
   10d0e:	2b00      	cmp	r3, #0
   10d10:	d00a      	beq.n	10d28 <vTaskPrioritySet+0x1a4>
				{
					taskYIELD_IF_USING_PREEMPTION();
   10d12:	f64e 5304 	movw	r3, #60676	; 0xed04
   10d16:	f2ce 0300 	movt	r3, #57344	; 0xe000
   10d1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   10d1e:	601a      	str	r2, [r3, #0]
   10d20:	f3bf 8f4f 	dsb	sy
   10d24:	f3bf 8f6f 	isb	sy
				/* Remove compiler warning about unused variables when the port
				optimised task selection is not being used. */
				( void ) uxPriorityUsedOnEntry;
			}
		}
		taskEXIT_CRITICAL();
   10d28:	f003 f96e 	bl	14008 <vPortExitCritical>
	}
   10d2c:	f107 0720 	add.w	r7, r7, #32
   10d30:	46bd      	mov	sp, r7
   10d32:	bd80      	pop	{r7, pc}

00010d34 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
   10d34:	b580      	push	{r7, lr}
   10d36:	b084      	sub	sp, #16
   10d38:	af00      	add	r7, sp, #0
   10d3a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
   10d3c:	f003 f92c 	bl	13f98 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
   10d40:	687b      	ldr	r3, [r7, #4]
   10d42:	2b00      	cmp	r3, #0
   10d44:	d105      	bne.n	10d52 <vTaskSuspend+0x1e>
   10d46:	f642 7394 	movw	r3, #12180	; 0x2f94
   10d4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10d4e:	681b      	ldr	r3, [r3, #0]
   10d50:	e000      	b.n	10d54 <vTaskSuspend+0x20>
   10d52:	687b      	ldr	r3, [r7, #4]
   10d54:	60bb      	str	r3, [r7, #8]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   10d56:	68bb      	ldr	r3, [r7, #8]
   10d58:	f103 0304 	add.w	r3, r3, #4
   10d5c:	4618      	mov	r0, r3
   10d5e:	f7fe f8d9 	bl	ef14 <uxListRemove>
   10d62:	4603      	mov	r3, r0
   10d64:	2b00      	cmp	r3, #0
   10d66:	d124      	bne.n	10db2 <vTaskSuspend+0x7e>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   10d68:	68bb      	ldr	r3, [r7, #8]
   10d6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   10d6c:	4613      	mov	r3, r2
   10d6e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10d72:	4413      	add	r3, r2
   10d74:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10d78:	461a      	mov	r2, r3
   10d7a:	f642 7398 	movw	r3, #12184	; 0x2f98
   10d7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10d82:	4413      	add	r3, r2
   10d84:	681b      	ldr	r3, [r3, #0]
   10d86:	2b00      	cmp	r3, #0
   10d88:	d113      	bne.n	10db2 <vTaskSuspend+0x7e>
   10d8a:	68bb      	ldr	r3, [r7, #8]
   10d8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10d8e:	f04f 0201 	mov.w	r2, #1
   10d92:	fa02 f303 	lsl.w	r3, r2, r3
   10d96:	ea6f 0203 	mvn.w	r2, r3
   10d9a:	f243 0374 	movw	r3, #12404	; 0x3074
   10d9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10da2:	681b      	ldr	r3, [r3, #0]
   10da4:	ea02 0203 	and.w	r2, r2, r3
   10da8:	f243 0374 	movw	r3, #12404	; 0x3074
   10dac:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10db0:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   10db2:	68bb      	ldr	r3, [r7, #8]
   10db4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10db6:	2b00      	cmp	r3, #0
   10db8:	d005      	beq.n	10dc6 <vTaskSuspend+0x92>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   10dba:	68bb      	ldr	r3, [r7, #8]
   10dbc:	f103 0318 	add.w	r3, r3, #24
   10dc0:	4618      	mov	r0, r3
   10dc2:	f7fe f8a7 	bl	ef14 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
   10dc6:	68bb      	ldr	r3, [r7, #8]
   10dc8:	f103 0304 	add.w	r3, r3, #4
   10dcc:	f243 0058 	movw	r0, #12376	; 0x3058
   10dd0:	f2c2 0000 	movt	r0, #8192	; 0x2000
   10dd4:	4619      	mov	r1, r3
   10dd6:	f7fe f83f 	bl	ee58 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
   10dda:	68bb      	ldr	r3, [r7, #8]
   10ddc:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   10de0:	b2db      	uxtb	r3, r3
   10de2:	2b01      	cmp	r3, #1
   10de4:	d104      	bne.n	10df0 <vTaskSuspend+0xbc>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   10de6:	68bb      	ldr	r3, [r7, #8]
   10de8:	f04f 0200 	mov.w	r2, #0
   10dec:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
   10df0:	f003 f90a 	bl	14008 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
   10df4:	f243 0378 	movw	r3, #12408	; 0x3078
   10df8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10dfc:	681b      	ldr	r3, [r3, #0]
   10dfe:	2b00      	cmp	r3, #0
   10e00:	d005      	beq.n	10e0e <vTaskSuspend+0xda>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
   10e02:	f003 f8c9 	bl	13f98 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
   10e06:	f001 f9a3 	bl	12150 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
   10e0a:	f003 f8fd 	bl	14008 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
   10e0e:	f642 7394 	movw	r3, #12180	; 0x2f94
   10e12:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10e16:	681b      	ldr	r3, [r3, #0]
   10e18:	68ba      	ldr	r2, [r7, #8]
   10e1a:	429a      	cmp	r2, r3
   10e1c:	d139      	bne.n	10e92 <vTaskSuspend+0x15e>
		{
			if( xSchedulerRunning != pdFALSE )
   10e1e:	f243 0378 	movw	r3, #12408	; 0x3078
   10e22:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10e26:	681b      	ldr	r3, [r3, #0]
   10e28:	2b00      	cmp	r3, #0
   10e2a:	d01c      	beq.n	10e66 <vTaskSuspend+0x132>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
   10e2c:	f243 0394 	movw	r3, #12436	; 0x3094
   10e30:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10e34:	681b      	ldr	r3, [r3, #0]
   10e36:	2b00      	cmp	r3, #0
   10e38:	d009      	beq.n	10e4e <vTaskSuspend+0x11a>
   10e3a:	f04f 0328 	mov.w	r3, #40	; 0x28
   10e3e:	f383 8811 	msr	BASEPRI, r3
   10e42:	f3bf 8f6f 	isb	sy
   10e46:	f3bf 8f4f 	dsb	sy
   10e4a:	60fb      	str	r3, [r7, #12]
   10e4c:	e7fe      	b.n	10e4c <vTaskSuspend+0x118>
				portYIELD_WITHIN_API();
   10e4e:	f64e 5304 	movw	r3, #60676	; 0xed04
   10e52:	f2ce 0300 	movt	r3, #57344	; 0xe000
   10e56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   10e5a:	601a      	str	r2, [r3, #0]
   10e5c:	f3bf 8f4f 	dsb	sy
   10e60:	f3bf 8f6f 	isb	sy
   10e64:	e015      	b.n	10e92 <vTaskSuspend+0x15e>
			else
			{
				/* The scheduler is not running, but the task that was pointed
				to by pxCurrentTCB has just been suspended and pxCurrentTCB
				must be adjusted to point to a different task. */
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
   10e66:	f243 0358 	movw	r3, #12376	; 0x3058
   10e6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10e6e:	681a      	ldr	r2, [r3, #0]
   10e70:	f243 036c 	movw	r3, #12396	; 0x306c
   10e74:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10e78:	681b      	ldr	r3, [r3, #0]
   10e7a:	429a      	cmp	r2, r3
   10e7c:	d107      	bne.n	10e8e <vTaskSuspend+0x15a>
				{
					/* No other tasks are ready, so set pxCurrentTCB back to
					NULL so when the next task is created pxCurrentTCB will
					be set to point to it no matter what its relative priority
					is. */
					pxCurrentTCB = NULL;
   10e7e:	f642 7394 	movw	r3, #12180	; 0x2f94
   10e82:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10e86:	f04f 0200 	mov.w	r2, #0
   10e8a:	601a      	str	r2, [r3, #0]
   10e8c:	e001      	b.n	10e92 <vTaskSuspend+0x15e>
				}
				else
				{
					vTaskSwitchContext();
   10e8e:	f000 fc89 	bl	117a4 <vTaskSwitchContext>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   10e92:	f107 0710 	add.w	r7, r7, #16
   10e96:	46bd      	mov	sp, r7
   10e98:	bd80      	pop	{r7, pc}
   10e9a:	bf00      	nop

00010e9c <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
   10e9c:	b480      	push	{r7}
   10e9e:	b087      	sub	sp, #28
   10ea0:	af00      	add	r7, sp, #0
   10ea2:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
   10ea4:	f04f 0300 	mov.w	r3, #0
   10ea8:	60fb      	str	r3, [r7, #12]
	const TCB_t * const pxTCB = xTask;
   10eaa:	687b      	ldr	r3, [r7, #4]
   10eac:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
   10eae:	687b      	ldr	r3, [r7, #4]
   10eb0:	2b00      	cmp	r3, #0
   10eb2:	d109      	bne.n	10ec8 <prvTaskIsTaskSuspended+0x2c>
   10eb4:	f04f 0328 	mov.w	r3, #40	; 0x28
   10eb8:	f383 8811 	msr	BASEPRI, r3
   10ebc:	f3bf 8f6f 	isb	sy
   10ec0:	f3bf 8f4f 	dsb	sy
   10ec4:	617b      	str	r3, [r7, #20]
   10ec6:	e7fe      	b.n	10ec6 <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
   10ec8:	693b      	ldr	r3, [r7, #16]
   10eca:	695a      	ldr	r2, [r3, #20]
   10ecc:	f243 0358 	movw	r3, #12376	; 0x3058
   10ed0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10ed4:	429a      	cmp	r2, r3
   10ed6:	d10e      	bne.n	10ef6 <prvTaskIsTaskSuspended+0x5a>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
   10ed8:	693b      	ldr	r3, [r7, #16]
   10eda:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   10edc:	f243 032c 	movw	r3, #12332	; 0x302c
   10ee0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10ee4:	429a      	cmp	r2, r3
   10ee6:	d006      	beq.n	10ef6 <prvTaskIsTaskSuspended+0x5a>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
   10ee8:	693b      	ldr	r3, [r7, #16]
   10eea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10eec:	2b00      	cmp	r3, #0
   10eee:	d102      	bne.n	10ef6 <prvTaskIsTaskSuspended+0x5a>
				{
					xReturn = pdTRUE;
   10ef0:	f04f 0301 	mov.w	r3, #1
   10ef4:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
   10ef6:	68fb      	ldr	r3, [r7, #12]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
   10ef8:	4618      	mov	r0, r3
   10efa:	f107 071c 	add.w	r7, r7, #28
   10efe:	46bd      	mov	sp, r7
   10f00:	bc80      	pop	{r7}
   10f02:	4770      	bx	lr

00010f04 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
   10f04:	b580      	push	{r7, lr}
   10f06:	b084      	sub	sp, #16
   10f08:	af00      	add	r7, sp, #0
   10f0a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
   10f0c:	687b      	ldr	r3, [r7, #4]
   10f0e:	60bb      	str	r3, [r7, #8]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
   10f10:	687b      	ldr	r3, [r7, #4]
   10f12:	2b00      	cmp	r3, #0
   10f14:	d109      	bne.n	10f2a <vTaskResume+0x26>
   10f16:	f04f 0328 	mov.w	r3, #40	; 0x28
   10f1a:	f383 8811 	msr	BASEPRI, r3
   10f1e:	f3bf 8f6f 	isb	sy
   10f22:	f3bf 8f4f 	dsb	sy
   10f26:	60fb      	str	r3, [r7, #12]
   10f28:	e7fe      	b.n	10f28 <vTaskResume+0x24>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
   10f2a:	f642 7394 	movw	r3, #12180	; 0x2f94
   10f2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10f32:	681b      	ldr	r3, [r3, #0]
   10f34:	68ba      	ldr	r2, [r7, #8]
   10f36:	429a      	cmp	r2, r3
   10f38:	d04e      	beq.n	10fd8 <vTaskResume+0xd4>
   10f3a:	68bb      	ldr	r3, [r7, #8]
   10f3c:	2b00      	cmp	r3, #0
   10f3e:	d04b      	beq.n	10fd8 <vTaskResume+0xd4>
		{
			taskENTER_CRITICAL();
   10f40:	f003 f82a 	bl	13f98 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
   10f44:	68b8      	ldr	r0, [r7, #8]
   10f46:	f7ff ffa9 	bl	10e9c <prvTaskIsTaskSuspended>
   10f4a:	4603      	mov	r3, r0
   10f4c:	2b00      	cmp	r3, #0
   10f4e:	d041      	beq.n	10fd4 <vTaskResume+0xd0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
   10f50:	68bb      	ldr	r3, [r7, #8]
   10f52:	f103 0304 	add.w	r3, r3, #4
   10f56:	4618      	mov	r0, r3
   10f58:	f7fd ffdc 	bl	ef14 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   10f5c:	68bb      	ldr	r3, [r7, #8]
   10f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10f60:	f04f 0201 	mov.w	r2, #1
   10f64:	fa02 f203 	lsl.w	r2, r2, r3
   10f68:	f243 0374 	movw	r3, #12404	; 0x3074
   10f6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10f70:	681b      	ldr	r3, [r3, #0]
   10f72:	ea42 0203 	orr.w	r2, r2, r3
   10f76:	f243 0374 	movw	r3, #12404	; 0x3074
   10f7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10f7e:	601a      	str	r2, [r3, #0]
   10f80:	68bb      	ldr	r3, [r7, #8]
   10f82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   10f84:	4613      	mov	r3, r2
   10f86:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10f8a:	4413      	add	r3, r2
   10f8c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10f90:	461a      	mov	r2, r3
   10f92:	f642 7398 	movw	r3, #12184	; 0x2f98
   10f96:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10f9a:	441a      	add	r2, r3
   10f9c:	68bb      	ldr	r3, [r7, #8]
   10f9e:	f103 0304 	add.w	r3, r3, #4
   10fa2:	4610      	mov	r0, r2
   10fa4:	4619      	mov	r1, r3
   10fa6:	f7fd ff57 	bl	ee58 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   10faa:	68bb      	ldr	r3, [r7, #8]
   10fac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   10fae:	f642 7394 	movw	r3, #12180	; 0x2f94
   10fb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10fb6:	681b      	ldr	r3, [r3, #0]
   10fb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10fba:	429a      	cmp	r2, r3
   10fbc:	d30a      	bcc.n	10fd4 <vTaskResume+0xd0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
   10fbe:	f64e 5304 	movw	r3, #60676	; 0xed04
   10fc2:	f2ce 0300 	movt	r3, #57344	; 0xe000
   10fc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   10fca:	601a      	str	r2, [r3, #0]
   10fcc:	f3bf 8f4f 	dsb	sy
   10fd0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
   10fd4:	f003 f818 	bl	14008 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   10fd8:	f107 0710 	add.w	r7, r7, #16
   10fdc:	46bd      	mov	sp, r7
   10fde:	bd80      	pop	{r7, pc}

00010fe0 <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
   10fe0:	b580      	push	{r7, lr}
   10fe2:	b08a      	sub	sp, #40	; 0x28
   10fe4:	af00      	add	r7, sp, #0
   10fe6:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
   10fe8:	f04f 0300 	mov.w	r3, #0
   10fec:	60fb      	str	r3, [r7, #12]
	TCB_t * const pxTCB = xTaskToResume;
   10fee:	687b      	ldr	r3, [r7, #4]
   10ff0:	613b      	str	r3, [r7, #16]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToResume );
   10ff2:	687b      	ldr	r3, [r7, #4]
   10ff4:	2b00      	cmp	r3, #0
   10ff6:	d109      	bne.n	1100c <xTaskResumeFromISR+0x2c>
   10ff8:	f04f 0328 	mov.w	r3, #40	; 0x28
   10ffc:	f383 8811 	msr	BASEPRI, r3
   11000:	f3bf 8f6f 	isb	sy
   11004:	f3bf 8f4f 	dsb	sy
   11008:	61bb      	str	r3, [r7, #24]
   1100a:	e7fe      	b.n	1100a <xTaskResumeFromISR+0x2a>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		https://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   1100c:	f003 f8a8 	bl	14160 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   11010:	f3ef 8211 	mrs	r2, BASEPRI
   11014:	f04f 0328 	mov.w	r3, #40	; 0x28
   11018:	f383 8811 	msr	BASEPRI, r3
   1101c:	f3bf 8f6f 	isb	sy
   11020:	f3bf 8f4f 	dsb	sy
   11024:	623a      	str	r2, [r7, #32]
   11026:	61fb      	str	r3, [r7, #28]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   11028:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   1102a:	617b      	str	r3, [r7, #20]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
   1102c:	6938      	ldr	r0, [r7, #16]
   1102e:	f7ff ff35 	bl	10e9c <prvTaskIsTaskSuspended>
   11032:	4603      	mov	r3, r0
   11034:	2b00      	cmp	r3, #0
   11036:	d04b      	beq.n	110d0 <xTaskResumeFromISR+0xf0>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   11038:	f243 0394 	movw	r3, #12436	; 0x3094
   1103c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11040:	681b      	ldr	r3, [r3, #0]
   11042:	2b00      	cmp	r3, #0
   11044:	d13a      	bne.n	110bc <xTaskResumeFromISR+0xdc>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   11046:	693b      	ldr	r3, [r7, #16]
   11048:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1104a:	f642 7394 	movw	r3, #12180	; 0x2f94
   1104e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11052:	681b      	ldr	r3, [r3, #0]
   11054:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11056:	429a      	cmp	r2, r3
   11058:	d302      	bcc.n	11060 <xTaskResumeFromISR+0x80>
					{
						xYieldRequired = pdTRUE;
   1105a:	f04f 0301 	mov.w	r3, #1
   1105e:	60fb      	str	r3, [r7, #12]
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   11060:	693b      	ldr	r3, [r7, #16]
   11062:	f103 0304 	add.w	r3, r3, #4
   11066:	4618      	mov	r0, r3
   11068:	f7fd ff54 	bl	ef14 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   1106c:	693b      	ldr	r3, [r7, #16]
   1106e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11070:	f04f 0201 	mov.w	r2, #1
   11074:	fa02 f203 	lsl.w	r2, r2, r3
   11078:	f243 0374 	movw	r3, #12404	; 0x3074
   1107c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11080:	681b      	ldr	r3, [r3, #0]
   11082:	ea42 0203 	orr.w	r2, r2, r3
   11086:	f243 0374 	movw	r3, #12404	; 0x3074
   1108a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1108e:	601a      	str	r2, [r3, #0]
   11090:	693b      	ldr	r3, [r7, #16]
   11092:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11094:	4613      	mov	r3, r2
   11096:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1109a:	4413      	add	r3, r2
   1109c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   110a0:	461a      	mov	r2, r3
   110a2:	f642 7398 	movw	r3, #12184	; 0x2f98
   110a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   110aa:	441a      	add	r2, r3
   110ac:	693b      	ldr	r3, [r7, #16]
   110ae:	f103 0304 	add.w	r3, r3, #4
   110b2:	4610      	mov	r0, r2
   110b4:	4619      	mov	r1, r3
   110b6:	f7fd fecf 	bl	ee58 <vListInsertEnd>
   110ba:	e009      	b.n	110d0 <xTaskResumeFromISR+0xf0>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
   110bc:	693b      	ldr	r3, [r7, #16]
   110be:	f103 0318 	add.w	r3, r3, #24
   110c2:	f243 002c 	movw	r0, #12332	; 0x302c
   110c6:	f2c2 0000 	movt	r0, #8192	; 0x2000
   110ca:	4619      	mov	r1, r3
   110cc:	f7fd fec4 	bl	ee58 <vListInsertEnd>
   110d0:	697b      	ldr	r3, [r7, #20]
   110d2:	627b      	str	r3, [r7, #36]	; 0x24
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   110d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   110d6:	f383 8811 	msr	BASEPRI, r3
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xYieldRequired;
   110da:	68fb      	ldr	r3, [r7, #12]
	}
   110dc:	4618      	mov	r0, r3
   110de:	f107 0728 	add.w	r7, r7, #40	; 0x28
   110e2:	46bd      	mov	sp, r7
   110e4:	bd80      	pop	{r7, pc}
   110e6:	bf00      	nop

000110e8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
   110e8:	b580      	push	{r7, lr}
   110ea:	b086      	sub	sp, #24
   110ec:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
   110ee:	f04f 0300 	mov.w	r3, #0
   110f2:	9300      	str	r3, [sp, #0]
   110f4:	f243 0390 	movw	r3, #12432	; 0x3090
   110f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   110fc:	9301      	str	r3, [sp, #4]
   110fe:	f641 6005 	movw	r0, #7685	; 0x1e05
   11102:	f2c0 0001 	movt	r0, #1
   11106:	f246 7190 	movw	r1, #26512	; 0x6790
   1110a:	f2c0 0102 	movt	r1, #2
   1110e:	f04f 025a 	mov.w	r2, #90	; 0x5a
   11112:	f04f 0300 	mov.w	r3, #0
   11116:	f7ff f977 	bl	10408 <xTaskCreate>
   1111a:	4603      	mov	r3, r0
   1111c:	607b      	str	r3, [r7, #4]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
   1111e:	687b      	ldr	r3, [r7, #4]
   11120:	2b01      	cmp	r3, #1
   11122:	d103      	bne.n	1112c <vTaskStartScheduler+0x44>
		{
			xReturn = xTimerCreateTimerTask();
   11124:	f002 f826 	bl	13174 <xTimerCreateTimerTask>
   11128:	4603      	mov	r3, r0
   1112a:	607b      	str	r3, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
   1112c:	687b      	ldr	r3, [r7, #4]
   1112e:	2b01      	cmp	r3, #1
   11130:	d122      	bne.n	11178 <vTaskStartScheduler+0x90>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   11132:	f04f 0328 	mov.w	r3, #40	; 0x28
   11136:	f383 8811 	msr	BASEPRI, r3
   1113a:	f3bf 8f6f 	isb	sy
   1113e:	f3bf 8f4f 	dsb	sy
   11142:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
   11144:	f243 038c 	movw	r3, #12428	; 0x308c
   11148:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1114c:	f04f 32ff 	mov.w	r2, #4294967295
   11150:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
   11152:	f243 0378 	movw	r3, #12408	; 0x3078
   11156:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1115a:	f04f 0201 	mov.w	r2, #1
   1115e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
   11160:	f243 0370 	movw	r3, #12400	; 0x3070
   11164:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11168:	f04f 0200 	mov.w	r2, #0
   1116c:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
   1116e:	f7ef fd3d 	bl	bec <vMainConfigureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
   11172:	f002 fe5d 	bl	13e30 <xPortStartScheduler>
   11176:	e00d      	b.n	11194 <vTaskStartScheduler+0xac>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
   11178:	687b      	ldr	r3, [r7, #4]
   1117a:	f1b3 3fff 	cmp.w	r3, #4294967295
   1117e:	d109      	bne.n	11194 <vTaskStartScheduler+0xac>
   11180:	f04f 0328 	mov.w	r3, #40	; 0x28
   11184:	f383 8811 	msr	BASEPRI, r3
   11188:	f3bf 8f6f 	isb	sy
   1118c:	f3bf 8f4f 	dsb	sy
   11190:	60fb      	str	r3, [r7, #12]
   11192:	e7fe      	b.n	11192 <vTaskStartScheduler+0xaa>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
   11194:	f107 0710 	add.w	r7, r7, #16
   11198:	46bd      	mov	sp, r7
   1119a:	bd80      	pop	{r7, pc}

0001119c <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
   1119c:	b580      	push	{r7, lr}
   1119e:	b082      	sub	sp, #8
   111a0:	af00      	add	r7, sp, #0
   111a2:	f04f 0328 	mov.w	r3, #40	; 0x28
   111a6:	f383 8811 	msr	BASEPRI, r3
   111aa:	f3bf 8f6f 	isb	sy
   111ae:	f3bf 8f4f 	dsb	sy
   111b2:	607b      	str	r3, [r7, #4]
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
   111b4:	f243 0378 	movw	r3, #12408	; 0x3078
   111b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   111bc:	f04f 0200 	mov.w	r2, #0
   111c0:	601a      	str	r2, [r3, #0]
	vPortEndScheduler();
   111c2:	f002 fecf 	bl	13f64 <vPortEndScheduler>
}
   111c6:	f107 0708 	add.w	r7, r7, #8
   111ca:	46bd      	mov	sp, r7
   111cc:	bd80      	pop	{r7, pc}
   111ce:	bf00      	nop

000111d0 <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
   111d0:	b480      	push	{r7}
   111d2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
   111d4:	f243 0394 	movw	r3, #12436	; 0x3094
   111d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   111dc:	681b      	ldr	r3, [r3, #0]
   111de:	f103 0201 	add.w	r2, r3, #1
   111e2:	f243 0394 	movw	r3, #12436	; 0x3094
   111e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   111ea:	601a      	str	r2, [r3, #0]
}
   111ec:	46bd      	mov	sp, r7
   111ee:	bc80      	pop	{r7}
   111f0:	4770      	bx	lr
   111f2:	bf00      	nop

000111f4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
   111f4:	b580      	push	{r7, lr}
   111f6:	b084      	sub	sp, #16
   111f8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
   111fa:	f04f 0300 	mov.w	r3, #0
   111fe:	603b      	str	r3, [r7, #0]
BaseType_t xAlreadyYielded = pdFALSE;
   11200:	f04f 0300 	mov.w	r3, #0
   11204:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   11206:	f243 0394 	movw	r3, #12436	; 0x3094
   1120a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1120e:	681b      	ldr	r3, [r3, #0]
   11210:	2b00      	cmp	r3, #0
   11212:	d109      	bne.n	11228 <xTaskResumeAll+0x34>
   11214:	f04f 0328 	mov.w	r3, #40	; 0x28
   11218:	f383 8811 	msr	BASEPRI, r3
   1121c:	f3bf 8f6f 	isb	sy
   11220:	f3bf 8f4f 	dsb	sy
   11224:	60fb      	str	r3, [r7, #12]
   11226:	e7fe      	b.n	11226 <xTaskResumeAll+0x32>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   11228:	f002 feb6 	bl	13f98 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
   1122c:	f243 0394 	movw	r3, #12436	; 0x3094
   11230:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11234:	681b      	ldr	r3, [r3, #0]
   11236:	f103 32ff 	add.w	r2, r3, #4294967295
   1123a:	f243 0394 	movw	r3, #12436	; 0x3094
   1123e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11242:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   11244:	f243 0394 	movw	r3, #12436	; 0x3094
   11248:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1124c:	681b      	ldr	r3, [r3, #0]
   1124e:	2b00      	cmp	r3, #0
   11250:	f040 8098 	bne.w	11384 <xTaskResumeAll+0x190>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
   11254:	f243 036c 	movw	r3, #12396	; 0x306c
   11258:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1125c:	681b      	ldr	r3, [r3, #0]
   1125e:	2b00      	cmp	r3, #0
   11260:	f000 8090 	beq.w	11384 <xTaskResumeAll+0x190>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
   11264:	e04a      	b.n	112fc <xTaskResumeAll+0x108>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   11266:	f243 032c 	movw	r3, #12332	; 0x302c
   1126a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1126e:	68db      	ldr	r3, [r3, #12]
   11270:	68db      	ldr	r3, [r3, #12]
   11272:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   11274:	683b      	ldr	r3, [r7, #0]
   11276:	f103 0318 	add.w	r3, r3, #24
   1127a:	4618      	mov	r0, r3
   1127c:	f7fd fe4a 	bl	ef14 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   11280:	683b      	ldr	r3, [r7, #0]
   11282:	f103 0304 	add.w	r3, r3, #4
   11286:	4618      	mov	r0, r3
   11288:	f7fd fe44 	bl	ef14 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   1128c:	683b      	ldr	r3, [r7, #0]
   1128e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11290:	f04f 0201 	mov.w	r2, #1
   11294:	fa02 f203 	lsl.w	r2, r2, r3
   11298:	f243 0374 	movw	r3, #12404	; 0x3074
   1129c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   112a0:	681b      	ldr	r3, [r3, #0]
   112a2:	ea42 0203 	orr.w	r2, r2, r3
   112a6:	f243 0374 	movw	r3, #12404	; 0x3074
   112aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   112ae:	601a      	str	r2, [r3, #0]
   112b0:	683b      	ldr	r3, [r7, #0]
   112b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   112b4:	4613      	mov	r3, r2
   112b6:	ea4f 0383 	mov.w	r3, r3, lsl #2
   112ba:	4413      	add	r3, r2
   112bc:	ea4f 0383 	mov.w	r3, r3, lsl #2
   112c0:	461a      	mov	r2, r3
   112c2:	f642 7398 	movw	r3, #12184	; 0x2f98
   112c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   112ca:	441a      	add	r2, r3
   112cc:	683b      	ldr	r3, [r7, #0]
   112ce:	f103 0304 	add.w	r3, r3, #4
   112d2:	4610      	mov	r0, r2
   112d4:	4619      	mov	r1, r3
   112d6:	f7fd fdbf 	bl	ee58 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   112da:	683b      	ldr	r3, [r7, #0]
   112dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   112de:	f642 7394 	movw	r3, #12180	; 0x2f94
   112e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   112e6:	681b      	ldr	r3, [r3, #0]
   112e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   112ea:	429a      	cmp	r2, r3
   112ec:	d306      	bcc.n	112fc <xTaskResumeAll+0x108>
					{
						xYieldPending = pdTRUE;
   112ee:	f243 0380 	movw	r3, #12416	; 0x3080
   112f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   112f6:	f04f 0201 	mov.w	r2, #1
   112fa:	601a      	str	r2, [r3, #0]
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
   112fc:	f243 032c 	movw	r3, #12332	; 0x302c
   11300:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11304:	681b      	ldr	r3, [r3, #0]
   11306:	2b00      	cmp	r3, #0
   11308:	d1ad      	bne.n	11266 <xTaskResumeAll+0x72>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
   1130a:	683b      	ldr	r3, [r7, #0]
   1130c:	2b00      	cmp	r3, #0
   1130e:	d001      	beq.n	11314 <xTaskResumeAll+0x120>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
   11310:	f000 ff1e 	bl	12150 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
   11314:	f243 037c 	movw	r3, #12412	; 0x307c
   11318:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1131c:	681b      	ldr	r3, [r3, #0]
   1131e:	60bb      	str	r3, [r7, #8]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
   11320:	68bb      	ldr	r3, [r7, #8]
   11322:	2b00      	cmp	r3, #0
   11324:	d019      	beq.n	1135a <xTaskResumeAll+0x166>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
   11326:	f000 f93b 	bl	115a0 <xTaskIncrementTick>
   1132a:	4603      	mov	r3, r0
   1132c:	2b00      	cmp	r3, #0
   1132e:	d006      	beq.n	1133e <xTaskResumeAll+0x14a>
							{
								xYieldPending = pdTRUE;
   11330:	f243 0380 	movw	r3, #12416	; 0x3080
   11334:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11338:	f04f 0201 	mov.w	r2, #1
   1133c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
   1133e:	68bb      	ldr	r3, [r7, #8]
   11340:	f103 33ff 	add.w	r3, r3, #4294967295
   11344:	60bb      	str	r3, [r7, #8]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
   11346:	68bb      	ldr	r3, [r7, #8]
   11348:	2b00      	cmp	r3, #0
   1134a:	d1ec      	bne.n	11326 <xTaskResumeAll+0x132>

						uxPendedTicks = 0;
   1134c:	f243 037c 	movw	r3, #12412	; 0x307c
   11350:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11354:	f04f 0200 	mov.w	r2, #0
   11358:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
   1135a:	f243 0380 	movw	r3, #12416	; 0x3080
   1135e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11362:	681b      	ldr	r3, [r3, #0]
   11364:	2b00      	cmp	r3, #0
   11366:	d00d      	beq.n	11384 <xTaskResumeAll+0x190>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
   11368:	f04f 0301 	mov.w	r3, #1
   1136c:	607b      	str	r3, [r7, #4]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
   1136e:	f64e 5304 	movw	r3, #60676	; 0xed04
   11372:	f2ce 0300 	movt	r3, #57344	; 0xe000
   11376:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   1137a:	601a      	str	r2, [r3, #0]
   1137c:	f3bf 8f4f 	dsb	sy
   11380:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
   11384:	f002 fe40 	bl	14008 <vPortExitCritical>

	return xAlreadyYielded;
   11388:	687b      	ldr	r3, [r7, #4]
}
   1138a:	4618      	mov	r0, r3
   1138c:	f107 0710 	add.w	r7, r7, #16
   11390:	46bd      	mov	sp, r7
   11392:	bd80      	pop	{r7, pc}

00011394 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
   11394:	b480      	push	{r7}
   11396:	b083      	sub	sp, #12
   11398:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
   1139a:	f243 0370 	movw	r3, #12400	; 0x3070
   1139e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   113a2:	681b      	ldr	r3, [r3, #0]
   113a4:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
   113a6:	687b      	ldr	r3, [r7, #4]
}
   113a8:	4618      	mov	r0, r3
   113aa:	f107 070c 	add.w	r7, r7, #12
   113ae:	46bd      	mov	sp, r7
   113b0:	bc80      	pop	{r7}
   113b2:	4770      	bx	lr

000113b4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
   113b4:	b580      	push	{r7, lr}
   113b6:	b082      	sub	sp, #8
   113b8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   113ba:	f002 fed1 	bl	14160 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
   113be:	f04f 0300 	mov.w	r3, #0
   113c2:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
   113c4:	f243 0370 	movw	r3, #12400	; 0x3070
   113c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   113cc:	681b      	ldr	r3, [r3, #0]
   113ce:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
   113d0:	683b      	ldr	r3, [r7, #0]
}
   113d2:	4618      	mov	r0, r3
   113d4:	f107 0708 	add.w	r7, r7, #8
   113d8:	46bd      	mov	sp, r7
   113da:	bd80      	pop	{r7, pc}

000113dc <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
   113dc:	b480      	push	{r7}
   113de:	af00      	add	r7, sp, #0
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
   113e0:	f243 036c 	movw	r3, #12396	; 0x306c
   113e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   113e8:	681b      	ldr	r3, [r3, #0]
}
   113ea:	4618      	mov	r0, r3
   113ec:	46bd      	mov	sp, r7
   113ee:	bc80      	pop	{r7}
   113f0:	4770      	bx	lr
   113f2:	bf00      	nop

000113f4 <pcTaskGetName>:
/*-----------------------------------------------------------*/

char *pcTaskGetName( TaskHandle_t xTaskToQuery ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
   113f4:	b480      	push	{r7}
   113f6:	b085      	sub	sp, #20
   113f8:	af00      	add	r7, sp, #0
   113fa:	6078      	str	r0, [r7, #4]
TCB_t *pxTCB;

	/* If null is passed in here then the name of the calling task is being
	queried. */
	pxTCB = prvGetTCBFromHandle( xTaskToQuery );
   113fc:	687b      	ldr	r3, [r7, #4]
   113fe:	2b00      	cmp	r3, #0
   11400:	d105      	bne.n	1140e <pcTaskGetName+0x1a>
   11402:	f642 7394 	movw	r3, #12180	; 0x2f94
   11406:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1140a:	681b      	ldr	r3, [r3, #0]
   1140c:	e000      	b.n	11410 <pcTaskGetName+0x1c>
   1140e:	687b      	ldr	r3, [r7, #4]
   11410:	60bb      	str	r3, [r7, #8]
	configASSERT( pxTCB );
   11412:	68bb      	ldr	r3, [r7, #8]
   11414:	2b00      	cmp	r3, #0
   11416:	d109      	bne.n	1142c <pcTaskGetName+0x38>
   11418:	f04f 0328 	mov.w	r3, #40	; 0x28
   1141c:	f383 8811 	msr	BASEPRI, r3
   11420:	f3bf 8f6f 	isb	sy
   11424:	f3bf 8f4f 	dsb	sy
   11428:	60fb      	str	r3, [r7, #12]
   1142a:	e7fe      	b.n	1142a <pcTaskGetName+0x36>
	return &( pxTCB->pcTaskName[ 0 ] );
   1142c:	68bb      	ldr	r3, [r7, #8]
   1142e:	f103 0334 	add.w	r3, r3, #52	; 0x34
}
   11432:	4618      	mov	r0, r3
   11434:	f107 0714 	add.w	r7, r7, #20
   11438:	46bd      	mov	sp, r7
   1143a:	bc80      	pop	{r7}
   1143c:	4770      	bx	lr
   1143e:	bf00      	nop

00011440 <uxTaskGetSystemState>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray, const UBaseType_t uxArraySize, uint32_t * const pulTotalRunTime )
	{
   11440:	b580      	push	{r7, lr}
   11442:	b086      	sub	sp, #24
   11444:	af00      	add	r7, sp, #0
   11446:	60f8      	str	r0, [r7, #12]
   11448:	60b9      	str	r1, [r7, #8]
   1144a:	607a      	str	r2, [r7, #4]
	UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
   1144c:	f04f 0300 	mov.w	r3, #0
   11450:	613b      	str	r3, [r7, #16]
   11452:	f04f 0305 	mov.w	r3, #5
   11456:	617b      	str	r3, [r7, #20]

		vTaskSuspendAll();
   11458:	f7ff feba 	bl	111d0 <vTaskSuspendAll>
		{
			/* Is there a space in the array for each task in the system? */
			if( uxArraySize >= uxCurrentNumberOfTasks )
   1145c:	f243 036c 	movw	r3, #12396	; 0x306c
   11460:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11464:	681b      	ldr	r3, [r3, #0]
   11466:	68ba      	ldr	r2, [r7, #8]
   11468:	429a      	cmp	r2, r3
   1146a:	f0c0 8091 	bcc.w	11590 <uxTaskGetSystemState+0x150>
			{
				/* Fill in an TaskStatus_t structure with information on each
				task in the Ready state. */
				do
				{
					uxQueue--;
   1146e:	697b      	ldr	r3, [r7, #20]
   11470:	f103 33ff 	add.w	r3, r3, #4294967295
   11474:	617b      	str	r3, [r7, #20]
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &( pxReadyTasksLists[ uxQueue ] ), eReady );
   11476:	693a      	ldr	r2, [r7, #16]
   11478:	4613      	mov	r3, r2
   1147a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   1147e:	4413      	add	r3, r2
   11480:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11484:	461a      	mov	r2, r3
   11486:	68fb      	ldr	r3, [r7, #12]
   11488:	eb02 0103 	add.w	r1, r2, r3
   1148c:	697a      	ldr	r2, [r7, #20]
   1148e:	4613      	mov	r3, r2
   11490:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11494:	4413      	add	r3, r2
   11496:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1149a:	461a      	mov	r2, r3
   1149c:	f642 7398 	movw	r3, #12184	; 0x2f98
   114a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   114a4:	4413      	add	r3, r2
   114a6:	4608      	mov	r0, r1
   114a8:	4619      	mov	r1, r3
   114aa:	f04f 0201 	mov.w	r2, #1
   114ae:	f000 fdc3 	bl	12038 <prvListTasksWithinSingleList>
   114b2:	4603      	mov	r3, r0
   114b4:	693a      	ldr	r2, [r7, #16]
   114b6:	4413      	add	r3, r2
   114b8:	613b      	str	r3, [r7, #16]

				} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   114ba:	697b      	ldr	r3, [r7, #20]
   114bc:	2b00      	cmp	r3, #0
   114be:	d1d6      	bne.n	1146e <uxTaskGetSystemState+0x2e>

				/* Fill in an TaskStatus_t structure with information on each
				task in the Blocked state. */
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxDelayedTaskList, eBlocked );
   114c0:	693a      	ldr	r2, [r7, #16]
   114c2:	4613      	mov	r3, r2
   114c4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   114c8:	4413      	add	r3, r2
   114ca:	ea4f 0383 	mov.w	r3, r3, lsl #2
   114ce:	461a      	mov	r2, r3
   114d0:	68fb      	ldr	r3, [r7, #12]
   114d2:	441a      	add	r2, r3
   114d4:	f243 0324 	movw	r3, #12324	; 0x3024
   114d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   114dc:	681b      	ldr	r3, [r3, #0]
   114de:	4610      	mov	r0, r2
   114e0:	4619      	mov	r1, r3
   114e2:	f04f 0202 	mov.w	r2, #2
   114e6:	f000 fda7 	bl	12038 <prvListTasksWithinSingleList>
   114ea:	4603      	mov	r3, r0
   114ec:	693a      	ldr	r2, [r7, #16]
   114ee:	4413      	add	r3, r2
   114f0:	613b      	str	r3, [r7, #16]
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxOverflowDelayedTaskList, eBlocked );
   114f2:	693a      	ldr	r2, [r7, #16]
   114f4:	4613      	mov	r3, r2
   114f6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   114fa:	4413      	add	r3, r2
   114fc:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11500:	461a      	mov	r2, r3
   11502:	68fb      	ldr	r3, [r7, #12]
   11504:	441a      	add	r2, r3
   11506:	f243 0328 	movw	r3, #12328	; 0x3028
   1150a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1150e:	681b      	ldr	r3, [r3, #0]
   11510:	4610      	mov	r0, r2
   11512:	4619      	mov	r1, r3
   11514:	f04f 0202 	mov.w	r2, #2
   11518:	f000 fd8e 	bl	12038 <prvListTasksWithinSingleList>
   1151c:	4603      	mov	r3, r0
   1151e:	693a      	ldr	r2, [r7, #16]
   11520:	4413      	add	r3, r2
   11522:	613b      	str	r3, [r7, #16]

				#if( INCLUDE_vTaskDelete == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task that has been deleted but not yet cleaned up. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xTasksWaitingTermination, eDeleted );
   11524:	693a      	ldr	r2, [r7, #16]
   11526:	4613      	mov	r3, r2
   11528:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   1152c:	4413      	add	r3, r2
   1152e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11532:	461a      	mov	r2, r3
   11534:	68fb      	ldr	r3, [r7, #12]
   11536:	4413      	add	r3, r2
   11538:	4618      	mov	r0, r3
   1153a:	f243 0140 	movw	r1, #12352	; 0x3040
   1153e:	f2c2 0100 	movt	r1, #8192	; 0x2000
   11542:	f04f 0204 	mov.w	r2, #4
   11546:	f000 fd77 	bl	12038 <prvListTasksWithinSingleList>
   1154a:	4603      	mov	r3, r0
   1154c:	693a      	ldr	r2, [r7, #16]
   1154e:	4413      	add	r3, r2
   11550:	613b      	str	r3, [r7, #16]

				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task in the Suspended state. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xSuspendedTaskList, eSuspended );
   11552:	693a      	ldr	r2, [r7, #16]
   11554:	4613      	mov	r3, r2
   11556:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   1155a:	4413      	add	r3, r2
   1155c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11560:	461a      	mov	r2, r3
   11562:	68fb      	ldr	r3, [r7, #12]
   11564:	4413      	add	r3, r2
   11566:	4618      	mov	r0, r3
   11568:	f243 0158 	movw	r1, #12376	; 0x3058
   1156c:	f2c2 0100 	movt	r1, #8192	; 0x2000
   11570:	f04f 0203 	mov.w	r2, #3
   11574:	f000 fd60 	bl	12038 <prvListTasksWithinSingleList>
   11578:	4603      	mov	r3, r0
   1157a:	693a      	ldr	r2, [r7, #16]
   1157c:	4413      	add	r3, r2
   1157e:	613b      	str	r3, [r7, #16]
				}
				#endif

				#if ( configGENERATE_RUN_TIME_STATS == 1)
				{
					if( pulTotalRunTime != NULL )
   11580:	687b      	ldr	r3, [r7, #4]
   11582:	2b00      	cmp	r3, #0
   11584:	d004      	beq.n	11590 <uxTaskGetSystemState+0x150>
					{
						#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
							portALT_GET_RUN_TIME_COUNTER_VALUE( ( *pulTotalRunTime ) );
						#else
							*pulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
   11586:	f7ef fb45 	bl	c14 <ulGetRunTimeCounterValue>
   1158a:	4602      	mov	r2, r0
   1158c:	687b      	ldr	r3, [r7, #4]
   1158e:	601a      	str	r2, [r3, #0]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		( void ) xTaskResumeAll();
   11590:	f7ff fe30 	bl	111f4 <xTaskResumeAll>

		return uxTask;
   11594:	693b      	ldr	r3, [r7, #16]
	}
   11596:	4618      	mov	r0, r3
   11598:	f107 0718 	add.w	r7, r7, #24
   1159c:	46bd      	mov	sp, r7
   1159e:	bd80      	pop	{r7, pc}

000115a0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
   115a0:	b580      	push	{r7, lr}
   115a2:	b086      	sub	sp, #24
   115a4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
   115a6:	f04f 0300 	mov.w	r3, #0
   115aa:	60bb      	str	r3, [r7, #8]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   115ac:	f243 0394 	movw	r3, #12436	; 0x3094
   115b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   115b4:	681b      	ldr	r3, [r3, #0]
   115b6:	2b00      	cmp	r3, #0
   115b8:	f040 80d5 	bne.w	11766 <xTaskIncrementTick+0x1c6>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
   115bc:	f243 0370 	movw	r3, #12400	; 0x3070
   115c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   115c4:	681b      	ldr	r3, [r3, #0]
   115c6:	f103 0301 	add.w	r3, r3, #1
   115ca:	60fb      	str	r3, [r7, #12]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
   115cc:	f243 0370 	movw	r3, #12400	; 0x3070
   115d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   115d4:	68fa      	ldr	r2, [r7, #12]
   115d6:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
   115d8:	68fb      	ldr	r3, [r7, #12]
   115da:	2b00      	cmp	r3, #0
   115dc:	d135      	bne.n	1164a <xTaskIncrementTick+0xaa>
		{
			taskSWITCH_DELAYED_LISTS();
   115de:	f243 0324 	movw	r3, #12324	; 0x3024
   115e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   115e6:	681b      	ldr	r3, [r3, #0]
   115e8:	681b      	ldr	r3, [r3, #0]
   115ea:	2b00      	cmp	r3, #0
   115ec:	d009      	beq.n	11602 <xTaskIncrementTick+0x62>
   115ee:	f04f 0328 	mov.w	r3, #40	; 0x28
   115f2:	f383 8811 	msr	BASEPRI, r3
   115f6:	f3bf 8f6f 	isb	sy
   115fa:	f3bf 8f4f 	dsb	sy
   115fe:	617b      	str	r3, [r7, #20]
   11600:	e7fe      	b.n	11600 <xTaskIncrementTick+0x60>
   11602:	f243 0324 	movw	r3, #12324	; 0x3024
   11606:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1160a:	681b      	ldr	r3, [r3, #0]
   1160c:	613b      	str	r3, [r7, #16]
   1160e:	f243 0328 	movw	r3, #12328	; 0x3028
   11612:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11616:	681a      	ldr	r2, [r3, #0]
   11618:	f243 0324 	movw	r3, #12324	; 0x3024
   1161c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11620:	601a      	str	r2, [r3, #0]
   11622:	f243 0328 	movw	r3, #12328	; 0x3028
   11626:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1162a:	693a      	ldr	r2, [r7, #16]
   1162c:	601a      	str	r2, [r3, #0]
   1162e:	f243 0384 	movw	r3, #12420	; 0x3084
   11632:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11636:	681b      	ldr	r3, [r3, #0]
   11638:	f103 0201 	add.w	r2, r3, #1
   1163c:	f243 0384 	movw	r3, #12420	; 0x3084
   11640:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11644:	601a      	str	r2, [r3, #0]
   11646:	f000 fd83 	bl	12150 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
   1164a:	f243 038c 	movw	r3, #12428	; 0x308c
   1164e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11652:	681b      	ldr	r3, [r3, #0]
   11654:	68fa      	ldr	r2, [r7, #12]
   11656:	429a      	cmp	r2, r3
   11658:	d36c      	bcc.n	11734 <xTaskIncrementTick+0x194>
   1165a:	e000      	b.n	1165e <xTaskIncrementTick+0xbe>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_PREEMPTION */
				}
			}
   1165c:	bf00      	nop
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   1165e:	f243 0324 	movw	r3, #12324	; 0x3024
   11662:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11666:	681b      	ldr	r3, [r3, #0]
   11668:	681b      	ldr	r3, [r3, #0]
   1166a:	2b00      	cmp	r3, #0
   1166c:	d107      	bne.n	1167e <xTaskIncrementTick+0xde>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   1166e:	f243 038c 	movw	r3, #12428	; 0x308c
   11672:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11676:	f04f 32ff 	mov.w	r2, #4294967295
   1167a:	601a      	str	r2, [r3, #0]
					break;
   1167c:	e05a      	b.n	11734 <xTaskIncrementTick+0x194>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   1167e:	f243 0324 	movw	r3, #12324	; 0x3024
   11682:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11686:	681b      	ldr	r3, [r3, #0]
   11688:	68db      	ldr	r3, [r3, #12]
   1168a:	68db      	ldr	r3, [r3, #12]
   1168c:	603b      	str	r3, [r7, #0]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
   1168e:	683b      	ldr	r3, [r7, #0]
   11690:	685b      	ldr	r3, [r3, #4]
   11692:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
   11694:	68fa      	ldr	r2, [r7, #12]
   11696:	687b      	ldr	r3, [r7, #4]
   11698:	429a      	cmp	r2, r3
   1169a:	d206      	bcs.n	116aa <xTaskIncrementTick+0x10a>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
   1169c:	f243 038c 	movw	r3, #12428	; 0x308c
   116a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   116a4:	687a      	ldr	r2, [r7, #4]
   116a6:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
   116a8:	e044      	b.n	11734 <xTaskIncrementTick+0x194>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   116aa:	683b      	ldr	r3, [r7, #0]
   116ac:	f103 0304 	add.w	r3, r3, #4
   116b0:	4618      	mov	r0, r3
   116b2:	f7fd fc2f 	bl	ef14 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   116b6:	683b      	ldr	r3, [r7, #0]
   116b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   116ba:	2b00      	cmp	r3, #0
   116bc:	d005      	beq.n	116ca <xTaskIncrementTick+0x12a>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   116be:	683b      	ldr	r3, [r7, #0]
   116c0:	f103 0318 	add.w	r3, r3, #24
   116c4:	4618      	mov	r0, r3
   116c6:	f7fd fc25 	bl	ef14 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
   116ca:	683b      	ldr	r3, [r7, #0]
   116cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   116ce:	f04f 0201 	mov.w	r2, #1
   116d2:	fa02 f203 	lsl.w	r2, r2, r3
   116d6:	f243 0374 	movw	r3, #12404	; 0x3074
   116da:	f2c2 0300 	movt	r3, #8192	; 0x2000
   116de:	681b      	ldr	r3, [r3, #0]
   116e0:	ea42 0203 	orr.w	r2, r2, r3
   116e4:	f243 0374 	movw	r3, #12404	; 0x3074
   116e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   116ec:	601a      	str	r2, [r3, #0]
   116ee:	683b      	ldr	r3, [r7, #0]
   116f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   116f2:	4613      	mov	r3, r2
   116f4:	ea4f 0383 	mov.w	r3, r3, lsl #2
   116f8:	4413      	add	r3, r2
   116fa:	ea4f 0383 	mov.w	r3, r3, lsl #2
   116fe:	461a      	mov	r2, r3
   11700:	f642 7398 	movw	r3, #12184	; 0x2f98
   11704:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11708:	441a      	add	r2, r3
   1170a:	683b      	ldr	r3, [r7, #0]
   1170c:	f103 0304 	add.w	r3, r3, #4
   11710:	4610      	mov	r0, r2
   11712:	4619      	mov	r1, r3
   11714:	f7fd fba0 	bl	ee58 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   11718:	683b      	ldr	r3, [r7, #0]
   1171a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1171c:	f642 7394 	movw	r3, #12180	; 0x2f94
   11720:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11724:	681b      	ldr	r3, [r3, #0]
   11726:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11728:	429a      	cmp	r2, r3
   1172a:	d397      	bcc.n	1165c <xTaskIncrementTick+0xbc>
						{
							xSwitchRequired = pdTRUE;
   1172c:	f04f 0301 	mov.w	r3, #1
   11730:	60bb      	str	r3, [r7, #8]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_PREEMPTION */
				}
			}
   11732:	e794      	b.n	1165e <xTaskIncrementTick+0xbe>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
   11734:	f642 7394 	movw	r3, #12180	; 0x2f94
   11738:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1173c:	681b      	ldr	r3, [r3, #0]
   1173e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11740:	4613      	mov	r3, r2
   11742:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11746:	4413      	add	r3, r2
   11748:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1174c:	461a      	mov	r2, r3
   1174e:	f642 7398 	movw	r3, #12184	; 0x2f98
   11752:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11756:	4413      	add	r3, r2
   11758:	681b      	ldr	r3, [r3, #0]
   1175a:	2b01      	cmp	r3, #1
   1175c:	d910      	bls.n	11780 <xTaskIncrementTick+0x1e0>
			{
				xSwitchRequired = pdTRUE;
   1175e:	f04f 0301 	mov.w	r3, #1
   11762:	60bb      	str	r3, [r7, #8]
   11764:	e00d      	b.n	11782 <xTaskIncrementTick+0x1e2>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
   11766:	f243 037c 	movw	r3, #12412	; 0x307c
   1176a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1176e:	681b      	ldr	r3, [r3, #0]
   11770:	f103 0201 	add.w	r2, r3, #1
   11774:	f243 037c 	movw	r3, #12412	; 0x307c
   11778:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1177c:	601a      	str	r2, [r3, #0]
   1177e:	e000      	b.n	11782 <xTaskIncrementTick+0x1e2>
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
			{
				xSwitchRequired = pdTRUE;
   11780:	bf00      	nop
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
   11782:	f243 0380 	movw	r3, #12416	; 0x3080
   11786:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1178a:	681b      	ldr	r3, [r3, #0]
   1178c:	2b00      	cmp	r3, #0
   1178e:	d002      	beq.n	11796 <xTaskIncrementTick+0x1f6>
		{
			xSwitchRequired = pdTRUE;
   11790:	f04f 0301 	mov.w	r3, #1
   11794:	60bb      	str	r3, [r7, #8]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
   11796:	68bb      	ldr	r3, [r7, #8]
}
   11798:	4618      	mov	r0, r3
   1179a:	f107 0718 	add.w	r7, r7, #24
   1179e:	46bd      	mov	sp, r7
   117a0:	bd80      	pop	{r7, pc}
   117a2:	bf00      	nop

000117a4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   117a4:	b580      	push	{r7, lr}
   117a6:	b088      	sub	sp, #32
   117a8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
   117aa:	f243 0394 	movw	r3, #12436	; 0x3094
   117ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
   117b2:	681b      	ldr	r3, [r3, #0]
   117b4:	2b00      	cmp	r3, #0
   117b6:	d007      	beq.n	117c8 <vTaskSwitchContext+0x24>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
   117b8:	f243 0380 	movw	r3, #12416	; 0x3080
   117bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   117c0:	f04f 0201 	mov.w	r2, #1
   117c4:	601a      	str	r2, [r3, #0]
   117c6:	e0bc      	b.n	11942 <vTaskSwitchContext+0x19e>
	}
	else
	{
		xYieldPending = pdFALSE;
   117c8:	f243 0380 	movw	r3, #12416	; 0x3080
   117cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   117d0:	f04f 0200 	mov.w	r2, #0
   117d4:	601a      	str	r2, [r3, #0]
		#if ( configGENERATE_RUN_TIME_STATS == 1 )
		{
				#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
					portALT_GET_RUN_TIME_COUNTER_VALUE( ulTotalRunTime );
				#else
					ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
   117d6:	f7ef fa1d 	bl	c14 <ulGetRunTimeCounterValue>
   117da:	4602      	mov	r2, r0
   117dc:	f243 039c 	movw	r3, #12444	; 0x309c
   117e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   117e4:	601a      	str	r2, [r3, #0]
				stored in ulTaskSwitchedInTime.  Note that there is no overflow
				protection here so count values are only valid until the timer
				overflows.  The guard against negative values is to protect
				against suspect run time stat counter implementations - which
				are provided by the application, not the kernel. */
				if( ulTotalRunTime > ulTaskSwitchedInTime )
   117e6:	f243 039c 	movw	r3, #12444	; 0x309c
   117ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
   117ee:	681a      	ldr	r2, [r3, #0]
   117f0:	f243 0398 	movw	r3, #12440	; 0x3098
   117f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   117f8:	681b      	ldr	r3, [r3, #0]
   117fa:	429a      	cmp	r2, r3
   117fc:	d913      	bls.n	11826 <vTaskSwitchContext+0x82>
				{
					pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
   117fe:	f642 7394 	movw	r3, #12180	; 0x2f94
   11802:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11806:	681a      	ldr	r2, [r3, #0]
   11808:	6d11      	ldr	r1, [r2, #80]	; 0x50
   1180a:	f243 039c 	movw	r3, #12444	; 0x309c
   1180e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11812:	6818      	ldr	r0, [r3, #0]
   11814:	f243 0398 	movw	r3, #12440	; 0x3098
   11818:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1181c:	681b      	ldr	r3, [r3, #0]
   1181e:	ebc3 0300 	rsb	r3, r3, r0
   11822:	440b      	add	r3, r1
   11824:	6513      	str	r3, [r2, #80]	; 0x50
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				ulTaskSwitchedInTime = ulTotalRunTime;
   11826:	f243 039c 	movw	r3, #12444	; 0x309c
   1182a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1182e:	681a      	ldr	r2, [r3, #0]
   11830:	f243 0398 	movw	r3, #12440	; 0x3098
   11834:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11838:	601a      	str	r2, [r3, #0]
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();
   1183a:	f642 7394 	movw	r3, #12180	; 0x2f94
   1183e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11842:	681b      	ldr	r3, [r3, #0]
   11844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   11846:	607b      	str	r3, [r7, #4]
   11848:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
   1184c:	60bb      	str	r3, [r7, #8]
   1184e:	687b      	ldr	r3, [r7, #4]
   11850:	681a      	ldr	r2, [r3, #0]
   11852:	68bb      	ldr	r3, [r7, #8]
   11854:	429a      	cmp	r2, r3
   11856:	d114      	bne.n	11882 <vTaskSwitchContext+0xde>
   11858:	687b      	ldr	r3, [r7, #4]
   1185a:	f103 0304 	add.w	r3, r3, #4
   1185e:	681a      	ldr	r2, [r3, #0]
   11860:	68bb      	ldr	r3, [r7, #8]
   11862:	429a      	cmp	r2, r3
   11864:	d10d      	bne.n	11882 <vTaskSwitchContext+0xde>
   11866:	687b      	ldr	r3, [r7, #4]
   11868:	f103 0308 	add.w	r3, r3, #8
   1186c:	681a      	ldr	r2, [r3, #0]
   1186e:	68bb      	ldr	r3, [r7, #8]
   11870:	429a      	cmp	r2, r3
   11872:	d106      	bne.n	11882 <vTaskSwitchContext+0xde>
   11874:	687b      	ldr	r3, [r7, #4]
   11876:	f103 030c 	add.w	r3, r3, #12
   1187a:	681a      	ldr	r2, [r3, #0]
   1187c:	68bb      	ldr	r3, [r7, #8]
   1187e:	429a      	cmp	r2, r3
   11880:	d00f      	beq.n	118a2 <vTaskSwitchContext+0xfe>
   11882:	f642 7394 	movw	r3, #12180	; 0x2f94
   11886:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1188a:	681a      	ldr	r2, [r3, #0]
   1188c:	f642 7394 	movw	r3, #12180	; 0x2f94
   11890:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11894:	681b      	ldr	r3, [r3, #0]
   11896:	f103 0334 	add.w	r3, r3, #52	; 0x34
   1189a:	4610      	mov	r0, r2
   1189c:	4619      	mov	r1, r3
   1189e:	f7ef f971 	bl	b84 <vApplicationStackOverflowHook>
		}
		#endif

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   118a2:	f243 0374 	movw	r3, #12404	; 0x3074
   118a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   118aa:	681b      	ldr	r3, [r3, #0]
   118ac:	617b      	str	r3, [r7, #20]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
	{
	uint8_t ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
   118ae:	697b      	ldr	r3, [r7, #20]
   118b0:	fab3 f383 	clz	r3, r3
   118b4:	76fb      	strb	r3, [r7, #27]
		return ucReturn;
   118b6:	7efb      	ldrb	r3, [r7, #27]
   118b8:	f1c3 031f 	rsb	r3, r3, #31
   118bc:	60fb      	str	r3, [r7, #12]
   118be:	68fa      	ldr	r2, [r7, #12]
   118c0:	4613      	mov	r3, r2
   118c2:	ea4f 0383 	mov.w	r3, r3, lsl #2
   118c6:	4413      	add	r3, r2
   118c8:	ea4f 0383 	mov.w	r3, r3, lsl #2
   118cc:	461a      	mov	r2, r3
   118ce:	f642 7398 	movw	r3, #12184	; 0x2f98
   118d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   118d6:	4413      	add	r3, r2
   118d8:	681b      	ldr	r3, [r3, #0]
   118da:	2b00      	cmp	r3, #0
   118dc:	d109      	bne.n	118f2 <vTaskSwitchContext+0x14e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   118de:	f04f 0328 	mov.w	r3, #40	; 0x28
   118e2:	f383 8811 	msr	BASEPRI, r3
   118e6:	f3bf 8f6f 	isb	sy
   118ea:	f3bf 8f4f 	dsb	sy
   118ee:	61fb      	str	r3, [r7, #28]
   118f0:	e7fe      	b.n	118f0 <vTaskSwitchContext+0x14c>
   118f2:	68fa      	ldr	r2, [r7, #12]
   118f4:	4613      	mov	r3, r2
   118f6:	ea4f 0383 	mov.w	r3, r3, lsl #2
   118fa:	4413      	add	r3, r2
   118fc:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11900:	461a      	mov	r2, r3
   11902:	f642 7398 	movw	r3, #12184	; 0x2f98
   11906:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1190a:	4413      	add	r3, r2
   1190c:	613b      	str	r3, [r7, #16]
   1190e:	693b      	ldr	r3, [r7, #16]
   11910:	685b      	ldr	r3, [r3, #4]
   11912:	685a      	ldr	r2, [r3, #4]
   11914:	693b      	ldr	r3, [r7, #16]
   11916:	605a      	str	r2, [r3, #4]
   11918:	693b      	ldr	r3, [r7, #16]
   1191a:	685a      	ldr	r2, [r3, #4]
   1191c:	693b      	ldr	r3, [r7, #16]
   1191e:	f103 0308 	add.w	r3, r3, #8
   11922:	429a      	cmp	r2, r3
   11924:	d104      	bne.n	11930 <vTaskSwitchContext+0x18c>
   11926:	693b      	ldr	r3, [r7, #16]
   11928:	685b      	ldr	r3, [r3, #4]
   1192a:	685a      	ldr	r2, [r3, #4]
   1192c:	693b      	ldr	r3, [r7, #16]
   1192e:	605a      	str	r2, [r3, #4]
   11930:	693b      	ldr	r3, [r7, #16]
   11932:	685b      	ldr	r3, [r3, #4]
   11934:	68db      	ldr	r3, [r3, #12]
   11936:	461a      	mov	r2, r3
   11938:	f642 7394 	movw	r3, #12180	; 0x2f94
   1193c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11940:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
   11942:	f107 0720 	add.w	r7, r7, #32
   11946:	46bd      	mov	sp, r7
   11948:	bd80      	pop	{r7, pc}
   1194a:	bf00      	nop

0001194c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
   1194c:	b580      	push	{r7, lr}
   1194e:	b084      	sub	sp, #16
   11950:	af00      	add	r7, sp, #0
   11952:	6078      	str	r0, [r7, #4]
   11954:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
   11956:	687b      	ldr	r3, [r7, #4]
   11958:	2b00      	cmp	r3, #0
   1195a:	d109      	bne.n	11970 <vTaskPlaceOnEventList+0x24>
   1195c:	f04f 0328 	mov.w	r3, #40	; 0x28
   11960:	f383 8811 	msr	BASEPRI, r3
   11964:	f3bf 8f6f 	isb	sy
   11968:	f3bf 8f4f 	dsb	sy
   1196c:	60fb      	str	r3, [r7, #12]
   1196e:	e7fe      	b.n	1196e <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
   11970:	f642 7394 	movw	r3, #12180	; 0x2f94
   11974:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11978:	681b      	ldr	r3, [r3, #0]
   1197a:	f103 0318 	add.w	r3, r3, #24
   1197e:	6878      	ldr	r0, [r7, #4]
   11980:	4619      	mov	r1, r3
   11982:	f7fd fa8d 	bl	eea0 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
   11986:	6838      	ldr	r0, [r7, #0]
   11988:	f04f 0101 	mov.w	r1, #1
   1198c:	f001 fb6a 	bl	13064 <prvAddCurrentTaskToDelayedList>
}
   11990:	f107 0710 	add.w	r7, r7, #16
   11994:	46bd      	mov	sp, r7
   11996:	bd80      	pop	{r7, pc}

00011998 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
   11998:	b580      	push	{r7, lr}
   1199a:	b086      	sub	sp, #24
   1199c:	af00      	add	r7, sp, #0
   1199e:	60f8      	str	r0, [r7, #12]
   119a0:	60b9      	str	r1, [r7, #8]
   119a2:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
   119a4:	68fb      	ldr	r3, [r7, #12]
   119a6:	2b00      	cmp	r3, #0
   119a8:	d109      	bne.n	119be <vTaskPlaceOnUnorderedEventList+0x26>
   119aa:	f04f 0328 	mov.w	r3, #40	; 0x28
   119ae:	f383 8811 	msr	BASEPRI, r3
   119b2:	f3bf 8f6f 	isb	sy
   119b6:	f3bf 8f4f 	dsb	sy
   119ba:	613b      	str	r3, [r7, #16]
   119bc:	e7fe      	b.n	119bc <vTaskPlaceOnUnorderedEventList+0x24>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
   119be:	f243 0394 	movw	r3, #12436	; 0x3094
   119c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   119c6:	681b      	ldr	r3, [r3, #0]
   119c8:	2b00      	cmp	r3, #0
   119ca:	d109      	bne.n	119e0 <vTaskPlaceOnUnorderedEventList+0x48>
   119cc:	f04f 0328 	mov.w	r3, #40	; 0x28
   119d0:	f383 8811 	msr	BASEPRI, r3
   119d4:	f3bf 8f6f 	isb	sy
   119d8:	f3bf 8f4f 	dsb	sy
   119dc:	617b      	str	r3, [r7, #20]
   119de:	e7fe      	b.n	119de <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
   119e0:	f642 7394 	movw	r3, #12180	; 0x2f94
   119e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   119e8:	681b      	ldr	r3, [r3, #0]
   119ea:	68ba      	ldr	r2, [r7, #8]
   119ec:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
   119f0:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
   119f2:	f642 7394 	movw	r3, #12180	; 0x2f94
   119f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   119fa:	681b      	ldr	r3, [r3, #0]
   119fc:	f103 0318 	add.w	r3, r3, #24
   11a00:	68f8      	ldr	r0, [r7, #12]
   11a02:	4619      	mov	r1, r3
   11a04:	f7fd fa28 	bl	ee58 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
   11a08:	6878      	ldr	r0, [r7, #4]
   11a0a:	f04f 0101 	mov.w	r1, #1
   11a0e:	f001 fb29 	bl	13064 <prvAddCurrentTaskToDelayedList>
}
   11a12:	f107 0718 	add.w	r7, r7, #24
   11a16:	46bd      	mov	sp, r7
   11a18:	bd80      	pop	{r7, pc}
   11a1a:	bf00      	nop

00011a1c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
   11a1c:	b580      	push	{r7, lr}
   11a1e:	b086      	sub	sp, #24
   11a20:	af00      	add	r7, sp, #0
   11a22:	60f8      	str	r0, [r7, #12]
   11a24:	60b9      	str	r1, [r7, #8]
   11a26:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
   11a28:	68fb      	ldr	r3, [r7, #12]
   11a2a:	2b00      	cmp	r3, #0
   11a2c:	d109      	bne.n	11a42 <vTaskPlaceOnEventListRestricted+0x26>
   11a2e:	f04f 0328 	mov.w	r3, #40	; 0x28
   11a32:	f383 8811 	msr	BASEPRI, r3
   11a36:	f3bf 8f6f 	isb	sy
   11a3a:	f3bf 8f4f 	dsb	sy
   11a3e:	617b      	str	r3, [r7, #20]
   11a40:	e7fe      	b.n	11a40 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
   11a42:	f642 7394 	movw	r3, #12180	; 0x2f94
   11a46:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a4a:	681b      	ldr	r3, [r3, #0]
   11a4c:	f103 0318 	add.w	r3, r3, #24
   11a50:	68f8      	ldr	r0, [r7, #12]
   11a52:	4619      	mov	r1, r3
   11a54:	f7fd fa00 	bl	ee58 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
   11a58:	687b      	ldr	r3, [r7, #4]
   11a5a:	2b00      	cmp	r3, #0
   11a5c:	d002      	beq.n	11a64 <vTaskPlaceOnEventListRestricted+0x48>
		{
			xTicksToWait = portMAX_DELAY;
   11a5e:	f04f 33ff 	mov.w	r3, #4294967295
   11a62:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
   11a64:	68b8      	ldr	r0, [r7, #8]
   11a66:	6879      	ldr	r1, [r7, #4]
   11a68:	f001 fafc 	bl	13064 <prvAddCurrentTaskToDelayedList>
	}
   11a6c:	f107 0718 	add.w	r7, r7, #24
   11a70:	46bd      	mov	sp, r7
   11a72:	bd80      	pop	{r7, pc}

00011a74 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
   11a74:	b580      	push	{r7, lr}
   11a76:	b086      	sub	sp, #24
   11a78:	af00      	add	r7, sp, #0
   11a7a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   11a7c:	687b      	ldr	r3, [r7, #4]
   11a7e:	68db      	ldr	r3, [r3, #12]
   11a80:	68db      	ldr	r3, [r3, #12]
   11a82:	60fb      	str	r3, [r7, #12]
	configASSERT( pxUnblockedTCB );
   11a84:	68fb      	ldr	r3, [r7, #12]
   11a86:	2b00      	cmp	r3, #0
   11a88:	d109      	bne.n	11a9e <xTaskRemoveFromEventList+0x2a>
   11a8a:	f04f 0328 	mov.w	r3, #40	; 0x28
   11a8e:	f383 8811 	msr	BASEPRI, r3
   11a92:	f3bf 8f6f 	isb	sy
   11a96:	f3bf 8f4f 	dsb	sy
   11a9a:	617b      	str	r3, [r7, #20]
   11a9c:	e7fe      	b.n	11a9c <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   11a9e:	68fb      	ldr	r3, [r7, #12]
   11aa0:	f103 0318 	add.w	r3, r3, #24
   11aa4:	4618      	mov	r0, r3
   11aa6:	f7fd fa35 	bl	ef14 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   11aaa:	f243 0394 	movw	r3, #12436	; 0x3094
   11aae:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11ab2:	681b      	ldr	r3, [r3, #0]
   11ab4:	2b00      	cmp	r3, #0
   11ab6:	d12d      	bne.n	11b14 <xTaskRemoveFromEventList+0xa0>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
   11ab8:	68fb      	ldr	r3, [r7, #12]
   11aba:	f103 0304 	add.w	r3, r3, #4
   11abe:	4618      	mov	r0, r3
   11ac0:	f7fd fa28 	bl	ef14 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
   11ac4:	68fb      	ldr	r3, [r7, #12]
   11ac6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11ac8:	f04f 0201 	mov.w	r2, #1
   11acc:	fa02 f203 	lsl.w	r2, r2, r3
   11ad0:	f243 0374 	movw	r3, #12404	; 0x3074
   11ad4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11ad8:	681b      	ldr	r3, [r3, #0]
   11ada:	ea42 0203 	orr.w	r2, r2, r3
   11ade:	f243 0374 	movw	r3, #12404	; 0x3074
   11ae2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11ae6:	601a      	str	r2, [r3, #0]
   11ae8:	68fb      	ldr	r3, [r7, #12]
   11aea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11aec:	4613      	mov	r3, r2
   11aee:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11af2:	4413      	add	r3, r2
   11af4:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11af8:	461a      	mov	r2, r3
   11afa:	f642 7398 	movw	r3, #12184	; 0x2f98
   11afe:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11b02:	441a      	add	r2, r3
   11b04:	68fb      	ldr	r3, [r7, #12]
   11b06:	f103 0304 	add.w	r3, r3, #4
   11b0a:	4610      	mov	r0, r2
   11b0c:	4619      	mov	r1, r3
   11b0e:	f7fd f9a3 	bl	ee58 <vListInsertEnd>
   11b12:	e009      	b.n	11b28 <xTaskRemoveFromEventList+0xb4>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   11b14:	68fb      	ldr	r3, [r7, #12]
   11b16:	f103 0318 	add.w	r3, r3, #24
   11b1a:	f243 002c 	movw	r0, #12332	; 0x302c
   11b1e:	f2c2 0000 	movt	r0, #8192	; 0x2000
   11b22:	4619      	mov	r1, r3
   11b24:	f7fd f998 	bl	ee58 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
   11b28:	68fb      	ldr	r3, [r7, #12]
   11b2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11b2c:	f642 7394 	movw	r3, #12180	; 0x2f94
   11b30:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11b34:	681b      	ldr	r3, [r3, #0]
   11b36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11b38:	429a      	cmp	r2, r3
   11b3a:	d90a      	bls.n	11b52 <xTaskRemoveFromEventList+0xde>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
   11b3c:	f04f 0301 	mov.w	r3, #1
   11b40:	613b      	str	r3, [r7, #16]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
   11b42:	f243 0380 	movw	r3, #12416	; 0x3080
   11b46:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11b4a:	f04f 0201 	mov.w	r2, #1
   11b4e:	601a      	str	r2, [r3, #0]
   11b50:	e002      	b.n	11b58 <xTaskRemoveFromEventList+0xe4>
	}
	else
	{
		xReturn = pdFALSE;
   11b52:	f04f 0300 	mov.w	r3, #0
   11b56:	613b      	str	r3, [r7, #16]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
   11b58:	693b      	ldr	r3, [r7, #16]
}
   11b5a:	4618      	mov	r0, r3
   11b5c:	f107 0718 	add.w	r7, r7, #24
   11b60:	46bd      	mov	sp, r7
   11b62:	bd80      	pop	{r7, pc}

00011b64 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
   11b64:	b580      	push	{r7, lr}
   11b66:	b086      	sub	sp, #24
   11b68:	af00      	add	r7, sp, #0
   11b6a:	6078      	str	r0, [r7, #4]
   11b6c:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
   11b6e:	f243 0394 	movw	r3, #12436	; 0x3094
   11b72:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11b76:	681b      	ldr	r3, [r3, #0]
   11b78:	2b00      	cmp	r3, #0
   11b7a:	d109      	bne.n	11b90 <vTaskRemoveFromUnorderedEventList+0x2c>
   11b7c:	f04f 0328 	mov.w	r3, #40	; 0x28
   11b80:	f383 8811 	msr	BASEPRI, r3
   11b84:	f3bf 8f6f 	isb	sy
   11b88:	f3bf 8f4f 	dsb	sy
   11b8c:	613b      	str	r3, [r7, #16]
   11b8e:	e7fe      	b.n	11b8e <vTaskRemoveFromUnorderedEventList+0x2a>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
   11b90:	683b      	ldr	r3, [r7, #0]
   11b92:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
   11b96:	687b      	ldr	r3, [r7, #4]
   11b98:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   11b9a:	687b      	ldr	r3, [r7, #4]
   11b9c:	68db      	ldr	r3, [r3, #12]
   11b9e:	60fb      	str	r3, [r7, #12]
	configASSERT( pxUnblockedTCB );
   11ba0:	68fb      	ldr	r3, [r7, #12]
   11ba2:	2b00      	cmp	r3, #0
   11ba4:	d109      	bne.n	11bba <vTaskRemoveFromUnorderedEventList+0x56>
   11ba6:	f04f 0328 	mov.w	r3, #40	; 0x28
   11baa:	f383 8811 	msr	BASEPRI, r3
   11bae:	f3bf 8f6f 	isb	sy
   11bb2:	f3bf 8f4f 	dsb	sy
   11bb6:	617b      	str	r3, [r7, #20]
   11bb8:	e7fe      	b.n	11bb8 <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
   11bba:	6878      	ldr	r0, [r7, #4]
   11bbc:	f7fd f9aa 	bl	ef14 <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
   11bc0:	68fb      	ldr	r3, [r7, #12]
   11bc2:	f103 0304 	add.w	r3, r3, #4
   11bc6:	4618      	mov	r0, r3
   11bc8:	f7fd f9a4 	bl	ef14 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
   11bcc:	68fb      	ldr	r3, [r7, #12]
   11bce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11bd0:	f04f 0201 	mov.w	r2, #1
   11bd4:	fa02 f203 	lsl.w	r2, r2, r3
   11bd8:	f243 0374 	movw	r3, #12404	; 0x3074
   11bdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11be0:	681b      	ldr	r3, [r3, #0]
   11be2:	ea42 0203 	orr.w	r2, r2, r3
   11be6:	f243 0374 	movw	r3, #12404	; 0x3074
   11bea:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11bee:	601a      	str	r2, [r3, #0]
   11bf0:	68fb      	ldr	r3, [r7, #12]
   11bf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11bf4:	4613      	mov	r3, r2
   11bf6:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11bfa:	4413      	add	r3, r2
   11bfc:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11c00:	461a      	mov	r2, r3
   11c02:	f642 7398 	movw	r3, #12184	; 0x2f98
   11c06:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c0a:	441a      	add	r2, r3
   11c0c:	68fb      	ldr	r3, [r7, #12]
   11c0e:	f103 0304 	add.w	r3, r3, #4
   11c12:	4610      	mov	r0, r2
   11c14:	4619      	mov	r1, r3
   11c16:	f7fd f91f 	bl	ee58 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
   11c1a:	68fb      	ldr	r3, [r7, #12]
   11c1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11c1e:	f642 7394 	movw	r3, #12180	; 0x2f94
   11c22:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c26:	681b      	ldr	r3, [r3, #0]
   11c28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11c2a:	429a      	cmp	r2, r3
   11c2c:	d906      	bls.n	11c3c <vTaskRemoveFromUnorderedEventList+0xd8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
   11c2e:	f243 0380 	movw	r3, #12416	; 0x3080
   11c32:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c36:	f04f 0201 	mov.w	r2, #1
   11c3a:	601a      	str	r2, [r3, #0]
	}
}
   11c3c:	f107 0718 	add.w	r7, r7, #24
   11c40:	46bd      	mov	sp, r7
   11c42:	bd80      	pop	{r7, pc}

00011c44 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
   11c44:	b580      	push	{r7, lr}
   11c46:	b084      	sub	sp, #16
   11c48:	af00      	add	r7, sp, #0
   11c4a:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
   11c4c:	687b      	ldr	r3, [r7, #4]
   11c4e:	2b00      	cmp	r3, #0
   11c50:	d109      	bne.n	11c66 <vTaskSetTimeOutState+0x22>
   11c52:	f04f 0328 	mov.w	r3, #40	; 0x28
   11c56:	f383 8811 	msr	BASEPRI, r3
   11c5a:	f3bf 8f6f 	isb	sy
   11c5e:	f3bf 8f4f 	dsb	sy
   11c62:	60fb      	str	r3, [r7, #12]
   11c64:	e7fe      	b.n	11c64 <vTaskSetTimeOutState+0x20>
	taskENTER_CRITICAL();
   11c66:	f002 f997 	bl	13f98 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
   11c6a:	f243 0384 	movw	r3, #12420	; 0x3084
   11c6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c72:	681a      	ldr	r2, [r3, #0]
   11c74:	687b      	ldr	r3, [r7, #4]
   11c76:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
   11c78:	f243 0370 	movw	r3, #12400	; 0x3070
   11c7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c80:	681a      	ldr	r2, [r3, #0]
   11c82:	687b      	ldr	r3, [r7, #4]
   11c84:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
   11c86:	f002 f9bf 	bl	14008 <vPortExitCritical>
}
   11c8a:	f107 0710 	add.w	r7, r7, #16
   11c8e:	46bd      	mov	sp, r7
   11c90:	bd80      	pop	{r7, pc}
   11c92:	bf00      	nop

00011c94 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
   11c94:	b480      	push	{r7}
   11c96:	b083      	sub	sp, #12
   11c98:	af00      	add	r7, sp, #0
   11c9a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   11c9c:	f243 0384 	movw	r3, #12420	; 0x3084
   11ca0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11ca4:	681a      	ldr	r2, [r3, #0]
   11ca6:	687b      	ldr	r3, [r7, #4]
   11ca8:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   11caa:	f243 0370 	movw	r3, #12400	; 0x3070
   11cae:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11cb2:	681a      	ldr	r2, [r3, #0]
   11cb4:	687b      	ldr	r3, [r7, #4]
   11cb6:	605a      	str	r2, [r3, #4]
}
   11cb8:	f107 070c 	add.w	r7, r7, #12
   11cbc:	46bd      	mov	sp, r7
   11cbe:	bc80      	pop	{r7}
   11cc0:	4770      	bx	lr
   11cc2:	bf00      	nop

00011cc4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
   11cc4:	b580      	push	{r7, lr}
   11cc6:	b088      	sub	sp, #32
   11cc8:	af00      	add	r7, sp, #0
   11cca:	6078      	str	r0, [r7, #4]
   11ccc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
   11cce:	687b      	ldr	r3, [r7, #4]
   11cd0:	2b00      	cmp	r3, #0
   11cd2:	d109      	bne.n	11ce8 <xTaskCheckForTimeOut+0x24>
   11cd4:	f04f 0328 	mov.w	r3, #40	; 0x28
   11cd8:	f383 8811 	msr	BASEPRI, r3
   11cdc:	f3bf 8f6f 	isb	sy
   11ce0:	f3bf 8f4f 	dsb	sy
   11ce4:	61bb      	str	r3, [r7, #24]
   11ce6:	e7fe      	b.n	11ce6 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
   11ce8:	683b      	ldr	r3, [r7, #0]
   11cea:	2b00      	cmp	r3, #0
   11cec:	d109      	bne.n	11d02 <xTaskCheckForTimeOut+0x3e>
   11cee:	f04f 0328 	mov.w	r3, #40	; 0x28
   11cf2:	f383 8811 	msr	BASEPRI, r3
   11cf6:	f3bf 8f6f 	isb	sy
   11cfa:	f3bf 8f4f 	dsb	sy
   11cfe:	61fb      	str	r3, [r7, #28]
   11d00:	e7fe      	b.n	11d00 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
   11d02:	f002 f949 	bl	13f98 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
   11d06:	f243 0370 	movw	r3, #12400	; 0x3070
   11d0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11d0e:	681b      	ldr	r3, [r3, #0]
   11d10:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
   11d12:	687b      	ldr	r3, [r7, #4]
   11d14:	685b      	ldr	r3, [r3, #4]
   11d16:	693a      	ldr	r2, [r7, #16]
   11d18:	ebc3 0302 	rsb	r3, r3, r2
   11d1c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
   11d1e:	683b      	ldr	r3, [r7, #0]
   11d20:	681b      	ldr	r3, [r3, #0]
   11d22:	f1b3 3fff 	cmp.w	r3, #4294967295
   11d26:	d103      	bne.n	11d30 <xTaskCheckForTimeOut+0x6c>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
   11d28:	f04f 0300 	mov.w	r3, #0
   11d2c:	60fb      	str	r3, [r7, #12]
   11d2e:	e02b      	b.n	11d88 <xTaskCheckForTimeOut+0xc4>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
   11d30:	687b      	ldr	r3, [r7, #4]
   11d32:	681a      	ldr	r2, [r3, #0]
   11d34:	f243 0384 	movw	r3, #12420	; 0x3084
   11d38:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11d3c:	681b      	ldr	r3, [r3, #0]
   11d3e:	429a      	cmp	r2, r3
   11d40:	d008      	beq.n	11d54 <xTaskCheckForTimeOut+0x90>
   11d42:	687b      	ldr	r3, [r7, #4]
   11d44:	685a      	ldr	r2, [r3, #4]
   11d46:	693b      	ldr	r3, [r7, #16]
   11d48:	429a      	cmp	r2, r3
   11d4a:	d803      	bhi.n	11d54 <xTaskCheckForTimeOut+0x90>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
   11d4c:	f04f 0301 	mov.w	r3, #1
   11d50:	60fb      	str	r3, [r7, #12]
				xReturn = pdFALSE;
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
   11d52:	e019      	b.n	11d88 <xTaskCheckForTimeOut+0xc4>
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
   11d54:	683b      	ldr	r3, [r7, #0]
   11d56:	681a      	ldr	r2, [r3, #0]
   11d58:	697b      	ldr	r3, [r7, #20]
   11d5a:	429a      	cmp	r2, r3
   11d5c:	d90d      	bls.n	11d7a <xTaskCheckForTimeOut+0xb6>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
   11d5e:	683b      	ldr	r3, [r7, #0]
   11d60:	681a      	ldr	r2, [r3, #0]
   11d62:	697b      	ldr	r3, [r7, #20]
   11d64:	ebc3 0202 	rsb	r2, r3, r2
   11d68:	683b      	ldr	r3, [r7, #0]
   11d6a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
   11d6c:	6878      	ldr	r0, [r7, #4]
   11d6e:	f7ff ff91 	bl	11c94 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
   11d72:	f04f 0300 	mov.w	r3, #0
   11d76:	60fb      	str	r3, [r7, #12]
   11d78:	e006      	b.n	11d88 <xTaskCheckForTimeOut+0xc4>
		}
		else
		{
			*pxTicksToWait = 0;
   11d7a:	683b      	ldr	r3, [r7, #0]
   11d7c:	f04f 0200 	mov.w	r2, #0
   11d80:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
   11d82:	f04f 0301 	mov.w	r3, #1
   11d86:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   11d88:	f002 f93e 	bl	14008 <vPortExitCritical>

	return xReturn;
   11d8c:	68fb      	ldr	r3, [r7, #12]
}
   11d8e:	4618      	mov	r0, r3
   11d90:	f107 0720 	add.w	r7, r7, #32
   11d94:	46bd      	mov	sp, r7
   11d96:	bd80      	pop	{r7, pc}

00011d98 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
   11d98:	b480      	push	{r7}
   11d9a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
   11d9c:	f243 0380 	movw	r3, #12416	; 0x3080
   11da0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11da4:	f04f 0201 	mov.w	r2, #1
   11da8:	601a      	str	r2, [r3, #0]
}
   11daa:	46bd      	mov	sp, r7
   11dac:	bc80      	pop	{r7}
   11dae:	4770      	bx	lr

00011db0 <uxTaskGetTaskNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetTaskNumber( TaskHandle_t xTask )
	{
   11db0:	b480      	push	{r7}
   11db2:	b085      	sub	sp, #20
   11db4:	af00      	add	r7, sp, #0
   11db6:	6078      	str	r0, [r7, #4]
	UBaseType_t uxReturn;
	TCB_t const *pxTCB;

		if( xTask != NULL )
   11db8:	687b      	ldr	r3, [r7, #4]
   11dba:	2b00      	cmp	r3, #0
   11dbc:	d005      	beq.n	11dca <uxTaskGetTaskNumber+0x1a>
		{
			pxTCB = xTask;
   11dbe:	687b      	ldr	r3, [r7, #4]
   11dc0:	60fb      	str	r3, [r7, #12]
			uxReturn = pxTCB->uxTaskNumber;
   11dc2:	68fb      	ldr	r3, [r7, #12]
   11dc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   11dc6:	60bb      	str	r3, [r7, #8]
   11dc8:	e002      	b.n	11dd0 <uxTaskGetTaskNumber+0x20>
		}
		else
		{
			uxReturn = 0U;
   11dca:	f04f 0300 	mov.w	r3, #0
   11dce:	60bb      	str	r3, [r7, #8]
		}

		return uxReturn;
   11dd0:	68bb      	ldr	r3, [r7, #8]
	}
   11dd2:	4618      	mov	r0, r3
   11dd4:	f107 0714 	add.w	r7, r7, #20
   11dd8:	46bd      	mov	sp, r7
   11dda:	bc80      	pop	{r7}
   11ddc:	4770      	bx	lr
   11dde:	bf00      	nop

00011de0 <vTaskSetTaskNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vTaskSetTaskNumber( TaskHandle_t xTask, const UBaseType_t uxHandle )
	{
   11de0:	b480      	push	{r7}
   11de2:	b085      	sub	sp, #20
   11de4:	af00      	add	r7, sp, #0
   11de6:	6078      	str	r0, [r7, #4]
   11de8:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;

		if( xTask != NULL )
   11dea:	687b      	ldr	r3, [r7, #4]
   11dec:	2b00      	cmp	r3, #0
   11dee:	d004      	beq.n	11dfa <vTaskSetTaskNumber+0x1a>
		{
			pxTCB = xTask;
   11df0:	687b      	ldr	r3, [r7, #4]
   11df2:	60fb      	str	r3, [r7, #12]
			pxTCB->uxTaskNumber = uxHandle;
   11df4:	68fb      	ldr	r3, [r7, #12]
   11df6:	683a      	ldr	r2, [r7, #0]
   11df8:	645a      	str	r2, [r3, #68]	; 0x44
		}
	}
   11dfa:	f107 0714 	add.w	r7, r7, #20
   11dfe:	46bd      	mov	sp, r7
   11e00:	bc80      	pop	{r7}
   11e02:	4770      	bx	lr

00011e04 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
   11e04:	b580      	push	{r7, lr}
   11e06:	b082      	sub	sp, #8
   11e08:	af00      	add	r7, sp, #0
   11e0a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
   11e0c:	f000 f868 	bl	11ee0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
   11e10:	f642 7398 	movw	r3, #12184	; 0x2f98
   11e14:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11e18:	681b      	ldr	r3, [r3, #0]
   11e1a:	2b01      	cmp	r3, #1
   11e1c:	d90a      	bls.n	11e34 <prvIdleTask+0x30>
			{
				taskYIELD();
   11e1e:	f64e 5304 	movw	r3, #60676	; 0xed04
   11e22:	f2ce 0300 	movt	r3, #57344	; 0xe000
   11e26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   11e2a:	601a      	str	r2, [r3, #0]
   11e2c:	f3bf 8f4f 	dsb	sy
   11e30:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
   11e34:	f7ee feb6 	bl	ba4 <vApplicationIdleHook>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
   11e38:	e7e8      	b.n	11e0c <prvIdleTask+0x8>
   11e3a:	bf00      	nop

00011e3c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
   11e3c:	b580      	push	{r7, lr}
   11e3e:	b082      	sub	sp, #8
   11e40:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
   11e42:	f04f 0300 	mov.w	r3, #0
   11e46:	607b      	str	r3, [r7, #4]
   11e48:	e013      	b.n	11e72 <prvInitialiseTaskLists+0x36>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
   11e4a:	687a      	ldr	r2, [r7, #4]
   11e4c:	4613      	mov	r3, r2
   11e4e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11e52:	4413      	add	r3, r2
   11e54:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11e58:	461a      	mov	r2, r3
   11e5a:	f642 7398 	movw	r3, #12184	; 0x2f98
   11e5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11e62:	4413      	add	r3, r2
   11e64:	4618      	mov	r0, r3
   11e66:	f7fc ffc5 	bl	edf4 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
   11e6a:	687b      	ldr	r3, [r7, #4]
   11e6c:	f103 0301 	add.w	r3, r3, #1
   11e70:	607b      	str	r3, [r7, #4]
   11e72:	687b      	ldr	r3, [r7, #4]
   11e74:	2b04      	cmp	r3, #4
   11e76:	d9e8      	bls.n	11e4a <prvInitialiseTaskLists+0xe>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
   11e78:	f642 70fc 	movw	r0, #12284	; 0x2ffc
   11e7c:	f2c2 0000 	movt	r0, #8192	; 0x2000
   11e80:	f7fc ffb8 	bl	edf4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
   11e84:	f243 0010 	movw	r0, #12304	; 0x3010
   11e88:	f2c2 0000 	movt	r0, #8192	; 0x2000
   11e8c:	f7fc ffb2 	bl	edf4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
   11e90:	f243 002c 	movw	r0, #12332	; 0x302c
   11e94:	f2c2 0000 	movt	r0, #8192	; 0x2000
   11e98:	f7fc ffac 	bl	edf4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
   11e9c:	f243 0040 	movw	r0, #12352	; 0x3040
   11ea0:	f2c2 0000 	movt	r0, #8192	; 0x2000
   11ea4:	f7fc ffa6 	bl	edf4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
   11ea8:	f243 0058 	movw	r0, #12376	; 0x3058
   11eac:	f2c2 0000 	movt	r0, #8192	; 0x2000
   11eb0:	f7fc ffa0 	bl	edf4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   11eb4:	f243 0324 	movw	r3, #12324	; 0x3024
   11eb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11ebc:	f642 72fc 	movw	r2, #12284	; 0x2ffc
   11ec0:	f2c2 0200 	movt	r2, #8192	; 0x2000
   11ec4:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   11ec6:	f243 0328 	movw	r3, #12328	; 0x3028
   11eca:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11ece:	f243 0210 	movw	r2, #12304	; 0x3010
   11ed2:	f2c2 0200 	movt	r2, #8192	; 0x2000
   11ed6:	601a      	str	r2, [r3, #0]
}
   11ed8:	f107 0708 	add.w	r7, r7, #8
   11edc:	46bd      	mov	sp, r7
   11ede:	bd80      	pop	{r7, pc}

00011ee0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
   11ee0:	b580      	push	{r7, lr}
   11ee2:	b082      	sub	sp, #8
   11ee4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
   11ee6:	e02b      	b.n	11f40 <prvCheckTasksWaitingTermination+0x60>
		{
			taskENTER_CRITICAL();
   11ee8:	f002 f856 	bl	13f98 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   11eec:	f243 0340 	movw	r3, #12352	; 0x3040
   11ef0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11ef4:	68db      	ldr	r3, [r3, #12]
   11ef6:	68db      	ldr	r3, [r3, #12]
   11ef8:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   11efa:	687b      	ldr	r3, [r7, #4]
   11efc:	f103 0304 	add.w	r3, r3, #4
   11f00:	4618      	mov	r0, r3
   11f02:	f7fd f807 	bl	ef14 <uxListRemove>
				--uxCurrentNumberOfTasks;
   11f06:	f243 036c 	movw	r3, #12396	; 0x306c
   11f0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11f0e:	681b      	ldr	r3, [r3, #0]
   11f10:	f103 32ff 	add.w	r2, r3, #4294967295
   11f14:	f243 036c 	movw	r3, #12396	; 0x306c
   11f18:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11f1c:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
   11f1e:	f243 0354 	movw	r3, #12372	; 0x3054
   11f22:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11f26:	681b      	ldr	r3, [r3, #0]
   11f28:	f103 32ff 	add.w	r2, r3, #4294967295
   11f2c:	f243 0354 	movw	r3, #12372	; 0x3054
   11f30:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11f34:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
   11f36:	f002 f867 	bl	14008 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
   11f3a:	6878      	ldr	r0, [r7, #4]
   11f3c:	f000 f8f8 	bl	12130 <prvDeleteTCB>
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
   11f40:	f243 0354 	movw	r3, #12372	; 0x3054
   11f44:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11f48:	681b      	ldr	r3, [r3, #0]
   11f4a:	2b00      	cmp	r3, #0
   11f4c:	d1cc      	bne.n	11ee8 <prvCheckTasksWaitingTermination+0x8>

			prvDeleteTCB( pxTCB );
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
   11f4e:	f107 0708 	add.w	r7, r7, #8
   11f52:	46bd      	mov	sp, r7
   11f54:	bd80      	pop	{r7, pc}
   11f56:	bf00      	nop

00011f58 <vTaskGetInfo>:
/*-----------------------------------------------------------*/

#if( configUSE_TRACE_FACILITY == 1 )

	void vTaskGetInfo( TaskHandle_t xTask, TaskStatus_t *pxTaskStatus, BaseType_t xGetFreeStackSpace, eTaskState eState )
	{
   11f58:	b580      	push	{r7, lr}
   11f5a:	b086      	sub	sp, #24
   11f5c:	af00      	add	r7, sp, #0
   11f5e:	60f8      	str	r0, [r7, #12]
   11f60:	60b9      	str	r1, [r7, #8]
   11f62:	607a      	str	r2, [r7, #4]
   11f64:	70fb      	strb	r3, [r7, #3]
	TCB_t *pxTCB;

		/* xTask is NULL then get the state of the calling task. */
		pxTCB = prvGetTCBFromHandle( xTask );
   11f66:	68fb      	ldr	r3, [r7, #12]
   11f68:	2b00      	cmp	r3, #0
   11f6a:	d105      	bne.n	11f78 <vTaskGetInfo+0x20>
   11f6c:	f642 7394 	movw	r3, #12180	; 0x2f94
   11f70:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11f74:	681b      	ldr	r3, [r3, #0]
   11f76:	e000      	b.n	11f7a <vTaskGetInfo+0x22>
   11f78:	68fb      	ldr	r3, [r7, #12]
   11f7a:	617b      	str	r3, [r7, #20]

		pxTaskStatus->xHandle = ( TaskHandle_t ) pxTCB;
   11f7c:	68bb      	ldr	r3, [r7, #8]
   11f7e:	697a      	ldr	r2, [r7, #20]
   11f80:	601a      	str	r2, [r3, #0]
		pxTaskStatus->pcTaskName = ( const char * ) &( pxTCB->pcTaskName [ 0 ] );
   11f82:	697b      	ldr	r3, [r7, #20]
   11f84:	f103 0234 	add.w	r2, r3, #52	; 0x34
   11f88:	68bb      	ldr	r3, [r7, #8]
   11f8a:	605a      	str	r2, [r3, #4]
		pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
   11f8c:	697b      	ldr	r3, [r7, #20]
   11f8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11f90:	68bb      	ldr	r3, [r7, #8]
   11f92:	611a      	str	r2, [r3, #16]
		pxTaskStatus->pxStackBase = pxTCB->pxStack;
   11f94:	697b      	ldr	r3, [r7, #20]
   11f96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   11f98:	68bb      	ldr	r3, [r7, #8]
   11f9a:	61da      	str	r2, [r3, #28]
		pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
   11f9c:	697b      	ldr	r3, [r7, #20]
   11f9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
   11fa0:	68bb      	ldr	r3, [r7, #8]
   11fa2:	609a      	str	r2, [r3, #8]

		#if ( configUSE_MUTEXES == 1 )
		{
			pxTaskStatus->uxBasePriority = pxTCB->uxBasePriority;
   11fa4:	697b      	ldr	r3, [r7, #20]
   11fa6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   11fa8:	68bb      	ldr	r3, [r7, #8]
   11faa:	615a      	str	r2, [r3, #20]
		}
		#endif

		#if ( configGENERATE_RUN_TIME_STATS == 1 )
		{
			pxTaskStatus->ulRunTimeCounter = pxTCB->ulRunTimeCounter;
   11fac:	697b      	ldr	r3, [r7, #20]
   11fae:	6d1a      	ldr	r2, [r3, #80]	; 0x50
   11fb0:	68bb      	ldr	r3, [r7, #8]
   11fb2:	619a      	str	r2, [r3, #24]
		#endif

		/* Obtaining the task state is a little fiddly, so is only done if the
		value of eState passed into this function is eInvalid - otherwise the
		state is just set to whatever is passed in. */
		if( eState != eInvalid )
   11fb4:	78fb      	ldrb	r3, [r7, #3]
   11fb6:	2b05      	cmp	r3, #5
   11fb8:	d01f      	beq.n	11ffa <vTaskGetInfo+0xa2>
		{
			if( pxTCB == pxCurrentTCB )
   11fba:	f642 7394 	movw	r3, #12180	; 0x2f94
   11fbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11fc2:	681b      	ldr	r3, [r3, #0]
   11fc4:	697a      	ldr	r2, [r7, #20]
   11fc6:	429a      	cmp	r2, r3
   11fc8:	d104      	bne.n	11fd4 <vTaskGetInfo+0x7c>
			{
				pxTaskStatus->eCurrentState = eRunning;
   11fca:	68bb      	ldr	r3, [r7, #8]
   11fcc:	f04f 0200 	mov.w	r2, #0
   11fd0:	731a      	strb	r2, [r3, #12]
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
							{
								pxTaskStatus->eCurrentState = eBlocked;
							}
						}
						( void ) xTaskResumeAll();
   11fd2:	e01b      	b.n	1200c <vTaskGetInfo+0xb4>
			{
				pxTaskStatus->eCurrentState = eRunning;
			}
			else
			{
				pxTaskStatus->eCurrentState = eState;
   11fd4:	68bb      	ldr	r3, [r7, #8]
   11fd6:	78fa      	ldrb	r2, [r7, #3]
   11fd8:	731a      	strb	r2, [r3, #12]
				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* If the task is in the suspended list then there is a
					chance it is actually just blocked indefinitely - so really
					it should be reported as being in the Blocked state. */
					if( eState == eSuspended )
   11fda:	78fb      	ldrb	r3, [r7, #3]
   11fdc:	2b03      	cmp	r3, #3
   11fde:	d114      	bne.n	1200a <vTaskGetInfo+0xb2>
					{
						vTaskSuspendAll();
   11fe0:	f7ff f8f6 	bl	111d0 <vTaskSuspendAll>
						{
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   11fe4:	697b      	ldr	r3, [r7, #20]
   11fe6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   11fe8:	2b00      	cmp	r3, #0
   11fea:	d003      	beq.n	11ff4 <vTaskGetInfo+0x9c>
							{
								pxTaskStatus->eCurrentState = eBlocked;
   11fec:	68bb      	ldr	r3, [r7, #8]
   11fee:	f04f 0202 	mov.w	r2, #2
   11ff2:	731a      	strb	r2, [r3, #12]
							}
						}
						( void ) xTaskResumeAll();
   11ff4:	f7ff f8fe 	bl	111f4 <xTaskResumeAll>
   11ff8:	e008      	b.n	1200c <vTaskGetInfo+0xb4>
				#endif /* INCLUDE_vTaskSuspend */
			}
		}
		else
		{
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
   11ffa:	6978      	ldr	r0, [r7, #20]
   11ffc:	f7fe fd06 	bl	10a0c <eTaskGetState>
   12000:	4603      	mov	r3, r0
   12002:	461a      	mov	r2, r3
   12004:	68bb      	ldr	r3, [r7, #8]
   12006:	731a      	strb	r2, [r3, #12]
   12008:	e000      	b.n	1200c <vTaskGetInfo+0xb4>
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
							{
								pxTaskStatus->eCurrentState = eBlocked;
							}
						}
						( void ) xTaskResumeAll();
   1200a:	bf00      	nop
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
		}

		/* Obtaining the stack space takes some time, so the xGetFreeStackSpace
		parameter is provided to allow it to be skipped. */
		if( xGetFreeStackSpace != pdFALSE )
   1200c:	687b      	ldr	r3, [r7, #4]
   1200e:	2b00      	cmp	r3, #0
   12010:	d009      	beq.n	12026 <vTaskGetInfo+0xce>
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxEndOfStack );
			}
			#else
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxStack );
   12012:	697b      	ldr	r3, [r7, #20]
   12014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   12016:	4618      	mov	r0, r3
   12018:	f000 f86a 	bl	120f0 <prvTaskCheckFreeStackSpace>
   1201c:	4603      	mov	r3, r0
   1201e:	461a      	mov	r2, r3
   12020:	68bb      	ldr	r3, [r7, #8]
   12022:	841a      	strh	r2, [r3, #32]
   12024:	e003      	b.n	1202e <vTaskGetInfo+0xd6>
			}
			#endif
		}
		else
		{
			pxTaskStatus->usStackHighWaterMark = 0;
   12026:	68bb      	ldr	r3, [r7, #8]
   12028:	f04f 0200 	mov.w	r2, #0
   1202c:	841a      	strh	r2, [r3, #32]
		}
	}
   1202e:	f107 0718 	add.w	r7, r7, #24
   12032:	46bd      	mov	sp, r7
   12034:	bd80      	pop	{r7, pc}
   12036:	bf00      	nop

00012038 <prvListTasksWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static UBaseType_t prvListTasksWithinSingleList( TaskStatus_t *pxTaskStatusArray, List_t *pxList, eTaskState eState )
	{
   12038:	b580      	push	{r7, lr}
   1203a:	b08a      	sub	sp, #40	; 0x28
   1203c:	af00      	add	r7, sp, #0
   1203e:	60f8      	str	r0, [r7, #12]
   12040:	60b9      	str	r1, [r7, #8]
   12042:	4613      	mov	r3, r2
   12044:	71fb      	strb	r3, [r7, #7]
	configLIST_VOLATILE TCB_t *pxNextTCB, *pxFirstTCB;
	UBaseType_t uxTask = 0;
   12046:	f04f 0300 	mov.w	r3, #0
   1204a:	61fb      	str	r3, [r7, #28]

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
   1204c:	68bb      	ldr	r3, [r7, #8]
   1204e:	681b      	ldr	r3, [r3, #0]
   12050:	2b00      	cmp	r3, #0
   12052:	d046      	beq.n	120e2 <prvListTasksWithinSingleList+0xaa>
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   12054:	68bb      	ldr	r3, [r7, #8]
   12056:	623b      	str	r3, [r7, #32]
   12058:	6a3b      	ldr	r3, [r7, #32]
   1205a:	685b      	ldr	r3, [r3, #4]
   1205c:	685a      	ldr	r2, [r3, #4]
   1205e:	6a3b      	ldr	r3, [r7, #32]
   12060:	605a      	str	r2, [r3, #4]
   12062:	6a3b      	ldr	r3, [r7, #32]
   12064:	685a      	ldr	r2, [r3, #4]
   12066:	6a3b      	ldr	r3, [r7, #32]
   12068:	f103 0308 	add.w	r3, r3, #8
   1206c:	429a      	cmp	r2, r3
   1206e:	d104      	bne.n	1207a <prvListTasksWithinSingleList+0x42>
   12070:	6a3b      	ldr	r3, [r7, #32]
   12072:	685b      	ldr	r3, [r3, #4]
   12074:	685a      	ldr	r2, [r3, #4]
   12076:	6a3b      	ldr	r3, [r7, #32]
   12078:	605a      	str	r2, [r3, #4]
   1207a:	6a3b      	ldr	r3, [r7, #32]
   1207c:	685b      	ldr	r3, [r3, #4]
   1207e:	68db      	ldr	r3, [r3, #12]
   12080:	61bb      	str	r3, [r7, #24]
			pxTaskStatusArray array for each task that is referenced from
			pxList.  See the definition of TaskStatus_t in task.h for the
			meaning of each TaskStatus_t structure member. */
			do
			{
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   12082:	68bb      	ldr	r3, [r7, #8]
   12084:	627b      	str	r3, [r7, #36]	; 0x24
   12086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   12088:	685b      	ldr	r3, [r3, #4]
   1208a:	685a      	ldr	r2, [r3, #4]
   1208c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1208e:	605a      	str	r2, [r3, #4]
   12090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   12092:	685a      	ldr	r2, [r3, #4]
   12094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   12096:	f103 0308 	add.w	r3, r3, #8
   1209a:	429a      	cmp	r2, r3
   1209c:	d104      	bne.n	120a8 <prvListTasksWithinSingleList+0x70>
   1209e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   120a0:	685b      	ldr	r3, [r3, #4]
   120a2:	685a      	ldr	r2, [r3, #4]
   120a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   120a6:	605a      	str	r2, [r3, #4]
   120a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   120aa:	685b      	ldr	r3, [r3, #4]
   120ac:	68db      	ldr	r3, [r3, #12]
   120ae:	617b      	str	r3, [r7, #20]
				vTaskGetInfo( ( TaskHandle_t ) pxNextTCB, &( pxTaskStatusArray[ uxTask ] ), pdTRUE, eState );
   120b0:	69fa      	ldr	r2, [r7, #28]
   120b2:	4613      	mov	r3, r2
   120b4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   120b8:	4413      	add	r3, r2
   120ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
   120be:	461a      	mov	r2, r3
   120c0:	68fb      	ldr	r3, [r7, #12]
   120c2:	441a      	add	r2, r3
   120c4:	79fb      	ldrb	r3, [r7, #7]
   120c6:	6978      	ldr	r0, [r7, #20]
   120c8:	4611      	mov	r1, r2
   120ca:	f04f 0201 	mov.w	r2, #1
   120ce:	f7ff ff43 	bl	11f58 <vTaskGetInfo>
				uxTask++;
   120d2:	69fb      	ldr	r3, [r7, #28]
   120d4:	f103 0301 	add.w	r3, r3, #1
   120d8:	61fb      	str	r3, [r7, #28]
			} while( pxNextTCB != pxFirstTCB );
   120da:	697a      	ldr	r2, [r7, #20]
   120dc:	69bb      	ldr	r3, [r7, #24]
   120de:	429a      	cmp	r2, r3
   120e0:	d1cf      	bne.n	12082 <prvListTasksWithinSingleList+0x4a>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return uxTask;
   120e2:	69fb      	ldr	r3, [r7, #28]
	}
   120e4:	4618      	mov	r0, r3
   120e6:	f107 0728 	add.w	r7, r7, #40	; 0x28
   120ea:	46bd      	mov	sp, r7
   120ec:	bd80      	pop	{r7, pc}
   120ee:	bf00      	nop

000120f0 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
   120f0:	b480      	push	{r7}
   120f2:	b085      	sub	sp, #20
   120f4:	af00      	add	r7, sp, #0
   120f6:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
   120f8:	f04f 0300 	mov.w	r3, #0
   120fc:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
   120fe:	e007      	b.n	12110 <prvTaskCheckFreeStackSpace+0x20>
		{
			pucStackByte -= portSTACK_GROWTH;
   12100:	687b      	ldr	r3, [r7, #4]
   12102:	f103 0301 	add.w	r3, r3, #1
   12106:	607b      	str	r3, [r7, #4]
			ulCount++;
   12108:	68fb      	ldr	r3, [r7, #12]
   1210a:	f103 0301 	add.w	r3, r3, #1
   1210e:	60fb      	str	r3, [r7, #12]

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
   12110:	687b      	ldr	r3, [r7, #4]
   12112:	781b      	ldrb	r3, [r3, #0]
   12114:	2ba5      	cmp	r3, #165	; 0xa5
   12116:	d0f3      	beq.n	12100 <prvTaskCheckFreeStackSpace+0x10>
		{
			pucStackByte -= portSTACK_GROWTH;
			ulCount++;
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
   12118:	68fb      	ldr	r3, [r7, #12]
   1211a:	ea4f 0393 	mov.w	r3, r3, lsr #2
   1211e:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
   12120:	68fb      	ldr	r3, [r7, #12]
   12122:	b29b      	uxth	r3, r3
	}
   12124:	4618      	mov	r0, r3
   12126:	f107 0714 	add.w	r7, r7, #20
   1212a:	46bd      	mov	sp, r7
   1212c:	bc80      	pop	{r7}
   1212e:	4770      	bx	lr

00012130 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
   12130:	b580      	push	{r7, lr}
   12132:	b082      	sub	sp, #8
   12134:	af00      	add	r7, sp, #0
   12136:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
   12138:	687b      	ldr	r3, [r7, #4]
   1213a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   1213c:	4618      	mov	r0, r3
   1213e:	f001 fd61 	bl	13c04 <vPortFree>
			vPortFree( pxTCB );
   12142:	6878      	ldr	r0, [r7, #4]
   12144:	f001 fd5e 	bl	13c04 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
   12148:	f107 0708 	add.w	r7, r7, #8
   1214c:	46bd      	mov	sp, r7
   1214e:	bd80      	pop	{r7, pc}

00012150 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
   12150:	b480      	push	{r7}
   12152:	b083      	sub	sp, #12
   12154:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   12156:	f243 0324 	movw	r3, #12324	; 0x3024
   1215a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1215e:	681b      	ldr	r3, [r3, #0]
   12160:	681b      	ldr	r3, [r3, #0]
   12162:	2b00      	cmp	r3, #0
   12164:	d107      	bne.n	12176 <prvResetNextTaskUnblockTime+0x26>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
   12166:	f243 038c 	movw	r3, #12428	; 0x308c
   1216a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1216e:	f04f 32ff 	mov.w	r2, #4294967295
   12172:	601a      	str	r2, [r3, #0]
   12174:	e00e      	b.n	12194 <prvResetNextTaskUnblockTime+0x44>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   12176:	f243 0324 	movw	r3, #12324	; 0x3024
   1217a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1217e:	681b      	ldr	r3, [r3, #0]
   12180:	68db      	ldr	r3, [r3, #12]
   12182:	68db      	ldr	r3, [r3, #12]
   12184:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
   12186:	687b      	ldr	r3, [r7, #4]
   12188:	685a      	ldr	r2, [r3, #4]
   1218a:	f243 038c 	movw	r3, #12428	; 0x308c
   1218e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12192:	601a      	str	r2, [r3, #0]
	}
}
   12194:	f107 070c 	add.w	r7, r7, #12
   12198:	46bd      	mov	sp, r7
   1219a:	bc80      	pop	{r7}
   1219c:	4770      	bx	lr
   1219e:	bf00      	nop

000121a0 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
   121a0:	b480      	push	{r7}
   121a2:	b083      	sub	sp, #12
   121a4:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
   121a6:	f642 7394 	movw	r3, #12180	; 0x2f94
   121aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   121ae:	681b      	ldr	r3, [r3, #0]
   121b0:	607b      	str	r3, [r7, #4]

		return xReturn;
   121b2:	687b      	ldr	r3, [r7, #4]
	}
   121b4:	4618      	mov	r0, r3
   121b6:	f107 070c 	add.w	r7, r7, #12
   121ba:	46bd      	mov	sp, r7
   121bc:	bc80      	pop	{r7}
   121be:	4770      	bx	lr

000121c0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
   121c0:	b480      	push	{r7}
   121c2:	b083      	sub	sp, #12
   121c4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
   121c6:	f243 0378 	movw	r3, #12408	; 0x3078
   121ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
   121ce:	681b      	ldr	r3, [r3, #0]
   121d0:	2b00      	cmp	r3, #0
   121d2:	d103      	bne.n	121dc <xTaskGetSchedulerState+0x1c>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
   121d4:	f04f 0301 	mov.w	r3, #1
   121d8:	607b      	str	r3, [r7, #4]
   121da:	e00d      	b.n	121f8 <xTaskGetSchedulerState+0x38>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   121dc:	f243 0394 	movw	r3, #12436	; 0x3094
   121e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   121e4:	681b      	ldr	r3, [r3, #0]
   121e6:	2b00      	cmp	r3, #0
   121e8:	d103      	bne.n	121f2 <xTaskGetSchedulerState+0x32>
			{
				xReturn = taskSCHEDULER_RUNNING;
   121ea:	f04f 0302 	mov.w	r3, #2
   121ee:	607b      	str	r3, [r7, #4]
   121f0:	e002      	b.n	121f8 <xTaskGetSchedulerState+0x38>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
   121f2:	f04f 0300 	mov.w	r3, #0
   121f6:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
   121f8:	687b      	ldr	r3, [r7, #4]
	}
   121fa:	4618      	mov	r0, r3
   121fc:	f107 070c 	add.w	r7, r7, #12
   12200:	46bd      	mov	sp, r7
   12202:	bc80      	pop	{r7}
   12204:	4770      	bx	lr
   12206:	bf00      	nop

00012208 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
   12208:	b580      	push	{r7, lr}
   1220a:	b084      	sub	sp, #16
   1220c:	af00      	add	r7, sp, #0
   1220e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
   12210:	687b      	ldr	r3, [r7, #4]
   12212:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
   12214:	f04f 0300 	mov.w	r3, #0
   12218:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
   1221a:	687b      	ldr	r3, [r7, #4]
   1221c:	2b00      	cmp	r3, #0
   1221e:	f000 80a2 	beq.w	12366 <xTaskPriorityInherit+0x15e>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
   12222:	68bb      	ldr	r3, [r7, #8]
   12224:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12226:	f642 7394 	movw	r3, #12180	; 0x2f94
   1222a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1222e:	681b      	ldr	r3, [r3, #0]
   12230:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12232:	429a      	cmp	r2, r3
   12234:	f080 808a 	bcs.w	1234c <xTaskPriorityInherit+0x144>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
   12238:	68bb      	ldr	r3, [r7, #8]
   1223a:	699b      	ldr	r3, [r3, #24]
   1223c:	2b00      	cmp	r3, #0
   1223e:	db09      	blt.n	12254 <xTaskPriorityInherit+0x4c>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   12240:	f642 7394 	movw	r3, #12180	; 0x2f94
   12244:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12248:	681b      	ldr	r3, [r3, #0]
   1224a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1224c:	f1c3 0205 	rsb	r2, r3, #5
   12250:	68bb      	ldr	r3, [r7, #8]
   12252:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
   12254:	68bb      	ldr	r3, [r7, #8]
   12256:	6959      	ldr	r1, [r3, #20]
   12258:	68bb      	ldr	r3, [r7, #8]
   1225a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1225c:	4613      	mov	r3, r2
   1225e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12262:	4413      	add	r3, r2
   12264:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12268:	461a      	mov	r2, r3
   1226a:	f642 7398 	movw	r3, #12184	; 0x2f98
   1226e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12272:	4413      	add	r3, r2
   12274:	4299      	cmp	r1, r3
   12276:	d15d      	bne.n	12334 <xTaskPriorityInherit+0x12c>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   12278:	68bb      	ldr	r3, [r7, #8]
   1227a:	f103 0304 	add.w	r3, r3, #4
   1227e:	4618      	mov	r0, r3
   12280:	f7fc fe48 	bl	ef14 <uxListRemove>
   12284:	4603      	mov	r3, r0
   12286:	2b00      	cmp	r3, #0
   12288:	d124      	bne.n	122d4 <xTaskPriorityInherit+0xcc>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
   1228a:	68bb      	ldr	r3, [r7, #8]
   1228c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1228e:	4613      	mov	r3, r2
   12290:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12294:	4413      	add	r3, r2
   12296:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1229a:	461a      	mov	r2, r3
   1229c:	f642 7398 	movw	r3, #12184	; 0x2f98
   122a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   122a4:	4413      	add	r3, r2
   122a6:	681b      	ldr	r3, [r3, #0]
   122a8:	2b00      	cmp	r3, #0
   122aa:	d113      	bne.n	122d4 <xTaskPriorityInherit+0xcc>
   122ac:	68bb      	ldr	r3, [r7, #8]
   122ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   122b0:	f04f 0201 	mov.w	r2, #1
   122b4:	fa02 f303 	lsl.w	r3, r2, r3
   122b8:	ea6f 0203 	mvn.w	r2, r3
   122bc:	f243 0374 	movw	r3, #12404	; 0x3074
   122c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   122c4:	681b      	ldr	r3, [r3, #0]
   122c6:	ea02 0203 	and.w	r2, r2, r3
   122ca:	f243 0374 	movw	r3, #12404	; 0x3074
   122ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
   122d2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
   122d4:	f642 7394 	movw	r3, #12180	; 0x2f94
   122d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   122dc:	681b      	ldr	r3, [r3, #0]
   122de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   122e0:	68bb      	ldr	r3, [r7, #8]
   122e2:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
   122e4:	68bb      	ldr	r3, [r7, #8]
   122e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   122e8:	f04f 0201 	mov.w	r2, #1
   122ec:	fa02 f203 	lsl.w	r2, r2, r3
   122f0:	f243 0374 	movw	r3, #12404	; 0x3074
   122f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   122f8:	681b      	ldr	r3, [r3, #0]
   122fa:	ea42 0203 	orr.w	r2, r2, r3
   122fe:	f243 0374 	movw	r3, #12404	; 0x3074
   12302:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12306:	601a      	str	r2, [r3, #0]
   12308:	68bb      	ldr	r3, [r7, #8]
   1230a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1230c:	4613      	mov	r3, r2
   1230e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12312:	4413      	add	r3, r2
   12314:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12318:	461a      	mov	r2, r3
   1231a:	f642 7398 	movw	r3, #12184	; 0x2f98
   1231e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12322:	441a      	add	r2, r3
   12324:	68bb      	ldr	r3, [r7, #8]
   12326:	f103 0304 	add.w	r3, r3, #4
   1232a:	4610      	mov	r0, r2
   1232c:	4619      	mov	r1, r3
   1232e:	f7fc fd93 	bl	ee58 <vListInsertEnd>
   12332:	e007      	b.n	12344 <xTaskPriorityInherit+0x13c>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
   12334:	f642 7394 	movw	r3, #12180	; 0x2f94
   12338:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1233c:	681b      	ldr	r3, [r3, #0]
   1233e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12340:	68bb      	ldr	r3, [r7, #8]
   12342:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
   12344:	f04f 0301 	mov.w	r3, #1
   12348:	60fb      	str	r3, [r7, #12]
   1234a:	e00c      	b.n	12366 <xTaskPriorityInherit+0x15e>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
   1234c:	68bb      	ldr	r3, [r7, #8]
   1234e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   12350:	f642 7394 	movw	r3, #12180	; 0x2f94
   12354:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12358:	681b      	ldr	r3, [r3, #0]
   1235a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1235c:	429a      	cmp	r2, r3
   1235e:	d202      	bcs.n	12366 <xTaskPriorityInherit+0x15e>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
   12360:	f04f 0301 	mov.w	r3, #1
   12364:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
   12366:	68fb      	ldr	r3, [r7, #12]
	}
   12368:	4618      	mov	r0, r3
   1236a:	f107 0710 	add.w	r7, r7, #16
   1236e:	46bd      	mov	sp, r7
   12370:	bd80      	pop	{r7, pc}
   12372:	bf00      	nop

00012374 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
   12374:	b580      	push	{r7, lr}
   12376:	b086      	sub	sp, #24
   12378:	af00      	add	r7, sp, #0
   1237a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
   1237c:	687b      	ldr	r3, [r7, #4]
   1237e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
   12380:	f04f 0300 	mov.w	r3, #0
   12384:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
   12386:	687b      	ldr	r3, [r7, #4]
   12388:	2b00      	cmp	r3, #0
   1238a:	f000 8092 	beq.w	124b2 <xTaskPriorityDisinherit+0x13e>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
   1238e:	f642 7394 	movw	r3, #12180	; 0x2f94
   12392:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12396:	681b      	ldr	r3, [r3, #0]
   12398:	68ba      	ldr	r2, [r7, #8]
   1239a:	429a      	cmp	r2, r3
   1239c:	d009      	beq.n	123b2 <xTaskPriorityDisinherit+0x3e>
   1239e:	f04f 0328 	mov.w	r3, #40	; 0x28
   123a2:	f383 8811 	msr	BASEPRI, r3
   123a6:	f3bf 8f6f 	isb	sy
   123aa:	f3bf 8f4f 	dsb	sy
   123ae:	613b      	str	r3, [r7, #16]
   123b0:	e7fe      	b.n	123b0 <xTaskPriorityDisinherit+0x3c>
			configASSERT( pxTCB->uxMutexesHeld );
   123b2:	68bb      	ldr	r3, [r7, #8]
   123b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   123b6:	2b00      	cmp	r3, #0
   123b8:	d109      	bne.n	123ce <xTaskPriorityDisinherit+0x5a>
   123ba:	f04f 0328 	mov.w	r3, #40	; 0x28
   123be:	f383 8811 	msr	BASEPRI, r3
   123c2:	f3bf 8f6f 	isb	sy
   123c6:	f3bf 8f4f 	dsb	sy
   123ca:	617b      	str	r3, [r7, #20]
   123cc:	e7fe      	b.n	123cc <xTaskPriorityDisinherit+0x58>
			( pxTCB->uxMutexesHeld )--;
   123ce:	68bb      	ldr	r3, [r7, #8]
   123d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   123d2:	f103 32ff 	add.w	r2, r3, #4294967295
   123d6:	68bb      	ldr	r3, [r7, #8]
   123d8:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   123da:	68bb      	ldr	r3, [r7, #8]
   123dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   123de:	68bb      	ldr	r3, [r7, #8]
   123e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   123e2:	429a      	cmp	r2, r3
   123e4:	d065      	beq.n	124b2 <xTaskPriorityDisinherit+0x13e>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
   123e6:	68bb      	ldr	r3, [r7, #8]
   123e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   123ea:	2b00      	cmp	r3, #0
   123ec:	d161      	bne.n	124b2 <xTaskPriorityDisinherit+0x13e>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   123ee:	68bb      	ldr	r3, [r7, #8]
   123f0:	f103 0304 	add.w	r3, r3, #4
   123f4:	4618      	mov	r0, r3
   123f6:	f7fc fd8d 	bl	ef14 <uxListRemove>
   123fa:	4603      	mov	r3, r0
   123fc:	2b00      	cmp	r3, #0
   123fe:	d124      	bne.n	1244a <xTaskPriorityDisinherit+0xd6>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   12400:	68bb      	ldr	r3, [r7, #8]
   12402:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12404:	4613      	mov	r3, r2
   12406:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1240a:	4413      	add	r3, r2
   1240c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12410:	461a      	mov	r2, r3
   12412:	f642 7398 	movw	r3, #12184	; 0x2f98
   12416:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1241a:	4413      	add	r3, r2
   1241c:	681b      	ldr	r3, [r3, #0]
   1241e:	2b00      	cmp	r3, #0
   12420:	d113      	bne.n	1244a <xTaskPriorityDisinherit+0xd6>
   12422:	68bb      	ldr	r3, [r7, #8]
   12424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12426:	f04f 0201 	mov.w	r2, #1
   1242a:	fa02 f303 	lsl.w	r3, r2, r3
   1242e:	ea6f 0203 	mvn.w	r2, r3
   12432:	f243 0374 	movw	r3, #12404	; 0x3074
   12436:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1243a:	681b      	ldr	r3, [r3, #0]
   1243c:	ea02 0203 	and.w	r2, r2, r3
   12440:	f243 0374 	movw	r3, #12404	; 0x3074
   12444:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12448:	601a      	str	r2, [r3, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
   1244a:	68bb      	ldr	r3, [r7, #8]
   1244c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   1244e:	68bb      	ldr	r3, [r7, #8]
   12450:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   12452:	68bb      	ldr	r3, [r7, #8]
   12454:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12456:	f1c3 0205 	rsb	r2, r3, #5
   1245a:	68bb      	ldr	r3, [r7, #8]
   1245c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
   1245e:	68bb      	ldr	r3, [r7, #8]
   12460:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12462:	f04f 0201 	mov.w	r2, #1
   12466:	fa02 f203 	lsl.w	r2, r2, r3
   1246a:	f243 0374 	movw	r3, #12404	; 0x3074
   1246e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12472:	681b      	ldr	r3, [r3, #0]
   12474:	ea42 0203 	orr.w	r2, r2, r3
   12478:	f243 0374 	movw	r3, #12404	; 0x3074
   1247c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12480:	601a      	str	r2, [r3, #0]
   12482:	68bb      	ldr	r3, [r7, #8]
   12484:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12486:	4613      	mov	r3, r2
   12488:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1248c:	4413      	add	r3, r2
   1248e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12492:	461a      	mov	r2, r3
   12494:	f642 7398 	movw	r3, #12184	; 0x2f98
   12498:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1249c:	441a      	add	r2, r3
   1249e:	68bb      	ldr	r3, [r7, #8]
   124a0:	f103 0304 	add.w	r3, r3, #4
   124a4:	4610      	mov	r0, r2
   124a6:	4619      	mov	r1, r3
   124a8:	f7fc fcd6 	bl	ee58 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
   124ac:	f04f 0301 	mov.w	r3, #1
   124b0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
   124b2:	68fb      	ldr	r3, [r7, #12]
	}
   124b4:	4618      	mov	r0, r3
   124b6:	f107 0718 	add.w	r7, r7, #24
   124ba:	46bd      	mov	sp, r7
   124bc:	bd80      	pop	{r7, pc}
   124be:	bf00      	nop

000124c0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
   124c0:	b580      	push	{r7, lr}
   124c2:	b088      	sub	sp, #32
   124c4:	af00      	add	r7, sp, #0
   124c6:	6078      	str	r0, [r7, #4]
   124c8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
   124ca:	687b      	ldr	r3, [r7, #4]
   124cc:	60bb      	str	r3, [r7, #8]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
   124ce:	f04f 0301 	mov.w	r3, #1
   124d2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
   124d4:	687b      	ldr	r3, [r7, #4]
   124d6:	2b00      	cmp	r3, #0
   124d8:	f000 80ac 	beq.w	12634 <vTaskPriorityDisinheritAfterTimeout+0x174>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
   124dc:	68bb      	ldr	r3, [r7, #8]
   124de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   124e0:	2b00      	cmp	r3, #0
   124e2:	d109      	bne.n	124f8 <vTaskPriorityDisinheritAfterTimeout+0x38>
   124e4:	f04f 0328 	mov.w	r3, #40	; 0x28
   124e8:	f383 8811 	msr	BASEPRI, r3
   124ec:	f3bf 8f6f 	isb	sy
   124f0:	f3bf 8f4f 	dsb	sy
   124f4:	61bb      	str	r3, [r7, #24]
   124f6:	e7fe      	b.n	124f6 <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
   124f8:	68bb      	ldr	r3, [r7, #8]
   124fa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   124fc:	683b      	ldr	r3, [r7, #0]
   124fe:	429a      	cmp	r2, r3
   12500:	d202      	bcs.n	12508 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
   12502:	683b      	ldr	r3, [r7, #0]
   12504:	613b      	str	r3, [r7, #16]
   12506:	e002      	b.n	1250e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
   12508:	68bb      	ldr	r3, [r7, #8]
   1250a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   1250c:	613b      	str	r3, [r7, #16]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
   1250e:	68bb      	ldr	r3, [r7, #8]
   12510:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12512:	693b      	ldr	r3, [r7, #16]
   12514:	429a      	cmp	r2, r3
   12516:	f000 808d 	beq.w	12634 <vTaskPriorityDisinheritAfterTimeout+0x174>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
   1251a:	68bb      	ldr	r3, [r7, #8]
   1251c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
   1251e:	697b      	ldr	r3, [r7, #20]
   12520:	429a      	cmp	r2, r3
   12522:	f040 8087 	bne.w	12634 <vTaskPriorityDisinheritAfterTimeout+0x174>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
   12526:	f642 7394 	movw	r3, #12180	; 0x2f94
   1252a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1252e:	681b      	ldr	r3, [r3, #0]
   12530:	68ba      	ldr	r2, [r7, #8]
   12532:	429a      	cmp	r2, r3
   12534:	d109      	bne.n	1254a <vTaskPriorityDisinheritAfterTimeout+0x8a>
   12536:	f04f 0328 	mov.w	r3, #40	; 0x28
   1253a:	f383 8811 	msr	BASEPRI, r3
   1253e:	f3bf 8f6f 	isb	sy
   12542:	f3bf 8f4f 	dsb	sy
   12546:	61fb      	str	r3, [r7, #28]
   12548:	e7fe      	b.n	12548 <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
   1254a:	68bb      	ldr	r3, [r7, #8]
   1254c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1254e:	60fb      	str	r3, [r7, #12]
					pxTCB->uxPriority = uxPriorityToUse;
   12550:	68bb      	ldr	r3, [r7, #8]
   12552:	693a      	ldr	r2, [r7, #16]
   12554:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
   12556:	68bb      	ldr	r3, [r7, #8]
   12558:	699b      	ldr	r3, [r3, #24]
   1255a:	2b00      	cmp	r3, #0
   1255c:	db04      	blt.n	12568 <vTaskPriorityDisinheritAfterTimeout+0xa8>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   1255e:	693b      	ldr	r3, [r7, #16]
   12560:	f1c3 0205 	rsb	r2, r3, #5
   12564:	68bb      	ldr	r3, [r7, #8]
   12566:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
   12568:	68bb      	ldr	r3, [r7, #8]
   1256a:	6959      	ldr	r1, [r3, #20]
   1256c:	68fa      	ldr	r2, [r7, #12]
   1256e:	4613      	mov	r3, r2
   12570:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12574:	4413      	add	r3, r2
   12576:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1257a:	461a      	mov	r2, r3
   1257c:	f642 7398 	movw	r3, #12184	; 0x2f98
   12580:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12584:	4413      	add	r3, r2
   12586:	4299      	cmp	r1, r3
   12588:	d154      	bne.n	12634 <vTaskPriorityDisinheritAfterTimeout+0x174>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   1258a:	68bb      	ldr	r3, [r7, #8]
   1258c:	f103 0304 	add.w	r3, r3, #4
   12590:	4618      	mov	r0, r3
   12592:	f7fc fcbf 	bl	ef14 <uxListRemove>
   12596:	4603      	mov	r3, r0
   12598:	2b00      	cmp	r3, #0
   1259a:	d124      	bne.n	125e6 <vTaskPriorityDisinheritAfterTimeout+0x126>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   1259c:	68bb      	ldr	r3, [r7, #8]
   1259e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   125a0:	4613      	mov	r3, r2
   125a2:	ea4f 0383 	mov.w	r3, r3, lsl #2
   125a6:	4413      	add	r3, r2
   125a8:	ea4f 0383 	mov.w	r3, r3, lsl #2
   125ac:	461a      	mov	r2, r3
   125ae:	f642 7398 	movw	r3, #12184	; 0x2f98
   125b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   125b6:	4413      	add	r3, r2
   125b8:	681b      	ldr	r3, [r3, #0]
   125ba:	2b00      	cmp	r3, #0
   125bc:	d113      	bne.n	125e6 <vTaskPriorityDisinheritAfterTimeout+0x126>
   125be:	68bb      	ldr	r3, [r7, #8]
   125c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   125c2:	f04f 0201 	mov.w	r2, #1
   125c6:	fa02 f303 	lsl.w	r3, r2, r3
   125ca:	ea6f 0203 	mvn.w	r2, r3
   125ce:	f243 0374 	movw	r3, #12404	; 0x3074
   125d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   125d6:	681b      	ldr	r3, [r3, #0]
   125d8:	ea02 0203 	and.w	r2, r2, r3
   125dc:	f243 0374 	movw	r3, #12404	; 0x3074
   125e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   125e4:	601a      	str	r2, [r3, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
   125e6:	68bb      	ldr	r3, [r7, #8]
   125e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   125ea:	f04f 0201 	mov.w	r2, #1
   125ee:	fa02 f203 	lsl.w	r2, r2, r3
   125f2:	f243 0374 	movw	r3, #12404	; 0x3074
   125f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   125fa:	681b      	ldr	r3, [r3, #0]
   125fc:	ea42 0203 	orr.w	r2, r2, r3
   12600:	f243 0374 	movw	r3, #12404	; 0x3074
   12604:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12608:	601a      	str	r2, [r3, #0]
   1260a:	68bb      	ldr	r3, [r7, #8]
   1260c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1260e:	4613      	mov	r3, r2
   12610:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12614:	4413      	add	r3, r2
   12616:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1261a:	461a      	mov	r2, r3
   1261c:	f642 7398 	movw	r3, #12184	; 0x2f98
   12620:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12624:	441a      	add	r2, r3
   12626:	68bb      	ldr	r3, [r7, #8]
   12628:	f103 0304 	add.w	r3, r3, #4
   1262c:	4610      	mov	r0, r2
   1262e:	4619      	mov	r1, r3
   12630:	f7fc fc12 	bl	ee58 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   12634:	f107 0720 	add.w	r7, r7, #32
   12638:	46bd      	mov	sp, r7
   1263a:	bd80      	pop	{r7, pc}

0001263c <prvWriteNameToBuffer>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) )

	static char *prvWriteNameToBuffer( char *pcBuffer, const char *pcTaskName )
	{
   1263c:	b580      	push	{r7, lr}
   1263e:	b084      	sub	sp, #16
   12640:	af00      	add	r7, sp, #0
   12642:	6078      	str	r0, [r7, #4]
   12644:	6039      	str	r1, [r7, #0]
	size_t x;

		/* Start by copying the entire string. */
		strcpy( pcBuffer, pcTaskName );
   12646:	6878      	ldr	r0, [r7, #4]
   12648:	6839      	ldr	r1, [r7, #0]
   1264a:	f002 fc6f 	bl	14f2c <strcpy>

		/* Pad the end of the string with spaces to ensure columns line up when
		printed out. */
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
   1264e:	6878      	ldr	r0, [r7, #4]
   12650:	f002 fcca 	bl	14fe8 <strlen>
   12654:	4603      	mov	r3, r0
   12656:	60fb      	str	r3, [r7, #12]
   12658:	e009      	b.n	1266e <prvWriteNameToBuffer+0x32>
		{
			pcBuffer[ x ] = ' ';
   1265a:	687a      	ldr	r2, [r7, #4]
   1265c:	68fb      	ldr	r3, [r7, #12]
   1265e:	4413      	add	r3, r2
   12660:	f04f 0220 	mov.w	r2, #32
   12664:	701a      	strb	r2, [r3, #0]
		/* Start by copying the entire string. */
		strcpy( pcBuffer, pcTaskName );

		/* Pad the end of the string with spaces to ensure columns line up when
		printed out. */
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
   12666:	68fb      	ldr	r3, [r7, #12]
   12668:	f103 0301 	add.w	r3, r3, #1
   1266c:	60fb      	str	r3, [r7, #12]
   1266e:	68fb      	ldr	r3, [r7, #12]
   12670:	2b08      	cmp	r3, #8
   12672:	d9f2      	bls.n	1265a <prvWriteNameToBuffer+0x1e>
		{
			pcBuffer[ x ] = ' ';
		}

		/* Terminate. */
		pcBuffer[ x ] = ( char ) 0x00;
   12674:	687a      	ldr	r2, [r7, #4]
   12676:	68fb      	ldr	r3, [r7, #12]
   12678:	4413      	add	r3, r2
   1267a:	f04f 0200 	mov.w	r2, #0
   1267e:	701a      	strb	r2, [r3, #0]

		/* Return the new end of string. */
		return &( pcBuffer[ x ] );
   12680:	687a      	ldr	r2, [r7, #4]
   12682:	68fb      	ldr	r3, [r7, #12]
   12684:	4413      	add	r3, r2
	}
   12686:	4618      	mov	r0, r3
   12688:	f107 0710 	add.w	r7, r7, #16
   1268c:	46bd      	mov	sp, r7
   1268e:	bd80      	pop	{r7, pc}

00012690 <vTaskList>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskList( char * pcWriteBuffer )
	{
   12690:	b580      	push	{r7, lr}
   12692:	b088      	sub	sp, #32
   12694:	af02      	add	r7, sp, #8
   12696:	6078      	str	r0, [r7, #4]
		 * through a call to vTaskList().
		 */


		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
   12698:	687b      	ldr	r3, [r7, #4]
   1269a:	f04f 0200 	mov.w	r2, #0
   1269e:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
   126a0:	f243 036c 	movw	r3, #12396	; 0x306c
   126a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   126a8:	681b      	ldr	r3, [r3, #0]
   126aa:	60fb      	str	r3, [r7, #12]

		/* Allocate an array index for each task.  NOTE!  if
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
   126ac:	f243 036c 	movw	r3, #12396	; 0x306c
   126b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   126b4:	681a      	ldr	r2, [r3, #0]
   126b6:	4613      	mov	r3, r2
   126b8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   126bc:	4413      	add	r3, r2
   126be:	ea4f 0383 	mov.w	r3, r3, lsl #2
   126c2:	4618      	mov	r0, r3
   126c4:	f001 f9e8 	bl	13a98 <pvPortMalloc>
   126c8:	4603      	mov	r3, r0
   126ca:	60bb      	str	r3, [r7, #8]

		if( pxTaskStatusArray != NULL )
   126cc:	68bb      	ldr	r3, [r7, #8]
   126ce:	2b00      	cmp	r3, #0
   126d0:	f000 8091 	beq.w	127f6 <vTaskList+0x166>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, NULL );
   126d4:	68b8      	ldr	r0, [r7, #8]
   126d6:	68f9      	ldr	r1, [r7, #12]
   126d8:	f04f 0200 	mov.w	r2, #0
   126dc:	f7fe feb0 	bl	11440 <uxTaskGetSystemState>
   126e0:	4603      	mov	r3, r0
   126e2:	60fb      	str	r3, [r7, #12]

			/* Create a human readable table from the binary data. */
			for( x = 0; x < uxArraySize; x++ )
   126e4:	f04f 0300 	mov.w	r3, #0
   126e8:	613b      	str	r3, [r7, #16]
   126ea:	e07c      	b.n	127e6 <vTaskList+0x156>
			{
				switch( pxTaskStatusArray[ x ].eCurrentState )
   126ec:	693a      	ldr	r2, [r7, #16]
   126ee:	4613      	mov	r3, r2
   126f0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   126f4:	4413      	add	r3, r2
   126f6:	ea4f 0383 	mov.w	r3, r3, lsl #2
   126fa:	461a      	mov	r2, r3
   126fc:	68bb      	ldr	r3, [r7, #8]
   126fe:	4413      	add	r3, r2
   12700:	7b1b      	ldrb	r3, [r3, #12]
   12702:	2b04      	cmp	r3, #4
   12704:	d820      	bhi.n	12748 <vTaskList+0xb8>
   12706:	a201      	add	r2, pc, #4	; (adr r2, 1270c <vTaskList+0x7c>)
   12708:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   1270c:	00012721 	.word	0x00012721
   12710:	00012729 	.word	0x00012729
   12714:	00012731 	.word	0x00012731
   12718:	00012739 	.word	0x00012739
   1271c:	00012741 	.word	0x00012741
				{
					case eRunning:		cStatus = tskRUNNING_CHAR;
   12720:	f04f 0358 	mov.w	r3, #88	; 0x58
   12724:	75fb      	strb	r3, [r7, #23]
										break;
   12726:	e012      	b.n	1274e <vTaskList+0xbe>

					case eReady:		cStatus = tskREADY_CHAR;
   12728:	f04f 0352 	mov.w	r3, #82	; 0x52
   1272c:	75fb      	strb	r3, [r7, #23]
										break;
   1272e:	e00e      	b.n	1274e <vTaskList+0xbe>

					case eBlocked:		cStatus = tskBLOCKED_CHAR;
   12730:	f04f 0342 	mov.w	r3, #66	; 0x42
   12734:	75fb      	strb	r3, [r7, #23]
										break;
   12736:	e00a      	b.n	1274e <vTaskList+0xbe>

					case eSuspended:	cStatus = tskSUSPENDED_CHAR;
   12738:	f04f 0353 	mov.w	r3, #83	; 0x53
   1273c:	75fb      	strb	r3, [r7, #23]
										break;
   1273e:	e006      	b.n	1274e <vTaskList+0xbe>

					case eDeleted:		cStatus = tskDELETED_CHAR;
   12740:	f04f 0344 	mov.w	r3, #68	; 0x44
   12744:	75fb      	strb	r3, [r7, #23]
										break;
   12746:	e002      	b.n	1274e <vTaskList+0xbe>

					case eInvalid:		/* Fall through. */
					default:			/* Should not get here, but it is included
										to prevent static checking errors. */
										cStatus = ( char ) 0x00;
   12748:	f04f 0300 	mov.w	r3, #0
   1274c:	75fb      	strb	r3, [r7, #23]
										break;
				}

				/* Write the task name to the string, padding with spaces so it
				can be printed in tabular form more easily. */
				pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
   1274e:	693a      	ldr	r2, [r7, #16]
   12750:	4613      	mov	r3, r2
   12752:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12756:	4413      	add	r3, r2
   12758:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1275c:	461a      	mov	r2, r3
   1275e:	68bb      	ldr	r3, [r7, #8]
   12760:	4413      	add	r3, r2
   12762:	685b      	ldr	r3, [r3, #4]
   12764:	6878      	ldr	r0, [r7, #4]
   12766:	4619      	mov	r1, r3
   12768:	f7ff ff68 	bl	1263c <prvWriteNameToBuffer>
   1276c:	4603      	mov	r3, r0
   1276e:	607b      	str	r3, [r7, #4]

				/* Write the rest of the string. */
				sprintf( pcWriteBuffer, "\t%c\t%u\t%u\t%u\r\n", cStatus, ( unsigned int ) pxTaskStatusArray[ x ].uxCurrentPriority, ( unsigned int ) pxTaskStatusArray[ x ].usStackHighWaterMark, ( unsigned int ) pxTaskStatusArray[ x ].xTaskNumber ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
   12770:	f897 e017 	ldrb.w	lr, [r7, #23]
   12774:	693a      	ldr	r2, [r7, #16]
   12776:	4613      	mov	r3, r2
   12778:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   1277c:	4413      	add	r3, r2
   1277e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12782:	461a      	mov	r2, r3
   12784:	68bb      	ldr	r3, [r7, #8]
   12786:	4413      	add	r3, r2
   12788:	f8d3 c010 	ldr.w	ip, [r3, #16]
   1278c:	693a      	ldr	r2, [r7, #16]
   1278e:	4613      	mov	r3, r2
   12790:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12794:	4413      	add	r3, r2
   12796:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1279a:	461a      	mov	r2, r3
   1279c:	68bb      	ldr	r3, [r7, #8]
   1279e:	4413      	add	r3, r2
   127a0:	8c1b      	ldrh	r3, [r3, #32]
   127a2:	4619      	mov	r1, r3
   127a4:	693a      	ldr	r2, [r7, #16]
   127a6:	4613      	mov	r3, r2
   127a8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   127ac:	4413      	add	r3, r2
   127ae:	ea4f 0383 	mov.w	r3, r3, lsl #2
   127b2:	461a      	mov	r2, r3
   127b4:	68bb      	ldr	r3, [r7, #8]
   127b6:	4413      	add	r3, r2
   127b8:	689b      	ldr	r3, [r3, #8]
   127ba:	9100      	str	r1, [sp, #0]
   127bc:	9301      	str	r3, [sp, #4]
   127be:	6878      	ldr	r0, [r7, #4]
   127c0:	f246 7198 	movw	r1, #26520	; 0x6798
   127c4:	f2c0 0102 	movt	r1, #2
   127c8:	4672      	mov	r2, lr
   127ca:	4663      	mov	r3, ip
   127cc:	f002 fb04 	bl	14dd8 <sprintf>
				pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
   127d0:	6878      	ldr	r0, [r7, #4]
   127d2:	f002 fc09 	bl	14fe8 <strlen>
   127d6:	4603      	mov	r3, r0
   127d8:	687a      	ldr	r2, [r7, #4]
   127da:	4413      	add	r3, r2
   127dc:	607b      	str	r3, [r7, #4]
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, NULL );

			/* Create a human readable table from the binary data. */
			for( x = 0; x < uxArraySize; x++ )
   127de:	693b      	ldr	r3, [r7, #16]
   127e0:	f103 0301 	add.w	r3, r3, #1
   127e4:	613b      	str	r3, [r7, #16]
   127e6:	693a      	ldr	r2, [r7, #16]
   127e8:	68fb      	ldr	r3, [r7, #12]
   127ea:	429a      	cmp	r2, r3
   127ec:	f4ff af7e 	bcc.w	126ec <vTaskList+0x5c>
				pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
   127f0:	68b8      	ldr	r0, [r7, #8]
   127f2:	f001 fa07 	bl	13c04 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   127f6:	f107 0718 	add.w	r7, r7, #24
   127fa:	46bd      	mov	sp, r7
   127fc:	bd80      	pop	{r7, pc}
   127fe:	bf00      	nop

00012800 <vTaskGetRunTimeStats>:
/*----------------------------------------------------------*/

#if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskGetRunTimeStats( char *pcWriteBuffer )
	{
   12800:	b580      	push	{r7, lr}
   12802:	b088      	sub	sp, #32
   12804:	af00      	add	r7, sp, #0
   12806:	6078      	str	r0, [r7, #4]
		 * directly to get access to raw stats data, rather than indirectly
		 * through a call to vTaskGetRunTimeStats().
		 */

		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
   12808:	687b      	ldr	r3, [r7, #4]
   1280a:	f04f 0200 	mov.w	r2, #0
   1280e:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
   12810:	f243 036c 	movw	r3, #12396	; 0x306c
   12814:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12818:	681b      	ldr	r3, [r3, #0]
   1281a:	617b      	str	r3, [r7, #20]

		/* Allocate an array index for each task.  NOTE!  If
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
   1281c:	f243 036c 	movw	r3, #12396	; 0x306c
   12820:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12824:	681a      	ldr	r2, [r3, #0]
   12826:	4613      	mov	r3, r2
   12828:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   1282c:	4413      	add	r3, r2
   1282e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12832:	4618      	mov	r0, r3
   12834:	f001 f930 	bl	13a98 <pvPortMalloc>
   12838:	4603      	mov	r3, r0
   1283a:	613b      	str	r3, [r7, #16]

		if( pxTaskStatusArray != NULL )
   1283c:	693b      	ldr	r3, [r7, #16]
   1283e:	2b00      	cmp	r3, #0
   12840:	d076      	beq.n	12930 <vTaskGetRunTimeStats+0x130>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, &ulTotalTime );
   12842:	f107 030c 	add.w	r3, r7, #12
   12846:	6938      	ldr	r0, [r7, #16]
   12848:	6979      	ldr	r1, [r7, #20]
   1284a:	461a      	mov	r2, r3
   1284c:	f7fe fdf8 	bl	11440 <uxTaskGetSystemState>
   12850:	4603      	mov	r3, r0
   12852:	617b      	str	r3, [r7, #20]

			/* For percentage calculations. */
			ulTotalTime /= 100UL;
   12854:	68fa      	ldr	r2, [r7, #12]
   12856:	f248 531f 	movw	r3, #34079	; 0x851f
   1285a:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
   1285e:	fba3 1302 	umull	r1, r3, r3, r2
   12862:	ea4f 1353 	mov.w	r3, r3, lsr #5
   12866:	60fb      	str	r3, [r7, #12]

			/* Avoid divide by zero errors. */
			if( ulTotalTime > 0UL )
   12868:	68fb      	ldr	r3, [r7, #12]
   1286a:	2b00      	cmp	r3, #0
   1286c:	d05d      	beq.n	1292a <vTaskGetRunTimeStats+0x12a>
			{
				/* Create a human readable table from the binary data. */
				for( x = 0; x < uxArraySize; x++ )
   1286e:	f04f 0300 	mov.w	r3, #0
   12872:	61bb      	str	r3, [r7, #24]
   12874:	e055      	b.n	12922 <vTaskGetRunTimeStats+0x122>
				{
					/* What percentage of the total run time has the task used?
					This will always be rounded down to the nearest integer.
					ulTotalRunTimeDiv100 has already been divided by 100. */
					ulStatsAsPercentage = pxTaskStatusArray[ x ].ulRunTimeCounter / ulTotalTime;
   12876:	69ba      	ldr	r2, [r7, #24]
   12878:	4613      	mov	r3, r2
   1287a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   1287e:	4413      	add	r3, r2
   12880:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12884:	461a      	mov	r2, r3
   12886:	693b      	ldr	r3, [r7, #16]
   12888:	4413      	add	r3, r2
   1288a:	699a      	ldr	r2, [r3, #24]
   1288c:	68fb      	ldr	r3, [r7, #12]
   1288e:	fbb2 f3f3 	udiv	r3, r2, r3
   12892:	61fb      	str	r3, [r7, #28]

					/* Write the task name to the string, padding with
					spaces so it can be printed in tabular form more
					easily. */
					pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
   12894:	69ba      	ldr	r2, [r7, #24]
   12896:	4613      	mov	r3, r2
   12898:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   1289c:	4413      	add	r3, r2
   1289e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   128a2:	461a      	mov	r2, r3
   128a4:	693b      	ldr	r3, [r7, #16]
   128a6:	4413      	add	r3, r2
   128a8:	685b      	ldr	r3, [r3, #4]
   128aa:	6878      	ldr	r0, [r7, #4]
   128ac:	4619      	mov	r1, r3
   128ae:	f7ff fec5 	bl	1263c <prvWriteNameToBuffer>
   128b2:	4603      	mov	r3, r0
   128b4:	607b      	str	r3, [r7, #4]

					if( ulStatsAsPercentage > 0UL )
   128b6:	69fb      	ldr	r3, [r7, #28]
   128b8:	2b00      	cmp	r3, #0
   128ba:	d014      	beq.n	128e6 <vTaskGetRunTimeStats+0xe6>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t%u%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter, ( unsigned int ) ulStatsAsPercentage ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
   128bc:	69ba      	ldr	r2, [r7, #24]
   128be:	4613      	mov	r3, r2
   128c0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   128c4:	4413      	add	r3, r2
   128c6:	ea4f 0383 	mov.w	r3, r3, lsl #2
   128ca:	461a      	mov	r2, r3
   128cc:	693b      	ldr	r3, [r7, #16]
   128ce:	4413      	add	r3, r2
   128d0:	699b      	ldr	r3, [r3, #24]
   128d2:	6878      	ldr	r0, [r7, #4]
   128d4:	f246 71a8 	movw	r1, #26536	; 0x67a8
   128d8:	f2c0 0102 	movt	r1, #2
   128dc:	461a      	mov	r2, r3
   128de:	69fb      	ldr	r3, [r7, #28]
   128e0:	f002 fa7a 	bl	14dd8 <sprintf>
   128e4:	e012      	b.n	1290c <vTaskGetRunTimeStats+0x10c>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t<1%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
   128e6:	69ba      	ldr	r2, [r7, #24]
   128e8:	4613      	mov	r3, r2
   128ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   128ee:	4413      	add	r3, r2
   128f0:	ea4f 0383 	mov.w	r3, r3, lsl #2
   128f4:	461a      	mov	r2, r3
   128f6:	693b      	ldr	r3, [r7, #16]
   128f8:	4413      	add	r3, r2
   128fa:	699b      	ldr	r3, [r3, #24]
   128fc:	6878      	ldr	r0, [r7, #4]
   128fe:	f246 71b4 	movw	r1, #26548	; 0x67b4
   12902:	f2c0 0102 	movt	r1, #2
   12906:	461a      	mov	r2, r3
   12908:	f002 fa66 	bl	14dd8 <sprintf>
						}
						#endif
					}

					pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
   1290c:	6878      	ldr	r0, [r7, #4]
   1290e:	f002 fb6b 	bl	14fe8 <strlen>
   12912:	4603      	mov	r3, r0
   12914:	687a      	ldr	r2, [r7, #4]
   12916:	4413      	add	r3, r2
   12918:	607b      	str	r3, [r7, #4]

			/* Avoid divide by zero errors. */
			if( ulTotalTime > 0UL )
			{
				/* Create a human readable table from the binary data. */
				for( x = 0; x < uxArraySize; x++ )
   1291a:	69bb      	ldr	r3, [r7, #24]
   1291c:	f103 0301 	add.w	r3, r3, #1
   12920:	61bb      	str	r3, [r7, #24]
   12922:	69ba      	ldr	r2, [r7, #24]
   12924:	697b      	ldr	r3, [r7, #20]
   12926:	429a      	cmp	r2, r3
   12928:	d3a5      	bcc.n	12876 <vTaskGetRunTimeStats+0x76>
				mtCOVERAGE_TEST_MARKER();
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
   1292a:	6938      	ldr	r0, [r7, #16]
   1292c:	f001 f96a 	bl	13c04 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   12930:	f107 0720 	add.w	r7, r7, #32
   12934:	46bd      	mov	sp, r7
   12936:	bd80      	pop	{r7, pc}

00012938 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
   12938:	b480      	push	{r7}
   1293a:	b083      	sub	sp, #12
   1293c:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
   1293e:	f642 7394 	movw	r3, #12180	; 0x2f94
   12942:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12946:	681b      	ldr	r3, [r3, #0]
   12948:	699b      	ldr	r3, [r3, #24]
   1294a:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   1294c:	f642 7394 	movw	r3, #12180	; 0x2f94
   12950:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12954:	681a      	ldr	r2, [r3, #0]
   12956:	f642 7394 	movw	r3, #12180	; 0x2f94
   1295a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1295e:	681b      	ldr	r3, [r3, #0]
   12960:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12962:	f1c3 0305 	rsb	r3, r3, #5
   12966:	6193      	str	r3, [r2, #24]

	return uxReturn;
   12968:	687b      	ldr	r3, [r7, #4]
}
   1296a:	4618      	mov	r0, r3
   1296c:	f107 070c 	add.w	r7, r7, #12
   12970:	46bd      	mov	sp, r7
   12972:	bc80      	pop	{r7}
   12974:	4770      	bx	lr
   12976:	bf00      	nop

00012978 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
   12978:	b480      	push	{r7}
   1297a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
   1297c:	f642 7394 	movw	r3, #12180	; 0x2f94
   12980:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12984:	681b      	ldr	r3, [r3, #0]
   12986:	2b00      	cmp	r3, #0
   12988:	d008      	beq.n	1299c <pvTaskIncrementMutexHeldCount+0x24>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
   1298a:	f642 7394 	movw	r3, #12180	; 0x2f94
   1298e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12992:	681b      	ldr	r3, [r3, #0]
   12994:	6cda      	ldr	r2, [r3, #76]	; 0x4c
   12996:	f102 0201 	add.w	r2, r2, #1
   1299a:	64da      	str	r2, [r3, #76]	; 0x4c
		}

		return pxCurrentTCB;
   1299c:	f642 7394 	movw	r3, #12180	; 0x2f94
   129a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   129a4:	681b      	ldr	r3, [r3, #0]
	}
   129a6:	4618      	mov	r0, r3
   129a8:	46bd      	mov	sp, r7
   129aa:	bc80      	pop	{r7}
   129ac:	4770      	bx	lr
   129ae:	bf00      	nop

000129b0 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
   129b0:	b580      	push	{r7, lr}
   129b2:	b084      	sub	sp, #16
   129b4:	af00      	add	r7, sp, #0
   129b6:	6078      	str	r0, [r7, #4]
   129b8:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
   129ba:	f001 faed 	bl	13f98 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
   129be:	f642 7394 	movw	r3, #12180	; 0x2f94
   129c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   129c6:	681b      	ldr	r3, [r3, #0]
   129c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   129ca:	2b00      	cmp	r3, #0
   129cc:	d11b      	bne.n	12a06 <ulTaskNotifyTake+0x56>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
   129ce:	f642 7394 	movw	r3, #12180	; 0x2f94
   129d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   129d6:	681b      	ldr	r3, [r3, #0]
   129d8:	f04f 0201 	mov.w	r2, #1
   129dc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
   129e0:	683b      	ldr	r3, [r7, #0]
   129e2:	2b00      	cmp	r3, #0
   129e4:	d00f      	beq.n	12a06 <ulTaskNotifyTake+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
   129e6:	6838      	ldr	r0, [r7, #0]
   129e8:	f04f 0101 	mov.w	r1, #1
   129ec:	f000 fb3a 	bl	13064 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
   129f0:	f64e 5304 	movw	r3, #60676	; 0xed04
   129f4:	f2ce 0300 	movt	r3, #57344	; 0xe000
   129f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   129fc:	601a      	str	r2, [r3, #0]
   129fe:	f3bf 8f4f 	dsb	sy
   12a02:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
   12a06:	f001 faff 	bl	14008 <vPortExitCritical>

		taskENTER_CRITICAL();
   12a0a:	f001 fac5 	bl	13f98 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
   12a0e:	f642 7394 	movw	r3, #12180	; 0x2f94
   12a12:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12a16:	681b      	ldr	r3, [r3, #0]
   12a18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   12a1a:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
   12a1c:	68fb      	ldr	r3, [r7, #12]
   12a1e:	2b00      	cmp	r3, #0
   12a20:	d014      	beq.n	12a4c <ulTaskNotifyTake+0x9c>
			{
				if( xClearCountOnExit != pdFALSE )
   12a22:	687b      	ldr	r3, [r7, #4]
   12a24:	2b00      	cmp	r3, #0
   12a26:	d008      	beq.n	12a3a <ulTaskNotifyTake+0x8a>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
   12a28:	f642 7394 	movw	r3, #12180	; 0x2f94
   12a2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12a30:	681b      	ldr	r3, [r3, #0]
   12a32:	f04f 0200 	mov.w	r2, #0
   12a36:	655a      	str	r2, [r3, #84]	; 0x54
   12a38:	e008      	b.n	12a4c <ulTaskNotifyTake+0x9c>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
   12a3a:	f642 7394 	movw	r3, #12180	; 0x2f94
   12a3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12a42:	681b      	ldr	r3, [r3, #0]
   12a44:	68fa      	ldr	r2, [r7, #12]
   12a46:	f102 32ff 	add.w	r2, r2, #4294967295
   12a4a:	655a      	str	r2, [r3, #84]	; 0x54
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   12a4c:	f642 7394 	movw	r3, #12180	; 0x2f94
   12a50:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12a54:	681b      	ldr	r3, [r3, #0]
   12a56:	f04f 0200 	mov.w	r2, #0
   12a5a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
   12a5e:	f001 fad3 	bl	14008 <vPortExitCritical>

		return ulReturn;
   12a62:	68fb      	ldr	r3, [r7, #12]
	}
   12a64:	4618      	mov	r0, r3
   12a66:	f107 0710 	add.w	r7, r7, #16
   12a6a:	46bd      	mov	sp, r7
   12a6c:	bd80      	pop	{r7, pc}
   12a6e:	bf00      	nop

00012a70 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
   12a70:	b580      	push	{r7, lr}
   12a72:	b086      	sub	sp, #24
   12a74:	af00      	add	r7, sp, #0
   12a76:	60f8      	str	r0, [r7, #12]
   12a78:	60b9      	str	r1, [r7, #8]
   12a7a:	607a      	str	r2, [r7, #4]
   12a7c:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
   12a7e:	f001 fa8b 	bl	13f98 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
   12a82:	f642 7394 	movw	r3, #12180	; 0x2f94
   12a86:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12a8a:	681b      	ldr	r3, [r3, #0]
   12a8c:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   12a90:	b2db      	uxtb	r3, r3
   12a92:	2b02      	cmp	r3, #2
   12a94:	d027      	beq.n	12ae6 <xTaskNotifyWait+0x76>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
   12a96:	f642 7394 	movw	r3, #12180	; 0x2f94
   12a9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12a9e:	681b      	ldr	r3, [r3, #0]
   12aa0:	6d59      	ldr	r1, [r3, #84]	; 0x54
   12aa2:	68fa      	ldr	r2, [r7, #12]
   12aa4:	ea6f 0202 	mvn.w	r2, r2
   12aa8:	ea01 0202 	and.w	r2, r1, r2
   12aac:	655a      	str	r2, [r3, #84]	; 0x54

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
   12aae:	f642 7394 	movw	r3, #12180	; 0x2f94
   12ab2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12ab6:	681b      	ldr	r3, [r3, #0]
   12ab8:	f04f 0201 	mov.w	r2, #1
   12abc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
   12ac0:	683b      	ldr	r3, [r7, #0]
   12ac2:	2b00      	cmp	r3, #0
   12ac4:	d00f      	beq.n	12ae6 <xTaskNotifyWait+0x76>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
   12ac6:	6838      	ldr	r0, [r7, #0]
   12ac8:	f04f 0101 	mov.w	r1, #1
   12acc:	f000 faca 	bl	13064 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
   12ad0:	f64e 5304 	movw	r3, #60676	; 0xed04
   12ad4:	f2ce 0300 	movt	r3, #57344	; 0xe000
   12ad8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   12adc:	601a      	str	r2, [r3, #0]
   12ade:	f3bf 8f4f 	dsb	sy
   12ae2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
   12ae6:	f001 fa8f 	bl	14008 <vPortExitCritical>

		taskENTER_CRITICAL();
   12aea:	f001 fa55 	bl	13f98 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
   12aee:	687b      	ldr	r3, [r7, #4]
   12af0:	2b00      	cmp	r3, #0
   12af2:	d007      	beq.n	12b04 <xTaskNotifyWait+0x94>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
   12af4:	f642 7394 	movw	r3, #12180	; 0x2f94
   12af8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12afc:	681b      	ldr	r3, [r3, #0]
   12afe:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   12b00:	687b      	ldr	r3, [r7, #4]
   12b02:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
   12b04:	f642 7394 	movw	r3, #12180	; 0x2f94
   12b08:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12b0c:	681b      	ldr	r3, [r3, #0]
   12b0e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   12b12:	b2db      	uxtb	r3, r3
   12b14:	2b02      	cmp	r3, #2
   12b16:	d003      	beq.n	12b20 <xTaskNotifyWait+0xb0>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
   12b18:	f04f 0300 	mov.w	r3, #0
   12b1c:	617b      	str	r3, [r7, #20]
   12b1e:	e00e      	b.n	12b3e <xTaskNotifyWait+0xce>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
   12b20:	f642 7394 	movw	r3, #12180	; 0x2f94
   12b24:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12b28:	681b      	ldr	r3, [r3, #0]
   12b2a:	6d59      	ldr	r1, [r3, #84]	; 0x54
   12b2c:	68ba      	ldr	r2, [r7, #8]
   12b2e:	ea6f 0202 	mvn.w	r2, r2
   12b32:	ea01 0202 	and.w	r2, r1, r2
   12b36:	655a      	str	r2, [r3, #84]	; 0x54
				xReturn = pdTRUE;
   12b38:	f04f 0301 	mov.w	r3, #1
   12b3c:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   12b3e:	f642 7394 	movw	r3, #12180	; 0x2f94
   12b42:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12b46:	681b      	ldr	r3, [r3, #0]
   12b48:	f04f 0200 	mov.w	r2, #0
   12b4c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
   12b50:	f001 fa5a 	bl	14008 <vPortExitCritical>

		return xReturn;
   12b54:	697b      	ldr	r3, [r7, #20]
	}
   12b56:	4618      	mov	r0, r3
   12b58:	f107 0718 	add.w	r7, r7, #24
   12b5c:	46bd      	mov	sp, r7
   12b5e:	bd80      	pop	{r7, pc}

00012b60 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
   12b60:	b580      	push	{r7, lr}
   12b62:	b08a      	sub	sp, #40	; 0x28
   12b64:	af00      	add	r7, sp, #0
   12b66:	60f8      	str	r0, [r7, #12]
   12b68:	60b9      	str	r1, [r7, #8]
   12b6a:	603b      	str	r3, [r7, #0]
   12b6c:	4613      	mov	r3, r2
   12b6e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
   12b70:	f04f 0301 	mov.w	r3, #1
   12b74:	617b      	str	r3, [r7, #20]
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
   12b76:	68fb      	ldr	r3, [r7, #12]
   12b78:	2b00      	cmp	r3, #0
   12b7a:	d109      	bne.n	12b90 <xTaskGenericNotify+0x30>
   12b7c:	f04f 0328 	mov.w	r3, #40	; 0x28
   12b80:	f383 8811 	msr	BASEPRI, r3
   12b84:	f3bf 8f6f 	isb	sy
   12b88:	f3bf 8f4f 	dsb	sy
   12b8c:	61fb      	str	r3, [r7, #28]
   12b8e:	e7fe      	b.n	12b8e <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
   12b90:	68fb      	ldr	r3, [r7, #12]
   12b92:	613b      	str	r3, [r7, #16]

		taskENTER_CRITICAL();
   12b94:	f001 fa00 	bl	13f98 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
   12b98:	683b      	ldr	r3, [r7, #0]
   12b9a:	2b00      	cmp	r3, #0
   12b9c:	d003      	beq.n	12ba6 <xTaskGenericNotify+0x46>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
   12b9e:	693b      	ldr	r3, [r7, #16]
   12ba0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   12ba2:	683b      	ldr	r3, [r7, #0]
   12ba4:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
   12ba6:	693b      	ldr	r3, [r7, #16]
   12ba8:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   12bac:	76fb      	strb	r3, [r7, #27]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
   12bae:	693b      	ldr	r3, [r7, #16]
   12bb0:	f04f 0202 	mov.w	r2, #2
   12bb4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
   12bb8:	79fb      	ldrb	r3, [r7, #7]
   12bba:	2b04      	cmp	r3, #4
   12bbc:	d82a      	bhi.n	12c14 <xTaskGenericNotify+0xb4>
   12bbe:	a201      	add	r2, pc, #4	; (adr r2, 12bc4 <xTaskGenericNotify+0x64>)
   12bc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   12bc4:	00012c33 	.word	0x00012c33
   12bc8:	00012bd9 	.word	0x00012bd9
   12bcc:	00012be9 	.word	0x00012be9
   12bd0:	00012bf7 	.word	0x00012bf7
   12bd4:	00012bff 	.word	0x00012bff
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
   12bd8:	693b      	ldr	r3, [r7, #16]
   12bda:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   12bdc:	68bb      	ldr	r3, [r7, #8]
   12bde:	ea42 0203 	orr.w	r2, r2, r3
   12be2:	693b      	ldr	r3, [r7, #16]
   12be4:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   12be6:	e025      	b.n	12c34 <xTaskGenericNotify+0xd4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
   12be8:	693b      	ldr	r3, [r7, #16]
   12bea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   12bec:	f103 0201 	add.w	r2, r3, #1
   12bf0:	693b      	ldr	r3, [r7, #16]
   12bf2:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   12bf4:	e01e      	b.n	12c34 <xTaskGenericNotify+0xd4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
   12bf6:	693b      	ldr	r3, [r7, #16]
   12bf8:	68ba      	ldr	r2, [r7, #8]
   12bfa:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   12bfc:	e01a      	b.n	12c34 <xTaskGenericNotify+0xd4>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
   12bfe:	7efb      	ldrb	r3, [r7, #27]
   12c00:	2b02      	cmp	r3, #2
   12c02:	d003      	beq.n	12c0c <xTaskGenericNotify+0xac>
					{
						pxTCB->ulNotifiedValue = ulValue;
   12c04:	693b      	ldr	r3, [r7, #16]
   12c06:	68ba      	ldr	r2, [r7, #8]
   12c08:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
   12c0a:	e013      	b.n	12c34 <xTaskGenericNotify+0xd4>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
   12c0c:	f04f 0300 	mov.w	r3, #0
   12c10:	617b      	str	r3, [r7, #20]
					}
					break;
   12c12:	e00f      	b.n	12c34 <xTaskGenericNotify+0xd4>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
   12c14:	693b      	ldr	r3, [r7, #16]
   12c16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   12c18:	f1b3 3fff 	cmp.w	r3, #4294967295
   12c1c:	d00a      	beq.n	12c34 <xTaskGenericNotify+0xd4>
   12c1e:	f04f 0328 	mov.w	r3, #40	; 0x28
   12c22:	f383 8811 	msr	BASEPRI, r3
   12c26:	f3bf 8f6f 	isb	sy
   12c2a:	f3bf 8f4f 	dsb	sy
   12c2e:	623b      	str	r3, [r7, #32]
   12c30:	e7fe      	b.n	12c30 <xTaskGenericNotify+0xd0>
					break;

				case eNoAction:
					/* The task is being notified without its notify value being
					updated. */
					break;
   12c32:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
   12c34:	7efb      	ldrb	r3, [r7, #27]
   12c36:	2b01      	cmp	r3, #1
   12c38:	d14f      	bne.n	12cda <xTaskGenericNotify+0x17a>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   12c3a:	693b      	ldr	r3, [r7, #16]
   12c3c:	f103 0304 	add.w	r3, r3, #4
   12c40:	4618      	mov	r0, r3
   12c42:	f7fc f967 	bl	ef14 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
   12c46:	693b      	ldr	r3, [r7, #16]
   12c48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12c4a:	f04f 0201 	mov.w	r2, #1
   12c4e:	fa02 f203 	lsl.w	r2, r2, r3
   12c52:	f243 0374 	movw	r3, #12404	; 0x3074
   12c56:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12c5a:	681b      	ldr	r3, [r3, #0]
   12c5c:	ea42 0203 	orr.w	r2, r2, r3
   12c60:	f243 0374 	movw	r3, #12404	; 0x3074
   12c64:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12c68:	601a      	str	r2, [r3, #0]
   12c6a:	693b      	ldr	r3, [r7, #16]
   12c6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12c6e:	4613      	mov	r3, r2
   12c70:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12c74:	4413      	add	r3, r2
   12c76:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12c7a:	461a      	mov	r2, r3
   12c7c:	f642 7398 	movw	r3, #12184	; 0x2f98
   12c80:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12c84:	441a      	add	r2, r3
   12c86:	693b      	ldr	r3, [r7, #16]
   12c88:	f103 0304 	add.w	r3, r3, #4
   12c8c:	4610      	mov	r0, r2
   12c8e:	4619      	mov	r1, r3
   12c90:	f7fc f8e2 	bl	ee58 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
   12c94:	693b      	ldr	r3, [r7, #16]
   12c96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   12c98:	2b00      	cmp	r3, #0
   12c9a:	d009      	beq.n	12cb0 <xTaskGenericNotify+0x150>
   12c9c:	f04f 0328 	mov.w	r3, #40	; 0x28
   12ca0:	f383 8811 	msr	BASEPRI, r3
   12ca4:	f3bf 8f6f 	isb	sy
   12ca8:	f3bf 8f4f 	dsb	sy
   12cac:	627b      	str	r3, [r7, #36]	; 0x24
   12cae:	e7fe      	b.n	12cae <xTaskGenericNotify+0x14e>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
   12cb0:	693b      	ldr	r3, [r7, #16]
   12cb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12cb4:	f642 7394 	movw	r3, #12180	; 0x2f94
   12cb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12cbc:	681b      	ldr	r3, [r3, #0]
   12cbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12cc0:	429a      	cmp	r2, r3
   12cc2:	d90a      	bls.n	12cda <xTaskGenericNotify+0x17a>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
   12cc4:	f64e 5304 	movw	r3, #60676	; 0xed04
   12cc8:	f2ce 0300 	movt	r3, #57344	; 0xe000
   12ccc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   12cd0:	601a      	str	r2, [r3, #0]
   12cd2:	f3bf 8f4f 	dsb	sy
   12cd6:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
   12cda:	f001 f995 	bl	14008 <vPortExitCritical>

		return xReturn;
   12cde:	697b      	ldr	r3, [r7, #20]
	}
   12ce0:	4618      	mov	r0, r3
   12ce2:	f107 0728 	add.w	r7, r7, #40	; 0x28
   12ce6:	46bd      	mov	sp, r7
   12ce8:	bd80      	pop	{r7, pc}
   12cea:	bf00      	nop

00012cec <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
   12cec:	b580      	push	{r7, lr}
   12cee:	b08e      	sub	sp, #56	; 0x38
   12cf0:	af00      	add	r7, sp, #0
   12cf2:	60f8      	str	r0, [r7, #12]
   12cf4:	60b9      	str	r1, [r7, #8]
   12cf6:	603b      	str	r3, [r7, #0]
   12cf8:	4613      	mov	r3, r2
   12cfa:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
   12cfc:	f04f 0301 	mov.w	r3, #1
   12d00:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
   12d02:	68fb      	ldr	r3, [r7, #12]
   12d04:	2b00      	cmp	r3, #0
   12d06:	d109      	bne.n	12d1c <xTaskGenericNotifyFromISR+0x30>
   12d08:	f04f 0328 	mov.w	r3, #40	; 0x28
   12d0c:	f383 8811 	msr	BASEPRI, r3
   12d10:	f3bf 8f6f 	isb	sy
   12d14:	f3bf 8f4f 	dsb	sy
   12d18:	623b      	str	r3, [r7, #32]
   12d1a:	e7fe      	b.n	12d1a <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   12d1c:	f001 fa20 	bl	14160 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
   12d20:	68fb      	ldr	r3, [r7, #12]
   12d22:	613b      	str	r3, [r7, #16]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   12d24:	f3ef 8211 	mrs	r2, BASEPRI
   12d28:	f04f 0328 	mov.w	r3, #40	; 0x28
   12d2c:	f383 8811 	msr	BASEPRI, r3
   12d30:	f3bf 8f6f 	isb	sy
   12d34:	f3bf 8f4f 	dsb	sy
   12d38:	62ba      	str	r2, [r7, #40]	; 0x28
   12d3a:	627b      	str	r3, [r7, #36]	; 0x24
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   12d3c:	6abb      	ldr	r3, [r7, #40]	; 0x28

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   12d3e:	61fb      	str	r3, [r7, #28]
		{
			if( pulPreviousNotificationValue != NULL )
   12d40:	683b      	ldr	r3, [r7, #0]
   12d42:	2b00      	cmp	r3, #0
   12d44:	d003      	beq.n	12d4e <xTaskGenericNotifyFromISR+0x62>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
   12d46:	693b      	ldr	r3, [r7, #16]
   12d48:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   12d4a:	683b      	ldr	r3, [r7, #0]
   12d4c:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
   12d4e:	693b      	ldr	r3, [r7, #16]
   12d50:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   12d54:	75fb      	strb	r3, [r7, #23]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
   12d56:	693b      	ldr	r3, [r7, #16]
   12d58:	f04f 0202 	mov.w	r2, #2
   12d5c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
   12d60:	79fb      	ldrb	r3, [r7, #7]
   12d62:	2b04      	cmp	r3, #4
   12d64:	d82a      	bhi.n	12dbc <xTaskGenericNotifyFromISR+0xd0>
   12d66:	a201      	add	r2, pc, #4	; (adr r2, 12d6c <xTaskGenericNotifyFromISR+0x80>)
   12d68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   12d6c:	00012ddb 	.word	0x00012ddb
   12d70:	00012d81 	.word	0x00012d81
   12d74:	00012d91 	.word	0x00012d91
   12d78:	00012d9f 	.word	0x00012d9f
   12d7c:	00012da7 	.word	0x00012da7
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
   12d80:	693b      	ldr	r3, [r7, #16]
   12d82:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   12d84:	68bb      	ldr	r3, [r7, #8]
   12d86:	ea42 0203 	orr.w	r2, r2, r3
   12d8a:	693b      	ldr	r3, [r7, #16]
   12d8c:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   12d8e:	e025      	b.n	12ddc <xTaskGenericNotifyFromISR+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
   12d90:	693b      	ldr	r3, [r7, #16]
   12d92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   12d94:	f103 0201 	add.w	r2, r3, #1
   12d98:	693b      	ldr	r3, [r7, #16]
   12d9a:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   12d9c:	e01e      	b.n	12ddc <xTaskGenericNotifyFromISR+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
   12d9e:	693b      	ldr	r3, [r7, #16]
   12da0:	68ba      	ldr	r2, [r7, #8]
   12da2:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   12da4:	e01a      	b.n	12ddc <xTaskGenericNotifyFromISR+0xf0>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
   12da6:	7dfb      	ldrb	r3, [r7, #23]
   12da8:	2b02      	cmp	r3, #2
   12daa:	d003      	beq.n	12db4 <xTaskGenericNotifyFromISR+0xc8>
					{
						pxTCB->ulNotifiedValue = ulValue;
   12dac:	693b      	ldr	r3, [r7, #16]
   12dae:	68ba      	ldr	r2, [r7, #8]
   12db0:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
   12db2:	e013      	b.n	12ddc <xTaskGenericNotifyFromISR+0xf0>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
   12db4:	f04f 0300 	mov.w	r3, #0
   12db8:	61bb      	str	r3, [r7, #24]
					}
					break;
   12dba:	e00f      	b.n	12ddc <xTaskGenericNotifyFromISR+0xf0>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
   12dbc:	693b      	ldr	r3, [r7, #16]
   12dbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   12dc0:	f1b3 3fff 	cmp.w	r3, #4294967295
   12dc4:	d00a      	beq.n	12ddc <xTaskGenericNotifyFromISR+0xf0>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   12dc6:	f04f 0328 	mov.w	r3, #40	; 0x28
   12dca:	f383 8811 	msr	BASEPRI, r3
   12dce:	f3bf 8f6f 	isb	sy
   12dd2:	f3bf 8f4f 	dsb	sy
   12dd6:	62fb      	str	r3, [r7, #44]	; 0x2c
   12dd8:	e7fe      	b.n	12dd8 <xTaskGenericNotifyFromISR+0xec>
					break;

				case eNoAction :
					/* The task is being notified without its notify value being
					updated. */
					break;
   12dda:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
   12ddc:	7dfb      	ldrb	r3, [r7, #23]
   12dde:	2b01      	cmp	r3, #1
   12de0:	d164      	bne.n	12eac <xTaskGenericNotifyFromISR+0x1c0>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
   12de2:	693b      	ldr	r3, [r7, #16]
   12de4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   12de6:	2b00      	cmp	r3, #0
   12de8:	d009      	beq.n	12dfe <xTaskGenericNotifyFromISR+0x112>
   12dea:	f04f 0328 	mov.w	r3, #40	; 0x28
   12dee:	f383 8811 	msr	BASEPRI, r3
   12df2:	f3bf 8f6f 	isb	sy
   12df6:	f3bf 8f4f 	dsb	sy
   12dfa:	633b      	str	r3, [r7, #48]	; 0x30
   12dfc:	e7fe      	b.n	12dfc <xTaskGenericNotifyFromISR+0x110>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   12dfe:	f243 0394 	movw	r3, #12436	; 0x3094
   12e02:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12e06:	681b      	ldr	r3, [r3, #0]
   12e08:	2b00      	cmp	r3, #0
   12e0a:	d12d      	bne.n	12e68 <xTaskGenericNotifyFromISR+0x17c>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   12e0c:	693b      	ldr	r3, [r7, #16]
   12e0e:	f103 0304 	add.w	r3, r3, #4
   12e12:	4618      	mov	r0, r3
   12e14:	f7fc f87e 	bl	ef14 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   12e18:	693b      	ldr	r3, [r7, #16]
   12e1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12e1c:	f04f 0201 	mov.w	r2, #1
   12e20:	fa02 f203 	lsl.w	r2, r2, r3
   12e24:	f243 0374 	movw	r3, #12404	; 0x3074
   12e28:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12e2c:	681b      	ldr	r3, [r3, #0]
   12e2e:	ea42 0203 	orr.w	r2, r2, r3
   12e32:	f243 0374 	movw	r3, #12404	; 0x3074
   12e36:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12e3a:	601a      	str	r2, [r3, #0]
   12e3c:	693b      	ldr	r3, [r7, #16]
   12e3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12e40:	4613      	mov	r3, r2
   12e42:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12e46:	4413      	add	r3, r2
   12e48:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12e4c:	461a      	mov	r2, r3
   12e4e:	f642 7398 	movw	r3, #12184	; 0x2f98
   12e52:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12e56:	441a      	add	r2, r3
   12e58:	693b      	ldr	r3, [r7, #16]
   12e5a:	f103 0304 	add.w	r3, r3, #4
   12e5e:	4610      	mov	r0, r2
   12e60:	4619      	mov	r1, r3
   12e62:	f7fb fff9 	bl	ee58 <vListInsertEnd>
   12e66:	e009      	b.n	12e7c <xTaskGenericNotifyFromISR+0x190>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
   12e68:	693b      	ldr	r3, [r7, #16]
   12e6a:	f103 0318 	add.w	r3, r3, #24
   12e6e:	f243 002c 	movw	r0, #12332	; 0x302c
   12e72:	f2c2 0000 	movt	r0, #8192	; 0x2000
   12e76:	4619      	mov	r1, r3
   12e78:	f7fb ffee 	bl	ee58 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
   12e7c:	693b      	ldr	r3, [r7, #16]
   12e7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12e80:	f642 7394 	movw	r3, #12180	; 0x2f94
   12e84:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12e88:	681b      	ldr	r3, [r3, #0]
   12e8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12e8c:	429a      	cmp	r2, r3
   12e8e:	d90d      	bls.n	12eac <xTaskGenericNotifyFromISR+0x1c0>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
   12e90:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   12e92:	2b00      	cmp	r3, #0
   12e94:	d003      	beq.n	12e9e <xTaskGenericNotifyFromISR+0x1b2>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
   12e96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   12e98:	f04f 0201 	mov.w	r2, #1
   12e9c:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
   12e9e:	f243 0380 	movw	r3, #12416	; 0x3080
   12ea2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12ea6:	f04f 0201 	mov.w	r2, #1
   12eaa:	601a      	str	r2, [r3, #0]
   12eac:	69fb      	ldr	r3, [r7, #28]
   12eae:	637b      	str	r3, [r7, #52]	; 0x34
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   12eb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   12eb2:	f383 8811 	msr	BASEPRI, r3
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
   12eb6:	69bb      	ldr	r3, [r7, #24]
	}
   12eb8:	4618      	mov	r0, r3
   12eba:	f107 0738 	add.w	r7, r7, #56	; 0x38
   12ebe:	46bd      	mov	sp, r7
   12ec0:	bd80      	pop	{r7, pc}
   12ec2:	bf00      	nop

00012ec4 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
   12ec4:	b580      	push	{r7, lr}
   12ec6:	b08a      	sub	sp, #40	; 0x28
   12ec8:	af00      	add	r7, sp, #0
   12eca:	6078      	str	r0, [r7, #4]
   12ecc:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
   12ece:	687b      	ldr	r3, [r7, #4]
   12ed0:	2b00      	cmp	r3, #0
   12ed2:	d109      	bne.n	12ee8 <vTaskNotifyGiveFromISR+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   12ed4:	f04f 0328 	mov.w	r3, #40	; 0x28
   12ed8:	f383 8811 	msr	BASEPRI, r3
   12edc:	f3bf 8f6f 	isb	sy
   12ee0:	f3bf 8f4f 	dsb	sy
   12ee4:	617b      	str	r3, [r7, #20]
   12ee6:	e7fe      	b.n	12ee6 <vTaskNotifyGiveFromISR+0x22>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   12ee8:	f001 f93a 	bl	14160 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
   12eec:	687b      	ldr	r3, [r7, #4]
   12eee:	60bb      	str	r3, [r7, #8]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   12ef0:	f3ef 8211 	mrs	r2, BASEPRI
   12ef4:	f04f 0328 	mov.w	r3, #40	; 0x28
   12ef8:	f383 8811 	msr	BASEPRI, r3
   12efc:	f3bf 8f6f 	isb	sy
   12f00:	f3bf 8f4f 	dsb	sy
   12f04:	61fa      	str	r2, [r7, #28]
   12f06:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   12f08:	69fb      	ldr	r3, [r7, #28]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   12f0a:	613b      	str	r3, [r7, #16]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
   12f0c:	68bb      	ldr	r3, [r7, #8]
   12f0e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   12f12:	73fb      	strb	r3, [r7, #15]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
   12f14:	68bb      	ldr	r3, [r7, #8]
   12f16:	f04f 0202 	mov.w	r2, #2
   12f1a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
   12f1e:	68bb      	ldr	r3, [r7, #8]
   12f20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   12f22:	f103 0201 	add.w	r2, r3, #1
   12f26:	68bb      	ldr	r3, [r7, #8]
   12f28:	655a      	str	r2, [r3, #84]	; 0x54

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
   12f2a:	7bfb      	ldrb	r3, [r7, #15]
   12f2c:	2b01      	cmp	r3, #1
   12f2e:	d164      	bne.n	12ffa <vTaskNotifyGiveFromISR+0x136>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
   12f30:	68bb      	ldr	r3, [r7, #8]
   12f32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   12f34:	2b00      	cmp	r3, #0
   12f36:	d009      	beq.n	12f4c <vTaskNotifyGiveFromISR+0x88>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   12f38:	f04f 0328 	mov.w	r3, #40	; 0x28
   12f3c:	f383 8811 	msr	BASEPRI, r3
   12f40:	f3bf 8f6f 	isb	sy
   12f44:	f3bf 8f4f 	dsb	sy
   12f48:	623b      	str	r3, [r7, #32]
   12f4a:	e7fe      	b.n	12f4a <vTaskNotifyGiveFromISR+0x86>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   12f4c:	f243 0394 	movw	r3, #12436	; 0x3094
   12f50:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12f54:	681b      	ldr	r3, [r3, #0]
   12f56:	2b00      	cmp	r3, #0
   12f58:	d12d      	bne.n	12fb6 <vTaskNotifyGiveFromISR+0xf2>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   12f5a:	68bb      	ldr	r3, [r7, #8]
   12f5c:	f103 0304 	add.w	r3, r3, #4
   12f60:	4618      	mov	r0, r3
   12f62:	f7fb ffd7 	bl	ef14 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   12f66:	68bb      	ldr	r3, [r7, #8]
   12f68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12f6a:	f04f 0201 	mov.w	r2, #1
   12f6e:	fa02 f203 	lsl.w	r2, r2, r3
   12f72:	f243 0374 	movw	r3, #12404	; 0x3074
   12f76:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12f7a:	681b      	ldr	r3, [r3, #0]
   12f7c:	ea42 0203 	orr.w	r2, r2, r3
   12f80:	f243 0374 	movw	r3, #12404	; 0x3074
   12f84:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12f88:	601a      	str	r2, [r3, #0]
   12f8a:	68bb      	ldr	r3, [r7, #8]
   12f8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12f8e:	4613      	mov	r3, r2
   12f90:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12f94:	4413      	add	r3, r2
   12f96:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12f9a:	461a      	mov	r2, r3
   12f9c:	f642 7398 	movw	r3, #12184	; 0x2f98
   12fa0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12fa4:	441a      	add	r2, r3
   12fa6:	68bb      	ldr	r3, [r7, #8]
   12fa8:	f103 0304 	add.w	r3, r3, #4
   12fac:	4610      	mov	r0, r2
   12fae:	4619      	mov	r1, r3
   12fb0:	f7fb ff52 	bl	ee58 <vListInsertEnd>
   12fb4:	e009      	b.n	12fca <vTaskNotifyGiveFromISR+0x106>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
   12fb6:	68bb      	ldr	r3, [r7, #8]
   12fb8:	f103 0318 	add.w	r3, r3, #24
   12fbc:	f243 002c 	movw	r0, #12332	; 0x302c
   12fc0:	f2c2 0000 	movt	r0, #8192	; 0x2000
   12fc4:	4619      	mov	r1, r3
   12fc6:	f7fb ff47 	bl	ee58 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
   12fca:	68bb      	ldr	r3, [r7, #8]
   12fcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12fce:	f642 7394 	movw	r3, #12180	; 0x2f94
   12fd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12fd6:	681b      	ldr	r3, [r3, #0]
   12fd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12fda:	429a      	cmp	r2, r3
   12fdc:	d90d      	bls.n	12ffa <vTaskNotifyGiveFromISR+0x136>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
   12fde:	683b      	ldr	r3, [r7, #0]
   12fe0:	2b00      	cmp	r3, #0
   12fe2:	d003      	beq.n	12fec <vTaskNotifyGiveFromISR+0x128>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
   12fe4:	683b      	ldr	r3, [r7, #0]
   12fe6:	f04f 0201 	mov.w	r2, #1
   12fea:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
   12fec:	f243 0380 	movw	r3, #12416	; 0x3080
   12ff0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12ff4:	f04f 0201 	mov.w	r2, #1
   12ff8:	601a      	str	r2, [r3, #0]
   12ffa:	693b      	ldr	r3, [r7, #16]
   12ffc:	627b      	str	r3, [r7, #36]	; 0x24
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   12ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13000:	f383 8811 	msr	BASEPRI, r3
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
   13004:	f107 0728 	add.w	r7, r7, #40	; 0x28
   13008:	46bd      	mov	sp, r7
   1300a:	bd80      	pop	{r7, pc}

0001300c <xTaskNotifyStateClear>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyStateClear( TaskHandle_t xTask )
	{
   1300c:	b580      	push	{r7, lr}
   1300e:	b084      	sub	sp, #16
   13010:	af00      	add	r7, sp, #0
   13012:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	BaseType_t xReturn;

		/* If null is passed in here then it is the calling task that is having
		its notification state cleared. */
		pxTCB = prvGetTCBFromHandle( xTask );
   13014:	687b      	ldr	r3, [r7, #4]
   13016:	2b00      	cmp	r3, #0
   13018:	d105      	bne.n	13026 <xTaskNotifyStateClear+0x1a>
   1301a:	f642 7394 	movw	r3, #12180	; 0x2f94
   1301e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13022:	681b      	ldr	r3, [r3, #0]
   13024:	e000      	b.n	13028 <xTaskNotifyStateClear+0x1c>
   13026:	687b      	ldr	r3, [r7, #4]
   13028:	60bb      	str	r3, [r7, #8]

		taskENTER_CRITICAL();
   1302a:	f000 ffb5 	bl	13f98 <vPortEnterCritical>
		{
			if( pxTCB->ucNotifyState == taskNOTIFICATION_RECEIVED )
   1302e:	68bb      	ldr	r3, [r7, #8]
   13030:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   13034:	b2db      	uxtb	r3, r3
   13036:	2b02      	cmp	r3, #2
   13038:	d108      	bne.n	1304c <xTaskNotifyStateClear+0x40>
			{
				pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   1303a:	68bb      	ldr	r3, [r7, #8]
   1303c:	f04f 0200 	mov.w	r2, #0
   13040:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				xReturn = pdPASS;
   13044:	f04f 0301 	mov.w	r3, #1
   13048:	60fb      	str	r3, [r7, #12]
   1304a:	e002      	b.n	13052 <xTaskNotifyStateClear+0x46>
			}
			else
			{
				xReturn = pdFAIL;
   1304c:	f04f 0300 	mov.w	r3, #0
   13050:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
   13052:	f000 ffd9 	bl	14008 <vPortExitCritical>

		return xReturn;
   13056:	68fb      	ldr	r3, [r7, #12]
	}
   13058:	4618      	mov	r0, r3
   1305a:	f107 0710 	add.w	r7, r7, #16
   1305e:	46bd      	mov	sp, r7
   13060:	bd80      	pop	{r7, pc}
   13062:	bf00      	nop

00013064 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
   13064:	b580      	push	{r7, lr}
   13066:	b084      	sub	sp, #16
   13068:	af00      	add	r7, sp, #0
   1306a:	6078      	str	r0, [r7, #4]
   1306c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
   1306e:	f243 0370 	movw	r3, #12400	; 0x3070
   13072:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13076:	681b      	ldr	r3, [r3, #0]
   13078:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   1307a:	f642 7394 	movw	r3, #12180	; 0x2f94
   1307e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13082:	681b      	ldr	r3, [r3, #0]
   13084:	f103 0304 	add.w	r3, r3, #4
   13088:	4618      	mov	r0, r3
   1308a:	f7fb ff43 	bl	ef14 <uxListRemove>
   1308e:	4603      	mov	r3, r0
   13090:	2b00      	cmp	r3, #0
   13092:	d117      	bne.n	130c4 <prvAddCurrentTaskToDelayedList+0x60>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
   13094:	f642 7394 	movw	r3, #12180	; 0x2f94
   13098:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1309c:	681b      	ldr	r3, [r3, #0]
   1309e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   130a0:	f04f 0201 	mov.w	r2, #1
   130a4:	fa02 f303 	lsl.w	r3, r2, r3
   130a8:	ea6f 0203 	mvn.w	r2, r3
   130ac:	f243 0374 	movw	r3, #12404	; 0x3074
   130b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   130b4:	681b      	ldr	r3, [r3, #0]
   130b6:	ea02 0203 	and.w	r2, r2, r3
   130ba:	f243 0374 	movw	r3, #12404	; 0x3074
   130be:	f2c2 0300 	movt	r3, #8192	; 0x2000
   130c2:	601a      	str	r2, [r3, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
   130c4:	687b      	ldr	r3, [r7, #4]
   130c6:	f1b3 3fff 	cmp.w	r3, #4294967295
   130ca:	d111      	bne.n	130f0 <prvAddCurrentTaskToDelayedList+0x8c>
   130cc:	683b      	ldr	r3, [r7, #0]
   130ce:	2b00      	cmp	r3, #0
   130d0:	d00e      	beq.n	130f0 <prvAddCurrentTaskToDelayedList+0x8c>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
   130d2:	f642 7394 	movw	r3, #12180	; 0x2f94
   130d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   130da:	681b      	ldr	r3, [r3, #0]
   130dc:	f103 0304 	add.w	r3, r3, #4
   130e0:	f243 0058 	movw	r0, #12376	; 0x3058
   130e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
   130e8:	4619      	mov	r1, r3
   130ea:	f7fb feb5 	bl	ee58 <vListInsertEnd>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
   130ee:	e03d      	b.n	1316c <prvAddCurrentTaskToDelayedList+0x108>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
   130f0:	68fa      	ldr	r2, [r7, #12]
   130f2:	687b      	ldr	r3, [r7, #4]
   130f4:	4413      	add	r3, r2
   130f6:	60bb      	str	r3, [r7, #8]

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
   130f8:	f642 7394 	movw	r3, #12180	; 0x2f94
   130fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13100:	681b      	ldr	r3, [r3, #0]
   13102:	68ba      	ldr	r2, [r7, #8]
   13104:	605a      	str	r2, [r3, #4]

			if( xTimeToWake < xConstTickCount )
   13106:	68ba      	ldr	r2, [r7, #8]
   13108:	68fb      	ldr	r3, [r7, #12]
   1310a:	429a      	cmp	r2, r3
   1310c:	d210      	bcs.n	13130 <prvAddCurrentTaskToDelayedList+0xcc>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
   1310e:	f243 0328 	movw	r3, #12328	; 0x3028
   13112:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13116:	681a      	ldr	r2, [r3, #0]
   13118:	f642 7394 	movw	r3, #12180	; 0x2f94
   1311c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13120:	681b      	ldr	r3, [r3, #0]
   13122:	f103 0304 	add.w	r3, r3, #4
   13126:	4610      	mov	r0, r2
   13128:	4619      	mov	r1, r3
   1312a:	f7fb feb9 	bl	eea0 <vListInsert>
   1312e:	e01d      	b.n	1316c <prvAddCurrentTaskToDelayedList+0x108>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
   13130:	f243 0324 	movw	r3, #12324	; 0x3024
   13134:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13138:	681a      	ldr	r2, [r3, #0]
   1313a:	f642 7394 	movw	r3, #12180	; 0x2f94
   1313e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13142:	681b      	ldr	r3, [r3, #0]
   13144:	f103 0304 	add.w	r3, r3, #4
   13148:	4610      	mov	r0, r2
   1314a:	4619      	mov	r1, r3
   1314c:	f7fb fea8 	bl	eea0 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
   13150:	f243 038c 	movw	r3, #12428	; 0x308c
   13154:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13158:	681b      	ldr	r3, [r3, #0]
   1315a:	68ba      	ldr	r2, [r7, #8]
   1315c:	429a      	cmp	r2, r3
   1315e:	d205      	bcs.n	1316c <prvAddCurrentTaskToDelayedList+0x108>
				{
					xNextTaskUnblockTime = xTimeToWake;
   13160:	f243 038c 	movw	r3, #12428	; 0x308c
   13164:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13168:	68ba      	ldr	r2, [r7, #8]
   1316a:	601a      	str	r2, [r3, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
   1316c:	f107 0710 	add.w	r7, r7, #16
   13170:	46bd      	mov	sp, r7
   13172:	bd80      	pop	{r7, pc}

00013174 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
   13174:	b580      	push	{r7, lr}
   13176:	b084      	sub	sp, #16
   13178:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
   1317a:	f04f 0300 	mov.w	r3, #0
   1317e:	603b      	str	r3, [r7, #0]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
   13180:	f000 fbce 	bl	13920 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
   13184:	f243 03d0 	movw	r3, #12496	; 0x30d0
   13188:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1318c:	681b      	ldr	r3, [r3, #0]
   1318e:	2b00      	cmp	r3, #0
   13190:	d017      	beq.n	131c2 <xTimerCreateTimerTask+0x4e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
   13192:	f04f 0302 	mov.w	r3, #2
   13196:	9300      	str	r3, [sp, #0]
   13198:	f243 03d4 	movw	r3, #12500	; 0x30d4
   1319c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   131a0:	9301      	str	r3, [sp, #4]
   131a2:	f243 40d1 	movw	r0, #13521	; 0x34d1
   131a6:	f2c0 0001 	movt	r0, #1
   131aa:	f246 71c0 	movw	r1, #26560	; 0x67c0
   131ae:	f2c0 0102 	movt	r1, #2
   131b2:	f04f 02b4 	mov.w	r2, #180	; 0xb4
   131b6:	f04f 0300 	mov.w	r3, #0
   131ba:	f7fd f925 	bl	10408 <xTaskCreate>
   131be:	4603      	mov	r3, r0
   131c0:	603b      	str	r3, [r7, #0]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
   131c2:	683b      	ldr	r3, [r7, #0]
   131c4:	2b00      	cmp	r3, #0
   131c6:	d109      	bne.n	131dc <xTimerCreateTimerTask+0x68>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   131c8:	f04f 0328 	mov.w	r3, #40	; 0x28
   131cc:	f383 8811 	msr	BASEPRI, r3
   131d0:	f3bf 8f6f 	isb	sy
   131d4:	f3bf 8f4f 	dsb	sy
   131d8:	607b      	str	r3, [r7, #4]
   131da:	e7fe      	b.n	131da <xTimerCreateTimerTask+0x66>
	return xReturn;
   131dc:	683b      	ldr	r3, [r7, #0]
}
   131de:	4618      	mov	r0, r3
   131e0:	f107 0708 	add.w	r7, r7, #8
   131e4:	46bd      	mov	sp, r7
   131e6:	bd80      	pop	{r7, pc}

000131e8 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
   131e8:	b580      	push	{r7, lr}
   131ea:	b088      	sub	sp, #32
   131ec:	af02      	add	r7, sp, #8
   131ee:	60f8      	str	r0, [r7, #12]
   131f0:	60b9      	str	r1, [r7, #8]
   131f2:	607a      	str	r2, [r7, #4]
   131f4:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
   131f6:	f04f 002c 	mov.w	r0, #44	; 0x2c
   131fa:	f000 fc4d 	bl	13a98 <pvPortMalloc>
   131fe:	4603      	mov	r3, r0
   13200:	617b      	str	r3, [r7, #20]

		if( pxNewTimer != NULL )
   13202:	697b      	ldr	r3, [r7, #20]
   13204:	2b00      	cmp	r3, #0
   13206:	d009      	beq.n	1321c <xTimerCreate+0x34>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
   13208:	6a3b      	ldr	r3, [r7, #32]
   1320a:	9300      	str	r3, [sp, #0]
   1320c:	697b      	ldr	r3, [r7, #20]
   1320e:	9301      	str	r3, [sp, #4]
   13210:	68f8      	ldr	r0, [r7, #12]
   13212:	68b9      	ldr	r1, [r7, #8]
   13214:	687a      	ldr	r2, [r7, #4]
   13216:	683b      	ldr	r3, [r7, #0]
   13218:	f000 f806 	bl	13228 <prvInitialiseNewTimer>
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
   1321c:	697b      	ldr	r3, [r7, #20]
	}
   1321e:	4618      	mov	r0, r3
   13220:	f107 0718 	add.w	r7, r7, #24
   13224:	46bd      	mov	sp, r7
   13226:	bd80      	pop	{r7, pc}

00013228 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
   13228:	b580      	push	{r7, lr}
   1322a:	b086      	sub	sp, #24
   1322c:	af00      	add	r7, sp, #0
   1322e:	60f8      	str	r0, [r7, #12]
   13230:	60b9      	str	r1, [r7, #8]
   13232:	607a      	str	r2, [r7, #4]
   13234:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
   13236:	68bb      	ldr	r3, [r7, #8]
   13238:	2b00      	cmp	r3, #0
   1323a:	d109      	bne.n	13250 <prvInitialiseNewTimer+0x28>
   1323c:	f04f 0328 	mov.w	r3, #40	; 0x28
   13240:	f383 8811 	msr	BASEPRI, r3
   13244:	f3bf 8f6f 	isb	sy
   13248:	f3bf 8f4f 	dsb	sy
   1324c:	617b      	str	r3, [r7, #20]
   1324e:	e7fe      	b.n	1324e <prvInitialiseNewTimer+0x26>

	if( pxNewTimer != NULL )
   13250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13252:	2b00      	cmp	r3, #0
   13254:	d016      	beq.n	13284 <prvInitialiseNewTimer+0x5c>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
   13256:	f000 fb63 	bl	13920 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
   1325a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1325c:	68fa      	ldr	r2, [r7, #12]
   1325e:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
   13260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13262:	68ba      	ldr	r2, [r7, #8]
   13264:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
   13266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13268:	687a      	ldr	r2, [r7, #4]
   1326a:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
   1326c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1326e:	683a      	ldr	r2, [r7, #0]
   13270:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
   13272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13274:	6a3a      	ldr	r2, [r7, #32]
   13276:	625a      	str	r2, [r3, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
   13278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1327a:	f103 0304 	add.w	r3, r3, #4
   1327e:	4618      	mov	r0, r3
   13280:	f7fb fddc 	bl	ee3c <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
   13284:	f107 0718 	add.w	r7, r7, #24
   13288:	46bd      	mov	sp, r7
   1328a:	bd80      	pop	{r7, pc}

0001328c <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
   1328c:	b580      	push	{r7, lr}
   1328e:	b08a      	sub	sp, #40	; 0x28
   13290:	af00      	add	r7, sp, #0
   13292:	60f8      	str	r0, [r7, #12]
   13294:	60b9      	str	r1, [r7, #8]
   13296:	607a      	str	r2, [r7, #4]
   13298:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
   1329a:	f04f 0300 	mov.w	r3, #0
   1329e:	623b      	str	r3, [r7, #32]
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
   132a0:	68fb      	ldr	r3, [r7, #12]
   132a2:	2b00      	cmp	r3, #0
   132a4:	d109      	bne.n	132ba <xTimerGenericCommand+0x2e>
   132a6:	f04f 0328 	mov.w	r3, #40	; 0x28
   132aa:	f383 8811 	msr	BASEPRI, r3
   132ae:	f3bf 8f6f 	isb	sy
   132b2:	f3bf 8f4f 	dsb	sy
   132b6:	627b      	str	r3, [r7, #36]	; 0x24
   132b8:	e7fe      	b.n	132b8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
   132ba:	f243 03d0 	movw	r3, #12496	; 0x30d0
   132be:	f2c2 0300 	movt	r3, #8192	; 0x2000
   132c2:	681b      	ldr	r3, [r3, #0]
   132c4:	2b00      	cmp	r3, #0
   132c6:	d040      	beq.n	1334a <xTimerGenericCommand+0xbe>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   132c8:	68bb      	ldr	r3, [r7, #8]
   132ca:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
   132cc:	687b      	ldr	r3, [r7, #4]
   132ce:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
   132d0:	68fb      	ldr	r3, [r7, #12]
   132d2:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
   132d4:	68bb      	ldr	r3, [r7, #8]
   132d6:	2b05      	cmp	r3, #5
   132d8:	dc27      	bgt.n	1332a <xTimerGenericCommand+0x9e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   132da:	f7fe ff71 	bl	121c0 <xTaskGetSchedulerState>
   132de:	4603      	mov	r3, r0
   132e0:	2b02      	cmp	r3, #2
   132e2:	d110      	bne.n	13306 <xTimerGenericCommand+0x7a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
   132e4:	f243 03d0 	movw	r3, #12496	; 0x30d0
   132e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   132ec:	681a      	ldr	r2, [r3, #0]
   132ee:	f107 0314 	add.w	r3, r7, #20
   132f2:	4610      	mov	r0, r2
   132f4:	4619      	mov	r1, r3
   132f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   132f8:	f04f 0300 	mov.w	r3, #0
   132fc:	f7fb ffc0 	bl	f280 <xQueueGenericSend>
   13300:	4603      	mov	r3, r0
   13302:	623b      	str	r3, [r7, #32]
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   13304:	e021      	b.n	1334a <xTimerGenericCommand+0xbe>
   13306:	f243 03d0 	movw	r3, #12496	; 0x30d0
   1330a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1330e:	681a      	ldr	r2, [r3, #0]
   13310:	f107 0314 	add.w	r3, r7, #20
   13314:	4610      	mov	r0, r2
   13316:	4619      	mov	r1, r3
   13318:	f04f 0200 	mov.w	r2, #0
   1331c:	f04f 0300 	mov.w	r3, #0
   13320:	f7fb ffae 	bl	f280 <xQueueGenericSend>
   13324:	4603      	mov	r3, r0
   13326:	623b      	str	r3, [r7, #32]
   13328:	e00f      	b.n	1334a <xTimerGenericCommand+0xbe>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   1332a:	f243 03d0 	movw	r3, #12496	; 0x30d0
   1332e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13332:	681a      	ldr	r2, [r3, #0]
   13334:	f107 0314 	add.w	r3, r7, #20
   13338:	4610      	mov	r0, r2
   1333a:	4619      	mov	r1, r3
   1333c:	683a      	ldr	r2, [r7, #0]
   1333e:	f04f 0300 	mov.w	r3, #0
   13342:	f7fc f8b5 	bl	f4b0 <xQueueGenericSendFromISR>
   13346:	4603      	mov	r3, r0
   13348:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
   1334a:	6a3b      	ldr	r3, [r7, #32]
}
   1334c:	4618      	mov	r0, r3
   1334e:	f107 0728 	add.w	r7, r7, #40	; 0x28
   13352:	46bd      	mov	sp, r7
   13354:	bd80      	pop	{r7, pc}
   13356:	bf00      	nop

00013358 <xTimerGetTimerDaemonTaskHandle>:
/*-----------------------------------------------------------*/

TaskHandle_t xTimerGetTimerDaemonTaskHandle( void )
{
   13358:	b480      	push	{r7}
   1335a:	b083      	sub	sp, #12
   1335c:	af00      	add	r7, sp, #0
	/* If xTimerGetTimerDaemonTaskHandle() is called before the scheduler has been
	started, then xTimerTaskHandle will be NULL. */
	configASSERT( ( xTimerTaskHandle != NULL ) );
   1335e:	f243 03d4 	movw	r3, #12500	; 0x30d4
   13362:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13366:	681b      	ldr	r3, [r3, #0]
   13368:	2b00      	cmp	r3, #0
   1336a:	d109      	bne.n	13380 <xTimerGetTimerDaemonTaskHandle+0x28>
   1336c:	f04f 0328 	mov.w	r3, #40	; 0x28
   13370:	f383 8811 	msr	BASEPRI, r3
   13374:	f3bf 8f6f 	isb	sy
   13378:	f3bf 8f4f 	dsb	sy
   1337c:	607b      	str	r3, [r7, #4]
   1337e:	e7fe      	b.n	1337e <xTimerGetTimerDaemonTaskHandle+0x26>
	return xTimerTaskHandle;
   13380:	f243 03d4 	movw	r3, #12500	; 0x30d4
   13384:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13388:	681b      	ldr	r3, [r3, #0]
}
   1338a:	4618      	mov	r0, r3
   1338c:	f107 070c 	add.w	r7, r7, #12
   13390:	46bd      	mov	sp, r7
   13392:	bc80      	pop	{r7}
   13394:	4770      	bx	lr
   13396:	bf00      	nop

00013398 <xTimerGetPeriod>:
/*-----------------------------------------------------------*/

TickType_t xTimerGetPeriod( TimerHandle_t xTimer )
{
   13398:	b480      	push	{r7}
   1339a:	b085      	sub	sp, #20
   1339c:	af00      	add	r7, sp, #0
   1339e:	6078      	str	r0, [r7, #4]
Timer_t *pxTimer = xTimer;
   133a0:	687b      	ldr	r3, [r7, #4]
   133a2:	60bb      	str	r3, [r7, #8]

	configASSERT( xTimer );
   133a4:	687b      	ldr	r3, [r7, #4]
   133a6:	2b00      	cmp	r3, #0
   133a8:	d109      	bne.n	133be <xTimerGetPeriod+0x26>
   133aa:	f04f 0328 	mov.w	r3, #40	; 0x28
   133ae:	f383 8811 	msr	BASEPRI, r3
   133b2:	f3bf 8f6f 	isb	sy
   133b6:	f3bf 8f4f 	dsb	sy
   133ba:	60fb      	str	r3, [r7, #12]
   133bc:	e7fe      	b.n	133bc <xTimerGetPeriod+0x24>
	return pxTimer->xTimerPeriodInTicks;
   133be:	68bb      	ldr	r3, [r7, #8]
   133c0:	699b      	ldr	r3, [r3, #24]
}
   133c2:	4618      	mov	r0, r3
   133c4:	f107 0714 	add.w	r7, r7, #20
   133c8:	46bd      	mov	sp, r7
   133ca:	bc80      	pop	{r7}
   133cc:	4770      	bx	lr
   133ce:	bf00      	nop

000133d0 <xTimerGetExpiryTime>:
/*-----------------------------------------------------------*/

TickType_t xTimerGetExpiryTime( TimerHandle_t xTimer )
{
   133d0:	b480      	push	{r7}
   133d2:	b087      	sub	sp, #28
   133d4:	af00      	add	r7, sp, #0
   133d6:	6078      	str	r0, [r7, #4]
Timer_t * pxTimer =  xTimer;
   133d8:	687b      	ldr	r3, [r7, #4]
   133da:	60fb      	str	r3, [r7, #12]
TickType_t xReturn;

	configASSERT( xTimer );
   133dc:	687b      	ldr	r3, [r7, #4]
   133de:	2b00      	cmp	r3, #0
   133e0:	d109      	bne.n	133f6 <xTimerGetExpiryTime+0x26>
   133e2:	f04f 0328 	mov.w	r3, #40	; 0x28
   133e6:	f383 8811 	msr	BASEPRI, r3
   133ea:	f3bf 8f6f 	isb	sy
   133ee:	f3bf 8f4f 	dsb	sy
   133f2:	617b      	str	r3, [r7, #20]
   133f4:	e7fe      	b.n	133f4 <xTimerGetExpiryTime+0x24>
	xReturn = listGET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ) );
   133f6:	68fb      	ldr	r3, [r7, #12]
   133f8:	685b      	ldr	r3, [r3, #4]
   133fa:	613b      	str	r3, [r7, #16]
	return xReturn;
   133fc:	693b      	ldr	r3, [r7, #16]
}
   133fe:	4618      	mov	r0, r3
   13400:	f107 071c 	add.w	r7, r7, #28
   13404:	46bd      	mov	sp, r7
   13406:	bc80      	pop	{r7}
   13408:	4770      	bx	lr
   1340a:	bf00      	nop

0001340c <pcTimerGetName>:
/*-----------------------------------------------------------*/

const char * pcTimerGetName( TimerHandle_t xTimer ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
   1340c:	b480      	push	{r7}
   1340e:	b085      	sub	sp, #20
   13410:	af00      	add	r7, sp, #0
   13412:	6078      	str	r0, [r7, #4]
Timer_t *pxTimer = xTimer;
   13414:	687b      	ldr	r3, [r7, #4]
   13416:	60bb      	str	r3, [r7, #8]

	configASSERT( xTimer );
   13418:	687b      	ldr	r3, [r7, #4]
   1341a:	2b00      	cmp	r3, #0
   1341c:	d109      	bne.n	13432 <pcTimerGetName+0x26>
   1341e:	f04f 0328 	mov.w	r3, #40	; 0x28
   13422:	f383 8811 	msr	BASEPRI, r3
   13426:	f3bf 8f6f 	isb	sy
   1342a:	f3bf 8f4f 	dsb	sy
   1342e:	60fb      	str	r3, [r7, #12]
   13430:	e7fe      	b.n	13430 <pcTimerGetName+0x24>
	return pxTimer->pcTimerName;
   13432:	68bb      	ldr	r3, [r7, #8]
   13434:	681b      	ldr	r3, [r3, #0]
}
   13436:	4618      	mov	r0, r3
   13438:	f107 0714 	add.w	r7, r7, #20
   1343c:	46bd      	mov	sp, r7
   1343e:	bc80      	pop	{r7}
   13440:	4770      	bx	lr
   13442:	bf00      	nop

00013444 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
   13444:	b580      	push	{r7, lr}
   13446:	b088      	sub	sp, #32
   13448:	af02      	add	r7, sp, #8
   1344a:	6078      	str	r0, [r7, #4]
   1344c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   1344e:	f243 03c8 	movw	r3, #12488	; 0x30c8
   13452:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13456:	681b      	ldr	r3, [r3, #0]
   13458:	68db      	ldr	r3, [r3, #12]
   1345a:	68db      	ldr	r3, [r3, #12]
   1345c:	613b      	str	r3, [r7, #16]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   1345e:	693b      	ldr	r3, [r7, #16]
   13460:	f103 0304 	add.w	r3, r3, #4
   13464:	4618      	mov	r0, r3
   13466:	f7fb fd55 	bl	ef14 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   1346a:	693b      	ldr	r3, [r7, #16]
   1346c:	69db      	ldr	r3, [r3, #28]
   1346e:	2b01      	cmp	r3, #1
   13470:	d126      	bne.n	134c0 <prvProcessExpiredTimer+0x7c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
   13472:	693b      	ldr	r3, [r7, #16]
   13474:	699a      	ldr	r2, [r3, #24]
   13476:	687b      	ldr	r3, [r7, #4]
   13478:	4413      	add	r3, r2
   1347a:	6938      	ldr	r0, [r7, #16]
   1347c:	4619      	mov	r1, r3
   1347e:	683a      	ldr	r2, [r7, #0]
   13480:	687b      	ldr	r3, [r7, #4]
   13482:	f000 f8e3 	bl	1364c <prvInsertTimerInActiveList>
   13486:	4603      	mov	r3, r0
   13488:	2b00      	cmp	r3, #0
   1348a:	d019      	beq.n	134c0 <prvProcessExpiredTimer+0x7c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
   1348c:	f04f 0300 	mov.w	r3, #0
   13490:	9300      	str	r3, [sp, #0]
   13492:	6938      	ldr	r0, [r7, #16]
   13494:	f04f 0100 	mov.w	r1, #0
   13498:	687a      	ldr	r2, [r7, #4]
   1349a:	f04f 0300 	mov.w	r3, #0
   1349e:	f7ff fef5 	bl	1328c <xTimerGenericCommand>
   134a2:	4603      	mov	r3, r0
   134a4:	60fb      	str	r3, [r7, #12]
			configASSERT( xResult );
   134a6:	68fb      	ldr	r3, [r7, #12]
   134a8:	2b00      	cmp	r3, #0
   134aa:	d109      	bne.n	134c0 <prvProcessExpiredTimer+0x7c>
   134ac:	f04f 0328 	mov.w	r3, #40	; 0x28
   134b0:	f383 8811 	msr	BASEPRI, r3
   134b4:	f3bf 8f6f 	isb	sy
   134b8:	f3bf 8f4f 	dsb	sy
   134bc:	617b      	str	r3, [r7, #20]
   134be:	e7fe      	b.n	134be <prvProcessExpiredTimer+0x7a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   134c0:	693b      	ldr	r3, [r7, #16]
   134c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   134c4:	6938      	ldr	r0, [r7, #16]
   134c6:	4798      	blx	r3
}
   134c8:	f107 0718 	add.w	r7, r7, #24
   134cc:	46bd      	mov	sp, r7
   134ce:	bd80      	pop	{r7, pc}

000134d0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
   134d0:	b580      	push	{r7, lr}
   134d2:	b084      	sub	sp, #16
   134d4:	af00      	add	r7, sp, #0
   134d6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
   134d8:	f107 0308 	add.w	r3, r7, #8
   134dc:	4618      	mov	r0, r3
   134de:	f000 f863 	bl	135a8 <prvGetNextExpireTime>
   134e2:	4603      	mov	r3, r0
   134e4:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
   134e6:	68bb      	ldr	r3, [r7, #8]
   134e8:	68f8      	ldr	r0, [r7, #12]
   134ea:	4619      	mov	r1, r3
   134ec:	f000 f804 	bl	134f8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
   134f0:	f000 f8f8 	bl	136e4 <prvProcessReceivedCommands>
	}
   134f4:	e7f0      	b.n	134d8 <prvTimerTask+0x8>
   134f6:	bf00      	nop

000134f8 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
   134f8:	b580      	push	{r7, lr}
   134fa:	b084      	sub	sp, #16
   134fc:	af00      	add	r7, sp, #0
   134fe:	6078      	str	r0, [r7, #4]
   13500:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
   13502:	f7fd fe65 	bl	111d0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   13506:	f107 0308 	add.w	r3, r7, #8
   1350a:	4618      	mov	r0, r3
   1350c:	f000 f876 	bl	135fc <prvSampleTimeNow>
   13510:	4603      	mov	r3, r0
   13512:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
   13514:	68bb      	ldr	r3, [r7, #8]
   13516:	2b00      	cmp	r3, #0
   13518:	d13e      	bne.n	13598 <prvProcessTimerOrBlockTask+0xa0>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   1351a:	683b      	ldr	r3, [r7, #0]
   1351c:	2b00      	cmp	r3, #0
   1351e:	d10b      	bne.n	13538 <prvProcessTimerOrBlockTask+0x40>
   13520:	687a      	ldr	r2, [r7, #4]
   13522:	68fb      	ldr	r3, [r7, #12]
   13524:	429a      	cmp	r2, r3
   13526:	d807      	bhi.n	13538 <prvProcessTimerOrBlockTask+0x40>
			{
				( void ) xTaskResumeAll();
   13528:	f7fd fe64 	bl	111f4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
   1352c:	6878      	ldr	r0, [r7, #4]
   1352e:	68f9      	ldr	r1, [r7, #12]
   13530:	f7ff ff88 	bl	13444 <prvProcessExpiredTimer>
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
		if( xTimerListsWereSwitched == pdFALSE )
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   13534:	bf00      	nop
   13536:	e033      	b.n	135a0 <prvProcessTimerOrBlockTask+0xa8>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				if( xListWasEmpty != pdFALSE )
   13538:	683b      	ldr	r3, [r7, #0]
   1353a:	2b00      	cmp	r3, #0
   1353c:	d00d      	beq.n	1355a <prvProcessTimerOrBlockTask+0x62>
				{
					/* The current timer list is empty - is the overflow list
					also empty? */
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
   1353e:	f243 03cc 	movw	r3, #12492	; 0x30cc
   13542:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13546:	681b      	ldr	r3, [r3, #0]
   13548:	681b      	ldr	r3, [r3, #0]
   1354a:	2b00      	cmp	r3, #0
   1354c:	d102      	bne.n	13554 <prvProcessTimerOrBlockTask+0x5c>
   1354e:	f04f 0301 	mov.w	r3, #1
   13552:	e001      	b.n	13558 <prvProcessTimerOrBlockTask+0x60>
   13554:	f04f 0300 	mov.w	r3, #0
   13558:	603b      	str	r3, [r7, #0]
				}

				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
   1355a:	f243 03d0 	movw	r3, #12496	; 0x30d0
   1355e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13562:	681a      	ldr	r2, [r3, #0]
   13564:	6879      	ldr	r1, [r7, #4]
   13566:	68fb      	ldr	r3, [r7, #12]
   13568:	ebc3 0301 	rsb	r3, r3, r1
   1356c:	4610      	mov	r0, r2
   1356e:	4619      	mov	r1, r3
   13570:	683a      	ldr	r2, [r7, #0]
   13572:	f7fc ff0f 	bl	10394 <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
   13576:	f7fd fe3d 	bl	111f4 <xTaskResumeAll>
   1357a:	4603      	mov	r3, r0
   1357c:	2b00      	cmp	r3, #0
   1357e:	d10e      	bne.n	1359e <prvProcessTimerOrBlockTask+0xa6>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
   13580:	f64e 5304 	movw	r3, #60676	; 0xed04
   13584:	f2ce 0300 	movt	r3, #57344	; 0xe000
   13588:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   1358c:	601a      	str	r2, [r3, #0]
   1358e:	f3bf 8f4f 	dsb	sy
   13592:	f3bf 8f6f 	isb	sy
   13596:	e003      	b.n	135a0 <prvProcessTimerOrBlockTask+0xa8>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
   13598:	f7fd fe2c 	bl	111f4 <xTaskResumeAll>
   1359c:	e000      	b.n	135a0 <prvProcessTimerOrBlockTask+0xa8>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
   1359e:	bf00      	nop
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
   135a0:	f107 0710 	add.w	r7, r7, #16
   135a4:	46bd      	mov	sp, r7
   135a6:	bd80      	pop	{r7, pc}

000135a8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
   135a8:	b480      	push	{r7}
   135aa:	b085      	sub	sp, #20
   135ac:	af00      	add	r7, sp, #0
   135ae:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   135b0:	f243 03c8 	movw	r3, #12488	; 0x30c8
   135b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   135b8:	681b      	ldr	r3, [r3, #0]
   135ba:	681b      	ldr	r3, [r3, #0]
   135bc:	2b00      	cmp	r3, #0
   135be:	d102      	bne.n	135c6 <prvGetNextExpireTime+0x1e>
   135c0:	f04f 0301 	mov.w	r3, #1
   135c4:	e001      	b.n	135ca <prvGetNextExpireTime+0x22>
   135c6:	f04f 0300 	mov.w	r3, #0
   135ca:	687a      	ldr	r2, [r7, #4]
   135cc:	6013      	str	r3, [r2, #0]
	if( *pxListWasEmpty == pdFALSE )
   135ce:	687b      	ldr	r3, [r7, #4]
   135d0:	681b      	ldr	r3, [r3, #0]
   135d2:	2b00      	cmp	r3, #0
   135d4:	d108      	bne.n	135e8 <prvGetNextExpireTime+0x40>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   135d6:	f243 03c8 	movw	r3, #12488	; 0x30c8
   135da:	f2c2 0300 	movt	r3, #8192	; 0x2000
   135de:	681b      	ldr	r3, [r3, #0]
   135e0:	68db      	ldr	r3, [r3, #12]
   135e2:	681b      	ldr	r3, [r3, #0]
   135e4:	60fb      	str	r3, [r7, #12]
   135e6:	e002      	b.n	135ee <prvGetNextExpireTime+0x46>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
   135e8:	f04f 0300 	mov.w	r3, #0
   135ec:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
   135ee:	68fb      	ldr	r3, [r7, #12]
}
   135f0:	4618      	mov	r0, r3
   135f2:	f107 0714 	add.w	r7, r7, #20
   135f6:	46bd      	mov	sp, r7
   135f8:	bc80      	pop	{r7}
   135fa:	4770      	bx	lr

000135fc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
   135fc:	b580      	push	{r7, lr}
   135fe:	b084      	sub	sp, #16
   13600:	af00      	add	r7, sp, #0
   13602:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
   13604:	f7fd fec6 	bl	11394 <xTaskGetTickCount>
   13608:	4603      	mov	r3, r0
   1360a:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
   1360c:	f243 03d8 	movw	r3, #12504	; 0x30d8
   13610:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13614:	681b      	ldr	r3, [r3, #0]
   13616:	68fa      	ldr	r2, [r7, #12]
   13618:	429a      	cmp	r2, r3
   1361a:	d206      	bcs.n	1362a <prvSampleTimeNow+0x2e>
	{
		prvSwitchTimerLists();
   1361c:	f000 f906 	bl	1382c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
   13620:	687b      	ldr	r3, [r7, #4]
   13622:	f04f 0201 	mov.w	r2, #1
   13626:	601a      	str	r2, [r3, #0]
   13628:	e003      	b.n	13632 <prvSampleTimeNow+0x36>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
   1362a:	687b      	ldr	r3, [r7, #4]
   1362c:	f04f 0200 	mov.w	r2, #0
   13630:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
   13632:	f243 03d8 	movw	r3, #12504	; 0x30d8
   13636:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1363a:	68fa      	ldr	r2, [r7, #12]
   1363c:	601a      	str	r2, [r3, #0]

	return xTimeNow;
   1363e:	68fb      	ldr	r3, [r7, #12]
}
   13640:	4618      	mov	r0, r3
   13642:	f107 0710 	add.w	r7, r7, #16
   13646:	46bd      	mov	sp, r7
   13648:	bd80      	pop	{r7, pc}
   1364a:	bf00      	nop

0001364c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
   1364c:	b580      	push	{r7, lr}
   1364e:	b086      	sub	sp, #24
   13650:	af00      	add	r7, sp, #0
   13652:	60f8      	str	r0, [r7, #12]
   13654:	60b9      	str	r1, [r7, #8]
   13656:	607a      	str	r2, [r7, #4]
   13658:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
   1365a:	f04f 0300 	mov.w	r3, #0
   1365e:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   13660:	68fb      	ldr	r3, [r7, #12]
   13662:	68ba      	ldr	r2, [r7, #8]
   13664:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   13666:	68fb      	ldr	r3, [r7, #12]
   13668:	68fa      	ldr	r2, [r7, #12]
   1366a:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
   1366c:	68ba      	ldr	r2, [r7, #8]
   1366e:	687b      	ldr	r3, [r7, #4]
   13670:	429a      	cmp	r2, r3
   13672:	d818      	bhi.n	136a6 <prvInsertTimerInActiveList+0x5a>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   13674:	687a      	ldr	r2, [r7, #4]
   13676:	683b      	ldr	r3, [r7, #0]
   13678:	ebc3 0202 	rsb	r2, r3, r2
   1367c:	68fb      	ldr	r3, [r7, #12]
   1367e:	699b      	ldr	r3, [r3, #24]
   13680:	429a      	cmp	r2, r3
   13682:	d303      	bcc.n	1368c <prvInsertTimerInActiveList+0x40>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   13684:	f04f 0301 	mov.w	r3, #1
   13688:	617b      	str	r3, [r7, #20]
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   1368a:	e024      	b.n	136d6 <prvInsertTimerInActiveList+0x8a>
   1368c:	f243 03cc 	movw	r3, #12492	; 0x30cc
   13690:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13694:	681a      	ldr	r2, [r3, #0]
   13696:	68fb      	ldr	r3, [r7, #12]
   13698:	f103 0304 	add.w	r3, r3, #4
   1369c:	4610      	mov	r0, r2
   1369e:	4619      	mov	r1, r3
   136a0:	f7fb fbfe 	bl	eea0 <vListInsert>
   136a4:	e017      	b.n	136d6 <prvInsertTimerInActiveList+0x8a>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   136a6:	687a      	ldr	r2, [r7, #4]
   136a8:	683b      	ldr	r3, [r7, #0]
   136aa:	429a      	cmp	r2, r3
   136ac:	d207      	bcs.n	136be <prvInsertTimerInActiveList+0x72>
   136ae:	68ba      	ldr	r2, [r7, #8]
   136b0:	683b      	ldr	r3, [r7, #0]
   136b2:	429a      	cmp	r2, r3
   136b4:	d303      	bcc.n	136be <prvInsertTimerInActiveList+0x72>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
   136b6:	f04f 0301 	mov.w	r3, #1
   136ba:	617b      	str	r3, [r7, #20]
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   136bc:	e00b      	b.n	136d6 <prvInsertTimerInActiveList+0x8a>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   136be:	f243 03c8 	movw	r3, #12488	; 0x30c8
   136c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   136c6:	681a      	ldr	r2, [r3, #0]
   136c8:	68fb      	ldr	r3, [r7, #12]
   136ca:	f103 0304 	add.w	r3, r3, #4
   136ce:	4610      	mov	r0, r2
   136d0:	4619      	mov	r1, r3
   136d2:	f7fb fbe5 	bl	eea0 <vListInsert>
		}
	}

	return xProcessTimerNow;
   136d6:	697b      	ldr	r3, [r7, #20]
}
   136d8:	4618      	mov	r0, r3
   136da:	f107 0718 	add.w	r7, r7, #24
   136de:	46bd      	mov	sp, r7
   136e0:	bd80      	pop	{r7, pc}
   136e2:	bf00      	nop

000136e4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
   136e4:	b580      	push	{r7, lr}
   136e6:	b08c      	sub	sp, #48	; 0x30
   136e8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
   136ea:	e089      	b.n	13800 <prvProcessReceivedCommands+0x11c>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
   136ec:	68bb      	ldr	r3, [r7, #8]
   136ee:	2b00      	cmp	r3, #0
   136f0:	f2c0 8086 	blt.w	13800 <prvProcessReceivedCommands+0x11c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
   136f4:	693b      	ldr	r3, [r7, #16]
   136f6:	617b      	str	r3, [r7, #20]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
   136f8:	697b      	ldr	r3, [r7, #20]
   136fa:	695b      	ldr	r3, [r3, #20]
   136fc:	2b00      	cmp	r3, #0
   136fe:	d005      	beq.n	1370c <prvProcessReceivedCommands+0x28>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   13700:	697b      	ldr	r3, [r7, #20]
   13702:	f103 0304 	add.w	r3, r3, #4
   13706:	4618      	mov	r0, r3
   13708:	f7fb fc04 	bl	ef14 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   1370c:	f107 0304 	add.w	r3, r7, #4
   13710:	4618      	mov	r0, r3
   13712:	f7ff ff73 	bl	135fc <prvSampleTimeNow>
   13716:	4603      	mov	r3, r0
   13718:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
   1371a:	68bb      	ldr	r3, [r7, #8]
   1371c:	2b09      	cmp	r3, #9
   1371e:	d86f      	bhi.n	13800 <prvProcessReceivedCommands+0x11c>
   13720:	a201      	add	r2, pc, #4	; (adr r2, 13728 <prvProcessReceivedCommands+0x44>)
   13722:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   13726:	bf00      	nop
   13728:	00013751 	.word	0x00013751
   1372c:	00013751 	.word	0x00013751
   13730:	00013751 	.word	0x00013751
   13734:	00013801 	.word	0x00013801
   13738:	000137b7 	.word	0x000137b7
   1373c:	000137ef 	.word	0x000137ef
   13740:	00013751 	.word	0x00013751
   13744:	00013751 	.word	0x00013751
   13748:	00013801 	.word	0x00013801
   1374c:	000137b7 	.word	0x000137b7
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
   13750:	68fa      	ldr	r2, [r7, #12]
   13752:	697b      	ldr	r3, [r7, #20]
   13754:	699b      	ldr	r3, [r3, #24]
   13756:	441a      	add	r2, r3
   13758:	68fb      	ldr	r3, [r7, #12]
   1375a:	6978      	ldr	r0, [r7, #20]
   1375c:	4611      	mov	r1, r2
   1375e:	69fa      	ldr	r2, [r7, #28]
   13760:	f7ff ff74 	bl	1364c <prvInsertTimerInActiveList>
   13764:	4603      	mov	r3, r0
   13766:	2b00      	cmp	r3, #0
   13768:	d045      	beq.n	137f6 <prvProcessReceivedCommands+0x112>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   1376a:	697b      	ldr	r3, [r7, #20]
   1376c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   1376e:	6978      	ldr	r0, [r7, #20]
   13770:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   13772:	697b      	ldr	r3, [r7, #20]
   13774:	69db      	ldr	r3, [r3, #28]
   13776:	2b01      	cmp	r3, #1
   13778:	d13f      	bne.n	137fa <prvProcessReceivedCommands+0x116>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   1377a:	68fa      	ldr	r2, [r7, #12]
   1377c:	697b      	ldr	r3, [r7, #20]
   1377e:	699b      	ldr	r3, [r3, #24]
   13780:	4413      	add	r3, r2
   13782:	f04f 0200 	mov.w	r2, #0
   13786:	9200      	str	r2, [sp, #0]
   13788:	6978      	ldr	r0, [r7, #20]
   1378a:	f04f 0100 	mov.w	r1, #0
   1378e:	461a      	mov	r2, r3
   13790:	f04f 0300 	mov.w	r3, #0
   13794:	f7ff fd7a 	bl	1328c <xTimerGenericCommand>
   13798:	4603      	mov	r3, r0
   1379a:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
   1379c:	69bb      	ldr	r3, [r7, #24]
   1379e:	2b00      	cmp	r3, #0
   137a0:	d12d      	bne.n	137fe <prvProcessReceivedCommands+0x11a>
   137a2:	f04f 0328 	mov.w	r3, #40	; 0x28
   137a6:	f383 8811 	msr	BASEPRI, r3
   137aa:	f3bf 8f6f 	isb	sy
   137ae:	f3bf 8f4f 	dsb	sy
   137b2:	623b      	str	r3, [r7, #32]
   137b4:	e7fe      	b.n	137b4 <prvProcessReceivedCommands+0xd0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
   137b6:	68fa      	ldr	r2, [r7, #12]
   137b8:	697b      	ldr	r3, [r7, #20]
   137ba:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   137bc:	697b      	ldr	r3, [r7, #20]
   137be:	699b      	ldr	r3, [r3, #24]
   137c0:	2b00      	cmp	r3, #0
   137c2:	d109      	bne.n	137d8 <prvProcessReceivedCommands+0xf4>
   137c4:	f04f 0328 	mov.w	r3, #40	; 0x28
   137c8:	f383 8811 	msr	BASEPRI, r3
   137cc:	f3bf 8f6f 	isb	sy
   137d0:	f3bf 8f4f 	dsb	sy
   137d4:	627b      	str	r3, [r7, #36]	; 0x24
   137d6:	e7fe      	b.n	137d6 <prvProcessReceivedCommands+0xf2>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   137d8:	697b      	ldr	r3, [r7, #20]
   137da:	699a      	ldr	r2, [r3, #24]
   137dc:	69fb      	ldr	r3, [r7, #28]
   137de:	4413      	add	r3, r2
   137e0:	6978      	ldr	r0, [r7, #20]
   137e2:	4619      	mov	r1, r3
   137e4:	69fa      	ldr	r2, [r7, #28]
   137e6:	69fb      	ldr	r3, [r7, #28]
   137e8:	f7ff ff30 	bl	1364c <prvInsertTimerInActiveList>
					break;
   137ec:	e008      	b.n	13800 <prvProcessReceivedCommands+0x11c>
					allocated. */
					#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
					{
						/* The timer can only have been allocated dynamically -
						free it again. */
						vPortFree( pxTimer );
   137ee:	6978      	ldr	r0, [r7, #20]
   137f0:	f000 fa08 	bl	13c04 <vPortFree>
   137f4:	e004      	b.n	13800 <prvProcessReceivedCommands+0x11c>
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
   137f6:	bf00      	nop
   137f8:	e002      	b.n	13800 <prvProcessReceivedCommands+0x11c>
   137fa:	bf00      	nop
   137fc:	e000      	b.n	13800 <prvProcessReceivedCommands+0x11c>
   137fe:	bf00      	nop
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
   13800:	f243 03d0 	movw	r3, #12496	; 0x30d0
   13804:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13808:	681a      	ldr	r2, [r3, #0]
   1380a:	f107 0308 	add.w	r3, r7, #8
   1380e:	4610      	mov	r0, r2
   13810:	4619      	mov	r1, r3
   13812:	f04f 0200 	mov.w	r2, #0
   13816:	f7fb ff83 	bl	f720 <xQueueReceive>
   1381a:	4603      	mov	r3, r0
   1381c:	2b00      	cmp	r3, #0
   1381e:	f47f af65 	bne.w	136ec <prvProcessReceivedCommands+0x8>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
   13822:	f107 0728 	add.w	r7, r7, #40	; 0x28
   13826:	46bd      	mov	sp, r7
   13828:	bd80      	pop	{r7, pc}
   1382a:	bf00      	nop

0001382c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
   1382c:	b580      	push	{r7, lr}
   1382e:	b088      	sub	sp, #32
   13830:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   13832:	e053      	b.n	138dc <prvSwitchTimerLists+0xb0>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   13834:	f243 03c8 	movw	r3, #12488	; 0x30c8
   13838:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1383c:	681b      	ldr	r3, [r3, #0]
   1383e:	68db      	ldr	r3, [r3, #12]
   13840:	681b      	ldr	r3, [r3, #0]
   13842:	603b      	str	r3, [r7, #0]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   13844:	f243 03c8 	movw	r3, #12488	; 0x30c8
   13848:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1384c:	681b      	ldr	r3, [r3, #0]
   1384e:	68db      	ldr	r3, [r3, #12]
   13850:	68db      	ldr	r3, [r3, #12]
   13852:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   13854:	68fb      	ldr	r3, [r7, #12]
   13856:	f103 0304 	add.w	r3, r3, #4
   1385a:	4618      	mov	r0, r3
   1385c:	f7fb fb5a 	bl	ef14 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   13860:	68fb      	ldr	r3, [r7, #12]
   13862:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   13864:	68f8      	ldr	r0, [r7, #12]
   13866:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   13868:	68fb      	ldr	r3, [r7, #12]
   1386a:	69db      	ldr	r3, [r3, #28]
   1386c:	2b01      	cmp	r3, #1
   1386e:	d135      	bne.n	138dc <prvSwitchTimerLists+0xb0>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   13870:	68fb      	ldr	r3, [r7, #12]
   13872:	699a      	ldr	r2, [r3, #24]
   13874:	683b      	ldr	r3, [r7, #0]
   13876:	4413      	add	r3, r2
   13878:	607b      	str	r3, [r7, #4]
			if( xReloadTime > xNextExpireTime )
   1387a:	687a      	ldr	r2, [r7, #4]
   1387c:	683b      	ldr	r3, [r7, #0]
   1387e:	429a      	cmp	r2, r3
   13880:	d912      	bls.n	138a8 <prvSwitchTimerLists+0x7c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   13882:	68fb      	ldr	r3, [r7, #12]
   13884:	687a      	ldr	r2, [r7, #4]
   13886:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   13888:	68fb      	ldr	r3, [r7, #12]
   1388a:	68fa      	ldr	r2, [r7, #12]
   1388c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   1388e:	f243 03c8 	movw	r3, #12488	; 0x30c8
   13892:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13896:	681a      	ldr	r2, [r3, #0]
   13898:	68fb      	ldr	r3, [r7, #12]
   1389a:	f103 0304 	add.w	r3, r3, #4
   1389e:	4610      	mov	r0, r2
   138a0:	4619      	mov	r1, r3
   138a2:	f7fb fafd 	bl	eea0 <vListInsert>
   138a6:	e019      	b.n	138dc <prvSwitchTimerLists+0xb0>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
   138a8:	f04f 0300 	mov.w	r3, #0
   138ac:	9300      	str	r3, [sp, #0]
   138ae:	68f8      	ldr	r0, [r7, #12]
   138b0:	f04f 0100 	mov.w	r1, #0
   138b4:	683a      	ldr	r2, [r7, #0]
   138b6:	f04f 0300 	mov.w	r3, #0
   138ba:	f7ff fce7 	bl	1328c <xTimerGenericCommand>
   138be:	4603      	mov	r3, r0
   138c0:	613b      	str	r3, [r7, #16]
				configASSERT( xResult );
   138c2:	693b      	ldr	r3, [r7, #16]
   138c4:	2b00      	cmp	r3, #0
   138c6:	d109      	bne.n	138dc <prvSwitchTimerLists+0xb0>
   138c8:	f04f 0328 	mov.w	r3, #40	; 0x28
   138cc:	f383 8811 	msr	BASEPRI, r3
   138d0:	f3bf 8f6f 	isb	sy
   138d4:	f3bf 8f4f 	dsb	sy
   138d8:	617b      	str	r3, [r7, #20]
   138da:	e7fe      	b.n	138da <prvSwitchTimerLists+0xae>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   138dc:	f243 03c8 	movw	r3, #12488	; 0x30c8
   138e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   138e4:	681b      	ldr	r3, [r3, #0]
   138e6:	681b      	ldr	r3, [r3, #0]
   138e8:	2b00      	cmp	r3, #0
   138ea:	d1a3      	bne.n	13834 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
   138ec:	f243 03c8 	movw	r3, #12488	; 0x30c8
   138f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   138f4:	681b      	ldr	r3, [r3, #0]
   138f6:	60bb      	str	r3, [r7, #8]
	pxCurrentTimerList = pxOverflowTimerList;
   138f8:	f243 03cc 	movw	r3, #12492	; 0x30cc
   138fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13900:	681a      	ldr	r2, [r3, #0]
   13902:	f243 03c8 	movw	r3, #12488	; 0x30c8
   13906:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1390a:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
   1390c:	f243 03cc 	movw	r3, #12492	; 0x30cc
   13910:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13914:	68ba      	ldr	r2, [r7, #8]
   13916:	601a      	str	r2, [r3, #0]
}
   13918:	f107 0718 	add.w	r7, r7, #24
   1391c:	46bd      	mov	sp, r7
   1391e:	bd80      	pop	{r7, pc}

00013920 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   13920:	b580      	push	{r7, lr}
   13922:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   13924:	f000 fb38 	bl	13f98 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
   13928:	f243 03d0 	movw	r3, #12496	; 0x30d0
   1392c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13930:	681b      	ldr	r3, [r3, #0]
   13932:	2b00      	cmp	r3, #0
   13934:	d12b      	bne.n	1398e <prvCheckForValidListAndQueue+0x6e>
		{
			vListInitialise( &xActiveTimerList1 );
   13936:	f243 00a0 	movw	r0, #12448	; 0x30a0
   1393a:	f2c2 0000 	movt	r0, #8192	; 0x2000
   1393e:	f7fb fa59 	bl	edf4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
   13942:	f243 00b4 	movw	r0, #12468	; 0x30b4
   13946:	f2c2 0000 	movt	r0, #8192	; 0x2000
   1394a:	f7fb fa53 	bl	edf4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
   1394e:	f243 03c8 	movw	r3, #12488	; 0x30c8
   13952:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13956:	f243 02a0 	movw	r2, #12448	; 0x30a0
   1395a:	f2c2 0200 	movt	r2, #8192	; 0x2000
   1395e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   13960:	f243 03cc 	movw	r3, #12492	; 0x30cc
   13964:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13968:	f243 02b4 	movw	r2, #12468	; 0x30b4
   1396c:	f2c2 0200 	movt	r2, #8192	; 0x2000
   13970:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
   13972:	f04f 000a 	mov.w	r0, #10
   13976:	f04f 010c 	mov.w	r1, #12
   1397a:	f04f 0200 	mov.w	r2, #0
   1397e:	f7fb fb6b 	bl	f058 <xQueueGenericCreate>
   13982:	4602      	mov	r2, r0
   13984:	f243 03d0 	movw	r3, #12496	; 0x30d0
   13988:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1398c:	601a      	str	r2, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
   1398e:	f000 fb3b 	bl	14008 <vPortExitCritical>
}
   13992:	bd80      	pop	{r7, pc}

00013994 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
   13994:	b580      	push	{r7, lr}
   13996:	b086      	sub	sp, #24
   13998:	af00      	add	r7, sp, #0
   1399a:	6078      	str	r0, [r7, #4]
BaseType_t xTimerIsInActiveList;
Timer_t *pxTimer = xTimer;
   1399c:	687b      	ldr	r3, [r7, #4]
   1399e:	613b      	str	r3, [r7, #16]

	configASSERT( xTimer );
   139a0:	687b      	ldr	r3, [r7, #4]
   139a2:	2b00      	cmp	r3, #0
   139a4:	d109      	bne.n	139ba <xTimerIsTimerActive+0x26>
   139a6:	f04f 0328 	mov.w	r3, #40	; 0x28
   139aa:	f383 8811 	msr	BASEPRI, r3
   139ae:	f3bf 8f6f 	isb	sy
   139b2:	f3bf 8f4f 	dsb	sy
   139b6:	617b      	str	r3, [r7, #20]
   139b8:	e7fe      	b.n	139b8 <xTimerIsTimerActive+0x24>

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
   139ba:	f000 faed 	bl	13f98 <vPortEnterCritical>
	{
		/* Checking to see if it is in the NULL list in effect checks to see if
		it is referenced from either the current or the overflow timer lists in
		one go, but the logic has to be reversed, hence the '!'. */
		if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdTRUE )
   139be:	693b      	ldr	r3, [r7, #16]
   139c0:	695b      	ldr	r3, [r3, #20]
   139c2:	2b00      	cmp	r3, #0
   139c4:	d103      	bne.n	139ce <xTimerIsTimerActive+0x3a>
		{
			xTimerIsInActiveList = pdFALSE;
   139c6:	f04f 0300 	mov.w	r3, #0
   139ca:	60fb      	str	r3, [r7, #12]
   139cc:	e002      	b.n	139d4 <xTimerIsTimerActive+0x40>
		}
		else
		{
			xTimerIsInActiveList = pdTRUE;
   139ce:	f04f 0301 	mov.w	r3, #1
   139d2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   139d4:	f000 fb18 	bl	14008 <vPortExitCritical>

	return xTimerIsInActiveList;
   139d8:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Can't be pointer to const due to the typedef. */
   139da:	4618      	mov	r0, r3
   139dc:	f107 0718 	add.w	r7, r7, #24
   139e0:	46bd      	mov	sp, r7
   139e2:	bd80      	pop	{r7, pc}

000139e4 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
   139e4:	b580      	push	{r7, lr}
   139e6:	b086      	sub	sp, #24
   139e8:	af00      	add	r7, sp, #0
   139ea:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
   139ec:	687b      	ldr	r3, [r7, #4]
   139ee:	60fb      	str	r3, [r7, #12]
void *pvReturn;

	configASSERT( xTimer );
   139f0:	687b      	ldr	r3, [r7, #4]
   139f2:	2b00      	cmp	r3, #0
   139f4:	d109      	bne.n	13a0a <pvTimerGetTimerID+0x26>
   139f6:	f04f 0328 	mov.w	r3, #40	; 0x28
   139fa:	f383 8811 	msr	BASEPRI, r3
   139fe:	f3bf 8f6f 	isb	sy
   13a02:	f3bf 8f4f 	dsb	sy
   13a06:	617b      	str	r3, [r7, #20]
   13a08:	e7fe      	b.n	13a08 <pvTimerGetTimerID+0x24>

	taskENTER_CRITICAL();
   13a0a:	f000 fac5 	bl	13f98 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
   13a0e:	68fb      	ldr	r3, [r7, #12]
   13a10:	6a1b      	ldr	r3, [r3, #32]
   13a12:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
   13a14:	f000 faf8 	bl	14008 <vPortExitCritical>

	return pvReturn;
   13a18:	693b      	ldr	r3, [r7, #16]
}
   13a1a:	4618      	mov	r0, r3
   13a1c:	f107 0718 	add.w	r7, r7, #24
   13a20:	46bd      	mov	sp, r7
   13a22:	bd80      	pop	{r7, pc}

00013a24 <vTimerSetTimerID>:
/*-----------------------------------------------------------*/

void vTimerSetTimerID( TimerHandle_t xTimer, void *pvNewID )
{
   13a24:	b580      	push	{r7, lr}
   13a26:	b084      	sub	sp, #16
   13a28:	af00      	add	r7, sp, #0
   13a2a:	6078      	str	r0, [r7, #4]
   13a2c:	6039      	str	r1, [r7, #0]
Timer_t * const pxTimer = xTimer;
   13a2e:	687b      	ldr	r3, [r7, #4]
   13a30:	60bb      	str	r3, [r7, #8]

	configASSERT( xTimer );
   13a32:	687b      	ldr	r3, [r7, #4]
   13a34:	2b00      	cmp	r3, #0
   13a36:	d109      	bne.n	13a4c <vTimerSetTimerID+0x28>
   13a38:	f04f 0328 	mov.w	r3, #40	; 0x28
   13a3c:	f383 8811 	msr	BASEPRI, r3
   13a40:	f3bf 8f6f 	isb	sy
   13a44:	f3bf 8f4f 	dsb	sy
   13a48:	60fb      	str	r3, [r7, #12]
   13a4a:	e7fe      	b.n	13a4a <vTimerSetTimerID+0x26>

	taskENTER_CRITICAL();
   13a4c:	f000 faa4 	bl	13f98 <vPortEnterCritical>
	{
		pxTimer->pvTimerID = pvNewID;
   13a50:	68bb      	ldr	r3, [r7, #8]
   13a52:	683a      	ldr	r2, [r7, #0]
   13a54:	621a      	str	r2, [r3, #32]
	}
	taskEXIT_CRITICAL();
   13a56:	f000 fad7 	bl	14008 <vPortExitCritical>
}
   13a5a:	f107 0710 	add.w	r7, r7, #16
   13a5e:	46bd      	mov	sp, r7
   13a60:	bd80      	pop	{r7, pc}
   13a62:	bf00      	nop

00013a64 <uxTimerGetTimerNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTimerGetTimerNumber( TimerHandle_t xTimer )
	{
   13a64:	b480      	push	{r7}
   13a66:	b083      	sub	sp, #12
   13a68:	af00      	add	r7, sp, #0
   13a6a:	6078      	str	r0, [r7, #4]
		return ( ( Timer_t * ) xTimer )->uxTimerNumber;
   13a6c:	687b      	ldr	r3, [r7, #4]
   13a6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	}
   13a70:	4618      	mov	r0, r3
   13a72:	f107 070c 	add.w	r7, r7, #12
   13a76:	46bd      	mov	sp, r7
   13a78:	bc80      	pop	{r7}
   13a7a:	4770      	bx	lr

00013a7c <vTimerSetTimerNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vTimerSetTimerNumber( TimerHandle_t xTimer, UBaseType_t uxTimerNumber )
	{
   13a7c:	b480      	push	{r7}
   13a7e:	b083      	sub	sp, #12
   13a80:	af00      	add	r7, sp, #0
   13a82:	6078      	str	r0, [r7, #4]
   13a84:	6039      	str	r1, [r7, #0]
		( ( Timer_t * ) xTimer )->uxTimerNumber = uxTimerNumber;
   13a86:	687b      	ldr	r3, [r7, #4]
   13a88:	683a      	ldr	r2, [r7, #0]
   13a8a:	629a      	str	r2, [r3, #40]	; 0x28
	}
   13a8c:	f107 070c 	add.w	r7, r7, #12
   13a90:	46bd      	mov	sp, r7
   13a92:	bc80      	pop	{r7}
   13a94:	4770      	bx	lr
   13a96:	bf00      	nop

00013a98 <pvPortMalloc>:
	pxIterator->pxNextFreeBlock = pxBlockToInsert;									\
}
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
   13a98:	b580      	push	{r7, lr}
   13a9a:	b088      	sub	sp, #32
   13a9c:	af00      	add	r7, sp, #0
   13a9e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
static BaseType_t xHeapHasBeenInitialised = pdFALSE;
void *pvReturn = NULL;
   13aa0:	f04f 0300 	mov.w	r3, #0
   13aa4:	617b      	str	r3, [r7, #20]

	vTaskSuspendAll();
   13aa6:	f7fd fb93 	bl	111d0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( xHeapHasBeenInitialised == pdFALSE )
   13aaa:	f64a 03ec 	movw	r3, #43244	; 0xa8ec
   13aae:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13ab2:	681b      	ldr	r3, [r3, #0]
   13ab4:	2b00      	cmp	r3, #0
   13ab6:	d108      	bne.n	13aca <pvPortMalloc+0x32>
		{
			prvHeapInit();
   13ab8:	f000 f8fa 	bl	13cb0 <prvHeapInit>
			xHeapHasBeenInitialised = pdTRUE;
   13abc:	f64a 03ec 	movw	r3, #43244	; 0xa8ec
   13ac0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13ac4:	f04f 0201 	mov.w	r2, #1
   13ac8:	601a      	str	r2, [r3, #0]
		}

		/* The wanted size is increased so it can contain a BlockLink_t
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
   13aca:	687b      	ldr	r3, [r7, #4]
   13acc:	2b00      	cmp	r3, #0
   13ace:	d012      	beq.n	13af6 <pvPortMalloc+0x5e>
		{
			xWantedSize += heapSTRUCT_SIZE;
   13ad0:	f246 73c8 	movw	r3, #26568	; 0x67c8
   13ad4:	f2c0 0302 	movt	r3, #2
   13ad8:	881b      	ldrh	r3, [r3, #0]
   13ada:	687a      	ldr	r2, [r7, #4]
   13adc:	4413      	add	r3, r2
   13ade:	607b      	str	r3, [r7, #4]

			/* Ensure that blocks are always aligned to the required number of bytes. */
			if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0 )
   13ae0:	687b      	ldr	r3, [r7, #4]
   13ae2:	f003 0307 	and.w	r3, r3, #7
   13ae6:	2b00      	cmp	r3, #0
   13ae8:	d005      	beq.n	13af6 <pvPortMalloc+0x5e>
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   13aea:	687b      	ldr	r3, [r7, #4]
   13aec:	f023 0307 	bic.w	r3, r3, #7
   13af0:	f103 0308 	add.w	r3, r3, #8
   13af4:	607b      	str	r3, [r7, #4]
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < configADJUSTED_HEAP_SIZE ) )
   13af6:	687b      	ldr	r3, [r7, #4]
   13af8:	2b00      	cmp	r3, #0
   13afa:	d075      	beq.n	13be8 <pvPortMalloc+0x150>
   13afc:	687a      	ldr	r2, [r7, #4]
   13afe:	f247 73f7 	movw	r3, #30711	; 0x77f7
   13b02:	429a      	cmp	r2, r3
   13b04:	d870      	bhi.n	13be8 <pvPortMalloc+0x150>
		{
			/* Blocks are stored in byte order - traverse the list from the start
			(smallest) block until one of adequate size is found. */
			pxPreviousBlock = &xStart;
   13b06:	f64a 03dc 	movw	r3, #43228	; 0xa8dc
   13b0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13b0e:	60fb      	str	r3, [r7, #12]
			pxBlock = xStart.pxNextFreeBlock;
   13b10:	f64a 03dc 	movw	r3, #43228	; 0xa8dc
   13b14:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13b18:	681b      	ldr	r3, [r3, #0]
   13b1a:	60bb      	str	r3, [r7, #8]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   13b1c:	e004      	b.n	13b28 <pvPortMalloc+0x90>
			{
				pxPreviousBlock = pxBlock;
   13b1e:	68bb      	ldr	r3, [r7, #8]
   13b20:	60fb      	str	r3, [r7, #12]
				pxBlock = pxBlock->pxNextFreeBlock;
   13b22:	68bb      	ldr	r3, [r7, #8]
   13b24:	681b      	ldr	r3, [r3, #0]
   13b26:	60bb      	str	r3, [r7, #8]
		{
			/* Blocks are stored in byte order - traverse the list from the start
			(smallest) block until one of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   13b28:	68bb      	ldr	r3, [r7, #8]
   13b2a:	685a      	ldr	r2, [r3, #4]
   13b2c:	687b      	ldr	r3, [r7, #4]
   13b2e:	429a      	cmp	r2, r3
   13b30:	d203      	bcs.n	13b3a <pvPortMalloc+0xa2>
   13b32:	68bb      	ldr	r3, [r7, #8]
   13b34:	681b      	ldr	r3, [r3, #0]
   13b36:	2b00      	cmp	r3, #0
   13b38:	d1f1      	bne.n	13b1e <pvPortMalloc+0x86>
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
			}

			/* If we found the end marker then a block of adequate size was not found. */
			if( pxBlock != &xEnd )
   13b3a:	68ba      	ldr	r2, [r7, #8]
   13b3c:	f64a 03e4 	movw	r3, #43236	; 0xa8e4
   13b40:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13b44:	429a      	cmp	r2, r3
   13b46:	d04f      	beq.n	13be8 <pvPortMalloc+0x150>
			{
				/* Return the memory space - jumping over the BlockLink_t structure
				at its start. */
				pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
   13b48:	68fb      	ldr	r3, [r7, #12]
   13b4a:	681a      	ldr	r2, [r3, #0]
   13b4c:	f246 73c8 	movw	r3, #26568	; 0x67c8
   13b50:	f2c0 0302 	movt	r3, #2
   13b54:	881b      	ldrh	r3, [r3, #0]
   13b56:	4413      	add	r3, r2
   13b58:	617b      	str	r3, [r7, #20]

				/* This block is being returned for use so must be taken out of the
				list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   13b5a:	68bb      	ldr	r3, [r7, #8]
   13b5c:	681a      	ldr	r2, [r3, #0]
   13b5e:	68fb      	ldr	r3, [r7, #12]
   13b60:	601a      	str	r2, [r3, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   13b62:	68bb      	ldr	r3, [r7, #8]
   13b64:	685a      	ldr	r2, [r3, #4]
   13b66:	687b      	ldr	r3, [r7, #4]
   13b68:	ebc3 0202 	rsb	r2, r3, r2
   13b6c:	f246 73c8 	movw	r3, #26568	; 0x67c8
   13b70:	f2c0 0302 	movt	r3, #2
   13b74:	881b      	ldrh	r3, [r3, #0]
   13b76:	ea4f 0343 	mov.w	r3, r3, lsl #1
   13b7a:	429a      	cmp	r2, r3
   13b7c:	d926      	bls.n	13bcc <pvPortMalloc+0x134>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
   13b7e:	68ba      	ldr	r2, [r7, #8]
   13b80:	687b      	ldr	r3, [r7, #4]
   13b82:	4413      	add	r3, r2
   13b84:	613b      	str	r3, [r7, #16]

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   13b86:	68bb      	ldr	r3, [r7, #8]
   13b88:	685a      	ldr	r2, [r3, #4]
   13b8a:	687b      	ldr	r3, [r7, #4]
   13b8c:	ebc3 0202 	rsb	r2, r3, r2
   13b90:	693b      	ldr	r3, [r7, #16]
   13b92:	605a      	str	r2, [r3, #4]
					pxBlock->xBlockSize = xWantedSize;
   13b94:	68bb      	ldr	r3, [r7, #8]
   13b96:	687a      	ldr	r2, [r7, #4]
   13b98:	605a      	str	r2, [r3, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   13b9a:	693b      	ldr	r3, [r7, #16]
   13b9c:	685b      	ldr	r3, [r3, #4]
   13b9e:	61fb      	str	r3, [r7, #28]
   13ba0:	f64a 03dc 	movw	r3, #43228	; 0xa8dc
   13ba4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13ba8:	61bb      	str	r3, [r7, #24]
   13baa:	e002      	b.n	13bb2 <pvPortMalloc+0x11a>
   13bac:	69bb      	ldr	r3, [r7, #24]
   13bae:	681b      	ldr	r3, [r3, #0]
   13bb0:	61bb      	str	r3, [r7, #24]
   13bb2:	69bb      	ldr	r3, [r7, #24]
   13bb4:	681b      	ldr	r3, [r3, #0]
   13bb6:	685a      	ldr	r2, [r3, #4]
   13bb8:	69fb      	ldr	r3, [r7, #28]
   13bba:	429a      	cmp	r2, r3
   13bbc:	d3f6      	bcc.n	13bac <pvPortMalloc+0x114>
   13bbe:	69bb      	ldr	r3, [r7, #24]
   13bc0:	681a      	ldr	r2, [r3, #0]
   13bc2:	693b      	ldr	r3, [r7, #16]
   13bc4:	601a      	str	r2, [r3, #0]
   13bc6:	69bb      	ldr	r3, [r7, #24]
   13bc8:	693a      	ldr	r2, [r7, #16]
   13bca:	601a      	str	r2, [r3, #0]
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
   13bcc:	f240 03c4 	movw	r3, #196	; 0xc4
   13bd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13bd4:	681a      	ldr	r2, [r3, #0]
   13bd6:	68bb      	ldr	r3, [r7, #8]
   13bd8:	685b      	ldr	r3, [r3, #4]
   13bda:	ebc3 0202 	rsb	r2, r3, r2
   13bde:	f240 03c4 	movw	r3, #196	; 0xc4
   13be2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13be6:	601a      	str	r2, [r3, #0]
			}
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
   13be8:	f7fd fb04 	bl	111f4 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
   13bec:	697b      	ldr	r3, [r7, #20]
   13bee:	2b00      	cmp	r3, #0
   13bf0:	d101      	bne.n	13bf6 <pvPortMalloc+0x15e>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
   13bf2:	f7ec ffc3 	bl	b7c <vApplicationMallocFailedHook>
		}
	}
	#endif

	return pvReturn;
   13bf6:	697b      	ldr	r3, [r7, #20]
}
   13bf8:	4618      	mov	r0, r3
   13bfa:	f107 0720 	add.w	r7, r7, #32
   13bfe:	46bd      	mov	sp, r7
   13c00:	bd80      	pop	{r7, pc}
   13c02:	bf00      	nop

00013c04 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   13c04:	b580      	push	{r7, lr}
   13c06:	b086      	sub	sp, #24
   13c08:	af00      	add	r7, sp, #0
   13c0a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
   13c0c:	687b      	ldr	r3, [r7, #4]
   13c0e:	60bb      	str	r3, [r7, #8]
BlockLink_t *pxLink;

	if( pv != NULL )
   13c10:	687b      	ldr	r3, [r7, #4]
   13c12:	2b00      	cmp	r3, #0
   13c14:	d035      	beq.n	13c82 <vPortFree+0x7e>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
   13c16:	f246 73c8 	movw	r3, #26568	; 0x67c8
   13c1a:	f2c0 0302 	movt	r3, #2
   13c1e:	881b      	ldrh	r3, [r3, #0]
   13c20:	f1c3 0300 	rsb	r3, r3, #0
   13c24:	68ba      	ldr	r2, [r7, #8]
   13c26:	4413      	add	r3, r2
   13c28:	60bb      	str	r3, [r7, #8]

		/* This unexpected casting is to keep some compilers from issuing
		byte alignment warnings. */
		pxLink = ( void * ) puc;
   13c2a:	68bb      	ldr	r3, [r7, #8]
   13c2c:	60fb      	str	r3, [r7, #12]

		vTaskSuspendAll();
   13c2e:	f7fd facf 	bl	111d0 <vTaskSuspendAll>
		{
			/* Add this block to the list of free blocks. */
			prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
   13c32:	68fb      	ldr	r3, [r7, #12]
   13c34:	685b      	ldr	r3, [r3, #4]
   13c36:	617b      	str	r3, [r7, #20]
   13c38:	f64a 03dc 	movw	r3, #43228	; 0xa8dc
   13c3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13c40:	613b      	str	r3, [r7, #16]
   13c42:	e002      	b.n	13c4a <vPortFree+0x46>
   13c44:	693b      	ldr	r3, [r7, #16]
   13c46:	681b      	ldr	r3, [r3, #0]
   13c48:	613b      	str	r3, [r7, #16]
   13c4a:	693b      	ldr	r3, [r7, #16]
   13c4c:	681b      	ldr	r3, [r3, #0]
   13c4e:	685a      	ldr	r2, [r3, #4]
   13c50:	697b      	ldr	r3, [r7, #20]
   13c52:	429a      	cmp	r2, r3
   13c54:	d3f6      	bcc.n	13c44 <vPortFree+0x40>
   13c56:	693b      	ldr	r3, [r7, #16]
   13c58:	681a      	ldr	r2, [r3, #0]
   13c5a:	68fb      	ldr	r3, [r7, #12]
   13c5c:	601a      	str	r2, [r3, #0]
   13c5e:	693b      	ldr	r3, [r7, #16]
   13c60:	68fa      	ldr	r2, [r7, #12]
   13c62:	601a      	str	r2, [r3, #0]
			xFreeBytesRemaining += pxLink->xBlockSize;
   13c64:	68fb      	ldr	r3, [r7, #12]
   13c66:	685a      	ldr	r2, [r3, #4]
   13c68:	f240 03c4 	movw	r3, #196	; 0xc4
   13c6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13c70:	681b      	ldr	r3, [r3, #0]
   13c72:	441a      	add	r2, r3
   13c74:	f240 03c4 	movw	r3, #196	; 0xc4
   13c78:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13c7c:	601a      	str	r2, [r3, #0]
			traceFREE( pv, pxLink->xBlockSize );
		}
		( void ) xTaskResumeAll();
   13c7e:	f7fd fab9 	bl	111f4 <xTaskResumeAll>
	}
}
   13c82:	f107 0718 	add.w	r7, r7, #24
   13c86:	46bd      	mov	sp, r7
   13c88:	bd80      	pop	{r7, pc}
   13c8a:	bf00      	nop

00013c8c <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
   13c8c:	b480      	push	{r7}
   13c8e:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
   13c90:	f240 03c4 	movw	r3, #196	; 0xc4
   13c94:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13c98:	681b      	ldr	r3, [r3, #0]
}
   13c9a:	4618      	mov	r0, r3
   13c9c:	46bd      	mov	sp, r7
   13c9e:	bc80      	pop	{r7}
   13ca0:	4770      	bx	lr
   13ca2:	bf00      	nop

00013ca4 <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
   13ca4:	b480      	push	{r7}
   13ca6:	af00      	add	r7, sp, #0
	/* This just exists to keep the linker quiet. */
}
   13ca8:	46bd      	mov	sp, r7
   13caa:	bc80      	pop	{r7}
   13cac:	4770      	bx	lr
   13cae:	bf00      	nop

00013cb0 <prvHeapInit>:
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
   13cb0:	b480      	push	{r7}
   13cb2:	b083      	sub	sp, #12
   13cb4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;

	/* Ensure the heap starts on a correctly aligned boundary. */
	pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
   13cb6:	4b18      	ldr	r3, [pc, #96]	; (13d18 <prvHeapInit+0x68>)
   13cb8:	f023 0307 	bic.w	r3, r3, #7
   13cbc:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
   13cbe:	687a      	ldr	r2, [r7, #4]
   13cc0:	f64a 03dc 	movw	r3, #43228	; 0xa8dc
   13cc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13cc8:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
   13cca:	f64a 03dc 	movw	r3, #43228	; 0xa8dc
   13cce:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13cd2:	f04f 0200 	mov.w	r2, #0
   13cd6:	605a      	str	r2, [r3, #4]

	/* xEnd is used to mark the end of the list of free blocks. */
	xEnd.xBlockSize = configADJUSTED_HEAP_SIZE;
   13cd8:	f64a 03e4 	movw	r3, #43236	; 0xa8e4
   13cdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13ce0:	f247 72f8 	movw	r2, #30712	; 0x77f8
   13ce4:	605a      	str	r2, [r3, #4]
	xEnd.pxNextFreeBlock = NULL;
   13ce6:	f64a 03e4 	movw	r3, #43236	; 0xa8e4
   13cea:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13cee:	f04f 0200 	mov.w	r2, #0
   13cf2:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
   13cf4:	687b      	ldr	r3, [r7, #4]
   13cf6:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = configADJUSTED_HEAP_SIZE;
   13cf8:	683b      	ldr	r3, [r7, #0]
   13cfa:	f247 72f8 	movw	r2, #30712	; 0x77f8
   13cfe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = &xEnd;
   13d00:	683a      	ldr	r2, [r7, #0]
   13d02:	f64a 03e4 	movw	r3, #43236	; 0xa8e4
   13d06:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13d0a:	6013      	str	r3, [r2, #0]
}
   13d0c:	f107 070c 	add.w	r7, r7, #12
   13d10:	46bd      	mov	sp, r7
   13d12:	bc80      	pop	{r7}
   13d14:	4770      	bx	lr
   13d16:	bf00      	nop
   13d18:	200030e4 	.word	0x200030e4

00013d1c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
   13d1c:	b480      	push	{r7}
   13d1e:	b085      	sub	sp, #20
   13d20:	af00      	add	r7, sp, #0
   13d22:	60f8      	str	r0, [r7, #12]
   13d24:	60b9      	str	r1, [r7, #8]
   13d26:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
   13d28:	68fb      	ldr	r3, [r7, #12]
   13d2a:	f1a3 0304 	sub.w	r3, r3, #4
   13d2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   13d30:	68fb      	ldr	r3, [r7, #12]
   13d32:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
   13d36:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
   13d38:	68fb      	ldr	r3, [r7, #12]
   13d3a:	f1a3 0304 	sub.w	r3, r3, #4
   13d3e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
   13d40:	68bb      	ldr	r3, [r7, #8]
   13d42:	f023 0201 	bic.w	r2, r3, #1
   13d46:	68fb      	ldr	r3, [r7, #12]
   13d48:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
   13d4a:	68fb      	ldr	r3, [r7, #12]
   13d4c:	f1a3 0304 	sub.w	r3, r3, #4
   13d50:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
   13d52:	f643 5385 	movw	r3, #15749	; 0x3d85
   13d56:	f2c0 0301 	movt	r3, #1
   13d5a:	68fa      	ldr	r2, [r7, #12]
   13d5c:	6013      	str	r3, [r2, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
   13d5e:	68fb      	ldr	r3, [r7, #12]
   13d60:	f1a3 0314 	sub.w	r3, r3, #20
   13d64:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
   13d66:	687a      	ldr	r2, [r7, #4]
   13d68:	68fb      	ldr	r3, [r7, #12]
   13d6a:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
   13d6c:	68fb      	ldr	r3, [r7, #12]
   13d6e:	f1a3 0320 	sub.w	r3, r3, #32
   13d72:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
   13d74:	68fb      	ldr	r3, [r7, #12]
}
   13d76:	4618      	mov	r0, r3
   13d78:	f107 0714 	add.w	r7, r7, #20
   13d7c:	46bd      	mov	sp, r7
   13d7e:	bc80      	pop	{r7}
   13d80:	4770      	bx	lr
   13d82:	bf00      	nop

00013d84 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
   13d84:	b480      	push	{r7}
   13d86:	b085      	sub	sp, #20
   13d88:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
   13d8a:	f04f 0300 	mov.w	r3, #0
   13d8e:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
   13d90:	f240 03c8 	movw	r3, #200	; 0xc8
   13d94:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13d98:	681b      	ldr	r3, [r3, #0]
   13d9a:	f1b3 3fff 	cmp.w	r3, #4294967295
   13d9e:	d009      	beq.n	13db4 <prvTaskExitError+0x30>
   13da0:	f04f 0328 	mov.w	r3, #40	; 0x28
   13da4:	f383 8811 	msr	BASEPRI, r3
   13da8:	f3bf 8f6f 	isb	sy
   13dac:	f3bf 8f4f 	dsb	sy
   13db0:	60bb      	str	r3, [r7, #8]
   13db2:	e7fe      	b.n	13db2 <prvTaskExitError+0x2e>
   13db4:	f04f 0328 	mov.w	r3, #40	; 0x28
   13db8:	f383 8811 	msr	BASEPRI, r3
   13dbc:	f3bf 8f6f 	isb	sy
   13dc0:	f3bf 8f4f 	dsb	sy
   13dc4:	60fb      	str	r3, [r7, #12]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
   13dc6:	687b      	ldr	r3, [r7, #4]
   13dc8:	2b00      	cmp	r3, #0
   13dca:	d0fc      	beq.n	13dc6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
   13dcc:	f107 0714 	add.w	r7, r7, #20
   13dd0:	46bd      	mov	sp, r7
   13dd2:	bc80      	pop	{r7}
   13dd4:	4770      	bx	lr
   13dd6:	bf00      	nop
	...

00013de0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
   13de0:	4b07      	ldr	r3, [pc, #28]	; (13e00 <pxCurrentTCBConst2>)
   13de2:	6819      	ldr	r1, [r3, #0]
   13de4:	6808      	ldr	r0, [r1, #0]
   13de6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   13dea:	f380 8809 	msr	PSP, r0
   13dee:	f3bf 8f6f 	isb	sy
   13df2:	f04f 0000 	mov.w	r0, #0
   13df6:	f380 8811 	msr	BASEPRI, r0
   13dfa:	f04e 0e0d 	orr.w	lr, lr, #13
   13dfe:	4770      	bx	lr

00013e00 <pxCurrentTCBConst2>:
   13e00:	20002f94 	.word	0x20002f94
   13e04:	f3af 8000 	nop.w
   13e08:	f3af 8000 	nop.w
   13e0c:	f3af 8000 	nop.w

00013e10 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
   13e10:	4806      	ldr	r0, [pc, #24]	; (13e2c <prvPortStartFirstTask+0x1c>)
   13e12:	6800      	ldr	r0, [r0, #0]
   13e14:	6800      	ldr	r0, [r0, #0]
   13e16:	f380 8808 	msr	MSP, r0
   13e1a:	b662      	cpsie	i
   13e1c:	b661      	cpsie	f
   13e1e:	f3bf 8f4f 	dsb	sy
   13e22:	f3bf 8f6f 	isb	sy
   13e26:	df00      	svc	0
   13e28:	bf00      	nop
   13e2a:	0000      	.short	0x0000
   13e2c:	e000ed08 	.word	0xe000ed08

00013e30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
   13e30:	b580      	push	{r7, lr}
   13e32:	b084      	sub	sp, #16
   13e34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
   13e36:	f24e 4300 	movw	r3, #58368	; 0xe400
   13e3a:	f2ce 0300 	movt	r3, #57344	; 0xe000
   13e3e:	60bb      	str	r3, [r7, #8]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
   13e40:	68bb      	ldr	r3, [r7, #8]
   13e42:	781b      	ldrb	r3, [r3, #0]
   13e44:	b2db      	uxtb	r3, r3
   13e46:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
   13e48:	68bb      	ldr	r3, [r7, #8]
   13e4a:	f04f 32ff 	mov.w	r2, #4294967295
   13e4e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
   13e50:	68bb      	ldr	r3, [r7, #8]
   13e52:	781b      	ldrb	r3, [r3, #0]
   13e54:	b2db      	uxtb	r3, r3
   13e56:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
   13e58:	78fb      	ldrb	r3, [r7, #3]
   13e5a:	b2db      	uxtb	r3, r3
   13e5c:	461a      	mov	r2, r3
   13e5e:	f002 0228 	and.w	r2, r2, #40	; 0x28
   13e62:	f64a 03f0 	movw	r3, #43248	; 0xa8f0
   13e66:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13e6a:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
   13e6c:	f64a 03f4 	movw	r3, #43252	; 0xa8f4
   13e70:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13e74:	f04f 0207 	mov.w	r2, #7
   13e78:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
   13e7a:	e011      	b.n	13ea0 <xPortStartScheduler+0x70>
		{
			ulMaxPRIGROUPValue--;
   13e7c:	f64a 03f4 	movw	r3, #43252	; 0xa8f4
   13e80:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13e84:	681b      	ldr	r3, [r3, #0]
   13e86:	f103 32ff 	add.w	r2, r3, #4294967295
   13e8a:	f64a 03f4 	movw	r3, #43252	; 0xa8f4
   13e8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13e92:	601a      	str	r2, [r3, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
   13e94:	78fb      	ldrb	r3, [r7, #3]
   13e96:	b2db      	uxtb	r3, r3
   13e98:	ea4f 0343 	mov.w	r3, r3, lsl #1
   13e9c:	b2db      	uxtb	r3, r3
   13e9e:	70fb      	strb	r3, [r7, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
   13ea0:	78fb      	ldrb	r3, [r7, #3]
   13ea2:	b2db      	uxtb	r3, r3
   13ea4:	b25b      	sxtb	r3, r3
   13ea6:	2b00      	cmp	r3, #0
   13ea8:	dbe8      	blt.n	13e7c <xPortStartScheduler+0x4c>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
   13eaa:	f64a 03f4 	movw	r3, #43252	; 0xa8f4
   13eae:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13eb2:	681b      	ldr	r3, [r3, #0]
   13eb4:	f1c3 0307 	rsb	r3, r3, #7
   13eb8:	2b05      	cmp	r3, #5
   13eba:	d009      	beq.n	13ed0 <xPortStartScheduler+0xa0>
   13ebc:	f04f 0328 	mov.w	r3, #40	; 0x28
   13ec0:	f383 8811 	msr	BASEPRI, r3
   13ec4:	f3bf 8f6f 	isb	sy
   13ec8:	f3bf 8f4f 	dsb	sy
   13ecc:	60fb      	str	r3, [r7, #12]
   13ece:	e7fe      	b.n	13ece <xPortStartScheduler+0x9e>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
   13ed0:	f64a 03f4 	movw	r3, #43252	; 0xa8f4
   13ed4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13ed8:	681b      	ldr	r3, [r3, #0]
   13eda:	ea4f 2203 	mov.w	r2, r3, lsl #8
   13ede:	f64a 03f4 	movw	r3, #43252	; 0xa8f4
   13ee2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13ee6:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
   13ee8:	f64a 03f4 	movw	r3, #43252	; 0xa8f4
   13eec:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13ef0:	681b      	ldr	r3, [r3, #0]
   13ef2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
   13ef6:	f64a 03f4 	movw	r3, #43252	; 0xa8f4
   13efa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13efe:	601a      	str	r2, [r3, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
   13f00:	687b      	ldr	r3, [r7, #4]
   13f02:	b2da      	uxtb	r2, r3
   13f04:	68bb      	ldr	r3, [r7, #8]
   13f06:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
   13f08:	f64e 5320 	movw	r3, #60704	; 0xed20
   13f0c:	f2ce 0300 	movt	r3, #57344	; 0xe000
   13f10:	f64e 5220 	movw	r2, #60704	; 0xed20
   13f14:	f2ce 0200 	movt	r2, #57344	; 0xe000
   13f18:	6812      	ldr	r2, [r2, #0]
   13f1a:	f442 0278 	orr.w	r2, r2, #16252928	; 0xf80000
   13f1e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   13f20:	f64e 5320 	movw	r3, #60704	; 0xed20
   13f24:	f2ce 0300 	movt	r3, #57344	; 0xe000
   13f28:	f64e 5220 	movw	r2, #60704	; 0xed20
   13f2c:	f2ce 0200 	movt	r2, #57344	; 0xe000
   13f30:	6812      	ldr	r2, [r2, #0]
   13f32:	f042 4278 	orr.w	r2, r2, #4160749568	; 0xf8000000
   13f36:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
   13f38:	f000 f8e4 	bl	14104 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   13f3c:	f240 03c8 	movw	r3, #200	; 0xc8
   13f40:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13f44:	f04f 0200 	mov.w	r2, #0
   13f48:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   13f4a:	f7ff ff61 	bl	13e10 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
   13f4e:	f7fd fc29 	bl	117a4 <vTaskSwitchContext>
	prvTaskExitError();
   13f52:	f7ff ff17 	bl	13d84 <prvTaskExitError>

	/* Should not get here! */
	return 0;
   13f56:	f04f 0300 	mov.w	r3, #0
}
   13f5a:	4618      	mov	r0, r3
   13f5c:	f107 0710 	add.w	r7, r7, #16
   13f60:	46bd      	mov	sp, r7
   13f62:	bd80      	pop	{r7, pc}

00013f64 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
   13f64:	b480      	push	{r7}
   13f66:	b083      	sub	sp, #12
   13f68:	af00      	add	r7, sp, #0
	/* Not implemented in ports where there is nothing to return to.
	Artificially force an assert. */
	configASSERT( uxCriticalNesting == 1000UL );
   13f6a:	f240 03c8 	movw	r3, #200	; 0xc8
   13f6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13f72:	681b      	ldr	r3, [r3, #0]
   13f74:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
   13f78:	d009      	beq.n	13f8e <vPortEndScheduler+0x2a>
   13f7a:	f04f 0328 	mov.w	r3, #40	; 0x28
   13f7e:	f383 8811 	msr	BASEPRI, r3
   13f82:	f3bf 8f6f 	isb	sy
   13f86:	f3bf 8f4f 	dsb	sy
   13f8a:	607b      	str	r3, [r7, #4]
   13f8c:	e7fe      	b.n	13f8c <vPortEndScheduler+0x28>
}
   13f8e:	f107 070c 	add.w	r7, r7, #12
   13f92:	46bd      	mov	sp, r7
   13f94:	bc80      	pop	{r7}
   13f96:	4770      	bx	lr

00013f98 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   13f98:	b480      	push	{r7}
   13f9a:	b083      	sub	sp, #12
   13f9c:	af00      	add	r7, sp, #0
   13f9e:	f04f 0328 	mov.w	r3, #40	; 0x28
   13fa2:	f383 8811 	msr	BASEPRI, r3
   13fa6:	f3bf 8f6f 	isb	sy
   13faa:	f3bf 8f4f 	dsb	sy
   13fae:	603b      	str	r3, [r7, #0]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
   13fb0:	f240 03c8 	movw	r3, #200	; 0xc8
   13fb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13fb8:	681b      	ldr	r3, [r3, #0]
   13fba:	f103 0201 	add.w	r2, r3, #1
   13fbe:	f240 03c8 	movw	r3, #200	; 0xc8
   13fc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13fc6:	601a      	str	r2, [r3, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
   13fc8:	f240 03c8 	movw	r3, #200	; 0xc8
   13fcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13fd0:	681b      	ldr	r3, [r3, #0]
   13fd2:	2b01      	cmp	r3, #1
   13fd4:	d112      	bne.n	13ffc <vPortEnterCritical+0x64>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
   13fd6:	f64e 5304 	movw	r3, #60676	; 0xed04
   13fda:	f2ce 0300 	movt	r3, #57344	; 0xe000
   13fde:	681b      	ldr	r3, [r3, #0]
   13fe0:	f003 03ff 	and.w	r3, r3, #255	; 0xff
   13fe4:	2b00      	cmp	r3, #0
   13fe6:	d009      	beq.n	13ffc <vPortEnterCritical+0x64>
   13fe8:	f04f 0328 	mov.w	r3, #40	; 0x28
   13fec:	f383 8811 	msr	BASEPRI, r3
   13ff0:	f3bf 8f6f 	isb	sy
   13ff4:	f3bf 8f4f 	dsb	sy
   13ff8:	607b      	str	r3, [r7, #4]
   13ffa:	e7fe      	b.n	13ffa <vPortEnterCritical+0x62>
	}
}
   13ffc:	f107 070c 	add.w	r7, r7, #12
   14000:	46bd      	mov	sp, r7
   14002:	bc80      	pop	{r7}
   14004:	4770      	bx	lr
   14006:	bf00      	nop

00014008 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   14008:	b480      	push	{r7}
   1400a:	b083      	sub	sp, #12
   1400c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
   1400e:	f240 03c8 	movw	r3, #200	; 0xc8
   14012:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14016:	681b      	ldr	r3, [r3, #0]
   14018:	2b00      	cmp	r3, #0
   1401a:	d109      	bne.n	14030 <vPortExitCritical+0x28>
   1401c:	f04f 0328 	mov.w	r3, #40	; 0x28
   14020:	f383 8811 	msr	BASEPRI, r3
   14024:	f3bf 8f6f 	isb	sy
   14028:	f3bf 8f4f 	dsb	sy
   1402c:	603b      	str	r3, [r7, #0]
   1402e:	e7fe      	b.n	1402e <vPortExitCritical+0x26>
	uxCriticalNesting--;
   14030:	f240 03c8 	movw	r3, #200	; 0xc8
   14034:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14038:	681b      	ldr	r3, [r3, #0]
   1403a:	f103 32ff 	add.w	r2, r3, #4294967295
   1403e:	f240 03c8 	movw	r3, #200	; 0xc8
   14042:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14046:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
   14048:	f240 03c8 	movw	r3, #200	; 0xc8
   1404c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14050:	681b      	ldr	r3, [r3, #0]
   14052:	2b00      	cmp	r3, #0
   14054:	d105      	bne.n	14062 <vPortExitCritical+0x5a>
   14056:	f04f 0300 	mov.w	r3, #0
   1405a:	607b      	str	r3, [r7, #4]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   1405c:	687b      	ldr	r3, [r7, #4]
   1405e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
   14062:	f107 070c 	add.w	r7, r7, #12
   14066:	46bd      	mov	sp, r7
   14068:	bc80      	pop	{r7}
   1406a:	4770      	bx	lr
   1406c:	0000      	lsls	r0, r0, #0
	...

00014070 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
   14070:	f3ef 8009 	mrs	r0, PSP
   14074:	f3bf 8f6f 	isb	sy
   14078:	4b0d      	ldr	r3, [pc, #52]	; (140b0 <pxCurrentTCBConst>)
   1407a:	681a      	ldr	r2, [r3, #0]
   1407c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   14080:	6010      	str	r0, [r2, #0]
   14082:	e92d 4008 	stmdb	sp!, {r3, lr}
   14086:	f04f 0028 	mov.w	r0, #40	; 0x28
   1408a:	f380 8811 	msr	BASEPRI, r0
   1408e:	f7fd fb89 	bl	117a4 <vTaskSwitchContext>
   14092:	f04f 0000 	mov.w	r0, #0
   14096:	f380 8811 	msr	BASEPRI, r0
   1409a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   1409e:	6819      	ldr	r1, [r3, #0]
   140a0:	6808      	ldr	r0, [r1, #0]
   140a2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   140a6:	f380 8809 	msr	PSP, r0
   140aa:	f3bf 8f6f 	isb	sy
   140ae:	4770      	bx	lr

000140b0 <pxCurrentTCBConst>:
   140b0:	20002f94 	.word	0x20002f94
   140b4:	f3af 8000 	nop.w
   140b8:	f3af 8000 	nop.w
   140bc:	f3af 8000 	nop.w

000140c0 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
   140c0:	b580      	push	{r7, lr}
   140c2:	b082      	sub	sp, #8
   140c4:	af00      	add	r7, sp, #0

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   140c6:	f04f 0328 	mov.w	r3, #40	; 0x28
   140ca:	f383 8811 	msr	BASEPRI, r3
   140ce:	f3bf 8f6f 	isb	sy
   140d2:	f3bf 8f4f 	dsb	sy
   140d6:	603b      	str	r3, [r7, #0]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
   140d8:	f7fd fa62 	bl	115a0 <xTaskIncrementTick>
   140dc:	4603      	mov	r3, r0
   140de:	2b00      	cmp	r3, #0
   140e0:	d006      	beq.n	140f0 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   140e2:	f64e 5304 	movw	r3, #60676	; 0xed04
   140e6:	f2ce 0300 	movt	r3, #57344	; 0xe000
   140ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   140ee:	601a      	str	r2, [r3, #0]
   140f0:	f04f 0300 	mov.w	r3, #0
   140f4:	607b      	str	r3, [r7, #4]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   140f6:	687b      	ldr	r3, [r7, #4]
   140f8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
   140fc:	f107 0708 	add.w	r7, r7, #8
   14100:	46bd      	mov	sp, r7
   14102:	bd80      	pop	{r7, pc}

00014104 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
   14104:	b480      	push	{r7}
   14106:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
   14108:	f24e 0310 	movw	r3, #57360	; 0xe010
   1410c:	f2ce 0300 	movt	r3, #57344	; 0xe000
   14110:	f04f 0200 	mov.w	r2, #0
   14114:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
   14116:	f24e 0318 	movw	r3, #57368	; 0xe018
   1411a:	f2ce 0300 	movt	r3, #57344	; 0xe000
   1411e:	f04f 0200 	mov.w	r2, #0
   14122:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
   14124:	f24e 0314 	movw	r3, #57364	; 0xe014
   14128:	f2ce 0300 	movt	r3, #57344	; 0xe000
   1412c:	f240 02a8 	movw	r2, #168	; 0xa8
   14130:	f2c2 0200 	movt	r2, #8192	; 0x2000
   14134:	6811      	ldr	r1, [r2, #0]
   14136:	f644 52d3 	movw	r2, #19923	; 0x4dd3
   1413a:	f2c1 0262 	movt	r2, #4194	; 0x1062
   1413e:	fba2 0201 	umull	r0, r2, r2, r1
   14142:	ea4f 1292 	mov.w	r2, r2, lsr #6
   14146:	f102 32ff 	add.w	r2, r2, #4294967295
   1414a:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
   1414c:	f24e 0310 	movw	r3, #57360	; 0xe010
   14150:	f2ce 0300 	movt	r3, #57344	; 0xe000
   14154:	f04f 0207 	mov.w	r2, #7
   14158:	601a      	str	r2, [r3, #0]
}
   1415a:	46bd      	mov	sp, r7
   1415c:	bc80      	pop	{r7}
   1415e:	4770      	bx	lr

00014160 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
   14160:	b480      	push	{r7}
   14162:	b085      	sub	sp, #20
   14164:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
   14166:	f3ef 8305 	mrs	r3, IPSR
   1416a:	603b      	str	r3, [r7, #0]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
   1416c:	683b      	ldr	r3, [r7, #0]
   1416e:	2b0f      	cmp	r3, #15
   14170:	d91a      	bls.n	141a8 <vPortValidateInterruptPriority+0x48>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
   14172:	f246 73cc 	movw	r3, #26572	; 0x67cc
   14176:	f2c0 0302 	movt	r3, #2
   1417a:	681a      	ldr	r2, [r3, #0]
   1417c:	683b      	ldr	r3, [r7, #0]
   1417e:	4413      	add	r3, r2
   14180:	781b      	ldrb	r3, [r3, #0]
   14182:	71fb      	strb	r3, [r7, #7]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
   14184:	f64a 03f0 	movw	r3, #43248	; 0xa8f0
   14188:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1418c:	781b      	ldrb	r3, [r3, #0]
   1418e:	79fa      	ldrb	r2, [r7, #7]
   14190:	429a      	cmp	r2, r3
   14192:	d209      	bcs.n	141a8 <vPortValidateInterruptPriority+0x48>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   14194:	f04f 0328 	mov.w	r3, #40	; 0x28
   14198:	f383 8811 	msr	BASEPRI, r3
   1419c:	f3bf 8f6f 	isb	sy
   141a0:	f3bf 8f4f 	dsb	sy
   141a4:	60bb      	str	r3, [r7, #8]
   141a6:	e7fe      	b.n	141a6 <vPortValidateInterruptPriority+0x46>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
   141a8:	f64e 530c 	movw	r3, #60684	; 0xed0c
   141ac:	f2ce 0300 	movt	r3, #57344	; 0xe000
   141b0:	681b      	ldr	r3, [r3, #0]
   141b2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
   141b6:	f64a 03f4 	movw	r3, #43252	; 0xa8f4
   141ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
   141be:	681b      	ldr	r3, [r3, #0]
   141c0:	429a      	cmp	r2, r3
   141c2:	d909      	bls.n	141d8 <vPortValidateInterruptPriority+0x78>
   141c4:	f04f 0328 	mov.w	r3, #40	; 0x28
   141c8:	f383 8811 	msr	BASEPRI, r3
   141cc:	f3bf 8f6f 	isb	sy
   141d0:	f3bf 8f4f 	dsb	sy
   141d4:	60fb      	str	r3, [r7, #12]
   141d6:	e7fe      	b.n	141d6 <vPortValidateInterruptPriority+0x76>
	}
   141d8:	f107 0714 	add.w	r7, r7, #20
   141dc:	46bd      	mov	sp, r7
   141de:	bc80      	pop	{r7}
   141e0:	4770      	bx	lr
   141e2:	bf00      	nop

000141e4 <__aeabi_drsub>:
   141e4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   141e8:	e002      	b.n	141f0 <__adddf3>
   141ea:	bf00      	nop

000141ec <__aeabi_dsub>:
   141ec:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

000141f0 <__adddf3>:
   141f0:	b530      	push	{r4, r5, lr}
   141f2:	ea4f 0441 	mov.w	r4, r1, lsl #1
   141f6:	ea4f 0543 	mov.w	r5, r3, lsl #1
   141fa:	ea94 0f05 	teq	r4, r5
   141fe:	bf08      	it	eq
   14200:	ea90 0f02 	teqeq	r0, r2
   14204:	bf1f      	itttt	ne
   14206:	ea54 0c00 	orrsne.w	ip, r4, r0
   1420a:	ea55 0c02 	orrsne.w	ip, r5, r2
   1420e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   14212:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   14216:	f000 80e2 	beq.w	143de <__adddf3+0x1ee>
   1421a:	ea4f 5454 	mov.w	r4, r4, lsr #21
   1421e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   14222:	bfb8      	it	lt
   14224:	426d      	neglt	r5, r5
   14226:	dd0c      	ble.n	14242 <__adddf3+0x52>
   14228:	442c      	add	r4, r5
   1422a:	ea80 0202 	eor.w	r2, r0, r2
   1422e:	ea81 0303 	eor.w	r3, r1, r3
   14232:	ea82 0000 	eor.w	r0, r2, r0
   14236:	ea83 0101 	eor.w	r1, r3, r1
   1423a:	ea80 0202 	eor.w	r2, r0, r2
   1423e:	ea81 0303 	eor.w	r3, r1, r3
   14242:	2d36      	cmp	r5, #54	; 0x36
   14244:	bf88      	it	hi
   14246:	bd30      	pophi	{r4, r5, pc}
   14248:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   1424c:	ea4f 3101 	mov.w	r1, r1, lsl #12
   14250:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   14254:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   14258:	d002      	beq.n	14260 <__adddf3+0x70>
   1425a:	4240      	negs	r0, r0
   1425c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   14260:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   14264:	ea4f 3303 	mov.w	r3, r3, lsl #12
   14268:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   1426c:	d002      	beq.n	14274 <__adddf3+0x84>
   1426e:	4252      	negs	r2, r2
   14270:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   14274:	ea94 0f05 	teq	r4, r5
   14278:	f000 80a7 	beq.w	143ca <__adddf3+0x1da>
   1427c:	f1a4 0401 	sub.w	r4, r4, #1
   14280:	f1d5 0e20 	rsbs	lr, r5, #32
   14284:	db0d      	blt.n	142a2 <__adddf3+0xb2>
   14286:	fa02 fc0e 	lsl.w	ip, r2, lr
   1428a:	fa22 f205 	lsr.w	r2, r2, r5
   1428e:	1880      	adds	r0, r0, r2
   14290:	f141 0100 	adc.w	r1, r1, #0
   14294:	fa03 f20e 	lsl.w	r2, r3, lr
   14298:	1880      	adds	r0, r0, r2
   1429a:	fa43 f305 	asr.w	r3, r3, r5
   1429e:	4159      	adcs	r1, r3
   142a0:	e00e      	b.n	142c0 <__adddf3+0xd0>
   142a2:	f1a5 0520 	sub.w	r5, r5, #32
   142a6:	f10e 0e20 	add.w	lr, lr, #32
   142aa:	2a01      	cmp	r2, #1
   142ac:	fa03 fc0e 	lsl.w	ip, r3, lr
   142b0:	bf28      	it	cs
   142b2:	f04c 0c02 	orrcs.w	ip, ip, #2
   142b6:	fa43 f305 	asr.w	r3, r3, r5
   142ba:	18c0      	adds	r0, r0, r3
   142bc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   142c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   142c4:	d507      	bpl.n	142d6 <__adddf3+0xe6>
   142c6:	f04f 0e00 	mov.w	lr, #0
   142ca:	f1dc 0c00 	rsbs	ip, ip, #0
   142ce:	eb7e 0000 	sbcs.w	r0, lr, r0
   142d2:	eb6e 0101 	sbc.w	r1, lr, r1
   142d6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   142da:	d31b      	bcc.n	14314 <__adddf3+0x124>
   142dc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   142e0:	d30c      	bcc.n	142fc <__adddf3+0x10c>
   142e2:	0849      	lsrs	r1, r1, #1
   142e4:	ea5f 0030 	movs.w	r0, r0, rrx
   142e8:	ea4f 0c3c 	mov.w	ip, ip, rrx
   142ec:	f104 0401 	add.w	r4, r4, #1
   142f0:	ea4f 5244 	mov.w	r2, r4, lsl #21
   142f4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   142f8:	f080 809a 	bcs.w	14430 <__adddf3+0x240>
   142fc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   14300:	bf08      	it	eq
   14302:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   14306:	f150 0000 	adcs.w	r0, r0, #0
   1430a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   1430e:	ea41 0105 	orr.w	r1, r1, r5
   14312:	bd30      	pop	{r4, r5, pc}
   14314:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   14318:	4140      	adcs	r0, r0
   1431a:	eb41 0101 	adc.w	r1, r1, r1
   1431e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   14322:	f1a4 0401 	sub.w	r4, r4, #1
   14326:	d1e9      	bne.n	142fc <__adddf3+0x10c>
   14328:	f091 0f00 	teq	r1, #0
   1432c:	bf04      	itt	eq
   1432e:	4601      	moveq	r1, r0
   14330:	2000      	moveq	r0, #0
   14332:	fab1 f381 	clz	r3, r1
   14336:	bf08      	it	eq
   14338:	3320      	addeq	r3, #32
   1433a:	f1a3 030b 	sub.w	r3, r3, #11
   1433e:	f1b3 0220 	subs.w	r2, r3, #32
   14342:	da0c      	bge.n	1435e <__adddf3+0x16e>
   14344:	320c      	adds	r2, #12
   14346:	dd08      	ble.n	1435a <__adddf3+0x16a>
   14348:	f102 0c14 	add.w	ip, r2, #20
   1434c:	f1c2 020c 	rsb	r2, r2, #12
   14350:	fa01 f00c 	lsl.w	r0, r1, ip
   14354:	fa21 f102 	lsr.w	r1, r1, r2
   14358:	e00c      	b.n	14374 <__adddf3+0x184>
   1435a:	f102 0214 	add.w	r2, r2, #20
   1435e:	bfd8      	it	le
   14360:	f1c2 0c20 	rsble	ip, r2, #32
   14364:	fa01 f102 	lsl.w	r1, r1, r2
   14368:	fa20 fc0c 	lsr.w	ip, r0, ip
   1436c:	bfdc      	itt	le
   1436e:	ea41 010c 	orrle.w	r1, r1, ip
   14372:	4090      	lslle	r0, r2
   14374:	1ae4      	subs	r4, r4, r3
   14376:	bfa2      	ittt	ge
   14378:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   1437c:	4329      	orrge	r1, r5
   1437e:	bd30      	popge	{r4, r5, pc}
   14380:	ea6f 0404 	mvn.w	r4, r4
   14384:	3c1f      	subs	r4, #31
   14386:	da1c      	bge.n	143c2 <__adddf3+0x1d2>
   14388:	340c      	adds	r4, #12
   1438a:	dc0e      	bgt.n	143aa <__adddf3+0x1ba>
   1438c:	f104 0414 	add.w	r4, r4, #20
   14390:	f1c4 0220 	rsb	r2, r4, #32
   14394:	fa20 f004 	lsr.w	r0, r0, r4
   14398:	fa01 f302 	lsl.w	r3, r1, r2
   1439c:	ea40 0003 	orr.w	r0, r0, r3
   143a0:	fa21 f304 	lsr.w	r3, r1, r4
   143a4:	ea45 0103 	orr.w	r1, r5, r3
   143a8:	bd30      	pop	{r4, r5, pc}
   143aa:	f1c4 040c 	rsb	r4, r4, #12
   143ae:	f1c4 0220 	rsb	r2, r4, #32
   143b2:	fa20 f002 	lsr.w	r0, r0, r2
   143b6:	fa01 f304 	lsl.w	r3, r1, r4
   143ba:	ea40 0003 	orr.w	r0, r0, r3
   143be:	4629      	mov	r1, r5
   143c0:	bd30      	pop	{r4, r5, pc}
   143c2:	fa21 f004 	lsr.w	r0, r1, r4
   143c6:	4629      	mov	r1, r5
   143c8:	bd30      	pop	{r4, r5, pc}
   143ca:	f094 0f00 	teq	r4, #0
   143ce:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   143d2:	bf06      	itte	eq
   143d4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   143d8:	3401      	addeq	r4, #1
   143da:	3d01      	subne	r5, #1
   143dc:	e74e      	b.n	1427c <__adddf3+0x8c>
   143de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   143e2:	bf18      	it	ne
   143e4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   143e8:	d029      	beq.n	1443e <__adddf3+0x24e>
   143ea:	ea94 0f05 	teq	r4, r5
   143ee:	bf08      	it	eq
   143f0:	ea90 0f02 	teqeq	r0, r2
   143f4:	d005      	beq.n	14402 <__adddf3+0x212>
   143f6:	ea54 0c00 	orrs.w	ip, r4, r0
   143fa:	bf04      	itt	eq
   143fc:	4619      	moveq	r1, r3
   143fe:	4610      	moveq	r0, r2
   14400:	bd30      	pop	{r4, r5, pc}
   14402:	ea91 0f03 	teq	r1, r3
   14406:	bf1e      	ittt	ne
   14408:	2100      	movne	r1, #0
   1440a:	2000      	movne	r0, #0
   1440c:	bd30      	popne	{r4, r5, pc}
   1440e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   14412:	d105      	bne.n	14420 <__adddf3+0x230>
   14414:	0040      	lsls	r0, r0, #1
   14416:	4149      	adcs	r1, r1
   14418:	bf28      	it	cs
   1441a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   1441e:	bd30      	pop	{r4, r5, pc}
   14420:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   14424:	bf3c      	itt	cc
   14426:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   1442a:	bd30      	popcc	{r4, r5, pc}
   1442c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   14430:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   14434:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   14438:	f04f 0000 	mov.w	r0, #0
   1443c:	bd30      	pop	{r4, r5, pc}
   1443e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   14442:	bf1a      	itte	ne
   14444:	4619      	movne	r1, r3
   14446:	4610      	movne	r0, r2
   14448:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   1444c:	bf1c      	itt	ne
   1444e:	460b      	movne	r3, r1
   14450:	4602      	movne	r2, r0
   14452:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   14456:	bf06      	itte	eq
   14458:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   1445c:	ea91 0f03 	teqeq	r1, r3
   14460:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   14464:	bd30      	pop	{r4, r5, pc}
   14466:	bf00      	nop

00014468 <__aeabi_ui2d>:
   14468:	f090 0f00 	teq	r0, #0
   1446c:	bf04      	itt	eq
   1446e:	2100      	moveq	r1, #0
   14470:	4770      	bxeq	lr
   14472:	b530      	push	{r4, r5, lr}
   14474:	f44f 6480 	mov.w	r4, #1024	; 0x400
   14478:	f104 0432 	add.w	r4, r4, #50	; 0x32
   1447c:	f04f 0500 	mov.w	r5, #0
   14480:	f04f 0100 	mov.w	r1, #0
   14484:	e750      	b.n	14328 <__adddf3+0x138>
   14486:	bf00      	nop

00014488 <__aeabi_i2d>:
   14488:	f090 0f00 	teq	r0, #0
   1448c:	bf04      	itt	eq
   1448e:	2100      	moveq	r1, #0
   14490:	4770      	bxeq	lr
   14492:	b530      	push	{r4, r5, lr}
   14494:	f44f 6480 	mov.w	r4, #1024	; 0x400
   14498:	f104 0432 	add.w	r4, r4, #50	; 0x32
   1449c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   144a0:	bf48      	it	mi
   144a2:	4240      	negmi	r0, r0
   144a4:	f04f 0100 	mov.w	r1, #0
   144a8:	e73e      	b.n	14328 <__adddf3+0x138>
   144aa:	bf00      	nop

000144ac <__aeabi_f2d>:
   144ac:	0042      	lsls	r2, r0, #1
   144ae:	ea4f 01e2 	mov.w	r1, r2, asr #3
   144b2:	ea4f 0131 	mov.w	r1, r1, rrx
   144b6:	ea4f 7002 	mov.w	r0, r2, lsl #28
   144ba:	bf1f      	itttt	ne
   144bc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   144c0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   144c4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   144c8:	4770      	bxne	lr
   144ca:	f092 0f00 	teq	r2, #0
   144ce:	bf14      	ite	ne
   144d0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   144d4:	4770      	bxeq	lr
   144d6:	b530      	push	{r4, r5, lr}
   144d8:	f44f 7460 	mov.w	r4, #896	; 0x380
   144dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   144e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   144e4:	e720      	b.n	14328 <__adddf3+0x138>
   144e6:	bf00      	nop

000144e8 <__aeabi_ul2d>:
   144e8:	ea50 0201 	orrs.w	r2, r0, r1
   144ec:	bf08      	it	eq
   144ee:	4770      	bxeq	lr
   144f0:	b530      	push	{r4, r5, lr}
   144f2:	f04f 0500 	mov.w	r5, #0
   144f6:	e00a      	b.n	1450e <__aeabi_l2d+0x16>

000144f8 <__aeabi_l2d>:
   144f8:	ea50 0201 	orrs.w	r2, r0, r1
   144fc:	bf08      	it	eq
   144fe:	4770      	bxeq	lr
   14500:	b530      	push	{r4, r5, lr}
   14502:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   14506:	d502      	bpl.n	1450e <__aeabi_l2d+0x16>
   14508:	4240      	negs	r0, r0
   1450a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   1450e:	f44f 6480 	mov.w	r4, #1024	; 0x400
   14512:	f104 0432 	add.w	r4, r4, #50	; 0x32
   14516:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   1451a:	f43f aedc 	beq.w	142d6 <__adddf3+0xe6>
   1451e:	f04f 0203 	mov.w	r2, #3
   14522:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   14526:	bf18      	it	ne
   14528:	3203      	addne	r2, #3
   1452a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   1452e:	bf18      	it	ne
   14530:	3203      	addne	r2, #3
   14532:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   14536:	f1c2 0320 	rsb	r3, r2, #32
   1453a:	fa00 fc03 	lsl.w	ip, r0, r3
   1453e:	fa20 f002 	lsr.w	r0, r0, r2
   14542:	fa01 fe03 	lsl.w	lr, r1, r3
   14546:	ea40 000e 	orr.w	r0, r0, lr
   1454a:	fa21 f102 	lsr.w	r1, r1, r2
   1454e:	4414      	add	r4, r2
   14550:	e6c1      	b.n	142d6 <__adddf3+0xe6>
   14552:	bf00      	nop

00014554 <__aeabi_dmul>:
   14554:	b570      	push	{r4, r5, r6, lr}
   14556:	f04f 0cff 	mov.w	ip, #255	; 0xff
   1455a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   1455e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   14562:	bf1d      	ittte	ne
   14564:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   14568:	ea94 0f0c 	teqne	r4, ip
   1456c:	ea95 0f0c 	teqne	r5, ip
   14570:	f000 f8de 	bleq	14730 <__aeabi_dmul+0x1dc>
   14574:	442c      	add	r4, r5
   14576:	ea81 0603 	eor.w	r6, r1, r3
   1457a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   1457e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   14582:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   14586:	bf18      	it	ne
   14588:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   1458c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   14590:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   14594:	d038      	beq.n	14608 <__aeabi_dmul+0xb4>
   14596:	fba0 ce02 	umull	ip, lr, r0, r2
   1459a:	f04f 0500 	mov.w	r5, #0
   1459e:	fbe1 e502 	umlal	lr, r5, r1, r2
   145a2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   145a6:	fbe0 e503 	umlal	lr, r5, r0, r3
   145aa:	f04f 0600 	mov.w	r6, #0
   145ae:	fbe1 5603 	umlal	r5, r6, r1, r3
   145b2:	f09c 0f00 	teq	ip, #0
   145b6:	bf18      	it	ne
   145b8:	f04e 0e01 	orrne.w	lr, lr, #1
   145bc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   145c0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   145c4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   145c8:	d204      	bcs.n	145d4 <__aeabi_dmul+0x80>
   145ca:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   145ce:	416d      	adcs	r5, r5
   145d0:	eb46 0606 	adc.w	r6, r6, r6
   145d4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   145d8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   145dc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   145e0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   145e4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   145e8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   145ec:	bf88      	it	hi
   145ee:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   145f2:	d81e      	bhi.n	14632 <__aeabi_dmul+0xde>
   145f4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   145f8:	bf08      	it	eq
   145fa:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   145fe:	f150 0000 	adcs.w	r0, r0, #0
   14602:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   14606:	bd70      	pop	{r4, r5, r6, pc}
   14608:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   1460c:	ea46 0101 	orr.w	r1, r6, r1
   14610:	ea40 0002 	orr.w	r0, r0, r2
   14614:	ea81 0103 	eor.w	r1, r1, r3
   14618:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   1461c:	bfc2      	ittt	gt
   1461e:	ebd4 050c 	rsbsgt	r5, r4, ip
   14622:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   14626:	bd70      	popgt	{r4, r5, r6, pc}
   14628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   1462c:	f04f 0e00 	mov.w	lr, #0
   14630:	3c01      	subs	r4, #1
   14632:	f300 80ab 	bgt.w	1478c <__aeabi_dmul+0x238>
   14636:	f114 0f36 	cmn.w	r4, #54	; 0x36
   1463a:	bfde      	ittt	le
   1463c:	2000      	movle	r0, #0
   1463e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   14642:	bd70      	pople	{r4, r5, r6, pc}
   14644:	f1c4 0400 	rsb	r4, r4, #0
   14648:	3c20      	subs	r4, #32
   1464a:	da35      	bge.n	146b8 <__aeabi_dmul+0x164>
   1464c:	340c      	adds	r4, #12
   1464e:	dc1b      	bgt.n	14688 <__aeabi_dmul+0x134>
   14650:	f104 0414 	add.w	r4, r4, #20
   14654:	f1c4 0520 	rsb	r5, r4, #32
   14658:	fa00 f305 	lsl.w	r3, r0, r5
   1465c:	fa20 f004 	lsr.w	r0, r0, r4
   14660:	fa01 f205 	lsl.w	r2, r1, r5
   14664:	ea40 0002 	orr.w	r0, r0, r2
   14668:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   1466c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   14670:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   14674:	fa21 f604 	lsr.w	r6, r1, r4
   14678:	eb42 0106 	adc.w	r1, r2, r6
   1467c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   14680:	bf08      	it	eq
   14682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   14686:	bd70      	pop	{r4, r5, r6, pc}
   14688:	f1c4 040c 	rsb	r4, r4, #12
   1468c:	f1c4 0520 	rsb	r5, r4, #32
   14690:	fa00 f304 	lsl.w	r3, r0, r4
   14694:	fa20 f005 	lsr.w	r0, r0, r5
   14698:	fa01 f204 	lsl.w	r2, r1, r4
   1469c:	ea40 0002 	orr.w	r0, r0, r2
   146a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   146a4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   146a8:	f141 0100 	adc.w	r1, r1, #0
   146ac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   146b0:	bf08      	it	eq
   146b2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   146b6:	bd70      	pop	{r4, r5, r6, pc}
   146b8:	f1c4 0520 	rsb	r5, r4, #32
   146bc:	fa00 f205 	lsl.w	r2, r0, r5
   146c0:	ea4e 0e02 	orr.w	lr, lr, r2
   146c4:	fa20 f304 	lsr.w	r3, r0, r4
   146c8:	fa01 f205 	lsl.w	r2, r1, r5
   146cc:	ea43 0302 	orr.w	r3, r3, r2
   146d0:	fa21 f004 	lsr.w	r0, r1, r4
   146d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   146d8:	fa21 f204 	lsr.w	r2, r1, r4
   146dc:	ea20 0002 	bic.w	r0, r0, r2
   146e0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   146e4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   146e8:	bf08      	it	eq
   146ea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   146ee:	bd70      	pop	{r4, r5, r6, pc}
   146f0:	f094 0f00 	teq	r4, #0
   146f4:	d10f      	bne.n	14716 <__aeabi_dmul+0x1c2>
   146f6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   146fa:	0040      	lsls	r0, r0, #1
   146fc:	eb41 0101 	adc.w	r1, r1, r1
   14700:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   14704:	bf08      	it	eq
   14706:	3c01      	subeq	r4, #1
   14708:	d0f7      	beq.n	146fa <__aeabi_dmul+0x1a6>
   1470a:	ea41 0106 	orr.w	r1, r1, r6
   1470e:	f095 0f00 	teq	r5, #0
   14712:	bf18      	it	ne
   14714:	4770      	bxne	lr
   14716:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   1471a:	0052      	lsls	r2, r2, #1
   1471c:	eb43 0303 	adc.w	r3, r3, r3
   14720:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   14724:	bf08      	it	eq
   14726:	3d01      	subeq	r5, #1
   14728:	d0f7      	beq.n	1471a <__aeabi_dmul+0x1c6>
   1472a:	ea43 0306 	orr.w	r3, r3, r6
   1472e:	4770      	bx	lr
   14730:	ea94 0f0c 	teq	r4, ip
   14734:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   14738:	bf18      	it	ne
   1473a:	ea95 0f0c 	teqne	r5, ip
   1473e:	d00c      	beq.n	1475a <__aeabi_dmul+0x206>
   14740:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   14744:	bf18      	it	ne
   14746:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   1474a:	d1d1      	bne.n	146f0 <__aeabi_dmul+0x19c>
   1474c:	ea81 0103 	eor.w	r1, r1, r3
   14750:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   14754:	f04f 0000 	mov.w	r0, #0
   14758:	bd70      	pop	{r4, r5, r6, pc}
   1475a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   1475e:	bf06      	itte	eq
   14760:	4610      	moveq	r0, r2
   14762:	4619      	moveq	r1, r3
   14764:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   14768:	d019      	beq.n	1479e <__aeabi_dmul+0x24a>
   1476a:	ea94 0f0c 	teq	r4, ip
   1476e:	d102      	bne.n	14776 <__aeabi_dmul+0x222>
   14770:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   14774:	d113      	bne.n	1479e <__aeabi_dmul+0x24a>
   14776:	ea95 0f0c 	teq	r5, ip
   1477a:	d105      	bne.n	14788 <__aeabi_dmul+0x234>
   1477c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   14780:	bf1c      	itt	ne
   14782:	4610      	movne	r0, r2
   14784:	4619      	movne	r1, r3
   14786:	d10a      	bne.n	1479e <__aeabi_dmul+0x24a>
   14788:	ea81 0103 	eor.w	r1, r1, r3
   1478c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   14790:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   14794:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   14798:	f04f 0000 	mov.w	r0, #0
   1479c:	bd70      	pop	{r4, r5, r6, pc}
   1479e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   147a2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   147a6:	bd70      	pop	{r4, r5, r6, pc}

000147a8 <__aeabi_ddiv>:
   147a8:	b570      	push	{r4, r5, r6, lr}
   147aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
   147ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   147b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   147b6:	bf1d      	ittte	ne
   147b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   147bc:	ea94 0f0c 	teqne	r4, ip
   147c0:	ea95 0f0c 	teqne	r5, ip
   147c4:	f000 f8a7 	bleq	14916 <__aeabi_ddiv+0x16e>
   147c8:	eba4 0405 	sub.w	r4, r4, r5
   147cc:	ea81 0e03 	eor.w	lr, r1, r3
   147d0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   147d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
   147d8:	f000 8088 	beq.w	148ec <__aeabi_ddiv+0x144>
   147dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
   147e0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   147e4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   147e8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   147ec:	ea4f 2202 	mov.w	r2, r2, lsl #8
   147f0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   147f4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   147f8:	ea4f 2600 	mov.w	r6, r0, lsl #8
   147fc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   14800:	429d      	cmp	r5, r3
   14802:	bf08      	it	eq
   14804:	4296      	cmpeq	r6, r2
   14806:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   1480a:	f504 7440 	add.w	r4, r4, #768	; 0x300
   1480e:	d202      	bcs.n	14816 <__aeabi_ddiv+0x6e>
   14810:	085b      	lsrs	r3, r3, #1
   14812:	ea4f 0232 	mov.w	r2, r2, rrx
   14816:	1ab6      	subs	r6, r6, r2
   14818:	eb65 0503 	sbc.w	r5, r5, r3
   1481c:	085b      	lsrs	r3, r3, #1
   1481e:	ea4f 0232 	mov.w	r2, r2, rrx
   14822:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   14826:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   1482a:	ebb6 0e02 	subs.w	lr, r6, r2
   1482e:	eb75 0e03 	sbcs.w	lr, r5, r3
   14832:	bf22      	ittt	cs
   14834:	1ab6      	subcs	r6, r6, r2
   14836:	4675      	movcs	r5, lr
   14838:	ea40 000c 	orrcs.w	r0, r0, ip
   1483c:	085b      	lsrs	r3, r3, #1
   1483e:	ea4f 0232 	mov.w	r2, r2, rrx
   14842:	ebb6 0e02 	subs.w	lr, r6, r2
   14846:	eb75 0e03 	sbcs.w	lr, r5, r3
   1484a:	bf22      	ittt	cs
   1484c:	1ab6      	subcs	r6, r6, r2
   1484e:	4675      	movcs	r5, lr
   14850:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   14854:	085b      	lsrs	r3, r3, #1
   14856:	ea4f 0232 	mov.w	r2, r2, rrx
   1485a:	ebb6 0e02 	subs.w	lr, r6, r2
   1485e:	eb75 0e03 	sbcs.w	lr, r5, r3
   14862:	bf22      	ittt	cs
   14864:	1ab6      	subcs	r6, r6, r2
   14866:	4675      	movcs	r5, lr
   14868:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   1486c:	085b      	lsrs	r3, r3, #1
   1486e:	ea4f 0232 	mov.w	r2, r2, rrx
   14872:	ebb6 0e02 	subs.w	lr, r6, r2
   14876:	eb75 0e03 	sbcs.w	lr, r5, r3
   1487a:	bf22      	ittt	cs
   1487c:	1ab6      	subcs	r6, r6, r2
   1487e:	4675      	movcs	r5, lr
   14880:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   14884:	ea55 0e06 	orrs.w	lr, r5, r6
   14888:	d018      	beq.n	148bc <__aeabi_ddiv+0x114>
   1488a:	ea4f 1505 	mov.w	r5, r5, lsl #4
   1488e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   14892:	ea4f 1606 	mov.w	r6, r6, lsl #4
   14896:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   1489a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   1489e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   148a2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   148a6:	d1c0      	bne.n	1482a <__aeabi_ddiv+0x82>
   148a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   148ac:	d10b      	bne.n	148c6 <__aeabi_ddiv+0x11e>
   148ae:	ea41 0100 	orr.w	r1, r1, r0
   148b2:	f04f 0000 	mov.w	r0, #0
   148b6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   148ba:	e7b6      	b.n	1482a <__aeabi_ddiv+0x82>
   148bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   148c0:	bf04      	itt	eq
   148c2:	4301      	orreq	r1, r0
   148c4:	2000      	moveq	r0, #0
   148c6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   148ca:	bf88      	it	hi
   148cc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   148d0:	f63f aeaf 	bhi.w	14632 <__aeabi_dmul+0xde>
   148d4:	ebb5 0c03 	subs.w	ip, r5, r3
   148d8:	bf04      	itt	eq
   148da:	ebb6 0c02 	subseq.w	ip, r6, r2
   148de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   148e2:	f150 0000 	adcs.w	r0, r0, #0
   148e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   148ea:	bd70      	pop	{r4, r5, r6, pc}
   148ec:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   148f0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   148f4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   148f8:	bfc2      	ittt	gt
   148fa:	ebd4 050c 	rsbsgt	r5, r4, ip
   148fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   14902:	bd70      	popgt	{r4, r5, r6, pc}
   14904:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   14908:	f04f 0e00 	mov.w	lr, #0
   1490c:	3c01      	subs	r4, #1
   1490e:	e690      	b.n	14632 <__aeabi_dmul+0xde>
   14910:	ea45 0e06 	orr.w	lr, r5, r6
   14914:	e68d      	b.n	14632 <__aeabi_dmul+0xde>
   14916:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   1491a:	ea94 0f0c 	teq	r4, ip
   1491e:	bf08      	it	eq
   14920:	ea95 0f0c 	teqeq	r5, ip
   14924:	f43f af3b 	beq.w	1479e <__aeabi_dmul+0x24a>
   14928:	ea94 0f0c 	teq	r4, ip
   1492c:	d10a      	bne.n	14944 <__aeabi_ddiv+0x19c>
   1492e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   14932:	f47f af34 	bne.w	1479e <__aeabi_dmul+0x24a>
   14936:	ea95 0f0c 	teq	r5, ip
   1493a:	f47f af25 	bne.w	14788 <__aeabi_dmul+0x234>
   1493e:	4610      	mov	r0, r2
   14940:	4619      	mov	r1, r3
   14942:	e72c      	b.n	1479e <__aeabi_dmul+0x24a>
   14944:	ea95 0f0c 	teq	r5, ip
   14948:	d106      	bne.n	14958 <__aeabi_ddiv+0x1b0>
   1494a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   1494e:	f43f aefd 	beq.w	1474c <__aeabi_dmul+0x1f8>
   14952:	4610      	mov	r0, r2
   14954:	4619      	mov	r1, r3
   14956:	e722      	b.n	1479e <__aeabi_dmul+0x24a>
   14958:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   1495c:	bf18      	it	ne
   1495e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   14962:	f47f aec5 	bne.w	146f0 <__aeabi_dmul+0x19c>
   14966:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   1496a:	f47f af0d 	bne.w	14788 <__aeabi_dmul+0x234>
   1496e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   14972:	f47f aeeb 	bne.w	1474c <__aeabi_dmul+0x1f8>
   14976:	e712      	b.n	1479e <__aeabi_dmul+0x24a>

00014978 <gcvt>:
   14978:	b5f0      	push	{r4, r5, r6, r7, lr}
   1497a:	4615      	mov	r5, r2
   1497c:	461c      	mov	r4, r3
   1497e:	b085      	sub	sp, #20
   14980:	2200      	movs	r2, #0
   14982:	2300      	movs	r3, #0
   14984:	4606      	mov	r6, r0
   14986:	460f      	mov	r7, r1
   14988:	f005 fbb4 	bl	1a0f4 <__aeabi_dcmplt>
   1498c:	b9a8      	cbnz	r0, 149ba <gcvt+0x42>
   1498e:	4620      	mov	r0, r4
   14990:	f240 01cc 	movw	r1, #204	; 0xcc
   14994:	9500      	str	r5, [sp, #0]
   14996:	f2c2 0100 	movt	r1, #8192	; 0x2000
   1499a:	9001      	str	r0, [sp, #4]
   1499c:	4632      	mov	r2, r6
   1499e:	463b      	mov	r3, r7
   149a0:	6808      	ldr	r0, [r1, #0]
   149a2:	2167      	movs	r1, #103	; 0x67
   149a4:	9102      	str	r1, [sp, #8]
   149a6:	2100      	movs	r1, #0
   149a8:	9103      	str	r1, [sp, #12]
   149aa:	f003 f9e1 	bl	17d70 <_gcvt>
   149ae:	2800      	cmp	r0, #0
   149b0:	bf14      	ite	ne
   149b2:	4620      	movne	r0, r4
   149b4:	2000      	moveq	r0, #0
   149b6:	b005      	add	sp, #20
   149b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
   149ba:	4620      	mov	r0, r4
   149bc:	232d      	movs	r3, #45	; 0x2d
   149be:	3d01      	subs	r5, #1
   149c0:	f800 3b01 	strb.w	r3, [r0], #1
   149c4:	e7e4      	b.n	14990 <gcvt+0x18>
   149c6:	bf00      	nop

000149c8 <gcvtf>:
   149c8:	b570      	push	{r4, r5, r6, lr}
   149ca:	4614      	mov	r4, r2
   149cc:	460d      	mov	r5, r1
   149ce:	f7ff fd6d 	bl	144ac <__aeabi_f2d>
   149d2:	462a      	mov	r2, r5
   149d4:	4623      	mov	r3, r4
   149d6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   149da:	e7cd      	b.n	14978 <gcvt>

000149dc <ecvt>:
   149dc:	b510      	push	{r4, lr}
   149de:	b082      	sub	sp, #8
   149e0:	2400      	movs	r4, #0
   149e2:	9401      	str	r4, [sp, #4]
   149e4:	9c04      	ldr	r4, [sp, #16]
   149e6:	9400      	str	r4, [sp, #0]
   149e8:	f003 fac6 	bl	17f78 <ecvtbuf>
   149ec:	b002      	add	sp, #8
   149ee:	bd10      	pop	{r4, pc}

000149f0 <ecvtf>:
   149f0:	b570      	push	{r4, r5, r6, lr}
   149f2:	4615      	mov	r5, r2
   149f4:	b082      	sub	sp, #8
   149f6:	460e      	mov	r6, r1
   149f8:	461c      	mov	r4, r3
   149fa:	f7ff fd57 	bl	144ac <__aeabi_f2d>
   149fe:	4632      	mov	r2, r6
   14a00:	462b      	mov	r3, r5
   14a02:	9400      	str	r4, [sp, #0]
   14a04:	f7ff ffea 	bl	149dc <ecvt>
   14a08:	b002      	add	sp, #8
   14a0a:	bd70      	pop	{r4, r5, r6, pc}

00014a0c <fcvt>:
   14a0c:	b510      	push	{r4, lr}
   14a0e:	b082      	sub	sp, #8
   14a10:	2400      	movs	r4, #0
   14a12:	9401      	str	r4, [sp, #4]
   14a14:	9c04      	ldr	r4, [sp, #16]
   14a16:	9400      	str	r4, [sp, #0]
   14a18:	f003 fb08 	bl	1802c <fcvtbuf>
   14a1c:	b002      	add	sp, #8
   14a1e:	bd10      	pop	{r4, pc}

00014a20 <fcvtf>:
   14a20:	b570      	push	{r4, r5, r6, lr}
   14a22:	4615      	mov	r5, r2
   14a24:	b082      	sub	sp, #8
   14a26:	460e      	mov	r6, r1
   14a28:	461c      	mov	r4, r3
   14a2a:	f7ff fd3f 	bl	144ac <__aeabi_f2d>
   14a2e:	4632      	mov	r2, r6
   14a30:	462b      	mov	r3, r5
   14a32:	9400      	str	r4, [sp, #0]
   14a34:	f7ff ffea 	bl	14a0c <fcvt>
   14a38:	b002      	add	sp, #8
   14a3a:	bd70      	pop	{r4, r5, r6, pc}

00014a3c <__errno>:
   14a3c:	f240 03cc 	movw	r3, #204	; 0xcc
   14a40:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14a44:	6818      	ldr	r0, [r3, #0]
   14a46:	4770      	bx	lr

00014a48 <__libc_init_array>:
   14a48:	b570      	push	{r4, r5, r6, lr}
   14a4a:	f646 16d0 	movw	r6, #27088	; 0x69d0
   14a4e:	f646 15d0 	movw	r5, #27088	; 0x69d0
   14a52:	f2c0 0602 	movt	r6, #2
   14a56:	f2c0 0502 	movt	r5, #2
   14a5a:	1b76      	subs	r6, r6, r5
   14a5c:	10b6      	asrs	r6, r6, #2
   14a5e:	d006      	beq.n	14a6e <__libc_init_array+0x26>
   14a60:	2400      	movs	r4, #0
   14a62:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
   14a66:	3401      	adds	r4, #1
   14a68:	4798      	blx	r3
   14a6a:	42a6      	cmp	r6, r4
   14a6c:	d8f9      	bhi.n	14a62 <__libc_init_array+0x1a>
   14a6e:	f646 15d0 	movw	r5, #27088	; 0x69d0
   14a72:	f646 16d4 	movw	r6, #27092	; 0x69d4
   14a76:	f2c0 0502 	movt	r5, #2
   14a7a:	f2c0 0602 	movt	r6, #2
   14a7e:	1b76      	subs	r6, r6, r5
   14a80:	f011 ff9a 	bl	269b8 <_init>
   14a84:	10b6      	asrs	r6, r6, #2
   14a86:	d006      	beq.n	14a96 <__libc_init_array+0x4e>
   14a88:	2400      	movs	r4, #0
   14a8a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
   14a8e:	3401      	adds	r4, #1
   14a90:	4798      	blx	r3
   14a92:	42a6      	cmp	r6, r4
   14a94:	d8f9      	bhi.n	14a8a <__libc_init_array+0x42>
   14a96:	bd70      	pop	{r4, r5, r6, pc}

00014a98 <memcpy>:
   14a98:	2a03      	cmp	r2, #3
   14a9a:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
   14a9e:	d80b      	bhi.n	14ab8 <memcpy+0x20>
   14aa0:	b13a      	cbz	r2, 14ab2 <memcpy+0x1a>
   14aa2:	2300      	movs	r3, #0
   14aa4:	f811 c003 	ldrb.w	ip, [r1, r3]
   14aa8:	f800 c003 	strb.w	ip, [r0, r3]
   14aac:	3301      	adds	r3, #1
   14aae:	4293      	cmp	r3, r2
   14ab0:	d1f8      	bne.n	14aa4 <memcpy+0xc>
   14ab2:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
   14ab6:	4770      	bx	lr
   14ab8:	1882      	adds	r2, r0, r2
   14aba:	460c      	mov	r4, r1
   14abc:	4603      	mov	r3, r0
   14abe:	e003      	b.n	14ac8 <memcpy+0x30>
   14ac0:	f814 1c01 	ldrb.w	r1, [r4, #-1]
   14ac4:	f803 1c01 	strb.w	r1, [r3, #-1]
   14ac8:	f003 0603 	and.w	r6, r3, #3
   14acc:	4619      	mov	r1, r3
   14ace:	46a4      	mov	ip, r4
   14ad0:	3301      	adds	r3, #1
   14ad2:	3401      	adds	r4, #1
   14ad4:	2e00      	cmp	r6, #0
   14ad6:	d1f3      	bne.n	14ac0 <memcpy+0x28>
   14ad8:	f01c 0403 	ands.w	r4, ip, #3
   14adc:	4663      	mov	r3, ip
   14ade:	bf08      	it	eq
   14ae0:	ebc1 0c02 	rsbeq	ip, r1, r2
   14ae4:	d068      	beq.n	14bb8 <memcpy+0x120>
   14ae6:	4265      	negs	r5, r4
   14ae8:	f1c4 0a04 	rsb	sl, r4, #4
   14aec:	eb0c 0705 	add.w	r7, ip, r5
   14af0:	4633      	mov	r3, r6
   14af2:	ea4f 0aca 	mov.w	sl, sl, lsl #3
   14af6:	f85c 6005 	ldr.w	r6, [ip, r5]
   14afa:	ea4f 08c4 	mov.w	r8, r4, lsl #3
   14afe:	1a55      	subs	r5, r2, r1
   14b00:	e008      	b.n	14b14 <memcpy+0x7c>
   14b02:	f857 4f04 	ldr.w	r4, [r7, #4]!
   14b06:	4626      	mov	r6, r4
   14b08:	fa04 f40a 	lsl.w	r4, r4, sl
   14b0c:	ea49 0404 	orr.w	r4, r9, r4
   14b10:	50cc      	str	r4, [r1, r3]
   14b12:	3304      	adds	r3, #4
   14b14:	185c      	adds	r4, r3, r1
   14b16:	2d03      	cmp	r5, #3
   14b18:	fa26 f908 	lsr.w	r9, r6, r8
   14b1c:	f1a5 0504 	sub.w	r5, r5, #4
   14b20:	eb0c 0603 	add.w	r6, ip, r3
   14b24:	dced      	bgt.n	14b02 <memcpy+0x6a>
   14b26:	2300      	movs	r3, #0
   14b28:	e002      	b.n	14b30 <memcpy+0x98>
   14b2a:	5cf1      	ldrb	r1, [r6, r3]
   14b2c:	54e1      	strb	r1, [r4, r3]
   14b2e:	3301      	adds	r3, #1
   14b30:	1919      	adds	r1, r3, r4
   14b32:	4291      	cmp	r1, r2
   14b34:	d3f9      	bcc.n	14b2a <memcpy+0x92>
   14b36:	e7bc      	b.n	14ab2 <memcpy+0x1a>
   14b38:	f853 4c40 	ldr.w	r4, [r3, #-64]
   14b3c:	f841 4c40 	str.w	r4, [r1, #-64]
   14b40:	f853 4c3c 	ldr.w	r4, [r3, #-60]
   14b44:	f841 4c3c 	str.w	r4, [r1, #-60]
   14b48:	f853 4c38 	ldr.w	r4, [r3, #-56]
   14b4c:	f841 4c38 	str.w	r4, [r1, #-56]
   14b50:	f853 4c34 	ldr.w	r4, [r3, #-52]
   14b54:	f841 4c34 	str.w	r4, [r1, #-52]
   14b58:	f853 4c30 	ldr.w	r4, [r3, #-48]
   14b5c:	f841 4c30 	str.w	r4, [r1, #-48]
   14b60:	f853 4c2c 	ldr.w	r4, [r3, #-44]
   14b64:	f841 4c2c 	str.w	r4, [r1, #-44]
   14b68:	f853 4c28 	ldr.w	r4, [r3, #-40]
   14b6c:	f841 4c28 	str.w	r4, [r1, #-40]
   14b70:	f853 4c24 	ldr.w	r4, [r3, #-36]
   14b74:	f841 4c24 	str.w	r4, [r1, #-36]
   14b78:	f853 4c20 	ldr.w	r4, [r3, #-32]
   14b7c:	f841 4c20 	str.w	r4, [r1, #-32]
   14b80:	f853 4c1c 	ldr.w	r4, [r3, #-28]
   14b84:	f841 4c1c 	str.w	r4, [r1, #-28]
   14b88:	f853 4c18 	ldr.w	r4, [r3, #-24]
   14b8c:	f841 4c18 	str.w	r4, [r1, #-24]
   14b90:	f853 4c14 	ldr.w	r4, [r3, #-20]
   14b94:	f841 4c14 	str.w	r4, [r1, #-20]
   14b98:	f853 4c10 	ldr.w	r4, [r3, #-16]
   14b9c:	f841 4c10 	str.w	r4, [r1, #-16]
   14ba0:	f853 4c0c 	ldr.w	r4, [r3, #-12]
   14ba4:	f841 4c0c 	str.w	r4, [r1, #-12]
   14ba8:	f853 4c08 	ldr.w	r4, [r3, #-8]
   14bac:	f841 4c08 	str.w	r4, [r1, #-8]
   14bb0:	f853 4c04 	ldr.w	r4, [r3, #-4]
   14bb4:	f841 4c04 	str.w	r4, [r1, #-4]
   14bb8:	461c      	mov	r4, r3
   14bba:	460d      	mov	r5, r1
   14bbc:	3340      	adds	r3, #64	; 0x40
   14bbe:	3140      	adds	r1, #64	; 0x40
   14bc0:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
   14bc4:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
   14bc8:	dcb6      	bgt.n	14b38 <memcpy+0xa0>
   14bca:	4621      	mov	r1, r4
   14bcc:	462b      	mov	r3, r5
   14bce:	1b54      	subs	r4, r2, r5
   14bd0:	e00f      	b.n	14bf2 <memcpy+0x15a>
   14bd2:	f851 5c10 	ldr.w	r5, [r1, #-16]
   14bd6:	f843 5c10 	str.w	r5, [r3, #-16]
   14bda:	f851 5c0c 	ldr.w	r5, [r1, #-12]
   14bde:	f843 5c0c 	str.w	r5, [r3, #-12]
   14be2:	f851 5c08 	ldr.w	r5, [r1, #-8]
   14be6:	f843 5c08 	str.w	r5, [r3, #-8]
   14bea:	f851 5c04 	ldr.w	r5, [r1, #-4]
   14bee:	f843 5c04 	str.w	r5, [r3, #-4]
   14bf2:	2c0f      	cmp	r4, #15
   14bf4:	460d      	mov	r5, r1
   14bf6:	469c      	mov	ip, r3
   14bf8:	f101 0110 	add.w	r1, r1, #16
   14bfc:	f103 0310 	add.w	r3, r3, #16
   14c00:	f1a4 0410 	sub.w	r4, r4, #16
   14c04:	dce5      	bgt.n	14bd2 <memcpy+0x13a>
   14c06:	ebcc 0102 	rsb	r1, ip, r2
   14c0a:	2300      	movs	r3, #0
   14c0c:	e003      	b.n	14c16 <memcpy+0x17e>
   14c0e:	58ec      	ldr	r4, [r5, r3]
   14c10:	f84c 4003 	str.w	r4, [ip, r3]
   14c14:	3304      	adds	r3, #4
   14c16:	195e      	adds	r6, r3, r5
   14c18:	2903      	cmp	r1, #3
   14c1a:	eb03 040c 	add.w	r4, r3, ip
   14c1e:	f1a1 0104 	sub.w	r1, r1, #4
   14c22:	dcf4      	bgt.n	14c0e <memcpy+0x176>
   14c24:	e77f      	b.n	14b26 <memcpy+0x8e>
   14c26:	bf00      	nop

00014c28 <memset>:
   14c28:	2a03      	cmp	r2, #3
   14c2a:	b2c9      	uxtb	r1, r1
   14c2c:	b430      	push	{r4, r5}
   14c2e:	d807      	bhi.n	14c40 <memset+0x18>
   14c30:	b122      	cbz	r2, 14c3c <memset+0x14>
   14c32:	2300      	movs	r3, #0
   14c34:	54c1      	strb	r1, [r0, r3]
   14c36:	3301      	adds	r3, #1
   14c38:	4293      	cmp	r3, r2
   14c3a:	d1fb      	bne.n	14c34 <memset+0xc>
   14c3c:	bc30      	pop	{r4, r5}
   14c3e:	4770      	bx	lr
   14c40:	eb00 0c02 	add.w	ip, r0, r2
   14c44:	4603      	mov	r3, r0
   14c46:	e001      	b.n	14c4c <memset+0x24>
   14c48:	f803 1c01 	strb.w	r1, [r3, #-1]
   14c4c:	f003 0403 	and.w	r4, r3, #3
   14c50:	461a      	mov	r2, r3
   14c52:	3301      	adds	r3, #1
   14c54:	2c00      	cmp	r4, #0
   14c56:	d1f7      	bne.n	14c48 <memset+0x20>
   14c58:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
   14c5c:	ebc2 040c 	rsb	r4, r2, ip
   14c60:	fb03 f301 	mul.w	r3, r3, r1
   14c64:	e01f      	b.n	14ca6 <memset+0x7e>
   14c66:	f842 3c40 	str.w	r3, [r2, #-64]
   14c6a:	f842 3c3c 	str.w	r3, [r2, #-60]
   14c6e:	f842 3c38 	str.w	r3, [r2, #-56]
   14c72:	f842 3c34 	str.w	r3, [r2, #-52]
   14c76:	f842 3c30 	str.w	r3, [r2, #-48]
   14c7a:	f842 3c2c 	str.w	r3, [r2, #-44]
   14c7e:	f842 3c28 	str.w	r3, [r2, #-40]
   14c82:	f842 3c24 	str.w	r3, [r2, #-36]
   14c86:	f842 3c20 	str.w	r3, [r2, #-32]
   14c8a:	f842 3c1c 	str.w	r3, [r2, #-28]
   14c8e:	f842 3c18 	str.w	r3, [r2, #-24]
   14c92:	f842 3c14 	str.w	r3, [r2, #-20]
   14c96:	f842 3c10 	str.w	r3, [r2, #-16]
   14c9a:	f842 3c0c 	str.w	r3, [r2, #-12]
   14c9e:	f842 3c08 	str.w	r3, [r2, #-8]
   14ca2:	f842 3c04 	str.w	r3, [r2, #-4]
   14ca6:	4615      	mov	r5, r2
   14ca8:	3240      	adds	r2, #64	; 0x40
   14caa:	2c3f      	cmp	r4, #63	; 0x3f
   14cac:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
   14cb0:	dcd9      	bgt.n	14c66 <memset+0x3e>
   14cb2:	462a      	mov	r2, r5
   14cb4:	ebc5 040c 	rsb	r4, r5, ip
   14cb8:	e007      	b.n	14cca <memset+0xa2>
   14cba:	f842 3c10 	str.w	r3, [r2, #-16]
   14cbe:	f842 3c0c 	str.w	r3, [r2, #-12]
   14cc2:	f842 3c08 	str.w	r3, [r2, #-8]
   14cc6:	f842 3c04 	str.w	r3, [r2, #-4]
   14cca:	4615      	mov	r5, r2
   14ccc:	3210      	adds	r2, #16
   14cce:	2c0f      	cmp	r4, #15
   14cd0:	f1a4 0410 	sub.w	r4, r4, #16
   14cd4:	dcf1      	bgt.n	14cba <memset+0x92>
   14cd6:	462a      	mov	r2, r5
   14cd8:	ebc5 050c 	rsb	r5, r5, ip
   14cdc:	e001      	b.n	14ce2 <memset+0xba>
   14cde:	f842 3c04 	str.w	r3, [r2, #-4]
   14ce2:	4614      	mov	r4, r2
   14ce4:	3204      	adds	r2, #4
   14ce6:	2d03      	cmp	r5, #3
   14ce8:	f1a5 0504 	sub.w	r5, r5, #4
   14cec:	dcf7      	bgt.n	14cde <memset+0xb6>
   14cee:	e001      	b.n	14cf4 <memset+0xcc>
   14cf0:	f804 1b01 	strb.w	r1, [r4], #1
   14cf4:	4564      	cmp	r4, ip
   14cf6:	d3fb      	bcc.n	14cf0 <memset+0xc8>
   14cf8:	e7a0      	b.n	14c3c <memset+0x14>
   14cfa:	bf00      	nop

00014cfc <snprintf>:
   14cfc:	b40c      	push	{r2, r3}
   14cfe:	f240 03cc 	movw	r3, #204	; 0xcc
   14d02:	b5f0      	push	{r4, r5, r6, r7, lr}
   14d04:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14d08:	1e0c      	subs	r4, r1, #0
   14d0a:	b09d      	sub	sp, #116	; 0x74
   14d0c:	4605      	mov	r5, r0
   14d0e:	681e      	ldr	r6, [r3, #0]
   14d10:	db28      	blt.n	14d64 <snprintf+0x68>
   14d12:	af23      	add	r7, sp, #140	; 0x8c
   14d14:	9a22      	ldr	r2, [sp, #136]	; 0x88
   14d16:	463b      	mov	r3, r7
   14d18:	4630      	mov	r0, r6
   14d1a:	a901      	add	r1, sp, #4
   14d1c:	bf0c      	ite	eq
   14d1e:	46a4      	moveq	ip, r4
   14d20:	f104 3cff 	addne.w	ip, r4, #4294967295
   14d24:	f44f 7e02 	mov.w	lr, #520	; 0x208
   14d28:	9505      	str	r5, [sp, #20]
   14d2a:	f8ad e010 	strh.w	lr, [sp, #16]
   14d2e:	f04f 3eff 	mov.w	lr, #4294967295
   14d32:	f8cd c018 	str.w	ip, [sp, #24]
   14d36:	9501      	str	r5, [sp, #4]
   14d38:	f8ad e012 	strh.w	lr, [sp, #18]
   14d3c:	f8cd c00c 	str.w	ip, [sp, #12]
   14d40:	971b      	str	r7, [sp, #108]	; 0x6c
   14d42:	f000 fd59 	bl	157f8 <_svfprintf_r>
   14d46:	f1b0 3fff 	cmp.w	r0, #4294967295
   14d4a:	db08      	blt.n	14d5e <snprintf+0x62>
   14d4c:	b114      	cbz	r4, 14d54 <snprintf+0x58>
   14d4e:	9b01      	ldr	r3, [sp, #4]
   14d50:	2200      	movs	r2, #0
   14d52:	701a      	strb	r2, [r3, #0]
   14d54:	b01d      	add	sp, #116	; 0x74
   14d56:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
   14d5a:	b002      	add	sp, #8
   14d5c:	4770      	bx	lr
   14d5e:	238b      	movs	r3, #139	; 0x8b
   14d60:	6033      	str	r3, [r6, #0]
   14d62:	e7f3      	b.n	14d4c <snprintf+0x50>
   14d64:	238b      	movs	r3, #139	; 0x8b
   14d66:	f04f 30ff 	mov.w	r0, #4294967295
   14d6a:	6033      	str	r3, [r6, #0]
   14d6c:	e7f2      	b.n	14d54 <snprintf+0x58>
   14d6e:	bf00      	nop

00014d70 <_snprintf_r>:
   14d70:	b408      	push	{r3}
   14d72:	b5f0      	push	{r4, r5, r6, r7, lr}
   14d74:	1e14      	subs	r4, r2, #0
   14d76:	b09c      	sub	sp, #112	; 0x70
   14d78:	4606      	mov	r6, r0
   14d7a:	460d      	mov	r5, r1
   14d7c:	db27      	blt.n	14dce <_snprintf_r+0x5e>
   14d7e:	af22      	add	r7, sp, #136	; 0x88
   14d80:	9a21      	ldr	r2, [sp, #132]	; 0x84
   14d82:	463b      	mov	r3, r7
   14d84:	a901      	add	r1, sp, #4
   14d86:	bf0c      	ite	eq
   14d88:	46a4      	moveq	ip, r4
   14d8a:	f104 3cff 	addne.w	ip, r4, #4294967295
   14d8e:	f44f 7e02 	mov.w	lr, #520	; 0x208
   14d92:	9505      	str	r5, [sp, #20]
   14d94:	f8ad e010 	strh.w	lr, [sp, #16]
   14d98:	f04f 3eff 	mov.w	lr, #4294967295
   14d9c:	f8cd c018 	str.w	ip, [sp, #24]
   14da0:	9501      	str	r5, [sp, #4]
   14da2:	f8ad e012 	strh.w	lr, [sp, #18]
   14da6:	f8cd c00c 	str.w	ip, [sp, #12]
   14daa:	971b      	str	r7, [sp, #108]	; 0x6c
   14dac:	f000 fd24 	bl	157f8 <_svfprintf_r>
   14db0:	f1b0 3fff 	cmp.w	r0, #4294967295
   14db4:	db08      	blt.n	14dc8 <_snprintf_r+0x58>
   14db6:	b114      	cbz	r4, 14dbe <_snprintf_r+0x4e>
   14db8:	9b01      	ldr	r3, [sp, #4]
   14dba:	2200      	movs	r2, #0
   14dbc:	701a      	strb	r2, [r3, #0]
   14dbe:	b01c      	add	sp, #112	; 0x70
   14dc0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
   14dc4:	b001      	add	sp, #4
   14dc6:	4770      	bx	lr
   14dc8:	238b      	movs	r3, #139	; 0x8b
   14dca:	6033      	str	r3, [r6, #0]
   14dcc:	e7f3      	b.n	14db6 <_snprintf_r+0x46>
   14dce:	238b      	movs	r3, #139	; 0x8b
   14dd0:	6003      	str	r3, [r0, #0]
   14dd2:	f04f 30ff 	mov.w	r0, #4294967295
   14dd6:	e7f2      	b.n	14dbe <_snprintf_r+0x4e>

00014dd8 <sprintf>:
   14dd8:	b40e      	push	{r1, r2, r3}
   14dda:	f240 03cc 	movw	r3, #204	; 0xcc
   14dde:	b530      	push	{r4, r5, lr}
   14de0:	b09c      	sub	sp, #112	; 0x70
   14de2:	ac1f      	add	r4, sp, #124	; 0x7c
   14de4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14de8:	4605      	mov	r5, r0
   14dea:	a901      	add	r1, sp, #4
   14dec:	f854 2b04 	ldr.w	r2, [r4], #4
   14df0:	f04f 3cff 	mov.w	ip, #4294967295
   14df4:	6818      	ldr	r0, [r3, #0]
   14df6:	f44f 7302 	mov.w	r3, #520	; 0x208
   14dfa:	f8ad 3010 	strh.w	r3, [sp, #16]
   14dfe:	4623      	mov	r3, r4
   14e00:	9505      	str	r5, [sp, #20]
   14e02:	9501      	str	r5, [sp, #4]
   14e04:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
   14e08:	f8ad c012 	strh.w	ip, [sp, #18]
   14e0c:	9506      	str	r5, [sp, #24]
   14e0e:	9503      	str	r5, [sp, #12]
   14e10:	941b      	str	r4, [sp, #108]	; 0x6c
   14e12:	f000 fcf1 	bl	157f8 <_svfprintf_r>
   14e16:	9b01      	ldr	r3, [sp, #4]
   14e18:	2200      	movs	r2, #0
   14e1a:	701a      	strb	r2, [r3, #0]
   14e1c:	b01c      	add	sp, #112	; 0x70
   14e1e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
   14e22:	b003      	add	sp, #12
   14e24:	4770      	bx	lr
   14e26:	bf00      	nop

00014e28 <_sprintf_r>:
   14e28:	b40c      	push	{r2, r3}
   14e2a:	460b      	mov	r3, r1
   14e2c:	b510      	push	{r4, lr}
   14e2e:	b09c      	sub	sp, #112	; 0x70
   14e30:	ac1e      	add	r4, sp, #120	; 0x78
   14e32:	a901      	add	r1, sp, #4
   14e34:	9305      	str	r3, [sp, #20]
   14e36:	f44f 7c02 	mov.w	ip, #520	; 0x208
   14e3a:	f854 2b04 	ldr.w	r2, [r4], #4
   14e3e:	9301      	str	r3, [sp, #4]
   14e40:	f04f 33ff 	mov.w	r3, #4294967295
   14e44:	f8ad 3012 	strh.w	r3, [sp, #18]
   14e48:	4623      	mov	r3, r4
   14e4a:	941b      	str	r4, [sp, #108]	; 0x6c
   14e4c:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
   14e50:	f8ad c010 	strh.w	ip, [sp, #16]
   14e54:	9406      	str	r4, [sp, #24]
   14e56:	9403      	str	r4, [sp, #12]
   14e58:	f000 fcce 	bl	157f8 <_svfprintf_r>
   14e5c:	9b01      	ldr	r3, [sp, #4]
   14e5e:	2200      	movs	r2, #0
   14e60:	701a      	strb	r2, [r3, #0]
   14e62:	b01c      	add	sp, #112	; 0x70
   14e64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   14e68:	b002      	add	sp, #8
   14e6a:	4770      	bx	lr

00014e6c <strchr>:
   14e6c:	b2c9      	uxtb	r1, r1
   14e6e:	b430      	push	{r4, r5}
   14e70:	b119      	cbz	r1, 14e7a <strchr+0xe>
   14e72:	e024      	b.n	14ebe <strchr+0x52>
   14e74:	7803      	ldrb	r3, [r0, #0]
   14e76:	b1d3      	cbz	r3, 14eae <strchr+0x42>
   14e78:	3001      	adds	r0, #1
   14e7a:	f010 0f03 	tst.w	r0, #3
   14e7e:	d1f9      	bne.n	14e74 <strchr+0x8>
   14e80:	6803      	ldr	r3, [r0, #0]
   14e82:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   14e86:	ea22 0303 	bic.w	r3, r2, r3
   14e8a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   14e8e:	d108      	bne.n	14ea2 <strchr+0x36>
   14e90:	f850 3f04 	ldr.w	r3, [r0, #4]!
   14e94:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   14e98:	ea22 0303 	bic.w	r3, r2, r3
   14e9c:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   14ea0:	d0f6      	beq.n	14e90 <strchr+0x24>
   14ea2:	7803      	ldrb	r3, [r0, #0]
   14ea4:	b11b      	cbz	r3, 14eae <strchr+0x42>
   14ea6:	f810 3f01 	ldrb.w	r3, [r0, #1]!
   14eaa:	2b00      	cmp	r3, #0
   14eac:	d1fb      	bne.n	14ea6 <strchr+0x3a>
   14eae:	bc30      	pop	{r4, r5}
   14eb0:	4770      	bx	lr
   14eb2:	7803      	ldrb	r3, [r0, #0]
   14eb4:	2b00      	cmp	r3, #0
   14eb6:	d036      	beq.n	14f26 <strchr+0xba>
   14eb8:	4299      	cmp	r1, r3
   14eba:	d0f8      	beq.n	14eae <strchr+0x42>
   14ebc:	3001      	adds	r0, #1
   14ebe:	f010 0f03 	tst.w	r0, #3
   14ec2:	d1f6      	bne.n	14eb2 <strchr+0x46>
   14ec4:	6803      	ldr	r3, [r0, #0]
   14ec6:	ea41 2501 	orr.w	r5, r1, r1, lsl #8
   14eca:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   14ece:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   14ed2:	ea22 0203 	bic.w	r2, r2, r3
   14ed6:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   14eda:	d11b      	bne.n	14f14 <strchr+0xa8>
   14edc:	ea85 0303 	eor.w	r3, r5, r3
   14ee0:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   14ee4:	ea22 0303 	bic.w	r3, r2, r3
   14ee8:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   14eec:	d003      	beq.n	14ef6 <strchr+0x8a>
   14eee:	e011      	b.n	14f14 <strchr+0xa8>
   14ef0:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   14ef4:	d10e      	bne.n	14f14 <strchr+0xa8>
   14ef6:	f850 3f04 	ldr.w	r3, [r0, #4]!
   14efa:	f1a3 3401 	sub.w	r4, r3, #16843009	; 0x1010101
   14efe:	ea85 0203 	eor.w	r2, r5, r3
   14f02:	ea24 0303 	bic.w	r3, r4, r3
   14f06:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
   14f0a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   14f0e:	ea2c 0202 	bic.w	r2, ip, r2
   14f12:	d0ed      	beq.n	14ef0 <strchr+0x84>
   14f14:	7803      	ldrb	r3, [r0, #0]
   14f16:	b91b      	cbnz	r3, 14f20 <strchr+0xb4>
   14f18:	e005      	b.n	14f26 <strchr+0xba>
   14f1a:	f810 3f01 	ldrb.w	r3, [r0, #1]!
   14f1e:	b113      	cbz	r3, 14f26 <strchr+0xba>
   14f20:	4299      	cmp	r1, r3
   14f22:	d1fa      	bne.n	14f1a <strchr+0xae>
   14f24:	e7c3      	b.n	14eae <strchr+0x42>
   14f26:	2000      	movs	r0, #0
   14f28:	e7c1      	b.n	14eae <strchr+0x42>
   14f2a:	bf00      	nop

00014f2c <strcpy>:
   14f2c:	ea80 0201 	eor.w	r2, r0, r1
   14f30:	4684      	mov	ip, r0
   14f32:	f012 0f03 	tst.w	r2, #3
   14f36:	d14f      	bne.n	14fd8 <strcpy+0xac>
   14f38:	f011 0f03 	tst.w	r1, #3
   14f3c:	d132      	bne.n	14fa4 <strcpy+0x78>
   14f3e:	f84d 4d04 	str.w	r4, [sp, #-4]!
   14f42:	f011 0f04 	tst.w	r1, #4
   14f46:	f851 3b04 	ldr.w	r3, [r1], #4
   14f4a:	d00b      	beq.n	14f64 <strcpy+0x38>
   14f4c:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   14f50:	439a      	bics	r2, r3
   14f52:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   14f56:	bf04      	itt	eq
   14f58:	f84c 3b04 	streq.w	r3, [ip], #4
   14f5c:	f851 3b04 	ldreq.w	r3, [r1], #4
   14f60:	d116      	bne.n	14f90 <strcpy+0x64>
   14f62:	bf00      	nop
   14f64:	f851 4b04 	ldr.w	r4, [r1], #4
   14f68:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   14f6c:	439a      	bics	r2, r3
   14f6e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   14f72:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
   14f76:	d10b      	bne.n	14f90 <strcpy+0x64>
   14f78:	f84c 3b04 	str.w	r3, [ip], #4
   14f7c:	43a2      	bics	r2, r4
   14f7e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   14f82:	bf04      	itt	eq
   14f84:	f851 3b04 	ldreq.w	r3, [r1], #4
   14f88:	f84c 4b04 	streq.w	r4, [ip], #4
   14f8c:	d0ea      	beq.n	14f64 <strcpy+0x38>
   14f8e:	4623      	mov	r3, r4
   14f90:	f80c 3b01 	strb.w	r3, [ip], #1
   14f94:	f013 0fff 	tst.w	r3, #255	; 0xff
   14f98:	ea4f 2333 	mov.w	r3, r3, ror #8
   14f9c:	d1f8      	bne.n	14f90 <strcpy+0x64>
   14f9e:	f85d 4b04 	ldr.w	r4, [sp], #4
   14fa2:	4770      	bx	lr
   14fa4:	f011 0f01 	tst.w	r1, #1
   14fa8:	d006      	beq.n	14fb8 <strcpy+0x8c>
   14faa:	f811 2b01 	ldrb.w	r2, [r1], #1
   14fae:	f80c 2b01 	strb.w	r2, [ip], #1
   14fb2:	2a00      	cmp	r2, #0
   14fb4:	bf08      	it	eq
   14fb6:	4770      	bxeq	lr
   14fb8:	f011 0f02 	tst.w	r1, #2
   14fbc:	d0bf      	beq.n	14f3e <strcpy+0x12>
   14fbe:	f831 2b02 	ldrh.w	r2, [r1], #2
   14fc2:	f012 0fff 	tst.w	r2, #255	; 0xff
   14fc6:	bf16      	itet	ne
   14fc8:	f82c 2b02 	strhne.w	r2, [ip], #2
   14fcc:	f88c 2000 	strbeq.w	r2, [ip]
   14fd0:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
   14fd4:	d1b3      	bne.n	14f3e <strcpy+0x12>
   14fd6:	4770      	bx	lr
   14fd8:	f811 2b01 	ldrb.w	r2, [r1], #1
   14fdc:	f80c 2b01 	strb.w	r2, [ip], #1
   14fe0:	2a00      	cmp	r2, #0
   14fe2:	d1f9      	bne.n	14fd8 <strcpy+0xac>
   14fe4:	4770      	bx	lr
   14fe6:	bf00      	nop

00014fe8 <strlen>:
   14fe8:	f020 0103 	bic.w	r1, r0, #3
   14fec:	f010 0003 	ands.w	r0, r0, #3
   14ff0:	f1c0 0000 	rsb	r0, r0, #0
   14ff4:	f851 3b04 	ldr.w	r3, [r1], #4
   14ff8:	f100 0c04 	add.w	ip, r0, #4
   14ffc:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   15000:	f06f 0200 	mvn.w	r2, #0
   15004:	bf1c      	itt	ne
   15006:	fa22 f20c 	lsrne.w	r2, r2, ip
   1500a:	4313      	orrne	r3, r2
   1500c:	f04f 0c01 	mov.w	ip, #1
   15010:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   15014:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   15018:	eba3 020c 	sub.w	r2, r3, ip
   1501c:	ea22 0203 	bic.w	r2, r2, r3
   15020:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   15024:	bf04      	itt	eq
   15026:	f851 3b04 	ldreq.w	r3, [r1], #4
   1502a:	3004      	addeq	r0, #4
   1502c:	d0f4      	beq.n	15018 <strlen+0x30>
   1502e:	f013 0fff 	tst.w	r3, #255	; 0xff
   15032:	bf1f      	itttt	ne
   15034:	3001      	addne	r0, #1
   15036:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   1503a:	3001      	addne	r0, #1
   1503c:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   15040:	bf18      	it	ne
   15042:	3001      	addne	r0, #1
   15044:	4770      	bx	lr
   15046:	bf00      	nop

00015048 <strncmp>:
   15048:	b430      	push	{r4, r5}
   1504a:	4613      	mov	r3, r2
   1504c:	2a00      	cmp	r2, #0
   1504e:	d043      	beq.n	150d8 <strncmp+0x90>
   15050:	ea41 0200 	orr.w	r2, r1, r0
   15054:	f012 0f03 	tst.w	r2, #3
   15058:	d125      	bne.n	150a6 <strncmp+0x5e>
   1505a:	2b03      	cmp	r3, #3
   1505c:	4604      	mov	r4, r0
   1505e:	460d      	mov	r5, r1
   15060:	d93d      	bls.n	150de <strncmp+0x96>
   15062:	6802      	ldr	r2, [r0, #0]
   15064:	6809      	ldr	r1, [r1, #0]
   15066:	428a      	cmp	r2, r1
   15068:	d139      	bne.n	150de <strncmp+0x96>
   1506a:	3b04      	subs	r3, #4
   1506c:	d034      	beq.n	150d8 <strncmp+0x90>
   1506e:	f1a2 3101 	sub.w	r1, r2, #16843009	; 0x1010101
   15072:	ea21 0202 	bic.w	r2, r1, r2
   15076:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   1507a:	d00d      	beq.n	15098 <strncmp+0x50>
   1507c:	e02c      	b.n	150d8 <strncmp+0x90>
   1507e:	6822      	ldr	r2, [r4, #0]
   15080:	6829      	ldr	r1, [r5, #0]
   15082:	f1a2 3001 	sub.w	r0, r2, #16843009	; 0x1010101
   15086:	428a      	cmp	r2, r1
   15088:	ea20 0002 	bic.w	r0, r0, r2
   1508c:	d127      	bne.n	150de <strncmp+0x96>
   1508e:	3b04      	subs	r3, #4
   15090:	d022      	beq.n	150d8 <strncmp+0x90>
   15092:	f010 3f80 	tst.w	r0, #2155905152	; 0x80808080
   15096:	d11f      	bne.n	150d8 <strncmp+0x90>
   15098:	3404      	adds	r4, #4
   1509a:	3504      	adds	r5, #4
   1509c:	2b03      	cmp	r3, #3
   1509e:	d8ee      	bhi.n	1507e <strncmp+0x36>
   150a0:	4620      	mov	r0, r4
   150a2:	4629      	mov	r1, r5
   150a4:	b1f3      	cbz	r3, 150e4 <strncmp+0x9c>
   150a6:	7804      	ldrb	r4, [r0, #0]
   150a8:	3b01      	subs	r3, #1
   150aa:	f891 c000 	ldrb.w	ip, [r1]
   150ae:	4564      	cmp	r4, ip
   150b0:	d10f      	bne.n	150d2 <strncmp+0x8a>
   150b2:	b18b      	cbz	r3, 150d8 <strncmp+0x90>
   150b4:	b184      	cbz	r4, 150d8 <strncmp+0x90>
   150b6:	3b01      	subs	r3, #1
   150b8:	2200      	movs	r2, #0
   150ba:	e002      	b.n	150c2 <strncmp+0x7a>
   150bc:	b163      	cbz	r3, 150d8 <strncmp+0x90>
   150be:	b15c      	cbz	r4, 150d8 <strncmp+0x90>
   150c0:	3b01      	subs	r3, #1
   150c2:	1884      	adds	r4, r0, r2
   150c4:	188d      	adds	r5, r1, r2
   150c6:	3201      	adds	r2, #1
   150c8:	7864      	ldrb	r4, [r4, #1]
   150ca:	f895 c001 	ldrb.w	ip, [r5, #1]
   150ce:	4564      	cmp	r4, ip
   150d0:	d0f4      	beq.n	150bc <strncmp+0x74>
   150d2:	ebcc 0004 	rsb	r0, ip, r4
   150d6:	e000      	b.n	150da <strncmp+0x92>
   150d8:	2000      	movs	r0, #0
   150da:	bc30      	pop	{r4, r5}
   150dc:	4770      	bx	lr
   150de:	4620      	mov	r0, r4
   150e0:	4629      	mov	r1, r5
   150e2:	e7e0      	b.n	150a6 <strncmp+0x5e>
   150e4:	7824      	ldrb	r4, [r4, #0]
   150e6:	f895 c000 	ldrb.w	ip, [r5]
   150ea:	ebcc 0004 	rsb	r0, ip, r4
   150ee:	e7f4      	b.n	150da <strncmp+0x92>

000150f0 <strncpy>:
   150f0:	ea41 0300 	orr.w	r3, r1, r0
   150f4:	f013 0f03 	tst.w	r3, #3
   150f8:	bf14      	ite	ne
   150fa:	2300      	movne	r3, #0
   150fc:	2301      	moveq	r3, #1
   150fe:	2a03      	cmp	r2, #3
   15100:	bf94      	ite	ls
   15102:	2300      	movls	r3, #0
   15104:	f003 0301 	andhi.w	r3, r3, #1
   15108:	b430      	push	{r4, r5}
   1510a:	2b00      	cmp	r3, #0
   1510c:	d02a      	beq.n	15164 <strncpy+0x74>
   1510e:	4604      	mov	r4, r0
   15110:	680b      	ldr	r3, [r1, #0]
   15112:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
   15116:	ea2c 0c03 	bic.w	ip, ip, r3
   1511a:	f01c 3f80 	tst.w	ip, #2155905152	; 0x80808080
   1511e:	d105      	bne.n	1512c <strncpy+0x3c>
   15120:	3a04      	subs	r2, #4
   15122:	3104      	adds	r1, #4
   15124:	2a03      	cmp	r2, #3
   15126:	f844 3b04 	str.w	r3, [r4], #4
   1512a:	d8f1      	bhi.n	15110 <strncpy+0x20>
   1512c:	4623      	mov	r3, r4
   1512e:	b1ba      	cbz	r2, 15160 <strncpy+0x70>
   15130:	780d      	ldrb	r5, [r1, #0]
   15132:	461c      	mov	r4, r3
   15134:	3a01      	subs	r2, #1
   15136:	f804 5b01 	strb.w	r5, [r4], #1
   1513a:	b155      	cbz	r5, 15152 <strncpy+0x62>
   1513c:	3302      	adds	r3, #2
   1513e:	b17a      	cbz	r2, 15160 <strncpy+0x70>
   15140:	f811 5f01 	ldrb.w	r5, [r1, #1]!
   15144:	461c      	mov	r4, r3
   15146:	3a01      	subs	r2, #1
   15148:	f803 5c01 	strb.w	r5, [r3, #-1]
   1514c:	3301      	adds	r3, #1
   1514e:	2d00      	cmp	r5, #0
   15150:	d1f5      	bne.n	1513e <strncpy+0x4e>
   15152:	b12a      	cbz	r2, 15160 <strncpy+0x70>
   15154:	2300      	movs	r3, #0
   15156:	4619      	mov	r1, r3
   15158:	54e1      	strb	r1, [r4, r3]
   1515a:	3301      	adds	r3, #1
   1515c:	4293      	cmp	r3, r2
   1515e:	d1fb      	bne.n	15158 <strncpy+0x68>
   15160:	bc30      	pop	{r4, r5}
   15162:	4770      	bx	lr
   15164:	4603      	mov	r3, r0
   15166:	e7e2      	b.n	1512e <strncpy+0x3e>

00015168 <strrchr>:
   15168:	b570      	push	{r4, r5, r6, lr}
   1516a:	4603      	mov	r3, r0
   1516c:	460c      	mov	r4, r1
   1516e:	b161      	cbz	r1, 1518a <strrchr+0x22>
   15170:	2500      	movs	r5, #0
   15172:	e000      	b.n	15176 <strrchr+0xe>
   15174:	4615      	mov	r5, r2
   15176:	4618      	mov	r0, r3
   15178:	4621      	mov	r1, r4
   1517a:	f7ff fe77 	bl	14e6c <strchr>
   1517e:	4602      	mov	r2, r0
   15180:	1c43      	adds	r3, r0, #1
   15182:	2800      	cmp	r0, #0
   15184:	d1f6      	bne.n	15174 <strrchr+0xc>
   15186:	4628      	mov	r0, r5
   15188:	bd70      	pop	{r4, r5, r6, pc}
   1518a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   1518e:	f7ff be6d 	b.w	14e6c <strchr>
   15192:	bf00      	nop

00015194 <critical_factorization>:
   15194:	2301      	movs	r3, #1
   15196:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
   1519a:	461c      	mov	r4, r3
   1519c:	2500      	movs	r5, #0
   1519e:	f04f 36ff 	mov.w	r6, #4294967295
   151a2:	eb04 0c05 	add.w	ip, r4, r5
   151a6:	19a7      	adds	r7, r4, r6
   151a8:	458c      	cmp	ip, r1
   151aa:	d20d      	bcs.n	151c8 <critical_factorization+0x34>
   151ac:	5c3f      	ldrb	r7, [r7, r0]
   151ae:	f810 800c 	ldrb.w	r8, [r0, ip]
   151b2:	45b8      	cmp	r8, r7
   151b4:	d22f      	bcs.n	15216 <critical_factorization+0x82>
   151b6:	ebc6 030c 	rsb	r3, r6, ip
   151ba:	2401      	movs	r4, #1
   151bc:	4665      	mov	r5, ip
   151be:	eb04 0c05 	add.w	ip, r4, r5
   151c2:	19a7      	adds	r7, r4, r6
   151c4:	458c      	cmp	ip, r1
   151c6:	d3f1      	bcc.n	151ac <critical_factorization+0x18>
   151c8:	f04f 0a01 	mov.w	sl, #1
   151cc:	2500      	movs	r5, #0
   151ce:	4654      	mov	r4, sl
   151d0:	f04f 37ff 	mov.w	r7, #4294967295
   151d4:	eb04 0c05 	add.w	ip, r4, r5
   151d8:	6013      	str	r3, [r2, #0]
   151da:	4561      	cmp	r1, ip
   151dc:	eb04 0807 	add.w	r8, r4, r7
   151e0:	d90f      	bls.n	15202 <critical_factorization+0x6e>
   151e2:	f818 8000 	ldrb.w	r8, [r8, r0]
   151e6:	f810 900c 	ldrb.w	r9, [r0, ip]
   151ea:	45c1      	cmp	r9, r8
   151ec:	d924      	bls.n	15238 <critical_factorization+0xa4>
   151ee:	ebc7 0a0c 	rsb	sl, r7, ip
   151f2:	2401      	movs	r4, #1
   151f4:	4665      	mov	r5, ip
   151f6:	eb04 0c05 	add.w	ip, r4, r5
   151fa:	eb04 0807 	add.w	r8, r4, r7
   151fe:	4561      	cmp	r1, ip
   15200:	d8ef      	bhi.n	151e2 <critical_factorization+0x4e>
   15202:	3701      	adds	r7, #1
   15204:	1c70      	adds	r0, r6, #1
   15206:	4287      	cmp	r7, r0
   15208:	bf24      	itt	cs
   1520a:	4653      	movcs	r3, sl
   1520c:	4638      	movcs	r0, r7
   1520e:	6013      	str	r3, [r2, #0]
   15210:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
   15214:	4770      	bx	lr
   15216:	d006      	beq.n	15226 <critical_factorization+0x92>
   15218:	2301      	movs	r3, #1
   1521a:	462e      	mov	r6, r5
   1521c:	eb05 0c03 	add.w	ip, r5, r3
   15220:	461c      	mov	r4, r3
   15222:	4665      	mov	r5, ip
   15224:	e7cb      	b.n	151be <critical_factorization+0x2a>
   15226:	429c      	cmp	r4, r3
   15228:	f104 0401 	add.w	r4, r4, #1
   1522c:	bf18      	it	ne
   1522e:	46ac      	movne	ip, r5
   15230:	d1c4      	bne.n	151bc <critical_factorization+0x28>
   15232:	2401      	movs	r4, #1
   15234:	4665      	mov	r5, ip
   15236:	e7c2      	b.n	151be <critical_factorization+0x2a>
   15238:	d007      	beq.n	1524a <critical_factorization+0xb6>
   1523a:	f04f 0a01 	mov.w	sl, #1
   1523e:	462f      	mov	r7, r5
   15240:	eb05 0c0a 	add.w	ip, r5, sl
   15244:	4654      	mov	r4, sl
   15246:	4665      	mov	r5, ip
   15248:	e7d5      	b.n	151f6 <critical_factorization+0x62>
   1524a:	4554      	cmp	r4, sl
   1524c:	f104 0401 	add.w	r4, r4, #1
   15250:	bf18      	it	ne
   15252:	46ac      	movne	ip, r5
   15254:	d1ce      	bne.n	151f4 <critical_factorization+0x60>
   15256:	2401      	movs	r4, #1
   15258:	4665      	mov	r5, ip
   1525a:	e7cc      	b.n	151f6 <critical_factorization+0x62>

0001525c <two_way_long_needle>:
   1525c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15260:	f5ad 6d84 	sub.w	sp, sp, #1056	; 0x420
   15264:	b081      	sub	sp, #4
   15266:	4606      	mov	r6, r0
   15268:	4610      	mov	r0, r2
   1526a:	4689      	mov	r9, r1
   1526c:	9203      	str	r2, [sp, #12]
   1526e:	f50d 6282 	add.w	r2, sp, #1040	; 0x410
   15272:	4619      	mov	r1, r3
   15274:	320c      	adds	r2, #12
   15276:	461c      	mov	r4, r3
   15278:	f7ff ff8c 	bl	15194 <critical_factorization>
   1527c:	2300      	movs	r3, #0
   1527e:	aa07      	add	r2, sp, #28
   15280:	4680      	mov	r8, r0
   15282:	50d4      	str	r4, [r2, r3]
   15284:	3304      	adds	r3, #4
   15286:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   1528a:	d1fa      	bne.n	15282 <two_way_long_needle+0x26>
   1528c:	b164      	cbz	r4, 152a8 <two_way_long_needle+0x4c>
   1528e:	f8dd c00c 	ldr.w	ip, [sp, #12]
   15292:	1e62      	subs	r2, r4, #1
   15294:	2300      	movs	r3, #0
   15296:	a807      	add	r0, sp, #28
   15298:	f81c 1003 	ldrb.w	r1, [ip, r3]
   1529c:	3301      	adds	r3, #1
   1529e:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
   152a2:	3a01      	subs	r2, #1
   152a4:	429c      	cmp	r4, r3
   152a6:	d8f7      	bhi.n	15298 <two_way_long_needle+0x3c>
   152a8:	9803      	ldr	r0, [sp, #12]
   152aa:	4642      	mov	r2, r8
   152ac:	f8dd 141c 	ldr.w	r1, [sp, #1052]	; 0x41c
   152b0:	1841      	adds	r1, r0, r1
   152b2:	f003 fc93 	bl	18bdc <memcmp>
   152b6:	4605      	mov	r5, r0
   152b8:	2800      	cmp	r0, #0
   152ba:	f040 808b 	bne.w	153d4 <two_way_long_needle+0x178>
   152be:	9402      	str	r4, [sp, #8]
   152c0:	4682      	mov	sl, r0
   152c2:	9b02      	ldr	r3, [sp, #8]
   152c4:	f1c8 0201 	rsb	r2, r8, #1
   152c8:	9903      	ldr	r1, [sp, #12]
   152ca:	1e67      	subs	r7, r4, #1
   152cc:	9205      	str	r2, [sp, #20]
   152ce:	eb0a 0403 	add.w	r4, sl, r3
   152d2:	464a      	mov	r2, r9
   152d4:	f108 30ff 	add.w	r0, r8, #4294967295
   152d8:	4441      	add	r1, r8
   152da:	9001      	str	r0, [sp, #4]
   152dc:	9104      	str	r1, [sp, #16]
   152de:	18b0      	adds	r0, r6, r2
   152e0:	2100      	movs	r1, #0
   152e2:	1aa2      	subs	r2, r4, r2
   152e4:	f8dd b00c 	ldr.w	fp, [sp, #12]
   152e8:	f003 fc3e 	bl	18b68 <memchr>
   152ec:	4603      	mov	r3, r0
   152ee:	2800      	cmp	r0, #0
   152f0:	d159      	bne.n	153a6 <two_way_long_needle+0x14a>
   152f2:	2c00      	cmp	r4, #0
   152f4:	d057      	beq.n	153a6 <two_way_long_needle+0x14a>
   152f6:	19a2      	adds	r2, r4, r6
   152f8:	a807      	add	r0, sp, #28
   152fa:	f812 2c01 	ldrb.w	r2, [r2, #-1]
   152fe:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
   15302:	2a00      	cmp	r2, #0
   15304:	d15b      	bne.n	153be <two_way_long_needle+0x162>
   15306:	4545      	cmp	r5, r8
   15308:	bf2c      	ite	cs
   1530a:	462b      	movcs	r3, r5
   1530c:	4643      	movcc	r3, r8
   1530e:	42bb      	cmp	r3, r7
   15310:	d213      	bcs.n	1533a <two_way_long_needle+0xde>
   15312:	eb03 000a 	add.w	r0, r3, sl
   15316:	f81b c003 	ldrb.w	ip, [fp, r3]
   1531a:	1832      	adds	r2, r6, r0
   1531c:	eb0b 0103 	add.w	r1, fp, r3
   15320:	5c30      	ldrb	r0, [r6, r0]
   15322:	4584      	cmp	ip, r0
   15324:	d006      	beq.n	15334 <two_way_long_needle+0xd8>
   15326:	e044      	b.n	153b2 <two_way_long_needle+0x156>
   15328:	f811 cf01 	ldrb.w	ip, [r1, #1]!
   1532c:	f812 0f01 	ldrb.w	r0, [r2, #1]!
   15330:	4584      	cmp	ip, r0
   15332:	d13e      	bne.n	153b2 <two_way_long_needle+0x156>
   15334:	3301      	adds	r3, #1
   15336:	42bb      	cmp	r3, r7
   15338:	d3f6      	bcc.n	15328 <two_way_long_needle+0xcc>
   1533a:	4545      	cmp	r5, r8
   1533c:	f080 80b0 	bcs.w	154a0 <two_way_long_needle+0x244>
   15340:	9901      	ldr	r1, [sp, #4]
   15342:	9b01      	ldr	r3, [sp, #4]
   15344:	eb01 020a 	add.w	r2, r1, sl
   15348:	f81b 1001 	ldrb.w	r1, [fp, r1]
   1534c:	5d92      	ldrb	r2, [r2, r6]
   1534e:	4291      	cmp	r1, r2
   15350:	f040 80a6 	bne.w	154a0 <two_way_long_needle+0x244>
   15354:	eb0a 0208 	add.w	r2, sl, r8
   15358:	9904      	ldr	r1, [sp, #16]
   1535a:	18b2      	adds	r2, r6, r2
   1535c:	46a1      	mov	r9, r4
   1535e:	e008      	b.n	15372 <two_way_long_needle+0x116>
   15360:	f811 4c02 	ldrb.w	r4, [r1, #-2]
   15364:	3901      	subs	r1, #1
   15366:	f812 cc02 	ldrb.w	ip, [r2, #-2]
   1536a:	3a01      	subs	r2, #1
   1536c:	4564      	cmp	r4, ip
   1536e:	d104      	bne.n	1537a <two_way_long_needle+0x11e>
   15370:	4603      	mov	r3, r0
   15372:	429d      	cmp	r5, r3
   15374:	f103 30ff 	add.w	r0, r3, #4294967295
   15378:	d3f2      	bcc.n	15360 <two_way_long_needle+0x104>
   1537a:	3501      	adds	r5, #1
   1537c:	464c      	mov	r4, r9
   1537e:	429d      	cmp	r5, r3
   15380:	f200 8093 	bhi.w	154aa <two_way_long_needle+0x24e>
   15384:	f8dd 541c 	ldr.w	r5, [sp, #1052]	; 0x41c
   15388:	9a02      	ldr	r2, [sp, #8]
   1538a:	44aa      	add	sl, r5
   1538c:	1b55      	subs	r5, r2, r5
   1538e:	4622      	mov	r2, r4
   15390:	9b02      	ldr	r3, [sp, #8]
   15392:	18b0      	adds	r0, r6, r2
   15394:	2100      	movs	r1, #0
   15396:	eb0a 0403 	add.w	r4, sl, r3
   1539a:	1aa2      	subs	r2, r4, r2
   1539c:	f003 fbe4 	bl	18b68 <memchr>
   153a0:	4603      	mov	r3, r0
   153a2:	2800      	cmp	r0, #0
   153a4:	d0a5      	beq.n	152f2 <two_way_long_needle+0x96>
   153a6:	2000      	movs	r0, #0
   153a8:	b009      	add	sp, #36	; 0x24
   153aa:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
   153ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   153b2:	9905      	ldr	r1, [sp, #20]
   153b4:	2500      	movs	r5, #0
   153b6:	4622      	mov	r2, r4
   153b8:	448a      	add	sl, r1
   153ba:	449a      	add	sl, r3
   153bc:	e7e8      	b.n	15390 <two_way_long_needle+0x134>
   153be:	b135      	cbz	r5, 153ce <two_way_long_needle+0x172>
   153c0:	f8dd 141c 	ldr.w	r1, [sp, #1052]	; 0x41c
   153c4:	428a      	cmp	r2, r1
   153c6:	d202      	bcs.n	153ce <two_way_long_needle+0x172>
   153c8:	9802      	ldr	r0, [sp, #8]
   153ca:	461d      	mov	r5, r3
   153cc:	1a42      	subs	r2, r0, r1
   153ce:	4492      	add	sl, r2
   153d0:	4622      	mov	r2, r4
   153d2:	e7dd      	b.n	15390 <two_way_long_needle+0x134>
   153d4:	9803      	ldr	r0, [sp, #12]
   153d6:	ebc8 0304 	rsb	r3, r8, r4
   153da:	464a      	mov	r2, r9
   153dc:	2700      	movs	r7, #0
   153de:	1e65      	subs	r5, r4, #1
   153e0:	f108 3aff 	add.w	sl, r8, #4294967295
   153e4:	eb00 0b08 	add.w	fp, r0, r8
   153e8:	46a1      	mov	r9, r4
   153ea:	4543      	cmp	r3, r8
   153ec:	bf38      	it	cc
   153ee:	4643      	movcc	r3, r8
   153f0:	f1c8 0101 	rsb	r1, r8, #1
   153f4:	3301      	adds	r3, #1
   153f6:	9101      	str	r1, [sp, #4]
   153f8:	f8cd 341c 	str.w	r3, [sp, #1052]	; 0x41c
   153fc:	eb07 0409 	add.w	r4, r7, r9
   15400:	18b0      	adds	r0, r6, r2
   15402:	2100      	movs	r1, #0
   15404:	1aa2      	subs	r2, r4, r2
   15406:	f003 fbaf 	bl	18b68 <memchr>
   1540a:	2800      	cmp	r0, #0
   1540c:	d1cb      	bne.n	153a6 <two_way_long_needle+0x14a>
   1540e:	2c00      	cmp	r4, #0
   15410:	d0c9      	beq.n	153a6 <two_way_long_needle+0x14a>
   15412:	19a3      	adds	r3, r4, r6
   15414:	aa07      	add	r2, sp, #28
   15416:	f813 3c01 	ldrb.w	r3, [r3, #-1]
   1541a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1541e:	2b00      	cmp	r3, #0
   15420:	d135      	bne.n	1548e <two_way_long_needle+0x232>
   15422:	45a8      	cmp	r8, r5
   15424:	d214      	bcs.n	15450 <two_way_long_needle+0x1f4>
   15426:	eb07 0308 	add.w	r3, r7, r8
   1542a:	f89b 2000 	ldrb.w	r2, [fp]
   1542e:	18f1      	adds	r1, r6, r3
   15430:	5cf3      	ldrb	r3, [r6, r3]
   15432:	429a      	cmp	r2, r3
   15434:	bf04      	itt	eq
   15436:	465a      	moveq	r2, fp
   15438:	4643      	moveq	r3, r8
   1543a:	d006      	beq.n	1544a <two_way_long_needle+0x1ee>
   1543c:	e02a      	b.n	15494 <two_way_long_needle+0x238>
   1543e:	f812 cf01 	ldrb.w	ip, [r2, #1]!
   15442:	f811 0f01 	ldrb.w	r0, [r1, #1]!
   15446:	4584      	cmp	ip, r0
   15448:	d125      	bne.n	15496 <two_way_long_needle+0x23a>
   1544a:	3301      	adds	r3, #1
   1544c:	42ab      	cmp	r3, r5
   1544e:	d3f6      	bcc.n	1543e <two_way_long_needle+0x1e2>
   15450:	f1ba 3fff 	cmp.w	sl, #4294967295
   15454:	4653      	mov	r3, sl
   15456:	d016      	beq.n	15486 <two_way_long_needle+0x22a>
   15458:	9803      	ldr	r0, [sp, #12]
   1545a:	eb0a 0207 	add.w	r2, sl, r7
   1545e:	5d92      	ldrb	r2, [r2, r6]
   15460:	f810 100a 	ldrb.w	r1, [r0, sl]
   15464:	4291      	cmp	r1, r2
   15466:	d110      	bne.n	1548a <two_way_long_needle+0x22e>
   15468:	eb07 0208 	add.w	r2, r7, r8
   1546c:	4659      	mov	r1, fp
   1546e:	18b2      	adds	r2, r6, r2
   15470:	e007      	b.n	15482 <two_way_long_needle+0x226>
   15472:	f811 cc02 	ldrb.w	ip, [r1, #-2]
   15476:	3901      	subs	r1, #1
   15478:	f812 0c02 	ldrb.w	r0, [r2, #-2]
   1547c:	3a01      	subs	r2, #1
   1547e:	4584      	cmp	ip, r0
   15480:	d103      	bne.n	1548a <two_way_long_needle+0x22e>
   15482:	3b01      	subs	r3, #1
   15484:	d2f5      	bcs.n	15472 <two_way_long_needle+0x216>
   15486:	19f0      	adds	r0, r6, r7
   15488:	e78e      	b.n	153a8 <two_way_long_needle+0x14c>
   1548a:	f8dd 341c 	ldr.w	r3, [sp, #1052]	; 0x41c
   1548e:	18ff      	adds	r7, r7, r3
   15490:	4622      	mov	r2, r4
   15492:	e7b3      	b.n	153fc <two_way_long_needle+0x1a0>
   15494:	4643      	mov	r3, r8
   15496:	9a01      	ldr	r2, [sp, #4]
   15498:	19d7      	adds	r7, r2, r7
   1549a:	4622      	mov	r2, r4
   1549c:	18ff      	adds	r7, r7, r3
   1549e:	e7ad      	b.n	153fc <two_way_long_needle+0x1a0>
   154a0:	4643      	mov	r3, r8
   154a2:	3501      	adds	r5, #1
   154a4:	429d      	cmp	r5, r3
   154a6:	f67f af6d 	bls.w	15384 <two_way_long_needle+0x128>
   154aa:	eb06 000a 	add.w	r0, r6, sl
   154ae:	e77b      	b.n	153a8 <two_way_long_needle+0x14c>

000154b0 <strstr>:
   154b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   154b4:	7803      	ldrb	r3, [r0, #0]
   154b6:	b087      	sub	sp, #28
   154b8:	4606      	mov	r6, r0
   154ba:	460d      	mov	r5, r1
   154bc:	2b00      	cmp	r3, #0
   154be:	f000 8104 	beq.w	156ca <strstr+0x21a>
   154c2:	780a      	ldrb	r2, [r1, #0]
   154c4:	b192      	cbz	r2, 154ec <strstr+0x3c>
   154c6:	4601      	mov	r1, r0
   154c8:	462c      	mov	r4, r5
   154ca:	2001      	movs	r0, #1
   154cc:	e001      	b.n	154d2 <strstr+0x22>
   154ce:	7822      	ldrb	r2, [r4, #0]
   154d0:	b182      	cbz	r2, 154f4 <strstr+0x44>
   154d2:	4293      	cmp	r3, r2
   154d4:	bf14      	ite	ne
   154d6:	2000      	movne	r0, #0
   154d8:	f000 0001 	andeq.w	r0, r0, #1
   154dc:	784b      	ldrb	r3, [r1, #1]
   154de:	3401      	adds	r4, #1
   154e0:	3101      	adds	r1, #1
   154e2:	2b00      	cmp	r3, #0
   154e4:	d1f3      	bne.n	154ce <strstr+0x1e>
   154e6:	7823      	ldrb	r3, [r4, #0]
   154e8:	b123      	cbz	r3, 154f4 <strstr+0x44>
   154ea:	2600      	movs	r6, #0
   154ec:	4630      	mov	r0, r6
   154ee:	b007      	add	sp, #28
   154f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   154f4:	2800      	cmp	r0, #0
   154f6:	d1f9      	bne.n	154ec <strstr+0x3c>
   154f8:	1c70      	adds	r0, r6, #1
   154fa:	7829      	ldrb	r1, [r5, #0]
   154fc:	f7ff fcb6 	bl	14e6c <strchr>
   15500:	1b64      	subs	r4, r4, r5
   15502:	2c01      	cmp	r4, #1
   15504:	bf14      	ite	ne
   15506:	2300      	movne	r3, #0
   15508:	2301      	moveq	r3, #1
   1550a:	2800      	cmp	r0, #0
   1550c:	bf08      	it	eq
   1550e:	f043 0301 	orreq.w	r3, r3, #1
   15512:	4607      	mov	r7, r0
   15514:	b97b      	cbnz	r3, 15536 <strstr+0x86>
   15516:	1936      	adds	r6, r6, r4
   15518:	42b0      	cmp	r0, r6
   1551a:	bf8c      	ite	hi
   1551c:	f04f 0a01 	movhi.w	sl, #1
   15520:	ebc0 0a06 	rsbls	sl, r0, r6
   15524:	2c1f      	cmp	r4, #31
   15526:	d908      	bls.n	1553a <strstr+0x8a>
   15528:	4651      	mov	r1, sl
   1552a:	462a      	mov	r2, r5
   1552c:	4623      	mov	r3, r4
   1552e:	f7ff fe95 	bl	1525c <two_way_long_needle>
   15532:	4606      	mov	r6, r0
   15534:	e7da      	b.n	154ec <strstr+0x3c>
   15536:	4606      	mov	r6, r0
   15538:	e7d8      	b.n	154ec <strstr+0x3c>
   1553a:	4621      	mov	r1, r4
   1553c:	aa05      	add	r2, sp, #20
   1553e:	4628      	mov	r0, r5
   15540:	f7ff fe28 	bl	15194 <critical_factorization>
   15544:	9905      	ldr	r1, [sp, #20]
   15546:	1869      	adds	r1, r5, r1
   15548:	4680      	mov	r8, r0
   1554a:	4628      	mov	r0, r5
   1554c:	4642      	mov	r2, r8
   1554e:	f003 fb45 	bl	18bdc <memcmp>
   15552:	4606      	mov	r6, r0
   15554:	2800      	cmp	r0, #0
   15556:	d158      	bne.n	1560a <strstr+0x15a>
   15558:	f108 32ff 	add.w	r2, r8, #4294967295
   1555c:	eb05 0308 	add.w	r3, r5, r8
   15560:	9201      	str	r2, [sp, #4]
   15562:	46c3      	mov	fp, r8
   15564:	f1c8 0201 	rsb	r2, r8, #1
   15568:	4681      	mov	r9, r0
   1556a:	9203      	str	r2, [sp, #12]
   1556c:	46a8      	mov	r8, r5
   1556e:	4652      	mov	r2, sl
   15570:	9302      	str	r3, [sp, #8]
   15572:	eb09 0504 	add.w	r5, r9, r4
   15576:	18b8      	adds	r0, r7, r2
   15578:	2100      	movs	r1, #0
   1557a:	1aaa      	subs	r2, r5, r2
   1557c:	f003 faf4 	bl	18b68 <memchr>
   15580:	2800      	cmp	r0, #0
   15582:	d1b2      	bne.n	154ea <strstr+0x3a>
   15584:	2d00      	cmp	r5, #0
   15586:	d0b0      	beq.n	154ea <strstr+0x3a>
   15588:	455e      	cmp	r6, fp
   1558a:	bf2c      	ite	cs
   1558c:	4633      	movcs	r3, r6
   1558e:	465b      	movcc	r3, fp
   15590:	429c      	cmp	r4, r3
   15592:	d913      	bls.n	155bc <strstr+0x10c>
   15594:	eb03 0009 	add.w	r0, r3, r9
   15598:	f818 c003 	ldrb.w	ip, [r8, r3]
   1559c:	183a      	adds	r2, r7, r0
   1559e:	eb08 0103 	add.w	r1, r8, r3
   155a2:	5c38      	ldrb	r0, [r7, r0]
   155a4:	4584      	cmp	ip, r0
   155a6:	d006      	beq.n	155b6 <strstr+0x106>
   155a8:	e085      	b.n	156b6 <strstr+0x206>
   155aa:	f811 cf01 	ldrb.w	ip, [r1, #1]!
   155ae:	f812 0f01 	ldrb.w	r0, [r2, #1]!
   155b2:	4584      	cmp	ip, r0
   155b4:	d17f      	bne.n	156b6 <strstr+0x206>
   155b6:	3301      	adds	r3, #1
   155b8:	429c      	cmp	r4, r3
   155ba:	d8f6      	bhi.n	155aa <strstr+0xfa>
   155bc:	45b3      	cmp	fp, r6
   155be:	f240 8087 	bls.w	156d0 <strstr+0x220>
   155c2:	9b01      	ldr	r3, [sp, #4]
   155c4:	eb03 0209 	add.w	r2, r3, r9
   155c8:	f818 1003 	ldrb.w	r1, [r8, r3]
   155cc:	5dd2      	ldrb	r2, [r2, r7]
   155ce:	4291      	cmp	r1, r2
   155d0:	d17e      	bne.n	156d0 <strstr+0x220>
   155d2:	eb09 020b 	add.w	r2, r9, fp
   155d6:	9902      	ldr	r1, [sp, #8]
   155d8:	18ba      	adds	r2, r7, r2
   155da:	46aa      	mov	sl, r5
   155dc:	e008      	b.n	155f0 <strstr+0x140>
   155de:	f811 5c02 	ldrb.w	r5, [r1, #-2]
   155e2:	3901      	subs	r1, #1
   155e4:	f812 cc02 	ldrb.w	ip, [r2, #-2]
   155e8:	3a01      	subs	r2, #1
   155ea:	4565      	cmp	r5, ip
   155ec:	d104      	bne.n	155f8 <strstr+0x148>
   155ee:	4603      	mov	r3, r0
   155f0:	429e      	cmp	r6, r3
   155f2:	f103 30ff 	add.w	r0, r3, #4294967295
   155f6:	d3f2      	bcc.n	155de <strstr+0x12e>
   155f8:	4655      	mov	r5, sl
   155fa:	3601      	adds	r6, #1
   155fc:	429e      	cmp	r6, r3
   155fe:	d869      	bhi.n	156d4 <strstr+0x224>
   15600:	9e05      	ldr	r6, [sp, #20]
   15602:	462a      	mov	r2, r5
   15604:	44b1      	add	r9, r6
   15606:	1ba6      	subs	r6, r4, r6
   15608:	e7b3      	b.n	15572 <strstr+0xc2>
   1560a:	f1c8 0201 	rsb	r2, r8, #1
   1560e:	ebc8 0304 	rsb	r3, r8, r4
   15612:	9201      	str	r2, [sp, #4]
   15614:	2600      	movs	r6, #0
   15616:	4652      	mov	r2, sl
   15618:	eb05 0908 	add.w	r9, r5, r8
   1561c:	f108 3bff 	add.w	fp, r8, #4294967295
   15620:	46aa      	mov	sl, r5
   15622:	4543      	cmp	r3, r8
   15624:	bf38      	it	cc
   15626:	4643      	movcc	r3, r8
   15628:	3301      	adds	r3, #1
   1562a:	9305      	str	r3, [sp, #20]
   1562c:	1935      	adds	r5, r6, r4
   1562e:	18b8      	adds	r0, r7, r2
   15630:	2100      	movs	r1, #0
   15632:	1aaa      	subs	r2, r5, r2
   15634:	f003 fa98 	bl	18b68 <memchr>
   15638:	2800      	cmp	r0, #0
   1563a:	f47f af56 	bne.w	154ea <strstr+0x3a>
   1563e:	2d00      	cmp	r5, #0
   15640:	f43f af53 	beq.w	154ea <strstr+0x3a>
   15644:	4544      	cmp	r4, r8
   15646:	d915      	bls.n	15674 <strstr+0x1c4>
   15648:	eb06 0308 	add.w	r3, r6, r8
   1564c:	f899 2000 	ldrb.w	r2, [r9]
   15650:	18f9      	adds	r1, r7, r3
   15652:	5cfb      	ldrb	r3, [r7, r3]
   15654:	429a      	cmp	r2, r3
   15656:	bf12      	itee	ne
   15658:	4643      	movne	r3, r8
   1565a:	464a      	moveq	r2, r9
   1565c:	4643      	moveq	r3, r8
   1565e:	d006      	beq.n	1566e <strstr+0x1be>
   15660:	e024      	b.n	156ac <strstr+0x1fc>
   15662:	f812 cf01 	ldrb.w	ip, [r2, #1]!
   15666:	f811 0f01 	ldrb.w	r0, [r1, #1]!
   1566a:	4584      	cmp	ip, r0
   1566c:	d11e      	bne.n	156ac <strstr+0x1fc>
   1566e:	3301      	adds	r3, #1
   15670:	429c      	cmp	r4, r3
   15672:	d8f6      	bhi.n	15662 <strstr+0x1b2>
   15674:	f1bb 3fff 	cmp.w	fp, #4294967295
   15678:	465b      	mov	r3, fp
   1567a:	d015      	beq.n	156a8 <strstr+0x1f8>
   1567c:	eb06 020b 	add.w	r2, r6, fp
   15680:	f81a 100b 	ldrb.w	r1, [sl, fp]
   15684:	5dd2      	ldrb	r2, [r2, r7]
   15686:	4291      	cmp	r1, r2
   15688:	d11b      	bne.n	156c2 <strstr+0x212>
   1568a:	eb06 0208 	add.w	r2, r6, r8
   1568e:	4649      	mov	r1, r9
   15690:	18ba      	adds	r2, r7, r2
   15692:	e007      	b.n	156a4 <strstr+0x1f4>
   15694:	f811 cc02 	ldrb.w	ip, [r1, #-2]
   15698:	3901      	subs	r1, #1
   1569a:	f812 0c02 	ldrb.w	r0, [r2, #-2]
   1569e:	3a01      	subs	r2, #1
   156a0:	4584      	cmp	ip, r0
   156a2:	d10e      	bne.n	156c2 <strstr+0x212>
   156a4:	3b01      	subs	r3, #1
   156a6:	d2f5      	bcs.n	15694 <strstr+0x1e4>
   156a8:	19be      	adds	r6, r7, r6
   156aa:	e71f      	b.n	154ec <strstr+0x3c>
   156ac:	9a01      	ldr	r2, [sp, #4]
   156ae:	1996      	adds	r6, r2, r6
   156b0:	462a      	mov	r2, r5
   156b2:	18f6      	adds	r6, r6, r3
   156b4:	e7ba      	b.n	1562c <strstr+0x17c>
   156b6:	9a03      	ldr	r2, [sp, #12]
   156b8:	2600      	movs	r6, #0
   156ba:	4491      	add	r9, r2
   156bc:	462a      	mov	r2, r5
   156be:	4499      	add	r9, r3
   156c0:	e757      	b.n	15572 <strstr+0xc2>
   156c2:	9b05      	ldr	r3, [sp, #20]
   156c4:	462a      	mov	r2, r5
   156c6:	18f6      	adds	r6, r6, r3
   156c8:	e7b0      	b.n	1562c <strstr+0x17c>
   156ca:	460c      	mov	r4, r1
   156cc:	2001      	movs	r0, #1
   156ce:	e70a      	b.n	154e6 <strstr+0x36>
   156d0:	465b      	mov	r3, fp
   156d2:	e792      	b.n	155fa <strstr+0x14a>
   156d4:	eb07 0609 	add.w	r6, r7, r9
   156d8:	e708      	b.n	154ec <strstr+0x3c>
   156da:	bf00      	nop

000156dc <__sprint_r>:
   156dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   156e0:	b085      	sub	sp, #20
   156e2:	4692      	mov	sl, r2
   156e4:	460c      	mov	r4, r1
   156e6:	9003      	str	r0, [sp, #12]
   156e8:	6890      	ldr	r0, [r2, #8]
   156ea:	6817      	ldr	r7, [r2, #0]
   156ec:	2800      	cmp	r0, #0
   156ee:	f000 8081 	beq.w	157f4 <__sprint_r+0x118>
   156f2:	f04f 0900 	mov.w	r9, #0
   156f6:	680b      	ldr	r3, [r1, #0]
   156f8:	464d      	mov	r5, r9
   156fa:	2d00      	cmp	r5, #0
   156fc:	d054      	beq.n	157a8 <__sprint_r+0xcc>
   156fe:	68a6      	ldr	r6, [r4, #8]
   15700:	42b5      	cmp	r5, r6
   15702:	46b0      	mov	r8, r6
   15704:	bf3e      	ittt	cc
   15706:	4618      	movcc	r0, r3
   15708:	462e      	movcc	r6, r5
   1570a:	46a8      	movcc	r8, r5
   1570c:	d33c      	bcc.n	15788 <__sprint_r+0xac>
   1570e:	89a0      	ldrh	r0, [r4, #12]
   15710:	f410 6f90 	tst.w	r0, #1152	; 0x480
   15714:	bf08      	it	eq
   15716:	4618      	moveq	r0, r3
   15718:	d036      	beq.n	15788 <__sprint_r+0xac>
   1571a:	6962      	ldr	r2, [r4, #20]
   1571c:	6921      	ldr	r1, [r4, #16]
   1571e:	eb02 0b42 	add.w	fp, r2, r2, lsl #1
   15722:	1a5b      	subs	r3, r3, r1
   15724:	f103 0c01 	add.w	ip, r3, #1
   15728:	eb0b 7bdb 	add.w	fp, fp, fp, lsr #31
   1572c:	44ac      	add	ip, r5
   1572e:	ea4f 0b6b 	mov.w	fp, fp, asr #1
   15732:	45e3      	cmp	fp, ip
   15734:	465a      	mov	r2, fp
   15736:	bf3c      	itt	cc
   15738:	46e3      	movcc	fp, ip
   1573a:	465a      	movcc	r2, fp
   1573c:	f410 6f80 	tst.w	r0, #1024	; 0x400
   15740:	d037      	beq.n	157b2 <__sprint_r+0xd6>
   15742:	4611      	mov	r1, r2
   15744:	9803      	ldr	r0, [sp, #12]
   15746:	9301      	str	r3, [sp, #4]
   15748:	f002 ff3c 	bl	185c4 <_malloc_r>
   1574c:	9b01      	ldr	r3, [sp, #4]
   1574e:	2800      	cmp	r0, #0
   15750:	d03b      	beq.n	157ca <__sprint_r+0xee>
   15752:	461a      	mov	r2, r3
   15754:	6921      	ldr	r1, [r4, #16]
   15756:	9301      	str	r3, [sp, #4]
   15758:	9002      	str	r0, [sp, #8]
   1575a:	f7ff f99d 	bl	14a98 <memcpy>
   1575e:	89a2      	ldrh	r2, [r4, #12]
   15760:	9b01      	ldr	r3, [sp, #4]
   15762:	f8dd c008 	ldr.w	ip, [sp, #8]
   15766:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   1576a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   1576e:	81a2      	strh	r2, [r4, #12]
   15770:	462e      	mov	r6, r5
   15772:	46a8      	mov	r8, r5
   15774:	ebc3 020b 	rsb	r2, r3, fp
   15778:	eb0c 0003 	add.w	r0, ip, r3
   1577c:	60a2      	str	r2, [r4, #8]
   1577e:	f8c4 c010 	str.w	ip, [r4, #16]
   15782:	6020      	str	r0, [r4, #0]
   15784:	f8c4 b014 	str.w	fp, [r4, #20]
   15788:	4642      	mov	r2, r8
   1578a:	4649      	mov	r1, r9
   1578c:	f003 fa58 	bl	18c40 <memmove>
   15790:	68a2      	ldr	r2, [r4, #8]
   15792:	6823      	ldr	r3, [r4, #0]
   15794:	1b96      	subs	r6, r2, r6
   15796:	60a6      	str	r6, [r4, #8]
   15798:	f8da 2008 	ldr.w	r2, [sl, #8]
   1579c:	4443      	add	r3, r8
   1579e:	6023      	str	r3, [r4, #0]
   157a0:	1b55      	subs	r5, r2, r5
   157a2:	f8ca 5008 	str.w	r5, [sl, #8]
   157a6:	b1fd      	cbz	r5, 157e8 <__sprint_r+0x10c>
   157a8:	f8d7 9000 	ldr.w	r9, [r7]
   157ac:	687d      	ldr	r5, [r7, #4]
   157ae:	3708      	adds	r7, #8
   157b0:	e7a3      	b.n	156fa <__sprint_r+0x1e>
   157b2:	9803      	ldr	r0, [sp, #12]
   157b4:	9301      	str	r3, [sp, #4]
   157b6:	f003 ff4f 	bl	19658 <_realloc_r>
   157ba:	9b01      	ldr	r3, [sp, #4]
   157bc:	4684      	mov	ip, r0
   157be:	2800      	cmp	r0, #0
   157c0:	d1d6      	bne.n	15770 <__sprint_r+0x94>
   157c2:	9803      	ldr	r0, [sp, #12]
   157c4:	6921      	ldr	r1, [r4, #16]
   157c6:	f002 fdd3 	bl	18370 <_free_r>
   157ca:	9a03      	ldr	r2, [sp, #12]
   157cc:	230c      	movs	r3, #12
   157ce:	f04f 30ff 	mov.w	r0, #4294967295
   157d2:	6013      	str	r3, [r2, #0]
   157d4:	2300      	movs	r3, #0
   157d6:	89a2      	ldrh	r2, [r4, #12]
   157d8:	f8ca 3004 	str.w	r3, [sl, #4]
   157dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   157e0:	f8ca 3008 	str.w	r3, [sl, #8]
   157e4:	81a2      	strh	r2, [r4, #12]
   157e6:	e002      	b.n	157ee <__sprint_r+0x112>
   157e8:	4628      	mov	r0, r5
   157ea:	f8ca 5004 	str.w	r5, [sl, #4]
   157ee:	b005      	add	sp, #20
   157f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   157f4:	6050      	str	r0, [r2, #4]
   157f6:	e7fa      	b.n	157ee <__sprint_r+0x112>

000157f8 <_svfprintf_r>:
   157f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   157fc:	b0c5      	sub	sp, #276	; 0x114
   157fe:	460e      	mov	r6, r1
   15800:	469a      	mov	sl, r3
   15802:	4615      	mov	r5, r2
   15804:	9009      	str	r0, [sp, #36]	; 0x24
   15806:	f002 fe99 	bl	1853c <_localeconv_r>
   1580a:	89b3      	ldrh	r3, [r6, #12]
   1580c:	f013 0f80 	tst.w	r3, #128	; 0x80
   15810:	6800      	ldr	r0, [r0, #0]
   15812:	901b      	str	r0, [sp, #108]	; 0x6c
   15814:	d003      	beq.n	1581e <_svfprintf_r+0x26>
   15816:	6933      	ldr	r3, [r6, #16]
   15818:	2b00      	cmp	r3, #0
   1581a:	f001 808c 	beq.w	16936 <_svfprintf_r+0x113e>
   1581e:	f10d 0974 	add.w	r9, sp, #116	; 0x74
   15822:	46b3      	mov	fp, r6
   15824:	464c      	mov	r4, r9
   15826:	2200      	movs	r2, #0
   15828:	9210      	str	r2, [sp, #64]	; 0x40
   1582a:	2300      	movs	r3, #0
   1582c:	9218      	str	r2, [sp, #96]	; 0x60
   1582e:	9217      	str	r2, [sp, #92]	; 0x5c
   15830:	921a      	str	r2, [sp, #104]	; 0x68
   15832:	920d      	str	r2, [sp, #52]	; 0x34
   15834:	aa2d      	add	r2, sp, #180	; 0xb4
   15836:	9319      	str	r3, [sp, #100]	; 0x64
   15838:	3228      	adds	r2, #40	; 0x28
   1583a:	f10d 03f7 	add.w	r3, sp, #247	; 0xf7
   1583e:	9216      	str	r2, [sp, #88]	; 0x58
   15840:	9307      	str	r3, [sp, #28]
   15842:	2300      	movs	r3, #0
   15844:	f8cd 90dc 	str.w	r9, [sp, #220]	; 0xdc
   15848:	9338      	str	r3, [sp, #224]	; 0xe0
   1584a:	9339      	str	r3, [sp, #228]	; 0xe4
   1584c:	782b      	ldrb	r3, [r5, #0]
   1584e:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
   15852:	bf18      	it	ne
   15854:	2201      	movne	r2, #1
   15856:	2b00      	cmp	r3, #0
   15858:	bf0c      	ite	eq
   1585a:	2200      	moveq	r2, #0
   1585c:	f002 0201 	andne.w	r2, r2, #1
   15860:	b302      	cbz	r2, 158a4 <_svfprintf_r+0xac>
   15862:	462e      	mov	r6, r5
   15864:	f816 3f01 	ldrb.w	r3, [r6, #1]!
   15868:	1e1a      	subs	r2, r3, #0
   1586a:	bf18      	it	ne
   1586c:	2201      	movne	r2, #1
   1586e:	2b25      	cmp	r3, #37	; 0x25
   15870:	bf0c      	ite	eq
   15872:	2200      	moveq	r2, #0
   15874:	f002 0201 	andne.w	r2, r2, #1
   15878:	2a00      	cmp	r2, #0
   1587a:	d1f3      	bne.n	15864 <_svfprintf_r+0x6c>
   1587c:	1b77      	subs	r7, r6, r5
   1587e:	bf08      	it	eq
   15880:	4635      	moveq	r5, r6
   15882:	d00f      	beq.n	158a4 <_svfprintf_r+0xac>
   15884:	6067      	str	r7, [r4, #4]
   15886:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15888:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   1588a:	3301      	adds	r3, #1
   1588c:	6025      	str	r5, [r4, #0]
   1588e:	19d2      	adds	r2, r2, r7
   15890:	2b07      	cmp	r3, #7
   15892:	9239      	str	r2, [sp, #228]	; 0xe4
   15894:	9338      	str	r3, [sp, #224]	; 0xe0
   15896:	dc79      	bgt.n	1598c <_svfprintf_r+0x194>
   15898:	3408      	adds	r4, #8
   1589a:	980d      	ldr	r0, [sp, #52]	; 0x34
   1589c:	4635      	mov	r5, r6
   1589e:	19c0      	adds	r0, r0, r7
   158a0:	900d      	str	r0, [sp, #52]	; 0x34
   158a2:	7833      	ldrb	r3, [r6, #0]
   158a4:	2b00      	cmp	r3, #0
   158a6:	f000 8737 	beq.w	16718 <_svfprintf_r+0xf20>
   158aa:	2100      	movs	r1, #0
   158ac:	f04f 0200 	mov.w	r2, #0
   158b0:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
   158b4:	1c6b      	adds	r3, r5, #1
   158b6:	910c      	str	r1, [sp, #48]	; 0x30
   158b8:	f04f 38ff 	mov.w	r8, #4294967295
   158bc:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
   158c0:	468a      	mov	sl, r1
   158c2:	786a      	ldrb	r2, [r5, #1]
   158c4:	202b      	movs	r0, #43	; 0x2b
   158c6:	f04f 0c20 	mov.w	ip, #32
   158ca:	1c5d      	adds	r5, r3, #1
   158cc:	f1a2 0320 	sub.w	r3, r2, #32
   158d0:	2b58      	cmp	r3, #88	; 0x58
   158d2:	f200 8219 	bhi.w	15d08 <_svfprintf_r+0x510>
   158d6:	e8df f013 	tbh	[pc, r3, lsl #1]
   158da:	0229      	.short	0x0229
   158dc:	02170217 	.word	0x02170217
   158e0:	02170235 	.word	0x02170235
   158e4:	02170217 	.word	0x02170217
   158e8:	02170217 	.word	0x02170217
   158ec:	023c0217 	.word	0x023c0217
   158f0:	02170248 	.word	0x02170248
   158f4:	02cf02c8 	.word	0x02cf02c8
   158f8:	02ef0217 	.word	0x02ef0217
   158fc:	02f602f6 	.word	0x02f602f6
   15900:	02f602f6 	.word	0x02f602f6
   15904:	02f602f6 	.word	0x02f602f6
   15908:	02f602f6 	.word	0x02f602f6
   1590c:	021702f6 	.word	0x021702f6
   15910:	02170217 	.word	0x02170217
   15914:	02170217 	.word	0x02170217
   15918:	02170217 	.word	0x02170217
   1591c:	02170217 	.word	0x02170217
   15920:	024f0217 	.word	0x024f0217
   15924:	02170288 	.word	0x02170288
   15928:	02170288 	.word	0x02170288
   1592c:	02170217 	.word	0x02170217
   15930:	02c10217 	.word	0x02c10217
   15934:	02170217 	.word	0x02170217
   15938:	021703ee 	.word	0x021703ee
   1593c:	02170217 	.word	0x02170217
   15940:	02170217 	.word	0x02170217
   15944:	02170393 	.word	0x02170393
   15948:	03ad0217 	.word	0x03ad0217
   1594c:	02170217 	.word	0x02170217
   15950:	02170217 	.word	0x02170217
   15954:	02170217 	.word	0x02170217
   15958:	02170217 	.word	0x02170217
   1595c:	02170217 	.word	0x02170217
   15960:	03d803c7 	.word	0x03d803c7
   15964:	02880288 	.word	0x02880288
   15968:	030b0288 	.word	0x030b0288
   1596c:	021703d8 	.word	0x021703d8
   15970:	030f0217 	.word	0x030f0217
   15974:	03190217 	.word	0x03190217
   15978:	033e0329 	.word	0x033e0329
   1597c:	0217038c 	.word	0x0217038c
   15980:	02170359 	.word	0x02170359
   15984:	02170384 	.word	0x02170384
   15988:	00ea0217 	.word	0x00ea0217
   1598c:	9809      	ldr	r0, [sp, #36]	; 0x24
   1598e:	4659      	mov	r1, fp
   15990:	aa37      	add	r2, sp, #220	; 0xdc
   15992:	f7ff fea3 	bl	156dc <__sprint_r>
   15996:	2800      	cmp	r0, #0
   15998:	d17c      	bne.n	15a94 <_svfprintf_r+0x29c>
   1599a:	464c      	mov	r4, r9
   1599c:	e77d      	b.n	1589a <_svfprintf_r+0xa2>
   1599e:	9918      	ldr	r1, [sp, #96]	; 0x60
   159a0:	2901      	cmp	r1, #1
   159a2:	f340 8452 	ble.w	1624a <_svfprintf_r+0xa52>
   159a6:	9a11      	ldr	r2, [sp, #68]	; 0x44
   159a8:	2301      	movs	r3, #1
   159aa:	6063      	str	r3, [r4, #4]
   159ac:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   159ae:	6022      	str	r2, [r4, #0]
   159b0:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   159b2:	3301      	adds	r3, #1
   159b4:	9338      	str	r3, [sp, #224]	; 0xe0
   159b6:	3201      	adds	r2, #1
   159b8:	2b07      	cmp	r3, #7
   159ba:	9239      	str	r2, [sp, #228]	; 0xe4
   159bc:	f300 8596 	bgt.w	164ec <_svfprintf_r+0xcf4>
   159c0:	3408      	adds	r4, #8
   159c2:	2301      	movs	r3, #1
   159c4:	6063      	str	r3, [r4, #4]
   159c6:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   159c8:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   159ca:	3301      	adds	r3, #1
   159cc:	981b      	ldr	r0, [sp, #108]	; 0x6c
   159ce:	3201      	adds	r2, #1
   159d0:	2b07      	cmp	r3, #7
   159d2:	9239      	str	r2, [sp, #228]	; 0xe4
   159d4:	6020      	str	r0, [r4, #0]
   159d6:	9338      	str	r3, [sp, #224]	; 0xe0
   159d8:	f300 857d 	bgt.w	164d6 <_svfprintf_r+0xcde>
   159dc:	3408      	adds	r4, #8
   159de:	9810      	ldr	r0, [sp, #64]	; 0x40
   159e0:	2200      	movs	r2, #0
   159e2:	2300      	movs	r3, #0
   159e4:	9919      	ldr	r1, [sp, #100]	; 0x64
   159e6:	f004 fb7b 	bl	1a0e0 <__aeabi_dcmpeq>
   159ea:	2800      	cmp	r0, #0
   159ec:	f040 8503 	bne.w	163f6 <_svfprintf_r+0xbfe>
   159f0:	9918      	ldr	r1, [sp, #96]	; 0x60
   159f2:	9b11      	ldr	r3, [sp, #68]	; 0x44
   159f4:	1e4a      	subs	r2, r1, #1
   159f6:	6062      	str	r2, [r4, #4]
   159f8:	1c59      	adds	r1, r3, #1
   159fa:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   159fc:	6021      	str	r1, [r4, #0]
   159fe:	9939      	ldr	r1, [sp, #228]	; 0xe4
   15a00:	3301      	adds	r3, #1
   15a02:	9338      	str	r3, [sp, #224]	; 0xe0
   15a04:	188a      	adds	r2, r1, r2
   15a06:	2b07      	cmp	r3, #7
   15a08:	9239      	str	r2, [sp, #228]	; 0xe4
   15a0a:	f300 842f 	bgt.w	1626c <_svfprintf_r+0xa74>
   15a0e:	3408      	adds	r4, #8
   15a10:	9a1a      	ldr	r2, [sp, #104]	; 0x68
   15a12:	981a      	ldr	r0, [sp, #104]	; 0x68
   15a14:	6062      	str	r2, [r4, #4]
   15a16:	aa3e      	add	r2, sp, #248	; 0xf8
   15a18:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15a1a:	6022      	str	r2, [r4, #0]
   15a1c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   15a1e:	3301      	adds	r3, #1
   15a20:	9338      	str	r3, [sp, #224]	; 0xe0
   15a22:	1812      	adds	r2, r2, r0
   15a24:	2b07      	cmp	r3, #7
   15a26:	9239      	str	r2, [sp, #228]	; 0xe4
   15a28:	f300 814f 	bgt.w	15cca <_svfprintf_r+0x4d2>
   15a2c:	f104 0308 	add.w	r3, r4, #8
   15a30:	f01a 0f04 	tst.w	sl, #4
   15a34:	f000 8156 	beq.w	15ce4 <_svfprintf_r+0x4ec>
   15a38:	990c      	ldr	r1, [sp, #48]	; 0x30
   15a3a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   15a3c:	1a8e      	subs	r6, r1, r2
   15a3e:	2e00      	cmp	r6, #0
   15a40:	f340 8150 	ble.w	15ce4 <_svfprintf_r+0x4ec>
   15a44:	2e10      	cmp	r6, #16
   15a46:	f246 77d8 	movw	r7, #26584	; 0x67d8
   15a4a:	bfd8      	it	le
   15a4c:	f2c0 0702 	movtle	r7, #2
   15a50:	f340 83de 	ble.w	16210 <_svfprintf_r+0xa18>
   15a54:	2410      	movs	r4, #16
   15a56:	f2c0 0702 	movt	r7, #2
   15a5a:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
   15a5e:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
   15a62:	e003      	b.n	15a6c <_svfprintf_r+0x274>
   15a64:	3e10      	subs	r6, #16
   15a66:	2e10      	cmp	r6, #16
   15a68:	f340 83d2 	ble.w	16210 <_svfprintf_r+0xa18>
   15a6c:	605c      	str	r4, [r3, #4]
   15a6e:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   15a70:	9939      	ldr	r1, [sp, #228]	; 0xe4
   15a72:	3201      	adds	r2, #1
   15a74:	601f      	str	r7, [r3, #0]
   15a76:	3110      	adds	r1, #16
   15a78:	2a07      	cmp	r2, #7
   15a7a:	9139      	str	r1, [sp, #228]	; 0xe4
   15a7c:	f103 0308 	add.w	r3, r3, #8
   15a80:	9238      	str	r2, [sp, #224]	; 0xe0
   15a82:	ddef      	ble.n	15a64 <_svfprintf_r+0x26c>
   15a84:	4650      	mov	r0, sl
   15a86:	4659      	mov	r1, fp
   15a88:	4642      	mov	r2, r8
   15a8a:	f7ff fe27 	bl	156dc <__sprint_r>
   15a8e:	464b      	mov	r3, r9
   15a90:	2800      	cmp	r0, #0
   15a92:	d0e7      	beq.n	15a64 <_svfprintf_r+0x26c>
   15a94:	465e      	mov	r6, fp
   15a96:	89b3      	ldrh	r3, [r6, #12]
   15a98:	980d      	ldr	r0, [sp, #52]	; 0x34
   15a9a:	f013 0f40 	tst.w	r3, #64	; 0x40
   15a9e:	bf18      	it	ne
   15aa0:	f04f 30ff 	movne.w	r0, #4294967295
   15aa4:	900d      	str	r0, [sp, #52]	; 0x34
   15aa6:	980d      	ldr	r0, [sp, #52]	; 0x34
   15aa8:	b045      	add	sp, #276	; 0x114
   15aaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15aae:	f01a 0f20 	tst.w	sl, #32
   15ab2:	f646 001c 	movw	r0, #26652	; 0x681c
   15ab6:	f2c0 0002 	movt	r0, #2
   15aba:	9214      	str	r2, [sp, #80]	; 0x50
   15abc:	9017      	str	r0, [sp, #92]	; 0x5c
   15abe:	f000 82c3 	beq.w	16048 <_svfprintf_r+0x850>
   15ac2:	990a      	ldr	r1, [sp, #40]	; 0x28
   15ac4:	1dcb      	adds	r3, r1, #7
   15ac6:	f023 0307 	bic.w	r3, r3, #7
   15aca:	f103 0208 	add.w	r2, r3, #8
   15ace:	920a      	str	r2, [sp, #40]	; 0x28
   15ad0:	e9d3 6700 	ldrd	r6, r7, [r3]
   15ad4:	ea56 0107 	orrs.w	r1, r6, r7
   15ad8:	bf0c      	ite	eq
   15ada:	2200      	moveq	r2, #0
   15adc:	2201      	movne	r2, #1
   15ade:	ea1a 0f02 	tst.w	sl, r2
   15ae2:	f040 84bc 	bne.w	1645e <_svfprintf_r+0xc66>
   15ae6:	2302      	movs	r3, #2
   15ae8:	f04f 0100 	mov.w	r1, #0
   15aec:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
   15af0:	f1b8 0f00 	cmp.w	r8, #0
   15af4:	bfa8      	it	ge
   15af6:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   15afa:	f1b8 0f00 	cmp.w	r8, #0
   15afe:	bf18      	it	ne
   15b00:	f042 0201 	orrne.w	r2, r2, #1
   15b04:	2a00      	cmp	r2, #0
   15b06:	f000 8160 	beq.w	15dca <_svfprintf_r+0x5d2>
   15b0a:	2b01      	cmp	r3, #1
   15b0c:	f000 8434 	beq.w	16378 <_svfprintf_r+0xb80>
   15b10:	2b02      	cmp	r3, #2
   15b12:	f000 8417 	beq.w	16344 <_svfprintf_r+0xb4c>
   15b16:	9916      	ldr	r1, [sp, #88]	; 0x58
   15b18:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
   15b1c:	9111      	str	r1, [sp, #68]	; 0x44
   15b1e:	ea4f 08d6 	mov.w	r8, r6, lsr #3
   15b22:	ea4f 0cd7 	mov.w	ip, r7, lsr #3
   15b26:	ea48 7847 	orr.w	r8, r8, r7, lsl #29
   15b2a:	f006 0007 	and.w	r0, r6, #7
   15b2e:	4667      	mov	r7, ip
   15b30:	4646      	mov	r6, r8
   15b32:	3030      	adds	r0, #48	; 0x30
   15b34:	ea56 0207 	orrs.w	r2, r6, r7
   15b38:	f801 0d01 	strb.w	r0, [r1, #-1]!
   15b3c:	d1ef      	bne.n	15b1e <_svfprintf_r+0x326>
   15b3e:	f01a 0f01 	tst.w	sl, #1
   15b42:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
   15b46:	9111      	str	r1, [sp, #68]	; 0x44
   15b48:	f040 84db 	bne.w	16502 <_svfprintf_r+0xd0a>
   15b4c:	9b16      	ldr	r3, [sp, #88]	; 0x58
   15b4e:	1a5b      	subs	r3, r3, r1
   15b50:	930e      	str	r3, [sp, #56]	; 0x38
   15b52:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   15b54:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
   15b58:	4543      	cmp	r3, r8
   15b5a:	bfb8      	it	lt
   15b5c:	4643      	movlt	r3, r8
   15b5e:	930b      	str	r3, [sp, #44]	; 0x2c
   15b60:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   15b64:	b113      	cbz	r3, 15b6c <_svfprintf_r+0x374>
   15b66:	990b      	ldr	r1, [sp, #44]	; 0x2c
   15b68:	3101      	adds	r1, #1
   15b6a:	910b      	str	r1, [sp, #44]	; 0x2c
   15b6c:	f01a 0202 	ands.w	r2, sl, #2
   15b70:	9213      	str	r2, [sp, #76]	; 0x4c
   15b72:	d002      	beq.n	15b7a <_svfprintf_r+0x382>
   15b74:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   15b76:	3302      	adds	r3, #2
   15b78:	930b      	str	r3, [sp, #44]	; 0x2c
   15b7a:	f01a 0084 	ands.w	r0, sl, #132	; 0x84
   15b7e:	9012      	str	r0, [sp, #72]	; 0x48
   15b80:	d138      	bne.n	15bf4 <_svfprintf_r+0x3fc>
   15b82:	990c      	ldr	r1, [sp, #48]	; 0x30
   15b84:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   15b86:	1a8e      	subs	r6, r1, r2
   15b88:	2e00      	cmp	r6, #0
   15b8a:	dd33      	ble.n	15bf4 <_svfprintf_r+0x3fc>
   15b8c:	2e10      	cmp	r6, #16
   15b8e:	f246 77d8 	movw	r7, #26584	; 0x67d8
   15b92:	bfd8      	it	le
   15b94:	f2c0 0702 	movtle	r7, #2
   15b98:	dd20      	ble.n	15bdc <_svfprintf_r+0x3e4>
   15b9a:	f04f 0810 	mov.w	r8, #16
   15b9e:	f2c0 0702 	movt	r7, #2
   15ba2:	e002      	b.n	15baa <_svfprintf_r+0x3b2>
   15ba4:	3e10      	subs	r6, #16
   15ba6:	2e10      	cmp	r6, #16
   15ba8:	dd18      	ble.n	15bdc <_svfprintf_r+0x3e4>
   15baa:	f8c4 8004 	str.w	r8, [r4, #4]
   15bae:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15bb0:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   15bb2:	3301      	adds	r3, #1
   15bb4:	6027      	str	r7, [r4, #0]
   15bb6:	3210      	adds	r2, #16
   15bb8:	2b07      	cmp	r3, #7
   15bba:	9239      	str	r2, [sp, #228]	; 0xe4
   15bbc:	f104 0408 	add.w	r4, r4, #8
   15bc0:	9338      	str	r3, [sp, #224]	; 0xe0
   15bc2:	ddef      	ble.n	15ba4 <_svfprintf_r+0x3ac>
   15bc4:	9809      	ldr	r0, [sp, #36]	; 0x24
   15bc6:	4659      	mov	r1, fp
   15bc8:	aa37      	add	r2, sp, #220	; 0xdc
   15bca:	464c      	mov	r4, r9
   15bcc:	f7ff fd86 	bl	156dc <__sprint_r>
   15bd0:	2800      	cmp	r0, #0
   15bd2:	f47f af5f 	bne.w	15a94 <_svfprintf_r+0x29c>
   15bd6:	3e10      	subs	r6, #16
   15bd8:	2e10      	cmp	r6, #16
   15bda:	dce6      	bgt.n	15baa <_svfprintf_r+0x3b2>
   15bdc:	6066      	str	r6, [r4, #4]
   15bde:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15be0:	6027      	str	r7, [r4, #0]
   15be2:	1c5a      	adds	r2, r3, #1
   15be4:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   15be6:	9238      	str	r2, [sp, #224]	; 0xe0
   15be8:	199b      	adds	r3, r3, r6
   15bea:	2a07      	cmp	r2, #7
   15bec:	9339      	str	r3, [sp, #228]	; 0xe4
   15bee:	f300 83f7 	bgt.w	163e0 <_svfprintf_r+0xbe8>
   15bf2:	3408      	adds	r4, #8
   15bf4:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   15bf8:	b173      	cbz	r3, 15c18 <_svfprintf_r+0x420>
   15bfa:	2301      	movs	r3, #1
   15bfc:	6063      	str	r3, [r4, #4]
   15bfe:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15c00:	aa43      	add	r2, sp, #268	; 0x10c
   15c02:	3203      	adds	r2, #3
   15c04:	6022      	str	r2, [r4, #0]
   15c06:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   15c08:	3301      	adds	r3, #1
   15c0a:	9338      	str	r3, [sp, #224]	; 0xe0
   15c0c:	3201      	adds	r2, #1
   15c0e:	2b07      	cmp	r3, #7
   15c10:	9239      	str	r2, [sp, #228]	; 0xe4
   15c12:	f300 8340 	bgt.w	16296 <_svfprintf_r+0xa9e>
   15c16:	3408      	adds	r4, #8
   15c18:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   15c1a:	b16b      	cbz	r3, 15c38 <_svfprintf_r+0x440>
   15c1c:	2302      	movs	r3, #2
   15c1e:	6063      	str	r3, [r4, #4]
   15c20:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15c22:	aa43      	add	r2, sp, #268	; 0x10c
   15c24:	6022      	str	r2, [r4, #0]
   15c26:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   15c28:	3301      	adds	r3, #1
   15c2a:	9338      	str	r3, [sp, #224]	; 0xe0
   15c2c:	3202      	adds	r2, #2
   15c2e:	2b07      	cmp	r3, #7
   15c30:	9239      	str	r2, [sp, #228]	; 0xe4
   15c32:	f300 833a 	bgt.w	162aa <_svfprintf_r+0xab2>
   15c36:	3408      	adds	r4, #8
   15c38:	9812      	ldr	r0, [sp, #72]	; 0x48
   15c3a:	2880      	cmp	r0, #128	; 0x80
   15c3c:	f000 82b2 	beq.w	161a4 <_svfprintf_r+0x9ac>
   15c40:	9815      	ldr	r0, [sp, #84]	; 0x54
   15c42:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   15c44:	1ac6      	subs	r6, r0, r3
   15c46:	2e00      	cmp	r6, #0
   15c48:	dd2e      	ble.n	15ca8 <_svfprintf_r+0x4b0>
   15c4a:	2e10      	cmp	r6, #16
   15c4c:	4fa7      	ldr	r7, [pc, #668]	; (15eec <_svfprintf_r+0x6f4>)
   15c4e:	bfc8      	it	gt
   15c50:	f04f 0810 	movgt.w	r8, #16
   15c54:	dc03      	bgt.n	15c5e <_svfprintf_r+0x466>
   15c56:	e01b      	b.n	15c90 <_svfprintf_r+0x498>
   15c58:	3e10      	subs	r6, #16
   15c5a:	2e10      	cmp	r6, #16
   15c5c:	dd18      	ble.n	15c90 <_svfprintf_r+0x498>
   15c5e:	f8c4 8004 	str.w	r8, [r4, #4]
   15c62:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15c64:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   15c66:	3301      	adds	r3, #1
   15c68:	6027      	str	r7, [r4, #0]
   15c6a:	3210      	adds	r2, #16
   15c6c:	2b07      	cmp	r3, #7
   15c6e:	9239      	str	r2, [sp, #228]	; 0xe4
   15c70:	f104 0408 	add.w	r4, r4, #8
   15c74:	9338      	str	r3, [sp, #224]	; 0xe0
   15c76:	ddef      	ble.n	15c58 <_svfprintf_r+0x460>
   15c78:	9809      	ldr	r0, [sp, #36]	; 0x24
   15c7a:	4659      	mov	r1, fp
   15c7c:	aa37      	add	r2, sp, #220	; 0xdc
   15c7e:	464c      	mov	r4, r9
   15c80:	f7ff fd2c 	bl	156dc <__sprint_r>
   15c84:	2800      	cmp	r0, #0
   15c86:	f47f af05 	bne.w	15a94 <_svfprintf_r+0x29c>
   15c8a:	3e10      	subs	r6, #16
   15c8c:	2e10      	cmp	r6, #16
   15c8e:	dce6      	bgt.n	15c5e <_svfprintf_r+0x466>
   15c90:	6066      	str	r6, [r4, #4]
   15c92:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15c94:	6027      	str	r7, [r4, #0]
   15c96:	1c5a      	adds	r2, r3, #1
   15c98:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   15c9a:	9238      	str	r2, [sp, #224]	; 0xe0
   15c9c:	199b      	adds	r3, r3, r6
   15c9e:	2a07      	cmp	r2, #7
   15ca0:	9339      	str	r3, [sp, #228]	; 0xe4
   15ca2:	f300 82ee 	bgt.w	16282 <_svfprintf_r+0xa8a>
   15ca6:	3408      	adds	r4, #8
   15ca8:	f41a 7f80 	tst.w	sl, #256	; 0x100
   15cac:	f040 8219 	bne.w	160e2 <_svfprintf_r+0x8ea>
   15cb0:	990e      	ldr	r1, [sp, #56]	; 0x38
   15cb2:	9a11      	ldr	r2, [sp, #68]	; 0x44
   15cb4:	6061      	str	r1, [r4, #4]
   15cb6:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15cb8:	6022      	str	r2, [r4, #0]
   15cba:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   15cbc:	3301      	adds	r3, #1
   15cbe:	9338      	str	r3, [sp, #224]	; 0xe0
   15cc0:	1852      	adds	r2, r2, r1
   15cc2:	2b07      	cmp	r3, #7
   15cc4:	9239      	str	r2, [sp, #228]	; 0xe4
   15cc6:	f77f aeb1 	ble.w	15a2c <_svfprintf_r+0x234>
   15cca:	9809      	ldr	r0, [sp, #36]	; 0x24
   15ccc:	4659      	mov	r1, fp
   15cce:	aa37      	add	r2, sp, #220	; 0xdc
   15cd0:	f7ff fd04 	bl	156dc <__sprint_r>
   15cd4:	2800      	cmp	r0, #0
   15cd6:	f47f aedd 	bne.w	15a94 <_svfprintf_r+0x29c>
   15cda:	f01a 0f04 	tst.w	sl, #4
   15cde:	464b      	mov	r3, r9
   15ce0:	f47f aeaa 	bne.w	15a38 <_svfprintf_r+0x240>
   15ce4:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   15ce6:	980d      	ldr	r0, [sp, #52]	; 0x34
   15ce8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   15cea:	990c      	ldr	r1, [sp, #48]	; 0x30
   15cec:	428a      	cmp	r2, r1
   15cee:	bfac      	ite	ge
   15cf0:	1880      	addge	r0, r0, r2
   15cf2:	1840      	addlt	r0, r0, r1
   15cf4:	900d      	str	r0, [sp, #52]	; 0x34
   15cf6:	2b00      	cmp	r3, #0
   15cf8:	f040 829e 	bne.w	16238 <_svfprintf_r+0xa40>
   15cfc:	2300      	movs	r3, #0
   15cfe:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
   15d02:	9338      	str	r3, [sp, #224]	; 0xe0
   15d04:	464c      	mov	r4, r9
   15d06:	e5a1      	b.n	1584c <_svfprintf_r+0x54>
   15d08:	9214      	str	r2, [sp, #80]	; 0x50
   15d0a:	2a00      	cmp	r2, #0
   15d0c:	f000 8504 	beq.w	16718 <_svfprintf_r+0xf20>
   15d10:	2001      	movs	r0, #1
   15d12:	f88d 20b4 	strb.w	r2, [sp, #180]	; 0xb4
   15d16:	f04f 0100 	mov.w	r1, #0
   15d1a:	aa2d      	add	r2, sp, #180	; 0xb4
   15d1c:	900b      	str	r0, [sp, #44]	; 0x2c
   15d1e:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
   15d22:	9211      	str	r2, [sp, #68]	; 0x44
   15d24:	900e      	str	r0, [sp, #56]	; 0x38
   15d26:	2100      	movs	r1, #0
   15d28:	9115      	str	r1, [sp, #84]	; 0x54
   15d2a:	e71f      	b.n	15b6c <_svfprintf_r+0x374>
   15d2c:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   15d30:	2b00      	cmp	r3, #0
   15d32:	f040 840c 	bne.w	1654e <_svfprintf_r+0xd56>
   15d36:	990a      	ldr	r1, [sp, #40]	; 0x28
   15d38:	462b      	mov	r3, r5
   15d3a:	f88d c10f 	strb.w	ip, [sp, #271]	; 0x10f
   15d3e:	782a      	ldrb	r2, [r5, #0]
   15d40:	910a      	str	r1, [sp, #40]	; 0x28
   15d42:	e5c2      	b.n	158ca <_svfprintf_r+0xd2>
   15d44:	990a      	ldr	r1, [sp, #40]	; 0x28
   15d46:	f04a 0a01 	orr.w	sl, sl, #1
   15d4a:	782a      	ldrb	r2, [r5, #0]
   15d4c:	462b      	mov	r3, r5
   15d4e:	910a      	str	r1, [sp, #40]	; 0x28
   15d50:	e5bb      	b.n	158ca <_svfprintf_r+0xd2>
   15d52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   15d54:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   15d56:	681b      	ldr	r3, [r3, #0]
   15d58:	1d11      	adds	r1, r2, #4
   15d5a:	2b00      	cmp	r3, #0
   15d5c:	930c      	str	r3, [sp, #48]	; 0x30
   15d5e:	f2c0 85b2 	blt.w	168c6 <_svfprintf_r+0x10ce>
   15d62:	782a      	ldrb	r2, [r5, #0]
   15d64:	462b      	mov	r3, r5
   15d66:	910a      	str	r1, [sp, #40]	; 0x28
   15d68:	e5af      	b.n	158ca <_svfprintf_r+0xd2>
   15d6a:	990a      	ldr	r1, [sp, #40]	; 0x28
   15d6c:	462b      	mov	r3, r5
   15d6e:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
   15d72:	782a      	ldrb	r2, [r5, #0]
   15d74:	910a      	str	r1, [sp, #40]	; 0x28
   15d76:	e5a8      	b.n	158ca <_svfprintf_r+0xd2>
   15d78:	f04a 0a10 	orr.w	sl, sl, #16
   15d7c:	9214      	str	r2, [sp, #80]	; 0x50
   15d7e:	f01a 0f20 	tst.w	sl, #32
   15d82:	f000 8187 	beq.w	16094 <_svfprintf_r+0x89c>
   15d86:	980a      	ldr	r0, [sp, #40]	; 0x28
   15d88:	1dc3      	adds	r3, r0, #7
   15d8a:	f023 0307 	bic.w	r3, r3, #7
   15d8e:	f103 0108 	add.w	r1, r3, #8
   15d92:	910a      	str	r1, [sp, #40]	; 0x28
   15d94:	e9d3 6700 	ldrd	r6, r7, [r3]
   15d98:	2e00      	cmp	r6, #0
   15d9a:	f177 0000 	sbcs.w	r0, r7, #0
   15d9e:	f2c0 8376 	blt.w	1648e <_svfprintf_r+0xc96>
   15da2:	ea56 0107 	orrs.w	r1, r6, r7
   15da6:	f04f 0301 	mov.w	r3, #1
   15daa:	bf0c      	ite	eq
   15dac:	2200      	moveq	r2, #0
   15dae:	2201      	movne	r2, #1
   15db0:	f1b8 0f00 	cmp.w	r8, #0
   15db4:	bfa8      	it	ge
   15db6:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   15dba:	f1b8 0f00 	cmp.w	r8, #0
   15dbe:	bf18      	it	ne
   15dc0:	f042 0201 	orrne.w	r2, r2, #1
   15dc4:	2a00      	cmp	r2, #0
   15dc6:	f47f aea0 	bne.w	15b0a <_svfprintf_r+0x312>
   15dca:	2b00      	cmp	r3, #0
   15dcc:	f040 81e5 	bne.w	1619a <_svfprintf_r+0x9a2>
   15dd0:	f01a 0f01 	tst.w	sl, #1
   15dd4:	f000 81e1 	beq.w	1619a <_svfprintf_r+0x9a2>
   15dd8:	2330      	movs	r3, #48	; 0x30
   15dda:	f88d 30db 	strb.w	r3, [sp, #219]	; 0xdb
   15dde:	ab2d      	add	r3, sp, #180	; 0xb4
   15de0:	2001      	movs	r0, #1
   15de2:	3327      	adds	r3, #39	; 0x27
   15de4:	900e      	str	r0, [sp, #56]	; 0x38
   15de6:	9311      	str	r3, [sp, #68]	; 0x44
   15de8:	e6b3      	b.n	15b52 <_svfprintf_r+0x35a>
   15dea:	f01a 0f08 	tst.w	sl, #8
   15dee:	9214      	str	r2, [sp, #80]	; 0x50
   15df0:	f000 83bf 	beq.w	16572 <_svfprintf_r+0xd7a>
   15df4:	980a      	ldr	r0, [sp, #40]	; 0x28
   15df6:	1dc3      	adds	r3, r0, #7
   15df8:	f023 0307 	bic.w	r3, r3, #7
   15dfc:	f103 0108 	add.w	r1, r3, #8
   15e00:	910a      	str	r1, [sp, #40]	; 0x28
   15e02:	685e      	ldr	r6, [r3, #4]
   15e04:	681f      	ldr	r7, [r3, #0]
   15e06:	9619      	str	r6, [sp, #100]	; 0x64
   15e08:	9710      	str	r7, [sp, #64]	; 0x40
   15e0a:	4638      	mov	r0, r7
   15e0c:	4631      	mov	r1, r6
   15e0e:	f003 fdfd 	bl	19a0c <__isinfd>
   15e12:	4603      	mov	r3, r0
   15e14:	2800      	cmp	r0, #0
   15e16:	f000 8493 	beq.w	16740 <_svfprintf_r+0xf48>
   15e1a:	4638      	mov	r0, r7
   15e1c:	2200      	movs	r2, #0
   15e1e:	2300      	movs	r3, #0
   15e20:	4631      	mov	r1, r6
   15e22:	f004 f967 	bl	1a0f4 <__aeabi_dcmplt>
   15e26:	2800      	cmp	r0, #0
   15e28:	f040 8415 	bne.w	16656 <_svfprintf_r+0xe5e>
   15e2c:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   15e30:	2003      	movs	r0, #3
   15e32:	f646 0210 	movw	r2, #26640	; 0x6810
   15e36:	f646 010c 	movw	r1, #26636	; 0x680c
   15e3a:	900b      	str	r0, [sp, #44]	; 0x2c
   15e3c:	9814      	ldr	r0, [sp, #80]	; 0x50
   15e3e:	f2c0 0102 	movt	r1, #2
   15e42:	f2c0 0202 	movt	r2, #2
   15e46:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
   15e4a:	2847      	cmp	r0, #71	; 0x47
   15e4c:	bfd8      	it	le
   15e4e:	460a      	movle	r2, r1
   15e50:	2103      	movs	r1, #3
   15e52:	9211      	str	r2, [sp, #68]	; 0x44
   15e54:	2200      	movs	r2, #0
   15e56:	910e      	str	r1, [sp, #56]	; 0x38
   15e58:	9215      	str	r2, [sp, #84]	; 0x54
   15e5a:	e683      	b.n	15b64 <_svfprintf_r+0x36c>
   15e5c:	990a      	ldr	r1, [sp, #40]	; 0x28
   15e5e:	f04a 0a08 	orr.w	sl, sl, #8
   15e62:	782a      	ldrb	r2, [r5, #0]
   15e64:	462b      	mov	r3, r5
   15e66:	910a      	str	r1, [sp, #40]	; 0x28
   15e68:	e52f      	b.n	158ca <_svfprintf_r+0xd2>
   15e6a:	990a      	ldr	r1, [sp, #40]	; 0x28
   15e6c:	782a      	ldrb	r2, [r5, #0]
   15e6e:	f04a 0a04 	orr.w	sl, sl, #4
   15e72:	462b      	mov	r3, r5
   15e74:	910a      	str	r1, [sp, #40]	; 0x28
   15e76:	e528      	b.n	158ca <_svfprintf_r+0xd2>
   15e78:	462b      	mov	r3, r5
   15e7a:	f813 2b01 	ldrb.w	r2, [r3], #1
   15e7e:	2a2a      	cmp	r2, #42	; 0x2a
   15e80:	f000 86cf 	beq.w	16c22 <_svfprintf_r+0x142a>
   15e84:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   15e88:	2909      	cmp	r1, #9
   15e8a:	bf88      	it	hi
   15e8c:	f04f 0800 	movhi.w	r8, #0
   15e90:	d810      	bhi.n	15eb4 <_svfprintf_r+0x6bc>
   15e92:	3502      	adds	r5, #2
   15e94:	f04f 0800 	mov.w	r8, #0
   15e98:	f815 2c01 	ldrb.w	r2, [r5, #-1]
   15e9c:	eb08 0888 	add.w	r8, r8, r8, lsl #2
   15ea0:	462b      	mov	r3, r5
   15ea2:	3501      	adds	r5, #1
   15ea4:	eb01 0848 	add.w	r8, r1, r8, lsl #1
   15ea8:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   15eac:	2909      	cmp	r1, #9
   15eae:	d9f3      	bls.n	15e98 <_svfprintf_r+0x6a0>
   15eb0:	ea48 78e8 	orr.w	r8, r8, r8, asr #31
   15eb4:	461d      	mov	r5, r3
   15eb6:	e509      	b.n	158cc <_svfprintf_r+0xd4>
   15eb8:	990a      	ldr	r1, [sp, #40]	; 0x28
   15eba:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   15ebe:	782a      	ldrb	r2, [r5, #0]
   15ec0:	462b      	mov	r3, r5
   15ec2:	910a      	str	r1, [sp, #40]	; 0x28
   15ec4:	e501      	b.n	158ca <_svfprintf_r+0xd2>
   15ec6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   15eca:	2600      	movs	r6, #0
   15ecc:	462b      	mov	r3, r5
   15ece:	eb06 0686 	add.w	r6, r6, r6, lsl #2
   15ed2:	f813 2b01 	ldrb.w	r2, [r3], #1
   15ed6:	eb01 0646 	add.w	r6, r1, r6, lsl #1
   15eda:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   15ede:	461d      	mov	r5, r3
   15ee0:	2909      	cmp	r1, #9
   15ee2:	d9f3      	bls.n	15ecc <_svfprintf_r+0x6d4>
   15ee4:	960c      	str	r6, [sp, #48]	; 0x30
   15ee6:	461d      	mov	r5, r3
   15ee8:	e4f0      	b.n	158cc <_svfprintf_r+0xd4>
   15eea:	bf00      	nop
   15eec:	000267e8 	.word	0x000267e8
   15ef0:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
   15ef4:	990a      	ldr	r1, [sp, #40]	; 0x28
   15ef6:	e734      	b.n	15d62 <_svfprintf_r+0x56a>
   15ef8:	782a      	ldrb	r2, [r5, #0]
   15efa:	2a6c      	cmp	r2, #108	; 0x6c
   15efc:	f000 8418 	beq.w	16730 <_svfprintf_r+0xf38>
   15f00:	990a      	ldr	r1, [sp, #40]	; 0x28
   15f02:	f04a 0a10 	orr.w	sl, sl, #16
   15f06:	462b      	mov	r3, r5
   15f08:	910a      	str	r1, [sp, #40]	; 0x28
   15f0a:	e4de      	b.n	158ca <_svfprintf_r+0xd2>
   15f0c:	f01a 0f20 	tst.w	sl, #32
   15f10:	f000 8323 	beq.w	1655a <_svfprintf_r+0xd62>
   15f14:	990a      	ldr	r1, [sp, #40]	; 0x28
   15f16:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   15f18:	680b      	ldr	r3, [r1, #0]
   15f1a:	4610      	mov	r0, r2
   15f1c:	ea4f 71e0 	mov.w	r1, r0, asr #31
   15f20:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   15f22:	e9c3 0100 	strd	r0, r1, [r3]
   15f26:	f102 0a04 	add.w	sl, r2, #4
   15f2a:	e48f      	b.n	1584c <_svfprintf_r+0x54>
   15f2c:	f01a 0320 	ands.w	r3, sl, #32
   15f30:	9214      	str	r2, [sp, #80]	; 0x50
   15f32:	f000 80c7 	beq.w	160c4 <_svfprintf_r+0x8cc>
   15f36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   15f38:	1dda      	adds	r2, r3, #7
   15f3a:	2300      	movs	r3, #0
   15f3c:	f022 0207 	bic.w	r2, r2, #7
   15f40:	f102 0008 	add.w	r0, r2, #8
   15f44:	900a      	str	r0, [sp, #40]	; 0x28
   15f46:	e9d2 6700 	ldrd	r6, r7, [r2]
   15f4a:	ea56 0107 	orrs.w	r1, r6, r7
   15f4e:	bf0c      	ite	eq
   15f50:	2200      	moveq	r2, #0
   15f52:	2201      	movne	r2, #1
   15f54:	e5c8      	b.n	15ae8 <_svfprintf_r+0x2f0>
   15f56:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   15f58:	f646 001c 	movw	r0, #26652	; 0x681c
   15f5c:	990a      	ldr	r1, [sp, #40]	; 0x28
   15f5e:	2378      	movs	r3, #120	; 0x78
   15f60:	f2c0 0002 	movt	r0, #2
   15f64:	9314      	str	r3, [sp, #80]	; 0x50
   15f66:	6816      	ldr	r6, [r2, #0]
   15f68:	3104      	adds	r1, #4
   15f6a:	f88d 310d 	strb.w	r3, [sp, #269]	; 0x10d
   15f6e:	f04a 0a02 	orr.w	sl, sl, #2
   15f72:	2330      	movs	r3, #48	; 0x30
   15f74:	1e32      	subs	r2, r6, #0
   15f76:	bf18      	it	ne
   15f78:	2201      	movne	r2, #1
   15f7a:	f88d 310c 	strb.w	r3, [sp, #268]	; 0x10c
   15f7e:	4636      	mov	r6, r6
   15f80:	f04f 0700 	mov.w	r7, #0
   15f84:	9017      	str	r0, [sp, #92]	; 0x5c
   15f86:	2302      	movs	r3, #2
   15f88:	910a      	str	r1, [sp, #40]	; 0x28
   15f8a:	e5ad      	b.n	15ae8 <_svfprintf_r+0x2f0>
   15f8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   15f8e:	9214      	str	r2, [sp, #80]	; 0x50
   15f90:	f04f 0200 	mov.w	r2, #0
   15f94:	1d18      	adds	r0, r3, #4
   15f96:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
   15f9a:	681b      	ldr	r3, [r3, #0]
   15f9c:	900a      	str	r0, [sp, #40]	; 0x28
   15f9e:	9311      	str	r3, [sp, #68]	; 0x44
   15fa0:	2b00      	cmp	r3, #0
   15fa2:	f000 854d 	beq.w	16a40 <_svfprintf_r+0x1248>
   15fa6:	f1b8 0f00 	cmp.w	r8, #0
   15faa:	9811      	ldr	r0, [sp, #68]	; 0x44
   15fac:	f2c0 852a 	blt.w	16a04 <_svfprintf_r+0x120c>
   15fb0:	2100      	movs	r1, #0
   15fb2:	4642      	mov	r2, r8
   15fb4:	f002 fdd8 	bl	18b68 <memchr>
   15fb8:	4603      	mov	r3, r0
   15fba:	2800      	cmp	r0, #0
   15fbc:	f000 856e 	beq.w	16a9c <_svfprintf_r+0x12a4>
   15fc0:	9811      	ldr	r0, [sp, #68]	; 0x44
   15fc2:	1a1b      	subs	r3, r3, r0
   15fc4:	930e      	str	r3, [sp, #56]	; 0x38
   15fc6:	4543      	cmp	r3, r8
   15fc8:	f340 8482 	ble.w	168d0 <_svfprintf_r+0x10d8>
   15fcc:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
   15fd0:	2100      	movs	r1, #0
   15fd2:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
   15fd6:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   15fda:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
   15fde:	9115      	str	r1, [sp, #84]	; 0x54
   15fe0:	e5c0      	b.n	15b64 <_svfprintf_r+0x36c>
   15fe2:	f01a 0f20 	tst.w	sl, #32
   15fe6:	9214      	str	r2, [sp, #80]	; 0x50
   15fe8:	d010      	beq.n	1600c <_svfprintf_r+0x814>
   15fea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   15fec:	1dda      	adds	r2, r3, #7
   15fee:	2301      	movs	r3, #1
   15ff0:	e7a4      	b.n	15f3c <_svfprintf_r+0x744>
   15ff2:	990a      	ldr	r1, [sp, #40]	; 0x28
   15ff4:	f04a 0a20 	orr.w	sl, sl, #32
   15ff8:	782a      	ldrb	r2, [r5, #0]
   15ffa:	462b      	mov	r3, r5
   15ffc:	910a      	str	r1, [sp, #40]	; 0x28
   15ffe:	e464      	b.n	158ca <_svfprintf_r+0xd2>
   16000:	f04a 0a10 	orr.w	sl, sl, #16
   16004:	9214      	str	r2, [sp, #80]	; 0x50
   16006:	f01a 0f20 	tst.w	sl, #32
   1600a:	d1ee      	bne.n	15fea <_svfprintf_r+0x7f2>
   1600c:	f01a 0f10 	tst.w	sl, #16
   16010:	f040 8254 	bne.w	164bc <_svfprintf_r+0xcc4>
   16014:	f01a 0f40 	tst.w	sl, #64	; 0x40
   16018:	f000 8250 	beq.w	164bc <_svfprintf_r+0xcc4>
   1601c:	980a      	ldr	r0, [sp, #40]	; 0x28
   1601e:	2301      	movs	r3, #1
   16020:	1d01      	adds	r1, r0, #4
   16022:	910a      	str	r1, [sp, #40]	; 0x28
   16024:	8806      	ldrh	r6, [r0, #0]
   16026:	1e32      	subs	r2, r6, #0
   16028:	bf18      	it	ne
   1602a:	2201      	movne	r2, #1
   1602c:	4636      	mov	r6, r6
   1602e:	f04f 0700 	mov.w	r7, #0
   16032:	e559      	b.n	15ae8 <_svfprintf_r+0x2f0>
   16034:	f01a 0f20 	tst.w	sl, #32
   16038:	9214      	str	r2, [sp, #80]	; 0x50
   1603a:	f246 72f8 	movw	r2, #26616	; 0x67f8
   1603e:	f2c0 0202 	movt	r2, #2
   16042:	9217      	str	r2, [sp, #92]	; 0x5c
   16044:	f47f ad3d 	bne.w	15ac2 <_svfprintf_r+0x2ca>
   16048:	f01a 0f10 	tst.w	sl, #16
   1604c:	f040 822d 	bne.w	164aa <_svfprintf_r+0xcb2>
   16050:	f01a 0f40 	tst.w	sl, #64	; 0x40
   16054:	f000 8229 	beq.w	164aa <_svfprintf_r+0xcb2>
   16058:	990a      	ldr	r1, [sp, #40]	; 0x28
   1605a:	1d0a      	adds	r2, r1, #4
   1605c:	920a      	str	r2, [sp, #40]	; 0x28
   1605e:	880e      	ldrh	r6, [r1, #0]
   16060:	4636      	mov	r6, r6
   16062:	f04f 0700 	mov.w	r7, #0
   16066:	e535      	b.n	15ad4 <_svfprintf_r+0x2dc>
   16068:	9214      	str	r2, [sp, #80]	; 0x50
   1606a:	2001      	movs	r0, #1
   1606c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   1606e:	f04f 0100 	mov.w	r1, #0
   16072:	900b      	str	r0, [sp, #44]	; 0x2c
   16074:	900e      	str	r0, [sp, #56]	; 0x38
   16076:	6813      	ldr	r3, [r2, #0]
   16078:	3204      	adds	r2, #4
   1607a:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
   1607e:	920a      	str	r2, [sp, #40]	; 0x28
   16080:	aa2d      	add	r2, sp, #180	; 0xb4
   16082:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
   16086:	9211      	str	r2, [sp, #68]	; 0x44
   16088:	e64d      	b.n	15d26 <_svfprintf_r+0x52e>
   1608a:	f01a 0f20 	tst.w	sl, #32
   1608e:	9214      	str	r2, [sp, #80]	; 0x50
   16090:	f47f ae79 	bne.w	15d86 <_svfprintf_r+0x58e>
   16094:	f01a 0f10 	tst.w	sl, #16
   16098:	f040 81ed 	bne.w	16476 <_svfprintf_r+0xc7e>
   1609c:	f01a 0f40 	tst.w	sl, #64	; 0x40
   160a0:	f000 81e9 	beq.w	16476 <_svfprintf_r+0xc7e>
   160a4:	980a      	ldr	r0, [sp, #40]	; 0x28
   160a6:	1d01      	adds	r1, r0, #4
   160a8:	910a      	str	r1, [sp, #40]	; 0x28
   160aa:	f9b0 6000 	ldrsh.w	r6, [r0]
   160ae:	4636      	mov	r6, r6
   160b0:	ea4f 77e6 	mov.w	r7, r6, asr #31
   160b4:	e670      	b.n	15d98 <_svfprintf_r+0x5a0>
   160b6:	f04a 0a10 	orr.w	sl, sl, #16
   160ba:	9214      	str	r2, [sp, #80]	; 0x50
   160bc:	f01a 0320 	ands.w	r3, sl, #32
   160c0:	f47f af39 	bne.w	15f36 <_svfprintf_r+0x73e>
   160c4:	f01a 0210 	ands.w	r2, sl, #16
   160c8:	f000 825f 	beq.w	1658a <_svfprintf_r+0xd92>
   160cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   160ce:	1d10      	adds	r0, r2, #4
   160d0:	900a      	str	r0, [sp, #40]	; 0x28
   160d2:	6816      	ldr	r6, [r2, #0]
   160d4:	1e32      	subs	r2, r6, #0
   160d6:	bf18      	it	ne
   160d8:	2201      	movne	r2, #1
   160da:	4636      	mov	r6, r6
   160dc:	f04f 0700 	mov.w	r7, #0
   160e0:	e502      	b.n	15ae8 <_svfprintf_r+0x2f0>
   160e2:	9b14      	ldr	r3, [sp, #80]	; 0x50
   160e4:	2b65      	cmp	r3, #101	; 0x65
   160e6:	f77f ac5a 	ble.w	1599e <_svfprintf_r+0x1a6>
   160ea:	9810      	ldr	r0, [sp, #64]	; 0x40
   160ec:	2200      	movs	r2, #0
   160ee:	2300      	movs	r3, #0
   160f0:	9919      	ldr	r1, [sp, #100]	; 0x64
   160f2:	f003 fff5 	bl	1a0e0 <__aeabi_dcmpeq>
   160f6:	2800      	cmp	r0, #0
   160f8:	f000 80e1 	beq.w	162be <_svfprintf_r+0xac6>
   160fc:	2301      	movs	r3, #1
   160fe:	6063      	str	r3, [r4, #4]
   16100:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   16102:	f646 0338 	movw	r3, #26680	; 0x6838
   16106:	f2c0 0302 	movt	r3, #2
   1610a:	6023      	str	r3, [r4, #0]
   1610c:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   1610e:	3201      	adds	r2, #1
   16110:	9238      	str	r2, [sp, #224]	; 0xe0
   16112:	3301      	adds	r3, #1
   16114:	2a07      	cmp	r2, #7
   16116:	9339      	str	r3, [sp, #228]	; 0xe4
   16118:	bfd8      	it	le
   1611a:	f104 0308 	addle.w	r3, r4, #8
   1611e:	f300 829f 	bgt.w	16660 <_svfprintf_r+0xe68>
   16122:	9a42      	ldr	r2, [sp, #264]	; 0x108
   16124:	9818      	ldr	r0, [sp, #96]	; 0x60
   16126:	4282      	cmp	r2, r0
   16128:	db03      	blt.n	16132 <_svfprintf_r+0x93a>
   1612a:	f01a 0f01 	tst.w	sl, #1
   1612e:	f43f ac7f 	beq.w	15a30 <_svfprintf_r+0x238>
   16132:	991b      	ldr	r1, [sp, #108]	; 0x6c
   16134:	2201      	movs	r2, #1
   16136:	605a      	str	r2, [r3, #4]
   16138:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   1613a:	6019      	str	r1, [r3, #0]
   1613c:	9939      	ldr	r1, [sp, #228]	; 0xe4
   1613e:	3201      	adds	r2, #1
   16140:	9238      	str	r2, [sp, #224]	; 0xe0
   16142:	3101      	adds	r1, #1
   16144:	2a07      	cmp	r2, #7
   16146:	9139      	str	r1, [sp, #228]	; 0xe4
   16148:	f300 83eb 	bgt.w	16922 <_svfprintf_r+0x112a>
   1614c:	3308      	adds	r3, #8
   1614e:	9a18      	ldr	r2, [sp, #96]	; 0x60
   16150:	1e56      	subs	r6, r2, #1
   16152:	2e00      	cmp	r6, #0
   16154:	f77f ac6c 	ble.w	15a30 <_svfprintf_r+0x238>
   16158:	2e10      	cmp	r6, #16
   1615a:	4fa0      	ldr	r7, [pc, #640]	; (163dc <_svfprintf_r+0xbe4>)
   1615c:	f340 81e9 	ble.w	16532 <_svfprintf_r+0xd3a>
   16160:	2410      	movs	r4, #16
   16162:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
   16166:	e003      	b.n	16170 <_svfprintf_r+0x978>
   16168:	3e10      	subs	r6, #16
   1616a:	2e10      	cmp	r6, #16
   1616c:	f340 81e1 	ble.w	16532 <_svfprintf_r+0xd3a>
   16170:	605c      	str	r4, [r3, #4]
   16172:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   16174:	9939      	ldr	r1, [sp, #228]	; 0xe4
   16176:	3201      	adds	r2, #1
   16178:	601f      	str	r7, [r3, #0]
   1617a:	3110      	adds	r1, #16
   1617c:	2a07      	cmp	r2, #7
   1617e:	9139      	str	r1, [sp, #228]	; 0xe4
   16180:	f103 0308 	add.w	r3, r3, #8
   16184:	9238      	str	r2, [sp, #224]	; 0xe0
   16186:	ddef      	ble.n	16168 <_svfprintf_r+0x970>
   16188:	9809      	ldr	r0, [sp, #36]	; 0x24
   1618a:	4659      	mov	r1, fp
   1618c:	4642      	mov	r2, r8
   1618e:	f7ff faa5 	bl	156dc <__sprint_r>
   16192:	464b      	mov	r3, r9
   16194:	2800      	cmp	r0, #0
   16196:	d0e7      	beq.n	16168 <_svfprintf_r+0x970>
   16198:	e47c      	b.n	15a94 <_svfprintf_r+0x29c>
   1619a:	9916      	ldr	r1, [sp, #88]	; 0x58
   1619c:	2200      	movs	r2, #0
   1619e:	920e      	str	r2, [sp, #56]	; 0x38
   161a0:	9111      	str	r1, [sp, #68]	; 0x44
   161a2:	e4d6      	b.n	15b52 <_svfprintf_r+0x35a>
   161a4:	990c      	ldr	r1, [sp, #48]	; 0x30
   161a6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   161a8:	1a8e      	subs	r6, r1, r2
   161aa:	2e00      	cmp	r6, #0
   161ac:	f77f ad48 	ble.w	15c40 <_svfprintf_r+0x448>
   161b0:	2e10      	cmp	r6, #16
   161b2:	4f8a      	ldr	r7, [pc, #552]	; (163dc <_svfprintf_r+0xbe4>)
   161b4:	bfc8      	it	gt
   161b6:	f04f 0810 	movgt.w	r8, #16
   161ba:	dc03      	bgt.n	161c4 <_svfprintf_r+0x9cc>
   161bc:	e01b      	b.n	161f6 <_svfprintf_r+0x9fe>
   161be:	3e10      	subs	r6, #16
   161c0:	2e10      	cmp	r6, #16
   161c2:	dd18      	ble.n	161f6 <_svfprintf_r+0x9fe>
   161c4:	f8c4 8004 	str.w	r8, [r4, #4]
   161c8:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   161ca:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   161cc:	3301      	adds	r3, #1
   161ce:	6027      	str	r7, [r4, #0]
   161d0:	3210      	adds	r2, #16
   161d2:	2b07      	cmp	r3, #7
   161d4:	9239      	str	r2, [sp, #228]	; 0xe4
   161d6:	f104 0408 	add.w	r4, r4, #8
   161da:	9338      	str	r3, [sp, #224]	; 0xe0
   161dc:	ddef      	ble.n	161be <_svfprintf_r+0x9c6>
   161de:	9809      	ldr	r0, [sp, #36]	; 0x24
   161e0:	4659      	mov	r1, fp
   161e2:	aa37      	add	r2, sp, #220	; 0xdc
   161e4:	464c      	mov	r4, r9
   161e6:	f7ff fa79 	bl	156dc <__sprint_r>
   161ea:	2800      	cmp	r0, #0
   161ec:	f47f ac52 	bne.w	15a94 <_svfprintf_r+0x29c>
   161f0:	3e10      	subs	r6, #16
   161f2:	2e10      	cmp	r6, #16
   161f4:	dce6      	bgt.n	161c4 <_svfprintf_r+0x9cc>
   161f6:	6066      	str	r6, [r4, #4]
   161f8:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   161fa:	6027      	str	r7, [r4, #0]
   161fc:	1c5a      	adds	r2, r3, #1
   161fe:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   16200:	9238      	str	r2, [sp, #224]	; 0xe0
   16202:	199b      	adds	r3, r3, r6
   16204:	2a07      	cmp	r2, #7
   16206:	9339      	str	r3, [sp, #228]	; 0xe4
   16208:	f300 8188 	bgt.w	1651c <_svfprintf_r+0xd24>
   1620c:	3408      	adds	r4, #8
   1620e:	e517      	b.n	15c40 <_svfprintf_r+0x448>
   16210:	605e      	str	r6, [r3, #4]
   16212:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   16214:	601f      	str	r7, [r3, #0]
   16216:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   16218:	3201      	adds	r2, #1
   1621a:	9238      	str	r2, [sp, #224]	; 0xe0
   1621c:	18f3      	adds	r3, r6, r3
   1621e:	2a07      	cmp	r2, #7
   16220:	9339      	str	r3, [sp, #228]	; 0xe4
   16222:	f77f ad60 	ble.w	15ce6 <_svfprintf_r+0x4ee>
   16226:	9809      	ldr	r0, [sp, #36]	; 0x24
   16228:	4659      	mov	r1, fp
   1622a:	aa37      	add	r2, sp, #220	; 0xdc
   1622c:	f7ff fa56 	bl	156dc <__sprint_r>
   16230:	2800      	cmp	r0, #0
   16232:	f43f ad57 	beq.w	15ce4 <_svfprintf_r+0x4ec>
   16236:	e42d      	b.n	15a94 <_svfprintf_r+0x29c>
   16238:	9809      	ldr	r0, [sp, #36]	; 0x24
   1623a:	4659      	mov	r1, fp
   1623c:	aa37      	add	r2, sp, #220	; 0xdc
   1623e:	f7ff fa4d 	bl	156dc <__sprint_r>
   16242:	2800      	cmp	r0, #0
   16244:	f43f ad5a 	beq.w	15cfc <_svfprintf_r+0x504>
   16248:	e424      	b.n	15a94 <_svfprintf_r+0x29c>
   1624a:	f01a 0f01 	tst.w	sl, #1
   1624e:	f47f abaa 	bne.w	159a6 <_svfprintf_r+0x1ae>
   16252:	2301      	movs	r3, #1
   16254:	6063      	str	r3, [r4, #4]
   16256:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   16258:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   1625a:	3301      	adds	r3, #1
   1625c:	9911      	ldr	r1, [sp, #68]	; 0x44
   1625e:	3201      	adds	r2, #1
   16260:	2b07      	cmp	r3, #7
   16262:	9239      	str	r2, [sp, #228]	; 0xe4
   16264:	6021      	str	r1, [r4, #0]
   16266:	9338      	str	r3, [sp, #224]	; 0xe0
   16268:	f77f abd1 	ble.w	15a0e <_svfprintf_r+0x216>
   1626c:	9809      	ldr	r0, [sp, #36]	; 0x24
   1626e:	4659      	mov	r1, fp
   16270:	aa37      	add	r2, sp, #220	; 0xdc
   16272:	f7ff fa33 	bl	156dc <__sprint_r>
   16276:	2800      	cmp	r0, #0
   16278:	f47f ac0c 	bne.w	15a94 <_svfprintf_r+0x29c>
   1627c:	464c      	mov	r4, r9
   1627e:	f7ff bbc7 	b.w	15a10 <_svfprintf_r+0x218>
   16282:	9809      	ldr	r0, [sp, #36]	; 0x24
   16284:	4659      	mov	r1, fp
   16286:	aa37      	add	r2, sp, #220	; 0xdc
   16288:	f7ff fa28 	bl	156dc <__sprint_r>
   1628c:	2800      	cmp	r0, #0
   1628e:	f47f ac01 	bne.w	15a94 <_svfprintf_r+0x29c>
   16292:	464c      	mov	r4, r9
   16294:	e508      	b.n	15ca8 <_svfprintf_r+0x4b0>
   16296:	9809      	ldr	r0, [sp, #36]	; 0x24
   16298:	4659      	mov	r1, fp
   1629a:	aa37      	add	r2, sp, #220	; 0xdc
   1629c:	f7ff fa1e 	bl	156dc <__sprint_r>
   162a0:	2800      	cmp	r0, #0
   162a2:	f47f abf7 	bne.w	15a94 <_svfprintf_r+0x29c>
   162a6:	464c      	mov	r4, r9
   162a8:	e4b6      	b.n	15c18 <_svfprintf_r+0x420>
   162aa:	9809      	ldr	r0, [sp, #36]	; 0x24
   162ac:	4659      	mov	r1, fp
   162ae:	aa37      	add	r2, sp, #220	; 0xdc
   162b0:	f7ff fa14 	bl	156dc <__sprint_r>
   162b4:	2800      	cmp	r0, #0
   162b6:	f47f abed 	bne.w	15a94 <_svfprintf_r+0x29c>
   162ba:	464c      	mov	r4, r9
   162bc:	e4bc      	b.n	15c38 <_svfprintf_r+0x440>
   162be:	9b42      	ldr	r3, [sp, #264]	; 0x108
   162c0:	2b00      	cmp	r3, #0
   162c2:	f340 81d9 	ble.w	16678 <_svfprintf_r+0xe80>
   162c6:	9918      	ldr	r1, [sp, #96]	; 0x60
   162c8:	428b      	cmp	r3, r1
   162ca:	f2c0 816f 	blt.w	165ac <_svfprintf_r+0xdb4>
   162ce:	9a11      	ldr	r2, [sp, #68]	; 0x44
   162d0:	6061      	str	r1, [r4, #4]
   162d2:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   162d4:	6022      	str	r2, [r4, #0]
   162d6:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   162d8:	3301      	adds	r3, #1
   162da:	9338      	str	r3, [sp, #224]	; 0xe0
   162dc:	1852      	adds	r2, r2, r1
   162de:	2b07      	cmp	r3, #7
   162e0:	9239      	str	r2, [sp, #228]	; 0xe4
   162e2:	bfd8      	it	le
   162e4:	f104 0308 	addle.w	r3, r4, #8
   162e8:	f300 83ba 	bgt.w	16a60 <_svfprintf_r+0x1268>
   162ec:	9c42      	ldr	r4, [sp, #264]	; 0x108
   162ee:	9818      	ldr	r0, [sp, #96]	; 0x60
   162f0:	1a24      	subs	r4, r4, r0
   162f2:	2c00      	cmp	r4, #0
   162f4:	f340 819b 	ble.w	1662e <_svfprintf_r+0xe36>
   162f8:	2c10      	cmp	r4, #16
   162fa:	4f38      	ldr	r7, [pc, #224]	; (163dc <_svfprintf_r+0xbe4>)
   162fc:	f340 818b 	ble.w	16616 <_svfprintf_r+0xe1e>
   16300:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
   16304:	2610      	movs	r6, #16
   16306:	46aa      	mov	sl, r5
   16308:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
   1630c:	9d09      	ldr	r5, [sp, #36]	; 0x24
   1630e:	e003      	b.n	16318 <_svfprintf_r+0xb20>
   16310:	3c10      	subs	r4, #16
   16312:	2c10      	cmp	r4, #16
   16314:	f340 817c 	ble.w	16610 <_svfprintf_r+0xe18>
   16318:	605e      	str	r6, [r3, #4]
   1631a:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   1631c:	9939      	ldr	r1, [sp, #228]	; 0xe4
   1631e:	3201      	adds	r2, #1
   16320:	601f      	str	r7, [r3, #0]
   16322:	3110      	adds	r1, #16
   16324:	2a07      	cmp	r2, #7
   16326:	9139      	str	r1, [sp, #228]	; 0xe4
   16328:	f103 0308 	add.w	r3, r3, #8
   1632c:	9238      	str	r2, [sp, #224]	; 0xe0
   1632e:	ddef      	ble.n	16310 <_svfprintf_r+0xb18>
   16330:	4628      	mov	r0, r5
   16332:	4659      	mov	r1, fp
   16334:	4642      	mov	r2, r8
   16336:	f7ff f9d1 	bl	156dc <__sprint_r>
   1633a:	464b      	mov	r3, r9
   1633c:	2800      	cmp	r0, #0
   1633e:	d0e7      	beq.n	16310 <_svfprintf_r+0xb18>
   16340:	f7ff bba8 	b.w	15a94 <_svfprintf_r+0x29c>
   16344:	9816      	ldr	r0, [sp, #88]	; 0x58
   16346:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
   1634a:	4603      	mov	r3, r0
   1634c:	9011      	str	r0, [sp, #68]	; 0x44
   1634e:	0931      	lsrs	r1, r6, #4
   16350:	f006 020f 	and.w	r2, r6, #15
   16354:	ea41 7107 	orr.w	r1, r1, r7, lsl #28
   16358:	0938      	lsrs	r0, r7, #4
   1635a:	f81c 2002 	ldrb.w	r2, [ip, r2]
   1635e:	460e      	mov	r6, r1
   16360:	4607      	mov	r7, r0
   16362:	ea56 0107 	orrs.w	r1, r6, r7
   16366:	f803 2d01 	strb.w	r2, [r3, #-1]!
   1636a:	d1f0      	bne.n	1634e <_svfprintf_r+0xb56>
   1636c:	9a16      	ldr	r2, [sp, #88]	; 0x58
   1636e:	9311      	str	r3, [sp, #68]	; 0x44
   16370:	1ad2      	subs	r2, r2, r3
   16372:	920e      	str	r2, [sp, #56]	; 0x38
   16374:	f7ff bbed 	b.w	15b52 <_svfprintf_r+0x35a>
   16378:	2300      	movs	r3, #0
   1637a:	2209      	movs	r2, #9
   1637c:	42b2      	cmp	r2, r6
   1637e:	eb73 0007 	sbcs.w	r0, r3, r7
   16382:	9b16      	ldr	r3, [sp, #88]	; 0x58
   16384:	bf3e      	ittt	cc
   16386:	f8cd 802c 	strcc.w	r8, [sp, #44]	; 0x2c
   1638a:	46a0      	movcc	r8, r4
   1638c:	461c      	movcc	r4, r3
   1638e:	d21a      	bcs.n	163c6 <_svfprintf_r+0xbce>
   16390:	4630      	mov	r0, r6
   16392:	4639      	mov	r1, r7
   16394:	220a      	movs	r2, #10
   16396:	2300      	movs	r3, #0
   16398:	f003 fefc 	bl	1a194 <__aeabi_uldivmod>
   1639c:	4630      	mov	r0, r6
   1639e:	4639      	mov	r1, r7
   163a0:	2300      	movs	r3, #0
   163a2:	f102 0c30 	add.w	ip, r2, #48	; 0x30
   163a6:	220a      	movs	r2, #10
   163a8:	f804 cd01 	strb.w	ip, [r4, #-1]!
   163ac:	f003 fef2 	bl	1a194 <__aeabi_uldivmod>
   163b0:	4606      	mov	r6, r0
   163b2:	460f      	mov	r7, r1
   163b4:	2009      	movs	r0, #9
   163b6:	2100      	movs	r1, #0
   163b8:	42b0      	cmp	r0, r6
   163ba:	41b9      	sbcs	r1, r7
   163bc:	d3e8      	bcc.n	16390 <_svfprintf_r+0xb98>
   163be:	4623      	mov	r3, r4
   163c0:	4644      	mov	r4, r8
   163c2:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
   163c6:	1e5a      	subs	r2, r3, #1
   163c8:	3630      	adds	r6, #48	; 0x30
   163ca:	9211      	str	r2, [sp, #68]	; 0x44
   163cc:	f803 6c01 	strb.w	r6, [r3, #-1]
   163d0:	9b16      	ldr	r3, [sp, #88]	; 0x58
   163d2:	1a9b      	subs	r3, r3, r2
   163d4:	930e      	str	r3, [sp, #56]	; 0x38
   163d6:	f7ff bbbc 	b.w	15b52 <_svfprintf_r+0x35a>
   163da:	bf00      	nop
   163dc:	000267e8 	.word	0x000267e8
   163e0:	9809      	ldr	r0, [sp, #36]	; 0x24
   163e2:	4659      	mov	r1, fp
   163e4:	aa37      	add	r2, sp, #220	; 0xdc
   163e6:	f7ff f979 	bl	156dc <__sprint_r>
   163ea:	2800      	cmp	r0, #0
   163ec:	f47f ab52 	bne.w	15a94 <_svfprintf_r+0x29c>
   163f0:	464c      	mov	r4, r9
   163f2:	f7ff bbff 	b.w	15bf4 <_svfprintf_r+0x3fc>
   163f6:	9818      	ldr	r0, [sp, #96]	; 0x60
   163f8:	1e46      	subs	r6, r0, #1
   163fa:	2e00      	cmp	r6, #0
   163fc:	f77f ab08 	ble.w	15a10 <_svfprintf_r+0x218>
   16400:	2e10      	cmp	r6, #16
   16402:	4f9c      	ldr	r7, [pc, #624]	; (16674 <_svfprintf_r+0xe7c>)
   16404:	bfc8      	it	gt
   16406:	f04f 0810 	movgt.w	r8, #16
   1640a:	dc03      	bgt.n	16414 <_svfprintf_r+0xc1c>
   1640c:	e01b      	b.n	16446 <_svfprintf_r+0xc4e>
   1640e:	3e10      	subs	r6, #16
   16410:	2e10      	cmp	r6, #16
   16412:	dd18      	ble.n	16446 <_svfprintf_r+0xc4e>
   16414:	f8c4 8004 	str.w	r8, [r4, #4]
   16418:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   1641a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   1641c:	3301      	adds	r3, #1
   1641e:	6027      	str	r7, [r4, #0]
   16420:	3210      	adds	r2, #16
   16422:	2b07      	cmp	r3, #7
   16424:	9239      	str	r2, [sp, #228]	; 0xe4
   16426:	f104 0408 	add.w	r4, r4, #8
   1642a:	9338      	str	r3, [sp, #224]	; 0xe0
   1642c:	ddef      	ble.n	1640e <_svfprintf_r+0xc16>
   1642e:	9809      	ldr	r0, [sp, #36]	; 0x24
   16430:	4659      	mov	r1, fp
   16432:	aa37      	add	r2, sp, #220	; 0xdc
   16434:	464c      	mov	r4, r9
   16436:	f7ff f951 	bl	156dc <__sprint_r>
   1643a:	2800      	cmp	r0, #0
   1643c:	f47f ab2a 	bne.w	15a94 <_svfprintf_r+0x29c>
   16440:	3e10      	subs	r6, #16
   16442:	2e10      	cmp	r6, #16
   16444:	dce6      	bgt.n	16414 <_svfprintf_r+0xc1c>
   16446:	6066      	str	r6, [r4, #4]
   16448:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   1644a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   1644c:	3301      	adds	r3, #1
   1644e:	6027      	str	r7, [r4, #0]
   16450:	1992      	adds	r2, r2, r6
   16452:	2b07      	cmp	r3, #7
   16454:	9239      	str	r2, [sp, #228]	; 0xe4
   16456:	9338      	str	r3, [sp, #224]	; 0xe0
   16458:	f77f aad9 	ble.w	15a0e <_svfprintf_r+0x216>
   1645c:	e706      	b.n	1626c <_svfprintf_r+0xa74>
   1645e:	9814      	ldr	r0, [sp, #80]	; 0x50
   16460:	2130      	movs	r1, #48	; 0x30
   16462:	f04a 0a02 	orr.w	sl, sl, #2
   16466:	2201      	movs	r2, #1
   16468:	2302      	movs	r3, #2
   1646a:	f88d 110c 	strb.w	r1, [sp, #268]	; 0x10c
   1646e:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
   16472:	f7ff bb39 	b.w	15ae8 <_svfprintf_r+0x2f0>
   16476:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   16478:	1d13      	adds	r3, r2, #4
   1647a:	6816      	ldr	r6, [r2, #0]
   1647c:	930a      	str	r3, [sp, #40]	; 0x28
   1647e:	4636      	mov	r6, r6
   16480:	ea4f 77e6 	mov.w	r7, r6, asr #31
   16484:	2e00      	cmp	r6, #0
   16486:	f177 0000 	sbcs.w	r0, r7, #0
   1648a:	f6bf ac8a 	bge.w	15da2 <_svfprintf_r+0x5aa>
   1648e:	4276      	negs	r6, r6
   16490:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
   16494:	232d      	movs	r3, #45	; 0x2d
   16496:	ea56 0207 	orrs.w	r2, r6, r7
   1649a:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
   1649e:	bf0c      	ite	eq
   164a0:	2200      	moveq	r2, #0
   164a2:	2201      	movne	r2, #1
   164a4:	2301      	movs	r3, #1
   164a6:	f7ff bb23 	b.w	15af0 <_svfprintf_r+0x2f8>
   164aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   164ac:	1d18      	adds	r0, r3, #4
   164ae:	681e      	ldr	r6, [r3, #0]
   164b0:	900a      	str	r0, [sp, #40]	; 0x28
   164b2:	4636      	mov	r6, r6
   164b4:	f04f 0700 	mov.w	r7, #0
   164b8:	f7ff bb0c 	b.w	15ad4 <_svfprintf_r+0x2dc>
   164bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   164be:	1d13      	adds	r3, r2, #4
   164c0:	6816      	ldr	r6, [r2, #0]
   164c2:	930a      	str	r3, [sp, #40]	; 0x28
   164c4:	2301      	movs	r3, #1
   164c6:	1e32      	subs	r2, r6, #0
   164c8:	bf18      	it	ne
   164ca:	2201      	movne	r2, #1
   164cc:	4636      	mov	r6, r6
   164ce:	f04f 0700 	mov.w	r7, #0
   164d2:	f7ff bb09 	b.w	15ae8 <_svfprintf_r+0x2f0>
   164d6:	9809      	ldr	r0, [sp, #36]	; 0x24
   164d8:	4659      	mov	r1, fp
   164da:	aa37      	add	r2, sp, #220	; 0xdc
   164dc:	f7ff f8fe 	bl	156dc <__sprint_r>
   164e0:	2800      	cmp	r0, #0
   164e2:	f47f aad7 	bne.w	15a94 <_svfprintf_r+0x29c>
   164e6:	464c      	mov	r4, r9
   164e8:	f7ff ba79 	b.w	159de <_svfprintf_r+0x1e6>
   164ec:	9809      	ldr	r0, [sp, #36]	; 0x24
   164ee:	4659      	mov	r1, fp
   164f0:	aa37      	add	r2, sp, #220	; 0xdc
   164f2:	f7ff f8f3 	bl	156dc <__sprint_r>
   164f6:	2800      	cmp	r0, #0
   164f8:	f47f aacc 	bne.w	15a94 <_svfprintf_r+0x29c>
   164fc:	464c      	mov	r4, r9
   164fe:	f7ff ba60 	b.w	159c2 <_svfprintf_r+0x1ca>
   16502:	2830      	cmp	r0, #48	; 0x30
   16504:	f000 8296 	beq.w	16a34 <_svfprintf_r+0x123c>
   16508:	9a11      	ldr	r2, [sp, #68]	; 0x44
   1650a:	2330      	movs	r3, #48	; 0x30
   1650c:	f802 3d01 	strb.w	r3, [r2, #-1]!
   16510:	9b16      	ldr	r3, [sp, #88]	; 0x58
   16512:	9211      	str	r2, [sp, #68]	; 0x44
   16514:	1a9b      	subs	r3, r3, r2
   16516:	930e      	str	r3, [sp, #56]	; 0x38
   16518:	f7ff bb1b 	b.w	15b52 <_svfprintf_r+0x35a>
   1651c:	9809      	ldr	r0, [sp, #36]	; 0x24
   1651e:	4659      	mov	r1, fp
   16520:	aa37      	add	r2, sp, #220	; 0xdc
   16522:	f7ff f8db 	bl	156dc <__sprint_r>
   16526:	2800      	cmp	r0, #0
   16528:	f47f aab4 	bne.w	15a94 <_svfprintf_r+0x29c>
   1652c:	464c      	mov	r4, r9
   1652e:	f7ff bb87 	b.w	15c40 <_svfprintf_r+0x448>
   16532:	605e      	str	r6, [r3, #4]
   16534:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   16536:	9939      	ldr	r1, [sp, #228]	; 0xe4
   16538:	3201      	adds	r2, #1
   1653a:	601f      	str	r7, [r3, #0]
   1653c:	1989      	adds	r1, r1, r6
   1653e:	2a07      	cmp	r2, #7
   16540:	9139      	str	r1, [sp, #228]	; 0xe4
   16542:	9238      	str	r2, [sp, #224]	; 0xe0
   16544:	f73f abc1 	bgt.w	15cca <_svfprintf_r+0x4d2>
   16548:	3308      	adds	r3, #8
   1654a:	f7ff ba71 	b.w	15a30 <_svfprintf_r+0x238>
   1654e:	990a      	ldr	r1, [sp, #40]	; 0x28
   16550:	462b      	mov	r3, r5
   16552:	782a      	ldrb	r2, [r5, #0]
   16554:	910a      	str	r1, [sp, #40]	; 0x28
   16556:	f7ff b9b8 	b.w	158ca <_svfprintf_r+0xd2>
   1655a:	f01a 0f10 	tst.w	sl, #16
   1655e:	f000 81cd 	beq.w	168fc <_svfprintf_r+0x1104>
   16562:	980a      	ldr	r0, [sp, #40]	; 0x28
   16564:	990d      	ldr	r1, [sp, #52]	; 0x34
   16566:	f100 0a04 	add.w	sl, r0, #4
   1656a:	6803      	ldr	r3, [r0, #0]
   1656c:	6019      	str	r1, [r3, #0]
   1656e:	f7ff b96d 	b.w	1584c <_svfprintf_r+0x54>
   16572:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   16574:	1dd3      	adds	r3, r2, #7
   16576:	f023 0307 	bic.w	r3, r3, #7
   1657a:	f103 0008 	add.w	r0, r3, #8
   1657e:	900a      	str	r0, [sp, #40]	; 0x28
   16580:	685e      	ldr	r6, [r3, #4]
   16582:	681f      	ldr	r7, [r3, #0]
   16584:	9619      	str	r6, [sp, #100]	; 0x64
   16586:	9710      	str	r7, [sp, #64]	; 0x40
   16588:	e43f      	b.n	15e0a <_svfprintf_r+0x612>
   1658a:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   1658e:	f000 81a9 	beq.w	168e4 <_svfprintf_r+0x10ec>
   16592:	990a      	ldr	r1, [sp, #40]	; 0x28
   16594:	4613      	mov	r3, r2
   16596:	1d0a      	adds	r2, r1, #4
   16598:	920a      	str	r2, [sp, #40]	; 0x28
   1659a:	880e      	ldrh	r6, [r1, #0]
   1659c:	1e32      	subs	r2, r6, #0
   1659e:	bf18      	it	ne
   165a0:	2201      	movne	r2, #1
   165a2:	4636      	mov	r6, r6
   165a4:	f04f 0700 	mov.w	r7, #0
   165a8:	f7ff ba9e 	b.w	15ae8 <_svfprintf_r+0x2f0>
   165ac:	9a11      	ldr	r2, [sp, #68]	; 0x44
   165ae:	6063      	str	r3, [r4, #4]
   165b0:	9938      	ldr	r1, [sp, #224]	; 0xe0
   165b2:	6022      	str	r2, [r4, #0]
   165b4:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   165b6:	3101      	adds	r1, #1
   165b8:	9138      	str	r1, [sp, #224]	; 0xe0
   165ba:	18d3      	adds	r3, r2, r3
   165bc:	2907      	cmp	r1, #7
   165be:	9339      	str	r3, [sp, #228]	; 0xe4
   165c0:	f300 8262 	bgt.w	16a88 <_svfprintf_r+0x1290>
   165c4:	3408      	adds	r4, #8
   165c6:	2301      	movs	r3, #1
   165c8:	9e42      	ldr	r6, [sp, #264]	; 0x108
   165ca:	6063      	str	r3, [r4, #4]
   165cc:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   165ce:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   165d0:	3301      	adds	r3, #1
   165d2:	981b      	ldr	r0, [sp, #108]	; 0x6c
   165d4:	3201      	adds	r2, #1
   165d6:	2b07      	cmp	r3, #7
   165d8:	9338      	str	r3, [sp, #224]	; 0xe0
   165da:	bfd8      	it	le
   165dc:	f104 0308 	addle.w	r3, r4, #8
   165e0:	6020      	str	r0, [r4, #0]
   165e2:	9239      	str	r2, [sp, #228]	; 0xe4
   165e4:	f300 8246 	bgt.w	16a74 <_svfprintf_r+0x127c>
   165e8:	9a42      	ldr	r2, [sp, #264]	; 0x108
   165ea:	9911      	ldr	r1, [sp, #68]	; 0x44
   165ec:	9818      	ldr	r0, [sp, #96]	; 0x60
   165ee:	198e      	adds	r6, r1, r6
   165f0:	601e      	str	r6, [r3, #0]
   165f2:	1a81      	subs	r1, r0, r2
   165f4:	6059      	str	r1, [r3, #4]
   165f6:	9939      	ldr	r1, [sp, #228]	; 0xe4
   165f8:	1a8a      	subs	r2, r1, r2
   165fa:	9938      	ldr	r1, [sp, #224]	; 0xe0
   165fc:	1812      	adds	r2, r2, r0
   165fe:	9239      	str	r2, [sp, #228]	; 0xe4
   16600:	3101      	adds	r1, #1
   16602:	9138      	str	r1, [sp, #224]	; 0xe0
   16604:	2907      	cmp	r1, #7
   16606:	f73f ab60 	bgt.w	15cca <_svfprintf_r+0x4d2>
   1660a:	3308      	adds	r3, #8
   1660c:	f7ff ba10 	b.w	15a30 <_svfprintf_r+0x238>
   16610:	4655      	mov	r5, sl
   16612:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
   16616:	605c      	str	r4, [r3, #4]
   16618:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   1661a:	9939      	ldr	r1, [sp, #228]	; 0xe4
   1661c:	3201      	adds	r2, #1
   1661e:	601f      	str	r7, [r3, #0]
   16620:	1909      	adds	r1, r1, r4
   16622:	2a07      	cmp	r2, #7
   16624:	9139      	str	r1, [sp, #228]	; 0xe4
   16626:	9238      	str	r2, [sp, #224]	; 0xe0
   16628:	f300 827f 	bgt.w	16b2a <_svfprintf_r+0x1332>
   1662c:	3308      	adds	r3, #8
   1662e:	f01a 0f01 	tst.w	sl, #1
   16632:	f43f a9fd 	beq.w	15a30 <_svfprintf_r+0x238>
   16636:	991b      	ldr	r1, [sp, #108]	; 0x6c
   16638:	2201      	movs	r2, #1
   1663a:	605a      	str	r2, [r3, #4]
   1663c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   1663e:	6019      	str	r1, [r3, #0]
   16640:	9939      	ldr	r1, [sp, #228]	; 0xe4
   16642:	3201      	adds	r2, #1
   16644:	9238      	str	r2, [sp, #224]	; 0xe0
   16646:	3101      	adds	r1, #1
   16648:	2a07      	cmp	r2, #7
   1664a:	9139      	str	r1, [sp, #228]	; 0xe4
   1664c:	f73f ab3d 	bgt.w	15cca <_svfprintf_r+0x4d2>
   16650:	3308      	adds	r3, #8
   16652:	f7ff b9ed 	b.w	15a30 <_svfprintf_r+0x238>
   16656:	232d      	movs	r3, #45	; 0x2d
   16658:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
   1665c:	f7ff bbe8 	b.w	15e30 <_svfprintf_r+0x638>
   16660:	9809      	ldr	r0, [sp, #36]	; 0x24
   16662:	4659      	mov	r1, fp
   16664:	aa37      	add	r2, sp, #220	; 0xdc
   16666:	f7ff f839 	bl	156dc <__sprint_r>
   1666a:	2800      	cmp	r0, #0
   1666c:	f47f aa12 	bne.w	15a94 <_svfprintf_r+0x29c>
   16670:	464b      	mov	r3, r9
   16672:	e556      	b.n	16122 <_svfprintf_r+0x92a>
   16674:	000267e8 	.word	0x000267e8
   16678:	2301      	movs	r3, #1
   1667a:	6063      	str	r3, [r4, #4]
   1667c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   1667e:	f646 0338 	movw	r3, #26680	; 0x6838
   16682:	f2c0 0302 	movt	r3, #2
   16686:	6023      	str	r3, [r4, #0]
   16688:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   1668a:	3201      	adds	r2, #1
   1668c:	9238      	str	r2, [sp, #224]	; 0xe0
   1668e:	3301      	adds	r3, #1
   16690:	2a07      	cmp	r2, #7
   16692:	9339      	str	r3, [sp, #228]	; 0xe4
   16694:	bfd8      	it	le
   16696:	f104 0308 	addle.w	r3, r4, #8
   1669a:	f300 8173 	bgt.w	16984 <_svfprintf_r+0x118c>
   1669e:	9a42      	ldr	r2, [sp, #264]	; 0x108
   166a0:	b92a      	cbnz	r2, 166ae <_svfprintf_r+0xeb6>
   166a2:	9818      	ldr	r0, [sp, #96]	; 0x60
   166a4:	b918      	cbnz	r0, 166ae <_svfprintf_r+0xeb6>
   166a6:	f01a 0f01 	tst.w	sl, #1
   166aa:	f43f a9c1 	beq.w	15a30 <_svfprintf_r+0x238>
   166ae:	991b      	ldr	r1, [sp, #108]	; 0x6c
   166b0:	2201      	movs	r2, #1
   166b2:	605a      	str	r2, [r3, #4]
   166b4:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   166b6:	6019      	str	r1, [r3, #0]
   166b8:	9939      	ldr	r1, [sp, #228]	; 0xe4
   166ba:	3201      	adds	r2, #1
   166bc:	9238      	str	r2, [sp, #224]	; 0xe0
   166be:	3101      	adds	r1, #1
   166c0:	2a07      	cmp	r2, #7
   166c2:	9139      	str	r1, [sp, #228]	; 0xe4
   166c4:	f300 8168 	bgt.w	16998 <_svfprintf_r+0x11a0>
   166c8:	3308      	adds	r3, #8
   166ca:	9c42      	ldr	r4, [sp, #264]	; 0x108
   166cc:	4264      	negs	r4, r4
   166ce:	2c00      	cmp	r4, #0
   166d0:	f340 8187 	ble.w	169e2 <_svfprintf_r+0x11ea>
   166d4:	2c10      	cmp	r4, #16
   166d6:	4f9e      	ldr	r7, [pc, #632]	; (16950 <_svfprintf_r+0x1158>)
   166d8:	f340 81a0 	ble.w	16a1c <_svfprintf_r+0x1224>
   166dc:	2610      	movs	r6, #16
   166de:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
   166e2:	e003      	b.n	166ec <_svfprintf_r+0xef4>
   166e4:	3c10      	subs	r4, #16
   166e6:	2c10      	cmp	r4, #16
   166e8:	f340 8198 	ble.w	16a1c <_svfprintf_r+0x1224>
   166ec:	605e      	str	r6, [r3, #4]
   166ee:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   166f0:	9939      	ldr	r1, [sp, #228]	; 0xe4
   166f2:	3201      	adds	r2, #1
   166f4:	601f      	str	r7, [r3, #0]
   166f6:	3110      	adds	r1, #16
   166f8:	2a07      	cmp	r2, #7
   166fa:	9139      	str	r1, [sp, #228]	; 0xe4
   166fc:	f103 0308 	add.w	r3, r3, #8
   16700:	9238      	str	r2, [sp, #224]	; 0xe0
   16702:	ddef      	ble.n	166e4 <_svfprintf_r+0xeec>
   16704:	9809      	ldr	r0, [sp, #36]	; 0x24
   16706:	4659      	mov	r1, fp
   16708:	4642      	mov	r2, r8
   1670a:	f7fe ffe7 	bl	156dc <__sprint_r>
   1670e:	464b      	mov	r3, r9
   16710:	2800      	cmp	r0, #0
   16712:	d0e7      	beq.n	166e4 <_svfprintf_r+0xeec>
   16714:	f7ff b9be 	b.w	15a94 <_svfprintf_r+0x29c>
   16718:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   1671a:	465e      	mov	r6, fp
   1671c:	2b00      	cmp	r3, #0
   1671e:	f43f a9ba 	beq.w	15a96 <_svfprintf_r+0x29e>
   16722:	9809      	ldr	r0, [sp, #36]	; 0x24
   16724:	4659      	mov	r1, fp
   16726:	aa37      	add	r2, sp, #220	; 0xdc
   16728:	f7fe ffd8 	bl	156dc <__sprint_r>
   1672c:	f7ff b9b3 	b.w	15a96 <_svfprintf_r+0x29e>
   16730:	990a      	ldr	r1, [sp, #40]	; 0x28
   16732:	f04a 0a20 	orr.w	sl, sl, #32
   16736:	786a      	ldrb	r2, [r5, #1]
   16738:	1c6b      	adds	r3, r5, #1
   1673a:	910a      	str	r1, [sp, #40]	; 0x28
   1673c:	f7ff b8c5 	b.w	158ca <_svfprintf_r+0xd2>
   16740:	4638      	mov	r0, r7
   16742:	4631      	mov	r1, r6
   16744:	9308      	str	r3, [sp, #32]
   16746:	f003 f973 	bl	19a30 <__isnand>
   1674a:	9b08      	ldr	r3, [sp, #32]
   1674c:	2800      	cmp	r0, #0
   1674e:	f040 8101 	bne.w	16954 <_svfprintf_r+0x115c>
   16752:	f1b8 3fff 	cmp.w	r8, #4294967295
   16756:	bf08      	it	eq
   16758:	f108 0807 	addeq.w	r8, r8, #7
   1675c:	d00e      	beq.n	1677c <_svfprintf_r+0xf84>
   1675e:	9a14      	ldr	r2, [sp, #80]	; 0x50
   16760:	2a67      	cmp	r2, #103	; 0x67
   16762:	bf14      	ite	ne
   16764:	2300      	movne	r3, #0
   16766:	2301      	moveq	r3, #1
   16768:	2a47      	cmp	r2, #71	; 0x47
   1676a:	bf08      	it	eq
   1676c:	f043 0301 	orreq.w	r3, r3, #1
   16770:	b123      	cbz	r3, 1677c <_svfprintf_r+0xf84>
   16772:	f1b8 0f00 	cmp.w	r8, #0
   16776:	bf08      	it	eq
   16778:	f04f 0801 	moveq.w	r8, #1
   1677c:	4633      	mov	r3, r6
   1677e:	463a      	mov	r2, r7
   16780:	e9cd 233a 	strd	r2, r3, [sp, #232]	; 0xe8
   16784:	f44a 7a80 	orr.w	sl, sl, #256	; 0x100
   16788:	9b3b      	ldr	r3, [sp, #236]	; 0xec
   1678a:	2b00      	cmp	r3, #0
   1678c:	f2c0 820a 	blt.w	16ba4 <_svfprintf_r+0x13ac>
   16790:	2300      	movs	r3, #0
   16792:	9315      	str	r3, [sp, #84]	; 0x54
   16794:	9914      	ldr	r1, [sp, #80]	; 0x50
   16796:	2966      	cmp	r1, #102	; 0x66
   16798:	bf14      	ite	ne
   1679a:	2300      	movne	r3, #0
   1679c:	2301      	moveq	r3, #1
   1679e:	2946      	cmp	r1, #70	; 0x46
   167a0:	bf08      	it	eq
   167a2:	f043 0301 	orreq.w	r3, r3, #1
   167a6:	9312      	str	r3, [sp, #72]	; 0x48
   167a8:	2b00      	cmp	r3, #0
   167aa:	f000 818a 	beq.w	16ac2 <_svfprintf_r+0x12ca>
   167ae:	2303      	movs	r3, #3
   167b0:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
   167b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
   167b6:	970e      	str	r7, [sp, #56]	; 0x38
   167b8:	960f      	str	r6, [sp, #60]	; 0x3c
   167ba:	9300      	str	r3, [sp, #0]
   167bc:	9809      	ldr	r0, [sp, #36]	; 0x24
   167be:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
   167c2:	9101      	str	r1, [sp, #4]
   167c4:	a942      	add	r1, sp, #264	; 0x108
   167c6:	9102      	str	r1, [sp, #8]
   167c8:	a941      	add	r1, sp, #260	; 0x104
   167ca:	9103      	str	r1, [sp, #12]
   167cc:	a940      	add	r1, sp, #256	; 0x100
   167ce:	9104      	str	r1, [sp, #16]
   167d0:	f000 faea 	bl	16da8 <_dtoa_r>
   167d4:	9a14      	ldr	r2, [sp, #80]	; 0x50
   167d6:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
   167da:	bf18      	it	ne
   167dc:	2301      	movne	r3, #1
   167de:	2a47      	cmp	r2, #71	; 0x47
   167e0:	bf0c      	ite	eq
   167e2:	2300      	moveq	r3, #0
   167e4:	f003 0301 	andne.w	r3, r3, #1
   167e8:	9011      	str	r0, [sp, #68]	; 0x44
   167ea:	b92b      	cbnz	r3, 167f8 <_svfprintf_r+0x1000>
   167ec:	f01a 0f01 	tst.w	sl, #1
   167f0:	bf08      	it	eq
   167f2:	f8dd c100 	ldreq.w	ip, [sp, #256]	; 0x100
   167f6:	d01a      	beq.n	1682e <_svfprintf_r+0x1036>
   167f8:	9b11      	ldr	r3, [sp, #68]	; 0x44
   167fa:	980b      	ldr	r0, [sp, #44]	; 0x2c
   167fc:	9912      	ldr	r1, [sp, #72]	; 0x48
   167fe:	eb03 0c00 	add.w	ip, r3, r0
   16802:	b129      	cbz	r1, 16810 <_svfprintf_r+0x1018>
   16804:	781b      	ldrb	r3, [r3, #0]
   16806:	2b30      	cmp	r3, #48	; 0x30
   16808:	f000 80d0 	beq.w	169ac <_svfprintf_r+0x11b4>
   1680c:	9b42      	ldr	r3, [sp, #264]	; 0x108
   1680e:	449c      	add	ip, r3
   16810:	4638      	mov	r0, r7
   16812:	2200      	movs	r2, #0
   16814:	2300      	movs	r3, #0
   16816:	4631      	mov	r1, r6
   16818:	f8cd c020 	str.w	ip, [sp, #32]
   1681c:	f003 fc60 	bl	1a0e0 <__aeabi_dcmpeq>
   16820:	f8dd c020 	ldr.w	ip, [sp, #32]
   16824:	2800      	cmp	r0, #0
   16826:	f000 8173 	beq.w	16b10 <_svfprintf_r+0x1318>
   1682a:	f8cd c100 	str.w	ip, [sp, #256]	; 0x100
   1682e:	9814      	ldr	r0, [sp, #80]	; 0x50
   16830:	9911      	ldr	r1, [sp, #68]	; 0x44
   16832:	2867      	cmp	r0, #103	; 0x67
   16834:	bf14      	ite	ne
   16836:	2300      	movne	r3, #0
   16838:	2301      	moveq	r3, #1
   1683a:	2847      	cmp	r0, #71	; 0x47
   1683c:	bf08      	it	eq
   1683e:	f043 0301 	orreq.w	r3, r3, #1
   16842:	ebc1 010c 	rsb	r1, r1, ip
   16846:	9118      	str	r1, [sp, #96]	; 0x60
   16848:	2b00      	cmp	r3, #0
   1684a:	f000 814a 	beq.w	16ae2 <_svfprintf_r+0x12ea>
   1684e:	9a42      	ldr	r2, [sp, #264]	; 0x108
   16850:	f112 0f03 	cmn.w	r2, #3
   16854:	920e      	str	r2, [sp, #56]	; 0x38
   16856:	db02      	blt.n	1685e <_svfprintf_r+0x1066>
   16858:	4590      	cmp	r8, r2
   1685a:	f280 814b 	bge.w	16af4 <_svfprintf_r+0x12fc>
   1685e:	9b14      	ldr	r3, [sp, #80]	; 0x50
   16860:	3b02      	subs	r3, #2
   16862:	9314      	str	r3, [sp, #80]	; 0x50
   16864:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   16866:	9814      	ldr	r0, [sp, #80]	; 0x50
   16868:	1e53      	subs	r3, r2, #1
   1686a:	9342      	str	r3, [sp, #264]	; 0x108
   1686c:	2b00      	cmp	r3, #0
   1686e:	f88d 00f8 	strb.w	r0, [sp, #248]	; 0xf8
   16872:	f2c0 81d1 	blt.w	16c18 <_svfprintf_r+0x1420>
   16876:	222b      	movs	r2, #43	; 0x2b
   16878:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
   1687c:	2b09      	cmp	r3, #9
   1687e:	f300 8162 	bgt.w	16b46 <_svfprintf_r+0x134e>
   16882:	a93f      	add	r1, sp, #252	; 0xfc
   16884:	3330      	adds	r3, #48	; 0x30
   16886:	f88d 30fb 	strb.w	r3, [sp, #251]	; 0xfb
   1688a:	2330      	movs	r3, #48	; 0x30
   1688c:	f88d 30fa 	strb.w	r3, [sp, #250]	; 0xfa
   16890:	ab3e      	add	r3, sp, #248	; 0xf8
   16892:	9a18      	ldr	r2, [sp, #96]	; 0x60
   16894:	1acb      	subs	r3, r1, r3
   16896:	9918      	ldr	r1, [sp, #96]	; 0x60
   16898:	931a      	str	r3, [sp, #104]	; 0x68
   1689a:	1859      	adds	r1, r3, r1
   1689c:	2a01      	cmp	r2, #1
   1689e:	910e      	str	r1, [sp, #56]	; 0x38
   168a0:	f340 81cc 	ble.w	16c3c <_svfprintf_r+0x1444>
   168a4:	980e      	ldr	r0, [sp, #56]	; 0x38
   168a6:	3001      	adds	r0, #1
   168a8:	900e      	str	r0, [sp, #56]	; 0x38
   168aa:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
   168ae:	910b      	str	r1, [sp, #44]	; 0x2c
   168b0:	9b15      	ldr	r3, [sp, #84]	; 0x54
   168b2:	2b00      	cmp	r3, #0
   168b4:	f000 80fd 	beq.w	16ab2 <_svfprintf_r+0x12ba>
   168b8:	232d      	movs	r3, #45	; 0x2d
   168ba:	2000      	movs	r0, #0
   168bc:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
   168c0:	9015      	str	r0, [sp, #84]	; 0x54
   168c2:	f7ff b950 	b.w	15b66 <_svfprintf_r+0x36e>
   168c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   168c8:	425b      	negs	r3, r3
   168ca:	930c      	str	r3, [sp, #48]	; 0x30
   168cc:	f7ff bace 	b.w	15e6c <_svfprintf_r+0x674>
   168d0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   168d2:	2000      	movs	r0, #0
   168d4:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   168d8:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
   168dc:	9015      	str	r0, [sp, #84]	; 0x54
   168de:	920b      	str	r2, [sp, #44]	; 0x2c
   168e0:	f7ff b940 	b.w	15b64 <_svfprintf_r+0x36c>
   168e4:	980a      	ldr	r0, [sp, #40]	; 0x28
   168e6:	1d01      	adds	r1, r0, #4
   168e8:	910a      	str	r1, [sp, #40]	; 0x28
   168ea:	6806      	ldr	r6, [r0, #0]
   168ec:	1e32      	subs	r2, r6, #0
   168ee:	bf18      	it	ne
   168f0:	2201      	movne	r2, #1
   168f2:	4636      	mov	r6, r6
   168f4:	f04f 0700 	mov.w	r7, #0
   168f8:	f7ff b8f6 	b.w	15ae8 <_svfprintf_r+0x2f0>
   168fc:	f01a 0f40 	tst.w	sl, #64	; 0x40
   16900:	bf17      	itett	ne
   16902:	9a0a      	ldrne	r2, [sp, #40]	; 0x28
   16904:	990a      	ldreq	r1, [sp, #40]	; 0x28
   16906:	980d      	ldrne	r0, [sp, #52]	; 0x34
   16908:	f102 0a04 	addne.w	sl, r2, #4
   1690c:	bf11      	iteee	ne
   1690e:	6813      	ldrne	r3, [r2, #0]
   16910:	f101 0a04 	addeq.w	sl, r1, #4
   16914:	680b      	ldreq	r3, [r1, #0]
   16916:	9a0d      	ldreq	r2, [sp, #52]	; 0x34
   16918:	bf14      	ite	ne
   1691a:	8018      	strhne	r0, [r3, #0]
   1691c:	601a      	streq	r2, [r3, #0]
   1691e:	f7fe bf95 	b.w	1584c <_svfprintf_r+0x54>
   16922:	9809      	ldr	r0, [sp, #36]	; 0x24
   16924:	4659      	mov	r1, fp
   16926:	aa37      	add	r2, sp, #220	; 0xdc
   16928:	f7fe fed8 	bl	156dc <__sprint_r>
   1692c:	2800      	cmp	r0, #0
   1692e:	f47f a8b1 	bne.w	15a94 <_svfprintf_r+0x29c>
   16932:	464b      	mov	r3, r9
   16934:	e40b      	b.n	1614e <_svfprintf_r+0x956>
   16936:	9809      	ldr	r0, [sp, #36]	; 0x24
   16938:	2140      	movs	r1, #64	; 0x40
   1693a:	f001 fe43 	bl	185c4 <_malloc_r>
   1693e:	6030      	str	r0, [r6, #0]
   16940:	6130      	str	r0, [r6, #16]
   16942:	2800      	cmp	r0, #0
   16944:	f000 818d 	beq.w	16c62 <_svfprintf_r+0x146a>
   16948:	2340      	movs	r3, #64	; 0x40
   1694a:	6173      	str	r3, [r6, #20]
   1694c:	f7fe bf67 	b.w	1581e <_svfprintf_r+0x26>
   16950:	000267e8 	.word	0x000267e8
   16954:	2003      	movs	r0, #3
   16956:	f646 0218 	movw	r2, #26648	; 0x6818
   1695a:	f646 0114 	movw	r1, #26644	; 0x6814
   1695e:	900b      	str	r0, [sp, #44]	; 0x2c
   16960:	9814      	ldr	r0, [sp, #80]	; 0x50
   16962:	f2c0 0102 	movt	r1, #2
   16966:	f2c0 0202 	movt	r2, #2
   1696a:	9315      	str	r3, [sp, #84]	; 0x54
   1696c:	2847      	cmp	r0, #71	; 0x47
   1696e:	bfd8      	it	le
   16970:	460a      	movle	r2, r1
   16972:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
   16976:	2103      	movs	r1, #3
   16978:	9211      	str	r2, [sp, #68]	; 0x44
   1697a:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   1697e:	910e      	str	r1, [sp, #56]	; 0x38
   16980:	f7ff b8f0 	b.w	15b64 <_svfprintf_r+0x36c>
   16984:	9809      	ldr	r0, [sp, #36]	; 0x24
   16986:	4659      	mov	r1, fp
   16988:	aa37      	add	r2, sp, #220	; 0xdc
   1698a:	f7fe fea7 	bl	156dc <__sprint_r>
   1698e:	2800      	cmp	r0, #0
   16990:	f47f a880 	bne.w	15a94 <_svfprintf_r+0x29c>
   16994:	464b      	mov	r3, r9
   16996:	e682      	b.n	1669e <_svfprintf_r+0xea6>
   16998:	9809      	ldr	r0, [sp, #36]	; 0x24
   1699a:	4659      	mov	r1, fp
   1699c:	aa37      	add	r2, sp, #220	; 0xdc
   1699e:	f7fe fe9d 	bl	156dc <__sprint_r>
   169a2:	2800      	cmp	r0, #0
   169a4:	f47f a876 	bne.w	15a94 <_svfprintf_r+0x29c>
   169a8:	464b      	mov	r3, r9
   169aa:	e68e      	b.n	166ca <_svfprintf_r+0xed2>
   169ac:	4638      	mov	r0, r7
   169ae:	2200      	movs	r2, #0
   169b0:	2300      	movs	r3, #0
   169b2:	4631      	mov	r1, r6
   169b4:	f8cd c020 	str.w	ip, [sp, #32]
   169b8:	f003 fb92 	bl	1a0e0 <__aeabi_dcmpeq>
   169bc:	f8dd c020 	ldr.w	ip, [sp, #32]
   169c0:	2800      	cmp	r0, #0
   169c2:	f47f af23 	bne.w	1680c <_svfprintf_r+0x1014>
   169c6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   169c8:	f1c2 0301 	rsb	r3, r2, #1
   169cc:	9342      	str	r3, [sp, #264]	; 0x108
   169ce:	e71e      	b.n	1680e <_svfprintf_r+0x1016>
   169d0:	9809      	ldr	r0, [sp, #36]	; 0x24
   169d2:	4659      	mov	r1, fp
   169d4:	aa37      	add	r2, sp, #220	; 0xdc
   169d6:	f7fe fe81 	bl	156dc <__sprint_r>
   169da:	2800      	cmp	r0, #0
   169dc:	f47f a85a 	bne.w	15a94 <_svfprintf_r+0x29c>
   169e0:	464b      	mov	r3, r9
   169e2:	9a18      	ldr	r2, [sp, #96]	; 0x60
   169e4:	9811      	ldr	r0, [sp, #68]	; 0x44
   169e6:	605a      	str	r2, [r3, #4]
   169e8:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   169ea:	9939      	ldr	r1, [sp, #228]	; 0xe4
   169ec:	6018      	str	r0, [r3, #0]
   169ee:	3201      	adds	r2, #1
   169f0:	9818      	ldr	r0, [sp, #96]	; 0x60
   169f2:	9238      	str	r2, [sp, #224]	; 0xe0
   169f4:	1809      	adds	r1, r1, r0
   169f6:	2a07      	cmp	r2, #7
   169f8:	9139      	str	r1, [sp, #228]	; 0xe4
   169fa:	f73f a966 	bgt.w	15cca <_svfprintf_r+0x4d2>
   169fe:	3308      	adds	r3, #8
   16a00:	f7ff b816 	b.w	15a30 <_svfprintf_r+0x238>
   16a04:	2100      	movs	r1, #0
   16a06:	9115      	str	r1, [sp, #84]	; 0x54
   16a08:	f7fe faee 	bl	14fe8 <strlen>
   16a0c:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   16a10:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
   16a14:	900e      	str	r0, [sp, #56]	; 0x38
   16a16:	920b      	str	r2, [sp, #44]	; 0x2c
   16a18:	f7ff b8a4 	b.w	15b64 <_svfprintf_r+0x36c>
   16a1c:	605c      	str	r4, [r3, #4]
   16a1e:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   16a20:	601f      	str	r7, [r3, #0]
   16a22:	1c51      	adds	r1, r2, #1
   16a24:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   16a26:	9138      	str	r1, [sp, #224]	; 0xe0
   16a28:	1912      	adds	r2, r2, r4
   16a2a:	2907      	cmp	r1, #7
   16a2c:	9239      	str	r2, [sp, #228]	; 0xe4
   16a2e:	dccf      	bgt.n	169d0 <_svfprintf_r+0x11d8>
   16a30:	3308      	adds	r3, #8
   16a32:	e7d6      	b.n	169e2 <_svfprintf_r+0x11ea>
   16a34:	9916      	ldr	r1, [sp, #88]	; 0x58
   16a36:	9811      	ldr	r0, [sp, #68]	; 0x44
   16a38:	1a08      	subs	r0, r1, r0
   16a3a:	900e      	str	r0, [sp, #56]	; 0x38
   16a3c:	f7ff b889 	b.w	15b52 <_svfprintf_r+0x35a>
   16a40:	f1b8 0f06 	cmp.w	r8, #6
   16a44:	bf34      	ite	cc
   16a46:	4641      	movcc	r1, r8
   16a48:	2106      	movcs	r1, #6
   16a4a:	f646 0230 	movw	r2, #26672	; 0x6830
   16a4e:	f2c0 0202 	movt	r2, #2
   16a52:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
   16a56:	910e      	str	r1, [sp, #56]	; 0x38
   16a58:	9211      	str	r2, [sp, #68]	; 0x44
   16a5a:	930b      	str	r3, [sp, #44]	; 0x2c
   16a5c:	f7ff b963 	b.w	15d26 <_svfprintf_r+0x52e>
   16a60:	9809      	ldr	r0, [sp, #36]	; 0x24
   16a62:	4659      	mov	r1, fp
   16a64:	aa37      	add	r2, sp, #220	; 0xdc
   16a66:	f7fe fe39 	bl	156dc <__sprint_r>
   16a6a:	2800      	cmp	r0, #0
   16a6c:	f47f a812 	bne.w	15a94 <_svfprintf_r+0x29c>
   16a70:	464b      	mov	r3, r9
   16a72:	e43b      	b.n	162ec <_svfprintf_r+0xaf4>
   16a74:	9809      	ldr	r0, [sp, #36]	; 0x24
   16a76:	4659      	mov	r1, fp
   16a78:	aa37      	add	r2, sp, #220	; 0xdc
   16a7a:	f7fe fe2f 	bl	156dc <__sprint_r>
   16a7e:	2800      	cmp	r0, #0
   16a80:	f47f a808 	bne.w	15a94 <_svfprintf_r+0x29c>
   16a84:	464b      	mov	r3, r9
   16a86:	e5af      	b.n	165e8 <_svfprintf_r+0xdf0>
   16a88:	9809      	ldr	r0, [sp, #36]	; 0x24
   16a8a:	4659      	mov	r1, fp
   16a8c:	aa37      	add	r2, sp, #220	; 0xdc
   16a8e:	f7fe fe25 	bl	156dc <__sprint_r>
   16a92:	2800      	cmp	r0, #0
   16a94:	f47e affe 	bne.w	15a94 <_svfprintf_r+0x29c>
   16a98:	464c      	mov	r4, r9
   16a9a:	e594      	b.n	165c6 <_svfprintf_r+0xdce>
   16a9c:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
   16aa0:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
   16aa4:	9015      	str	r0, [sp, #84]	; 0x54
   16aa6:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
   16aaa:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   16aae:	f7ff b859 	b.w	15b64 <_svfprintf_r+0x36c>
   16ab2:	980e      	ldr	r0, [sp, #56]	; 0x38
   16ab4:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   16ab8:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
   16abc:	900b      	str	r0, [sp, #44]	; 0x2c
   16abe:	f7ff b851 	b.w	15b64 <_svfprintf_r+0x36c>
   16ac2:	9a14      	ldr	r2, [sp, #80]	; 0x50
   16ac4:	2a65      	cmp	r2, #101	; 0x65
   16ac6:	bf14      	ite	ne
   16ac8:	2300      	movne	r3, #0
   16aca:	2301      	moveq	r3, #1
   16acc:	2a45      	cmp	r2, #69	; 0x45
   16ace:	bf08      	it	eq
   16ad0:	f043 0301 	orreq.w	r3, r3, #1
   16ad4:	2b00      	cmp	r3, #0
   16ad6:	d032      	beq.n	16b3e <_svfprintf_r+0x1346>
   16ad8:	f108 0301 	add.w	r3, r8, #1
   16adc:	930b      	str	r3, [sp, #44]	; 0x2c
   16ade:	2302      	movs	r3, #2
   16ae0:	e668      	b.n	167b4 <_svfprintf_r+0xfbc>
   16ae2:	9814      	ldr	r0, [sp, #80]	; 0x50
   16ae4:	2865      	cmp	r0, #101	; 0x65
   16ae6:	dd62      	ble.n	16bae <_svfprintf_r+0x13b6>
   16ae8:	9a14      	ldr	r2, [sp, #80]	; 0x50
   16aea:	2a66      	cmp	r2, #102	; 0x66
   16aec:	bf1c      	itt	ne
   16aee:	9b42      	ldrne	r3, [sp, #264]	; 0x108
   16af0:	930e      	strne	r3, [sp, #56]	; 0x38
   16af2:	d06f      	beq.n	16bd4 <_svfprintf_r+0x13dc>
   16af4:	9a18      	ldr	r2, [sp, #96]	; 0x60
   16af6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   16af8:	429a      	cmp	r2, r3
   16afa:	dc5b      	bgt.n	16bb4 <_svfprintf_r+0x13bc>
   16afc:	f01a 0f01 	tst.w	sl, #1
   16b00:	f040 8081 	bne.w	16c06 <_svfprintf_r+0x140e>
   16b04:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
   16b08:	2167      	movs	r1, #103	; 0x67
   16b0a:	900b      	str	r0, [sp, #44]	; 0x2c
   16b0c:	9114      	str	r1, [sp, #80]	; 0x50
   16b0e:	e6cf      	b.n	168b0 <_svfprintf_r+0x10b8>
   16b10:	9b40      	ldr	r3, [sp, #256]	; 0x100
   16b12:	459c      	cmp	ip, r3
   16b14:	bf98      	it	ls
   16b16:	469c      	movls	ip, r3
   16b18:	f67f ae89 	bls.w	1682e <_svfprintf_r+0x1036>
   16b1c:	2230      	movs	r2, #48	; 0x30
   16b1e:	f803 2b01 	strb.w	r2, [r3], #1
   16b22:	459c      	cmp	ip, r3
   16b24:	9340      	str	r3, [sp, #256]	; 0x100
   16b26:	d8fa      	bhi.n	16b1e <_svfprintf_r+0x1326>
   16b28:	e681      	b.n	1682e <_svfprintf_r+0x1036>
   16b2a:	9809      	ldr	r0, [sp, #36]	; 0x24
   16b2c:	4659      	mov	r1, fp
   16b2e:	aa37      	add	r2, sp, #220	; 0xdc
   16b30:	f7fe fdd4 	bl	156dc <__sprint_r>
   16b34:	2800      	cmp	r0, #0
   16b36:	f47e afad 	bne.w	15a94 <_svfprintf_r+0x29c>
   16b3a:	464b      	mov	r3, r9
   16b3c:	e577      	b.n	1662e <_svfprintf_r+0xe36>
   16b3e:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
   16b42:	3302      	adds	r3, #2
   16b44:	e636      	b.n	167b4 <_svfprintf_r+0xfbc>
   16b46:	f246 6c67 	movw	ip, #26215	; 0x6667
   16b4a:	f10d 00f7 	add.w	r0, sp, #247	; 0xf7
   16b4e:	f2c6 6c66 	movt	ip, #26214	; 0x6666
   16b52:	fb8c 2103 	smull	r2, r1, ip, r3
   16b56:	17da      	asrs	r2, r3, #31
   16b58:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
   16b5c:	eb02 0182 	add.w	r1, r2, r2, lsl #2
   16b60:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
   16b64:	4613      	mov	r3, r2
   16b66:	3130      	adds	r1, #48	; 0x30
   16b68:	2a09      	cmp	r2, #9
   16b6a:	f800 1d01 	strb.w	r1, [r0, #-1]!
   16b6e:	dcf0      	bgt.n	16b52 <_svfprintf_r+0x135a>
   16b70:	3330      	adds	r3, #48	; 0x30
   16b72:	1e42      	subs	r2, r0, #1
   16b74:	b2d9      	uxtb	r1, r3
   16b76:	f800 1c01 	strb.w	r1, [r0, #-1]
   16b7a:	9b07      	ldr	r3, [sp, #28]
   16b7c:	4293      	cmp	r3, r2
   16b7e:	bf98      	it	ls
   16b80:	f10d 01fa 	addls.w	r1, sp, #250	; 0xfa
   16b84:	f67f ae84 	bls.w	16890 <_svfprintf_r+0x1098>
   16b88:	4602      	mov	r2, r0
   16b8a:	f10d 03fb 	add.w	r3, sp, #251	; 0xfb
   16b8e:	e001      	b.n	16b94 <_svfprintf_r+0x139c>
   16b90:	f812 1b01 	ldrb.w	r1, [r2], #1
   16b94:	f803 1c01 	strb.w	r1, [r3, #-1]
   16b98:	4619      	mov	r1, r3
   16b9a:	9807      	ldr	r0, [sp, #28]
   16b9c:	3301      	adds	r3, #1
   16b9e:	4290      	cmp	r0, r2
   16ba0:	d8f6      	bhi.n	16b90 <_svfprintf_r+0x1398>
   16ba2:	e675      	b.n	16890 <_svfprintf_r+0x1098>
   16ba4:	202d      	movs	r0, #45	; 0x2d
   16ba6:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
   16baa:	9015      	str	r0, [sp, #84]	; 0x54
   16bac:	e5f2      	b.n	16794 <_svfprintf_r+0xf9c>
   16bae:	9942      	ldr	r1, [sp, #264]	; 0x108
   16bb0:	910e      	str	r1, [sp, #56]	; 0x38
   16bb2:	e657      	b.n	16864 <_svfprintf_r+0x106c>
   16bb4:	990e      	ldr	r1, [sp, #56]	; 0x38
   16bb6:	9818      	ldr	r0, [sp, #96]	; 0x60
   16bb8:	2900      	cmp	r1, #0
   16bba:	bfda      	itte	le
   16bbc:	9a0e      	ldrle	r2, [sp, #56]	; 0x38
   16bbe:	f1c2 0302 	rsble	r3, r2, #2
   16bc2:	2301      	movgt	r3, #1
   16bc4:	181b      	adds	r3, r3, r0
   16bc6:	2167      	movs	r1, #103	; 0x67
   16bc8:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
   16bcc:	930e      	str	r3, [sp, #56]	; 0x38
   16bce:	9114      	str	r1, [sp, #80]	; 0x50
   16bd0:	920b      	str	r2, [sp, #44]	; 0x2c
   16bd2:	e66d      	b.n	168b0 <_svfprintf_r+0x10b8>
   16bd4:	9842      	ldr	r0, [sp, #264]	; 0x108
   16bd6:	2800      	cmp	r0, #0
   16bd8:	900e      	str	r0, [sp, #56]	; 0x38
   16bda:	dd38      	ble.n	16c4e <_svfprintf_r+0x1456>
   16bdc:	f1b8 0f00 	cmp.w	r8, #0
   16be0:	d107      	bne.n	16bf2 <_svfprintf_r+0x13fa>
   16be2:	f01a 0f01 	tst.w	sl, #1
   16be6:	bf04      	itt	eq
   16be8:	ea20 71e0 	biceq.w	r1, r0, r0, asr #31
   16bec:	910b      	streq	r1, [sp, #44]	; 0x2c
   16bee:	f43f ae5f 	beq.w	168b0 <_svfprintf_r+0x10b8>
   16bf2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   16bf4:	2066      	movs	r0, #102	; 0x66
   16bf6:	9014      	str	r0, [sp, #80]	; 0x50
   16bf8:	1c53      	adds	r3, r2, #1
   16bfa:	4443      	add	r3, r8
   16bfc:	930e      	str	r3, [sp, #56]	; 0x38
   16bfe:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
   16c02:	910b      	str	r1, [sp, #44]	; 0x2c
   16c04:	e654      	b.n	168b0 <_svfprintf_r+0x10b8>
   16c06:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   16c08:	2367      	movs	r3, #103	; 0x67
   16c0a:	9314      	str	r3, [sp, #80]	; 0x50
   16c0c:	3201      	adds	r2, #1
   16c0e:	920e      	str	r2, [sp, #56]	; 0x38
   16c10:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
   16c14:	900b      	str	r0, [sp, #44]	; 0x2c
   16c16:	e64b      	b.n	168b0 <_svfprintf_r+0x10b8>
   16c18:	222d      	movs	r2, #45	; 0x2d
   16c1a:	425b      	negs	r3, r3
   16c1c:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
   16c20:	e62c      	b.n	1687c <_svfprintf_r+0x1084>
   16c22:	990a      	ldr	r1, [sp, #40]	; 0x28
   16c24:	781a      	ldrb	r2, [r3, #0]
   16c26:	f8d1 8000 	ldr.w	r8, [r1]
   16c2a:	3104      	adds	r1, #4
   16c2c:	910a      	str	r1, [sp, #40]	; 0x28
   16c2e:	f1b8 0f00 	cmp.w	r8, #0
   16c32:	bfb8      	it	lt
   16c34:	f04f 38ff 	movlt.w	r8, #4294967295
   16c38:	f7fe be47 	b.w	158ca <_svfprintf_r+0xd2>
   16c3c:	f01a 0f01 	tst.w	sl, #1
   16c40:	bf04      	itt	eq
   16c42:	ea21 73e1 	biceq.w	r3, r1, r1, asr #31
   16c46:	930b      	streq	r3, [sp, #44]	; 0x2c
   16c48:	f43f ae32 	beq.w	168b0 <_svfprintf_r+0x10b8>
   16c4c:	e62a      	b.n	168a4 <_svfprintf_r+0x10ac>
   16c4e:	f1b8 0f00 	cmp.w	r8, #0
   16c52:	d10e      	bne.n	16c72 <_svfprintf_r+0x147a>
   16c54:	f01a 0f01 	tst.w	sl, #1
   16c58:	d10b      	bne.n	16c72 <_svfprintf_r+0x147a>
   16c5a:	2201      	movs	r2, #1
   16c5c:	920b      	str	r2, [sp, #44]	; 0x2c
   16c5e:	920e      	str	r2, [sp, #56]	; 0x38
   16c60:	e626      	b.n	168b0 <_svfprintf_r+0x10b8>
   16c62:	9809      	ldr	r0, [sp, #36]	; 0x24
   16c64:	230c      	movs	r3, #12
   16c66:	f04f 31ff 	mov.w	r1, #4294967295
   16c6a:	910d      	str	r1, [sp, #52]	; 0x34
   16c6c:	6003      	str	r3, [r0, #0]
   16c6e:	f7fe bf1a 	b.w	15aa6 <_svfprintf_r+0x2ae>
   16c72:	f108 0302 	add.w	r3, r8, #2
   16c76:	2066      	movs	r0, #102	; 0x66
   16c78:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
   16c7c:	930e      	str	r3, [sp, #56]	; 0x38
   16c7e:	9014      	str	r0, [sp, #80]	; 0x50
   16c80:	910b      	str	r1, [sp, #44]	; 0x2c
   16c82:	e615      	b.n	168b0 <_svfprintf_r+0x10b8>
   16c84:	0000      	lsls	r0, r0, #0
	...

00016c88 <quorem>:
   16c88:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16c8c:	6903      	ldr	r3, [r0, #16]
   16c8e:	690e      	ldr	r6, [r1, #16]
   16c90:	4682      	mov	sl, r0
   16c92:	4689      	mov	r9, r1
   16c94:	429e      	cmp	r6, r3
   16c96:	f300 8083 	bgt.w	16da0 <quorem+0x118>
   16c9a:	1cf2      	adds	r2, r6, #3
   16c9c:	f101 0514 	add.w	r5, r1, #20
   16ca0:	f100 0414 	add.w	r4, r0, #20
   16ca4:	3e01      	subs	r6, #1
   16ca6:	0092      	lsls	r2, r2, #2
   16ca8:	188b      	adds	r3, r1, r2
   16caa:	1812      	adds	r2, r2, r0
   16cac:	f103 0804 	add.w	r8, r3, #4
   16cb0:	6859      	ldr	r1, [r3, #4]
   16cb2:	6850      	ldr	r0, [r2, #4]
   16cb4:	3101      	adds	r1, #1
   16cb6:	f003 f87f 	bl	19db8 <__aeabi_uidiv>
   16cba:	4607      	mov	r7, r0
   16cbc:	2800      	cmp	r0, #0
   16cbe:	d039      	beq.n	16d34 <quorem+0xac>
   16cc0:	2300      	movs	r3, #0
   16cc2:	469c      	mov	ip, r3
   16cc4:	461a      	mov	r2, r3
   16cc6:	58e9      	ldr	r1, [r5, r3]
   16cc8:	58e0      	ldr	r0, [r4, r3]
   16cca:	fa1f fe81 	uxth.w	lr, r1
   16cce:	ea4f 4b11 	mov.w	fp, r1, lsr #16
   16cd2:	b281      	uxth	r1, r0
   16cd4:	fb0e ce07 	mla	lr, lr, r7, ip
   16cd8:	1851      	adds	r1, r2, r1
   16cda:	fb0b fc07 	mul.w	ip, fp, r7
   16cde:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
   16ce2:	fa1f fe8e 	uxth.w	lr, lr
   16ce6:	ebce 0101 	rsb	r1, lr, r1
   16cea:	fa1f f28c 	uxth.w	r2, ip
   16cee:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
   16cf2:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
   16cf6:	fa1f fe81 	uxth.w	lr, r1
   16cfa:	eb02 4221 	add.w	r2, r2, r1, asr #16
   16cfe:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
   16d02:	50e1      	str	r1, [r4, r3]
   16d04:	3304      	adds	r3, #4
   16d06:	1412      	asrs	r2, r2, #16
   16d08:	1959      	adds	r1, r3, r5
   16d0a:	4588      	cmp	r8, r1
   16d0c:	d2db      	bcs.n	16cc6 <quorem+0x3e>
   16d0e:	1d32      	adds	r2, r6, #4
   16d10:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
   16d14:	6859      	ldr	r1, [r3, #4]
   16d16:	b969      	cbnz	r1, 16d34 <quorem+0xac>
   16d18:	429c      	cmp	r4, r3
   16d1a:	d209      	bcs.n	16d30 <quorem+0xa8>
   16d1c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
   16d20:	b112      	cbz	r2, 16d28 <quorem+0xa0>
   16d22:	e005      	b.n	16d30 <quorem+0xa8>
   16d24:	681a      	ldr	r2, [r3, #0]
   16d26:	b91a      	cbnz	r2, 16d30 <quorem+0xa8>
   16d28:	3b04      	subs	r3, #4
   16d2a:	3e01      	subs	r6, #1
   16d2c:	429c      	cmp	r4, r3
   16d2e:	d3f9      	bcc.n	16d24 <quorem+0x9c>
   16d30:	f8ca 6010 	str.w	r6, [sl, #16]
   16d34:	4649      	mov	r1, r9
   16d36:	4650      	mov	r0, sl
   16d38:	f002 f834 	bl	18da4 <__mcmp>
   16d3c:	2800      	cmp	r0, #0
   16d3e:	db2c      	blt.n	16d9a <quorem+0x112>
   16d40:	2300      	movs	r3, #0
   16d42:	3701      	adds	r7, #1
   16d44:	469c      	mov	ip, r3
   16d46:	58ea      	ldr	r2, [r5, r3]
   16d48:	58e0      	ldr	r0, [r4, r3]
   16d4a:	b291      	uxth	r1, r2
   16d4c:	0c12      	lsrs	r2, r2, #16
   16d4e:	fa1f f980 	uxth.w	r9, r0
   16d52:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
   16d56:	ebc1 0109 	rsb	r1, r1, r9
   16d5a:	4461      	add	r1, ip
   16d5c:	eb02 4221 	add.w	r2, r2, r1, asr #16
   16d60:	b289      	uxth	r1, r1
   16d62:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
   16d66:	50e1      	str	r1, [r4, r3]
   16d68:	3304      	adds	r3, #4
   16d6a:	ea4f 4c22 	mov.w	ip, r2, asr #16
   16d6e:	195a      	adds	r2, r3, r5
   16d70:	4590      	cmp	r8, r2
   16d72:	d2e8      	bcs.n	16d46 <quorem+0xbe>
   16d74:	1d32      	adds	r2, r6, #4
   16d76:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
   16d7a:	6859      	ldr	r1, [r3, #4]
   16d7c:	b969      	cbnz	r1, 16d9a <quorem+0x112>
   16d7e:	429c      	cmp	r4, r3
   16d80:	d209      	bcs.n	16d96 <quorem+0x10e>
   16d82:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
   16d86:	b112      	cbz	r2, 16d8e <quorem+0x106>
   16d88:	e005      	b.n	16d96 <quorem+0x10e>
   16d8a:	681a      	ldr	r2, [r3, #0]
   16d8c:	b91a      	cbnz	r2, 16d96 <quorem+0x10e>
   16d8e:	3b04      	subs	r3, #4
   16d90:	3e01      	subs	r6, #1
   16d92:	429c      	cmp	r4, r3
   16d94:	d3f9      	bcc.n	16d8a <quorem+0x102>
   16d96:	f8ca 6010 	str.w	r6, [sl, #16]
   16d9a:	4638      	mov	r0, r7
   16d9c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16da0:	2000      	movs	r0, #0
   16da2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16da6:	bf00      	nop

00016da8 <_dtoa_r>:
   16da8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16dac:	6a46      	ldr	r6, [r0, #36]	; 0x24
   16dae:	b0a1      	sub	sp, #132	; 0x84
   16db0:	4604      	mov	r4, r0
   16db2:	4690      	mov	r8, r2
   16db4:	4699      	mov	r9, r3
   16db6:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
   16db8:	2e00      	cmp	r6, #0
   16dba:	f000 8423 	beq.w	17604 <_dtoa_r+0x85c>
   16dbe:	6832      	ldr	r2, [r6, #0]
   16dc0:	b182      	cbz	r2, 16de4 <_dtoa_r+0x3c>
   16dc2:	6a61      	ldr	r1, [r4, #36]	; 0x24
   16dc4:	f04f 0c01 	mov.w	ip, #1
   16dc8:	6876      	ldr	r6, [r6, #4]
   16dca:	4620      	mov	r0, r4
   16dcc:	680b      	ldr	r3, [r1, #0]
   16dce:	6056      	str	r6, [r2, #4]
   16dd0:	684a      	ldr	r2, [r1, #4]
   16dd2:	4619      	mov	r1, r3
   16dd4:	fa0c f202 	lsl.w	r2, ip, r2
   16dd8:	609a      	str	r2, [r3, #8]
   16dda:	f002 f91d 	bl	19018 <_Bfree>
   16dde:	6a63      	ldr	r3, [r4, #36]	; 0x24
   16de0:	2200      	movs	r2, #0
   16de2:	601a      	str	r2, [r3, #0]
   16de4:	f1b9 0600 	subs.w	r6, r9, #0
   16de8:	db38      	blt.n	16e5c <_dtoa_r+0xb4>
   16dea:	2300      	movs	r3, #0
   16dec:	602b      	str	r3, [r5, #0]
   16dee:	f240 0300 	movw	r3, #0
   16df2:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
   16df6:	461a      	mov	r2, r3
   16df8:	ea06 0303 	and.w	r3, r6, r3
   16dfc:	4293      	cmp	r3, r2
   16dfe:	d017      	beq.n	16e30 <_dtoa_r+0x88>
   16e00:	2200      	movs	r2, #0
   16e02:	2300      	movs	r3, #0
   16e04:	4640      	mov	r0, r8
   16e06:	4649      	mov	r1, r9
   16e08:	e9cd 8906 	strd	r8, r9, [sp, #24]
   16e0c:	f003 f968 	bl	1a0e0 <__aeabi_dcmpeq>
   16e10:	2800      	cmp	r0, #0
   16e12:	d029      	beq.n	16e68 <_dtoa_r+0xc0>
   16e14:	982c      	ldr	r0, [sp, #176]	; 0xb0
   16e16:	2301      	movs	r3, #1
   16e18:	992e      	ldr	r1, [sp, #184]	; 0xb8
   16e1a:	6003      	str	r3, [r0, #0]
   16e1c:	2900      	cmp	r1, #0
   16e1e:	f000 80d0 	beq.w	16fc2 <_dtoa_r+0x21a>
   16e22:	4b79      	ldr	r3, [pc, #484]	; (17008 <_dtoa_r+0x260>)
   16e24:	1e58      	subs	r0, r3, #1
   16e26:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
   16e28:	6013      	str	r3, [r2, #0]
   16e2a:	b021      	add	sp, #132	; 0x84
   16e2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16e30:	982c      	ldr	r0, [sp, #176]	; 0xb0
   16e32:	f242 730f 	movw	r3, #9999	; 0x270f
   16e36:	6003      	str	r3, [r0, #0]
   16e38:	f1b8 0f00 	cmp.w	r8, #0
   16e3c:	f000 8095 	beq.w	16f6a <_dtoa_r+0x1c2>
   16e40:	f646 0048 	movw	r0, #26696	; 0x6848
   16e44:	f2c0 0002 	movt	r0, #2
   16e48:	992e      	ldr	r1, [sp, #184]	; 0xb8
   16e4a:	2900      	cmp	r1, #0
   16e4c:	d0ed      	beq.n	16e2a <_dtoa_r+0x82>
   16e4e:	78c2      	ldrb	r2, [r0, #3]
   16e50:	1cc3      	adds	r3, r0, #3
   16e52:	2a00      	cmp	r2, #0
   16e54:	d0e7      	beq.n	16e26 <_dtoa_r+0x7e>
   16e56:	f100 0308 	add.w	r3, r0, #8
   16e5a:	e7e4      	b.n	16e26 <_dtoa_r+0x7e>
   16e5c:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
   16e60:	2301      	movs	r3, #1
   16e62:	46b1      	mov	r9, r6
   16e64:	602b      	str	r3, [r5, #0]
   16e66:	e7c2      	b.n	16dee <_dtoa_r+0x46>
   16e68:	4620      	mov	r0, r4
   16e6a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
   16e6e:	a91e      	add	r1, sp, #120	; 0x78
   16e70:	9100      	str	r1, [sp, #0]
   16e72:	a91f      	add	r1, sp, #124	; 0x7c
   16e74:	9101      	str	r1, [sp, #4]
   16e76:	f002 f921 	bl	190bc <__d2b>
   16e7a:	f3c6 550a 	ubfx	r5, r6, #20, #11
   16e7e:	4683      	mov	fp, r0
   16e80:	2d00      	cmp	r5, #0
   16e82:	d07e      	beq.n	16f82 <_dtoa_r+0x1da>
   16e84:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   16e88:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
   16e8c:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
   16e8e:	3d07      	subs	r5, #7
   16e90:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
   16e94:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   16e98:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
   16e9c:	2300      	movs	r3, #0
   16e9e:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
   16ea2:	9319      	str	r3, [sp, #100]	; 0x64
   16ea4:	f240 0300 	movw	r3, #0
   16ea8:	2200      	movs	r2, #0
   16eaa:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
   16eae:	f7fd f99d 	bl	141ec <__aeabi_dsub>
   16eb2:	a34f      	add	r3, pc, #316	; (adr r3, 16ff0 <_dtoa_r+0x248>)
   16eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
   16eb8:	f7fd fb4c 	bl	14554 <__aeabi_dmul>
   16ebc:	a34e      	add	r3, pc, #312	; (adr r3, 16ff8 <_dtoa_r+0x250>)
   16ebe:	e9d3 2300 	ldrd	r2, r3, [r3]
   16ec2:	f7fd f995 	bl	141f0 <__adddf3>
   16ec6:	e9cd 0108 	strd	r0, r1, [sp, #32]
   16eca:	4628      	mov	r0, r5
   16ecc:	f7fd fadc 	bl	14488 <__aeabi_i2d>
   16ed0:	a34b      	add	r3, pc, #300	; (adr r3, 17000 <_dtoa_r+0x258>)
   16ed2:	e9d3 2300 	ldrd	r2, r3, [r3]
   16ed6:	f7fd fb3d 	bl	14554 <__aeabi_dmul>
   16eda:	4602      	mov	r2, r0
   16edc:	460b      	mov	r3, r1
   16ede:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   16ee2:	f7fd f985 	bl	141f0 <__adddf3>
   16ee6:	e9cd 0108 	strd	r0, r1, [sp, #32]
   16eea:	f003 f92b 	bl	1a144 <__aeabi_d2iz>
   16eee:	2200      	movs	r2, #0
   16ef0:	2300      	movs	r3, #0
   16ef2:	4606      	mov	r6, r0
   16ef4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   16ef8:	f003 f8fc 	bl	1a0f4 <__aeabi_dcmplt>
   16efc:	b140      	cbz	r0, 16f10 <_dtoa_r+0x168>
   16efe:	4630      	mov	r0, r6
   16f00:	f7fd fac2 	bl	14488 <__aeabi_i2d>
   16f04:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   16f08:	f003 f8ea 	bl	1a0e0 <__aeabi_dcmpeq>
   16f0c:	b900      	cbnz	r0, 16f10 <_dtoa_r+0x168>
   16f0e:	3e01      	subs	r6, #1
   16f10:	2e16      	cmp	r6, #22
   16f12:	d95b      	bls.n	16fcc <_dtoa_r+0x224>
   16f14:	2301      	movs	r3, #1
   16f16:	9318      	str	r3, [sp, #96]	; 0x60
   16f18:	3f01      	subs	r7, #1
   16f1a:	ebb7 0a05 	subs.w	sl, r7, r5
   16f1e:	bf42      	ittt	mi
   16f20:	f1ca 0a00 	rsbmi	sl, sl, #0
   16f24:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
   16f28:	f04f 0a00 	movmi.w	sl, #0
   16f2c:	d401      	bmi.n	16f32 <_dtoa_r+0x18a>
   16f2e:	2200      	movs	r2, #0
   16f30:	920f      	str	r2, [sp, #60]	; 0x3c
   16f32:	2e00      	cmp	r6, #0
   16f34:	f2c0 8371 	blt.w	1761a <_dtoa_r+0x872>
   16f38:	44b2      	add	sl, r6
   16f3a:	2300      	movs	r3, #0
   16f3c:	9617      	str	r6, [sp, #92]	; 0x5c
   16f3e:	9315      	str	r3, [sp, #84]	; 0x54
   16f40:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
   16f42:	2b09      	cmp	r3, #9
   16f44:	d862      	bhi.n	1700c <_dtoa_r+0x264>
   16f46:	2b05      	cmp	r3, #5
   16f48:	f340 8677 	ble.w	17c3a <_dtoa_r+0xe92>
   16f4c:	982a      	ldr	r0, [sp, #168]	; 0xa8
   16f4e:	2700      	movs	r7, #0
   16f50:	3804      	subs	r0, #4
   16f52:	902a      	str	r0, [sp, #168]	; 0xa8
   16f54:	992a      	ldr	r1, [sp, #168]	; 0xa8
   16f56:	1e8b      	subs	r3, r1, #2
   16f58:	2b03      	cmp	r3, #3
   16f5a:	f200 83dd 	bhi.w	17718 <_dtoa_r+0x970>
   16f5e:	e8df f013 	tbh	[pc, r3, lsl #1]
   16f62:	03a5      	.short	0x03a5
   16f64:	03d503d8 	.word	0x03d503d8
   16f68:	03c4      	.short	0x03c4
   16f6a:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
   16f6e:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
   16f72:	2e00      	cmp	r6, #0
   16f74:	f47f af64 	bne.w	16e40 <_dtoa_r+0x98>
   16f78:	f646 003c 	movw	r0, #26684	; 0x683c
   16f7c:	f2c0 0002 	movt	r0, #2
   16f80:	e762      	b.n	16e48 <_dtoa_r+0xa0>
   16f82:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
   16f84:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   16f86:	18fb      	adds	r3, r7, r3
   16f88:	f503 6386 	add.w	r3, r3, #1072	; 0x430
   16f8c:	1c9d      	adds	r5, r3, #2
   16f8e:	2d20      	cmp	r5, #32
   16f90:	bfdc      	itt	le
   16f92:	f1c5 0020 	rsble	r0, r5, #32
   16f96:	fa08 f000 	lslle.w	r0, r8, r0
   16f9a:	dd08      	ble.n	16fae <_dtoa_r+0x206>
   16f9c:	3b1e      	subs	r3, #30
   16f9e:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
   16fa2:	fa16 f202 	lsls.w	r2, r6, r2
   16fa6:	fa28 f303 	lsr.w	r3, r8, r3
   16faa:	ea42 0003 	orr.w	r0, r2, r3
   16fae:	f7fd fa5b 	bl	14468 <__aeabi_ui2d>
   16fb2:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
   16fb6:	2201      	movs	r2, #1
   16fb8:	3d03      	subs	r5, #3
   16fba:	9219      	str	r2, [sp, #100]	; 0x64
   16fbc:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
   16fc0:	e770      	b.n	16ea4 <_dtoa_r+0xfc>
   16fc2:	f646 0038 	movw	r0, #26680	; 0x6838
   16fc6:	f2c0 0002 	movt	r0, #2
   16fca:	e72e      	b.n	16e2a <_dtoa_r+0x82>
   16fcc:	f646 0390 	movw	r3, #26768	; 0x6890
   16fd0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   16fd4:	f2c0 0302 	movt	r3, #2
   16fd8:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
   16fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
   16fe0:	f003 f888 	bl	1a0f4 <__aeabi_dcmplt>
   16fe4:	2800      	cmp	r0, #0
   16fe6:	f040 8320 	bne.w	1762a <_dtoa_r+0x882>
   16fea:	9018      	str	r0, [sp, #96]	; 0x60
   16fec:	e794      	b.n	16f18 <_dtoa_r+0x170>
   16fee:	bf00      	nop
   16ff0:	636f4361 	.word	0x636f4361
   16ff4:	3fd287a7 	.word	0x3fd287a7
   16ff8:	8b60c8b3 	.word	0x8b60c8b3
   16ffc:	3fc68a28 	.word	0x3fc68a28
   17000:	509f79fb 	.word	0x509f79fb
   17004:	3fd34413 	.word	0x3fd34413
   17008:	00026839 	.word	0x00026839
   1700c:	2300      	movs	r3, #0
   1700e:	f04f 30ff 	mov.w	r0, #4294967295
   17012:	461f      	mov	r7, r3
   17014:	2101      	movs	r1, #1
   17016:	932a      	str	r3, [sp, #168]	; 0xa8
   17018:	9011      	str	r0, [sp, #68]	; 0x44
   1701a:	9116      	str	r1, [sp, #88]	; 0x58
   1701c:	9008      	str	r0, [sp, #32]
   1701e:	932b      	str	r3, [sp, #172]	; 0xac
   17020:	6a65      	ldr	r5, [r4, #36]	; 0x24
   17022:	2300      	movs	r3, #0
   17024:	606b      	str	r3, [r5, #4]
   17026:	4620      	mov	r0, r4
   17028:	6869      	ldr	r1, [r5, #4]
   1702a:	f002 f811 	bl	19050 <_Balloc>
   1702e:	6a63      	ldr	r3, [r4, #36]	; 0x24
   17030:	6028      	str	r0, [r5, #0]
   17032:	681b      	ldr	r3, [r3, #0]
   17034:	9310      	str	r3, [sp, #64]	; 0x40
   17036:	2f00      	cmp	r7, #0
   17038:	f000 815b 	beq.w	172f2 <_dtoa_r+0x54a>
   1703c:	2e00      	cmp	r6, #0
   1703e:	f340 842a 	ble.w	17896 <_dtoa_r+0xaee>
   17042:	f646 0390 	movw	r3, #26768	; 0x6890
   17046:	f006 020f 	and.w	r2, r6, #15
   1704a:	f2c0 0302 	movt	r3, #2
   1704e:	1135      	asrs	r5, r6, #4
   17050:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   17054:	f015 0f10 	tst.w	r5, #16
   17058:	e9d3 0100 	ldrd	r0, r1, [r3]
   1705c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   17060:	f000 82e7 	beq.w	17632 <_dtoa_r+0x88a>
   17064:	f646 1368 	movw	r3, #26984	; 0x6968
   17068:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   1706c:	f2c0 0302 	movt	r3, #2
   17070:	f005 050f 	and.w	r5, r5, #15
   17074:	f04f 0803 	mov.w	r8, #3
   17078:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
   1707c:	f7fd fb94 	bl	147a8 <__aeabi_ddiv>
   17080:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
   17084:	b1bd      	cbz	r5, 170b6 <_dtoa_r+0x30e>
   17086:	f646 1768 	movw	r7, #26984	; 0x6968
   1708a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   1708e:	f2c0 0702 	movt	r7, #2
   17092:	f015 0f01 	tst.w	r5, #1
   17096:	4610      	mov	r0, r2
   17098:	4619      	mov	r1, r3
   1709a:	d007      	beq.n	170ac <_dtoa_r+0x304>
   1709c:	e9d7 2300 	ldrd	r2, r3, [r7]
   170a0:	f108 0801 	add.w	r8, r8, #1
   170a4:	f7fd fa56 	bl	14554 <__aeabi_dmul>
   170a8:	4602      	mov	r2, r0
   170aa:	460b      	mov	r3, r1
   170ac:	3708      	adds	r7, #8
   170ae:	106d      	asrs	r5, r5, #1
   170b0:	d1ef      	bne.n	17092 <_dtoa_r+0x2ea>
   170b2:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
   170b6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   170ba:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
   170be:	f7fd fb73 	bl	147a8 <__aeabi_ddiv>
   170c2:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   170c6:	9918      	ldr	r1, [sp, #96]	; 0x60
   170c8:	2900      	cmp	r1, #0
   170ca:	f000 80de 	beq.w	1728a <_dtoa_r+0x4e2>
   170ce:	f240 0300 	movw	r3, #0
   170d2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   170d6:	2200      	movs	r2, #0
   170d8:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   170dc:	f04f 0500 	mov.w	r5, #0
   170e0:	f003 f808 	bl	1a0f4 <__aeabi_dcmplt>
   170e4:	b108      	cbz	r0, 170ea <_dtoa_r+0x342>
   170e6:	f04f 0501 	mov.w	r5, #1
   170ea:	9a08      	ldr	r2, [sp, #32]
   170ec:	2a00      	cmp	r2, #0
   170ee:	bfd4      	ite	le
   170f0:	2500      	movle	r5, #0
   170f2:	f005 0501 	andgt.w	r5, r5, #1
   170f6:	2d00      	cmp	r5, #0
   170f8:	f000 80c7 	beq.w	1728a <_dtoa_r+0x4e2>
   170fc:	9b11      	ldr	r3, [sp, #68]	; 0x44
   170fe:	2b00      	cmp	r3, #0
   17100:	f340 80f5 	ble.w	172ee <_dtoa_r+0x546>
   17104:	f240 0300 	movw	r3, #0
   17108:	2200      	movs	r2, #0
   1710a:	f2c4 0324 	movt	r3, #16420	; 0x4024
   1710e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   17112:	f7fd fa1f 	bl	14554 <__aeabi_dmul>
   17116:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   1711a:	f108 0001 	add.w	r0, r8, #1
   1711e:	1e71      	subs	r1, r6, #1
   17120:	9112      	str	r1, [sp, #72]	; 0x48
   17122:	f7fd f9b1 	bl	14488 <__aeabi_i2d>
   17126:	4602      	mov	r2, r0
   17128:	460b      	mov	r3, r1
   1712a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   1712e:	f7fd fa11 	bl	14554 <__aeabi_dmul>
   17132:	f240 0300 	movw	r3, #0
   17136:	2200      	movs	r2, #0
   17138:	f2c4 031c 	movt	r3, #16412	; 0x401c
   1713c:	f7fd f858 	bl	141f0 <__adddf3>
   17140:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
   17144:	4680      	mov	r8, r0
   17146:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
   1714a:	9b16      	ldr	r3, [sp, #88]	; 0x58
   1714c:	2b00      	cmp	r3, #0
   1714e:	f000 83ad 	beq.w	178ac <_dtoa_r+0xb04>
   17152:	f646 0390 	movw	r3, #26768	; 0x6890
   17156:	f240 0100 	movw	r1, #0
   1715a:	f2c0 0302 	movt	r3, #2
   1715e:	2000      	movs	r0, #0
   17160:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
   17164:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
   17168:	f8cd c00c 	str.w	ip, [sp, #12]
   1716c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
   17170:	f7fd fb1a 	bl	147a8 <__aeabi_ddiv>
   17174:	4642      	mov	r2, r8
   17176:	464b      	mov	r3, r9
   17178:	9d10      	ldr	r5, [sp, #64]	; 0x40
   1717a:	f7fd f837 	bl	141ec <__aeabi_dsub>
   1717e:	4680      	mov	r8, r0
   17180:	4689      	mov	r9, r1
   17182:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   17186:	f002 ffdd 	bl	1a144 <__aeabi_d2iz>
   1718a:	4607      	mov	r7, r0
   1718c:	f7fd f97c 	bl	14488 <__aeabi_i2d>
   17190:	4602      	mov	r2, r0
   17192:	460b      	mov	r3, r1
   17194:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   17198:	f7fd f828 	bl	141ec <__aeabi_dsub>
   1719c:	f107 0330 	add.w	r3, r7, #48	; 0x30
   171a0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   171a4:	4640      	mov	r0, r8
   171a6:	f805 3b01 	strb.w	r3, [r5], #1
   171aa:	4649      	mov	r1, r9
   171ac:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   171b0:	f002 ffbe 	bl	1a130 <__aeabi_dcmpgt>
   171b4:	2800      	cmp	r0, #0
   171b6:	f040 8213 	bne.w	175e0 <_dtoa_r+0x838>
   171ba:	f240 0100 	movw	r1, #0
   171be:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   171c2:	2000      	movs	r0, #0
   171c4:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
   171c8:	f7fd f810 	bl	141ec <__aeabi_dsub>
   171cc:	4602      	mov	r2, r0
   171ce:	460b      	mov	r3, r1
   171d0:	4640      	mov	r0, r8
   171d2:	4649      	mov	r1, r9
   171d4:	f002 ffac 	bl	1a130 <__aeabi_dcmpgt>
   171d8:	f8dd c00c 	ldr.w	ip, [sp, #12]
   171dc:	2800      	cmp	r0, #0
   171de:	f040 83e7 	bne.w	179b0 <_dtoa_r+0xc08>
   171e2:	f1bc 0f01 	cmp.w	ip, #1
   171e6:	f340 8082 	ble.w	172ee <_dtoa_r+0x546>
   171ea:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
   171ee:	2701      	movs	r7, #1
   171f0:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
   171f4:	961d      	str	r6, [sp, #116]	; 0x74
   171f6:	4666      	mov	r6, ip
   171f8:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
   171fc:	940c      	str	r4, [sp, #48]	; 0x30
   171fe:	e010      	b.n	17222 <_dtoa_r+0x47a>
   17200:	f240 0100 	movw	r1, #0
   17204:	2000      	movs	r0, #0
   17206:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
   1720a:	f7fc ffef 	bl	141ec <__aeabi_dsub>
   1720e:	4642      	mov	r2, r8
   17210:	464b      	mov	r3, r9
   17212:	f002 ff6f 	bl	1a0f4 <__aeabi_dcmplt>
   17216:	2800      	cmp	r0, #0
   17218:	f040 83c7 	bne.w	179aa <_dtoa_r+0xc02>
   1721c:	42b7      	cmp	r7, r6
   1721e:	f280 848b 	bge.w	17b38 <_dtoa_r+0xd90>
   17222:	f240 0300 	movw	r3, #0
   17226:	4640      	mov	r0, r8
   17228:	4649      	mov	r1, r9
   1722a:	2200      	movs	r2, #0
   1722c:	f2c4 0324 	movt	r3, #16420	; 0x4024
   17230:	3501      	adds	r5, #1
   17232:	f7fd f98f 	bl	14554 <__aeabi_dmul>
   17236:	f240 0300 	movw	r3, #0
   1723a:	2200      	movs	r2, #0
   1723c:	f2c4 0324 	movt	r3, #16420	; 0x4024
   17240:	4680      	mov	r8, r0
   17242:	4689      	mov	r9, r1
   17244:	4650      	mov	r0, sl
   17246:	4659      	mov	r1, fp
   17248:	f7fd f984 	bl	14554 <__aeabi_dmul>
   1724c:	468b      	mov	fp, r1
   1724e:	4682      	mov	sl, r0
   17250:	f002 ff78 	bl	1a144 <__aeabi_d2iz>
   17254:	4604      	mov	r4, r0
   17256:	f7fd f917 	bl	14488 <__aeabi_i2d>
   1725a:	3430      	adds	r4, #48	; 0x30
   1725c:	4602      	mov	r2, r0
   1725e:	460b      	mov	r3, r1
   17260:	4650      	mov	r0, sl
   17262:	4659      	mov	r1, fp
   17264:	f7fc ffc2 	bl	141ec <__aeabi_dsub>
   17268:	9a10      	ldr	r2, [sp, #64]	; 0x40
   1726a:	464b      	mov	r3, r9
   1726c:	55d4      	strb	r4, [r2, r7]
   1726e:	4642      	mov	r2, r8
   17270:	3701      	adds	r7, #1
   17272:	4682      	mov	sl, r0
   17274:	468b      	mov	fp, r1
   17276:	f002 ff3d 	bl	1a0f4 <__aeabi_dcmplt>
   1727a:	4652      	mov	r2, sl
   1727c:	465b      	mov	r3, fp
   1727e:	2800      	cmp	r0, #0
   17280:	d0be      	beq.n	17200 <_dtoa_r+0x458>
   17282:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
   17286:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   17288:	e1aa      	b.n	175e0 <_dtoa_r+0x838>
   1728a:	4640      	mov	r0, r8
   1728c:	f7fd f8fc 	bl	14488 <__aeabi_i2d>
   17290:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   17294:	f7fd f95e 	bl	14554 <__aeabi_dmul>
   17298:	f240 0300 	movw	r3, #0
   1729c:	2200      	movs	r2, #0
   1729e:	f2c4 031c 	movt	r3, #16412	; 0x401c
   172a2:	f7fc ffa5 	bl	141f0 <__adddf3>
   172a6:	9a08      	ldr	r2, [sp, #32]
   172a8:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
   172ac:	4680      	mov	r8, r0
   172ae:	46a9      	mov	r9, r5
   172b0:	2a00      	cmp	r2, #0
   172b2:	f040 82ec 	bne.w	1788e <_dtoa_r+0xae6>
   172b6:	f240 0300 	movw	r3, #0
   172ba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   172be:	2200      	movs	r2, #0
   172c0:	f2c4 0314 	movt	r3, #16404	; 0x4014
   172c4:	f7fc ff92 	bl	141ec <__aeabi_dsub>
   172c8:	4642      	mov	r2, r8
   172ca:	462b      	mov	r3, r5
   172cc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   172d0:	f002 ff2e 	bl	1a130 <__aeabi_dcmpgt>
   172d4:	2800      	cmp	r0, #0
   172d6:	f040 824a 	bne.w	1776e <_dtoa_r+0x9c6>
   172da:	4642      	mov	r2, r8
   172dc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   172e0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
   172e4:	f002 ff06 	bl	1a0f4 <__aeabi_dcmplt>
   172e8:	2800      	cmp	r0, #0
   172ea:	f040 81d5 	bne.w	17698 <_dtoa_r+0x8f0>
   172ee:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
   172f2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   172f4:	ea6f 0703 	mvn.w	r7, r3
   172f8:	ea4f 77d7 	mov.w	r7, r7, lsr #31
   172fc:	2e0e      	cmp	r6, #14
   172fe:	bfcc      	ite	gt
   17300:	2700      	movgt	r7, #0
   17302:	f007 0701 	andle.w	r7, r7, #1
   17306:	2f00      	cmp	r7, #0
   17308:	f000 80b7 	beq.w	1747a <_dtoa_r+0x6d2>
   1730c:	982b      	ldr	r0, [sp, #172]	; 0xac
   1730e:	f646 0390 	movw	r3, #26768	; 0x6890
   17312:	f2c0 0302 	movt	r3, #2
   17316:	9908      	ldr	r1, [sp, #32]
   17318:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
   1731c:	0fc2      	lsrs	r2, r0, #31
   1731e:	2900      	cmp	r1, #0
   17320:	bfcc      	ite	gt
   17322:	2200      	movgt	r2, #0
   17324:	f002 0201 	andle.w	r2, r2, #1
   17328:	e9d3 0100 	ldrd	r0, r1, [r3]
   1732c:	e9cd 0104 	strd	r0, r1, [sp, #16]
   17330:	2a00      	cmp	r2, #0
   17332:	f040 81a0 	bne.w	17676 <_dtoa_r+0x8ce>
   17336:	4602      	mov	r2, r0
   17338:	460b      	mov	r3, r1
   1733a:	4640      	mov	r0, r8
   1733c:	4649      	mov	r1, r9
   1733e:	f7fd fa33 	bl	147a8 <__aeabi_ddiv>
   17342:	9d10      	ldr	r5, [sp, #64]	; 0x40
   17344:	f002 fefe 	bl	1a144 <__aeabi_d2iz>
   17348:	4682      	mov	sl, r0
   1734a:	f7fd f89d 	bl	14488 <__aeabi_i2d>
   1734e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   17352:	f7fd f8ff 	bl	14554 <__aeabi_dmul>
   17356:	4602      	mov	r2, r0
   17358:	460b      	mov	r3, r1
   1735a:	4640      	mov	r0, r8
   1735c:	4649      	mov	r1, r9
   1735e:	f7fc ff45 	bl	141ec <__aeabi_dsub>
   17362:	f10a 0330 	add.w	r3, sl, #48	; 0x30
   17366:	f805 3b01 	strb.w	r3, [r5], #1
   1736a:	9a08      	ldr	r2, [sp, #32]
   1736c:	2a01      	cmp	r2, #1
   1736e:	4680      	mov	r8, r0
   17370:	4689      	mov	r9, r1
   17372:	d052      	beq.n	1741a <_dtoa_r+0x672>
   17374:	f240 0300 	movw	r3, #0
   17378:	2200      	movs	r2, #0
   1737a:	f2c4 0324 	movt	r3, #16420	; 0x4024
   1737e:	f7fd f8e9 	bl	14554 <__aeabi_dmul>
   17382:	2200      	movs	r2, #0
   17384:	2300      	movs	r3, #0
   17386:	e9cd 0106 	strd	r0, r1, [sp, #24]
   1738a:	f002 fea9 	bl	1a0e0 <__aeabi_dcmpeq>
   1738e:	2800      	cmp	r0, #0
   17390:	f040 81eb 	bne.w	1776a <_dtoa_r+0x9c2>
   17394:	9810      	ldr	r0, [sp, #64]	; 0x40
   17396:	f04f 0801 	mov.w	r8, #1
   1739a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
   1739e:	46a3      	mov	fp, r4
   173a0:	1c87      	adds	r7, r0, #2
   173a2:	960f      	str	r6, [sp, #60]	; 0x3c
   173a4:	f8dd 9020 	ldr.w	r9, [sp, #32]
   173a8:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
   173ac:	e00a      	b.n	173c4 <_dtoa_r+0x61c>
   173ae:	f7fd f8d1 	bl	14554 <__aeabi_dmul>
   173b2:	2200      	movs	r2, #0
   173b4:	2300      	movs	r3, #0
   173b6:	4604      	mov	r4, r0
   173b8:	460d      	mov	r5, r1
   173ba:	f002 fe91 	bl	1a0e0 <__aeabi_dcmpeq>
   173be:	2800      	cmp	r0, #0
   173c0:	f040 81ce 	bne.w	17760 <_dtoa_r+0x9b8>
   173c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   173c8:	4620      	mov	r0, r4
   173ca:	4629      	mov	r1, r5
   173cc:	f108 0801 	add.w	r8, r8, #1
   173d0:	f7fd f9ea 	bl	147a8 <__aeabi_ddiv>
   173d4:	463e      	mov	r6, r7
   173d6:	f002 feb5 	bl	1a144 <__aeabi_d2iz>
   173da:	4682      	mov	sl, r0
   173dc:	f7fd f854 	bl	14488 <__aeabi_i2d>
   173e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   173e4:	f7fd f8b6 	bl	14554 <__aeabi_dmul>
   173e8:	4602      	mov	r2, r0
   173ea:	460b      	mov	r3, r1
   173ec:	4620      	mov	r0, r4
   173ee:	4629      	mov	r1, r5
   173f0:	f7fc fefc 	bl	141ec <__aeabi_dsub>
   173f4:	2200      	movs	r2, #0
   173f6:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
   173fa:	f807 cc01 	strb.w	ip, [r7, #-1]
   173fe:	3701      	adds	r7, #1
   17400:	45c1      	cmp	r9, r8
   17402:	f240 0300 	movw	r3, #0
   17406:	f2c4 0324 	movt	r3, #16420	; 0x4024
   1740a:	d1d0      	bne.n	173ae <_dtoa_r+0x606>
   1740c:	4635      	mov	r5, r6
   1740e:	465c      	mov	r4, fp
   17410:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
   17412:	4680      	mov	r8, r0
   17414:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
   17418:	4689      	mov	r9, r1
   1741a:	4642      	mov	r2, r8
   1741c:	464b      	mov	r3, r9
   1741e:	4640      	mov	r0, r8
   17420:	4649      	mov	r1, r9
   17422:	f7fc fee5 	bl	141f0 <__adddf3>
   17426:	4680      	mov	r8, r0
   17428:	4689      	mov	r9, r1
   1742a:	4642      	mov	r2, r8
   1742c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   17430:	464b      	mov	r3, r9
   17432:	f002 fe5f 	bl	1a0f4 <__aeabi_dcmplt>
   17436:	b960      	cbnz	r0, 17452 <_dtoa_r+0x6aa>
   17438:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   1743c:	4642      	mov	r2, r8
   1743e:	464b      	mov	r3, r9
   17440:	f002 fe4e 	bl	1a0e0 <__aeabi_dcmpeq>
   17444:	2800      	cmp	r0, #0
   17446:	f000 8190 	beq.w	1776a <_dtoa_r+0x9c2>
   1744a:	f01a 0f01 	tst.w	sl, #1
   1744e:	f000 818c 	beq.w	1776a <_dtoa_r+0x9c2>
   17452:	9910      	ldr	r1, [sp, #64]	; 0x40
   17454:	e000      	b.n	17458 <_dtoa_r+0x6b0>
   17456:	461d      	mov	r5, r3
   17458:	f815 2c01 	ldrb.w	r2, [r5, #-1]
   1745c:	1e6b      	subs	r3, r5, #1
   1745e:	2a39      	cmp	r2, #57	; 0x39
   17460:	f040 8367 	bne.w	17b32 <_dtoa_r+0xd8a>
   17464:	428b      	cmp	r3, r1
   17466:	d1f6      	bne.n	17456 <_dtoa_r+0x6ae>
   17468:	9910      	ldr	r1, [sp, #64]	; 0x40
   1746a:	2330      	movs	r3, #48	; 0x30
   1746c:	3601      	adds	r6, #1
   1746e:	2231      	movs	r2, #49	; 0x31
   17470:	700b      	strb	r3, [r1, #0]
   17472:	9b10      	ldr	r3, [sp, #64]	; 0x40
   17474:	701a      	strb	r2, [r3, #0]
   17476:	9612      	str	r6, [sp, #72]	; 0x48
   17478:	e0b2      	b.n	175e0 <_dtoa_r+0x838>
   1747a:	9a16      	ldr	r2, [sp, #88]	; 0x58
   1747c:	2a00      	cmp	r2, #0
   1747e:	f040 80df 	bne.w	17640 <_dtoa_r+0x898>
   17482:	9f15      	ldr	r7, [sp, #84]	; 0x54
   17484:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   17486:	920c      	str	r2, [sp, #48]	; 0x30
   17488:	2d00      	cmp	r5, #0
   1748a:	bfd4      	ite	le
   1748c:	2300      	movle	r3, #0
   1748e:	2301      	movgt	r3, #1
   17490:	f1ba 0f00 	cmp.w	sl, #0
   17494:	bfd4      	ite	le
   17496:	2300      	movle	r3, #0
   17498:	f003 0301 	andgt.w	r3, r3, #1
   1749c:	b14b      	cbz	r3, 174b2 <_dtoa_r+0x70a>
   1749e:	45aa      	cmp	sl, r5
   174a0:	bfb4      	ite	lt
   174a2:	4653      	movlt	r3, sl
   174a4:	462b      	movge	r3, r5
   174a6:	980f      	ldr	r0, [sp, #60]	; 0x3c
   174a8:	ebc3 0a0a 	rsb	sl, r3, sl
   174ac:	1aed      	subs	r5, r5, r3
   174ae:	1ac0      	subs	r0, r0, r3
   174b0:	900f      	str	r0, [sp, #60]	; 0x3c
   174b2:	9915      	ldr	r1, [sp, #84]	; 0x54
   174b4:	2900      	cmp	r1, #0
   174b6:	dd1c      	ble.n	174f2 <_dtoa_r+0x74a>
   174b8:	9a16      	ldr	r2, [sp, #88]	; 0x58
   174ba:	2a00      	cmp	r2, #0
   174bc:	f000 82e9 	beq.w	17a92 <_dtoa_r+0xcea>
   174c0:	2f00      	cmp	r7, #0
   174c2:	dd12      	ble.n	174ea <_dtoa_r+0x742>
   174c4:	990c      	ldr	r1, [sp, #48]	; 0x30
   174c6:	463a      	mov	r2, r7
   174c8:	4620      	mov	r0, r4
   174ca:	f002 f821 	bl	19510 <__pow5mult>
   174ce:	465a      	mov	r2, fp
   174d0:	900c      	str	r0, [sp, #48]	; 0x30
   174d2:	4620      	mov	r0, r4
   174d4:	990c      	ldr	r1, [sp, #48]	; 0x30
   174d6:	f001 ff33 	bl	19340 <__multiply>
   174da:	4659      	mov	r1, fp
   174dc:	4603      	mov	r3, r0
   174de:	4620      	mov	r0, r4
   174e0:	9303      	str	r3, [sp, #12]
   174e2:	f001 fd99 	bl	19018 <_Bfree>
   174e6:	9b03      	ldr	r3, [sp, #12]
   174e8:	469b      	mov	fp, r3
   174ea:	9b15      	ldr	r3, [sp, #84]	; 0x54
   174ec:	1bda      	subs	r2, r3, r7
   174ee:	f040 8311 	bne.w	17b14 <_dtoa_r+0xd6c>
   174f2:	2101      	movs	r1, #1
   174f4:	4620      	mov	r0, r4
   174f6:	f001 ffbd 	bl	19474 <__i2b>
   174fa:	9006      	str	r0, [sp, #24]
   174fc:	9817      	ldr	r0, [sp, #92]	; 0x5c
   174fe:	2800      	cmp	r0, #0
   17500:	dd05      	ble.n	1750e <_dtoa_r+0x766>
   17502:	9906      	ldr	r1, [sp, #24]
   17504:	4620      	mov	r0, r4
   17506:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   17508:	f002 f802 	bl	19510 <__pow5mult>
   1750c:	9006      	str	r0, [sp, #24]
   1750e:	992a      	ldr	r1, [sp, #168]	; 0xa8
   17510:	2901      	cmp	r1, #1
   17512:	f340 810a 	ble.w	1772a <_dtoa_r+0x982>
   17516:	2700      	movs	r7, #0
   17518:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   1751a:	2b00      	cmp	r3, #0
   1751c:	f040 8261 	bne.w	179e2 <_dtoa_r+0xc3a>
   17520:	2301      	movs	r3, #1
   17522:	4453      	add	r3, sl
   17524:	f013 031f 	ands.w	r3, r3, #31
   17528:	f040 812a 	bne.w	17780 <_dtoa_r+0x9d8>
   1752c:	231c      	movs	r3, #28
   1752e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   17530:	449a      	add	sl, r3
   17532:	18ed      	adds	r5, r5, r3
   17534:	18d2      	adds	r2, r2, r3
   17536:	920f      	str	r2, [sp, #60]	; 0x3c
   17538:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1753a:	2b00      	cmp	r3, #0
   1753c:	dd05      	ble.n	1754a <_dtoa_r+0x7a2>
   1753e:	4659      	mov	r1, fp
   17540:	461a      	mov	r2, r3
   17542:	4620      	mov	r0, r4
   17544:	f001 fe9e 	bl	19284 <__lshift>
   17548:	4683      	mov	fp, r0
   1754a:	f1ba 0f00 	cmp.w	sl, #0
   1754e:	dd05      	ble.n	1755c <_dtoa_r+0x7b4>
   17550:	9906      	ldr	r1, [sp, #24]
   17552:	4652      	mov	r2, sl
   17554:	4620      	mov	r0, r4
   17556:	f001 fe95 	bl	19284 <__lshift>
   1755a:	9006      	str	r0, [sp, #24]
   1755c:	9818      	ldr	r0, [sp, #96]	; 0x60
   1755e:	2800      	cmp	r0, #0
   17560:	f040 8229 	bne.w	179b6 <_dtoa_r+0xc0e>
   17564:	982a      	ldr	r0, [sp, #168]	; 0xa8
   17566:	9908      	ldr	r1, [sp, #32]
   17568:	2802      	cmp	r0, #2
   1756a:	bfd4      	ite	le
   1756c:	2300      	movle	r3, #0
   1756e:	2301      	movgt	r3, #1
   17570:	2900      	cmp	r1, #0
   17572:	bfcc      	ite	gt
   17574:	2300      	movgt	r3, #0
   17576:	f003 0301 	andle.w	r3, r3, #1
   1757a:	2b00      	cmp	r3, #0
   1757c:	f000 810c 	beq.w	17798 <_dtoa_r+0x9f0>
   17580:	2900      	cmp	r1, #0
   17582:	f040 808c 	bne.w	1769e <_dtoa_r+0x8f6>
   17586:	2205      	movs	r2, #5
   17588:	9906      	ldr	r1, [sp, #24]
   1758a:	9b08      	ldr	r3, [sp, #32]
   1758c:	4620      	mov	r0, r4
   1758e:	f001 ff7b 	bl	19488 <__multadd>
   17592:	9006      	str	r0, [sp, #24]
   17594:	4658      	mov	r0, fp
   17596:	9906      	ldr	r1, [sp, #24]
   17598:	f001 fc04 	bl	18da4 <__mcmp>
   1759c:	2800      	cmp	r0, #0
   1759e:	dd7e      	ble.n	1769e <_dtoa_r+0x8f6>
   175a0:	9d10      	ldr	r5, [sp, #64]	; 0x40
   175a2:	3601      	adds	r6, #1
   175a4:	2700      	movs	r7, #0
   175a6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
   175aa:	2331      	movs	r3, #49	; 0x31
   175ac:	f805 3b01 	strb.w	r3, [r5], #1
   175b0:	9906      	ldr	r1, [sp, #24]
   175b2:	4620      	mov	r0, r4
   175b4:	f001 fd30 	bl	19018 <_Bfree>
   175b8:	f1ba 0f00 	cmp.w	sl, #0
   175bc:	f000 80d5 	beq.w	1776a <_dtoa_r+0x9c2>
   175c0:	1e3b      	subs	r3, r7, #0
   175c2:	bf18      	it	ne
   175c4:	2301      	movne	r3, #1
   175c6:	4557      	cmp	r7, sl
   175c8:	bf0c      	ite	eq
   175ca:	2300      	moveq	r3, #0
   175cc:	f003 0301 	andne.w	r3, r3, #1
   175d0:	2b00      	cmp	r3, #0
   175d2:	f040 80d0 	bne.w	17776 <_dtoa_r+0x9ce>
   175d6:	4651      	mov	r1, sl
   175d8:	4620      	mov	r0, r4
   175da:	f001 fd1d 	bl	19018 <_Bfree>
   175de:	9612      	str	r6, [sp, #72]	; 0x48
   175e0:	4620      	mov	r0, r4
   175e2:	4659      	mov	r1, fp
   175e4:	f001 fd18 	bl	19018 <_Bfree>
   175e8:	9a12      	ldr	r2, [sp, #72]	; 0x48
   175ea:	1c53      	adds	r3, r2, #1
   175ec:	2200      	movs	r2, #0
   175ee:	702a      	strb	r2, [r5, #0]
   175f0:	982c      	ldr	r0, [sp, #176]	; 0xb0
   175f2:	992e      	ldr	r1, [sp, #184]	; 0xb8
   175f4:	6003      	str	r3, [r0, #0]
   175f6:	2900      	cmp	r1, #0
   175f8:	f000 81d4 	beq.w	179a4 <_dtoa_r+0xbfc>
   175fc:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
   175fe:	9810      	ldr	r0, [sp, #64]	; 0x40
   17600:	6015      	str	r5, [r2, #0]
   17602:	e412      	b.n	16e2a <_dtoa_r+0x82>
   17604:	2010      	movs	r0, #16
   17606:	f000 ffd5 	bl	185b4 <malloc>
   1760a:	60c6      	str	r6, [r0, #12]
   1760c:	6046      	str	r6, [r0, #4]
   1760e:	6086      	str	r6, [r0, #8]
   17610:	6006      	str	r6, [r0, #0]
   17612:	4606      	mov	r6, r0
   17614:	6260      	str	r0, [r4, #36]	; 0x24
   17616:	f7ff bbd2 	b.w	16dbe <_dtoa_r+0x16>
   1761a:	980f      	ldr	r0, [sp, #60]	; 0x3c
   1761c:	4271      	negs	r1, r6
   1761e:	2200      	movs	r2, #0
   17620:	9115      	str	r1, [sp, #84]	; 0x54
   17622:	1b80      	subs	r0, r0, r6
   17624:	9217      	str	r2, [sp, #92]	; 0x5c
   17626:	900f      	str	r0, [sp, #60]	; 0x3c
   17628:	e48a      	b.n	16f40 <_dtoa_r+0x198>
   1762a:	2100      	movs	r1, #0
   1762c:	3e01      	subs	r6, #1
   1762e:	9118      	str	r1, [sp, #96]	; 0x60
   17630:	e472      	b.n	16f18 <_dtoa_r+0x170>
   17632:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
   17636:	f04f 0802 	mov.w	r8, #2
   1763a:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
   1763e:	e521      	b.n	17084 <_dtoa_r+0x2dc>
   17640:	982a      	ldr	r0, [sp, #168]	; 0xa8
   17642:	2801      	cmp	r0, #1
   17644:	f340 826c 	ble.w	17b20 <_dtoa_r+0xd78>
   17648:	9a08      	ldr	r2, [sp, #32]
   1764a:	9815      	ldr	r0, [sp, #84]	; 0x54
   1764c:	1e53      	subs	r3, r2, #1
   1764e:	4298      	cmp	r0, r3
   17650:	f2c0 8258 	blt.w	17b04 <_dtoa_r+0xd5c>
   17654:	1ac7      	subs	r7, r0, r3
   17656:	9b08      	ldr	r3, [sp, #32]
   17658:	2b00      	cmp	r3, #0
   1765a:	bfa8      	it	ge
   1765c:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
   1765e:	f2c0 8273 	blt.w	17b48 <_dtoa_r+0xda0>
   17662:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   17664:	4620      	mov	r0, r4
   17666:	2101      	movs	r1, #1
   17668:	449a      	add	sl, r3
   1766a:	18d2      	adds	r2, r2, r3
   1766c:	920f      	str	r2, [sp, #60]	; 0x3c
   1766e:	f001 ff01 	bl	19474 <__i2b>
   17672:	900c      	str	r0, [sp, #48]	; 0x30
   17674:	e708      	b.n	17488 <_dtoa_r+0x6e0>
   17676:	9b08      	ldr	r3, [sp, #32]
   17678:	b973      	cbnz	r3, 17698 <_dtoa_r+0x8f0>
   1767a:	f240 0300 	movw	r3, #0
   1767e:	2200      	movs	r2, #0
   17680:	f2c4 0314 	movt	r3, #16404	; 0x4014
   17684:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   17688:	f7fc ff64 	bl	14554 <__aeabi_dmul>
   1768c:	4642      	mov	r2, r8
   1768e:	464b      	mov	r3, r9
   17690:	f002 fd44 	bl	1a11c <__aeabi_dcmpge>
   17694:	2800      	cmp	r0, #0
   17696:	d06a      	beq.n	1776e <_dtoa_r+0x9c6>
   17698:	2200      	movs	r2, #0
   1769a:	9206      	str	r2, [sp, #24]
   1769c:	920c      	str	r2, [sp, #48]	; 0x30
   1769e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   176a0:	2700      	movs	r7, #0
   176a2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
   176a6:	43de      	mvns	r6, r3
   176a8:	9d10      	ldr	r5, [sp, #64]	; 0x40
   176aa:	e781      	b.n	175b0 <_dtoa_r+0x808>
   176ac:	2100      	movs	r1, #0
   176ae:	9116      	str	r1, [sp, #88]	; 0x58
   176b0:	982b      	ldr	r0, [sp, #172]	; 0xac
   176b2:	2800      	cmp	r0, #0
   176b4:	f340 819f 	ble.w	179f6 <_dtoa_r+0xc4e>
   176b8:	982b      	ldr	r0, [sp, #172]	; 0xac
   176ba:	4601      	mov	r1, r0
   176bc:	9011      	str	r0, [sp, #68]	; 0x44
   176be:	9008      	str	r0, [sp, #32]
   176c0:	6a65      	ldr	r5, [r4, #36]	; 0x24
   176c2:	2200      	movs	r2, #0
   176c4:	2917      	cmp	r1, #23
   176c6:	606a      	str	r2, [r5, #4]
   176c8:	f240 82ab 	bls.w	17c22 <_dtoa_r+0xe7a>
   176cc:	2304      	movs	r3, #4
   176ce:	005b      	lsls	r3, r3, #1
   176d0:	3201      	adds	r2, #1
   176d2:	f103 0014 	add.w	r0, r3, #20
   176d6:	4288      	cmp	r0, r1
   176d8:	d9f9      	bls.n	176ce <_dtoa_r+0x926>
   176da:	9b08      	ldr	r3, [sp, #32]
   176dc:	606a      	str	r2, [r5, #4]
   176de:	2b0e      	cmp	r3, #14
   176e0:	bf8c      	ite	hi
   176e2:	2700      	movhi	r7, #0
   176e4:	f007 0701 	andls.w	r7, r7, #1
   176e8:	e49d      	b.n	17026 <_dtoa_r+0x27e>
   176ea:	2201      	movs	r2, #1
   176ec:	9216      	str	r2, [sp, #88]	; 0x58
   176ee:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   176f0:	18f3      	adds	r3, r6, r3
   176f2:	9311      	str	r3, [sp, #68]	; 0x44
   176f4:	1c59      	adds	r1, r3, #1
   176f6:	2900      	cmp	r1, #0
   176f8:	bfc8      	it	gt
   176fa:	9108      	strgt	r1, [sp, #32]
   176fc:	dce0      	bgt.n	176c0 <_dtoa_r+0x918>
   176fe:	290e      	cmp	r1, #14
   17700:	bf8c      	ite	hi
   17702:	2700      	movhi	r7, #0
   17704:	f007 0701 	andls.w	r7, r7, #1
   17708:	9108      	str	r1, [sp, #32]
   1770a:	e489      	b.n	17020 <_dtoa_r+0x278>
   1770c:	2301      	movs	r3, #1
   1770e:	9316      	str	r3, [sp, #88]	; 0x58
   17710:	e7ce      	b.n	176b0 <_dtoa_r+0x908>
   17712:	2200      	movs	r2, #0
   17714:	9216      	str	r2, [sp, #88]	; 0x58
   17716:	e7ea      	b.n	176ee <_dtoa_r+0x946>
   17718:	f04f 33ff 	mov.w	r3, #4294967295
   1771c:	2700      	movs	r7, #0
   1771e:	2001      	movs	r0, #1
   17720:	9311      	str	r3, [sp, #68]	; 0x44
   17722:	9016      	str	r0, [sp, #88]	; 0x58
   17724:	9308      	str	r3, [sp, #32]
   17726:	972b      	str	r7, [sp, #172]	; 0xac
   17728:	e47a      	b.n	17020 <_dtoa_r+0x278>
   1772a:	f1b8 0f00 	cmp.w	r8, #0
   1772e:	f47f aef2 	bne.w	17516 <_dtoa_r+0x76e>
   17732:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
   17736:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   1773a:	2b00      	cmp	r3, #0
   1773c:	f47f aeeb 	bne.w	17516 <_dtoa_r+0x76e>
   17740:	f240 0300 	movw	r3, #0
   17744:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
   17748:	ea09 0303 	and.w	r3, r9, r3
   1774c:	2b00      	cmp	r3, #0
   1774e:	f43f aee2 	beq.w	17516 <_dtoa_r+0x76e>
   17752:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   17754:	f10a 0a01 	add.w	sl, sl, #1
   17758:	2701      	movs	r7, #1
   1775a:	3201      	adds	r2, #1
   1775c:	920f      	str	r2, [sp, #60]	; 0x3c
   1775e:	e6db      	b.n	17518 <_dtoa_r+0x770>
   17760:	4635      	mov	r5, r6
   17762:	465c      	mov	r4, fp
   17764:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
   17766:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
   1776a:	9612      	str	r6, [sp, #72]	; 0x48
   1776c:	e738      	b.n	175e0 <_dtoa_r+0x838>
   1776e:	2000      	movs	r0, #0
   17770:	9006      	str	r0, [sp, #24]
   17772:	900c      	str	r0, [sp, #48]	; 0x30
   17774:	e714      	b.n	175a0 <_dtoa_r+0x7f8>
   17776:	4639      	mov	r1, r7
   17778:	4620      	mov	r0, r4
   1777a:	f001 fc4d 	bl	19018 <_Bfree>
   1777e:	e72a      	b.n	175d6 <_dtoa_r+0x82e>
   17780:	f1c3 0320 	rsb	r3, r3, #32
   17784:	2b04      	cmp	r3, #4
   17786:	f340 8254 	ble.w	17c32 <_dtoa_r+0xe8a>
   1778a:	990f      	ldr	r1, [sp, #60]	; 0x3c
   1778c:	3b04      	subs	r3, #4
   1778e:	449a      	add	sl, r3
   17790:	18ed      	adds	r5, r5, r3
   17792:	18c9      	adds	r1, r1, r3
   17794:	910f      	str	r1, [sp, #60]	; 0x3c
   17796:	e6cf      	b.n	17538 <_dtoa_r+0x790>
   17798:	9916      	ldr	r1, [sp, #88]	; 0x58
   1779a:	2900      	cmp	r1, #0
   1779c:	f000 8131 	beq.w	17a02 <_dtoa_r+0xc5a>
   177a0:	2d00      	cmp	r5, #0
   177a2:	dd05      	ble.n	177b0 <_dtoa_r+0xa08>
   177a4:	990c      	ldr	r1, [sp, #48]	; 0x30
   177a6:	462a      	mov	r2, r5
   177a8:	4620      	mov	r0, r4
   177aa:	f001 fd6b 	bl	19284 <__lshift>
   177ae:	900c      	str	r0, [sp, #48]	; 0x30
   177b0:	2f00      	cmp	r7, #0
   177b2:	f040 81ea 	bne.w	17b8a <_dtoa_r+0xde2>
   177b6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
   177ba:	9d10      	ldr	r5, [sp, #64]	; 0x40
   177bc:	2301      	movs	r3, #1
   177be:	f008 0001 	and.w	r0, r8, #1
   177c2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   177c4:	9011      	str	r0, [sp, #68]	; 0x44
   177c6:	950f      	str	r5, [sp, #60]	; 0x3c
   177c8:	461d      	mov	r5, r3
   177ca:	960c      	str	r6, [sp, #48]	; 0x30
   177cc:	9906      	ldr	r1, [sp, #24]
   177ce:	4658      	mov	r0, fp
   177d0:	f7ff fa5a 	bl	16c88 <quorem>
   177d4:	4639      	mov	r1, r7
   177d6:	3030      	adds	r0, #48	; 0x30
   177d8:	900b      	str	r0, [sp, #44]	; 0x2c
   177da:	4658      	mov	r0, fp
   177dc:	f001 fae2 	bl	18da4 <__mcmp>
   177e0:	9906      	ldr	r1, [sp, #24]
   177e2:	4652      	mov	r2, sl
   177e4:	4606      	mov	r6, r0
   177e6:	4620      	mov	r0, r4
   177e8:	f001 fcd0 	bl	1918c <__mdiff>
   177ec:	68c3      	ldr	r3, [r0, #12]
   177ee:	4680      	mov	r8, r0
   177f0:	2b00      	cmp	r3, #0
   177f2:	d03d      	beq.n	17870 <_dtoa_r+0xac8>
   177f4:	f04f 0901 	mov.w	r9, #1
   177f8:	4641      	mov	r1, r8
   177fa:	4620      	mov	r0, r4
   177fc:	f001 fc0c 	bl	19018 <_Bfree>
   17800:	992a      	ldr	r1, [sp, #168]	; 0xa8
   17802:	ea59 0101 	orrs.w	r1, r9, r1
   17806:	d103      	bne.n	17810 <_dtoa_r+0xa68>
   17808:	9a11      	ldr	r2, [sp, #68]	; 0x44
   1780a:	2a00      	cmp	r2, #0
   1780c:	f000 81eb 	beq.w	17be6 <_dtoa_r+0xe3e>
   17810:	2e00      	cmp	r6, #0
   17812:	f2c0 819e 	blt.w	17b52 <_dtoa_r+0xdaa>
   17816:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
   17818:	4332      	orrs	r2, r6
   1781a:	d103      	bne.n	17824 <_dtoa_r+0xa7c>
   1781c:	9b11      	ldr	r3, [sp, #68]	; 0x44
   1781e:	2b00      	cmp	r3, #0
   17820:	f000 8197 	beq.w	17b52 <_dtoa_r+0xdaa>
   17824:	f1b9 0f00 	cmp.w	r9, #0
   17828:	f300 81ce 	bgt.w	17bc8 <_dtoa_r+0xe20>
   1782c:	990f      	ldr	r1, [sp, #60]	; 0x3c
   1782e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   17830:	f801 2b01 	strb.w	r2, [r1], #1
   17834:	9b08      	ldr	r3, [sp, #32]
   17836:	910f      	str	r1, [sp, #60]	; 0x3c
   17838:	429d      	cmp	r5, r3
   1783a:	f000 81c2 	beq.w	17bc2 <_dtoa_r+0xe1a>
   1783e:	4659      	mov	r1, fp
   17840:	220a      	movs	r2, #10
   17842:	2300      	movs	r3, #0
   17844:	4620      	mov	r0, r4
   17846:	f001 fe1f 	bl	19488 <__multadd>
   1784a:	4557      	cmp	r7, sl
   1784c:	4639      	mov	r1, r7
   1784e:	4683      	mov	fp, r0
   17850:	d014      	beq.n	1787c <_dtoa_r+0xad4>
   17852:	220a      	movs	r2, #10
   17854:	2300      	movs	r3, #0
   17856:	4620      	mov	r0, r4
   17858:	3501      	adds	r5, #1
   1785a:	f001 fe15 	bl	19488 <__multadd>
   1785e:	4651      	mov	r1, sl
   17860:	220a      	movs	r2, #10
   17862:	2300      	movs	r3, #0
   17864:	4607      	mov	r7, r0
   17866:	4620      	mov	r0, r4
   17868:	f001 fe0e 	bl	19488 <__multadd>
   1786c:	4682      	mov	sl, r0
   1786e:	e7ad      	b.n	177cc <_dtoa_r+0xa24>
   17870:	4658      	mov	r0, fp
   17872:	4641      	mov	r1, r8
   17874:	f001 fa96 	bl	18da4 <__mcmp>
   17878:	4681      	mov	r9, r0
   1787a:	e7bd      	b.n	177f8 <_dtoa_r+0xa50>
   1787c:	4620      	mov	r0, r4
   1787e:	220a      	movs	r2, #10
   17880:	2300      	movs	r3, #0
   17882:	3501      	adds	r5, #1
   17884:	f001 fe00 	bl	19488 <__multadd>
   17888:	4607      	mov	r7, r0
   1788a:	4682      	mov	sl, r0
   1788c:	e79e      	b.n	177cc <_dtoa_r+0xa24>
   1788e:	9612      	str	r6, [sp, #72]	; 0x48
   17890:	f8dd c020 	ldr.w	ip, [sp, #32]
   17894:	e459      	b.n	1714a <_dtoa_r+0x3a2>
   17896:	4275      	negs	r5, r6
   17898:	2d00      	cmp	r5, #0
   1789a:	f040 8101 	bne.w	17aa0 <_dtoa_r+0xcf8>
   1789e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   178a2:	f04f 0802 	mov.w	r8, #2
   178a6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   178aa:	e40c      	b.n	170c6 <_dtoa_r+0x31e>
   178ac:	f646 0190 	movw	r1, #26768	; 0x6890
   178b0:	4642      	mov	r2, r8
   178b2:	f2c0 0102 	movt	r1, #2
   178b6:	464b      	mov	r3, r9
   178b8:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
   178bc:	f8cd c00c 	str.w	ip, [sp, #12]
   178c0:	9d10      	ldr	r5, [sp, #64]	; 0x40
   178c2:	e951 0102 	ldrd	r0, r1, [r1, #-8]
   178c6:	f7fc fe45 	bl	14554 <__aeabi_dmul>
   178ca:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
   178ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   178d2:	f002 fc37 	bl	1a144 <__aeabi_d2iz>
   178d6:	4607      	mov	r7, r0
   178d8:	f7fc fdd6 	bl	14488 <__aeabi_i2d>
   178dc:	460b      	mov	r3, r1
   178de:	4602      	mov	r2, r0
   178e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   178e4:	f7fc fc82 	bl	141ec <__aeabi_dsub>
   178e8:	f107 0330 	add.w	r3, r7, #48	; 0x30
   178ec:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   178f0:	f805 3b01 	strb.w	r3, [r5], #1
   178f4:	f8dd c00c 	ldr.w	ip, [sp, #12]
   178f8:	f1bc 0f01 	cmp.w	ip, #1
   178fc:	d029      	beq.n	17952 <_dtoa_r+0xbaa>
   178fe:	46d1      	mov	r9, sl
   17900:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   17904:	46b2      	mov	sl, r6
   17906:	9e10      	ldr	r6, [sp, #64]	; 0x40
   17908:	951c      	str	r5, [sp, #112]	; 0x70
   1790a:	2701      	movs	r7, #1
   1790c:	4665      	mov	r5, ip
   1790e:	46a0      	mov	r8, r4
   17910:	f240 0300 	movw	r3, #0
   17914:	2200      	movs	r2, #0
   17916:	f2c4 0324 	movt	r3, #16420	; 0x4024
   1791a:	f7fc fe1b 	bl	14554 <__aeabi_dmul>
   1791e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   17922:	f002 fc0f 	bl	1a144 <__aeabi_d2iz>
   17926:	4604      	mov	r4, r0
   17928:	f7fc fdae 	bl	14488 <__aeabi_i2d>
   1792c:	3430      	adds	r4, #48	; 0x30
   1792e:	4602      	mov	r2, r0
   17930:	460b      	mov	r3, r1
   17932:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   17936:	f7fc fc59 	bl	141ec <__aeabi_dsub>
   1793a:	55f4      	strb	r4, [r6, r7]
   1793c:	3701      	adds	r7, #1
   1793e:	42af      	cmp	r7, r5
   17940:	d1e6      	bne.n	17910 <_dtoa_r+0xb68>
   17942:	9d1c      	ldr	r5, [sp, #112]	; 0x70
   17944:	3f01      	subs	r7, #1
   17946:	4656      	mov	r6, sl
   17948:	4644      	mov	r4, r8
   1794a:	46ca      	mov	sl, r9
   1794c:	19ed      	adds	r5, r5, r7
   1794e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   17952:	f240 0300 	movw	r3, #0
   17956:	2200      	movs	r2, #0
   17958:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
   1795c:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
   17960:	f7fc fc46 	bl	141f0 <__adddf3>
   17964:	4602      	mov	r2, r0
   17966:	460b      	mov	r3, r1
   17968:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   1796c:	f002 fbe0 	bl	1a130 <__aeabi_dcmpgt>
   17970:	b9f0      	cbnz	r0, 179b0 <_dtoa_r+0xc08>
   17972:	f240 0100 	movw	r1, #0
   17976:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
   1797a:	2000      	movs	r0, #0
   1797c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
   17980:	f7fc fc34 	bl	141ec <__aeabi_dsub>
   17984:	4602      	mov	r2, r0
   17986:	460b      	mov	r3, r1
   17988:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   1798c:	f002 fbb2 	bl	1a0f4 <__aeabi_dcmplt>
   17990:	2800      	cmp	r0, #0
   17992:	f43f acac 	beq.w	172ee <_dtoa_r+0x546>
   17996:	462b      	mov	r3, r5
   17998:	461d      	mov	r5, r3
   1799a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
   1799e:	2a30      	cmp	r2, #48	; 0x30
   179a0:	d0fa      	beq.n	17998 <_dtoa_r+0xbf0>
   179a2:	e61d      	b.n	175e0 <_dtoa_r+0x838>
   179a4:	9810      	ldr	r0, [sp, #64]	; 0x40
   179a6:	f7ff ba40 	b.w	16e2a <_dtoa_r+0x82>
   179aa:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
   179ae:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   179b0:	9e12      	ldr	r6, [sp, #72]	; 0x48
   179b2:	9910      	ldr	r1, [sp, #64]	; 0x40
   179b4:	e550      	b.n	17458 <_dtoa_r+0x6b0>
   179b6:	4658      	mov	r0, fp
   179b8:	9906      	ldr	r1, [sp, #24]
   179ba:	f001 f9f3 	bl	18da4 <__mcmp>
   179be:	2800      	cmp	r0, #0
   179c0:	f6bf add0 	bge.w	17564 <_dtoa_r+0x7bc>
   179c4:	4659      	mov	r1, fp
   179c6:	4620      	mov	r0, r4
   179c8:	220a      	movs	r2, #10
   179ca:	2300      	movs	r3, #0
   179cc:	f001 fd5c 	bl	19488 <__multadd>
   179d0:	9916      	ldr	r1, [sp, #88]	; 0x58
   179d2:	3e01      	subs	r6, #1
   179d4:	4683      	mov	fp, r0
   179d6:	2900      	cmp	r1, #0
   179d8:	f040 8119 	bne.w	17c0e <_dtoa_r+0xe66>
   179dc:	9a11      	ldr	r2, [sp, #68]	; 0x44
   179de:	9208      	str	r2, [sp, #32]
   179e0:	e5c0      	b.n	17564 <_dtoa_r+0x7bc>
   179e2:	9806      	ldr	r0, [sp, #24]
   179e4:	6903      	ldr	r3, [r0, #16]
   179e6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
   179ea:	6918      	ldr	r0, [r3, #16]
   179ec:	f001 f988 	bl	18d00 <__hi0bits>
   179f0:	f1c0 0320 	rsb	r3, r0, #32
   179f4:	e595      	b.n	17522 <_dtoa_r+0x77a>
   179f6:	2101      	movs	r1, #1
   179f8:	9111      	str	r1, [sp, #68]	; 0x44
   179fa:	9108      	str	r1, [sp, #32]
   179fc:	912b      	str	r1, [sp, #172]	; 0xac
   179fe:	f7ff bb0f 	b.w	17020 <_dtoa_r+0x278>
   17a02:	9d10      	ldr	r5, [sp, #64]	; 0x40
   17a04:	46b1      	mov	r9, r6
   17a06:	9f16      	ldr	r7, [sp, #88]	; 0x58
   17a08:	46aa      	mov	sl, r5
   17a0a:	f8dd 8018 	ldr.w	r8, [sp, #24]
   17a0e:	9e08      	ldr	r6, [sp, #32]
   17a10:	e002      	b.n	17a18 <_dtoa_r+0xc70>
   17a12:	f001 fd39 	bl	19488 <__multadd>
   17a16:	4683      	mov	fp, r0
   17a18:	4641      	mov	r1, r8
   17a1a:	4658      	mov	r0, fp
   17a1c:	f7ff f934 	bl	16c88 <quorem>
   17a20:	3501      	adds	r5, #1
   17a22:	220a      	movs	r2, #10
   17a24:	2300      	movs	r3, #0
   17a26:	4659      	mov	r1, fp
   17a28:	f100 0c30 	add.w	ip, r0, #48	; 0x30
   17a2c:	f80a c007 	strb.w	ip, [sl, r7]
   17a30:	3701      	adds	r7, #1
   17a32:	4620      	mov	r0, r4
   17a34:	42be      	cmp	r6, r7
   17a36:	dcec      	bgt.n	17a12 <_dtoa_r+0xc6a>
   17a38:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
   17a3c:	464e      	mov	r6, r9
   17a3e:	2700      	movs	r7, #0
   17a40:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
   17a44:	4659      	mov	r1, fp
   17a46:	2201      	movs	r2, #1
   17a48:	4620      	mov	r0, r4
   17a4a:	f001 fc1b 	bl	19284 <__lshift>
   17a4e:	9906      	ldr	r1, [sp, #24]
   17a50:	4683      	mov	fp, r0
   17a52:	f001 f9a7 	bl	18da4 <__mcmp>
   17a56:	2800      	cmp	r0, #0
   17a58:	dd0f      	ble.n	17a7a <_dtoa_r+0xcd2>
   17a5a:	9910      	ldr	r1, [sp, #64]	; 0x40
   17a5c:	e000      	b.n	17a60 <_dtoa_r+0xcb8>
   17a5e:	461d      	mov	r5, r3
   17a60:	f815 2c01 	ldrb.w	r2, [r5, #-1]
   17a64:	1e6b      	subs	r3, r5, #1
   17a66:	2a39      	cmp	r2, #57	; 0x39
   17a68:	f040 808c 	bne.w	17b84 <_dtoa_r+0xddc>
   17a6c:	428b      	cmp	r3, r1
   17a6e:	d1f6      	bne.n	17a5e <_dtoa_r+0xcb6>
   17a70:	9910      	ldr	r1, [sp, #64]	; 0x40
   17a72:	2331      	movs	r3, #49	; 0x31
   17a74:	3601      	adds	r6, #1
   17a76:	700b      	strb	r3, [r1, #0]
   17a78:	e59a      	b.n	175b0 <_dtoa_r+0x808>
   17a7a:	d103      	bne.n	17a84 <_dtoa_r+0xcdc>
   17a7c:	980b      	ldr	r0, [sp, #44]	; 0x2c
   17a7e:	f010 0f01 	tst.w	r0, #1
   17a82:	d1ea      	bne.n	17a5a <_dtoa_r+0xcb2>
   17a84:	462b      	mov	r3, r5
   17a86:	461d      	mov	r5, r3
   17a88:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
   17a8c:	2a30      	cmp	r2, #48	; 0x30
   17a8e:	d0fa      	beq.n	17a86 <_dtoa_r+0xcde>
   17a90:	e58e      	b.n	175b0 <_dtoa_r+0x808>
   17a92:	4659      	mov	r1, fp
   17a94:	9a15      	ldr	r2, [sp, #84]	; 0x54
   17a96:	4620      	mov	r0, r4
   17a98:	f001 fd3a 	bl	19510 <__pow5mult>
   17a9c:	4683      	mov	fp, r0
   17a9e:	e528      	b.n	174f2 <_dtoa_r+0x74a>
   17aa0:	f005 030f 	and.w	r3, r5, #15
   17aa4:	f646 0290 	movw	r2, #26768	; 0x6890
   17aa8:	f2c0 0202 	movt	r2, #2
   17aac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   17ab0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
   17ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
   17ab8:	f7fc fd4c 	bl	14554 <__aeabi_dmul>
   17abc:	112d      	asrs	r5, r5, #4
   17abe:	bf08      	it	eq
   17ac0:	f04f 0802 	moveq.w	r8, #2
   17ac4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   17ac8:	f43f aafd 	beq.w	170c6 <_dtoa_r+0x31e>
   17acc:	f646 1768 	movw	r7, #26984	; 0x6968
   17ad0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   17ad4:	f04f 0802 	mov.w	r8, #2
   17ad8:	f2c0 0702 	movt	r7, #2
   17adc:	f015 0f01 	tst.w	r5, #1
   17ae0:	4610      	mov	r0, r2
   17ae2:	4619      	mov	r1, r3
   17ae4:	d007      	beq.n	17af6 <_dtoa_r+0xd4e>
   17ae6:	e9d7 2300 	ldrd	r2, r3, [r7]
   17aea:	f108 0801 	add.w	r8, r8, #1
   17aee:	f7fc fd31 	bl	14554 <__aeabi_dmul>
   17af2:	4602      	mov	r2, r0
   17af4:	460b      	mov	r3, r1
   17af6:	3708      	adds	r7, #8
   17af8:	106d      	asrs	r5, r5, #1
   17afa:	d1ef      	bne.n	17adc <_dtoa_r+0xd34>
   17afc:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
   17b00:	f7ff bae1 	b.w	170c6 <_dtoa_r+0x31e>
   17b04:	9915      	ldr	r1, [sp, #84]	; 0x54
   17b06:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   17b08:	1a5b      	subs	r3, r3, r1
   17b0a:	18c9      	adds	r1, r1, r3
   17b0c:	18d2      	adds	r2, r2, r3
   17b0e:	9115      	str	r1, [sp, #84]	; 0x54
   17b10:	9217      	str	r2, [sp, #92]	; 0x5c
   17b12:	e5a0      	b.n	17656 <_dtoa_r+0x8ae>
   17b14:	4659      	mov	r1, fp
   17b16:	4620      	mov	r0, r4
   17b18:	f001 fcfa 	bl	19510 <__pow5mult>
   17b1c:	4683      	mov	fp, r0
   17b1e:	e4e8      	b.n	174f2 <_dtoa_r+0x74a>
   17b20:	9919      	ldr	r1, [sp, #100]	; 0x64
   17b22:	2900      	cmp	r1, #0
   17b24:	d047      	beq.n	17bb6 <_dtoa_r+0xe0e>
   17b26:	f503 6386 	add.w	r3, r3, #1072	; 0x430
   17b2a:	9f15      	ldr	r7, [sp, #84]	; 0x54
   17b2c:	3303      	adds	r3, #3
   17b2e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   17b30:	e597      	b.n	17662 <_dtoa_r+0x8ba>
   17b32:	3201      	adds	r2, #1
   17b34:	b2d2      	uxtb	r2, r2
   17b36:	e49d      	b.n	17474 <_dtoa_r+0x6cc>
   17b38:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
   17b3c:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
   17b40:	9e1d      	ldr	r6, [sp, #116]	; 0x74
   17b42:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   17b44:	f7ff bbd3 	b.w	172ee <_dtoa_r+0x546>
   17b48:	990f      	ldr	r1, [sp, #60]	; 0x3c
   17b4a:	2300      	movs	r3, #0
   17b4c:	9808      	ldr	r0, [sp, #32]
   17b4e:	1a0d      	subs	r5, r1, r0
   17b50:	e587      	b.n	17662 <_dtoa_r+0x8ba>
   17b52:	f1b9 0f00 	cmp.w	r9, #0
   17b56:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   17b58:	9e0c      	ldr	r6, [sp, #48]	; 0x30
   17b5a:	dd0f      	ble.n	17b7c <_dtoa_r+0xdd4>
   17b5c:	4659      	mov	r1, fp
   17b5e:	2201      	movs	r2, #1
   17b60:	4620      	mov	r0, r4
   17b62:	f001 fb8f 	bl	19284 <__lshift>
   17b66:	9906      	ldr	r1, [sp, #24]
   17b68:	4683      	mov	fp, r0
   17b6a:	f001 f91b 	bl	18da4 <__mcmp>
   17b6e:	2800      	cmp	r0, #0
   17b70:	dd47      	ble.n	17c02 <_dtoa_r+0xe5a>
   17b72:	990b      	ldr	r1, [sp, #44]	; 0x2c
   17b74:	2939      	cmp	r1, #57	; 0x39
   17b76:	d031      	beq.n	17bdc <_dtoa_r+0xe34>
   17b78:	3101      	adds	r1, #1
   17b7a:	910b      	str	r1, [sp, #44]	; 0x2c
   17b7c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   17b7e:	f805 2b01 	strb.w	r2, [r5], #1
   17b82:	e515      	b.n	175b0 <_dtoa_r+0x808>
   17b84:	3201      	adds	r2, #1
   17b86:	701a      	strb	r2, [r3, #0]
   17b88:	e512      	b.n	175b0 <_dtoa_r+0x808>
   17b8a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   17b8c:	4620      	mov	r0, r4
   17b8e:	6851      	ldr	r1, [r2, #4]
   17b90:	f001 fa5e 	bl	19050 <_Balloc>
   17b94:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   17b96:	f103 010c 	add.w	r1, r3, #12
   17b9a:	691a      	ldr	r2, [r3, #16]
   17b9c:	3202      	adds	r2, #2
   17b9e:	0092      	lsls	r2, r2, #2
   17ba0:	4605      	mov	r5, r0
   17ba2:	300c      	adds	r0, #12
   17ba4:	f7fc ff78 	bl	14a98 <memcpy>
   17ba8:	4620      	mov	r0, r4
   17baa:	4629      	mov	r1, r5
   17bac:	2201      	movs	r2, #1
   17bae:	f001 fb69 	bl	19284 <__lshift>
   17bb2:	4682      	mov	sl, r0
   17bb4:	e601      	b.n	177ba <_dtoa_r+0xa12>
   17bb6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   17bb8:	9f15      	ldr	r7, [sp, #84]	; 0x54
   17bba:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   17bbc:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
   17bc0:	e54f      	b.n	17662 <_dtoa_r+0x8ba>
   17bc2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   17bc4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
   17bc6:	e73d      	b.n	17a44 <_dtoa_r+0xc9c>
   17bc8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   17bca:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   17bcc:	2b39      	cmp	r3, #57	; 0x39
   17bce:	9e0c      	ldr	r6, [sp, #48]	; 0x30
   17bd0:	d004      	beq.n	17bdc <_dtoa_r+0xe34>
   17bd2:	980b      	ldr	r0, [sp, #44]	; 0x2c
   17bd4:	1c43      	adds	r3, r0, #1
   17bd6:	f805 3b01 	strb.w	r3, [r5], #1
   17bda:	e4e9      	b.n	175b0 <_dtoa_r+0x808>
   17bdc:	2339      	movs	r3, #57	; 0x39
   17bde:	f805 3b01 	strb.w	r3, [r5], #1
   17be2:	9910      	ldr	r1, [sp, #64]	; 0x40
   17be4:	e73c      	b.n	17a60 <_dtoa_r+0xcb8>
   17be6:	980b      	ldr	r0, [sp, #44]	; 0x2c
   17be8:	4633      	mov	r3, r6
   17bea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   17bec:	2839      	cmp	r0, #57	; 0x39
   17bee:	9e0c      	ldr	r6, [sp, #48]	; 0x30
   17bf0:	d0f4      	beq.n	17bdc <_dtoa_r+0xe34>
   17bf2:	2b00      	cmp	r3, #0
   17bf4:	dd01      	ble.n	17bfa <_dtoa_r+0xe52>
   17bf6:	3001      	adds	r0, #1
   17bf8:	900b      	str	r0, [sp, #44]	; 0x2c
   17bfa:	990b      	ldr	r1, [sp, #44]	; 0x2c
   17bfc:	f805 1b01 	strb.w	r1, [r5], #1
   17c00:	e4d6      	b.n	175b0 <_dtoa_r+0x808>
   17c02:	d1bb      	bne.n	17b7c <_dtoa_r+0xdd4>
   17c04:	980b      	ldr	r0, [sp, #44]	; 0x2c
   17c06:	f010 0f01 	tst.w	r0, #1
   17c0a:	d0b7      	beq.n	17b7c <_dtoa_r+0xdd4>
   17c0c:	e7b1      	b.n	17b72 <_dtoa_r+0xdca>
   17c0e:	2300      	movs	r3, #0
   17c10:	990c      	ldr	r1, [sp, #48]	; 0x30
   17c12:	4620      	mov	r0, r4
   17c14:	220a      	movs	r2, #10
   17c16:	f001 fc37 	bl	19488 <__multadd>
   17c1a:	9b11      	ldr	r3, [sp, #68]	; 0x44
   17c1c:	9308      	str	r3, [sp, #32]
   17c1e:	900c      	str	r0, [sp, #48]	; 0x30
   17c20:	e4a0      	b.n	17564 <_dtoa_r+0x7bc>
   17c22:	9908      	ldr	r1, [sp, #32]
   17c24:	290e      	cmp	r1, #14
   17c26:	bf8c      	ite	hi
   17c28:	2700      	movhi	r7, #0
   17c2a:	f007 0701 	andls.w	r7, r7, #1
   17c2e:	f7ff b9fa 	b.w	17026 <_dtoa_r+0x27e>
   17c32:	f43f ac81 	beq.w	17538 <_dtoa_r+0x790>
   17c36:	331c      	adds	r3, #28
   17c38:	e479      	b.n	1752e <_dtoa_r+0x786>
   17c3a:	2701      	movs	r7, #1
   17c3c:	f7ff b98a 	b.w	16f54 <_dtoa_r+0x1ac>

00017c40 <print_e>:
   17c40:	b5f0      	push	{r4, r5, r6, r7, lr}
   17c42:	b08b      	sub	sp, #44	; 0x2c
   17c44:	460e      	mov	r6, r1
   17c46:	2102      	movs	r1, #2
   17c48:	9c10      	ldr	r4, [sp, #64]	; 0x40
   17c4a:	9100      	str	r1, [sp, #0]
   17c4c:	9f12      	ldr	r7, [sp, #72]	; 0x48
   17c4e:	1c61      	adds	r1, r4, #1
   17c50:	f89d 5044 	ldrb.w	r5, [sp, #68]	; 0x44
   17c54:	9101      	str	r1, [sp, #4]
   17c56:	a907      	add	r1, sp, #28
   17c58:	9102      	str	r1, [sp, #8]
   17c5a:	a909      	add	r1, sp, #36	; 0x24
   17c5c:	9103      	str	r1, [sp, #12]
   17c5e:	a908      	add	r1, sp, #32
   17c60:	9104      	str	r1, [sp, #16]
   17c62:	f7ff f8a1 	bl	16da8 <_dtoa_r>
   17c66:	f242 730f 	movw	r3, #9999	; 0x270f
   17c6a:	4601      	mov	r1, r0
   17c6c:	9807      	ldr	r0, [sp, #28]
   17c6e:	4298      	cmp	r0, r3
   17c70:	d079      	beq.n	17d66 <print_e+0x126>
   17c72:	780a      	ldrb	r2, [r1, #0]
   17c74:	4633      	mov	r3, r6
   17c76:	4327      	orrs	r7, r4
   17c78:	bf08      	it	eq
   17c7a:	463c      	moveq	r4, r7
   17c7c:	f803 2b01 	strb.w	r2, [r3], #1
   17c80:	d020      	beq.n	17cc4 <print_e+0x84>
   17c82:	222e      	movs	r2, #46	; 0x2e
   17c84:	7072      	strb	r2, [r6, #1]
   17c86:	784a      	ldrb	r2, [r1, #1]
   17c88:	2c00      	cmp	r4, #0
   17c8a:	bfd4      	ite	le
   17c8c:	2700      	movle	r7, #0
   17c8e:	2701      	movgt	r7, #1
   17c90:	3301      	adds	r3, #1
   17c92:	2a00      	cmp	r2, #0
   17c94:	bf0c      	ite	eq
   17c96:	2700      	moveq	r7, #0
   17c98:	f007 0701 	andne.w	r7, r7, #1
   17c9c:	b197      	cbz	r7, 17cc4 <print_e+0x84>
   17c9e:	3603      	adds	r6, #3
   17ca0:	f806 2c01 	strb.w	r2, [r6, #-1]
   17ca4:	3c01      	subs	r4, #1
   17ca6:	788a      	ldrb	r2, [r1, #2]
   17ca8:	4633      	mov	r3, r6
   17caa:	3101      	adds	r1, #1
   17cac:	3601      	adds	r6, #1
   17cae:	1e10      	subs	r0, r2, #0
   17cb0:	bf18      	it	ne
   17cb2:	2001      	movne	r0, #1
   17cb4:	2c00      	cmp	r4, #0
   17cb6:	bfd4      	ite	le
   17cb8:	2000      	movle	r0, #0
   17cba:	f000 0001 	andgt.w	r0, r0, #1
   17cbe:	2800      	cmp	r0, #0
   17cc0:	d1ee      	bne.n	17ca0 <print_e+0x60>
   17cc2:	9807      	ldr	r0, [sp, #28]
   17cc4:	2d67      	cmp	r5, #103	; 0x67
   17cc6:	d040      	beq.n	17d4a <print_e+0x10a>
   17cc8:	2d47      	cmp	r5, #71	; 0x47
   17cca:	d04a      	beq.n	17d62 <print_e+0x122>
   17ccc:	2c00      	cmp	r4, #0
   17cce:	dd06      	ble.n	17cde <print_e+0x9e>
   17cd0:	2200      	movs	r2, #0
   17cd2:	2130      	movs	r1, #48	; 0x30
   17cd4:	5499      	strb	r1, [r3, r2]
   17cd6:	3201      	adds	r2, #1
   17cd8:	42a2      	cmp	r2, r4
   17cda:	d1fb      	bne.n	17cd4 <print_e+0x94>
   17cdc:	189b      	adds	r3, r3, r2
   17cde:	461c      	mov	r4, r3
   17ce0:	3801      	subs	r0, #1
   17ce2:	f804 5b01 	strb.w	r5, [r4], #1
   17ce6:	d436      	bmi.n	17d56 <print_e+0x116>
   17ce8:	3401      	adds	r4, #1
   17cea:	4602      	mov	r2, r0
   17cec:	212b      	movs	r1, #43	; 0x2b
   17cee:	7059      	strb	r1, [r3, #1]
   17cf0:	2a63      	cmp	r2, #99	; 0x63
   17cf2:	dd11      	ble.n	17d18 <print_e+0xd8>
   17cf4:	f248 531f 	movw	r3, #34079	; 0x851f
   17cf8:	17d1      	asrs	r1, r2, #31
   17cfa:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
   17cfe:	fb83 5302 	smull	r5, r3, r3, r2
   17d02:	ebc1 1363 	rsb	r3, r1, r3, asr #5
   17d06:	f103 0230 	add.w	r2, r3, #48	; 0x30
   17d0a:	f804 2b01 	strb.w	r2, [r4], #1
   17d0e:	f06f 0263 	mvn.w	r2, #99	; 0x63
   17d12:	fb02 0203 	mla	r2, r2, r3, r0
   17d16:	4610      	mov	r0, r2
   17d18:	f246 6167 	movw	r1, #26215	; 0x6667
   17d1c:	ea4f 7ce2 	mov.w	ip, r2, asr #31
   17d20:	f2c6 6166 	movt	r1, #26214	; 0x6666
   17d24:	4623      	mov	r3, r4
   17d26:	fb81 5202 	smull	r5, r2, r1, r2
   17d2a:	ebcc 02a2 	rsb	r2, ip, r2, asr #2
   17d2e:	f102 0130 	add.w	r1, r2, #48	; 0x30
   17d32:	f803 1b01 	strb.w	r1, [r3], #1
   17d36:	f06f 0109 	mvn.w	r1, #9
   17d3a:	fb01 0202 	mla	r2, r1, r2, r0
   17d3e:	3230      	adds	r2, #48	; 0x30
   17d40:	7062      	strb	r2, [r4, #1]
   17d42:	2200      	movs	r2, #0
   17d44:	705a      	strb	r2, [r3, #1]
   17d46:	b00b      	add	sp, #44	; 0x2c
   17d48:	bdf0      	pop	{r4, r5, r6, r7, pc}
   17d4a:	2565      	movs	r5, #101	; 0x65
   17d4c:	461c      	mov	r4, r3
   17d4e:	3801      	subs	r0, #1
   17d50:	f804 5b01 	strb.w	r5, [r4], #1
   17d54:	d5c8      	bpl.n	17ce8 <print_e+0xa8>
   17d56:	4242      	negs	r2, r0
   17d58:	212d      	movs	r1, #45	; 0x2d
   17d5a:	3401      	adds	r4, #1
   17d5c:	7059      	strb	r1, [r3, #1]
   17d5e:	4610      	mov	r0, r2
   17d60:	e7c6      	b.n	17cf0 <print_e+0xb0>
   17d62:	2545      	movs	r5, #69	; 0x45
   17d64:	e7bb      	b.n	17cde <print_e+0x9e>
   17d66:	4630      	mov	r0, r6
   17d68:	f7fd f8e0 	bl	14f2c <strcpy>
   17d6c:	e7eb      	b.n	17d46 <print_e+0x106>
   17d6e:	bf00      	nop

00017d70 <_gcvt>:
   17d70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17d74:	4616      	mov	r6, r2
   17d76:	b08b      	sub	sp, #44	; 0x2c
   17d78:	461d      	mov	r5, r3
   17d7a:	4680      	mov	r8, r0
   17d7c:	469b      	mov	fp, r3
   17d7e:	2200      	movs	r2, #0
   17d80:	2300      	movs	r3, #0
   17d82:	4630      	mov	r0, r6
   17d84:	4629      	mov	r1, r5
   17d86:	9c14      	ldr	r4, [sp, #80]	; 0x50
   17d88:	9f15      	ldr	r7, [sp, #84]	; 0x54
   17d8a:	f8dd 905c 	ldr.w	r9, [sp, #92]	; 0x5c
   17d8e:	f89d a058 	ldrb.w	sl, [sp, #88]	; 0x58
   17d92:	f002 f9af 	bl	1a0f4 <__aeabi_dcmplt>
   17d96:	b108      	cbz	r0, 17d9c <_gcvt+0x2c>
   17d98:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
   17d9c:	4630      	mov	r0, r6
   17d9e:	2200      	movs	r2, #0
   17da0:	2300      	movs	r3, #0
   17da2:	4629      	mov	r1, r5
   17da4:	f002 f99c 	bl	1a0e0 <__aeabi_dcmpeq>
   17da8:	2800      	cmp	r0, #0
   17daa:	f040 80c5 	bne.w	17f38 <_gcvt+0x1c8>
   17dae:	4630      	mov	r0, r6
   17db0:	a36f      	add	r3, pc, #444	; (adr r3, 17f70 <_gcvt+0x200>)
   17db2:	e9d3 2300 	ldrd	r2, r3, [r3]
   17db6:	4629      	mov	r1, r5
   17db8:	f002 f9a6 	bl	1a108 <__aeabi_dcmple>
   17dbc:	2800      	cmp	r0, #0
   17dbe:	f040 80ab 	bne.w	17f18 <_gcvt+0x1a8>
   17dc2:	4620      	mov	r0, r4
   17dc4:	f001 f8b8 	bl	18f38 <_mprec_log10>
   17dc8:	4632      	mov	r2, r6
   17dca:	462b      	mov	r3, r5
   17dcc:	f002 f99c 	bl	1a108 <__aeabi_dcmple>
   17dd0:	2800      	cmp	r0, #0
   17dd2:	f040 80a1 	bne.w	17f18 <_gcvt+0x1a8>
   17dd6:	f240 0300 	movw	r3, #0
   17dda:	4630      	mov	r0, r6
   17ddc:	2200      	movs	r2, #0
   17dde:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   17de2:	4629      	mov	r1, r5
   17de4:	f002 f986 	bl	1a0f4 <__aeabi_dcmplt>
   17de8:	2800      	cmp	r0, #0
   17dea:	f040 80aa 	bne.w	17f42 <_gcvt+0x1d2>
   17dee:	4632      	mov	r2, r6
   17df0:	4640      	mov	r0, r8
   17df2:	462b      	mov	r3, r5
   17df4:	2102      	movs	r1, #2
   17df6:	9401      	str	r4, [sp, #4]
   17df8:	9100      	str	r1, [sp, #0]
   17dfa:	a909      	add	r1, sp, #36	; 0x24
   17dfc:	9102      	str	r1, [sp, #8]
   17dfe:	a908      	add	r1, sp, #32
   17e00:	9103      	str	r1, [sp, #12]
   17e02:	a907      	add	r1, sp, #28
   17e04:	9104      	str	r1, [sp, #16]
   17e06:	f7fe ffcf 	bl	16da8 <_dtoa_r>
   17e0a:	9a09      	ldr	r2, [sp, #36]	; 0x24
   17e0c:	f242 730f 	movw	r3, #9999	; 0x270f
   17e10:	429a      	cmp	r2, r3
   17e12:	f000 80a1 	beq.w	17f58 <_gcvt+0x1e8>
   17e16:	7805      	ldrb	r5, [r0, #0]
   17e18:	2d00      	cmp	r5, #0
   17e1a:	f000 80a2 	beq.w	17f62 <_gcvt+0x1f2>
   17e1e:	2a00      	cmp	r2, #0
   17e20:	bfc8      	it	gt
   17e22:	463b      	movgt	r3, r7
   17e24:	dc02      	bgt.n	17e2c <_gcvt+0xbc>
   17e26:	e09e      	b.n	17f66 <_gcvt+0x1f6>
   17e28:	2a00      	cmp	r2, #0
   17e2a:	dd25      	ble.n	17e78 <_gcvt+0x108>
   17e2c:	f803 5b01 	strb.w	r5, [r3], #1
   17e30:	3c01      	subs	r4, #1
   17e32:	9a09      	ldr	r2, [sp, #36]	; 0x24
   17e34:	3a01      	subs	r2, #1
   17e36:	9209      	str	r2, [sp, #36]	; 0x24
   17e38:	f810 5f01 	ldrb.w	r5, [r0, #1]!
   17e3c:	2d00      	cmp	r5, #0
   17e3e:	d1f3      	bne.n	17e28 <_gcvt+0xb8>
   17e40:	2a00      	cmp	r2, #0
   17e42:	bfd4      	ite	le
   17e44:	2200      	movle	r2, #0
   17e46:	2201      	movgt	r2, #1
   17e48:	2c00      	cmp	r4, #0
   17e4a:	bfd4      	ite	le
   17e4c:	2200      	movle	r2, #0
   17e4e:	f002 0201 	andgt.w	r2, r2, #1
   17e52:	b18a      	cbz	r2, 17e78 <_gcvt+0x108>
   17e54:	2130      	movs	r1, #48	; 0x30
   17e56:	f803 1b01 	strb.w	r1, [r3], #1
   17e5a:	3c01      	subs	r4, #1
   17e5c:	9a09      	ldr	r2, [sp, #36]	; 0x24
   17e5e:	3a01      	subs	r2, #1
   17e60:	9209      	str	r2, [sp, #36]	; 0x24
   17e62:	2a00      	cmp	r2, #0
   17e64:	bfd4      	ite	le
   17e66:	2200      	movle	r2, #0
   17e68:	2201      	movgt	r2, #1
   17e6a:	2c00      	cmp	r4, #0
   17e6c:	bfd4      	ite	le
   17e6e:	2200      	movle	r2, #0
   17e70:	f002 0201 	andgt.w	r2, r2, #1
   17e74:	2a00      	cmp	r2, #0
   17e76:	d1ee      	bne.n	17e56 <_gcvt+0xe6>
   17e78:	f1b9 0f00 	cmp.w	r9, #0
   17e7c:	d102      	bne.n	17e84 <_gcvt+0x114>
   17e7e:	7802      	ldrb	r2, [r0, #0]
   17e80:	2a00      	cmp	r2, #0
   17e82:	d046      	beq.n	17f12 <_gcvt+0x1a2>
   17e84:	42bb      	cmp	r3, r7
   17e86:	bf18      	it	ne
   17e88:	461a      	movne	r2, r3
   17e8a:	d060      	beq.n	17f4e <_gcvt+0x1de>
   17e8c:	4613      	mov	r3, r2
   17e8e:	212e      	movs	r1, #46	; 0x2e
   17e90:	2c00      	cmp	r4, #0
   17e92:	bfd4      	ite	le
   17e94:	f04f 0c00 	movle.w	ip, #0
   17e98:	f04f 0c01 	movgt.w	ip, #1
   17e9c:	f803 1b01 	strb.w	r1, [r3], #1
   17ea0:	9909      	ldr	r1, [sp, #36]	; 0x24
   17ea2:	ea1c 71d1 	ands.w	r1, ip, r1, lsr #31
   17ea6:	d012      	beq.n	17ece <_gcvt+0x15e>
   17ea8:	3202      	adds	r2, #2
   17eaa:	2530      	movs	r5, #48	; 0x30
   17eac:	f802 5c01 	strb.w	r5, [r2, #-1]
   17eb0:	3c01      	subs	r4, #1
   17eb2:	9909      	ldr	r1, [sp, #36]	; 0x24
   17eb4:	2c00      	cmp	r4, #0
   17eb6:	bfd4      	ite	le
   17eb8:	f04f 0c00 	movle.w	ip, #0
   17ebc:	f04f 0c01 	movgt.w	ip, #1
   17ec0:	4613      	mov	r3, r2
   17ec2:	3201      	adds	r2, #1
   17ec4:	3101      	adds	r1, #1
   17ec6:	9109      	str	r1, [sp, #36]	; 0x24
   17ec8:	ea1c 71d1 	ands.w	r1, ip, r1, lsr #31
   17ecc:	d1ee      	bne.n	17eac <_gcvt+0x13c>
   17ece:	7802      	ldrb	r2, [r0, #0]
   17ed0:	2a00      	cmp	r2, #0
   17ed2:	bf0c      	ite	eq
   17ed4:	2100      	moveq	r1, #0
   17ed6:	f00c 0101 	andne.w	r1, ip, #1
   17eda:	b171      	cbz	r1, 17efa <_gcvt+0x18a>
   17edc:	f803 2b01 	strb.w	r2, [r3], #1
   17ee0:	3c01      	subs	r4, #1
   17ee2:	f810 2f01 	ldrb.w	r2, [r0, #1]!
   17ee6:	1e11      	subs	r1, r2, #0
   17ee8:	bf18      	it	ne
   17eea:	2101      	movne	r1, #1
   17eec:	2c00      	cmp	r4, #0
   17eee:	bfd4      	ite	le
   17ef0:	2100      	movle	r1, #0
   17ef2:	f001 0101 	andgt.w	r1, r1, #1
   17ef6:	2900      	cmp	r1, #0
   17ef8:	d1f0      	bne.n	17edc <_gcvt+0x16c>
   17efa:	f1b9 0f00 	cmp.w	r9, #0
   17efe:	d008      	beq.n	17f12 <_gcvt+0x1a2>
   17f00:	2c00      	cmp	r4, #0
   17f02:	dd06      	ble.n	17f12 <_gcvt+0x1a2>
   17f04:	2200      	movs	r2, #0
   17f06:	2130      	movs	r1, #48	; 0x30
   17f08:	5499      	strb	r1, [r3, r2]
   17f0a:	3201      	adds	r2, #1
   17f0c:	42a2      	cmp	r2, r4
   17f0e:	d1fb      	bne.n	17f08 <_gcvt+0x198>
   17f10:	189b      	adds	r3, r3, r2
   17f12:	2200      	movs	r2, #0
   17f14:	701a      	strb	r2, [r3, #0]
   17f16:	e00b      	b.n	17f30 <_gcvt+0x1c0>
   17f18:	4632      	mov	r2, r6
   17f1a:	4640      	mov	r0, r8
   17f1c:	462b      	mov	r3, r5
   17f1e:	4639      	mov	r1, r7
   17f20:	3c01      	subs	r4, #1
   17f22:	f8cd a004 	str.w	sl, [sp, #4]
   17f26:	f8cd 9008 	str.w	r9, [sp, #8]
   17f2a:	9400      	str	r4, [sp, #0]
   17f2c:	f7ff fe88 	bl	17c40 <print_e>
   17f30:	4638      	mov	r0, r7
   17f32:	b00b      	add	sp, #44	; 0x2c
   17f34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17f38:	2330      	movs	r3, #48	; 0x30
   17f3a:	703b      	strb	r3, [r7, #0]
   17f3c:	2300      	movs	r3, #0
   17f3e:	707b      	strb	r3, [r7, #1]
   17f40:	e7f6      	b.n	17f30 <_gcvt+0x1c0>
   17f42:	4632      	mov	r2, r6
   17f44:	4640      	mov	r0, r8
   17f46:	462b      	mov	r3, r5
   17f48:	9401      	str	r4, [sp, #4]
   17f4a:	2103      	movs	r1, #3
   17f4c:	e754      	b.n	17df8 <_gcvt+0x88>
   17f4e:	463a      	mov	r2, r7
   17f50:	2330      	movs	r3, #48	; 0x30
   17f52:	f802 3b01 	strb.w	r3, [r2], #1
   17f56:	e799      	b.n	17e8c <_gcvt+0x11c>
   17f58:	4601      	mov	r1, r0
   17f5a:	4638      	mov	r0, r7
   17f5c:	f7fc ffe6 	bl	14f2c <strcpy>
   17f60:	e7e6      	b.n	17f30 <_gcvt+0x1c0>
   17f62:	463b      	mov	r3, r7
   17f64:	e76c      	b.n	17e40 <_gcvt+0xd0>
   17f66:	463b      	mov	r3, r7
   17f68:	e786      	b.n	17e78 <_gcvt+0x108>
   17f6a:	bf00      	nop
   17f6c:	f3af 8000 	nop.w
   17f70:	eb1c432d 	.word	0xeb1c432d
   17f74:	3f1a36e2 	.word	0x3f1a36e2

00017f78 <ecvtbuf>:
   17f78:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   17f7c:	b08b      	sub	sp, #44	; 0x2c
   17f7e:	4615      	mov	r5, r2
   17f80:	461e      	mov	r6, r3
   17f82:	9c13      	ldr	r4, [sp, #76]	; 0x4c
   17f84:	4680      	mov	r8, r0
   17f86:	4689      	mov	r9, r1
   17f88:	2c00      	cmp	r4, #0
   17f8a:	d033      	beq.n	17ff4 <ecvtbuf+0x7c>
   17f8c:	f240 03cc 	movw	r3, #204	; 0xcc
   17f90:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17f94:	6818      	ldr	r0, [r3, #0]
   17f96:	9912      	ldr	r1, [sp, #72]	; 0x48
   17f98:	464b      	mov	r3, r9
   17f9a:	4642      	mov	r2, r8
   17f9c:	9602      	str	r6, [sp, #8]
   17f9e:	9501      	str	r5, [sp, #4]
   17fa0:	9103      	str	r1, [sp, #12]
   17fa2:	2102      	movs	r1, #2
   17fa4:	9100      	str	r1, [sp, #0]
   17fa6:	a909      	add	r1, sp, #36	; 0x24
   17fa8:	9104      	str	r1, [sp, #16]
   17faa:	f7fe fefd 	bl	16da8 <_dtoa_r>
   17fae:	9b09      	ldr	r3, [sp, #36]	; 0x24
   17fb0:	4298      	cmp	r0, r3
   17fb2:	d237      	bcs.n	18024 <ecvtbuf+0xac>
   17fb4:	4602      	mov	r2, r0
   17fb6:	4621      	mov	r1, r4
   17fb8:	2300      	movs	r3, #0
   17fba:	f810 c003 	ldrb.w	ip, [r0, r3]
   17fbe:	3201      	adds	r2, #1
   17fc0:	3101      	adds	r1, #1
   17fc2:	f804 c003 	strb.w	ip, [r4, r3]
   17fc6:	3301      	adds	r3, #1
   17fc8:	9e09      	ldr	r6, [sp, #36]	; 0x24
   17fca:	4296      	cmp	r6, r2
   17fcc:	d8f5      	bhi.n	17fba <ecvtbuf+0x42>
   17fce:	429d      	cmp	r5, r3
   17fd0:	dd0a      	ble.n	17fe8 <ecvtbuf+0x70>
   17fd2:	2200      	movs	r2, #0
   17fd4:	f04f 0c30 	mov.w	ip, #48	; 0x30
   17fd8:	f801 c002 	strb.w	ip, [r1, r2]
   17fdc:	3201      	adds	r2, #1
   17fde:	18d0      	adds	r0, r2, r3
   17fe0:	4285      	cmp	r5, r0
   17fe2:	dcf9      	bgt.n	17fd8 <ecvtbuf+0x60>
   17fe4:	1aed      	subs	r5, r5, r3
   17fe6:	1949      	adds	r1, r1, r5
   17fe8:	2300      	movs	r3, #0
   17fea:	700b      	strb	r3, [r1, #0]
   17fec:	4620      	mov	r0, r4
   17fee:	b00b      	add	sp, #44	; 0x2c
   17ff0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   17ff4:	f240 07cc 	movw	r7, #204	; 0xcc
   17ff8:	f2c2 0700 	movt	r7, #8192	; 0x2000
   17ffc:	6838      	ldr	r0, [r7, #0]
   17ffe:	6b03      	ldr	r3, [r0, #48]	; 0x30
   18000:	4293      	cmp	r3, r2
   18002:	bfc8      	it	gt
   18004:	6b44      	ldrgt	r4, [r0, #52]	; 0x34
   18006:	dcc6      	bgt.n	17f96 <ecvtbuf+0x1e>
   18008:	1c53      	adds	r3, r2, #1
   1800a:	6b41      	ldr	r1, [r0, #52]	; 0x34
   1800c:	461a      	mov	r2, r3
   1800e:	9307      	str	r3, [sp, #28]
   18010:	f001 fb22 	bl	19658 <_realloc_r>
   18014:	9b07      	ldr	r3, [sp, #28]
   18016:	4604      	mov	r4, r0
   18018:	2800      	cmp	r0, #0
   1801a:	d0e7      	beq.n	17fec <ecvtbuf+0x74>
   1801c:	6838      	ldr	r0, [r7, #0]
   1801e:	6303      	str	r3, [r0, #48]	; 0x30
   18020:	6344      	str	r4, [r0, #52]	; 0x34
   18022:	e7b8      	b.n	17f96 <ecvtbuf+0x1e>
   18024:	4621      	mov	r1, r4
   18026:	2300      	movs	r3, #0
   18028:	e7d1      	b.n	17fce <ecvtbuf+0x56>
   1802a:	bf00      	nop

0001802c <fcvtbuf>:
   1802c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18030:	b08b      	sub	sp, #44	; 0x2c
   18032:	4614      	mov	r4, r2
   18034:	461e      	mov	r6, r3
   18036:	9d15      	ldr	r5, [sp, #84]	; 0x54
   18038:	4680      	mov	r8, r0
   1803a:	4689      	mov	r9, r1
   1803c:	f8dd a050 	ldr.w	sl, [sp, #80]	; 0x50
   18040:	2d00      	cmp	r5, #0
   18042:	d04e      	beq.n	180e2 <fcvtbuf+0xb6>
   18044:	f240 03cc 	movw	r3, #204	; 0xcc
   18048:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1804c:	681f      	ldr	r7, [r3, #0]
   1804e:	f240 0300 	movw	r3, #0
   18052:	4640      	mov	r0, r8
   18054:	4649      	mov	r1, r9
   18056:	2200      	movs	r2, #0
   18058:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   1805c:	f002 f84a 	bl	1a0f4 <__aeabi_dcmplt>
   18060:	b150      	cbz	r0, 18078 <fcvtbuf+0x4c>
   18062:	f240 0300 	movw	r3, #0
   18066:	4640      	mov	r0, r8
   18068:	4649      	mov	r1, r9
   1806a:	2200      	movs	r2, #0
   1806c:	f6cb 73f0 	movt	r3, #49136	; 0xbff0
   18070:	f002 f85e 	bl	1a130 <__aeabi_dcmpgt>
   18074:	2800      	cmp	r0, #0
   18076:	d12d      	bne.n	180d4 <fcvtbuf+0xa8>
   18078:	4638      	mov	r0, r7
   1807a:	4642      	mov	r2, r8
   1807c:	464b      	mov	r3, r9
   1807e:	2103      	movs	r1, #3
   18080:	f8cd a00c 	str.w	sl, [sp, #12]
   18084:	9100      	str	r1, [sp, #0]
   18086:	a909      	add	r1, sp, #36	; 0x24
   18088:	9401      	str	r4, [sp, #4]
   1808a:	9104      	str	r1, [sp, #16]
   1808c:	9602      	str	r6, [sp, #8]
   1808e:	f7fe fe8b 	bl	16da8 <_dtoa_r>
   18092:	6831      	ldr	r1, [r6, #0]
   18094:	462a      	mov	r2, r5
   18096:	9b09      	ldr	r3, [sp, #36]	; 0x24
   18098:	4249      	negs	r1, r1
   1809a:	4298      	cmp	r0, r3
   1809c:	d207      	bcs.n	180ae <fcvtbuf+0x82>
   1809e:	f810 3b01 	ldrb.w	r3, [r0], #1
   180a2:	3101      	adds	r1, #1
   180a4:	f802 3b01 	strb.w	r3, [r2], #1
   180a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
   180aa:	4283      	cmp	r3, r0
   180ac:	d8f7      	bhi.n	1809e <fcvtbuf+0x72>
   180ae:	428c      	cmp	r4, r1
   180b0:	dd0a      	ble.n	180c8 <fcvtbuf+0x9c>
   180b2:	2300      	movs	r3, #0
   180b4:	f04f 0c30 	mov.w	ip, #48	; 0x30
   180b8:	f802 c003 	strb.w	ip, [r2, r3]
   180bc:	3301      	adds	r3, #1
   180be:	1858      	adds	r0, r3, r1
   180c0:	4284      	cmp	r4, r0
   180c2:	dcf9      	bgt.n	180b8 <fcvtbuf+0x8c>
   180c4:	1a64      	subs	r4, r4, r1
   180c6:	1912      	adds	r2, r2, r4
   180c8:	2300      	movs	r3, #0
   180ca:	7013      	strb	r3, [r2, #0]
   180cc:	4628      	mov	r0, r5
   180ce:	b00b      	add	sp, #44	; 0x2c
   180d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   180d4:	4638      	mov	r0, r7
   180d6:	4642      	mov	r2, r8
   180d8:	464b      	mov	r3, r9
   180da:	f8cd a00c 	str.w	sl, [sp, #12]
   180de:	2102      	movs	r1, #2
   180e0:	e7d0      	b.n	18084 <fcvtbuf+0x58>
   180e2:	f240 03cc 	movw	r3, #204	; 0xcc
   180e6:	3223      	adds	r2, #35	; 0x23
   180e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   180ec:	681f      	ldr	r7, [r3, #0]
   180ee:	6b39      	ldr	r1, [r7, #48]	; 0x30
   180f0:	4291      	cmp	r1, r2
   180f2:	bfc8      	it	gt
   180f4:	6b7d      	ldrgt	r5, [r7, #52]	; 0x34
   180f6:	dcaa      	bgt.n	1804e <fcvtbuf+0x22>
   180f8:	f104 0b24 	add.w	fp, r4, #36	; 0x24
   180fc:	4638      	mov	r0, r7
   180fe:	465a      	mov	r2, fp
   18100:	6b79      	ldr	r1, [r7, #52]	; 0x34
   18102:	9307      	str	r3, [sp, #28]
   18104:	f001 faa8 	bl	19658 <_realloc_r>
   18108:	9b07      	ldr	r3, [sp, #28]
   1810a:	4605      	mov	r5, r0
   1810c:	2800      	cmp	r0, #0
   1810e:	d0dd      	beq.n	180cc <fcvtbuf+0xa0>
   18110:	681f      	ldr	r7, [r3, #0]
   18112:	f8c7 b030 	str.w	fp, [r7, #48]	; 0x30
   18116:	6378      	str	r0, [r7, #52]	; 0x34
   18118:	e799      	b.n	1804e <fcvtbuf+0x22>
   1811a:	bf00      	nop

0001811c <_dcvt>:
   1811c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1811e:	b08b      	sub	sp, #44	; 0x2c
   18120:	460d      	mov	r5, r1
   18122:	f89d 6048 	ldrb.w	r6, [sp, #72]	; 0x48
   18126:	9c10      	ldr	r4, [sp, #64]	; 0x40
   18128:	f1a6 0145 	sub.w	r1, r6, #69	; 0x45
   1812c:	9f13      	ldr	r7, [sp, #76]	; 0x4c
   1812e:	2922      	cmp	r1, #34	; 0x22
   18130:	d86f      	bhi.n	18212 <_dcvt+0xf6>
   18132:	e8df f011 	tbh	[pc, r1, lsl #1]
   18136:	00b1      	.short	0x00b1
   18138:	0071007b 	.word	0x0071007b
   1813c:	006e006e 	.word	0x006e006e
   18140:	006e006e 	.word	0x006e006e
   18144:	006e006e 	.word	0x006e006e
   18148:	006e006e 	.word	0x006e006e
   1814c:	006e006e 	.word	0x006e006e
   18150:	006e006e 	.word	0x006e006e
   18154:	006e006e 	.word	0x006e006e
   18158:	006e006e 	.word	0x006e006e
   1815c:	006e006e 	.word	0x006e006e
   18160:	006e006e 	.word	0x006e006e
   18164:	006e006e 	.word	0x006e006e
   18168:	006e006e 	.word	0x006e006e
   1816c:	006e006e 	.word	0x006e006e
   18170:	006e006e 	.word	0x006e006e
   18174:	00b1006e 	.word	0x00b1006e
   18178:	0071007b 	.word	0x0071007b
   1817c:	4601      	mov	r1, r0
   1817e:	462b      	mov	r3, r5
   18180:	2f00      	cmp	r7, #0
   18182:	f000 8090 	beq.w	182a6 <_dcvt+0x18a>
   18186:	4288      	cmp	r0, r1
   18188:	461a      	mov	r2, r3
   1818a:	f000 8090 	beq.w	182ae <_dcvt+0x192>
   1818e:	4613      	mov	r3, r2
   18190:	202e      	movs	r0, #46	; 0x2e
   18192:	2c00      	cmp	r4, #0
   18194:	bfd4      	ite	le
   18196:	f04f 0c00 	movle.w	ip, #0
   1819a:	f04f 0c01 	movgt.w	ip, #1
   1819e:	f803 0b01 	strb.w	r0, [r3], #1
   181a2:	9809      	ldr	r0, [sp, #36]	; 0x24
   181a4:	ea1c 70d0 	ands.w	r0, ip, r0, lsr #31
   181a8:	d012      	beq.n	181d0 <_dcvt+0xb4>
   181aa:	3202      	adds	r2, #2
   181ac:	2630      	movs	r6, #48	; 0x30
   181ae:	f802 6c01 	strb.w	r6, [r2, #-1]
   181b2:	3c01      	subs	r4, #1
   181b4:	9809      	ldr	r0, [sp, #36]	; 0x24
   181b6:	2c00      	cmp	r4, #0
   181b8:	bfd4      	ite	le
   181ba:	f04f 0c00 	movle.w	ip, #0
   181be:	f04f 0c01 	movgt.w	ip, #1
   181c2:	4613      	mov	r3, r2
   181c4:	3201      	adds	r2, #1
   181c6:	3001      	adds	r0, #1
   181c8:	9009      	str	r0, [sp, #36]	; 0x24
   181ca:	ea1c 70d0 	ands.w	r0, ip, r0, lsr #31
   181ce:	d1ee      	bne.n	181ae <_dcvt+0x92>
   181d0:	780a      	ldrb	r2, [r1, #0]
   181d2:	2a00      	cmp	r2, #0
   181d4:	bf0c      	ite	eq
   181d6:	2000      	moveq	r0, #0
   181d8:	f00c 0001 	andne.w	r0, ip, #1
   181dc:	b170      	cbz	r0, 181fc <_dcvt+0xe0>
   181de:	f803 2b01 	strb.w	r2, [r3], #1
   181e2:	3c01      	subs	r4, #1
   181e4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
   181e8:	1e10      	subs	r0, r2, #0
   181ea:	bf18      	it	ne
   181ec:	2001      	movne	r0, #1
   181ee:	2c00      	cmp	r4, #0
   181f0:	bfd4      	ite	le
   181f2:	2000      	movle	r0, #0
   181f4:	f000 0001 	andgt.w	r0, r0, #1
   181f8:	2800      	cmp	r0, #0
   181fa:	d1f0      	bne.n	181de <_dcvt+0xc2>
   181fc:	2c00      	cmp	r4, #0
   181fe:	dd06      	ble.n	1820e <_dcvt+0xf2>
   18200:	2200      	movs	r2, #0
   18202:	2130      	movs	r1, #48	; 0x30
   18204:	5499      	strb	r1, [r3, r2]
   18206:	3201      	adds	r2, #1
   18208:	42a2      	cmp	r2, r4
   1820a:	d1fb      	bne.n	18204 <_dcvt+0xe8>
   1820c:	189b      	adds	r3, r3, r2
   1820e:	2200      	movs	r2, #0
   18210:	701a      	strb	r2, [r3, #0]
   18212:	4628      	mov	r0, r5
   18214:	b00b      	add	sp, #44	; 0x2c
   18216:	bdf0      	pop	{r4, r5, r6, r7, pc}
   18218:	2c00      	cmp	r4, #0
   1821a:	bf08      	it	eq
   1821c:	2401      	moveq	r4, #1
   1821e:	9602      	str	r6, [sp, #8]
   18220:	9703      	str	r7, [sp, #12]
   18222:	9400      	str	r4, [sp, #0]
   18224:	9501      	str	r5, [sp, #4]
   18226:	f7ff fda3 	bl	17d70 <_gcvt>
   1822a:	e7f2      	b.n	18212 <_dcvt+0xf6>
   1822c:	2103      	movs	r1, #3
   1822e:	9401      	str	r4, [sp, #4]
   18230:	9100      	str	r1, [sp, #0]
   18232:	a909      	add	r1, sp, #36	; 0x24
   18234:	9102      	str	r1, [sp, #8]
   18236:	a908      	add	r1, sp, #32
   18238:	9103      	str	r1, [sp, #12]
   1823a:	a907      	add	r1, sp, #28
   1823c:	9104      	str	r1, [sp, #16]
   1823e:	f7fe fdb3 	bl	16da8 <_dtoa_r>
   18242:	9a09      	ldr	r2, [sp, #36]	; 0x24
   18244:	f242 730f 	movw	r3, #9999	; 0x270f
   18248:	2c00      	cmp	r4, #0
   1824a:	bf18      	it	ne
   1824c:	2701      	movne	r7, #1
   1824e:	429a      	cmp	r2, r3
   18250:	d031      	beq.n	182b6 <_dcvt+0x19a>
   18252:	7806      	ldrb	r6, [r0, #0]
   18254:	2e00      	cmp	r6, #0
   18256:	d033      	beq.n	182c0 <_dcvt+0x1a4>
   18258:	2a00      	cmp	r2, #0
   1825a:	bfc4      	itt	gt
   1825c:	462b      	movgt	r3, r5
   1825e:	4601      	movgt	r1, r0
   18260:	dc02      	bgt.n	18268 <_dcvt+0x14c>
   18262:	e78b      	b.n	1817c <_dcvt+0x60>
   18264:	2a00      	cmp	r2, #0
   18266:	dd8b      	ble.n	18180 <_dcvt+0x64>
   18268:	f803 6b01 	strb.w	r6, [r3], #1
   1826c:	9a09      	ldr	r2, [sp, #36]	; 0x24
   1826e:	3a01      	subs	r2, #1
   18270:	9209      	str	r2, [sp, #36]	; 0x24
   18272:	f811 6f01 	ldrb.w	r6, [r1, #1]!
   18276:	2e00      	cmp	r6, #0
   18278:	d1f4      	bne.n	18264 <_dcvt+0x148>
   1827a:	2a00      	cmp	r2, #0
   1827c:	dd80      	ble.n	18180 <_dcvt+0x64>
   1827e:	f04f 0c30 	mov.w	ip, #48	; 0x30
   18282:	f803 cb01 	strb.w	ip, [r3], #1
   18286:	9a09      	ldr	r2, [sp, #36]	; 0x24
   18288:	3a01      	subs	r2, #1
   1828a:	9209      	str	r2, [sp, #36]	; 0x24
   1828c:	2a00      	cmp	r2, #0
   1828e:	dcf8      	bgt.n	18282 <_dcvt+0x166>
   18290:	2f00      	cmp	r7, #0
   18292:	f47f af78 	bne.w	18186 <_dcvt+0x6a>
   18296:	e006      	b.n	182a6 <_dcvt+0x18a>
   18298:	4629      	mov	r1, r5
   1829a:	9400      	str	r4, [sp, #0]
   1829c:	9601      	str	r6, [sp, #4]
   1829e:	9702      	str	r7, [sp, #8]
   182a0:	f7ff fcce 	bl	17c40 <print_e>
   182a4:	e7b5      	b.n	18212 <_dcvt+0xf6>
   182a6:	780a      	ldrb	r2, [r1, #0]
   182a8:	2a00      	cmp	r2, #0
   182aa:	d0b0      	beq.n	1820e <_dcvt+0xf2>
   182ac:	e76b      	b.n	18186 <_dcvt+0x6a>
   182ae:	2330      	movs	r3, #48	; 0x30
   182b0:	f802 3b01 	strb.w	r3, [r2], #1
   182b4:	e76b      	b.n	1818e <_dcvt+0x72>
   182b6:	4601      	mov	r1, r0
   182b8:	4628      	mov	r0, r5
   182ba:	f7fc fe37 	bl	14f2c <strcpy>
   182be:	e7a8      	b.n	18212 <_dcvt+0xf6>
   182c0:	4601      	mov	r1, r0
   182c2:	462b      	mov	r3, r5
   182c4:	e7d9      	b.n	1827a <_dcvt+0x15e>
   182c6:	bf00      	nop

000182c8 <_malloc_trim_r>:
   182c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   182ca:	f240 14d0 	movw	r4, #464	; 0x1d0
   182ce:	f2c2 0400 	movt	r4, #8192	; 0x2000
   182d2:	460f      	mov	r7, r1
   182d4:	4605      	mov	r5, r0
   182d6:	f000 fd0f 	bl	18cf8 <__malloc_lock>
   182da:	68a3      	ldr	r3, [r4, #8]
   182dc:	685e      	ldr	r6, [r3, #4]
   182de:	f026 0603 	bic.w	r6, r6, #3
   182e2:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
   182e6:	330f      	adds	r3, #15
   182e8:	1bdf      	subs	r7, r3, r7
   182ea:	0b3f      	lsrs	r7, r7, #12
   182ec:	3f01      	subs	r7, #1
   182ee:	033f      	lsls	r7, r7, #12
   182f0:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   182f4:	db07      	blt.n	18306 <_malloc_trim_r+0x3e>
   182f6:	2100      	movs	r1, #0
   182f8:	4628      	mov	r0, r5
   182fa:	f001 fba7 	bl	19a4c <_sbrk_r>
   182fe:	68a3      	ldr	r3, [r4, #8]
   18300:	18f3      	adds	r3, r6, r3
   18302:	4283      	cmp	r3, r0
   18304:	d004      	beq.n	18310 <_malloc_trim_r+0x48>
   18306:	4628      	mov	r0, r5
   18308:	f000 fcf8 	bl	18cfc <__malloc_unlock>
   1830c:	2000      	movs	r0, #0
   1830e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   18310:	4279      	negs	r1, r7
   18312:	4628      	mov	r0, r5
   18314:	f001 fb9a 	bl	19a4c <_sbrk_r>
   18318:	f1b0 3fff 	cmp.w	r0, #4294967295
   1831c:	d010      	beq.n	18340 <_malloc_trim_r+0x78>
   1831e:	68a2      	ldr	r2, [r4, #8]
   18320:	f64a 1308 	movw	r3, #43272	; 0xa908
   18324:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18328:	1bf6      	subs	r6, r6, r7
   1832a:	f046 0601 	orr.w	r6, r6, #1
   1832e:	4628      	mov	r0, r5
   18330:	6056      	str	r6, [r2, #4]
   18332:	681a      	ldr	r2, [r3, #0]
   18334:	1bd7      	subs	r7, r2, r7
   18336:	601f      	str	r7, [r3, #0]
   18338:	f000 fce0 	bl	18cfc <__malloc_unlock>
   1833c:	2001      	movs	r0, #1
   1833e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   18340:	2100      	movs	r1, #0
   18342:	4628      	mov	r0, r5
   18344:	f001 fb82 	bl	19a4c <_sbrk_r>
   18348:	68a3      	ldr	r3, [r4, #8]
   1834a:	1ac2      	subs	r2, r0, r3
   1834c:	2a0f      	cmp	r2, #15
   1834e:	ddda      	ble.n	18306 <_malloc_trim_r+0x3e>
   18350:	f240 54d8 	movw	r4, #1496	; 0x5d8
   18354:	f64a 1108 	movw	r1, #43272	; 0xa908
   18358:	f2c2 0400 	movt	r4, #8192	; 0x2000
   1835c:	f2c2 0100 	movt	r1, #8192	; 0x2000
   18360:	f042 0201 	orr.w	r2, r2, #1
   18364:	6824      	ldr	r4, [r4, #0]
   18366:	1b00      	subs	r0, r0, r4
   18368:	6008      	str	r0, [r1, #0]
   1836a:	605a      	str	r2, [r3, #4]
   1836c:	e7cb      	b.n	18306 <_malloc_trim_r+0x3e>
   1836e:	bf00      	nop

00018370 <_free_r>:
   18370:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   18374:	4605      	mov	r5, r0
   18376:	460c      	mov	r4, r1
   18378:	2900      	cmp	r1, #0
   1837a:	f000 8088 	beq.w	1848e <_free_r+0x11e>
   1837e:	f000 fcbb 	bl	18cf8 <__malloc_lock>
   18382:	f1a4 0208 	sub.w	r2, r4, #8
   18386:	f240 10d0 	movw	r0, #464	; 0x1d0
   1838a:	6856      	ldr	r6, [r2, #4]
   1838c:	f2c2 0000 	movt	r0, #8192	; 0x2000
   18390:	f026 0301 	bic.w	r3, r6, #1
   18394:	f8d0 c008 	ldr.w	ip, [r0, #8]
   18398:	18d1      	adds	r1, r2, r3
   1839a:	458c      	cmp	ip, r1
   1839c:	684f      	ldr	r7, [r1, #4]
   1839e:	f027 0703 	bic.w	r7, r7, #3
   183a2:	f000 8095 	beq.w	184d0 <_free_r+0x160>
   183a6:	f016 0601 	ands.w	r6, r6, #1
   183aa:	604f      	str	r7, [r1, #4]
   183ac:	d05f      	beq.n	1846e <_free_r+0xfe>
   183ae:	2600      	movs	r6, #0
   183b0:	19cc      	adds	r4, r1, r7
   183b2:	6864      	ldr	r4, [r4, #4]
   183b4:	f014 0f01 	tst.w	r4, #1
   183b8:	d106      	bne.n	183c8 <_free_r+0x58>
   183ba:	19db      	adds	r3, r3, r7
   183bc:	2e00      	cmp	r6, #0
   183be:	d07a      	beq.n	184b6 <_free_r+0x146>
   183c0:	688c      	ldr	r4, [r1, #8]
   183c2:	68c9      	ldr	r1, [r1, #12]
   183c4:	608c      	str	r4, [r1, #8]
   183c6:	60e1      	str	r1, [r4, #12]
   183c8:	f043 0101 	orr.w	r1, r3, #1
   183cc:	50d3      	str	r3, [r2, r3]
   183ce:	6051      	str	r1, [r2, #4]
   183d0:	2e00      	cmp	r6, #0
   183d2:	d147      	bne.n	18464 <_free_r+0xf4>
   183d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   183d8:	d35b      	bcc.n	18492 <_free_r+0x122>
   183da:	0a59      	lsrs	r1, r3, #9
   183dc:	2904      	cmp	r1, #4
   183de:	bf9e      	ittt	ls
   183e0:	ea4f 1c93 	movls.w	ip, r3, lsr #6
   183e4:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
   183e8:	ea4f 04cc 	movls.w	r4, ip, lsl #3
   183ec:	d928      	bls.n	18440 <_free_r+0xd0>
   183ee:	2914      	cmp	r1, #20
   183f0:	bf9c      	itt	ls
   183f2:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
   183f6:	ea4f 04cc 	movls.w	r4, ip, lsl #3
   183fa:	d921      	bls.n	18440 <_free_r+0xd0>
   183fc:	2954      	cmp	r1, #84	; 0x54
   183fe:	bf9e      	ittt	ls
   18400:	ea4f 3c13 	movls.w	ip, r3, lsr #12
   18404:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
   18408:	ea4f 04cc 	movls.w	r4, ip, lsl #3
   1840c:	d918      	bls.n	18440 <_free_r+0xd0>
   1840e:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
   18412:	bf9e      	ittt	ls
   18414:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
   18418:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
   1841c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
   18420:	d90e      	bls.n	18440 <_free_r+0xd0>
   18422:	f240 5c54 	movw	ip, #1364	; 0x554
   18426:	4561      	cmp	r1, ip
   18428:	bf95      	itete	ls
   1842a:	ea4f 4c93 	movls.w	ip, r3, lsr #18
   1842e:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
   18432:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
   18436:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
   1843a:	bf98      	it	ls
   1843c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
   18440:	1904      	adds	r4, r0, r4
   18442:	68a1      	ldr	r1, [r4, #8]
   18444:	42a1      	cmp	r1, r4
   18446:	d103      	bne.n	18450 <_free_r+0xe0>
   18448:	e064      	b.n	18514 <_free_r+0x1a4>
   1844a:	6889      	ldr	r1, [r1, #8]
   1844c:	428c      	cmp	r4, r1
   1844e:	d004      	beq.n	1845a <_free_r+0xea>
   18450:	6848      	ldr	r0, [r1, #4]
   18452:	f020 0003 	bic.w	r0, r0, #3
   18456:	4283      	cmp	r3, r0
   18458:	d3f7      	bcc.n	1844a <_free_r+0xda>
   1845a:	68cb      	ldr	r3, [r1, #12]
   1845c:	60d3      	str	r3, [r2, #12]
   1845e:	6091      	str	r1, [r2, #8]
   18460:	60ca      	str	r2, [r1, #12]
   18462:	609a      	str	r2, [r3, #8]
   18464:	4628      	mov	r0, r5
   18466:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   1846a:	f000 bc47 	b.w	18cfc <__malloc_unlock>
   1846e:	f854 4c08 	ldr.w	r4, [r4, #-8]
   18472:	f100 0c08 	add.w	ip, r0, #8
   18476:	1b12      	subs	r2, r2, r4
   18478:	191b      	adds	r3, r3, r4
   1847a:	6894      	ldr	r4, [r2, #8]
   1847c:	4564      	cmp	r4, ip
   1847e:	d047      	beq.n	18510 <_free_r+0x1a0>
   18480:	f8d2 c00c 	ldr.w	ip, [r2, #12]
   18484:	f8cc 4008 	str.w	r4, [ip, #8]
   18488:	f8c4 c00c 	str.w	ip, [r4, #12]
   1848c:	e790      	b.n	183b0 <_free_r+0x40>
   1848e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   18492:	08db      	lsrs	r3, r3, #3
   18494:	f04f 0c01 	mov.w	ip, #1
   18498:	6846      	ldr	r6, [r0, #4]
   1849a:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
   1849e:	109b      	asrs	r3, r3, #2
   184a0:	fa0c f303 	lsl.w	r3, ip, r3
   184a4:	60d1      	str	r1, [r2, #12]
   184a6:	688c      	ldr	r4, [r1, #8]
   184a8:	ea46 0303 	orr.w	r3, r6, r3
   184ac:	6043      	str	r3, [r0, #4]
   184ae:	6094      	str	r4, [r2, #8]
   184b0:	60e2      	str	r2, [r4, #12]
   184b2:	608a      	str	r2, [r1, #8]
   184b4:	e7d6      	b.n	18464 <_free_r+0xf4>
   184b6:	688c      	ldr	r4, [r1, #8]
   184b8:	4f1c      	ldr	r7, [pc, #112]	; (1852c <_free_r+0x1bc>)
   184ba:	42bc      	cmp	r4, r7
   184bc:	d181      	bne.n	183c2 <_free_r+0x52>
   184be:	50d3      	str	r3, [r2, r3]
   184c0:	f043 0301 	orr.w	r3, r3, #1
   184c4:	60e2      	str	r2, [r4, #12]
   184c6:	60a2      	str	r2, [r4, #8]
   184c8:	6053      	str	r3, [r2, #4]
   184ca:	6094      	str	r4, [r2, #8]
   184cc:	60d4      	str	r4, [r2, #12]
   184ce:	e7c9      	b.n	18464 <_free_r+0xf4>
   184d0:	18fb      	adds	r3, r7, r3
   184d2:	f016 0f01 	tst.w	r6, #1
   184d6:	d107      	bne.n	184e8 <_free_r+0x178>
   184d8:	f854 1c08 	ldr.w	r1, [r4, #-8]
   184dc:	1a52      	subs	r2, r2, r1
   184de:	185b      	adds	r3, r3, r1
   184e0:	68d4      	ldr	r4, [r2, #12]
   184e2:	6891      	ldr	r1, [r2, #8]
   184e4:	60a1      	str	r1, [r4, #8]
   184e6:	60cc      	str	r4, [r1, #12]
   184e8:	f240 51dc 	movw	r1, #1500	; 0x5dc
   184ec:	6082      	str	r2, [r0, #8]
   184ee:	f2c2 0100 	movt	r1, #8192	; 0x2000
   184f2:	f043 0001 	orr.w	r0, r3, #1
   184f6:	6050      	str	r0, [r2, #4]
   184f8:	680a      	ldr	r2, [r1, #0]
   184fa:	4293      	cmp	r3, r2
   184fc:	d3b2      	bcc.n	18464 <_free_r+0xf4>
   184fe:	f64a 1304 	movw	r3, #43268	; 0xa904
   18502:	4628      	mov	r0, r5
   18504:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18508:	6819      	ldr	r1, [r3, #0]
   1850a:	f7ff fedd 	bl	182c8 <_malloc_trim_r>
   1850e:	e7a9      	b.n	18464 <_free_r+0xf4>
   18510:	2601      	movs	r6, #1
   18512:	e74d      	b.n	183b0 <_free_r+0x40>
   18514:	2601      	movs	r6, #1
   18516:	6844      	ldr	r4, [r0, #4]
   18518:	ea4f 0cac 	mov.w	ip, ip, asr #2
   1851c:	460b      	mov	r3, r1
   1851e:	fa06 fc0c 	lsl.w	ip, r6, ip
   18522:	ea44 040c 	orr.w	r4, r4, ip
   18526:	6044      	str	r4, [r0, #4]
   18528:	e798      	b.n	1845c <_free_r+0xec>
   1852a:	bf00      	nop
   1852c:	200001d8 	.word	0x200001d8

00018530 <__locale_charset>:
   18530:	f646 034c 	movw	r3, #26700	; 0x684c
   18534:	f2c0 0302 	movt	r3, #2
   18538:	6818      	ldr	r0, [r3, #0]
   1853a:	4770      	bx	lr

0001853c <_localeconv_r>:
   1853c:	4800      	ldr	r0, [pc, #0]	; (18540 <_localeconv_r+0x4>)
   1853e:	4770      	bx	lr
   18540:	00026850 	.word	0x00026850

00018544 <localeconv>:
   18544:	4800      	ldr	r0, [pc, #0]	; (18548 <localeconv+0x4>)
   18546:	4770      	bx	lr
   18548:	00026850 	.word	0x00026850

0001854c <_setlocale_r>:
   1854c:	b570      	push	{r4, r5, r6, lr}
   1854e:	4605      	mov	r5, r0
   18550:	460e      	mov	r6, r1
   18552:	4614      	mov	r4, r2
   18554:	b172      	cbz	r2, 18574 <_setlocale_r+0x28>
   18556:	f246 71d4 	movw	r1, #26580	; 0x67d4
   1855a:	4610      	mov	r0, r2
   1855c:	f2c0 0102 	movt	r1, #2
   18560:	f001 fa88 	bl	19a74 <strcmp>
   18564:	b958      	cbnz	r0, 1857e <_setlocale_r+0x32>
   18566:	f246 70d4 	movw	r0, #26580	; 0x67d4
   1856a:	622c      	str	r4, [r5, #32]
   1856c:	f2c0 0002 	movt	r0, #2
   18570:	61ee      	str	r6, [r5, #28]
   18572:	bd70      	pop	{r4, r5, r6, pc}
   18574:	f246 70d4 	movw	r0, #26580	; 0x67d4
   18578:	f2c0 0002 	movt	r0, #2
   1857c:	bd70      	pop	{r4, r5, r6, pc}
   1857e:	f646 0108 	movw	r1, #26632	; 0x6808
   18582:	4620      	mov	r0, r4
   18584:	f2c0 0102 	movt	r1, #2
   18588:	f001 fa74 	bl	19a74 <strcmp>
   1858c:	2800      	cmp	r0, #0
   1858e:	d0ea      	beq.n	18566 <_setlocale_r+0x1a>
   18590:	2000      	movs	r0, #0
   18592:	bd70      	pop	{r4, r5, r6, pc}

00018594 <setlocale>:
   18594:	f240 03cc 	movw	r3, #204	; 0xcc
   18598:	460a      	mov	r2, r1
   1859a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1859e:	4601      	mov	r1, r0
   185a0:	6818      	ldr	r0, [r3, #0]
   185a2:	e7d3      	b.n	1854c <_setlocale_r>

000185a4 <free>:
   185a4:	f240 03cc 	movw	r3, #204	; 0xcc
   185a8:	4601      	mov	r1, r0
   185aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   185ae:	6818      	ldr	r0, [r3, #0]
   185b0:	f7ff bede 	b.w	18370 <_free_r>

000185b4 <malloc>:
   185b4:	f240 03cc 	movw	r3, #204	; 0xcc
   185b8:	4601      	mov	r1, r0
   185ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
   185be:	6818      	ldr	r0, [r3, #0]
   185c0:	f000 b800 	b.w	185c4 <_malloc_r>

000185c4 <_malloc_r>:
   185c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   185c8:	f101 040b 	add.w	r4, r1, #11
   185cc:	2c16      	cmp	r4, #22
   185ce:	b083      	sub	sp, #12
   185d0:	4606      	mov	r6, r0
   185d2:	d82f      	bhi.n	18634 <_malloc_r+0x70>
   185d4:	2300      	movs	r3, #0
   185d6:	2410      	movs	r4, #16
   185d8:	428c      	cmp	r4, r1
   185da:	bf2c      	ite	cs
   185dc:	4619      	movcs	r1, r3
   185de:	f043 0101 	orrcc.w	r1, r3, #1
   185e2:	2900      	cmp	r1, #0
   185e4:	d130      	bne.n	18648 <_malloc_r+0x84>
   185e6:	4630      	mov	r0, r6
   185e8:	f000 fb86 	bl	18cf8 <__malloc_lock>
   185ec:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
   185f0:	d22e      	bcs.n	18650 <_malloc_r+0x8c>
   185f2:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
   185f6:	f240 15d0 	movw	r5, #464	; 0x1d0
   185fa:	f2c2 0500 	movt	r5, #8192	; 0x2000
   185fe:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
   18602:	68d3      	ldr	r3, [r2, #12]
   18604:	4293      	cmp	r3, r2
   18606:	f000 8206 	beq.w	18a16 <_malloc_r+0x452>
   1860a:	685a      	ldr	r2, [r3, #4]
   1860c:	f103 0508 	add.w	r5, r3, #8
   18610:	68d9      	ldr	r1, [r3, #12]
   18612:	4630      	mov	r0, r6
   18614:	f022 0c03 	bic.w	ip, r2, #3
   18618:	689a      	ldr	r2, [r3, #8]
   1861a:	4463      	add	r3, ip
   1861c:	685c      	ldr	r4, [r3, #4]
   1861e:	608a      	str	r2, [r1, #8]
   18620:	f044 0401 	orr.w	r4, r4, #1
   18624:	60d1      	str	r1, [r2, #12]
   18626:	605c      	str	r4, [r3, #4]
   18628:	f000 fb68 	bl	18cfc <__malloc_unlock>
   1862c:	4628      	mov	r0, r5
   1862e:	b003      	add	sp, #12
   18630:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18634:	f024 0407 	bic.w	r4, r4, #7
   18638:	0fe3      	lsrs	r3, r4, #31
   1863a:	428c      	cmp	r4, r1
   1863c:	bf2c      	ite	cs
   1863e:	4619      	movcs	r1, r3
   18640:	f043 0101 	orrcc.w	r1, r3, #1
   18644:	2900      	cmp	r1, #0
   18646:	d0ce      	beq.n	185e6 <_malloc_r+0x22>
   18648:	230c      	movs	r3, #12
   1864a:	2500      	movs	r5, #0
   1864c:	6033      	str	r3, [r6, #0]
   1864e:	e7ed      	b.n	1862c <_malloc_r+0x68>
   18650:	ea5f 2e54 	movs.w	lr, r4, lsr #9
   18654:	bf04      	itt	eq
   18656:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
   1865a:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
   1865e:	f040 8090 	bne.w	18782 <_malloc_r+0x1be>
   18662:	f240 15d0 	movw	r5, #464	; 0x1d0
   18666:	f2c2 0500 	movt	r5, #8192	; 0x2000
   1866a:	1828      	adds	r0, r5, r0
   1866c:	68c3      	ldr	r3, [r0, #12]
   1866e:	4298      	cmp	r0, r3
   18670:	d106      	bne.n	18680 <_malloc_r+0xbc>
   18672:	e00d      	b.n	18690 <_malloc_r+0xcc>
   18674:	2a00      	cmp	r2, #0
   18676:	f280 816f 	bge.w	18958 <_malloc_r+0x394>
   1867a:	68db      	ldr	r3, [r3, #12]
   1867c:	4298      	cmp	r0, r3
   1867e:	d007      	beq.n	18690 <_malloc_r+0xcc>
   18680:	6859      	ldr	r1, [r3, #4]
   18682:	f021 0103 	bic.w	r1, r1, #3
   18686:	1b0a      	subs	r2, r1, r4
   18688:	2a0f      	cmp	r2, #15
   1868a:	ddf3      	ble.n	18674 <_malloc_r+0xb0>
   1868c:	f10e 3eff 	add.w	lr, lr, #4294967295
   18690:	f10e 0e01 	add.w	lr, lr, #1
   18694:	f240 17d0 	movw	r7, #464	; 0x1d0
   18698:	f2c2 0700 	movt	r7, #8192	; 0x2000
   1869c:	f107 0108 	add.w	r1, r7, #8
   186a0:	688b      	ldr	r3, [r1, #8]
   186a2:	4299      	cmp	r1, r3
   186a4:	bf08      	it	eq
   186a6:	687a      	ldreq	r2, [r7, #4]
   186a8:	d026      	beq.n	186f8 <_malloc_r+0x134>
   186aa:	685a      	ldr	r2, [r3, #4]
   186ac:	f022 0c03 	bic.w	ip, r2, #3
   186b0:	ebc4 020c 	rsb	r2, r4, ip
   186b4:	2a0f      	cmp	r2, #15
   186b6:	f300 8194 	bgt.w	189e2 <_malloc_r+0x41e>
   186ba:	2a00      	cmp	r2, #0
   186bc:	60c9      	str	r1, [r1, #12]
   186be:	6089      	str	r1, [r1, #8]
   186c0:	f280 8099 	bge.w	187f6 <_malloc_r+0x232>
   186c4:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
   186c8:	f080 8165 	bcs.w	18996 <_malloc_r+0x3d2>
   186cc:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
   186d0:	f04f 0a01 	mov.w	sl, #1
   186d4:	687a      	ldr	r2, [r7, #4]
   186d6:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
   186da:	ea4f 0cac 	mov.w	ip, ip, asr #2
   186de:	fa0a fc0c 	lsl.w	ip, sl, ip
   186e2:	60d8      	str	r0, [r3, #12]
   186e4:	f8d0 8008 	ldr.w	r8, [r0, #8]
   186e8:	ea4c 0202 	orr.w	r2, ip, r2
   186ec:	607a      	str	r2, [r7, #4]
   186ee:	f8c3 8008 	str.w	r8, [r3, #8]
   186f2:	f8c8 300c 	str.w	r3, [r8, #12]
   186f6:	6083      	str	r3, [r0, #8]
   186f8:	f04f 0c01 	mov.w	ip, #1
   186fc:	ea4f 03ae 	mov.w	r3, lr, asr #2
   18700:	fa0c fc03 	lsl.w	ip, ip, r3
   18704:	4594      	cmp	ip, r2
   18706:	f200 8082 	bhi.w	1880e <_malloc_r+0x24a>
   1870a:	ea12 0f0c 	tst.w	r2, ip
   1870e:	d108      	bne.n	18722 <_malloc_r+0x15e>
   18710:	f02e 0e03 	bic.w	lr, lr, #3
   18714:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
   18718:	f10e 0e04 	add.w	lr, lr, #4
   1871c:	ea12 0f0c 	tst.w	r2, ip
   18720:	d0f8      	beq.n	18714 <_malloc_r+0x150>
   18722:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
   18726:	46f2      	mov	sl, lr
   18728:	46c8      	mov	r8, r9
   1872a:	f8d8 300c 	ldr.w	r3, [r8, #12]
   1872e:	4598      	cmp	r8, r3
   18730:	d107      	bne.n	18742 <_malloc_r+0x17e>
   18732:	e168      	b.n	18a06 <_malloc_r+0x442>
   18734:	2a00      	cmp	r2, #0
   18736:	f280 8178 	bge.w	18a2a <_malloc_r+0x466>
   1873a:	68db      	ldr	r3, [r3, #12]
   1873c:	4598      	cmp	r8, r3
   1873e:	f000 8162 	beq.w	18a06 <_malloc_r+0x442>
   18742:	6858      	ldr	r0, [r3, #4]
   18744:	f020 0003 	bic.w	r0, r0, #3
   18748:	1b02      	subs	r2, r0, r4
   1874a:	2a0f      	cmp	r2, #15
   1874c:	ddf2      	ble.n	18734 <_malloc_r+0x170>
   1874e:	461d      	mov	r5, r3
   18750:	191f      	adds	r7, r3, r4
   18752:	f8d3 c00c 	ldr.w	ip, [r3, #12]
   18756:	f044 0e01 	orr.w	lr, r4, #1
   1875a:	f855 4f08 	ldr.w	r4, [r5, #8]!
   1875e:	4630      	mov	r0, r6
   18760:	50ba      	str	r2, [r7, r2]
   18762:	f042 0201 	orr.w	r2, r2, #1
   18766:	f8c3 e004 	str.w	lr, [r3, #4]
   1876a:	f8cc 4008 	str.w	r4, [ip, #8]
   1876e:	f8c4 c00c 	str.w	ip, [r4, #12]
   18772:	608f      	str	r7, [r1, #8]
   18774:	60cf      	str	r7, [r1, #12]
   18776:	607a      	str	r2, [r7, #4]
   18778:	60b9      	str	r1, [r7, #8]
   1877a:	60f9      	str	r1, [r7, #12]
   1877c:	f000 fabe 	bl	18cfc <__malloc_unlock>
   18780:	e754      	b.n	1862c <_malloc_r+0x68>
   18782:	f1be 0f04 	cmp.w	lr, #4
   18786:	bf9e      	ittt	ls
   18788:	ea4f 1e94 	movls.w	lr, r4, lsr #6
   1878c:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
   18790:	ea4f 00ce 	movls.w	r0, lr, lsl #3
   18794:	f67f af65 	bls.w	18662 <_malloc_r+0x9e>
   18798:	f1be 0f14 	cmp.w	lr, #20
   1879c:	bf9c      	itt	ls
   1879e:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
   187a2:	ea4f 00ce 	movls.w	r0, lr, lsl #3
   187a6:	f67f af5c 	bls.w	18662 <_malloc_r+0x9e>
   187aa:	f1be 0f54 	cmp.w	lr, #84	; 0x54
   187ae:	bf9e      	ittt	ls
   187b0:	ea4f 3e14 	movls.w	lr, r4, lsr #12
   187b4:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
   187b8:	ea4f 00ce 	movls.w	r0, lr, lsl #3
   187bc:	f67f af51 	bls.w	18662 <_malloc_r+0x9e>
   187c0:	f5be 7faa 	cmp.w	lr, #340	; 0x154
   187c4:	bf9e      	ittt	ls
   187c6:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
   187ca:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
   187ce:	ea4f 00ce 	movls.w	r0, lr, lsl #3
   187d2:	f67f af46 	bls.w	18662 <_malloc_r+0x9e>
   187d6:	f240 5354 	movw	r3, #1364	; 0x554
   187da:	459e      	cmp	lr, r3
   187dc:	bf95      	itete	ls
   187de:	ea4f 4e94 	movls.w	lr, r4, lsr #18
   187e2:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
   187e6:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
   187ea:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
   187ee:	bf98      	it	ls
   187f0:	ea4f 00ce 	movls.w	r0, lr, lsl #3
   187f4:	e735      	b.n	18662 <_malloc_r+0x9e>
   187f6:	eb03 020c 	add.w	r2, r3, ip
   187fa:	f103 0508 	add.w	r5, r3, #8
   187fe:	4630      	mov	r0, r6
   18800:	6853      	ldr	r3, [r2, #4]
   18802:	f043 0301 	orr.w	r3, r3, #1
   18806:	6053      	str	r3, [r2, #4]
   18808:	f000 fa78 	bl	18cfc <__malloc_unlock>
   1880c:	e70e      	b.n	1862c <_malloc_r+0x68>
   1880e:	f8d7 8008 	ldr.w	r8, [r7, #8]
   18812:	f8d8 3004 	ldr.w	r3, [r8, #4]
   18816:	f023 0903 	bic.w	r9, r3, #3
   1881a:	ebc4 0209 	rsb	r2, r4, r9
   1881e:	454c      	cmp	r4, r9
   18820:	bf94      	ite	ls
   18822:	2300      	movls	r3, #0
   18824:	2301      	movhi	r3, #1
   18826:	2a0f      	cmp	r2, #15
   18828:	bfd8      	it	le
   1882a:	f043 0301 	orrle.w	r3, r3, #1
   1882e:	2b00      	cmp	r3, #0
   18830:	f000 80a1 	beq.w	18976 <_malloc_r+0x3b2>
   18834:	f64a 1b04 	movw	fp, #43268	; 0xa904
   18838:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
   1883c:	f2c2 0b00 	movt	fp, #8192	; 0x2000
   18840:	f8db 3000 	ldr.w	r3, [fp]
   18844:	3310      	adds	r3, #16
   18846:	191b      	adds	r3, r3, r4
   18848:	f1b2 3fff 	cmp.w	r2, #4294967295
   1884c:	d006      	beq.n	1885c <_malloc_r+0x298>
   1884e:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
   18852:	331f      	adds	r3, #31
   18854:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
   18858:	f023 031f 	bic.w	r3, r3, #31
   1885c:	4619      	mov	r1, r3
   1885e:	4630      	mov	r0, r6
   18860:	9301      	str	r3, [sp, #4]
   18862:	f001 f8f3 	bl	19a4c <_sbrk_r>
   18866:	9b01      	ldr	r3, [sp, #4]
   18868:	f1b0 3fff 	cmp.w	r0, #4294967295
   1886c:	4682      	mov	sl, r0
   1886e:	f000 80f4 	beq.w	18a5a <_malloc_r+0x496>
   18872:	eb08 0109 	add.w	r1, r8, r9
   18876:	4281      	cmp	r1, r0
   18878:	f200 80ec 	bhi.w	18a54 <_malloc_r+0x490>
   1887c:	f8db 2004 	ldr.w	r2, [fp, #4]
   18880:	189a      	adds	r2, r3, r2
   18882:	4551      	cmp	r1, sl
   18884:	f8cb 2004 	str.w	r2, [fp, #4]
   18888:	f000 8145 	beq.w	18b16 <_malloc_r+0x552>
   1888c:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
   18890:	f240 10d0 	movw	r0, #464	; 0x1d0
   18894:	f2c2 0000 	movt	r0, #8192	; 0x2000
   18898:	f1b5 3fff 	cmp.w	r5, #4294967295
   1889c:	bf08      	it	eq
   1889e:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
   188a2:	d003      	beq.n	188ac <_malloc_r+0x2e8>
   188a4:	4452      	add	r2, sl
   188a6:	1a51      	subs	r1, r2, r1
   188a8:	f8cb 1004 	str.w	r1, [fp, #4]
   188ac:	f01a 0507 	ands.w	r5, sl, #7
   188b0:	4630      	mov	r0, r6
   188b2:	bf17      	itett	ne
   188b4:	f1c5 0508 	rsbne	r5, r5, #8
   188b8:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
   188bc:	44aa      	addne	sl, r5
   188be:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
   188c2:	4453      	add	r3, sl
   188c4:	051b      	lsls	r3, r3, #20
   188c6:	0d1b      	lsrs	r3, r3, #20
   188c8:	1aed      	subs	r5, r5, r3
   188ca:	4629      	mov	r1, r5
   188cc:	f001 f8be 	bl	19a4c <_sbrk_r>
   188d0:	f1b0 3fff 	cmp.w	r0, #4294967295
   188d4:	f000 812c 	beq.w	18b30 <_malloc_r+0x56c>
   188d8:	ebca 0100 	rsb	r1, sl, r0
   188dc:	1949      	adds	r1, r1, r5
   188de:	f041 0101 	orr.w	r1, r1, #1
   188e2:	f8db 2004 	ldr.w	r2, [fp, #4]
   188e6:	f64a 1304 	movw	r3, #43268	; 0xa904
   188ea:	f8c7 a008 	str.w	sl, [r7, #8]
   188ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
   188f2:	18aa      	adds	r2, r5, r2
   188f4:	45b8      	cmp	r8, r7
   188f6:	f8cb 2004 	str.w	r2, [fp, #4]
   188fa:	f8ca 1004 	str.w	r1, [sl, #4]
   188fe:	d017      	beq.n	18930 <_malloc_r+0x36c>
   18900:	f1b9 0f0f 	cmp.w	r9, #15
   18904:	f240 80df 	bls.w	18ac6 <_malloc_r+0x502>
   18908:	f1a9 010c 	sub.w	r1, r9, #12
   1890c:	2505      	movs	r5, #5
   1890e:	f021 0107 	bic.w	r1, r1, #7
   18912:	eb08 0001 	add.w	r0, r8, r1
   18916:	290f      	cmp	r1, #15
   18918:	6085      	str	r5, [r0, #8]
   1891a:	6045      	str	r5, [r0, #4]
   1891c:	f8d8 0004 	ldr.w	r0, [r8, #4]
   18920:	f000 0001 	and.w	r0, r0, #1
   18924:	ea41 0000 	orr.w	r0, r1, r0
   18928:	f8c8 0004 	str.w	r0, [r8, #4]
   1892c:	f200 80ac 	bhi.w	18a88 <_malloc_r+0x4c4>
   18930:	46d0      	mov	r8, sl
   18932:	f64a 1304 	movw	r3, #43268	; 0xa904
   18936:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
   1893a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1893e:	428a      	cmp	r2, r1
   18940:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
   18944:	bf88      	it	hi
   18946:	62da      	strhi	r2, [r3, #44]	; 0x2c
   18948:	f64a 1304 	movw	r3, #43268	; 0xa904
   1894c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18950:	428a      	cmp	r2, r1
   18952:	bf88      	it	hi
   18954:	631a      	strhi	r2, [r3, #48]	; 0x30
   18956:	e082      	b.n	18a5e <_malloc_r+0x49a>
   18958:	185c      	adds	r4, r3, r1
   1895a:	689a      	ldr	r2, [r3, #8]
   1895c:	68d9      	ldr	r1, [r3, #12]
   1895e:	4630      	mov	r0, r6
   18960:	6866      	ldr	r6, [r4, #4]
   18962:	f103 0508 	add.w	r5, r3, #8
   18966:	608a      	str	r2, [r1, #8]
   18968:	f046 0301 	orr.w	r3, r6, #1
   1896c:	60d1      	str	r1, [r2, #12]
   1896e:	6063      	str	r3, [r4, #4]
   18970:	f000 f9c4 	bl	18cfc <__malloc_unlock>
   18974:	e65a      	b.n	1862c <_malloc_r+0x68>
   18976:	eb08 0304 	add.w	r3, r8, r4
   1897a:	f042 0201 	orr.w	r2, r2, #1
   1897e:	f044 0401 	orr.w	r4, r4, #1
   18982:	4630      	mov	r0, r6
   18984:	f8c8 4004 	str.w	r4, [r8, #4]
   18988:	f108 0508 	add.w	r5, r8, #8
   1898c:	605a      	str	r2, [r3, #4]
   1898e:	60bb      	str	r3, [r7, #8]
   18990:	f000 f9b4 	bl	18cfc <__malloc_unlock>
   18994:	e64a      	b.n	1862c <_malloc_r+0x68>
   18996:	ea4f 225c 	mov.w	r2, ip, lsr #9
   1899a:	2a04      	cmp	r2, #4
   1899c:	d954      	bls.n	18a48 <_malloc_r+0x484>
   1899e:	2a14      	cmp	r2, #20
   189a0:	f200 8089 	bhi.w	18ab6 <_malloc_r+0x4f2>
   189a4:	325b      	adds	r2, #91	; 0x5b
   189a6:	ea4f 08c2 	mov.w	r8, r2, lsl #3
   189aa:	44a8      	add	r8, r5
   189ac:	f240 17d0 	movw	r7, #464	; 0x1d0
   189b0:	f2c2 0700 	movt	r7, #8192	; 0x2000
   189b4:	f8d8 0008 	ldr.w	r0, [r8, #8]
   189b8:	4540      	cmp	r0, r8
   189ba:	d103      	bne.n	189c4 <_malloc_r+0x400>
   189bc:	e06f      	b.n	18a9e <_malloc_r+0x4da>
   189be:	6880      	ldr	r0, [r0, #8]
   189c0:	4580      	cmp	r8, r0
   189c2:	d004      	beq.n	189ce <_malloc_r+0x40a>
   189c4:	6842      	ldr	r2, [r0, #4]
   189c6:	f022 0203 	bic.w	r2, r2, #3
   189ca:	4594      	cmp	ip, r2
   189cc:	d3f7      	bcc.n	189be <_malloc_r+0x3fa>
   189ce:	f8d0 c00c 	ldr.w	ip, [r0, #12]
   189d2:	f8c3 c00c 	str.w	ip, [r3, #12]
   189d6:	6098      	str	r0, [r3, #8]
   189d8:	687a      	ldr	r2, [r7, #4]
   189da:	60c3      	str	r3, [r0, #12]
   189dc:	f8cc 3008 	str.w	r3, [ip, #8]
   189e0:	e68a      	b.n	186f8 <_malloc_r+0x134>
   189e2:	191f      	adds	r7, r3, r4
   189e4:	4630      	mov	r0, r6
   189e6:	f044 0401 	orr.w	r4, r4, #1
   189ea:	60cf      	str	r7, [r1, #12]
   189ec:	605c      	str	r4, [r3, #4]
   189ee:	f103 0508 	add.w	r5, r3, #8
   189f2:	50ba      	str	r2, [r7, r2]
   189f4:	f042 0201 	orr.w	r2, r2, #1
   189f8:	608f      	str	r7, [r1, #8]
   189fa:	607a      	str	r2, [r7, #4]
   189fc:	60b9      	str	r1, [r7, #8]
   189fe:	60f9      	str	r1, [r7, #12]
   18a00:	f000 f97c 	bl	18cfc <__malloc_unlock>
   18a04:	e612      	b.n	1862c <_malloc_r+0x68>
   18a06:	f10a 0a01 	add.w	sl, sl, #1
   18a0a:	f01a 0f03 	tst.w	sl, #3
   18a0e:	d05f      	beq.n	18ad0 <_malloc_r+0x50c>
   18a10:	f103 0808 	add.w	r8, r3, #8
   18a14:	e689      	b.n	1872a <_malloc_r+0x166>
   18a16:	f103 0208 	add.w	r2, r3, #8
   18a1a:	68d3      	ldr	r3, [r2, #12]
   18a1c:	429a      	cmp	r2, r3
   18a1e:	bf08      	it	eq
   18a20:	f10e 0e02 	addeq.w	lr, lr, #2
   18a24:	f43f ae36 	beq.w	18694 <_malloc_r+0xd0>
   18a28:	e5ef      	b.n	1860a <_malloc_r+0x46>
   18a2a:	461d      	mov	r5, r3
   18a2c:	1819      	adds	r1, r3, r0
   18a2e:	68da      	ldr	r2, [r3, #12]
   18a30:	4630      	mov	r0, r6
   18a32:	f855 3f08 	ldr.w	r3, [r5, #8]!
   18a36:	684c      	ldr	r4, [r1, #4]
   18a38:	6093      	str	r3, [r2, #8]
   18a3a:	f044 0401 	orr.w	r4, r4, #1
   18a3e:	60da      	str	r2, [r3, #12]
   18a40:	604c      	str	r4, [r1, #4]
   18a42:	f000 f95b 	bl	18cfc <__malloc_unlock>
   18a46:	e5f1      	b.n	1862c <_malloc_r+0x68>
   18a48:	ea4f 129c 	mov.w	r2, ip, lsr #6
   18a4c:	3238      	adds	r2, #56	; 0x38
   18a4e:	ea4f 08c2 	mov.w	r8, r2, lsl #3
   18a52:	e7aa      	b.n	189aa <_malloc_r+0x3e6>
   18a54:	45b8      	cmp	r8, r7
   18a56:	f43f af11 	beq.w	1887c <_malloc_r+0x2b8>
   18a5a:	f8d7 8008 	ldr.w	r8, [r7, #8]
   18a5e:	f8d8 2004 	ldr.w	r2, [r8, #4]
   18a62:	f022 0203 	bic.w	r2, r2, #3
   18a66:	4294      	cmp	r4, r2
   18a68:	bf94      	ite	ls
   18a6a:	2300      	movls	r3, #0
   18a6c:	2301      	movhi	r3, #1
   18a6e:	1b12      	subs	r2, r2, r4
   18a70:	2a0f      	cmp	r2, #15
   18a72:	bfd8      	it	le
   18a74:	f043 0301 	orrle.w	r3, r3, #1
   18a78:	2b00      	cmp	r3, #0
   18a7a:	f43f af7c 	beq.w	18976 <_malloc_r+0x3b2>
   18a7e:	4630      	mov	r0, r6
   18a80:	2500      	movs	r5, #0
   18a82:	f000 f93b 	bl	18cfc <__malloc_unlock>
   18a86:	e5d1      	b.n	1862c <_malloc_r+0x68>
   18a88:	f108 0108 	add.w	r1, r8, #8
   18a8c:	4630      	mov	r0, r6
   18a8e:	9301      	str	r3, [sp, #4]
   18a90:	f7ff fc6e 	bl	18370 <_free_r>
   18a94:	9b01      	ldr	r3, [sp, #4]
   18a96:	f8d7 8008 	ldr.w	r8, [r7, #8]
   18a9a:	685a      	ldr	r2, [r3, #4]
   18a9c:	e749      	b.n	18932 <_malloc_r+0x36e>
   18a9e:	f04f 0a01 	mov.w	sl, #1
   18aa2:	f8d7 8004 	ldr.w	r8, [r7, #4]
   18aa6:	1092      	asrs	r2, r2, #2
   18aa8:	4684      	mov	ip, r0
   18aaa:	fa0a f202 	lsl.w	r2, sl, r2
   18aae:	ea48 0202 	orr.w	r2, r8, r2
   18ab2:	607a      	str	r2, [r7, #4]
   18ab4:	e78d      	b.n	189d2 <_malloc_r+0x40e>
   18ab6:	2a54      	cmp	r2, #84	; 0x54
   18ab8:	d824      	bhi.n	18b04 <_malloc_r+0x540>
   18aba:	ea4f 321c 	mov.w	r2, ip, lsr #12
   18abe:	326e      	adds	r2, #110	; 0x6e
   18ac0:	ea4f 08c2 	mov.w	r8, r2, lsl #3
   18ac4:	e771      	b.n	189aa <_malloc_r+0x3e6>
   18ac6:	2301      	movs	r3, #1
   18ac8:	46d0      	mov	r8, sl
   18aca:	f8ca 3004 	str.w	r3, [sl, #4]
   18ace:	e7c6      	b.n	18a5e <_malloc_r+0x49a>
   18ad0:	464a      	mov	r2, r9
   18ad2:	f01e 0f03 	tst.w	lr, #3
   18ad6:	4613      	mov	r3, r2
   18ad8:	f10e 3eff 	add.w	lr, lr, #4294967295
   18adc:	d033      	beq.n	18b46 <_malloc_r+0x582>
   18ade:	f853 2908 	ldr.w	r2, [r3], #-8
   18ae2:	429a      	cmp	r2, r3
   18ae4:	d0f5      	beq.n	18ad2 <_malloc_r+0x50e>
   18ae6:	687b      	ldr	r3, [r7, #4]
   18ae8:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
   18aec:	459c      	cmp	ip, r3
   18aee:	f63f ae8e 	bhi.w	1880e <_malloc_r+0x24a>
   18af2:	f1bc 0f00 	cmp.w	ip, #0
   18af6:	f43f ae8a 	beq.w	1880e <_malloc_r+0x24a>
   18afa:	ea1c 0f03 	tst.w	ip, r3
   18afe:	d027      	beq.n	18b50 <_malloc_r+0x58c>
   18b00:	46d6      	mov	lr, sl
   18b02:	e60e      	b.n	18722 <_malloc_r+0x15e>
   18b04:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   18b08:	d815      	bhi.n	18b36 <_malloc_r+0x572>
   18b0a:	ea4f 32dc 	mov.w	r2, ip, lsr #15
   18b0e:	3277      	adds	r2, #119	; 0x77
   18b10:	ea4f 08c2 	mov.w	r8, r2, lsl #3
   18b14:	e749      	b.n	189aa <_malloc_r+0x3e6>
   18b16:	0508      	lsls	r0, r1, #20
   18b18:	0d00      	lsrs	r0, r0, #20
   18b1a:	2800      	cmp	r0, #0
   18b1c:	f47f aeb6 	bne.w	1888c <_malloc_r+0x2c8>
   18b20:	f8d7 8008 	ldr.w	r8, [r7, #8]
   18b24:	444b      	add	r3, r9
   18b26:	f043 0301 	orr.w	r3, r3, #1
   18b2a:	f8c8 3004 	str.w	r3, [r8, #4]
   18b2e:	e700      	b.n	18932 <_malloc_r+0x36e>
   18b30:	2101      	movs	r1, #1
   18b32:	2500      	movs	r5, #0
   18b34:	e6d5      	b.n	188e2 <_malloc_r+0x31e>
   18b36:	f240 5054 	movw	r0, #1364	; 0x554
   18b3a:	4282      	cmp	r2, r0
   18b3c:	d90d      	bls.n	18b5a <_malloc_r+0x596>
   18b3e:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
   18b42:	227e      	movs	r2, #126	; 0x7e
   18b44:	e731      	b.n	189aa <_malloc_r+0x3e6>
   18b46:	687b      	ldr	r3, [r7, #4]
   18b48:	ea23 030c 	bic.w	r3, r3, ip
   18b4c:	607b      	str	r3, [r7, #4]
   18b4e:	e7cb      	b.n	18ae8 <_malloc_r+0x524>
   18b50:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
   18b54:	f10a 0a04 	add.w	sl, sl, #4
   18b58:	e7cf      	b.n	18afa <_malloc_r+0x536>
   18b5a:	ea4f 429c 	mov.w	r2, ip, lsr #18
   18b5e:	327c      	adds	r2, #124	; 0x7c
   18b60:	ea4f 08c2 	mov.w	r8, r2, lsl #3
   18b64:	e721      	b.n	189aa <_malloc_r+0x3e6>
   18b66:	bf00      	nop

00018b68 <memchr>:
   18b68:	f010 0f03 	tst.w	r0, #3
   18b6c:	b2c9      	uxtb	r1, r1
   18b6e:	b410      	push	{r4}
   18b70:	d010      	beq.n	18b94 <memchr+0x2c>
   18b72:	2a00      	cmp	r2, #0
   18b74:	d02f      	beq.n	18bd6 <memchr+0x6e>
   18b76:	7803      	ldrb	r3, [r0, #0]
   18b78:	428b      	cmp	r3, r1
   18b7a:	d02a      	beq.n	18bd2 <memchr+0x6a>
   18b7c:	3a01      	subs	r2, #1
   18b7e:	e005      	b.n	18b8c <memchr+0x24>
   18b80:	2a00      	cmp	r2, #0
   18b82:	d028      	beq.n	18bd6 <memchr+0x6e>
   18b84:	7803      	ldrb	r3, [r0, #0]
   18b86:	3a01      	subs	r2, #1
   18b88:	428b      	cmp	r3, r1
   18b8a:	d022      	beq.n	18bd2 <memchr+0x6a>
   18b8c:	3001      	adds	r0, #1
   18b8e:	f010 0f03 	tst.w	r0, #3
   18b92:	d1f5      	bne.n	18b80 <memchr+0x18>
   18b94:	2a03      	cmp	r2, #3
   18b96:	d911      	bls.n	18bbc <memchr+0x54>
   18b98:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
   18b9c:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
   18ba0:	6803      	ldr	r3, [r0, #0]
   18ba2:	ea84 0303 	eor.w	r3, r4, r3
   18ba6:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
   18baa:	ea2c 0303 	bic.w	r3, ip, r3
   18bae:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   18bb2:	d103      	bne.n	18bbc <memchr+0x54>
   18bb4:	3a04      	subs	r2, #4
   18bb6:	3004      	adds	r0, #4
   18bb8:	2a03      	cmp	r2, #3
   18bba:	d8f1      	bhi.n	18ba0 <memchr+0x38>
   18bbc:	b15a      	cbz	r2, 18bd6 <memchr+0x6e>
   18bbe:	7803      	ldrb	r3, [r0, #0]
   18bc0:	428b      	cmp	r3, r1
   18bc2:	d006      	beq.n	18bd2 <memchr+0x6a>
   18bc4:	3a01      	subs	r2, #1
   18bc6:	b132      	cbz	r2, 18bd6 <memchr+0x6e>
   18bc8:	f810 3f01 	ldrb.w	r3, [r0, #1]!
   18bcc:	3a01      	subs	r2, #1
   18bce:	428b      	cmp	r3, r1
   18bd0:	d1f9      	bne.n	18bc6 <memchr+0x5e>
   18bd2:	bc10      	pop	{r4}
   18bd4:	4770      	bx	lr
   18bd6:	2000      	movs	r0, #0
   18bd8:	e7fb      	b.n	18bd2 <memchr+0x6a>
   18bda:	bf00      	nop

00018bdc <memcmp>:
   18bdc:	2a03      	cmp	r2, #3
   18bde:	b430      	push	{r4, r5}
   18be0:	4605      	mov	r5, r0
   18be2:	460c      	mov	r4, r1
   18be4:	d925      	bls.n	18c32 <memcmp+0x56>
   18be6:	ea41 0300 	orr.w	r3, r1, r0
   18bea:	f013 0f03 	tst.w	r3, #3
   18bee:	d015      	beq.n	18c1c <memcmp+0x40>
   18bf0:	7828      	ldrb	r0, [r5, #0]
   18bf2:	f894 c000 	ldrb.w	ip, [r4]
   18bf6:	4560      	cmp	r0, ip
   18bf8:	d11e      	bne.n	18c38 <memcmp+0x5c>
   18bfa:	3a01      	subs	r2, #1
   18bfc:	2300      	movs	r3, #0
   18bfe:	e006      	b.n	18c0e <memcmp+0x32>
   18c00:	7840      	ldrb	r0, [r0, #1]
   18c02:	3301      	adds	r3, #1
   18c04:	f891 c001 	ldrb.w	ip, [r1, #1]
   18c08:	3a01      	subs	r2, #1
   18c0a:	4560      	cmp	r0, ip
   18c0c:	d114      	bne.n	18c38 <memcmp+0x5c>
   18c0e:	18e8      	adds	r0, r5, r3
   18c10:	18e1      	adds	r1, r4, r3
   18c12:	2a00      	cmp	r2, #0
   18c14:	d1f4      	bne.n	18c00 <memcmp+0x24>
   18c16:	2000      	movs	r0, #0
   18c18:	bc30      	pop	{r4, r5}
   18c1a:	4770      	bx	lr
   18c1c:	6804      	ldr	r4, [r0, #0]
   18c1e:	680b      	ldr	r3, [r1, #0]
   18c20:	429c      	cmp	r4, r3
   18c22:	d104      	bne.n	18c2e <memcmp+0x52>
   18c24:	3a04      	subs	r2, #4
   18c26:	3004      	adds	r0, #4
   18c28:	3104      	adds	r1, #4
   18c2a:	2a03      	cmp	r2, #3
   18c2c:	d8f6      	bhi.n	18c1c <memcmp+0x40>
   18c2e:	4605      	mov	r5, r0
   18c30:	460c      	mov	r4, r1
   18c32:	2a00      	cmp	r2, #0
   18c34:	d1dc      	bne.n	18bf0 <memcmp+0x14>
   18c36:	e7ee      	b.n	18c16 <memcmp+0x3a>
   18c38:	ebcc 0000 	rsb	r0, ip, r0
   18c3c:	e7ec      	b.n	18c18 <memcmp+0x3c>
   18c3e:	bf00      	nop

00018c40 <memmove>:
   18c40:	4288      	cmp	r0, r1
   18c42:	468c      	mov	ip, r1
   18c44:	b470      	push	{r4, r5, r6}
   18c46:	4605      	mov	r5, r0
   18c48:	4614      	mov	r4, r2
   18c4a:	d90e      	bls.n	18c6a <memmove+0x2a>
   18c4c:	188b      	adds	r3, r1, r2
   18c4e:	4298      	cmp	r0, r3
   18c50:	d20b      	bcs.n	18c6a <memmove+0x2a>
   18c52:	b142      	cbz	r2, 18c66 <memmove+0x26>
   18c54:	ebc2 0c03 	rsb	ip, r2, r3
   18c58:	4601      	mov	r1, r0
   18c5a:	1e53      	subs	r3, r2, #1
   18c5c:	f81c 2003 	ldrb.w	r2, [ip, r3]
   18c60:	54ca      	strb	r2, [r1, r3]
   18c62:	3b01      	subs	r3, #1
   18c64:	d2fa      	bcs.n	18c5c <memmove+0x1c>
   18c66:	bc70      	pop	{r4, r5, r6}
   18c68:	4770      	bx	lr
   18c6a:	2a0f      	cmp	r2, #15
   18c6c:	d809      	bhi.n	18c82 <memmove+0x42>
   18c6e:	2c00      	cmp	r4, #0
   18c70:	d0f9      	beq.n	18c66 <memmove+0x26>
   18c72:	2300      	movs	r3, #0
   18c74:	f81c 2003 	ldrb.w	r2, [ip, r3]
   18c78:	54ea      	strb	r2, [r5, r3]
   18c7a:	3301      	adds	r3, #1
   18c7c:	42a3      	cmp	r3, r4
   18c7e:	d1f9      	bne.n	18c74 <memmove+0x34>
   18c80:	e7f1      	b.n	18c66 <memmove+0x26>
   18c82:	ea41 0300 	orr.w	r3, r1, r0
   18c86:	f013 0f03 	tst.w	r3, #3
   18c8a:	d1f0      	bne.n	18c6e <memmove+0x2e>
   18c8c:	4694      	mov	ip, r2
   18c8e:	460c      	mov	r4, r1
   18c90:	4603      	mov	r3, r0
   18c92:	6825      	ldr	r5, [r4, #0]
   18c94:	f1ac 0c10 	sub.w	ip, ip, #16
   18c98:	601d      	str	r5, [r3, #0]
   18c9a:	6865      	ldr	r5, [r4, #4]
   18c9c:	605d      	str	r5, [r3, #4]
   18c9e:	68a5      	ldr	r5, [r4, #8]
   18ca0:	609d      	str	r5, [r3, #8]
   18ca2:	68e5      	ldr	r5, [r4, #12]
   18ca4:	3410      	adds	r4, #16
   18ca6:	60dd      	str	r5, [r3, #12]
   18ca8:	3310      	adds	r3, #16
   18caa:	f1bc 0f0f 	cmp.w	ip, #15
   18cae:	d8f0      	bhi.n	18c92 <memmove+0x52>
   18cb0:	3a10      	subs	r2, #16
   18cb2:	ea4f 1c12 	mov.w	ip, r2, lsr #4
   18cb6:	f10c 0501 	add.w	r5, ip, #1
   18cba:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
   18cbe:	012d      	lsls	r5, r5, #4
   18cc0:	eb02 160c 	add.w	r6, r2, ip, lsl #4
   18cc4:	eb01 0c05 	add.w	ip, r1, r5
   18cc8:	1945      	adds	r5, r0, r5
   18cca:	2e03      	cmp	r6, #3
   18ccc:	4634      	mov	r4, r6
   18cce:	d9ce      	bls.n	18c6e <memmove+0x2e>
   18cd0:	2300      	movs	r3, #0
   18cd2:	f85c 2003 	ldr.w	r2, [ip, r3]
   18cd6:	50ea      	str	r2, [r5, r3]
   18cd8:	3304      	adds	r3, #4
   18cda:	1af2      	subs	r2, r6, r3
   18cdc:	2a03      	cmp	r2, #3
   18cde:	d8f8      	bhi.n	18cd2 <memmove+0x92>
   18ce0:	3e04      	subs	r6, #4
   18ce2:	08b3      	lsrs	r3, r6, #2
   18ce4:	1c5a      	adds	r2, r3, #1
   18ce6:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
   18cea:	0092      	lsls	r2, r2, #2
   18cec:	4494      	add	ip, r2
   18cee:	eb06 0483 	add.w	r4, r6, r3, lsl #2
   18cf2:	18ad      	adds	r5, r5, r2
   18cf4:	e7bb      	b.n	18c6e <memmove+0x2e>
   18cf6:	bf00      	nop

00018cf8 <__malloc_lock>:
   18cf8:	4770      	bx	lr
   18cfa:	bf00      	nop

00018cfc <__malloc_unlock>:
   18cfc:	4770      	bx	lr
   18cfe:	bf00      	nop

00018d00 <__hi0bits>:
   18d00:	0c02      	lsrs	r2, r0, #16
   18d02:	4603      	mov	r3, r0
   18d04:	0412      	lsls	r2, r2, #16
   18d06:	b1b2      	cbz	r2, 18d36 <__hi0bits+0x36>
   18d08:	2000      	movs	r0, #0
   18d0a:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
   18d0e:	d101      	bne.n	18d14 <__hi0bits+0x14>
   18d10:	3008      	adds	r0, #8
   18d12:	021b      	lsls	r3, r3, #8
   18d14:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
   18d18:	d101      	bne.n	18d1e <__hi0bits+0x1e>
   18d1a:	3004      	adds	r0, #4
   18d1c:	011b      	lsls	r3, r3, #4
   18d1e:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
   18d22:	d101      	bne.n	18d28 <__hi0bits+0x28>
   18d24:	3002      	adds	r0, #2
   18d26:	009b      	lsls	r3, r3, #2
   18d28:	2b00      	cmp	r3, #0
   18d2a:	db03      	blt.n	18d34 <__hi0bits+0x34>
   18d2c:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
   18d30:	d004      	beq.n	18d3c <__hi0bits+0x3c>
   18d32:	3001      	adds	r0, #1
   18d34:	4770      	bx	lr
   18d36:	0403      	lsls	r3, r0, #16
   18d38:	2010      	movs	r0, #16
   18d3a:	e7e6      	b.n	18d0a <__hi0bits+0xa>
   18d3c:	2020      	movs	r0, #32
   18d3e:	4770      	bx	lr

00018d40 <__lo0bits>:
   18d40:	6803      	ldr	r3, [r0, #0]
   18d42:	4602      	mov	r2, r0
   18d44:	f013 0007 	ands.w	r0, r3, #7
   18d48:	d009      	beq.n	18d5e <__lo0bits+0x1e>
   18d4a:	f013 0f01 	tst.w	r3, #1
   18d4e:	d121      	bne.n	18d94 <__lo0bits+0x54>
   18d50:	f013 0f02 	tst.w	r3, #2
   18d54:	d122      	bne.n	18d9c <__lo0bits+0x5c>
   18d56:	089b      	lsrs	r3, r3, #2
   18d58:	2002      	movs	r0, #2
   18d5a:	6013      	str	r3, [r2, #0]
   18d5c:	4770      	bx	lr
   18d5e:	b299      	uxth	r1, r3
   18d60:	b909      	cbnz	r1, 18d66 <__lo0bits+0x26>
   18d62:	0c1b      	lsrs	r3, r3, #16
   18d64:	2010      	movs	r0, #16
   18d66:	f013 0fff 	tst.w	r3, #255	; 0xff
   18d6a:	d101      	bne.n	18d70 <__lo0bits+0x30>
   18d6c:	3008      	adds	r0, #8
   18d6e:	0a1b      	lsrs	r3, r3, #8
   18d70:	f013 0f0f 	tst.w	r3, #15
   18d74:	d101      	bne.n	18d7a <__lo0bits+0x3a>
   18d76:	3004      	adds	r0, #4
   18d78:	091b      	lsrs	r3, r3, #4
   18d7a:	f013 0f03 	tst.w	r3, #3
   18d7e:	d101      	bne.n	18d84 <__lo0bits+0x44>
   18d80:	3002      	adds	r0, #2
   18d82:	089b      	lsrs	r3, r3, #2
   18d84:	f013 0f01 	tst.w	r3, #1
   18d88:	d102      	bne.n	18d90 <__lo0bits+0x50>
   18d8a:	085b      	lsrs	r3, r3, #1
   18d8c:	d004      	beq.n	18d98 <__lo0bits+0x58>
   18d8e:	3001      	adds	r0, #1
   18d90:	6013      	str	r3, [r2, #0]
   18d92:	4770      	bx	lr
   18d94:	2000      	movs	r0, #0
   18d96:	4770      	bx	lr
   18d98:	2020      	movs	r0, #32
   18d9a:	4770      	bx	lr
   18d9c:	085b      	lsrs	r3, r3, #1
   18d9e:	2001      	movs	r0, #1
   18da0:	6013      	str	r3, [r2, #0]
   18da2:	4770      	bx	lr

00018da4 <__mcmp>:
   18da4:	4603      	mov	r3, r0
   18da6:	690a      	ldr	r2, [r1, #16]
   18da8:	6900      	ldr	r0, [r0, #16]
   18daa:	b410      	push	{r4}
   18dac:	1a80      	subs	r0, r0, r2
   18dae:	d111      	bne.n	18dd4 <__mcmp+0x30>
   18db0:	3204      	adds	r2, #4
   18db2:	f103 0c14 	add.w	ip, r3, #20
   18db6:	0092      	lsls	r2, r2, #2
   18db8:	189b      	adds	r3, r3, r2
   18dba:	1889      	adds	r1, r1, r2
   18dbc:	3104      	adds	r1, #4
   18dbe:	3304      	adds	r3, #4
   18dc0:	f853 4c04 	ldr.w	r4, [r3, #-4]
   18dc4:	3b04      	subs	r3, #4
   18dc6:	f851 2c04 	ldr.w	r2, [r1, #-4]
   18dca:	3904      	subs	r1, #4
   18dcc:	4294      	cmp	r4, r2
   18dce:	d103      	bne.n	18dd8 <__mcmp+0x34>
   18dd0:	459c      	cmp	ip, r3
   18dd2:	d3f5      	bcc.n	18dc0 <__mcmp+0x1c>
   18dd4:	bc10      	pop	{r4}
   18dd6:	4770      	bx	lr
   18dd8:	bf38      	it	cc
   18dda:	f04f 30ff 	movcc.w	r0, #4294967295
   18dde:	d3f9      	bcc.n	18dd4 <__mcmp+0x30>
   18de0:	2001      	movs	r0, #1
   18de2:	e7f7      	b.n	18dd4 <__mcmp+0x30>

00018de4 <__ulp>:
   18de4:	f240 0300 	movw	r3, #0
   18de8:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
   18dec:	ea01 0303 	and.w	r3, r1, r3
   18df0:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
   18df4:	2b00      	cmp	r3, #0
   18df6:	dd02      	ble.n	18dfe <__ulp+0x1a>
   18df8:	4619      	mov	r1, r3
   18dfa:	2000      	movs	r0, #0
   18dfc:	4770      	bx	lr
   18dfe:	425b      	negs	r3, r3
   18e00:	151b      	asrs	r3, r3, #20
   18e02:	2b13      	cmp	r3, #19
   18e04:	dd0e      	ble.n	18e24 <__ulp+0x40>
   18e06:	3b14      	subs	r3, #20
   18e08:	2b1e      	cmp	r3, #30
   18e0a:	dd03      	ble.n	18e14 <__ulp+0x30>
   18e0c:	2301      	movs	r3, #1
   18e0e:	2100      	movs	r1, #0
   18e10:	4618      	mov	r0, r3
   18e12:	4770      	bx	lr
   18e14:	2201      	movs	r2, #1
   18e16:	f1c3 031f 	rsb	r3, r3, #31
   18e1a:	2100      	movs	r1, #0
   18e1c:	fa12 f303 	lsls.w	r3, r2, r3
   18e20:	4618      	mov	r0, r3
   18e22:	4770      	bx	lr
   18e24:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   18e28:	2000      	movs	r0, #0
   18e2a:	fa52 f103 	asrs.w	r1, r2, r3
   18e2e:	4770      	bx	lr

00018e30 <__b2d>:
   18e30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   18e34:	6904      	ldr	r4, [r0, #16]
   18e36:	f100 0614 	add.w	r6, r0, #20
   18e3a:	460f      	mov	r7, r1
   18e3c:	3404      	adds	r4, #4
   18e3e:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
   18e42:	eb00 0484 	add.w	r4, r0, r4, lsl #2
   18e46:	46a0      	mov	r8, r4
   18e48:	4628      	mov	r0, r5
   18e4a:	f7ff ff59 	bl	18d00 <__hi0bits>
   18e4e:	280a      	cmp	r0, #10
   18e50:	f1c0 0320 	rsb	r3, r0, #32
   18e54:	603b      	str	r3, [r7, #0]
   18e56:	dc14      	bgt.n	18e82 <__b2d+0x52>
   18e58:	42a6      	cmp	r6, r4
   18e5a:	f1c0 030b 	rsb	r3, r0, #11
   18e5e:	d237      	bcs.n	18ed0 <__b2d+0xa0>
   18e60:	f854 1c04 	ldr.w	r1, [r4, #-4]
   18e64:	40d9      	lsrs	r1, r3
   18e66:	fa25 fc03 	lsr.w	ip, r5, r3
   18e6a:	3015      	adds	r0, #21
   18e6c:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
   18e70:	4085      	lsls	r5, r0
   18e72:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
   18e76:	ea41 0205 	orr.w	r2, r1, r5
   18e7a:	4610      	mov	r0, r2
   18e7c:	4619      	mov	r1, r3
   18e7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   18e82:	42a6      	cmp	r6, r4
   18e84:	d320      	bcc.n	18ec8 <__b2d+0x98>
   18e86:	2100      	movs	r1, #0
   18e88:	380b      	subs	r0, #11
   18e8a:	bf02      	ittt	eq
   18e8c:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
   18e90:	460a      	moveq	r2, r1
   18e92:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
   18e96:	d0f0      	beq.n	18e7a <__b2d+0x4a>
   18e98:	42b4      	cmp	r4, r6
   18e9a:	f1c0 0320 	rsb	r3, r0, #32
   18e9e:	d919      	bls.n	18ed4 <__b2d+0xa4>
   18ea0:	f854 4c04 	ldr.w	r4, [r4, #-4]
   18ea4:	40dc      	lsrs	r4, r3
   18ea6:	4085      	lsls	r5, r0
   18ea8:	fa21 fc03 	lsr.w	ip, r1, r3
   18eac:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
   18eb0:	fa11 f000 	lsls.w	r0, r1, r0
   18eb4:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
   18eb8:	ea44 0200 	orr.w	r2, r4, r0
   18ebc:	ea45 030c 	orr.w	r3, r5, ip
   18ec0:	4610      	mov	r0, r2
   18ec2:	4619      	mov	r1, r3
   18ec4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   18ec8:	f854 1c04 	ldr.w	r1, [r4, #-4]
   18ecc:	3c04      	subs	r4, #4
   18ece:	e7db      	b.n	18e88 <__b2d+0x58>
   18ed0:	2100      	movs	r1, #0
   18ed2:	e7c8      	b.n	18e66 <__b2d+0x36>
   18ed4:	2400      	movs	r4, #0
   18ed6:	e7e6      	b.n	18ea6 <__b2d+0x76>

00018ed8 <__ratio>:
   18ed8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   18edc:	b083      	sub	sp, #12
   18ede:	460e      	mov	r6, r1
   18ee0:	a901      	add	r1, sp, #4
   18ee2:	4607      	mov	r7, r0
   18ee4:	f7ff ffa4 	bl	18e30 <__b2d>
   18ee8:	460d      	mov	r5, r1
   18eea:	4604      	mov	r4, r0
   18eec:	4669      	mov	r1, sp
   18eee:	4630      	mov	r0, r6
   18ef0:	f7ff ff9e 	bl	18e30 <__b2d>
   18ef4:	f8dd c004 	ldr.w	ip, [sp, #4]
   18ef8:	46a9      	mov	r9, r5
   18efa:	46a0      	mov	r8, r4
   18efc:	460b      	mov	r3, r1
   18efe:	4602      	mov	r2, r0
   18f00:	6931      	ldr	r1, [r6, #16]
   18f02:	4616      	mov	r6, r2
   18f04:	6938      	ldr	r0, [r7, #16]
   18f06:	461f      	mov	r7, r3
   18f08:	1a40      	subs	r0, r0, r1
   18f0a:	9900      	ldr	r1, [sp, #0]
   18f0c:	ebc1 010c 	rsb	r1, r1, ip
   18f10:	eb01 1140 	add.w	r1, r1, r0, lsl #5
   18f14:	2900      	cmp	r1, #0
   18f16:	bfc9      	itett	gt
   18f18:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
   18f1c:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
   18f20:	4624      	movgt	r4, r4
   18f22:	464d      	movgt	r5, r9
   18f24:	bfdc      	itt	le
   18f26:	4612      	movle	r2, r2
   18f28:	463b      	movle	r3, r7
   18f2a:	4620      	mov	r0, r4
   18f2c:	4629      	mov	r1, r5
   18f2e:	f7fb fc3b 	bl	147a8 <__aeabi_ddiv>
   18f32:	b003      	add	sp, #12
   18f34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00018f38 <_mprec_log10>:
   18f38:	2817      	cmp	r0, #23
   18f3a:	b510      	push	{r4, lr}
   18f3c:	4604      	mov	r4, r0
   18f3e:	dd0e      	ble.n	18f5e <_mprec_log10+0x26>
   18f40:	f240 0100 	movw	r1, #0
   18f44:	2000      	movs	r0, #0
   18f46:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
   18f4a:	f240 0300 	movw	r3, #0
   18f4e:	2200      	movs	r2, #0
   18f50:	f2c4 0324 	movt	r3, #16420	; 0x4024
   18f54:	f7fb fafe 	bl	14554 <__aeabi_dmul>
   18f58:	3c01      	subs	r4, #1
   18f5a:	d1f6      	bne.n	18f4a <_mprec_log10+0x12>
   18f5c:	bd10      	pop	{r4, pc}
   18f5e:	f646 0390 	movw	r3, #26768	; 0x6890
   18f62:	f2c0 0302 	movt	r3, #2
   18f66:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
   18f6a:	e9d3 0100 	ldrd	r0, r1, [r3]
   18f6e:	bd10      	pop	{r4, pc}

00018f70 <__copybits>:
   18f70:	6913      	ldr	r3, [r2, #16]
   18f72:	3901      	subs	r1, #1
   18f74:	f102 0c14 	add.w	ip, r2, #20
   18f78:	b410      	push	{r4}
   18f7a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
   18f7e:	114c      	asrs	r4, r1, #5
   18f80:	3214      	adds	r2, #20
   18f82:	3401      	adds	r4, #1
   18f84:	4594      	cmp	ip, r2
   18f86:	eb00 0484 	add.w	r4, r0, r4, lsl #2
   18f8a:	d20f      	bcs.n	18fac <__copybits+0x3c>
   18f8c:	2300      	movs	r3, #0
   18f8e:	f85c 1003 	ldr.w	r1, [ip, r3]
   18f92:	50c1      	str	r1, [r0, r3]
   18f94:	3304      	adds	r3, #4
   18f96:	eb03 010c 	add.w	r1, r3, ip
   18f9a:	428a      	cmp	r2, r1
   18f9c:	d8f7      	bhi.n	18f8e <__copybits+0x1e>
   18f9e:	ea6f 0c0c 	mvn.w	ip, ip
   18fa2:	4462      	add	r2, ip
   18fa4:	f022 0203 	bic.w	r2, r2, #3
   18fa8:	3204      	adds	r2, #4
   18faa:	1880      	adds	r0, r0, r2
   18fac:	4284      	cmp	r4, r0
   18fae:	d904      	bls.n	18fba <__copybits+0x4a>
   18fb0:	2300      	movs	r3, #0
   18fb2:	f840 3b04 	str.w	r3, [r0], #4
   18fb6:	4284      	cmp	r4, r0
   18fb8:	d8fb      	bhi.n	18fb2 <__copybits+0x42>
   18fba:	bc10      	pop	{r4}
   18fbc:	4770      	bx	lr
   18fbe:	bf00      	nop

00018fc0 <__any_on>:
   18fc0:	6902      	ldr	r2, [r0, #16]
   18fc2:	114b      	asrs	r3, r1, #5
   18fc4:	429a      	cmp	r2, r3
   18fc6:	db10      	blt.n	18fea <__any_on+0x2a>
   18fc8:	dd0e      	ble.n	18fe8 <__any_on+0x28>
   18fca:	f011 011f 	ands.w	r1, r1, #31
   18fce:	d00b      	beq.n	18fe8 <__any_on+0x28>
   18fd0:	461a      	mov	r2, r3
   18fd2:	eb00 0383 	add.w	r3, r0, r3, lsl #2
   18fd6:	695b      	ldr	r3, [r3, #20]
   18fd8:	fa23 fc01 	lsr.w	ip, r3, r1
   18fdc:	fa0c f101 	lsl.w	r1, ip, r1
   18fe0:	4299      	cmp	r1, r3
   18fe2:	d002      	beq.n	18fea <__any_on+0x2a>
   18fe4:	2001      	movs	r0, #1
   18fe6:	4770      	bx	lr
   18fe8:	461a      	mov	r2, r3
   18fea:	3204      	adds	r2, #4
   18fec:	f100 0114 	add.w	r1, r0, #20
   18ff0:	eb00 0382 	add.w	r3, r0, r2, lsl #2
   18ff4:	f103 0c04 	add.w	ip, r3, #4
   18ff8:	4561      	cmp	r1, ip
   18ffa:	d20b      	bcs.n	19014 <__any_on+0x54>
   18ffc:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
   19000:	2a00      	cmp	r2, #0
   19002:	d1ef      	bne.n	18fe4 <__any_on+0x24>
   19004:	4299      	cmp	r1, r3
   19006:	d205      	bcs.n	19014 <__any_on+0x54>
   19008:	f853 2d04 	ldr.w	r2, [r3, #-4]!
   1900c:	2a00      	cmp	r2, #0
   1900e:	d1e9      	bne.n	18fe4 <__any_on+0x24>
   19010:	4299      	cmp	r1, r3
   19012:	d3f9      	bcc.n	19008 <__any_on+0x48>
   19014:	2000      	movs	r0, #0
   19016:	4770      	bx	lr

00019018 <_Bfree>:
   19018:	b530      	push	{r4, r5, lr}
   1901a:	6a45      	ldr	r5, [r0, #36]	; 0x24
   1901c:	b083      	sub	sp, #12
   1901e:	4604      	mov	r4, r0
   19020:	b155      	cbz	r5, 19038 <_Bfree+0x20>
   19022:	b139      	cbz	r1, 19034 <_Bfree+0x1c>
   19024:	6a63      	ldr	r3, [r4, #36]	; 0x24
   19026:	684a      	ldr	r2, [r1, #4]
   19028:	68db      	ldr	r3, [r3, #12]
   1902a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
   1902e:	6008      	str	r0, [r1, #0]
   19030:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   19034:	b003      	add	sp, #12
   19036:	bd30      	pop	{r4, r5, pc}
   19038:	2010      	movs	r0, #16
   1903a:	9101      	str	r1, [sp, #4]
   1903c:	f7ff faba 	bl	185b4 <malloc>
   19040:	9901      	ldr	r1, [sp, #4]
   19042:	6260      	str	r0, [r4, #36]	; 0x24
   19044:	60c5      	str	r5, [r0, #12]
   19046:	6045      	str	r5, [r0, #4]
   19048:	6085      	str	r5, [r0, #8]
   1904a:	6005      	str	r5, [r0, #0]
   1904c:	e7e9      	b.n	19022 <_Bfree+0xa>
   1904e:	bf00      	nop

00019050 <_Balloc>:
   19050:	b570      	push	{r4, r5, r6, lr}
   19052:	6a44      	ldr	r4, [r0, #36]	; 0x24
   19054:	4606      	mov	r6, r0
   19056:	460d      	mov	r5, r1
   19058:	b164      	cbz	r4, 19074 <_Balloc+0x24>
   1905a:	68e2      	ldr	r2, [r4, #12]
   1905c:	b1a2      	cbz	r2, 19088 <_Balloc+0x38>
   1905e:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
   19062:	b1eb      	cbz	r3, 190a0 <_Balloc+0x50>
   19064:	6819      	ldr	r1, [r3, #0]
   19066:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
   1906a:	2200      	movs	r2, #0
   1906c:	60da      	str	r2, [r3, #12]
   1906e:	611a      	str	r2, [r3, #16]
   19070:	4618      	mov	r0, r3
   19072:	bd70      	pop	{r4, r5, r6, pc}
   19074:	2010      	movs	r0, #16
   19076:	f7ff fa9d 	bl	185b4 <malloc>
   1907a:	2300      	movs	r3, #0
   1907c:	4604      	mov	r4, r0
   1907e:	6270      	str	r0, [r6, #36]	; 0x24
   19080:	60c3      	str	r3, [r0, #12]
   19082:	6043      	str	r3, [r0, #4]
   19084:	6083      	str	r3, [r0, #8]
   19086:	6003      	str	r3, [r0, #0]
   19088:	2210      	movs	r2, #16
   1908a:	4630      	mov	r0, r6
   1908c:	2104      	movs	r1, #4
   1908e:	f000 fddf 	bl	19c50 <_calloc_r>
   19092:	6a73      	ldr	r3, [r6, #36]	; 0x24
   19094:	60e0      	str	r0, [r4, #12]
   19096:	68da      	ldr	r2, [r3, #12]
   19098:	2a00      	cmp	r2, #0
   1909a:	d1e0      	bne.n	1905e <_Balloc+0xe>
   1909c:	4613      	mov	r3, r2
   1909e:	e7e7      	b.n	19070 <_Balloc+0x20>
   190a0:	2401      	movs	r4, #1
   190a2:	4630      	mov	r0, r6
   190a4:	4621      	mov	r1, r4
   190a6:	40ac      	lsls	r4, r5
   190a8:	1d62      	adds	r2, r4, #5
   190aa:	0092      	lsls	r2, r2, #2
   190ac:	f000 fdd0 	bl	19c50 <_calloc_r>
   190b0:	4603      	mov	r3, r0
   190b2:	2800      	cmp	r0, #0
   190b4:	d0dc      	beq.n	19070 <_Balloc+0x20>
   190b6:	6045      	str	r5, [r0, #4]
   190b8:	6084      	str	r4, [r0, #8]
   190ba:	e7d6      	b.n	1906a <_Balloc+0x1a>

000190bc <__d2b>:
   190bc:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
   190c0:	b083      	sub	sp, #12
   190c2:	2101      	movs	r1, #1
   190c4:	461d      	mov	r5, r3
   190c6:	4614      	mov	r4, r2
   190c8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
   190ca:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
   190cc:	f7ff ffc0 	bl	19050 <_Balloc>
   190d0:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
   190d4:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
   190d8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   190dc:	4615      	mov	r5, r2
   190de:	ea5f 5a12 	movs.w	sl, r2, lsr #20
   190e2:	9300      	str	r3, [sp, #0]
   190e4:	bf1c      	itt	ne
   190e6:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
   190ea:	9300      	strne	r3, [sp, #0]
   190ec:	4680      	mov	r8, r0
   190ee:	2c00      	cmp	r4, #0
   190f0:	d023      	beq.n	1913a <__d2b+0x7e>
   190f2:	a802      	add	r0, sp, #8
   190f4:	f840 4d04 	str.w	r4, [r0, #-4]!
   190f8:	f7ff fe22 	bl	18d40 <__lo0bits>
   190fc:	4603      	mov	r3, r0
   190fe:	2800      	cmp	r0, #0
   19100:	d137      	bne.n	19172 <__d2b+0xb6>
   19102:	9901      	ldr	r1, [sp, #4]
   19104:	9a00      	ldr	r2, [sp, #0]
   19106:	f8c8 1014 	str.w	r1, [r8, #20]
   1910a:	2a00      	cmp	r2, #0
   1910c:	bf14      	ite	ne
   1910e:	2402      	movne	r4, #2
   19110:	2401      	moveq	r4, #1
   19112:	f8c8 2018 	str.w	r2, [r8, #24]
   19116:	f8c8 4010 	str.w	r4, [r8, #16]
   1911a:	f1ba 0f00 	cmp.w	sl, #0
   1911e:	d01b      	beq.n	19158 <__d2b+0x9c>
   19120:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
   19124:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
   19128:	f1aa 0a03 	sub.w	sl, sl, #3
   1912c:	4453      	add	r3, sl
   1912e:	603b      	str	r3, [r7, #0]
   19130:	6032      	str	r2, [r6, #0]
   19132:	4640      	mov	r0, r8
   19134:	b003      	add	sp, #12
   19136:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
   1913a:	4668      	mov	r0, sp
   1913c:	f7ff fe00 	bl	18d40 <__lo0bits>
   19140:	2301      	movs	r3, #1
   19142:	461c      	mov	r4, r3
   19144:	f8c8 3010 	str.w	r3, [r8, #16]
   19148:	9b00      	ldr	r3, [sp, #0]
   1914a:	f8c8 3014 	str.w	r3, [r8, #20]
   1914e:	f100 0320 	add.w	r3, r0, #32
   19152:	f1ba 0f00 	cmp.w	sl, #0
   19156:	d1e3      	bne.n	19120 <__d2b+0x64>
   19158:	eb08 0284 	add.w	r2, r8, r4, lsl #2
   1915c:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
   19160:	3b02      	subs	r3, #2
   19162:	603b      	str	r3, [r7, #0]
   19164:	6910      	ldr	r0, [r2, #16]
   19166:	f7ff fdcb 	bl	18d00 <__hi0bits>
   1916a:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
   1916e:	6030      	str	r0, [r6, #0]
   19170:	e7df      	b.n	19132 <__d2b+0x76>
   19172:	9a00      	ldr	r2, [sp, #0]
   19174:	f1c0 0120 	rsb	r1, r0, #32
   19178:	fa12 f101 	lsls.w	r1, r2, r1
   1917c:	40c2      	lsrs	r2, r0
   1917e:	9801      	ldr	r0, [sp, #4]
   19180:	4301      	orrs	r1, r0
   19182:	f8c8 1014 	str.w	r1, [r8, #20]
   19186:	9200      	str	r2, [sp, #0]
   19188:	e7bf      	b.n	1910a <__d2b+0x4e>
   1918a:	bf00      	nop

0001918c <__mdiff>:
   1918c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19190:	6913      	ldr	r3, [r2, #16]
   19192:	690f      	ldr	r7, [r1, #16]
   19194:	460c      	mov	r4, r1
   19196:	4615      	mov	r5, r2
   19198:	1aff      	subs	r7, r7, r3
   1919a:	2f00      	cmp	r7, #0
   1919c:	d04f      	beq.n	1923e <__mdiff+0xb2>
   1919e:	db6a      	blt.n	19276 <__mdiff+0xea>
   191a0:	2700      	movs	r7, #0
   191a2:	f101 0614 	add.w	r6, r1, #20
   191a6:	6861      	ldr	r1, [r4, #4]
   191a8:	f7ff ff52 	bl	19050 <_Balloc>
   191ac:	f8d5 8010 	ldr.w	r8, [r5, #16]
   191b0:	f8d4 c010 	ldr.w	ip, [r4, #16]
   191b4:	f105 0114 	add.w	r1, r5, #20
   191b8:	2200      	movs	r2, #0
   191ba:	eb05 0588 	add.w	r5, r5, r8, lsl #2
   191be:	eb04 048c 	add.w	r4, r4, ip, lsl #2
   191c2:	f105 0814 	add.w	r8, r5, #20
   191c6:	3414      	adds	r4, #20
   191c8:	f100 0314 	add.w	r3, r0, #20
   191cc:	60c7      	str	r7, [r0, #12]
   191ce:	f851 7b04 	ldr.w	r7, [r1], #4
   191d2:	f856 5b04 	ldr.w	r5, [r6], #4
   191d6:	46bb      	mov	fp, r7
   191d8:	fa1f fa87 	uxth.w	sl, r7
   191dc:	0c3f      	lsrs	r7, r7, #16
   191de:	fa1f f985 	uxth.w	r9, r5
   191e2:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
   191e6:	ebca 0a09 	rsb	sl, sl, r9
   191ea:	4452      	add	r2, sl
   191ec:	eb07 4722 	add.w	r7, r7, r2, asr #16
   191f0:	b292      	uxth	r2, r2
   191f2:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
   191f6:	f843 2b04 	str.w	r2, [r3], #4
   191fa:	143a      	asrs	r2, r7, #16
   191fc:	4588      	cmp	r8, r1
   191fe:	d8e6      	bhi.n	191ce <__mdiff+0x42>
   19200:	42a6      	cmp	r6, r4
   19202:	d20e      	bcs.n	19222 <__mdiff+0x96>
   19204:	f856 1b04 	ldr.w	r1, [r6], #4
   19208:	b28d      	uxth	r5, r1
   1920a:	0c09      	lsrs	r1, r1, #16
   1920c:	1952      	adds	r2, r2, r5
   1920e:	eb01 4122 	add.w	r1, r1, r2, asr #16
   19212:	b292      	uxth	r2, r2
   19214:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   19218:	f843 2b04 	str.w	r2, [r3], #4
   1921c:	140a      	asrs	r2, r1, #16
   1921e:	42b4      	cmp	r4, r6
   19220:	d8f0      	bhi.n	19204 <__mdiff+0x78>
   19222:	f853 2c04 	ldr.w	r2, [r3, #-4]
   19226:	b932      	cbnz	r2, 19236 <__mdiff+0xaa>
   19228:	f853 2c08 	ldr.w	r2, [r3, #-8]
   1922c:	f10c 3cff 	add.w	ip, ip, #4294967295
   19230:	3b04      	subs	r3, #4
   19232:	2a00      	cmp	r2, #0
   19234:	d0f8      	beq.n	19228 <__mdiff+0x9c>
   19236:	f8c0 c010 	str.w	ip, [r0, #16]
   1923a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1923e:	3304      	adds	r3, #4
   19240:	f101 0614 	add.w	r6, r1, #20
   19244:	009b      	lsls	r3, r3, #2
   19246:	18d2      	adds	r2, r2, r3
   19248:	18cb      	adds	r3, r1, r3
   1924a:	3304      	adds	r3, #4
   1924c:	3204      	adds	r2, #4
   1924e:	f853 cc04 	ldr.w	ip, [r3, #-4]
   19252:	3b04      	subs	r3, #4
   19254:	f852 1c04 	ldr.w	r1, [r2, #-4]
   19258:	3a04      	subs	r2, #4
   1925a:	458c      	cmp	ip, r1
   1925c:	d10a      	bne.n	19274 <__mdiff+0xe8>
   1925e:	429e      	cmp	r6, r3
   19260:	d3f5      	bcc.n	1924e <__mdiff+0xc2>
   19262:	2100      	movs	r1, #0
   19264:	f7ff fef4 	bl	19050 <_Balloc>
   19268:	2301      	movs	r3, #1
   1926a:	6103      	str	r3, [r0, #16]
   1926c:	2300      	movs	r3, #0
   1926e:	6143      	str	r3, [r0, #20]
   19270:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19274:	d297      	bcs.n	191a6 <__mdiff+0x1a>
   19276:	4623      	mov	r3, r4
   19278:	462c      	mov	r4, r5
   1927a:	2701      	movs	r7, #1
   1927c:	461d      	mov	r5, r3
   1927e:	f104 0614 	add.w	r6, r4, #20
   19282:	e790      	b.n	191a6 <__mdiff+0x1a>

00019284 <__lshift>:
   19284:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
   19288:	690d      	ldr	r5, [r1, #16]
   1928a:	688b      	ldr	r3, [r1, #8]
   1928c:	1156      	asrs	r6, r2, #5
   1928e:	3501      	adds	r5, #1
   19290:	460c      	mov	r4, r1
   19292:	19ad      	adds	r5, r5, r6
   19294:	4690      	mov	r8, r2
   19296:	429d      	cmp	r5, r3
   19298:	4682      	mov	sl, r0
   1929a:	6849      	ldr	r1, [r1, #4]
   1929c:	dd03      	ble.n	192a6 <__lshift+0x22>
   1929e:	005b      	lsls	r3, r3, #1
   192a0:	3101      	adds	r1, #1
   192a2:	429d      	cmp	r5, r3
   192a4:	dcfb      	bgt.n	1929e <__lshift+0x1a>
   192a6:	4650      	mov	r0, sl
   192a8:	f7ff fed2 	bl	19050 <_Balloc>
   192ac:	2e00      	cmp	r6, #0
   192ae:	4607      	mov	r7, r0
   192b0:	f100 0214 	add.w	r2, r0, #20
   192b4:	dd0a      	ble.n	192cc <__lshift+0x48>
   192b6:	2300      	movs	r3, #0
   192b8:	4619      	mov	r1, r3
   192ba:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
   192be:	3301      	adds	r3, #1
   192c0:	42b3      	cmp	r3, r6
   192c2:	d1fa      	bne.n	192ba <__lshift+0x36>
   192c4:	eb07 0383 	add.w	r3, r7, r3, lsl #2
   192c8:	f103 0214 	add.w	r2, r3, #20
   192cc:	6920      	ldr	r0, [r4, #16]
   192ce:	f104 0314 	add.w	r3, r4, #20
   192d2:	eb04 0080 	add.w	r0, r4, r0, lsl #2
   192d6:	3014      	adds	r0, #20
   192d8:	f018 081f 	ands.w	r8, r8, #31
   192dc:	d01b      	beq.n	19316 <__lshift+0x92>
   192de:	f1c8 0e20 	rsb	lr, r8, #32
   192e2:	2100      	movs	r1, #0
   192e4:	681e      	ldr	r6, [r3, #0]
   192e6:	fa06 fc08 	lsl.w	ip, r6, r8
   192ea:	ea41 010c 	orr.w	r1, r1, ip
   192ee:	f842 1b04 	str.w	r1, [r2], #4
   192f2:	f853 1b04 	ldr.w	r1, [r3], #4
   192f6:	4298      	cmp	r0, r3
   192f8:	fa21 f10e 	lsr.w	r1, r1, lr
   192fc:	d8f2      	bhi.n	192e4 <__lshift+0x60>
   192fe:	6011      	str	r1, [r2, #0]
   19300:	b101      	cbz	r1, 19304 <__lshift+0x80>
   19302:	3501      	adds	r5, #1
   19304:	4650      	mov	r0, sl
   19306:	3d01      	subs	r5, #1
   19308:	4621      	mov	r1, r4
   1930a:	613d      	str	r5, [r7, #16]
   1930c:	f7ff fe84 	bl	19018 <_Bfree>
   19310:	4638      	mov	r0, r7
   19312:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
   19316:	f853 1008 	ldr.w	r1, [r3, r8]
   1931a:	f842 1008 	str.w	r1, [r2, r8]
   1931e:	f108 0804 	add.w	r8, r8, #4
   19322:	eb08 0103 	add.w	r1, r8, r3
   19326:	4288      	cmp	r0, r1
   19328:	d9ec      	bls.n	19304 <__lshift+0x80>
   1932a:	f853 1008 	ldr.w	r1, [r3, r8]
   1932e:	f842 1008 	str.w	r1, [r2, r8]
   19332:	f108 0804 	add.w	r8, r8, #4
   19336:	eb08 0103 	add.w	r1, r8, r3
   1933a:	4288      	cmp	r0, r1
   1933c:	d8eb      	bhi.n	19316 <__lshift+0x92>
   1933e:	e7e1      	b.n	19304 <__lshift+0x80>

00019340 <__multiply>:
   19340:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19344:	f8d1 8010 	ldr.w	r8, [r1, #16]
   19348:	6917      	ldr	r7, [r2, #16]
   1934a:	460d      	mov	r5, r1
   1934c:	4616      	mov	r6, r2
   1934e:	b087      	sub	sp, #28
   19350:	45b8      	cmp	r8, r7
   19352:	bfb5      	itete	lt
   19354:	4615      	movlt	r5, r2
   19356:	463b      	movge	r3, r7
   19358:	460b      	movlt	r3, r1
   1935a:	4647      	movge	r7, r8
   1935c:	bfb4      	ite	lt
   1935e:	461e      	movlt	r6, r3
   19360:	4698      	movge	r8, r3
   19362:	68ab      	ldr	r3, [r5, #8]
   19364:	eb08 0407 	add.w	r4, r8, r7
   19368:	6869      	ldr	r1, [r5, #4]
   1936a:	429c      	cmp	r4, r3
   1936c:	bfc8      	it	gt
   1936e:	3101      	addgt	r1, #1
   19370:	f7ff fe6e 	bl	19050 <_Balloc>
   19374:	eb00 0384 	add.w	r3, r0, r4, lsl #2
   19378:	f100 0b14 	add.w	fp, r0, #20
   1937c:	3314      	adds	r3, #20
   1937e:	9003      	str	r0, [sp, #12]
   19380:	459b      	cmp	fp, r3
   19382:	9304      	str	r3, [sp, #16]
   19384:	d206      	bcs.n	19394 <__multiply+0x54>
   19386:	9904      	ldr	r1, [sp, #16]
   19388:	465b      	mov	r3, fp
   1938a:	2200      	movs	r2, #0
   1938c:	f843 2b04 	str.w	r2, [r3], #4
   19390:	4299      	cmp	r1, r3
   19392:	d8fb      	bhi.n	1938c <__multiply+0x4c>
   19394:	eb06 0888 	add.w	r8, r6, r8, lsl #2
   19398:	f106 0914 	add.w	r9, r6, #20
   1939c:	f108 0814 	add.w	r8, r8, #20
   193a0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
   193a4:	3514      	adds	r5, #20
   193a6:	45c1      	cmp	r9, r8
   193a8:	f8cd 8004 	str.w	r8, [sp, #4]
   193ac:	f10c 0c14 	add.w	ip, ip, #20
   193b0:	9502      	str	r5, [sp, #8]
   193b2:	d24b      	bcs.n	1944c <__multiply+0x10c>
   193b4:	f04f 0a00 	mov.w	sl, #0
   193b8:	9405      	str	r4, [sp, #20]
   193ba:	f859 400a 	ldr.w	r4, [r9, sl]
   193be:	eb0a 080b 	add.w	r8, sl, fp
   193c2:	b2a0      	uxth	r0, r4
   193c4:	b1d8      	cbz	r0, 193fe <__multiply+0xbe>
   193c6:	9a02      	ldr	r2, [sp, #8]
   193c8:	4643      	mov	r3, r8
   193ca:	2400      	movs	r4, #0
   193cc:	f852 5b04 	ldr.w	r5, [r2], #4
   193d0:	6819      	ldr	r1, [r3, #0]
   193d2:	b2af      	uxth	r7, r5
   193d4:	0c2d      	lsrs	r5, r5, #16
   193d6:	b28e      	uxth	r6, r1
   193d8:	0c09      	lsrs	r1, r1, #16
   193da:	fb00 6607 	mla	r6, r0, r7, r6
   193de:	fb00 1105 	mla	r1, r0, r5, r1
   193e2:	1936      	adds	r6, r6, r4
   193e4:	eb01 4116 	add.w	r1, r1, r6, lsr #16
   193e8:	b2b6      	uxth	r6, r6
   193ea:	0c0c      	lsrs	r4, r1, #16
   193ec:	4594      	cmp	ip, r2
   193ee:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
   193f2:	f843 6b04 	str.w	r6, [r3], #4
   193f6:	d8e9      	bhi.n	193cc <__multiply+0x8c>
   193f8:	601c      	str	r4, [r3, #0]
   193fa:	f859 400a 	ldr.w	r4, [r9, sl]
   193fe:	0c24      	lsrs	r4, r4, #16
   19400:	d01c      	beq.n	1943c <__multiply+0xfc>
   19402:	f85b 200a 	ldr.w	r2, [fp, sl]
   19406:	4641      	mov	r1, r8
   19408:	9b02      	ldr	r3, [sp, #8]
   1940a:	2500      	movs	r5, #0
   1940c:	4610      	mov	r0, r2
   1940e:	881e      	ldrh	r6, [r3, #0]
   19410:	b297      	uxth	r7, r2
   19412:	fb06 5504 	mla	r5, r6, r4, r5
   19416:	eb05 4510 	add.w	r5, r5, r0, lsr #16
   1941a:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
   1941e:	600f      	str	r7, [r1, #0]
   19420:	f851 0f04 	ldr.w	r0, [r1, #4]!
   19424:	f853 2b04 	ldr.w	r2, [r3], #4
   19428:	b286      	uxth	r6, r0
   1942a:	0c12      	lsrs	r2, r2, #16
   1942c:	fb02 6204 	mla	r2, r2, r4, r6
   19430:	eb02 4215 	add.w	r2, r2, r5, lsr #16
   19434:	0c15      	lsrs	r5, r2, #16
   19436:	459c      	cmp	ip, r3
   19438:	d8e9      	bhi.n	1940e <__multiply+0xce>
   1943a:	600a      	str	r2, [r1, #0]
   1943c:	f10a 0a04 	add.w	sl, sl, #4
   19440:	9a01      	ldr	r2, [sp, #4]
   19442:	eb0a 0309 	add.w	r3, sl, r9
   19446:	429a      	cmp	r2, r3
   19448:	d8b7      	bhi.n	193ba <__multiply+0x7a>
   1944a:	9c05      	ldr	r4, [sp, #20]
   1944c:	2c00      	cmp	r4, #0
   1944e:	dd0b      	ble.n	19468 <__multiply+0x128>
   19450:	9a04      	ldr	r2, [sp, #16]
   19452:	f852 3c04 	ldr.w	r3, [r2, #-4]
   19456:	b93b      	cbnz	r3, 19468 <__multiply+0x128>
   19458:	4613      	mov	r3, r2
   1945a:	e003      	b.n	19464 <__multiply+0x124>
   1945c:	f853 2c08 	ldr.w	r2, [r3, #-8]
   19460:	3b04      	subs	r3, #4
   19462:	b90a      	cbnz	r2, 19468 <__multiply+0x128>
   19464:	3c01      	subs	r4, #1
   19466:	d1f9      	bne.n	1945c <__multiply+0x11c>
   19468:	9b03      	ldr	r3, [sp, #12]
   1946a:	4618      	mov	r0, r3
   1946c:	611c      	str	r4, [r3, #16]
   1946e:	b007      	add	sp, #28
   19470:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00019474 <__i2b>:
   19474:	b510      	push	{r4, lr}
   19476:	460c      	mov	r4, r1
   19478:	2101      	movs	r1, #1
   1947a:	f7ff fde9 	bl	19050 <_Balloc>
   1947e:	2201      	movs	r2, #1
   19480:	6144      	str	r4, [r0, #20]
   19482:	6102      	str	r2, [r0, #16]
   19484:	bd10      	pop	{r4, pc}
   19486:	bf00      	nop

00019488 <__multadd>:
   19488:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
   1948c:	460d      	mov	r5, r1
   1948e:	2100      	movs	r1, #0
   19490:	4606      	mov	r6, r0
   19492:	692c      	ldr	r4, [r5, #16]
   19494:	b083      	sub	sp, #12
   19496:	f105 0814 	add.w	r8, r5, #20
   1949a:	4608      	mov	r0, r1
   1949c:	f858 7001 	ldr.w	r7, [r8, r1]
   194a0:	3001      	adds	r0, #1
   194a2:	fa1f fa87 	uxth.w	sl, r7
   194a6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   194aa:	fb0a 3302 	mla	r3, sl, r2, r3
   194ae:	fb0c fc02 	mul.w	ip, ip, r2
   194b2:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
   194b6:	b29b      	uxth	r3, r3
   194b8:	eb03 430c 	add.w	r3, r3, ip, lsl #16
   194bc:	f848 3001 	str.w	r3, [r8, r1]
   194c0:	3104      	adds	r1, #4
   194c2:	4284      	cmp	r4, r0
   194c4:	ea4f 431c 	mov.w	r3, ip, lsr #16
   194c8:	dce8      	bgt.n	1949c <__multadd+0x14>
   194ca:	b13b      	cbz	r3, 194dc <__multadd+0x54>
   194cc:	68aa      	ldr	r2, [r5, #8]
   194ce:	4294      	cmp	r4, r2
   194d0:	da08      	bge.n	194e4 <__multadd+0x5c>
   194d2:	eb05 0284 	add.w	r2, r5, r4, lsl #2
   194d6:	3401      	adds	r4, #1
   194d8:	612c      	str	r4, [r5, #16]
   194da:	6153      	str	r3, [r2, #20]
   194dc:	4628      	mov	r0, r5
   194de:	b003      	add	sp, #12
   194e0:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
   194e4:	6869      	ldr	r1, [r5, #4]
   194e6:	4630      	mov	r0, r6
   194e8:	9301      	str	r3, [sp, #4]
   194ea:	3101      	adds	r1, #1
   194ec:	f7ff fdb0 	bl	19050 <_Balloc>
   194f0:	692a      	ldr	r2, [r5, #16]
   194f2:	f105 010c 	add.w	r1, r5, #12
   194f6:	3202      	adds	r2, #2
   194f8:	0092      	lsls	r2, r2, #2
   194fa:	4607      	mov	r7, r0
   194fc:	300c      	adds	r0, #12
   194fe:	f7fb facb 	bl	14a98 <memcpy>
   19502:	4629      	mov	r1, r5
   19504:	4630      	mov	r0, r6
   19506:	463d      	mov	r5, r7
   19508:	f7ff fd86 	bl	19018 <_Bfree>
   1950c:	9b01      	ldr	r3, [sp, #4]
   1950e:	e7e0      	b.n	194d2 <__multadd+0x4a>

00019510 <__pow5mult>:
   19510:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   19514:	4615      	mov	r5, r2
   19516:	f012 0203 	ands.w	r2, r2, #3
   1951a:	4604      	mov	r4, r0
   1951c:	4688      	mov	r8, r1
   1951e:	d12c      	bne.n	1957a <__pow5mult+0x6a>
   19520:	10ad      	asrs	r5, r5, #2
   19522:	d01e      	beq.n	19562 <__pow5mult+0x52>
   19524:	6a66      	ldr	r6, [r4, #36]	; 0x24
   19526:	2e00      	cmp	r6, #0
   19528:	d034      	beq.n	19594 <__pow5mult+0x84>
   1952a:	68b7      	ldr	r7, [r6, #8]
   1952c:	2f00      	cmp	r7, #0
   1952e:	d03b      	beq.n	195a8 <__pow5mult+0x98>
   19530:	f015 0f01 	tst.w	r5, #1
   19534:	d108      	bne.n	19548 <__pow5mult+0x38>
   19536:	106d      	asrs	r5, r5, #1
   19538:	d013      	beq.n	19562 <__pow5mult+0x52>
   1953a:	683e      	ldr	r6, [r7, #0]
   1953c:	b1a6      	cbz	r6, 19568 <__pow5mult+0x58>
   1953e:	4630      	mov	r0, r6
   19540:	4607      	mov	r7, r0
   19542:	f015 0f01 	tst.w	r5, #1
   19546:	d0f6      	beq.n	19536 <__pow5mult+0x26>
   19548:	4641      	mov	r1, r8
   1954a:	463a      	mov	r2, r7
   1954c:	4620      	mov	r0, r4
   1954e:	f7ff fef7 	bl	19340 <__multiply>
   19552:	4641      	mov	r1, r8
   19554:	4606      	mov	r6, r0
   19556:	4620      	mov	r0, r4
   19558:	f7ff fd5e 	bl	19018 <_Bfree>
   1955c:	106d      	asrs	r5, r5, #1
   1955e:	46b0      	mov	r8, r6
   19560:	d1eb      	bne.n	1953a <__pow5mult+0x2a>
   19562:	4640      	mov	r0, r8
   19564:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   19568:	4639      	mov	r1, r7
   1956a:	463a      	mov	r2, r7
   1956c:	4620      	mov	r0, r4
   1956e:	f7ff fee7 	bl	19340 <__multiply>
   19572:	6038      	str	r0, [r7, #0]
   19574:	4607      	mov	r7, r0
   19576:	6006      	str	r6, [r0, #0]
   19578:	e7e3      	b.n	19542 <__pow5mult+0x32>
   1957a:	f646 0c90 	movw	ip, #26768	; 0x6890
   1957e:	2300      	movs	r3, #0
   19580:	f2c0 0c02 	movt	ip, #2
   19584:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
   19588:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
   1958c:	f7ff ff7c 	bl	19488 <__multadd>
   19590:	4680      	mov	r8, r0
   19592:	e7c5      	b.n	19520 <__pow5mult+0x10>
   19594:	2010      	movs	r0, #16
   19596:	f7ff f80d 	bl	185b4 <malloc>
   1959a:	2300      	movs	r3, #0
   1959c:	4606      	mov	r6, r0
   1959e:	6260      	str	r0, [r4, #36]	; 0x24
   195a0:	60c3      	str	r3, [r0, #12]
   195a2:	6043      	str	r3, [r0, #4]
   195a4:	6083      	str	r3, [r0, #8]
   195a6:	6003      	str	r3, [r0, #0]
   195a8:	4620      	mov	r0, r4
   195aa:	f240 2171 	movw	r1, #625	; 0x271
   195ae:	f7ff ff61 	bl	19474 <__i2b>
   195b2:	2300      	movs	r3, #0
   195b4:	60b0      	str	r0, [r6, #8]
   195b6:	4607      	mov	r7, r0
   195b8:	6003      	str	r3, [r0, #0]
   195ba:	e7b9      	b.n	19530 <__pow5mult+0x20>

000195bc <__s2b>:
   195bc:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
   195c0:	461e      	mov	r6, r3
   195c2:	f648 6339 	movw	r3, #36409	; 0x8e39
   195c6:	f106 0c08 	add.w	ip, r6, #8
   195ca:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
   195ce:	4688      	mov	r8, r1
   195d0:	4605      	mov	r5, r0
   195d2:	4617      	mov	r7, r2
   195d4:	fb83 130c 	smull	r1, r3, r3, ip
   195d8:	ea4f 7cec 	mov.w	ip, ip, asr #31
   195dc:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
   195e0:	f1bc 0f01 	cmp.w	ip, #1
   195e4:	dd35      	ble.n	19652 <__s2b+0x96>
   195e6:	2100      	movs	r1, #0
   195e8:	2201      	movs	r2, #1
   195ea:	0052      	lsls	r2, r2, #1
   195ec:	3101      	adds	r1, #1
   195ee:	4594      	cmp	ip, r2
   195f0:	dcfb      	bgt.n	195ea <__s2b+0x2e>
   195f2:	4628      	mov	r0, r5
   195f4:	f7ff fd2c 	bl	19050 <_Balloc>
   195f8:	9b08      	ldr	r3, [sp, #32]
   195fa:	6143      	str	r3, [r0, #20]
   195fc:	2301      	movs	r3, #1
   195fe:	2f09      	cmp	r7, #9
   19600:	6103      	str	r3, [r0, #16]
   19602:	dd22      	ble.n	1964a <__s2b+0x8e>
   19604:	f108 0a09 	add.w	sl, r8, #9
   19608:	2409      	movs	r4, #9
   1960a:	f818 3004 	ldrb.w	r3, [r8, r4]
   1960e:	4601      	mov	r1, r0
   19610:	220a      	movs	r2, #10
   19612:	3401      	adds	r4, #1
   19614:	3b30      	subs	r3, #48	; 0x30
   19616:	4628      	mov	r0, r5
   19618:	f7ff ff36 	bl	19488 <__multadd>
   1961c:	42a7      	cmp	r7, r4
   1961e:	dcf4      	bgt.n	1960a <__s2b+0x4e>
   19620:	eb0a 0807 	add.w	r8, sl, r7
   19624:	f1a8 0808 	sub.w	r8, r8, #8
   19628:	42be      	cmp	r6, r7
   1962a:	dd0c      	ble.n	19646 <__s2b+0x8a>
   1962c:	2400      	movs	r4, #0
   1962e:	f818 3004 	ldrb.w	r3, [r8, r4]
   19632:	4601      	mov	r1, r0
   19634:	3401      	adds	r4, #1
   19636:	220a      	movs	r2, #10
   19638:	3b30      	subs	r3, #48	; 0x30
   1963a:	4628      	mov	r0, r5
   1963c:	f7ff ff24 	bl	19488 <__multadd>
   19640:	19e3      	adds	r3, r4, r7
   19642:	429e      	cmp	r6, r3
   19644:	dcf3      	bgt.n	1962e <__s2b+0x72>
   19646:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
   1964a:	f108 080a 	add.w	r8, r8, #10
   1964e:	2709      	movs	r7, #9
   19650:	e7ea      	b.n	19628 <__s2b+0x6c>
   19652:	2100      	movs	r1, #0
   19654:	e7cd      	b.n	195f2 <__s2b+0x36>
   19656:	bf00      	nop

00019658 <_realloc_r>:
   19658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1965c:	4691      	mov	r9, r2
   1965e:	b083      	sub	sp, #12
   19660:	4607      	mov	r7, r0
   19662:	460e      	mov	r6, r1
   19664:	2900      	cmp	r1, #0
   19666:	f000 813a 	beq.w	198de <_realloc_r+0x286>
   1966a:	f1a1 0808 	sub.w	r8, r1, #8
   1966e:	f109 040b 	add.w	r4, r9, #11
   19672:	f7ff fb41 	bl	18cf8 <__malloc_lock>
   19676:	2c16      	cmp	r4, #22
   19678:	f8d8 1004 	ldr.w	r1, [r8, #4]
   1967c:	460b      	mov	r3, r1
   1967e:	f200 80a0 	bhi.w	197c2 <_realloc_r+0x16a>
   19682:	2210      	movs	r2, #16
   19684:	2500      	movs	r5, #0
   19686:	4614      	mov	r4, r2
   19688:	454c      	cmp	r4, r9
   1968a:	bf38      	it	cc
   1968c:	f045 0501 	orrcc.w	r5, r5, #1
   19690:	2d00      	cmp	r5, #0
   19692:	f040 812a 	bne.w	198ea <_realloc_r+0x292>
   19696:	f021 0a03 	bic.w	sl, r1, #3
   1969a:	4592      	cmp	sl, r2
   1969c:	bfa2      	ittt	ge
   1969e:	4640      	movge	r0, r8
   196a0:	4655      	movge	r5, sl
   196a2:	f108 0808 	addge.w	r8, r8, #8
   196a6:	da75      	bge.n	19794 <_realloc_r+0x13c>
   196a8:	f240 13d0 	movw	r3, #464	; 0x1d0
   196ac:	eb08 000a 	add.w	r0, r8, sl
   196b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   196b4:	f8d3 e008 	ldr.w	lr, [r3, #8]
   196b8:	4586      	cmp	lr, r0
   196ba:	f000 811a 	beq.w	198f2 <_realloc_r+0x29a>
   196be:	f8d0 c004 	ldr.w	ip, [r0, #4]
   196c2:	f02c 0b01 	bic.w	fp, ip, #1
   196c6:	4483      	add	fp, r0
   196c8:	f8db b004 	ldr.w	fp, [fp, #4]
   196cc:	f01b 0f01 	tst.w	fp, #1
   196d0:	d07c      	beq.n	197cc <_realloc_r+0x174>
   196d2:	46ac      	mov	ip, r5
   196d4:	4628      	mov	r0, r5
   196d6:	f011 0f01 	tst.w	r1, #1
   196da:	f040 809b 	bne.w	19814 <_realloc_r+0x1bc>
   196de:	f856 1c08 	ldr.w	r1, [r6, #-8]
   196e2:	ebc1 0b08 	rsb	fp, r1, r8
   196e6:	f8db 5004 	ldr.w	r5, [fp, #4]
   196ea:	f025 0503 	bic.w	r5, r5, #3
   196ee:	2800      	cmp	r0, #0
   196f0:	f000 80dd 	beq.w	198ae <_realloc_r+0x256>
   196f4:	4570      	cmp	r0, lr
   196f6:	f000 811f 	beq.w	19938 <_realloc_r+0x2e0>
   196fa:	eb05 030a 	add.w	r3, r5, sl
   196fe:	eb0c 0503 	add.w	r5, ip, r3
   19702:	4295      	cmp	r5, r2
   19704:	bfb8      	it	lt
   19706:	461d      	movlt	r5, r3
   19708:	f2c0 80d2 	blt.w	198b0 <_realloc_r+0x258>
   1970c:	6881      	ldr	r1, [r0, #8]
   1970e:	465b      	mov	r3, fp
   19710:	68c0      	ldr	r0, [r0, #12]
   19712:	f1aa 0204 	sub.w	r2, sl, #4
   19716:	2a24      	cmp	r2, #36	; 0x24
   19718:	6081      	str	r1, [r0, #8]
   1971a:	60c8      	str	r0, [r1, #12]
   1971c:	f853 1f08 	ldr.w	r1, [r3, #8]!
   19720:	f8db 000c 	ldr.w	r0, [fp, #12]
   19724:	6081      	str	r1, [r0, #8]
   19726:	60c8      	str	r0, [r1, #12]
   19728:	f200 80d0 	bhi.w	198cc <_realloc_r+0x274>
   1972c:	2a13      	cmp	r2, #19
   1972e:	469c      	mov	ip, r3
   19730:	d921      	bls.n	19776 <_realloc_r+0x11e>
   19732:	4631      	mov	r1, r6
   19734:	f10b 0c10 	add.w	ip, fp, #16
   19738:	f851 0b04 	ldr.w	r0, [r1], #4
   1973c:	f8cb 0008 	str.w	r0, [fp, #8]
   19740:	6870      	ldr	r0, [r6, #4]
   19742:	1d0e      	adds	r6, r1, #4
   19744:	2a1b      	cmp	r2, #27
   19746:	f8cb 000c 	str.w	r0, [fp, #12]
   1974a:	d914      	bls.n	19776 <_realloc_r+0x11e>
   1974c:	6848      	ldr	r0, [r1, #4]
   1974e:	1d31      	adds	r1, r6, #4
   19750:	f10b 0c18 	add.w	ip, fp, #24
   19754:	f8cb 0010 	str.w	r0, [fp, #16]
   19758:	6870      	ldr	r0, [r6, #4]
   1975a:	1d0e      	adds	r6, r1, #4
   1975c:	2a24      	cmp	r2, #36	; 0x24
   1975e:	f8cb 0014 	str.w	r0, [fp, #20]
   19762:	d108      	bne.n	19776 <_realloc_r+0x11e>
   19764:	684a      	ldr	r2, [r1, #4]
   19766:	f10b 0c20 	add.w	ip, fp, #32
   1976a:	f8cb 2018 	str.w	r2, [fp, #24]
   1976e:	6872      	ldr	r2, [r6, #4]
   19770:	3608      	adds	r6, #8
   19772:	f8cb 201c 	str.w	r2, [fp, #28]
   19776:	4631      	mov	r1, r6
   19778:	4698      	mov	r8, r3
   1977a:	4662      	mov	r2, ip
   1977c:	4658      	mov	r0, fp
   1977e:	f851 3b04 	ldr.w	r3, [r1], #4
   19782:	f842 3b04 	str.w	r3, [r2], #4
   19786:	6873      	ldr	r3, [r6, #4]
   19788:	f8cc 3004 	str.w	r3, [ip, #4]
   1978c:	684b      	ldr	r3, [r1, #4]
   1978e:	6053      	str	r3, [r2, #4]
   19790:	f8db 3004 	ldr.w	r3, [fp, #4]
   19794:	ebc4 0c05 	rsb	ip, r4, r5
   19798:	f1bc 0f0f 	cmp.w	ip, #15
   1979c:	d826      	bhi.n	197ec <_realloc_r+0x194>
   1979e:	1942      	adds	r2, r0, r5
   197a0:	f003 0301 	and.w	r3, r3, #1
   197a4:	ea43 0505 	orr.w	r5, r3, r5
   197a8:	6045      	str	r5, [r0, #4]
   197aa:	6853      	ldr	r3, [r2, #4]
   197ac:	f043 0301 	orr.w	r3, r3, #1
   197b0:	6053      	str	r3, [r2, #4]
   197b2:	4638      	mov	r0, r7
   197b4:	4645      	mov	r5, r8
   197b6:	f7ff faa1 	bl	18cfc <__malloc_unlock>
   197ba:	4628      	mov	r0, r5
   197bc:	b003      	add	sp, #12
   197be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   197c2:	f024 0407 	bic.w	r4, r4, #7
   197c6:	4622      	mov	r2, r4
   197c8:	0fe5      	lsrs	r5, r4, #31
   197ca:	e75d      	b.n	19688 <_realloc_r+0x30>
   197cc:	f02c 0c03 	bic.w	ip, ip, #3
   197d0:	eb0c 050a 	add.w	r5, ip, sl
   197d4:	4295      	cmp	r5, r2
   197d6:	f6ff af7e 	blt.w	196d6 <_realloc_r+0x7e>
   197da:	6882      	ldr	r2, [r0, #8]
   197dc:	460b      	mov	r3, r1
   197de:	68c1      	ldr	r1, [r0, #12]
   197e0:	4640      	mov	r0, r8
   197e2:	f108 0808 	add.w	r8, r8, #8
   197e6:	608a      	str	r2, [r1, #8]
   197e8:	60d1      	str	r1, [r2, #12]
   197ea:	e7d3      	b.n	19794 <_realloc_r+0x13c>
   197ec:	1901      	adds	r1, r0, r4
   197ee:	f003 0301 	and.w	r3, r3, #1
   197f2:	eb01 020c 	add.w	r2, r1, ip
   197f6:	ea43 0404 	orr.w	r4, r3, r4
   197fa:	f04c 0301 	orr.w	r3, ip, #1
   197fe:	6044      	str	r4, [r0, #4]
   19800:	604b      	str	r3, [r1, #4]
   19802:	4638      	mov	r0, r7
   19804:	6853      	ldr	r3, [r2, #4]
   19806:	3108      	adds	r1, #8
   19808:	f043 0301 	orr.w	r3, r3, #1
   1980c:	6053      	str	r3, [r2, #4]
   1980e:	f7fe fdaf 	bl	18370 <_free_r>
   19812:	e7ce      	b.n	197b2 <_realloc_r+0x15a>
   19814:	4649      	mov	r1, r9
   19816:	4638      	mov	r0, r7
   19818:	f7fe fed4 	bl	185c4 <_malloc_r>
   1981c:	4605      	mov	r5, r0
   1981e:	2800      	cmp	r0, #0
   19820:	d041      	beq.n	198a6 <_realloc_r+0x24e>
   19822:	f8d8 3004 	ldr.w	r3, [r8, #4]
   19826:	f1a0 0208 	sub.w	r2, r0, #8
   1982a:	f023 0101 	bic.w	r1, r3, #1
   1982e:	4441      	add	r1, r8
   19830:	428a      	cmp	r2, r1
   19832:	f000 80d7 	beq.w	199e4 <_realloc_r+0x38c>
   19836:	f1aa 0204 	sub.w	r2, sl, #4
   1983a:	4631      	mov	r1, r6
   1983c:	2a24      	cmp	r2, #36	; 0x24
   1983e:	d878      	bhi.n	19932 <_realloc_r+0x2da>
   19840:	2a13      	cmp	r2, #19
   19842:	4603      	mov	r3, r0
   19844:	d921      	bls.n	1988a <_realloc_r+0x232>
   19846:	4634      	mov	r4, r6
   19848:	f854 3b04 	ldr.w	r3, [r4], #4
   1984c:	1d21      	adds	r1, r4, #4
   1984e:	f840 3b04 	str.w	r3, [r0], #4
   19852:	1d03      	adds	r3, r0, #4
   19854:	f8d6 c004 	ldr.w	ip, [r6, #4]
   19858:	2a1b      	cmp	r2, #27
   1985a:	f8c5 c004 	str.w	ip, [r5, #4]
   1985e:	d914      	bls.n	1988a <_realloc_r+0x232>
   19860:	f8d4 e004 	ldr.w	lr, [r4, #4]
   19864:	1d1c      	adds	r4, r3, #4
   19866:	f101 0c04 	add.w	ip, r1, #4
   1986a:	f8c0 e004 	str.w	lr, [r0, #4]
   1986e:	6848      	ldr	r0, [r1, #4]
   19870:	f10c 0104 	add.w	r1, ip, #4
   19874:	6058      	str	r0, [r3, #4]
   19876:	1d23      	adds	r3, r4, #4
   19878:	2a24      	cmp	r2, #36	; 0x24
   1987a:	d106      	bne.n	1988a <_realloc_r+0x232>
   1987c:	f8dc 2004 	ldr.w	r2, [ip, #4]
   19880:	6062      	str	r2, [r4, #4]
   19882:	684a      	ldr	r2, [r1, #4]
   19884:	3108      	adds	r1, #8
   19886:	605a      	str	r2, [r3, #4]
   19888:	3308      	adds	r3, #8
   1988a:	4608      	mov	r0, r1
   1988c:	461a      	mov	r2, r3
   1988e:	f850 4b04 	ldr.w	r4, [r0], #4
   19892:	f842 4b04 	str.w	r4, [r2], #4
   19896:	6849      	ldr	r1, [r1, #4]
   19898:	6059      	str	r1, [r3, #4]
   1989a:	6843      	ldr	r3, [r0, #4]
   1989c:	6053      	str	r3, [r2, #4]
   1989e:	4631      	mov	r1, r6
   198a0:	4638      	mov	r0, r7
   198a2:	f7fe fd65 	bl	18370 <_free_r>
   198a6:	4638      	mov	r0, r7
   198a8:	f7ff fa28 	bl	18cfc <__malloc_unlock>
   198ac:	e785      	b.n	197ba <_realloc_r+0x162>
   198ae:	4455      	add	r5, sl
   198b0:	4295      	cmp	r5, r2
   198b2:	dbaf      	blt.n	19814 <_realloc_r+0x1bc>
   198b4:	465b      	mov	r3, fp
   198b6:	f8db 000c 	ldr.w	r0, [fp, #12]
   198ba:	f1aa 0204 	sub.w	r2, sl, #4
   198be:	f853 1f08 	ldr.w	r1, [r3, #8]!
   198c2:	2a24      	cmp	r2, #36	; 0x24
   198c4:	6081      	str	r1, [r0, #8]
   198c6:	60c8      	str	r0, [r1, #12]
   198c8:	f67f af30 	bls.w	1972c <_realloc_r+0xd4>
   198cc:	4618      	mov	r0, r3
   198ce:	4631      	mov	r1, r6
   198d0:	4698      	mov	r8, r3
   198d2:	f7ff f9b5 	bl	18c40 <memmove>
   198d6:	4658      	mov	r0, fp
   198d8:	f8db 3004 	ldr.w	r3, [fp, #4]
   198dc:	e75a      	b.n	19794 <_realloc_r+0x13c>
   198de:	4611      	mov	r1, r2
   198e0:	b003      	add	sp, #12
   198e2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   198e6:	f7fe be6d 	b.w	185c4 <_malloc_r>
   198ea:	230c      	movs	r3, #12
   198ec:	2500      	movs	r5, #0
   198ee:	603b      	str	r3, [r7, #0]
   198f0:	e763      	b.n	197ba <_realloc_r+0x162>
   198f2:	f8de 5004 	ldr.w	r5, [lr, #4]
   198f6:	f104 0b10 	add.w	fp, r4, #16
   198fa:	f025 0c03 	bic.w	ip, r5, #3
   198fe:	eb0c 000a 	add.w	r0, ip, sl
   19902:	4558      	cmp	r0, fp
   19904:	bfb8      	it	lt
   19906:	4670      	movlt	r0, lr
   19908:	f6ff aee5 	blt.w	196d6 <_realloc_r+0x7e>
   1990c:	eb08 0204 	add.w	r2, r8, r4
   19910:	1b01      	subs	r1, r0, r4
   19912:	f041 0101 	orr.w	r1, r1, #1
   19916:	609a      	str	r2, [r3, #8]
   19918:	6051      	str	r1, [r2, #4]
   1991a:	4638      	mov	r0, r7
   1991c:	f8d8 1004 	ldr.w	r1, [r8, #4]
   19920:	4635      	mov	r5, r6
   19922:	f001 0301 	and.w	r3, r1, #1
   19926:	431c      	orrs	r4, r3
   19928:	f8c8 4004 	str.w	r4, [r8, #4]
   1992c:	f7ff f9e6 	bl	18cfc <__malloc_unlock>
   19930:	e743      	b.n	197ba <_realloc_r+0x162>
   19932:	f7ff f985 	bl	18c40 <memmove>
   19936:	e7b2      	b.n	1989e <_realloc_r+0x246>
   19938:	4455      	add	r5, sl
   1993a:	f104 0110 	add.w	r1, r4, #16
   1993e:	44ac      	add	ip, r5
   19940:	458c      	cmp	ip, r1
   19942:	dbb5      	blt.n	198b0 <_realloc_r+0x258>
   19944:	465d      	mov	r5, fp
   19946:	f8db 000c 	ldr.w	r0, [fp, #12]
   1994a:	f1aa 0204 	sub.w	r2, sl, #4
   1994e:	f855 1f08 	ldr.w	r1, [r5, #8]!
   19952:	2a24      	cmp	r2, #36	; 0x24
   19954:	6081      	str	r1, [r0, #8]
   19956:	60c8      	str	r0, [r1, #12]
   19958:	d84c      	bhi.n	199f4 <_realloc_r+0x39c>
   1995a:	2a13      	cmp	r2, #19
   1995c:	4628      	mov	r0, r5
   1995e:	d924      	bls.n	199aa <_realloc_r+0x352>
   19960:	4631      	mov	r1, r6
   19962:	f10b 0010 	add.w	r0, fp, #16
   19966:	f851 eb04 	ldr.w	lr, [r1], #4
   1996a:	f8cb e008 	str.w	lr, [fp, #8]
   1996e:	f8d6 e004 	ldr.w	lr, [r6, #4]
   19972:	1d0e      	adds	r6, r1, #4
   19974:	2a1b      	cmp	r2, #27
   19976:	f8cb e00c 	str.w	lr, [fp, #12]
   1997a:	d916      	bls.n	199aa <_realloc_r+0x352>
   1997c:	f8d1 e004 	ldr.w	lr, [r1, #4]
   19980:	1d31      	adds	r1, r6, #4
   19982:	f10b 0018 	add.w	r0, fp, #24
   19986:	f8cb e010 	str.w	lr, [fp, #16]
   1998a:	f8d6 e004 	ldr.w	lr, [r6, #4]
   1998e:	1d0e      	adds	r6, r1, #4
   19990:	2a24      	cmp	r2, #36	; 0x24
   19992:	f8cb e014 	str.w	lr, [fp, #20]
   19996:	d108      	bne.n	199aa <_realloc_r+0x352>
   19998:	684a      	ldr	r2, [r1, #4]
   1999a:	f10b 0020 	add.w	r0, fp, #32
   1999e:	f8cb 2018 	str.w	r2, [fp, #24]
   199a2:	6872      	ldr	r2, [r6, #4]
   199a4:	3608      	adds	r6, #8
   199a6:	f8cb 201c 	str.w	r2, [fp, #28]
   199aa:	4631      	mov	r1, r6
   199ac:	4602      	mov	r2, r0
   199ae:	f851 eb04 	ldr.w	lr, [r1], #4
   199b2:	f842 eb04 	str.w	lr, [r2], #4
   199b6:	6876      	ldr	r6, [r6, #4]
   199b8:	6046      	str	r6, [r0, #4]
   199ba:	6849      	ldr	r1, [r1, #4]
   199bc:	6051      	str	r1, [r2, #4]
   199be:	eb0b 0204 	add.w	r2, fp, r4
   199c2:	ebc4 010c 	rsb	r1, r4, ip
   199c6:	f041 0101 	orr.w	r1, r1, #1
   199ca:	609a      	str	r2, [r3, #8]
   199cc:	6051      	str	r1, [r2, #4]
   199ce:	4638      	mov	r0, r7
   199d0:	f8db 1004 	ldr.w	r1, [fp, #4]
   199d4:	f001 0301 	and.w	r3, r1, #1
   199d8:	431c      	orrs	r4, r3
   199da:	f8cb 4004 	str.w	r4, [fp, #4]
   199de:	f7ff f98d 	bl	18cfc <__malloc_unlock>
   199e2:	e6ea      	b.n	197ba <_realloc_r+0x162>
   199e4:	6855      	ldr	r5, [r2, #4]
   199e6:	4640      	mov	r0, r8
   199e8:	f108 0808 	add.w	r8, r8, #8
   199ec:	f025 0503 	bic.w	r5, r5, #3
   199f0:	4455      	add	r5, sl
   199f2:	e6cf      	b.n	19794 <_realloc_r+0x13c>
   199f4:	4631      	mov	r1, r6
   199f6:	4628      	mov	r0, r5
   199f8:	9300      	str	r3, [sp, #0]
   199fa:	f8cd c004 	str.w	ip, [sp, #4]
   199fe:	f7ff f91f 	bl	18c40 <memmove>
   19a02:	f8dd c004 	ldr.w	ip, [sp, #4]
   19a06:	9b00      	ldr	r3, [sp, #0]
   19a08:	e7d9      	b.n	199be <_realloc_r+0x366>
   19a0a:	bf00      	nop

00019a0c <__isinfd>:
   19a0c:	4602      	mov	r2, r0
   19a0e:	4240      	negs	r0, r0
   19a10:	ea40 0302 	orr.w	r3, r0, r2
   19a14:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   19a18:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
   19a1c:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
   19a20:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
   19a24:	4258      	negs	r0, r3
   19a26:	ea40 0303 	orr.w	r3, r0, r3
   19a2a:	17d8      	asrs	r0, r3, #31
   19a2c:	3001      	adds	r0, #1
   19a2e:	4770      	bx	lr

00019a30 <__isnand>:
   19a30:	4602      	mov	r2, r0
   19a32:	4240      	negs	r0, r0
   19a34:	4310      	orrs	r0, r2
   19a36:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   19a3a:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
   19a3e:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
   19a42:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
   19a46:	0fc0      	lsrs	r0, r0, #31
   19a48:	4770      	bx	lr
   19a4a:	bf00      	nop

00019a4c <_sbrk_r>:
   19a4c:	b538      	push	{r3, r4, r5, lr}
   19a4e:	f64c 4440 	movw	r4, #52288	; 0xcc40
   19a52:	f2c2 0400 	movt	r4, #8192	; 0x2000
   19a56:	4605      	mov	r5, r0
   19a58:	4608      	mov	r0, r1
   19a5a:	2300      	movs	r3, #0
   19a5c:	6023      	str	r3, [r4, #0]
   19a5e:	f7f0 fc37 	bl	a2d0 <_sbrk>
   19a62:	f1b0 3fff 	cmp.w	r0, #4294967295
   19a66:	d000      	beq.n	19a6a <_sbrk_r+0x1e>
   19a68:	bd38      	pop	{r3, r4, r5, pc}
   19a6a:	6823      	ldr	r3, [r4, #0]
   19a6c:	2b00      	cmp	r3, #0
   19a6e:	d0fb      	beq.n	19a68 <_sbrk_r+0x1c>
   19a70:	602b      	str	r3, [r5, #0]
   19a72:	bd38      	pop	{r3, r4, r5, pc}

00019a74 <strcmp>:
   19a74:	ea80 0201 	eor.w	r2, r0, r1
   19a78:	f012 0f03 	tst.w	r2, #3
   19a7c:	d13a      	bne.n	19af4 <strcmp_unaligned>
   19a7e:	f010 0203 	ands.w	r2, r0, #3
   19a82:	f020 0003 	bic.w	r0, r0, #3
   19a86:	f021 0103 	bic.w	r1, r1, #3
   19a8a:	f850 cb04 	ldr.w	ip, [r0], #4
   19a8e:	bf08      	it	eq
   19a90:	f851 3b04 	ldreq.w	r3, [r1], #4
   19a94:	d00d      	beq.n	19ab2 <strcmp+0x3e>
   19a96:	f082 0203 	eor.w	r2, r2, #3
   19a9a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   19a9e:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
   19aa2:	fa23 f202 	lsr.w	r2, r3, r2
   19aa6:	f851 3b04 	ldr.w	r3, [r1], #4
   19aaa:	ea4c 0c02 	orr.w	ip, ip, r2
   19aae:	ea43 0302 	orr.w	r3, r3, r2
   19ab2:	bf00      	nop
   19ab4:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
   19ab8:	459c      	cmp	ip, r3
   19aba:	bf01      	itttt	eq
   19abc:	ea22 020c 	biceq.w	r2, r2, ip
   19ac0:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
   19ac4:	f850 cb04 	ldreq.w	ip, [r0], #4
   19ac8:	f851 3b04 	ldreq.w	r3, [r1], #4
   19acc:	d0f2      	beq.n	19ab4 <strcmp+0x40>
   19ace:	ea4f 600c 	mov.w	r0, ip, lsl #24
   19ad2:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
   19ad6:	2801      	cmp	r0, #1
   19ad8:	bf28      	it	cs
   19ada:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
   19ade:	bf08      	it	eq
   19ae0:	0a1b      	lsreq	r3, r3, #8
   19ae2:	d0f4      	beq.n	19ace <strcmp+0x5a>
   19ae4:	f003 03ff 	and.w	r3, r3, #255	; 0xff
   19ae8:	ea4f 6010 	mov.w	r0, r0, lsr #24
   19aec:	eba0 0003 	sub.w	r0, r0, r3
   19af0:	4770      	bx	lr
   19af2:	bf00      	nop

00019af4 <strcmp_unaligned>:
   19af4:	f010 0f03 	tst.w	r0, #3
   19af8:	d00a      	beq.n	19b10 <strcmp_unaligned+0x1c>
   19afa:	f810 2b01 	ldrb.w	r2, [r0], #1
   19afe:	f811 3b01 	ldrb.w	r3, [r1], #1
   19b02:	2a01      	cmp	r2, #1
   19b04:	bf28      	it	cs
   19b06:	429a      	cmpcs	r2, r3
   19b08:	d0f4      	beq.n	19af4 <strcmp_unaligned>
   19b0a:	eba2 0003 	sub.w	r0, r2, r3
   19b0e:	4770      	bx	lr
   19b10:	f84d 5d04 	str.w	r5, [sp, #-4]!
   19b14:	f84d 4d04 	str.w	r4, [sp, #-4]!
   19b18:	f04f 0201 	mov.w	r2, #1
   19b1c:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
   19b20:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
   19b24:	f001 0c03 	and.w	ip, r1, #3
   19b28:	f021 0103 	bic.w	r1, r1, #3
   19b2c:	f850 4b04 	ldr.w	r4, [r0], #4
   19b30:	f851 5b04 	ldr.w	r5, [r1], #4
   19b34:	f1bc 0f02 	cmp.w	ip, #2
   19b38:	d026      	beq.n	19b88 <strcmp_unaligned+0x94>
   19b3a:	d84b      	bhi.n	19bd4 <strcmp_unaligned+0xe0>
   19b3c:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
   19b40:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
   19b44:	eba4 0302 	sub.w	r3, r4, r2
   19b48:	ea23 0304 	bic.w	r3, r3, r4
   19b4c:	d10d      	bne.n	19b6a <strcmp_unaligned+0x76>
   19b4e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
   19b52:	bf08      	it	eq
   19b54:	f851 5b04 	ldreq.w	r5, [r1], #4
   19b58:	d10a      	bne.n	19b70 <strcmp_unaligned+0x7c>
   19b5a:	ea8c 0c04 	eor.w	ip, ip, r4
   19b5e:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
   19b62:	d10c      	bne.n	19b7e <strcmp_unaligned+0x8a>
   19b64:	f850 4b04 	ldr.w	r4, [r0], #4
   19b68:	e7e8      	b.n	19b3c <strcmp_unaligned+0x48>
   19b6a:	ea4f 2515 	mov.w	r5, r5, lsr #8
   19b6e:	e05c      	b.n	19c2a <strcmp_unaligned+0x136>
   19b70:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
   19b74:	d152      	bne.n	19c1c <strcmp_unaligned+0x128>
   19b76:	780d      	ldrb	r5, [r1, #0]
   19b78:	ea4f 6c14 	mov.w	ip, r4, lsr #24
   19b7c:	e055      	b.n	19c2a <strcmp_unaligned+0x136>
   19b7e:	ea4f 6c14 	mov.w	ip, r4, lsr #24
   19b82:	f005 05ff 	and.w	r5, r5, #255	; 0xff
   19b86:	e050      	b.n	19c2a <strcmp_unaligned+0x136>
   19b88:	ea4f 4c04 	mov.w	ip, r4, lsl #16
   19b8c:	eba4 0302 	sub.w	r3, r4, r2
   19b90:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
   19b94:	ea23 0304 	bic.w	r3, r3, r4
   19b98:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
   19b9c:	d117      	bne.n	19bce <strcmp_unaligned+0xda>
   19b9e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
   19ba2:	bf08      	it	eq
   19ba4:	f851 5b04 	ldreq.w	r5, [r1], #4
   19ba8:	d107      	bne.n	19bba <strcmp_unaligned+0xc6>
   19baa:	ea8c 0c04 	eor.w	ip, ip, r4
   19bae:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
   19bb2:	d108      	bne.n	19bc6 <strcmp_unaligned+0xd2>
   19bb4:	f850 4b04 	ldr.w	r4, [r0], #4
   19bb8:	e7e6      	b.n	19b88 <strcmp_unaligned+0x94>
   19bba:	041b      	lsls	r3, r3, #16
   19bbc:	d12e      	bne.n	19c1c <strcmp_unaligned+0x128>
   19bbe:	880d      	ldrh	r5, [r1, #0]
   19bc0:	ea4f 4c14 	mov.w	ip, r4, lsr #16
   19bc4:	e031      	b.n	19c2a <strcmp_unaligned+0x136>
   19bc6:	ea4f 4505 	mov.w	r5, r5, lsl #16
   19bca:	ea4f 4c14 	mov.w	ip, r4, lsr #16
   19bce:	ea4f 4515 	mov.w	r5, r5, lsr #16
   19bd2:	e02a      	b.n	19c2a <strcmp_unaligned+0x136>
   19bd4:	f004 0cff 	and.w	ip, r4, #255	; 0xff
   19bd8:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
   19bdc:	eba4 0302 	sub.w	r3, r4, r2
   19be0:	ea23 0304 	bic.w	r3, r3, r4
   19be4:	d10d      	bne.n	19c02 <strcmp_unaligned+0x10e>
   19be6:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
   19bea:	bf08      	it	eq
   19bec:	f851 5b04 	ldreq.w	r5, [r1], #4
   19bf0:	d10a      	bne.n	19c08 <strcmp_unaligned+0x114>
   19bf2:	ea8c 0c04 	eor.w	ip, ip, r4
   19bf6:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
   19bfa:	d10a      	bne.n	19c12 <strcmp_unaligned+0x11e>
   19bfc:	f850 4b04 	ldr.w	r4, [r0], #4
   19c00:	e7e8      	b.n	19bd4 <strcmp_unaligned+0xe0>
   19c02:	ea4f 6515 	mov.w	r5, r5, lsr #24
   19c06:	e010      	b.n	19c2a <strcmp_unaligned+0x136>
   19c08:	f014 0fff 	tst.w	r4, #255	; 0xff
   19c0c:	d006      	beq.n	19c1c <strcmp_unaligned+0x128>
   19c0e:	f851 5b04 	ldr.w	r5, [r1], #4
   19c12:	ea4f 2c14 	mov.w	ip, r4, lsr #8
   19c16:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
   19c1a:	e006      	b.n	19c2a <strcmp_unaligned+0x136>
   19c1c:	f04f 0000 	mov.w	r0, #0
   19c20:	f85d 4b04 	ldr.w	r4, [sp], #4
   19c24:	f85d 5b04 	ldr.w	r5, [sp], #4
   19c28:	4770      	bx	lr
   19c2a:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
   19c2e:	f005 00ff 	and.w	r0, r5, #255	; 0xff
   19c32:	2801      	cmp	r0, #1
   19c34:	bf28      	it	cs
   19c36:	4290      	cmpcs	r0, r2
   19c38:	bf04      	itt	eq
   19c3a:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
   19c3e:	0a2d      	lsreq	r5, r5, #8
   19c40:	d0f3      	beq.n	19c2a <strcmp_unaligned+0x136>
   19c42:	eba2 0000 	sub.w	r0, r2, r0
   19c46:	f85d 4b04 	ldr.w	r4, [sp], #4
   19c4a:	f85d 5b04 	ldr.w	r5, [sp], #4
   19c4e:	4770      	bx	lr

00019c50 <_calloc_r>:
   19c50:	b538      	push	{r3, r4, r5, lr}
   19c52:	fb01 f102 	mul.w	r1, r1, r2
   19c56:	f7fe fcb5 	bl	185c4 <_malloc_r>
   19c5a:	4604      	mov	r4, r0
   19c5c:	b1f8      	cbz	r0, 19c9e <_calloc_r+0x4e>
   19c5e:	f850 2c04 	ldr.w	r2, [r0, #-4]
   19c62:	f022 0203 	bic.w	r2, r2, #3
   19c66:	3a04      	subs	r2, #4
   19c68:	2a24      	cmp	r2, #36	; 0x24
   19c6a:	d81a      	bhi.n	19ca2 <_calloc_r+0x52>
   19c6c:	2a13      	cmp	r2, #19
   19c6e:	4603      	mov	r3, r0
   19c70:	d90f      	bls.n	19c92 <_calloc_r+0x42>
   19c72:	2100      	movs	r1, #0
   19c74:	f840 1b04 	str.w	r1, [r0], #4
   19c78:	1d03      	adds	r3, r0, #4
   19c7a:	2a1b      	cmp	r2, #27
   19c7c:	6061      	str	r1, [r4, #4]
   19c7e:	d908      	bls.n	19c92 <_calloc_r+0x42>
   19c80:	1d1d      	adds	r5, r3, #4
   19c82:	6041      	str	r1, [r0, #4]
   19c84:	6059      	str	r1, [r3, #4]
   19c86:	1d2b      	adds	r3, r5, #4
   19c88:	2a24      	cmp	r2, #36	; 0x24
   19c8a:	bf02      	ittt	eq
   19c8c:	6069      	streq	r1, [r5, #4]
   19c8e:	6059      	streq	r1, [r3, #4]
   19c90:	3308      	addeq	r3, #8
   19c92:	461a      	mov	r2, r3
   19c94:	2100      	movs	r1, #0
   19c96:	f842 1b04 	str.w	r1, [r2], #4
   19c9a:	6059      	str	r1, [r3, #4]
   19c9c:	6051      	str	r1, [r2, #4]
   19c9e:	4620      	mov	r0, r4
   19ca0:	bd38      	pop	{r3, r4, r5, pc}
   19ca2:	2100      	movs	r1, #0
   19ca4:	f7fa ffc0 	bl	14c28 <memset>
   19ca8:	4620      	mov	r0, r4
   19caa:	bd38      	pop	{r3, r4, r5, pc}

00019cac <_wrapup_reent>:
   19cac:	b570      	push	{r4, r5, r6, lr}
   19cae:	4604      	mov	r4, r0
   19cb0:	b188      	cbz	r0, 19cd6 <_wrapup_reent+0x2a>
   19cb2:	f104 0248 	add.w	r2, r4, #72	; 0x48
   19cb6:	6853      	ldr	r3, [r2, #4]
   19cb8:	1e5d      	subs	r5, r3, #1
   19cba:	d407      	bmi.n	19ccc <_wrapup_reent+0x20>
   19cbc:	3302      	adds	r3, #2
   19cbe:	eb02 0683 	add.w	r6, r2, r3, lsl #2
   19cc2:	f856 3d04 	ldr.w	r3, [r6, #-4]!
   19cc6:	4798      	blx	r3
   19cc8:	3d01      	subs	r5, #1
   19cca:	d5fa      	bpl.n	19cc2 <_wrapup_reent+0x16>
   19ccc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   19cce:	b10b      	cbz	r3, 19cd4 <_wrapup_reent+0x28>
   19cd0:	4620      	mov	r0, r4
   19cd2:	4798      	blx	r3
   19cd4:	bd70      	pop	{r4, r5, r6, pc}
   19cd6:	f240 03cc 	movw	r3, #204	; 0xcc
   19cda:	f2c2 0300 	movt	r3, #8192	; 0x2000
   19cde:	681c      	ldr	r4, [r3, #0]
   19ce0:	e7e7      	b.n	19cb2 <_wrapup_reent+0x6>
   19ce2:	bf00      	nop

00019ce4 <cleanup_glue>:
   19ce4:	b570      	push	{r4, r5, r6, lr}
   19ce6:	460c      	mov	r4, r1
   19ce8:	6809      	ldr	r1, [r1, #0]
   19cea:	4605      	mov	r5, r0
   19cec:	b109      	cbz	r1, 19cf2 <cleanup_glue+0xe>
   19cee:	f7ff fff9 	bl	19ce4 <cleanup_glue>
   19cf2:	4628      	mov	r0, r5
   19cf4:	4621      	mov	r1, r4
   19cf6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   19cfa:	f7fe bb39 	b.w	18370 <_free_r>
   19cfe:	bf00      	nop

00019d00 <_reclaim_reent>:
   19d00:	f240 03cc 	movw	r3, #204	; 0xcc
   19d04:	f2c2 0300 	movt	r3, #8192	; 0x2000
   19d08:	b570      	push	{r4, r5, r6, lr}
   19d0a:	681b      	ldr	r3, [r3, #0]
   19d0c:	4605      	mov	r5, r0
   19d0e:	4298      	cmp	r0, r3
   19d10:	d046      	beq.n	19da0 <_reclaim_reent+0xa0>
   19d12:	6a43      	ldr	r3, [r0, #36]	; 0x24
   19d14:	4619      	mov	r1, r3
   19d16:	b1bb      	cbz	r3, 19d48 <_reclaim_reent+0x48>
   19d18:	68da      	ldr	r2, [r3, #12]
   19d1a:	b1aa      	cbz	r2, 19d48 <_reclaim_reent+0x48>
   19d1c:	2600      	movs	r6, #0
   19d1e:	5991      	ldr	r1, [r2, r6]
   19d20:	b141      	cbz	r1, 19d34 <_reclaim_reent+0x34>
   19d22:	680c      	ldr	r4, [r1, #0]
   19d24:	4628      	mov	r0, r5
   19d26:	f7fe fb23 	bl	18370 <_free_r>
   19d2a:	4621      	mov	r1, r4
   19d2c:	2c00      	cmp	r4, #0
   19d2e:	d1f8      	bne.n	19d22 <_reclaim_reent+0x22>
   19d30:	6a6b      	ldr	r3, [r5, #36]	; 0x24
   19d32:	68da      	ldr	r2, [r3, #12]
   19d34:	3604      	adds	r6, #4
   19d36:	2e3c      	cmp	r6, #60	; 0x3c
   19d38:	d001      	beq.n	19d3e <_reclaim_reent+0x3e>
   19d3a:	68da      	ldr	r2, [r3, #12]
   19d3c:	e7ef      	b.n	19d1e <_reclaim_reent+0x1e>
   19d3e:	4611      	mov	r1, r2
   19d40:	4628      	mov	r0, r5
   19d42:	f7fe fb15 	bl	18370 <_free_r>
   19d46:	6a69      	ldr	r1, [r5, #36]	; 0x24
   19d48:	6809      	ldr	r1, [r1, #0]
   19d4a:	b111      	cbz	r1, 19d52 <_reclaim_reent+0x52>
   19d4c:	4628      	mov	r0, r5
   19d4e:	f7fe fb0f 	bl	18370 <_free_r>
   19d52:	6969      	ldr	r1, [r5, #20]
   19d54:	b111      	cbz	r1, 19d5c <_reclaim_reent+0x5c>
   19d56:	4628      	mov	r0, r5
   19d58:	f7fe fb0a 	bl	18370 <_free_r>
   19d5c:	6a69      	ldr	r1, [r5, #36]	; 0x24
   19d5e:	b111      	cbz	r1, 19d66 <_reclaim_reent+0x66>
   19d60:	4628      	mov	r0, r5
   19d62:	f7fe fb05 	bl	18370 <_free_r>
   19d66:	6ba9      	ldr	r1, [r5, #56]	; 0x38
   19d68:	b111      	cbz	r1, 19d70 <_reclaim_reent+0x70>
   19d6a:	4628      	mov	r0, r5
   19d6c:	f7fe fb00 	bl	18370 <_free_r>
   19d70:	6be9      	ldr	r1, [r5, #60]	; 0x3c
   19d72:	b111      	cbz	r1, 19d7a <_reclaim_reent+0x7a>
   19d74:	4628      	mov	r0, r5
   19d76:	f7fe fafb 	bl	18370 <_free_r>
   19d7a:	6c29      	ldr	r1, [r5, #64]	; 0x40
   19d7c:	b111      	cbz	r1, 19d84 <_reclaim_reent+0x84>
   19d7e:	4628      	mov	r0, r5
   19d80:	f7fe faf6 	bl	18370 <_free_r>
   19d84:	6cab      	ldr	r3, [r5, #72]	; 0x48
   19d86:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
   19d8a:	b111      	cbz	r1, 19d92 <_reclaim_reent+0x92>
   19d8c:	4628      	mov	r0, r5
   19d8e:	f7fe faef 	bl	18370 <_free_r>
   19d92:	6b69      	ldr	r1, [r5, #52]	; 0x34
   19d94:	b111      	cbz	r1, 19d9c <_reclaim_reent+0x9c>
   19d96:	4628      	mov	r0, r5
   19d98:	f7fe faea 	bl	18370 <_free_r>
   19d9c:	69ab      	ldr	r3, [r5, #24]
   19d9e:	b903      	cbnz	r3, 19da2 <_reclaim_reent+0xa2>
   19da0:	bd70      	pop	{r4, r5, r6, pc}
   19da2:	6aab      	ldr	r3, [r5, #40]	; 0x28
   19da4:	4628      	mov	r0, r5
   19da6:	4798      	blx	r3
   19da8:	f8d5 10d8 	ldr.w	r1, [r5, #216]	; 0xd8
   19dac:	2900      	cmp	r1, #0
   19dae:	d0f7      	beq.n	19da0 <_reclaim_reent+0xa0>
   19db0:	4628      	mov	r0, r5
   19db2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   19db6:	e795      	b.n	19ce4 <cleanup_glue>

00019db8 <__aeabi_uidiv>:
   19db8:	1e4a      	subs	r2, r1, #1
   19dba:	bf08      	it	eq
   19dbc:	4770      	bxeq	lr
   19dbe:	f0c0 8124 	bcc.w	1a00a <__aeabi_uidiv+0x252>
   19dc2:	4288      	cmp	r0, r1
   19dc4:	f240 8116 	bls.w	19ff4 <__aeabi_uidiv+0x23c>
   19dc8:	4211      	tst	r1, r2
   19dca:	f000 8117 	beq.w	19ffc <__aeabi_uidiv+0x244>
   19dce:	fab0 f380 	clz	r3, r0
   19dd2:	fab1 f281 	clz	r2, r1
   19dd6:	eba2 0303 	sub.w	r3, r2, r3
   19dda:	f1c3 031f 	rsb	r3, r3, #31
   19dde:	a204      	add	r2, pc, #16	; (adr r2, 19df0 <__aeabi_uidiv+0x38>)
   19de0:	eb02 1303 	add.w	r3, r2, r3, lsl #4
   19de4:	f04f 0200 	mov.w	r2, #0
   19de8:	469f      	mov	pc, r3
   19dea:	bf00      	nop
   19dec:	f3af 8000 	nop.w
   19df0:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
   19df4:	bf00      	nop
   19df6:	eb42 0202 	adc.w	r2, r2, r2
   19dfa:	bf28      	it	cs
   19dfc:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
   19e00:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
   19e04:	bf00      	nop
   19e06:	eb42 0202 	adc.w	r2, r2, r2
   19e0a:	bf28      	it	cs
   19e0c:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
   19e10:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
   19e14:	bf00      	nop
   19e16:	eb42 0202 	adc.w	r2, r2, r2
   19e1a:	bf28      	it	cs
   19e1c:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
   19e20:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
   19e24:	bf00      	nop
   19e26:	eb42 0202 	adc.w	r2, r2, r2
   19e2a:	bf28      	it	cs
   19e2c:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
   19e30:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
   19e34:	bf00      	nop
   19e36:	eb42 0202 	adc.w	r2, r2, r2
   19e3a:	bf28      	it	cs
   19e3c:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
   19e40:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
   19e44:	bf00      	nop
   19e46:	eb42 0202 	adc.w	r2, r2, r2
   19e4a:	bf28      	it	cs
   19e4c:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
   19e50:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
   19e54:	bf00      	nop
   19e56:	eb42 0202 	adc.w	r2, r2, r2
   19e5a:	bf28      	it	cs
   19e5c:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
   19e60:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
   19e64:	bf00      	nop
   19e66:	eb42 0202 	adc.w	r2, r2, r2
   19e6a:	bf28      	it	cs
   19e6c:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
   19e70:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
   19e74:	bf00      	nop
   19e76:	eb42 0202 	adc.w	r2, r2, r2
   19e7a:	bf28      	it	cs
   19e7c:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
   19e80:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
   19e84:	bf00      	nop
   19e86:	eb42 0202 	adc.w	r2, r2, r2
   19e8a:	bf28      	it	cs
   19e8c:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
   19e90:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
   19e94:	bf00      	nop
   19e96:	eb42 0202 	adc.w	r2, r2, r2
   19e9a:	bf28      	it	cs
   19e9c:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
   19ea0:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
   19ea4:	bf00      	nop
   19ea6:	eb42 0202 	adc.w	r2, r2, r2
   19eaa:	bf28      	it	cs
   19eac:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
   19eb0:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
   19eb4:	bf00      	nop
   19eb6:	eb42 0202 	adc.w	r2, r2, r2
   19eba:	bf28      	it	cs
   19ebc:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
   19ec0:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
   19ec4:	bf00      	nop
   19ec6:	eb42 0202 	adc.w	r2, r2, r2
   19eca:	bf28      	it	cs
   19ecc:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
   19ed0:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
   19ed4:	bf00      	nop
   19ed6:	eb42 0202 	adc.w	r2, r2, r2
   19eda:	bf28      	it	cs
   19edc:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
   19ee0:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
   19ee4:	bf00      	nop
   19ee6:	eb42 0202 	adc.w	r2, r2, r2
   19eea:	bf28      	it	cs
   19eec:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
   19ef0:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
   19ef4:	bf00      	nop
   19ef6:	eb42 0202 	adc.w	r2, r2, r2
   19efa:	bf28      	it	cs
   19efc:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
   19f00:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
   19f04:	bf00      	nop
   19f06:	eb42 0202 	adc.w	r2, r2, r2
   19f0a:	bf28      	it	cs
   19f0c:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
   19f10:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
   19f14:	bf00      	nop
   19f16:	eb42 0202 	adc.w	r2, r2, r2
   19f1a:	bf28      	it	cs
   19f1c:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
   19f20:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
   19f24:	bf00      	nop
   19f26:	eb42 0202 	adc.w	r2, r2, r2
   19f2a:	bf28      	it	cs
   19f2c:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
   19f30:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
   19f34:	bf00      	nop
   19f36:	eb42 0202 	adc.w	r2, r2, r2
   19f3a:	bf28      	it	cs
   19f3c:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
   19f40:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
   19f44:	bf00      	nop
   19f46:	eb42 0202 	adc.w	r2, r2, r2
   19f4a:	bf28      	it	cs
   19f4c:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
   19f50:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
   19f54:	bf00      	nop
   19f56:	eb42 0202 	adc.w	r2, r2, r2
   19f5a:	bf28      	it	cs
   19f5c:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
   19f60:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
   19f64:	bf00      	nop
   19f66:	eb42 0202 	adc.w	r2, r2, r2
   19f6a:	bf28      	it	cs
   19f6c:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
   19f70:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
   19f74:	bf00      	nop
   19f76:	eb42 0202 	adc.w	r2, r2, r2
   19f7a:	bf28      	it	cs
   19f7c:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
   19f80:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
   19f84:	bf00      	nop
   19f86:	eb42 0202 	adc.w	r2, r2, r2
   19f8a:	bf28      	it	cs
   19f8c:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
   19f90:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
   19f94:	bf00      	nop
   19f96:	eb42 0202 	adc.w	r2, r2, r2
   19f9a:	bf28      	it	cs
   19f9c:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
   19fa0:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
   19fa4:	bf00      	nop
   19fa6:	eb42 0202 	adc.w	r2, r2, r2
   19faa:	bf28      	it	cs
   19fac:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
   19fb0:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
   19fb4:	bf00      	nop
   19fb6:	eb42 0202 	adc.w	r2, r2, r2
   19fba:	bf28      	it	cs
   19fbc:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
   19fc0:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
   19fc4:	bf00      	nop
   19fc6:	eb42 0202 	adc.w	r2, r2, r2
   19fca:	bf28      	it	cs
   19fcc:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
   19fd0:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
   19fd4:	bf00      	nop
   19fd6:	eb42 0202 	adc.w	r2, r2, r2
   19fda:	bf28      	it	cs
   19fdc:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
   19fe0:	ebb0 0f01 	cmp.w	r0, r1
   19fe4:	bf00      	nop
   19fe6:	eb42 0202 	adc.w	r2, r2, r2
   19fea:	bf28      	it	cs
   19fec:	eba0 0001 	subcs.w	r0, r0, r1
   19ff0:	4610      	mov	r0, r2
   19ff2:	4770      	bx	lr
   19ff4:	bf0c      	ite	eq
   19ff6:	2001      	moveq	r0, #1
   19ff8:	2000      	movne	r0, #0
   19ffa:	4770      	bx	lr
   19ffc:	fab1 f281 	clz	r2, r1
   1a000:	f1c2 021f 	rsb	r2, r2, #31
   1a004:	fa20 f002 	lsr.w	r0, r0, r2
   1a008:	4770      	bx	lr
   1a00a:	b108      	cbz	r0, 1a010 <__aeabi_uidiv+0x258>
   1a00c:	f04f 30ff 	mov.w	r0, #4294967295
   1a010:	f000 b80e 	b.w	1a030 <__aeabi_idiv0>

0001a014 <__aeabi_uidivmod>:
   1a014:	2900      	cmp	r1, #0
   1a016:	d0f8      	beq.n	1a00a <__aeabi_uidiv+0x252>
   1a018:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
   1a01c:	f7ff fecc 	bl	19db8 <__aeabi_uidiv>
   1a020:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
   1a024:	fb02 f300 	mul.w	r3, r2, r0
   1a028:	eba1 0103 	sub.w	r1, r1, r3
   1a02c:	4770      	bx	lr
   1a02e:	bf00      	nop

0001a030 <__aeabi_idiv0>:
   1a030:	4770      	bx	lr
   1a032:	bf00      	nop

0001a034 <__gedf2>:
   1a034:	f04f 3cff 	mov.w	ip, #4294967295
   1a038:	e006      	b.n	1a048 <__cmpdf2+0x4>
   1a03a:	bf00      	nop

0001a03c <__ledf2>:
   1a03c:	f04f 0c01 	mov.w	ip, #1
   1a040:	e002      	b.n	1a048 <__cmpdf2+0x4>
   1a042:	bf00      	nop

0001a044 <__cmpdf2>:
   1a044:	f04f 0c01 	mov.w	ip, #1
   1a048:	f84d cd04 	str.w	ip, [sp, #-4]!
   1a04c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   1a050:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   1a054:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   1a058:	bf18      	it	ne
   1a05a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   1a05e:	d01b      	beq.n	1a098 <__cmpdf2+0x54>
   1a060:	b001      	add	sp, #4
   1a062:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   1a066:	bf0c      	ite	eq
   1a068:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   1a06c:	ea91 0f03 	teqne	r1, r3
   1a070:	bf02      	ittt	eq
   1a072:	ea90 0f02 	teqeq	r0, r2
   1a076:	2000      	moveq	r0, #0
   1a078:	4770      	bxeq	lr
   1a07a:	f110 0f00 	cmn.w	r0, #0
   1a07e:	ea91 0f03 	teq	r1, r3
   1a082:	bf58      	it	pl
   1a084:	4299      	cmppl	r1, r3
   1a086:	bf08      	it	eq
   1a088:	4290      	cmpeq	r0, r2
   1a08a:	bf2c      	ite	cs
   1a08c:	17d8      	asrcs	r0, r3, #31
   1a08e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   1a092:	f040 0001 	orr.w	r0, r0, #1
   1a096:	4770      	bx	lr
   1a098:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   1a09c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   1a0a0:	d102      	bne.n	1a0a8 <__cmpdf2+0x64>
   1a0a2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   1a0a6:	d107      	bne.n	1a0b8 <__cmpdf2+0x74>
   1a0a8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   1a0ac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   1a0b0:	d1d6      	bne.n	1a060 <__cmpdf2+0x1c>
   1a0b2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   1a0b6:	d0d3      	beq.n	1a060 <__cmpdf2+0x1c>
   1a0b8:	f85d 0b04 	ldr.w	r0, [sp], #4
   1a0bc:	4770      	bx	lr
   1a0be:	bf00      	nop

0001a0c0 <__aeabi_cdrcmple>:
   1a0c0:	4684      	mov	ip, r0
   1a0c2:	4610      	mov	r0, r2
   1a0c4:	4662      	mov	r2, ip
   1a0c6:	468c      	mov	ip, r1
   1a0c8:	4619      	mov	r1, r3
   1a0ca:	4663      	mov	r3, ip
   1a0cc:	e000      	b.n	1a0d0 <__aeabi_cdcmpeq>
   1a0ce:	bf00      	nop

0001a0d0 <__aeabi_cdcmpeq>:
   1a0d0:	b501      	push	{r0, lr}
   1a0d2:	f7ff ffb7 	bl	1a044 <__cmpdf2>
   1a0d6:	2800      	cmp	r0, #0
   1a0d8:	bf48      	it	mi
   1a0da:	f110 0f00 	cmnmi.w	r0, #0
   1a0de:	bd01      	pop	{r0, pc}

0001a0e0 <__aeabi_dcmpeq>:
   1a0e0:	f84d ed08 	str.w	lr, [sp, #-8]!
   1a0e4:	f7ff fff4 	bl	1a0d0 <__aeabi_cdcmpeq>
   1a0e8:	bf0c      	ite	eq
   1a0ea:	2001      	moveq	r0, #1
   1a0ec:	2000      	movne	r0, #0
   1a0ee:	f85d fb08 	ldr.w	pc, [sp], #8
   1a0f2:	bf00      	nop

0001a0f4 <__aeabi_dcmplt>:
   1a0f4:	f84d ed08 	str.w	lr, [sp, #-8]!
   1a0f8:	f7ff ffea 	bl	1a0d0 <__aeabi_cdcmpeq>
   1a0fc:	bf34      	ite	cc
   1a0fe:	2001      	movcc	r0, #1
   1a100:	2000      	movcs	r0, #0
   1a102:	f85d fb08 	ldr.w	pc, [sp], #8
   1a106:	bf00      	nop

0001a108 <__aeabi_dcmple>:
   1a108:	f84d ed08 	str.w	lr, [sp, #-8]!
   1a10c:	f7ff ffe0 	bl	1a0d0 <__aeabi_cdcmpeq>
   1a110:	bf94      	ite	ls
   1a112:	2001      	movls	r0, #1
   1a114:	2000      	movhi	r0, #0
   1a116:	f85d fb08 	ldr.w	pc, [sp], #8
   1a11a:	bf00      	nop

0001a11c <__aeabi_dcmpge>:
   1a11c:	f84d ed08 	str.w	lr, [sp, #-8]!
   1a120:	f7ff ffce 	bl	1a0c0 <__aeabi_cdrcmple>
   1a124:	bf94      	ite	ls
   1a126:	2001      	movls	r0, #1
   1a128:	2000      	movhi	r0, #0
   1a12a:	f85d fb08 	ldr.w	pc, [sp], #8
   1a12e:	bf00      	nop

0001a130 <__aeabi_dcmpgt>:
   1a130:	f84d ed08 	str.w	lr, [sp, #-8]!
   1a134:	f7ff ffc4 	bl	1a0c0 <__aeabi_cdrcmple>
   1a138:	bf34      	ite	cc
   1a13a:	2001      	movcc	r0, #1
   1a13c:	2000      	movcs	r0, #0
   1a13e:	f85d fb08 	ldr.w	pc, [sp], #8
   1a142:	bf00      	nop

0001a144 <__aeabi_d2iz>:
   1a144:	ea4f 0241 	mov.w	r2, r1, lsl #1
   1a148:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   1a14c:	d215      	bcs.n	1a17a <__aeabi_d2iz+0x36>
   1a14e:	d511      	bpl.n	1a174 <__aeabi_d2iz+0x30>
   1a150:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   1a154:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   1a158:	d912      	bls.n	1a180 <__aeabi_d2iz+0x3c>
   1a15a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   1a15e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   1a162:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   1a166:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   1a16a:	fa23 f002 	lsr.w	r0, r3, r2
   1a16e:	bf18      	it	ne
   1a170:	4240      	negne	r0, r0
   1a172:	4770      	bx	lr
   1a174:	f04f 0000 	mov.w	r0, #0
   1a178:	4770      	bx	lr
   1a17a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   1a17e:	d105      	bne.n	1a18c <__aeabi_d2iz+0x48>
   1a180:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   1a184:	bf08      	it	eq
   1a186:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   1a18a:	4770      	bx	lr
   1a18c:	f04f 0000 	mov.w	r0, #0
   1a190:	4770      	bx	lr
   1a192:	bf00      	nop

0001a194 <__aeabi_uldivmod>:
   1a194:	b94b      	cbnz	r3, 1a1aa <__aeabi_uldivmod+0x16>
   1a196:	b942      	cbnz	r2, 1a1aa <__aeabi_uldivmod+0x16>
   1a198:	2900      	cmp	r1, #0
   1a19a:	bf08      	it	eq
   1a19c:	2800      	cmpeq	r0, #0
   1a19e:	d002      	beq.n	1a1a6 <__aeabi_uldivmod+0x12>
   1a1a0:	f04f 31ff 	mov.w	r1, #4294967295
   1a1a4:	4608      	mov	r0, r1
   1a1a6:	f7ff bf43 	b.w	1a030 <__aeabi_idiv0>
   1a1aa:	b082      	sub	sp, #8
   1a1ac:	46ec      	mov	ip, sp
   1a1ae:	e92d 5000 	stmdb	sp!, {ip, lr}
   1a1b2:	f000 f805 	bl	1a1c0 <__gnu_uldivmod_helper>
   1a1b6:	f8dd e004 	ldr.w	lr, [sp, #4]
   1a1ba:	b002      	add	sp, #8
   1a1bc:	bc0c      	pop	{r2, r3}
   1a1be:	4770      	bx	lr

0001a1c0 <__gnu_uldivmod_helper>:
   1a1c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1a1c2:	4614      	mov	r4, r2
   1a1c4:	461d      	mov	r5, r3
   1a1c6:	4606      	mov	r6, r0
   1a1c8:	460f      	mov	r7, r1
   1a1ca:	f000 f9d7 	bl	1a57c <__udivdi3>
   1a1ce:	fb00 f505 	mul.w	r5, r0, r5
   1a1d2:	fba0 2304 	umull	r2, r3, r0, r4
   1a1d6:	fb04 5401 	mla	r4, r4, r1, r5
   1a1da:	18e3      	adds	r3, r4, r3
   1a1dc:	1ab6      	subs	r6, r6, r2
   1a1de:	eb67 0703 	sbc.w	r7, r7, r3
   1a1e2:	9b06      	ldr	r3, [sp, #24]
   1a1e4:	e9c3 6700 	strd	r6, r7, [r3]
   1a1e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1a1ea:	bf00      	nop

0001a1ec <__gnu_ldivmod_helper>:
   1a1ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1a1ee:	4614      	mov	r4, r2
   1a1f0:	461d      	mov	r5, r3
   1a1f2:	4606      	mov	r6, r0
   1a1f4:	460f      	mov	r7, r1
   1a1f6:	f000 f80f 	bl	1a218 <__divdi3>
   1a1fa:	fb00 f505 	mul.w	r5, r0, r5
   1a1fe:	fba0 2304 	umull	r2, r3, r0, r4
   1a202:	fb04 5401 	mla	r4, r4, r1, r5
   1a206:	18e3      	adds	r3, r4, r3
   1a208:	1ab6      	subs	r6, r6, r2
   1a20a:	eb67 0703 	sbc.w	r7, r7, r3
   1a20e:	9b06      	ldr	r3, [sp, #24]
   1a210:	e9c3 6700 	strd	r6, r7, [r3]
   1a214:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1a216:	bf00      	nop

0001a218 <__divdi3>:
   1a218:	2900      	cmp	r1, #0
   1a21a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a21e:	b085      	sub	sp, #20
   1a220:	f2c0 80c8 	blt.w	1a3b4 <__divdi3+0x19c>
   1a224:	2600      	movs	r6, #0
   1a226:	2b00      	cmp	r3, #0
   1a228:	f2c0 80bf 	blt.w	1a3aa <__divdi3+0x192>
   1a22c:	4689      	mov	r9, r1
   1a22e:	4614      	mov	r4, r2
   1a230:	4605      	mov	r5, r0
   1a232:	469b      	mov	fp, r3
   1a234:	2b00      	cmp	r3, #0
   1a236:	d14a      	bne.n	1a2ce <__divdi3+0xb6>
   1a238:	428a      	cmp	r2, r1
   1a23a:	d957      	bls.n	1a2ec <__divdi3+0xd4>
   1a23c:	fab2 f382 	clz	r3, r2
   1a240:	b153      	cbz	r3, 1a258 <__divdi3+0x40>
   1a242:	f1c3 0020 	rsb	r0, r3, #32
   1a246:	fa01 f903 	lsl.w	r9, r1, r3
   1a24a:	fa25 f800 	lsr.w	r8, r5, r0
   1a24e:	fa12 f403 	lsls.w	r4, r2, r3
   1a252:	409d      	lsls	r5, r3
   1a254:	ea48 0909 	orr.w	r9, r8, r9
   1a258:	0c27      	lsrs	r7, r4, #16
   1a25a:	4648      	mov	r0, r9
   1a25c:	4639      	mov	r1, r7
   1a25e:	fa1f fb84 	uxth.w	fp, r4
   1a262:	f7ff fda9 	bl	19db8 <__aeabi_uidiv>
   1a266:	4639      	mov	r1, r7
   1a268:	4682      	mov	sl, r0
   1a26a:	4648      	mov	r0, r9
   1a26c:	f7ff fed2 	bl	1a014 <__aeabi_uidivmod>
   1a270:	0c2a      	lsrs	r2, r5, #16
   1a272:	fb0b f30a 	mul.w	r3, fp, sl
   1a276:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
   1a27a:	454b      	cmp	r3, r9
   1a27c:	d909      	bls.n	1a292 <__divdi3+0x7a>
   1a27e:	eb19 0904 	adds.w	r9, r9, r4
   1a282:	f10a 3aff 	add.w	sl, sl, #4294967295
   1a286:	d204      	bcs.n	1a292 <__divdi3+0x7a>
   1a288:	454b      	cmp	r3, r9
   1a28a:	bf84      	itt	hi
   1a28c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
   1a290:	44a1      	addhi	r9, r4
   1a292:	ebc3 0909 	rsb	r9, r3, r9
   1a296:	4639      	mov	r1, r7
   1a298:	4648      	mov	r0, r9
   1a29a:	b2ad      	uxth	r5, r5
   1a29c:	f7ff fd8c 	bl	19db8 <__aeabi_uidiv>
   1a2a0:	4639      	mov	r1, r7
   1a2a2:	4680      	mov	r8, r0
   1a2a4:	4648      	mov	r0, r9
   1a2a6:	f7ff feb5 	bl	1a014 <__aeabi_uidivmod>
   1a2aa:	fb0b fb08 	mul.w	fp, fp, r8
   1a2ae:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   1a2b2:	45ab      	cmp	fp, r5
   1a2b4:	d907      	bls.n	1a2c6 <__divdi3+0xae>
   1a2b6:	192d      	adds	r5, r5, r4
   1a2b8:	f108 38ff 	add.w	r8, r8, #4294967295
   1a2bc:	d203      	bcs.n	1a2c6 <__divdi3+0xae>
   1a2be:	45ab      	cmp	fp, r5
   1a2c0:	bf88      	it	hi
   1a2c2:	f108 38ff 	addhi.w	r8, r8, #4294967295
   1a2c6:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
   1a2ca:	2700      	movs	r7, #0
   1a2cc:	e003      	b.n	1a2d6 <__divdi3+0xbe>
   1a2ce:	428b      	cmp	r3, r1
   1a2d0:	d957      	bls.n	1a382 <__divdi3+0x16a>
   1a2d2:	2700      	movs	r7, #0
   1a2d4:	46b8      	mov	r8, r7
   1a2d6:	4642      	mov	r2, r8
   1a2d8:	463b      	mov	r3, r7
   1a2da:	b116      	cbz	r6, 1a2e2 <__divdi3+0xca>
   1a2dc:	4252      	negs	r2, r2
   1a2de:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   1a2e2:	4619      	mov	r1, r3
   1a2e4:	4610      	mov	r0, r2
   1a2e6:	b005      	add	sp, #20
   1a2e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a2ec:	b922      	cbnz	r2, 1a2f8 <__divdi3+0xe0>
   1a2ee:	4611      	mov	r1, r2
   1a2f0:	2001      	movs	r0, #1
   1a2f2:	f7ff fd61 	bl	19db8 <__aeabi_uidiv>
   1a2f6:	4604      	mov	r4, r0
   1a2f8:	fab4 f884 	clz	r8, r4
   1a2fc:	f1b8 0f00 	cmp.w	r8, #0
   1a300:	d15e      	bne.n	1a3c0 <__divdi3+0x1a8>
   1a302:	ebc4 0809 	rsb	r8, r4, r9
   1a306:	0c27      	lsrs	r7, r4, #16
   1a308:	fa1f f984 	uxth.w	r9, r4
   1a30c:	2101      	movs	r1, #1
   1a30e:	9102      	str	r1, [sp, #8]
   1a310:	4639      	mov	r1, r7
   1a312:	4640      	mov	r0, r8
   1a314:	f7ff fd50 	bl	19db8 <__aeabi_uidiv>
   1a318:	4639      	mov	r1, r7
   1a31a:	4682      	mov	sl, r0
   1a31c:	4640      	mov	r0, r8
   1a31e:	f7ff fe79 	bl	1a014 <__aeabi_uidivmod>
   1a322:	ea4f 4815 	mov.w	r8, r5, lsr #16
   1a326:	fb09 f30a 	mul.w	r3, r9, sl
   1a32a:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
   1a32e:	455b      	cmp	r3, fp
   1a330:	d909      	bls.n	1a346 <__divdi3+0x12e>
   1a332:	eb1b 0b04 	adds.w	fp, fp, r4
   1a336:	f10a 3aff 	add.w	sl, sl, #4294967295
   1a33a:	d204      	bcs.n	1a346 <__divdi3+0x12e>
   1a33c:	455b      	cmp	r3, fp
   1a33e:	bf84      	itt	hi
   1a340:	f10a 3aff 	addhi.w	sl, sl, #4294967295
   1a344:	44a3      	addhi	fp, r4
   1a346:	ebc3 0b0b 	rsb	fp, r3, fp
   1a34a:	4639      	mov	r1, r7
   1a34c:	4658      	mov	r0, fp
   1a34e:	b2ad      	uxth	r5, r5
   1a350:	f7ff fd32 	bl	19db8 <__aeabi_uidiv>
   1a354:	4639      	mov	r1, r7
   1a356:	4680      	mov	r8, r0
   1a358:	4658      	mov	r0, fp
   1a35a:	f7ff fe5b 	bl	1a014 <__aeabi_uidivmod>
   1a35e:	fb09 f908 	mul.w	r9, r9, r8
   1a362:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   1a366:	45a9      	cmp	r9, r5
   1a368:	d907      	bls.n	1a37a <__divdi3+0x162>
   1a36a:	192d      	adds	r5, r5, r4
   1a36c:	f108 38ff 	add.w	r8, r8, #4294967295
   1a370:	d203      	bcs.n	1a37a <__divdi3+0x162>
   1a372:	45a9      	cmp	r9, r5
   1a374:	bf88      	it	hi
   1a376:	f108 38ff 	addhi.w	r8, r8, #4294967295
   1a37a:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
   1a37e:	9f02      	ldr	r7, [sp, #8]
   1a380:	e7a9      	b.n	1a2d6 <__divdi3+0xbe>
   1a382:	fab3 f783 	clz	r7, r3
   1a386:	2f00      	cmp	r7, #0
   1a388:	d168      	bne.n	1a45c <__divdi3+0x244>
   1a38a:	428b      	cmp	r3, r1
   1a38c:	bf2c      	ite	cs
   1a38e:	f04f 0900 	movcs.w	r9, #0
   1a392:	f04f 0901 	movcc.w	r9, #1
   1a396:	4282      	cmp	r2, r0
   1a398:	bf8c      	ite	hi
   1a39a:	464c      	movhi	r4, r9
   1a39c:	f049 0401 	orrls.w	r4, r9, #1
   1a3a0:	2c00      	cmp	r4, #0
   1a3a2:	d096      	beq.n	1a2d2 <__divdi3+0xba>
   1a3a4:	f04f 0801 	mov.w	r8, #1
   1a3a8:	e795      	b.n	1a2d6 <__divdi3+0xbe>
   1a3aa:	4252      	negs	r2, r2
   1a3ac:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   1a3b0:	43f6      	mvns	r6, r6
   1a3b2:	e73b      	b.n	1a22c <__divdi3+0x14>
   1a3b4:	4240      	negs	r0, r0
   1a3b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   1a3ba:	f04f 36ff 	mov.w	r6, #4294967295
   1a3be:	e732      	b.n	1a226 <__divdi3+0xe>
   1a3c0:	fa04 f408 	lsl.w	r4, r4, r8
   1a3c4:	f1c8 0720 	rsb	r7, r8, #32
   1a3c8:	fa35 f307 	lsrs.w	r3, r5, r7
   1a3cc:	fa29 fa07 	lsr.w	sl, r9, r7
   1a3d0:	0c27      	lsrs	r7, r4, #16
   1a3d2:	fa09 fb08 	lsl.w	fp, r9, r8
   1a3d6:	4639      	mov	r1, r7
   1a3d8:	4650      	mov	r0, sl
   1a3da:	ea43 020b 	orr.w	r2, r3, fp
   1a3de:	9202      	str	r2, [sp, #8]
   1a3e0:	f7ff fcea 	bl	19db8 <__aeabi_uidiv>
   1a3e4:	4639      	mov	r1, r7
   1a3e6:	fa1f f984 	uxth.w	r9, r4
   1a3ea:	4683      	mov	fp, r0
   1a3ec:	4650      	mov	r0, sl
   1a3ee:	f7ff fe11 	bl	1a014 <__aeabi_uidivmod>
   1a3f2:	9802      	ldr	r0, [sp, #8]
   1a3f4:	fb09 f20b 	mul.w	r2, r9, fp
   1a3f8:	0c03      	lsrs	r3, r0, #16
   1a3fa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
   1a3fe:	429a      	cmp	r2, r3
   1a400:	d904      	bls.n	1a40c <__divdi3+0x1f4>
   1a402:	191b      	adds	r3, r3, r4
   1a404:	f10b 3bff 	add.w	fp, fp, #4294967295
   1a408:	f0c0 80b1 	bcc.w	1a56e <__divdi3+0x356>
   1a40c:	1a9b      	subs	r3, r3, r2
   1a40e:	4639      	mov	r1, r7
   1a410:	4618      	mov	r0, r3
   1a412:	9301      	str	r3, [sp, #4]
   1a414:	f7ff fcd0 	bl	19db8 <__aeabi_uidiv>
   1a418:	9901      	ldr	r1, [sp, #4]
   1a41a:	4682      	mov	sl, r0
   1a41c:	4608      	mov	r0, r1
   1a41e:	4639      	mov	r1, r7
   1a420:	f7ff fdf8 	bl	1a014 <__aeabi_uidivmod>
   1a424:	f8dd c008 	ldr.w	ip, [sp, #8]
   1a428:	fb09 f30a 	mul.w	r3, r9, sl
   1a42c:	fa1f f08c 	uxth.w	r0, ip
   1a430:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
   1a434:	4293      	cmp	r3, r2
   1a436:	d908      	bls.n	1a44a <__divdi3+0x232>
   1a438:	1912      	adds	r2, r2, r4
   1a43a:	f10a 3aff 	add.w	sl, sl, #4294967295
   1a43e:	d204      	bcs.n	1a44a <__divdi3+0x232>
   1a440:	4293      	cmp	r3, r2
   1a442:	bf84      	itt	hi
   1a444:	f10a 3aff 	addhi.w	sl, sl, #4294967295
   1a448:	1912      	addhi	r2, r2, r4
   1a44a:	fa05 f508 	lsl.w	r5, r5, r8
   1a44e:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
   1a452:	ebc3 0802 	rsb	r8, r3, r2
   1a456:	f8cd e008 	str.w	lr, [sp, #8]
   1a45a:	e759      	b.n	1a310 <__divdi3+0xf8>
   1a45c:	f1c7 0020 	rsb	r0, r7, #32
   1a460:	fa03 fa07 	lsl.w	sl, r3, r7
   1a464:	40c2      	lsrs	r2, r0
   1a466:	fa35 f300 	lsrs.w	r3, r5, r0
   1a46a:	ea42 0b0a 	orr.w	fp, r2, sl
   1a46e:	fa21 f800 	lsr.w	r8, r1, r0
   1a472:	fa01 f907 	lsl.w	r9, r1, r7
   1a476:	4640      	mov	r0, r8
   1a478:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
   1a47c:	ea43 0109 	orr.w	r1, r3, r9
   1a480:	9102      	str	r1, [sp, #8]
   1a482:	4651      	mov	r1, sl
   1a484:	fa1f f28b 	uxth.w	r2, fp
   1a488:	9203      	str	r2, [sp, #12]
   1a48a:	f7ff fc95 	bl	19db8 <__aeabi_uidiv>
   1a48e:	4651      	mov	r1, sl
   1a490:	4681      	mov	r9, r0
   1a492:	4640      	mov	r0, r8
   1a494:	f7ff fdbe 	bl	1a014 <__aeabi_uidivmod>
   1a498:	9b03      	ldr	r3, [sp, #12]
   1a49a:	f8dd c008 	ldr.w	ip, [sp, #8]
   1a49e:	fb03 f209 	mul.w	r2, r3, r9
   1a4a2:	ea4f 401c 	mov.w	r0, ip, lsr #16
   1a4a6:	fa14 f307 	lsls.w	r3, r4, r7
   1a4aa:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
   1a4ae:	42a2      	cmp	r2, r4
   1a4b0:	d904      	bls.n	1a4bc <__divdi3+0x2a4>
   1a4b2:	eb14 040b 	adds.w	r4, r4, fp
   1a4b6:	f109 39ff 	add.w	r9, r9, #4294967295
   1a4ba:	d352      	bcc.n	1a562 <__divdi3+0x34a>
   1a4bc:	1aa4      	subs	r4, r4, r2
   1a4be:	4651      	mov	r1, sl
   1a4c0:	4620      	mov	r0, r4
   1a4c2:	9301      	str	r3, [sp, #4]
   1a4c4:	f7ff fc78 	bl	19db8 <__aeabi_uidiv>
   1a4c8:	4651      	mov	r1, sl
   1a4ca:	4680      	mov	r8, r0
   1a4cc:	4620      	mov	r0, r4
   1a4ce:	f7ff fda1 	bl	1a014 <__aeabi_uidivmod>
   1a4d2:	9803      	ldr	r0, [sp, #12]
   1a4d4:	f8dd c008 	ldr.w	ip, [sp, #8]
   1a4d8:	fb00 f208 	mul.w	r2, r0, r8
   1a4dc:	fa1f f38c 	uxth.w	r3, ip
   1a4e0:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
   1a4e4:	9b01      	ldr	r3, [sp, #4]
   1a4e6:	4282      	cmp	r2, r0
   1a4e8:	d904      	bls.n	1a4f4 <__divdi3+0x2dc>
   1a4ea:	eb10 000b 	adds.w	r0, r0, fp
   1a4ee:	f108 38ff 	add.w	r8, r8, #4294967295
   1a4f2:	d330      	bcc.n	1a556 <__divdi3+0x33e>
   1a4f4:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
   1a4f8:	fa1f fc83 	uxth.w	ip, r3
   1a4fc:	0c1b      	lsrs	r3, r3, #16
   1a4fe:	1a80      	subs	r0, r0, r2
   1a500:	fa1f fe88 	uxth.w	lr, r8
   1a504:	ea4f 4a18 	mov.w	sl, r8, lsr #16
   1a508:	fb0c f90e 	mul.w	r9, ip, lr
   1a50c:	fb0c fc0a 	mul.w	ip, ip, sl
   1a510:	fb03 c10e 	mla	r1, r3, lr, ip
   1a514:	fb03 f20a 	mul.w	r2, r3, sl
   1a518:	eb01 4119 	add.w	r1, r1, r9, lsr #16
   1a51c:	458c      	cmp	ip, r1
   1a51e:	bf88      	it	hi
   1a520:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
   1a524:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
   1a528:	4570      	cmp	r0, lr
   1a52a:	d310      	bcc.n	1a54e <__divdi3+0x336>
   1a52c:	fa1f f989 	uxth.w	r9, r9
   1a530:	fa05 f707 	lsl.w	r7, r5, r7
   1a534:	eb09 4001 	add.w	r0, r9, r1, lsl #16
   1a538:	bf14      	ite	ne
   1a53a:	2200      	movne	r2, #0
   1a53c:	2201      	moveq	r2, #1
   1a53e:	4287      	cmp	r7, r0
   1a540:	bf2c      	ite	cs
   1a542:	2700      	movcs	r7, #0
   1a544:	f002 0701 	andcc.w	r7, r2, #1
   1a548:	2f00      	cmp	r7, #0
   1a54a:	f43f aec4 	beq.w	1a2d6 <__divdi3+0xbe>
   1a54e:	f108 38ff 	add.w	r8, r8, #4294967295
   1a552:	2700      	movs	r7, #0
   1a554:	e6bf      	b.n	1a2d6 <__divdi3+0xbe>
   1a556:	4282      	cmp	r2, r0
   1a558:	bf84      	itt	hi
   1a55a:	4458      	addhi	r0, fp
   1a55c:	f108 38ff 	addhi.w	r8, r8, #4294967295
   1a560:	e7c8      	b.n	1a4f4 <__divdi3+0x2dc>
   1a562:	42a2      	cmp	r2, r4
   1a564:	bf84      	itt	hi
   1a566:	f109 39ff 	addhi.w	r9, r9, #4294967295
   1a56a:	445c      	addhi	r4, fp
   1a56c:	e7a6      	b.n	1a4bc <__divdi3+0x2a4>
   1a56e:	429a      	cmp	r2, r3
   1a570:	bf84      	itt	hi
   1a572:	f10b 3bff 	addhi.w	fp, fp, #4294967295
   1a576:	191b      	addhi	r3, r3, r4
   1a578:	e748      	b.n	1a40c <__divdi3+0x1f4>
   1a57a:	bf00      	nop

0001a57c <__udivdi3>:
   1a57c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a580:	460c      	mov	r4, r1
   1a582:	b083      	sub	sp, #12
   1a584:	4680      	mov	r8, r0
   1a586:	4616      	mov	r6, r2
   1a588:	4689      	mov	r9, r1
   1a58a:	461f      	mov	r7, r3
   1a58c:	4615      	mov	r5, r2
   1a58e:	468a      	mov	sl, r1
   1a590:	2b00      	cmp	r3, #0
   1a592:	d14b      	bne.n	1a62c <__udivdi3+0xb0>
   1a594:	428a      	cmp	r2, r1
   1a596:	d95c      	bls.n	1a652 <__udivdi3+0xd6>
   1a598:	fab2 f382 	clz	r3, r2
   1a59c:	b15b      	cbz	r3, 1a5b6 <__udivdi3+0x3a>
   1a59e:	f1c3 0020 	rsb	r0, r3, #32
   1a5a2:	fa01 fa03 	lsl.w	sl, r1, r3
   1a5a6:	fa28 f200 	lsr.w	r2, r8, r0
   1a5aa:	fa16 f503 	lsls.w	r5, r6, r3
   1a5ae:	fa08 f803 	lsl.w	r8, r8, r3
   1a5b2:	ea42 0a0a 	orr.w	sl, r2, sl
   1a5b6:	0c2e      	lsrs	r6, r5, #16
   1a5b8:	4650      	mov	r0, sl
   1a5ba:	4631      	mov	r1, r6
   1a5bc:	b2af      	uxth	r7, r5
   1a5be:	f7ff fbfb 	bl	19db8 <__aeabi_uidiv>
   1a5c2:	4631      	mov	r1, r6
   1a5c4:	ea4f 4418 	mov.w	r4, r8, lsr #16
   1a5c8:	4681      	mov	r9, r0
   1a5ca:	4650      	mov	r0, sl
   1a5cc:	f7ff fd22 	bl	1a014 <__aeabi_uidivmod>
   1a5d0:	fb07 f309 	mul.w	r3, r7, r9
   1a5d4:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
   1a5d8:	4553      	cmp	r3, sl
   1a5da:	d909      	bls.n	1a5f0 <__udivdi3+0x74>
   1a5dc:	eb1a 0a05 	adds.w	sl, sl, r5
   1a5e0:	f109 39ff 	add.w	r9, r9, #4294967295
   1a5e4:	d204      	bcs.n	1a5f0 <__udivdi3+0x74>
   1a5e6:	4553      	cmp	r3, sl
   1a5e8:	bf84      	itt	hi
   1a5ea:	f109 39ff 	addhi.w	r9, r9, #4294967295
   1a5ee:	44aa      	addhi	sl, r5
   1a5f0:	ebc3 0a0a 	rsb	sl, r3, sl
   1a5f4:	4631      	mov	r1, r6
   1a5f6:	4650      	mov	r0, sl
   1a5f8:	fa1f f888 	uxth.w	r8, r8
   1a5fc:	f7ff fbdc 	bl	19db8 <__aeabi_uidiv>
   1a600:	4631      	mov	r1, r6
   1a602:	4604      	mov	r4, r0
   1a604:	4650      	mov	r0, sl
   1a606:	f7ff fd05 	bl	1a014 <__aeabi_uidivmod>
   1a60a:	fb07 f704 	mul.w	r7, r7, r4
   1a60e:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
   1a612:	4547      	cmp	r7, r8
   1a614:	d906      	bls.n	1a624 <__udivdi3+0xa8>
   1a616:	3c01      	subs	r4, #1
   1a618:	eb18 0805 	adds.w	r8, r8, r5
   1a61c:	d202      	bcs.n	1a624 <__udivdi3+0xa8>
   1a61e:	4547      	cmp	r7, r8
   1a620:	bf88      	it	hi
   1a622:	3c01      	subhi	r4, #1
   1a624:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
   1a628:	2600      	movs	r6, #0
   1a62a:	e05c      	b.n	1a6e6 <__udivdi3+0x16a>
   1a62c:	428b      	cmp	r3, r1
   1a62e:	d858      	bhi.n	1a6e2 <__udivdi3+0x166>
   1a630:	fab3 f683 	clz	r6, r3
   1a634:	2e00      	cmp	r6, #0
   1a636:	d15b      	bne.n	1a6f0 <__udivdi3+0x174>
   1a638:	428b      	cmp	r3, r1
   1a63a:	bf2c      	ite	cs
   1a63c:	2200      	movcs	r2, #0
   1a63e:	2201      	movcc	r2, #1
   1a640:	4285      	cmp	r5, r0
   1a642:	bf8c      	ite	hi
   1a644:	4615      	movhi	r5, r2
   1a646:	f042 0501 	orrls.w	r5, r2, #1
   1a64a:	2d00      	cmp	r5, #0
   1a64c:	d049      	beq.n	1a6e2 <__udivdi3+0x166>
   1a64e:	2401      	movs	r4, #1
   1a650:	e049      	b.n	1a6e6 <__udivdi3+0x16a>
   1a652:	b922      	cbnz	r2, 1a65e <__udivdi3+0xe2>
   1a654:	4611      	mov	r1, r2
   1a656:	2001      	movs	r0, #1
   1a658:	f7ff fbae 	bl	19db8 <__aeabi_uidiv>
   1a65c:	4605      	mov	r5, r0
   1a65e:	fab5 f685 	clz	r6, r5
   1a662:	2e00      	cmp	r6, #0
   1a664:	f040 80ba 	bne.w	1a7dc <__udivdi3+0x260>
   1a668:	1b64      	subs	r4, r4, r5
   1a66a:	0c2f      	lsrs	r7, r5, #16
   1a66c:	fa1f fa85 	uxth.w	sl, r5
   1a670:	2601      	movs	r6, #1
   1a672:	4639      	mov	r1, r7
   1a674:	4620      	mov	r0, r4
   1a676:	f7ff fb9f 	bl	19db8 <__aeabi_uidiv>
   1a67a:	4639      	mov	r1, r7
   1a67c:	ea4f 4b18 	mov.w	fp, r8, lsr #16
   1a680:	4681      	mov	r9, r0
   1a682:	4620      	mov	r0, r4
   1a684:	f7ff fcc6 	bl	1a014 <__aeabi_uidivmod>
   1a688:	fb0a f309 	mul.w	r3, sl, r9
   1a68c:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
   1a690:	455b      	cmp	r3, fp
   1a692:	d909      	bls.n	1a6a8 <__udivdi3+0x12c>
   1a694:	eb1b 0b05 	adds.w	fp, fp, r5
   1a698:	f109 39ff 	add.w	r9, r9, #4294967295
   1a69c:	d204      	bcs.n	1a6a8 <__udivdi3+0x12c>
   1a69e:	455b      	cmp	r3, fp
   1a6a0:	bf84      	itt	hi
   1a6a2:	f109 39ff 	addhi.w	r9, r9, #4294967295
   1a6a6:	44ab      	addhi	fp, r5
   1a6a8:	ebc3 0b0b 	rsb	fp, r3, fp
   1a6ac:	4639      	mov	r1, r7
   1a6ae:	4658      	mov	r0, fp
   1a6b0:	fa1f f888 	uxth.w	r8, r8
   1a6b4:	f7ff fb80 	bl	19db8 <__aeabi_uidiv>
   1a6b8:	4639      	mov	r1, r7
   1a6ba:	4604      	mov	r4, r0
   1a6bc:	4658      	mov	r0, fp
   1a6be:	f7ff fca9 	bl	1a014 <__aeabi_uidivmod>
   1a6c2:	fb0a fa04 	mul.w	sl, sl, r4
   1a6c6:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
   1a6ca:	45c2      	cmp	sl, r8
   1a6cc:	d906      	bls.n	1a6dc <__udivdi3+0x160>
   1a6ce:	3c01      	subs	r4, #1
   1a6d0:	eb18 0805 	adds.w	r8, r8, r5
   1a6d4:	d202      	bcs.n	1a6dc <__udivdi3+0x160>
   1a6d6:	45c2      	cmp	sl, r8
   1a6d8:	bf88      	it	hi
   1a6da:	3c01      	subhi	r4, #1
   1a6dc:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
   1a6e0:	e001      	b.n	1a6e6 <__udivdi3+0x16a>
   1a6e2:	2600      	movs	r6, #0
   1a6e4:	4634      	mov	r4, r6
   1a6e6:	4631      	mov	r1, r6
   1a6e8:	4620      	mov	r0, r4
   1a6ea:	b003      	add	sp, #12
   1a6ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a6f0:	f1c6 0020 	rsb	r0, r6, #32
   1a6f4:	40b3      	lsls	r3, r6
   1a6f6:	fa32 f700 	lsrs.w	r7, r2, r0
   1a6fa:	fa21 fb00 	lsr.w	fp, r1, r0
   1a6fe:	431f      	orrs	r7, r3
   1a700:	fa14 f206 	lsls.w	r2, r4, r6
   1a704:	fa28 f100 	lsr.w	r1, r8, r0
   1a708:	4658      	mov	r0, fp
   1a70a:	ea4f 4a17 	mov.w	sl, r7, lsr #16
   1a70e:	4311      	orrs	r1, r2
   1a710:	9100      	str	r1, [sp, #0]
   1a712:	4651      	mov	r1, sl
   1a714:	b2bb      	uxth	r3, r7
   1a716:	9301      	str	r3, [sp, #4]
   1a718:	f7ff fb4e 	bl	19db8 <__aeabi_uidiv>
   1a71c:	4651      	mov	r1, sl
   1a71e:	40b5      	lsls	r5, r6
   1a720:	4681      	mov	r9, r0
   1a722:	4658      	mov	r0, fp
   1a724:	f7ff fc76 	bl	1a014 <__aeabi_uidivmod>
   1a728:	9c01      	ldr	r4, [sp, #4]
   1a72a:	9800      	ldr	r0, [sp, #0]
   1a72c:	fb04 f309 	mul.w	r3, r4, r9
   1a730:	ea4f 4c10 	mov.w	ip, r0, lsr #16
   1a734:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
   1a738:	455b      	cmp	r3, fp
   1a73a:	d905      	bls.n	1a748 <__udivdi3+0x1cc>
   1a73c:	eb1b 0b07 	adds.w	fp, fp, r7
   1a740:	f109 39ff 	add.w	r9, r9, #4294967295
   1a744:	f0c0 808e 	bcc.w	1a864 <__udivdi3+0x2e8>
   1a748:	ebc3 0b0b 	rsb	fp, r3, fp
   1a74c:	4651      	mov	r1, sl
   1a74e:	4658      	mov	r0, fp
   1a750:	f7ff fb32 	bl	19db8 <__aeabi_uidiv>
   1a754:	4651      	mov	r1, sl
   1a756:	4604      	mov	r4, r0
   1a758:	4658      	mov	r0, fp
   1a75a:	f7ff fc5b 	bl	1a014 <__aeabi_uidivmod>
   1a75e:	9801      	ldr	r0, [sp, #4]
   1a760:	9a00      	ldr	r2, [sp, #0]
   1a762:	fb00 f304 	mul.w	r3, r0, r4
   1a766:	fa1f fc82 	uxth.w	ip, r2
   1a76a:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
   1a76e:	4293      	cmp	r3, r2
   1a770:	d906      	bls.n	1a780 <__udivdi3+0x204>
   1a772:	3c01      	subs	r4, #1
   1a774:	19d2      	adds	r2, r2, r7
   1a776:	d203      	bcs.n	1a780 <__udivdi3+0x204>
   1a778:	4293      	cmp	r3, r2
   1a77a:	d901      	bls.n	1a780 <__udivdi3+0x204>
   1a77c:	19d2      	adds	r2, r2, r7
   1a77e:	3c01      	subs	r4, #1
   1a780:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
   1a784:	b2a8      	uxth	r0, r5
   1a786:	1ad2      	subs	r2, r2, r3
   1a788:	0c2d      	lsrs	r5, r5, #16
   1a78a:	fa1f fc84 	uxth.w	ip, r4
   1a78e:	0c23      	lsrs	r3, r4, #16
   1a790:	fb00 f70c 	mul.w	r7, r0, ip
   1a794:	fb00 fe03 	mul.w	lr, r0, r3
   1a798:	fb05 e10c 	mla	r1, r5, ip, lr
   1a79c:	fb05 f503 	mul.w	r5, r5, r3
   1a7a0:	eb01 4117 	add.w	r1, r1, r7, lsr #16
   1a7a4:	458e      	cmp	lr, r1
   1a7a6:	bf88      	it	hi
   1a7a8:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
   1a7ac:	eb05 4511 	add.w	r5, r5, r1, lsr #16
   1a7b0:	42aa      	cmp	r2, r5
   1a7b2:	d310      	bcc.n	1a7d6 <__udivdi3+0x25a>
   1a7b4:	b2bf      	uxth	r7, r7
   1a7b6:	fa08 f606 	lsl.w	r6, r8, r6
   1a7ba:	eb07 4201 	add.w	r2, r7, r1, lsl #16
   1a7be:	bf14      	ite	ne
   1a7c0:	f04f 0e00 	movne.w	lr, #0
   1a7c4:	f04f 0e01 	moveq.w	lr, #1
   1a7c8:	4296      	cmp	r6, r2
   1a7ca:	bf2c      	ite	cs
   1a7cc:	2600      	movcs	r6, #0
   1a7ce:	f00e 0601 	andcc.w	r6, lr, #1
   1a7d2:	2e00      	cmp	r6, #0
   1a7d4:	d087      	beq.n	1a6e6 <__udivdi3+0x16a>
   1a7d6:	3c01      	subs	r4, #1
   1a7d8:	2600      	movs	r6, #0
   1a7da:	e784      	b.n	1a6e6 <__udivdi3+0x16a>
   1a7dc:	40b5      	lsls	r5, r6
   1a7de:	f1c6 0120 	rsb	r1, r6, #32
   1a7e2:	fa24 f901 	lsr.w	r9, r4, r1
   1a7e6:	fa28 f201 	lsr.w	r2, r8, r1
   1a7ea:	0c2f      	lsrs	r7, r5, #16
   1a7ec:	40b4      	lsls	r4, r6
   1a7ee:	4639      	mov	r1, r7
   1a7f0:	4648      	mov	r0, r9
   1a7f2:	4322      	orrs	r2, r4
   1a7f4:	9200      	str	r2, [sp, #0]
   1a7f6:	f7ff fadf 	bl	19db8 <__aeabi_uidiv>
   1a7fa:	4639      	mov	r1, r7
   1a7fc:	fa1f fa85 	uxth.w	sl, r5
   1a800:	4683      	mov	fp, r0
   1a802:	4648      	mov	r0, r9
   1a804:	f7ff fc06 	bl	1a014 <__aeabi_uidivmod>
   1a808:	9b00      	ldr	r3, [sp, #0]
   1a80a:	0c1a      	lsrs	r2, r3, #16
   1a80c:	fb0a f30b 	mul.w	r3, sl, fp
   1a810:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
   1a814:	42a3      	cmp	r3, r4
   1a816:	d903      	bls.n	1a820 <__udivdi3+0x2a4>
   1a818:	1964      	adds	r4, r4, r5
   1a81a:	f10b 3bff 	add.w	fp, fp, #4294967295
   1a81e:	d327      	bcc.n	1a870 <__udivdi3+0x2f4>
   1a820:	1ae4      	subs	r4, r4, r3
   1a822:	4639      	mov	r1, r7
   1a824:	4620      	mov	r0, r4
   1a826:	f7ff fac7 	bl	19db8 <__aeabi_uidiv>
   1a82a:	4639      	mov	r1, r7
   1a82c:	4681      	mov	r9, r0
   1a82e:	4620      	mov	r0, r4
   1a830:	f7ff fbf0 	bl	1a014 <__aeabi_uidivmod>
   1a834:	9800      	ldr	r0, [sp, #0]
   1a836:	fb0a f309 	mul.w	r3, sl, r9
   1a83a:	fa1f fc80 	uxth.w	ip, r0
   1a83e:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
   1a842:	42a3      	cmp	r3, r4
   1a844:	d908      	bls.n	1a858 <__udivdi3+0x2dc>
   1a846:	1964      	adds	r4, r4, r5
   1a848:	f109 39ff 	add.w	r9, r9, #4294967295
   1a84c:	d204      	bcs.n	1a858 <__udivdi3+0x2dc>
   1a84e:	42a3      	cmp	r3, r4
   1a850:	bf84      	itt	hi
   1a852:	f109 39ff 	addhi.w	r9, r9, #4294967295
   1a856:	1964      	addhi	r4, r4, r5
   1a858:	fa08 f806 	lsl.w	r8, r8, r6
   1a85c:	1ae4      	subs	r4, r4, r3
   1a85e:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
   1a862:	e706      	b.n	1a672 <__udivdi3+0xf6>
   1a864:	455b      	cmp	r3, fp
   1a866:	bf84      	itt	hi
   1a868:	f109 39ff 	addhi.w	r9, r9, #4294967295
   1a86c:	44bb      	addhi	fp, r7
   1a86e:	e76b      	b.n	1a748 <__udivdi3+0x1cc>
   1a870:	42a3      	cmp	r3, r4
   1a872:	bf84      	itt	hi
   1a874:	f10b 3bff 	addhi.w	fp, fp, #4294967295
   1a878:	1964      	addhi	r4, r4, r5
   1a87a:	e7d1      	b.n	1a820 <__udivdi3+0x2a4>
   1a87c:	00007852 	.word	0x00007852
   1a880:	00005854 	.word	0x00005854
   1a884:	63656843 	.word	0x63656843
   1a888:	6d69546b 	.word	0x6d69546b
   1a88c:	00007265 	.word	0x00007265
   1a890:	00504975 	.word	0x00504975
   1a894:	74726175 	.word	0x74726175
   1a898:	7361745f 	.word	0x7361745f
   1a89c:	0000006b 	.word	0x0000006b
   1a8a0:	206c6c41 	.word	0x206c6c41
   1a8a4:	6b736174 	.word	0x6b736174
   1a8a8:	75722073 	.word	0x75722073
   1a8ac:	6e696e6e 	.word	0x6e696e6e
   1a8b0:	69772067 	.word	0x69772067
   1a8b4:	756f6874 	.word	0x756f6874
   1a8b8:	72652074 	.word	0x72652074
   1a8bc:	00726f72 	.word	0x00726f72
   1a8c0:	2a2a2a0a 	.word	0x2a2a2a0a
   1a8c4:	2a2a2a2a 	.word	0x2a2a2a2a
   1a8c8:	57202a2a 	.word	0x57202a2a
   1a8cc:	6f636c65 	.word	0x6f636c65
   1a8d0:	7420656d 	.word	0x7420656d
   1a8d4:	6874206f 	.word	0x6874206f
   1a8d8:	654d2065 	.word	0x654d2065
   1a8dc:	72757361 	.word	0x72757361
   1a8e0:	6e656d65 	.word	0x6e656d65
   1a8e4:	79532074 	.word	0x79532074
   1a8e8:	6d657473 	.word	0x6d657473
   1a8ec:	2a2a2020 	.word	0x2a2a2020
   1a8f0:	2a2a2a2a 	.word	0x2a2a2a2a
   1a8f4:	0a2a2a2a 	.word	0x0a2a2a2a
   1a8f8:	0000000d 	.word	0x0000000d
   1a8fc:	00000d0a 	.word	0x00000d0a
   1a900:	2a2a2a2a 	.word	0x2a2a2a2a
   1a904:	2a2a2a2a 	.word	0x2a2a2a2a
   1a908:	6d53202a 	.word	0x6d53202a
   1a90c:	46747261 	.word	0x46747261
   1a910:	6f697375 	.word	0x6f697375
   1a914:	6c50206e 	.word	0x6c50206e
   1a918:	4d207961 	.word	0x4d207961
   1a91c:	20756e65 	.word	0x20756e65
   1a920:	2a2a2a2a 	.word	0x2a2a2a2a
   1a924:	2a2a2a2a 	.word	0x2a2a2a2a
   1a928:	2a2a2a2a 	.word	0x2a2a2a2a
   1a92c:	0d0a2a2a 	.word	0x0d0a2a2a
   1a930:	00000000 	.word	0x00000000
   1a934:	2a2a2a2a 	.word	0x2a2a2a2a
   1a938:	2a2a2a2a 	.word	0x2a2a2a2a
   1a93c:	2e30202a 	.word	0x2e30202a
   1a940:	754d2020 	.word	0x754d2020
   1a944:	6d69746c 	.word	0x6d69746c
   1a948:	72657465 	.word	0x72657465
   1a94c:	2a2a2a20 	.word	0x2a2a2a20
   1a950:	2a2a2a2a 	.word	0x2a2a2a2a
   1a954:	2a2a2a2a 	.word	0x2a2a2a2a
   1a958:	2a2a2a2a 	.word	0x2a2a2a2a
   1a95c:	2a2a2a2a 	.word	0x2a2a2a2a
   1a960:	0d0a2a2a 	.word	0x0d0a2a2a
   1a964:	00000000 	.word	0x00000000
   1a968:	0000000a 	.word	0x0000000a
   1a96c:	61766e49 	.word	0x61766e49
   1a970:	2064696c 	.word	0x2064696c
   1a974:	2079654b 	.word	0x2079654b
   1a978:	00000d0a 	.word	0x00000d0a
   1a97c:	2a2a2a2a 	.word	0x2a2a2a2a
   1a980:	656c5020 	.word	0x656c5020
   1a984:	20657361 	.word	0x20657361
   1a988:	65746e45 	.word	0x65746e45
   1a98c:	6f592072 	.word	0x6f592072
   1a990:	43207275 	.word	0x43207275
   1a994:	63696f68 	.word	0x63696f68
   1a998:	20202065 	.word	0x20202065
   1a99c:	2a202020 	.word	0x2a202020
   1a9a0:	2a2a2a2a 	.word	0x2a2a2a2a
   1a9a4:	0d0a202a 	.word	0x0d0a202a
   1a9a8:	00000000 	.word	0x00000000
   1a9ac:	54505241 	.word	0x54505241
   1a9b0:	72656d69 	.word	0x72656d69
   1a9b4:	00000000 	.word	0x00000000
   1a9b8:	69726550 	.word	0x69726550
   1a9bc:	6369646f 	.word	0x6369646f
   1a9c0:	656d6954 	.word	0x656d6954
   1a9c4:	00000072 	.word	0x00000072
   1a9c8:	746e6f63 	.word	0x746e6f63
   1a9cc:	2e6c6f72 	.word	0x2e6c6f72
   1a9d0:	6d746873 	.word	0x6d746873
   1a9d4:	0000006c 	.word	0x0000006c
   1a9d8:	3044454c 	.word	0x3044454c
   1a9dc:	0000313d 	.word	0x0000313d

0001a9e0 <ulARPTimerExpired.4126>:
   1a9e0:	00000004                                ....

0001a9e4 <ulPeriodicTimerExpired.4127>:
   1a9e4:	00000008 2d706374 6e6e6f63 69746365     ....tcp-connecti
   1a9f4:	00736e6f 2d74656e 74617473 00000073     ons.net-stats...
   1aa04:	2d64656c 00006f69 2d746f70 746c6f76     led-io..pot-volt
   1aa14:	00656761 3e72743c 3e64743c 2f3c6425     age.<tr><td>%d</
   1aa24:	3c3e6474 253e6474 75252e75 2e75252e     td><td>%u.%u.%u.
   1aa34:	253a7525 742f3c75 743c3e64 73253e64     %u:%u</td><td>%s
   1aa44:	64742f3c 64743c3e 3c75253e 3e64742f     </td><td>%u</td>
   1aa54:	3e64743c 2f3c7525 3c3e6474 253e6474     <td>%u</td><td>%
   1aa64:	63252063 64742f3c 742f3c3e 0a0d3e72     c %c</td></tr>..
   1aa74:	00000000 0a753525 00000000 63656863     ....%5u.....chec
   1aa84:	0064656b 00000000 706e693c 74207475     ked.....<input t
   1aa94:	3d657079 65686322 6f626b63 6e202278     ype="checkbox" n
   1aaa4:	3d656d61 44454c22 76202230 65756c61     ame="LED0" value
   1aab4:	2231223d 3e732520 3c44454c 00003e70     ="1" %s>LED<p>..
   1aac4:	66322e25 00000000                       %.2f....

0001aacc <tcp>:
   1aacc:	0001a9e8 00001531                       ....1...

0001aad4 <net>:
   1aad4:	0001a9f8 00001631                       ....1...

0001aadc <io>:
   1aadc:	0001aa04 0000173d                       ....=...

0001aae4 <output>:
   1aae4:	0001aa0c 000017a9                       ........

0001aaec <closed>:
   1aaec:	534f4c43 00004445                       CLOSED..

0001aaf4 <syn_rcvd>:
   1aaf4:	2d4e5953 44564352 00000000              SYN-RCVD....

0001ab00 <syn_sent>:
   1ab00:	2d4e5953 544e4553 00000000              SYN-SENT....

0001ab0c <established>:
   1ab0c:	41545345 53494c42 00444548              ESTABLISHED.

0001ab18 <fin_wait_1>:
   1ab18:	2d4e4946 54494157 0000312d              FIN-WAIT-1..

0001ab24 <fin_wait_2>:
   1ab24:	2d4e4946 54494157 0000322d              FIN-WAIT-2..

0001ab30 <closing>:
   1ab30:	534f4c43 00474e49                       CLOSING.

0001ab38 <time_wait>:
   1ab38:	454d4954 4941572d 00000054              TIME-WAIT...

0001ab44 <last_ack>:
   1ab44:	5453414c 4b43412d 00000000              LAST-ACK....

0001ab50 <g_ace_current_resistors>:
   1ab50:	000186a0 00000001 00000001 00000001     ................

0001ab60 <g_ace_external_varef_used>:
   1ab60:	00000000                                ....

0001ab64 <g_ace_channel_0_name>:
   1ab64:	72727543 4d746e65 74696e6f 305f726f     CurrentMonitor_0
   1ab74:	00000000                                ....

0001ab78 <g_ace_channel_1_name>:
   1ab78:	746c6f56 4d656761 74696e6f 305f726f     VoltageMonitor_0
   1ab88:	00000000                                ....

0001ab8c <g_ace_channel_2_name>:
   1ab8c:	706d6554 74617265 4d657275 74696e6f     TemperatureMonit
   1ab9c:	305f726f 00000000                       or_0....

0001aba4 <g_ace_ppe_transforms_desc_table>:
   1aba4:	00130012 00004000 001c001b 00004000     .....@.......@..
   1abb4:	00250024 00004000                       $.%..@..

0001abbc <g_ace_sse_proc_0_name>:
   1abbc:	30434441 49414d5f 0000004e              ADC0_MAIN...

0001abc8 <g_ace_sse_proc_0_sequence>:
   1abc8:	16011705 8a0c152d 00001309 000014c3     ....-...........
   1abd8:	155c8a04 000014c4 970c152d 0000132f     ..\.....-.../...
   1abe8:	000014c8 10029704                       ........

0001abf0 <g_ace_sse_proc_1_name>:
   1abf0:	31434441 49414d5f 0000004e              ADC1_MAIN...

0001abfc <g_ace_sse_proc_1_sequence>:
   1abfc:	26012705 00002200                       .'.&."..

0001ac04 <g_config_reg_lut>:
   1ac04:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
   1ac14:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
   1ac24:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
   1ac34:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
   1ac44:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
   1ac54:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
   1ac64:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
   1ac74:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

0001ac84 <g_gpio_irqn_lut>:
   1ac84:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
   1ac94:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
   1aca4:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
   1acb4:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

0001acc4 <crc32_table>:
   1acc4:	00000000 77073096 ee0e612c 990951ba     .....0.w,a...Q..
   1acd4:	076dc419 706af48f e963a535 9e6495a3     ..m...jp5.c...d.
   1ace4:	0edb8832 79dcb8a4 e0d5e91e 97d2d988     2......y........
   1acf4:	09b64c2b 7eb17cbd e7b82d07 90bf1d91     +L...|.~.-......
   1ad04:	1db71064 6ab020f2 f3b97148 84be41de     d.... .jHq...A..
   1ad14:	1adad47d 6ddde4eb f4d4b551 83d385c7     }......mQ.......
   1ad24:	136c9856 646ba8c0 fd62f97a 8a65c9ec     V.l...kdz.b...e.
   1ad34:	14015c4f 63066cd9 fa0f3d63 8d080df5     O\...l.cc=......
   1ad44:	3b6e20c8 4c69105e d56041e4 a2677172     . n;^.iL.A`.rqg.
   1ad54:	3c03e4d1 4b04d447 d20d85fd a50ab56b     ...<G..K....k...
   1ad64:	35b5a8fa 42b2986c dbbbc9d6 acbcf940     ...5l..B....@...
   1ad74:	32d86ce3 45df5c75 dcd60dcf abd13d59     .l.2u\.E....Y=..
   1ad84:	26d930ac 51de003a c8d75180 bfd06116     .0.&:..Q.Q...a..
   1ad94:	21b4f4b5 56b3c423 cfba9599 b8bda50f     ...!#..V........
   1ada4:	2802b89e 5f058808 c60cd9b2 b10be924     ...(..._....$...
   1adb4:	2f6f7c87 58684c11 c1611dab b6662d3d     .|o/.LhX..a.=-f.
   1adc4:	76dc4190 01db7106 98d220bc efd5102a     .A.v.q... ..*...
   1add4:	71b18589 06b6b51f 9fbfe4a5 e8b8d433     ...q........3...
   1ade4:	7807c9a2 0f00f934 9609a88e e10e9818     ...x4...........
   1adf4:	7f6a0dbb 086d3d2d 91646c97 e6635c01     ..j.-=m..ld..\c.
   1ae04:	6b6b51f4 1c6c6162 856530d8 f262004e     .Qkkbal..0e.N.b.
   1ae14:	6c0695ed 1b01a57b 8208f4c1 f50fc457     ...l{.......W...
   1ae24:	65b0d9c6 12b7e950 8bbeb8ea fcb9887c     ...eP.......|...
   1ae34:	62dd1ddf 15da2d49 8cd37cf3 fbd44c65     ...bI-...|..eL..
   1ae44:	4db26158 3ab551ce a3bc0074 d4bb30e2     Xa.M.Q.:t....0..
   1ae54:	4adfa541 3dd895d7 a4d1c46d d3d6f4fb     A..J...=m.......
   1ae64:	4369e96a 346ed9fc ad678846 da60b8d0     j.iC..n4F.g...`.
   1ae74:	44042d73 33031de5 aa0a4c5f dd0d7cc9     s-.D...3_L...|..
   1ae84:	5005713c 270241aa be0b1010 c90c2086     <q.P.A.'..... ..
   1ae94:	5768b525 206f85b3 b966d409 ce61e49f     %.hW..o ..f...a.
   1aea4:	5edef90e 29d9c998 b0d09822 c7d7a8b4     ...^...)".......
   1aeb4:	59b33d17 2eb40d81 b7bd5c3b c0ba6cad     .=.Y....;\...l..
   1aec4:	edb88320 9abfb3b6 03b6e20c 74b1d29a      ..............t
   1aed4:	ead54739 9dd277af 04db2615 73dc1683     9G...w...&.....s
   1aee4:	e3630b12 94643b84 0d6d6a3e 7a6a5aa8     ..c..;d.>jm..Zjz
   1aef4:	e40ecf0b 9309ff9d 0a00ae27 7d079eb1     ........'......}
   1af04:	f00f9344 8708a3d2 1e01f268 6906c2fe     D.......h......i
   1af14:	f762575d 806567cb 196c3671 6e6b06e7     ]Wb..ge.q6l...kn
   1af24:	fed41b76 89d32be0 10da7a5a 67dd4acc     v....+..Zz...J.g
   1af34:	f9b9df6f 8ebeeff9 17b7be43 60b08ed5     o.......C......`
   1af44:	d6d6a3e8 a1d1937e 38d8c2c4 4fdff252     ....~......8R..O
   1af54:	d1bb67f1 a6bc5767 3fb506dd 48b2364b     .g..gW.....?K6.H
   1af64:	d80d2bda af0a1b4c 36034af6 41047a60     .+..L....J.6`z.A
   1af74:	df60efc3 a867df55 316e8eef 4669be79     ..`.U.g...n1y.iF
   1af84:	cb61b38c bc66831a 256fd2a0 5268e236     ..a...f...o%6.hR
   1af94:	cc0c7795 bb0b4703 220216b9 5505262f     .w...G....."/&.U
   1afa4:	c5ba3bbe b2bd0b28 2bb45a92 5cb36a04     .;..(....Z.+.j.\
   1afb4:	c2d7ffa7 b5d0cf31 2cd99e8b 5bdeae1d     ....1......,...[
   1afc4:	9b64c2b0 ec63f226 756aa39c 026d930a     ..d.&.c...ju..m.
   1afd4:	9c0906a9 eb0e363f 72076785 05005713     ....?6...g.r.W..
   1afe4:	95bf4a82 e2b87a14 7bb12bae 0cb61b38     .J...z...+.{8...
   1aff4:	92d28e9b e5d5be0d 7cdcefb7 0bdbdf21     ...........|!...
   1b004:	86d3d2d4 f1d4e242 68ddb3f8 1fda836e     ....B......hn...
   1b014:	81be16cd f6b9265b 6fb077e1 18b74777     ....[&...w.owG..
   1b024:	88085ae6 ff0f6a70 66063bca 11010b5c     .Z..pj...;.f\...
   1b034:	8f659eff f862ae69 616bffd3 166ccf45     ..e.i.b...kaE.l.
   1b044:	a00ae278 d70dd2ee 4e048354 3903b3c2     x.......T..N...9
   1b054:	a7672661 d06016f7 4969474d 3e6e77db     a&g...`.MGiI.wn>
   1b064:	aed16a4a d9d65adc 40df0b66 37d83bf0     Jj...Z..f..@.;.7
   1b074:	a9bcae53 debb9ec5 47b2cf7f 30b5ffe9     S..........G...0
   1b084:	bdbdf21c cabac28a 53b39330 24b4a3a6     ........0..S...$
   1b094:	bad03605 cdd70693 54de5729 23d967bf     .6......)W.T.g.#
   1b0a4:	b3667a2e c4614ab8 5d681b02 2a6f2b94     .zf..Ja...h].+o*
   1b0b4:	b40bbe37 c30c8ea1 5a05df1b 2d02ef8d     7..........Z...-

0001b0c4 <unknown_error>:
   1b0c4:	6e6b6e55 206e776f 6f727265 00000072     Unknown error...

0001b0d4 <ErrorMessages>:
   1b0d4:	65206f4e 726f7272 63636f20 64657275     No error occured
	...
   1b0fc:	6874654d 6620646f 656c6961 00000064     Method failed...
	...
   1b124:	6e6f7257 61702067 656d6172 20726574     Wrong parameter 
   1b134:	65736170 6f742064 6e756620 6f697463     pased to functio
   1b144:	0000006e 00000000 6d617246 73692065     n.......Frame is
   1b154:	6f6f7420 6e6f6c20 00000067 00000000      too long.......
	...
   1b174:	20746f4e 756f6e65 73206867 65636170     Not enough space
   1b184:	206e6920 66667562 00007265 00000000      in buffer......
	...
   1b19c:	20746f4e 756f6e65 73206867 65636170     Not enough space
   1b1ac:	206e6920 66667562 00007265 00000000      in buffer......
	...
   1b1c4:	656d6954 756f2064 00000074 00000000     Timed out.......
	...
   1b1ec:	6d617246 73692065 6f6f7420 616d7320     Frame is too sma
   1b1fc:	00006c6c 00000000 00000000 00000000     ll..............
	...

0001b214 <C.18.3199>:
   1b214:	10131200 00001115                       ........

0001b21c <channel_type_lut>:
   1b21c:	01000000 01000002 00000002 00ffff00     ................
   1b22c:	01000000 01000002 00000002 00ffff00     ................
   1b23c:	01000000 ffffff02 000000ff 00ffff00     ................

0001b24c <channel_quad_lut>:
   1b24c:	000000ff 01010100 ffffff01 ffffffff     ................
   1b25c:	020202ff 03030302 ffffff03 ffffffff     ................
   1b26c:	040404ff ffffff04 ffffffff ffffffff     ................

0001b27c <abps_channel_lut>:
   1b27c:	ff0000ff ff0101ff ffffffff ffffffff     ................
   1b28c:	ff0202ff ff0303ff ffffffff ffffffff     ................
   1b29c:	ff0404ff ffffffff ffffffff ffffffff     ................

0001b2ac <abps_idx_lut>:
   1b2ac:	ff0100ff ff0302ff ffffffff ffffffff     ................
   1b2bc:	ff0504ff ff0706ff ffffffff ffffffff     ................
   1b2cc:	ff0908ff ffffffff ffffffff ffffffff     ................

0001b2dc <apbs_gain_lut>:
   1b2dc:	0204080c                                ....

0001b2e0 <apbs_range>:
   1b2e0:	28003c00 0a001400                       .<.(....

0001b2e8 <sse_pc_ctrl_lut>:
   1b2e8:	40020048 40020088 400200c8              H..@...@...@

0001b2f4 <sse_pc_lo_lut>:
   1b2f4:	40020040 40020080 400200c0              @..@...@...@

0001b300 <sse_pc_hi_lut>:
   1b300:	40020044 40020084 400200c4              D..@...@...@

0001b30c <p_mtd_data>:
   1b30c:	60080010                                ...`

0001b310 <C.24.3277>:
   1b310:	02010006 02010003 04040403 05060604     ................

0001b320 <C.36.3341>:
	...
   1b348:	00000001 00000002 00000003 00000000     ................
	...

0001b360 <C.18.3187>:
   1b360:	40004000 00000000                       .@.@....

0001b368 <adc_status_reg_lut>:
   1b368:	40021000 40021004 40021008              ...@...@...@

0001b374 <dac_ctrl_reg_lut>:
   1b374:	40020060 400200a0 400200e0              `..@...@...@

0001b380 <dac_enable_masks_lut>:
   1b380:	00000010 00000020 00000040              .... ...@...

0001b38c <dac_byte01_reg_lut>:
   1b38c:	40020500 40020504 40020508              ...@...@...@

0001b398 <dac_byte2_reg_lut>:
   1b398:	4002006c 400200ac 400200ec              l..@...@...@

0001b3a4 <p_mtd_data>:
   1b3a4:	60080010                                ...`

0001b3a8 <comp_id_2_scb_lut>:
   1b3a8:	01010000 03030202 00000404              ............

0001b3b4 <C.18.3512>:
   1b3b4:	00040200                                ....

0001b3b8 <C.18.2576>:
   1b3b8:	00000001 00000002 00000004 00000001     ................
   1b3c8:	70616548 646e6120 61747320 63206b63     Heap and stack c
   1b3d8:	696c6c6f 6e6f6973 0000000a              ollision....

0001b3e4 <uart_instance>:
   1b3e4:	2000a96c                                l.. 

0001b3e8 <uip_broadcast_addr>:
   1b3e8:	ffffffff                                ....

0001b3ec <uip_all_zeroes_addr>:
   1b3ec:	00000000                                ....

0001b3f0 <broadcast_ethaddr>:
   1b3f0:	ffffffff 0000ffff                       ........

0001b3f8 <http_http>:
   1b3f8:	70747468 002f2f3a                       http://.

0001b400 <http_200>:
   1b400:	20303032 00000000                       200 ....

0001b408 <http_301>:
   1b408:	20313033 00000000                       301 ....

0001b410 <http_302>:
   1b410:	20323033 00000000                       302 ....

0001b418 <http_get>:
   1b418:	20544547 00000000                       GET ....

0001b420 <http_10>:
   1b420:	50545448 302e312f 00000000              HTTP/1.0....

0001b42c <http_11>:
   1b42c:	50545448 312e312f 00000000              HTTP/1.1....

0001b438 <http_content_type>:
   1b438:	746e6f63 2d746e65 65707974 0000203a     content-type: ..

0001b448 <http_texthtml>:
   1b448:	74786574 6d74682f 0000006c              text/html...

0001b454 <http_location>:
   1b454:	61636f6c 6e6f6974 0000203a              location: ..

0001b460 <http_host>:
   1b460:	74736f68 0000203a                       host: ..

0001b468 <http_crnl>:
   1b468:	00000a0d                                ....

0001b46c <http_index_html>:
   1b46c:	646e692f 682e7865 006c6d74              /index.html.

0001b478 <http_404_html>:
   1b478:	3430342f 6d74682e 0000006c              /404.html...

0001b484 <http_referer>:
   1b484:	65666552 3a726572 00000000              Referer:....

0001b490 <http_header_200>:
   1b490:	50545448 302e312f 30303220 0d4b4f20     HTTP/1.0 200 OK.
   1b4a0:	7265530a 3a726576 50497520 302e312f     .Server: uIP/1.0
   1b4b0:	74746820 2f2f3a70 2e777777 73636973      http://www.sics
   1b4c0:	2f65732e 6164617e 69752f6d 0a0d2f70     .se/~adam/uip/..
   1b4d0:	6e6e6f43 69746365 203a6e6f 736f6c63     Connection: clos
   1b4e0:	000a0d65                                e...

0001b4e4 <http_header_404>:
   1b4e4:	50545448 302e312f 34303420 746f4e20     HTTP/1.0 404 Not
   1b4f4:	756f6620 0a0d646e 76726553 203a7265      found..Server: 
   1b504:	2f504975 20302e31 70747468 772f2f3a     uIP/1.0 http://w
   1b514:	732e7777 2e736369 7e2f6573 6d616461     ww.sics.se/~adam
   1b524:	7069752f 430a0d2f 656e6e6f 6f697463     /uip/..Connectio
   1b534:	63203a6e 65736f6c 00000a0d              n: close....

0001b540 <http_content_type_plain>:
   1b540:	746e6f43 2d746e65 65707974 6574203a     Content-type: te
   1b550:	702f7478 6e69616c 0a0d0a0d 00000000     xt/plain........

0001b560 <http_content_type_html>:
   1b560:	746e6f43 2d746e65 65707974 6574203a     Content-type: te
   1b570:	682f7478 0d6c6d74 000a0d0a              xt/html.....

0001b57c <http_content_type_css>:
   1b57c:	746e6f43 2d746e65 65707974 6574203a     Content-type: te
   1b58c:	632f7478 0a0d7373 00000a0d              xt/css......

0001b598 <http_content_type_text>:
   1b598:	746e6f43 2d746e65 65707974 6574203a     Content-type: te
   1b5a8:	742f7478 0d747865 000a0d0a              xt/text.....

0001b5b4 <http_content_type_png>:
   1b5b4:	746e6f43 2d746e65 65707974 6d69203a     Content-type: im
   1b5c4:	2f656761 0d676e70 000a0d0a              age/png.....

0001b5d0 <http_content_type_gif>:
   1b5d0:	746e6f43 2d746e65 65707974 6d69203a     Content-type: im
   1b5e0:	2f656761 0d666967 000a0d0a              age/gif.....

0001b5ec <http_content_type_jpg>:
   1b5ec:	746e6f43 2d746e65 65707974 6d69203a     Content-type: im
   1b5fc:	2f656761 6765706a 0a0d0a0d 00000000     age/jpeg........

0001b60c <http_content_type_binary>:
   1b60c:	746e6f43 2d746e65 65707974 7061203a     Content-type: ap
   1b61c:	63696c70 6f697461 636f2f6e 2d746574     plication/octet-
   1b62c:	65727473 0a0d6d61 00000a0d              stream......

0001b638 <http_html>:
   1b638:	6d74682e 0000006c                       .html...

0001b640 <http_shtml>:
   1b640:	7468732e 00006c6d                       .shtml..

0001b648 <http_htm>:
   1b648:	6d74682e 00000000                       .htm....

0001b650 <http_css>:
   1b650:	7373632e 00000000                       .css....

0001b658 <http_png>:
   1b658:	676e702e 00000000                       .png....

0001b660 <http_gif>:
   1b660:	6669672e 00000000                       .gif....

0001b668 <http_jpg>:
   1b668:	67706a2e 00000000                       .jpg....

0001b670 <http_text>:
   1b670:	7478742e 00000000                       .txt....

0001b678 <http_txt>:
   1b678:	7478742e 00000000                       .txt....

0001b680 <data_404_html>:
   1b680:	3430342f 6d74682e 683c006c 3e6c6d74     /404.html.<html>
   1b690:	0a0d0a0d 646f623c 67622079 6f6c6f63     ....<body bgcolo
   1b6a0:	77223d72 65746968 0a0d3e22 20202020     r="white">..    
   1b6b0:	6e65633c 3e726574 20200a0d 20202020     <center>..      
   1b6c0:	683c2020 30343e31 202d2034 656c6966       <h1>404 - file
   1b6d0:	746f6e20 756f6620 2f3c646e 0d3e3168      not found</h1>.
   1b6e0:	2020200a 20202020 33683c20 206f473e     .        <h3>Go 
   1b6f0:	3c206f74 72682061 223d6665 683e222f     to <a href="/">h
   1b700:	3c656d6f 203e612f 65676170 682f3c2e     ome</a> page.</h
   1b710:	0a0d3e33 20202020 65632f3c 7265746e     3>..    </center
   1b720:	3c0a0d3e 646f622f 0a0d3e79 2f3c0a0d     >..</body>....</
   1b730:	6c6d7468 0000003e                       html>...

0001b738 <data_control_shtml>:
   1b738:	6e6f632f 6c6f7274 7468732e 3c006c6d     /control.shtml.<
   1b748:	434f4421 45505954 4d544820 0a0d3e4c     !DOCTYPE HTML>..
   1b758:	6d74683c 0a0d3e6c 683c0a0d 3e646165     <html>....<head>
   1b768:	20200a0d 743c2020 656c7469 6b614a3e     ..    <title>Jak
   1b778:	20732765 74616577 20726568 74617473     e's weather stat
   1b788:	206e6f69 6e696874 2f3c7967 6c746974     ion thingy</titl
   1b798:	0a0d3e65 20202020 74656d3c 74682061     e>..    <meta ht
   1b7a8:	652d7074 76697571 6f63223d 6e65746e     tp-equiv="conten
   1b7b8:	79742d74 20226570 746e6f63 3d746e65     t-type" content=
   1b7c8:	78657422 74682f74 203b6c6d 72616863     "text/html; char
   1b7d8:	3d746573 2d6f7369 39353838 2022312d     set=iso-8859-1" 
   1b7e8:	0a0d3e2f 20202020 7974733c 6d20656c     />..    <style m
   1b7f8:	61696465 6c61223d 7420226c 3d657079     edia="all" type=
   1b808:	78657422 73632f74 0d3e2273 2020200a     "text/css">..   
   1b818:	20202020 6d694020 74726f70 73632220          @import "cs
   1b828:	74732f73 73656c79 7373632e 0a0d3b22     s/styles.css";..
   1b838:	20202020 74732f3c 3e656c79 2f3c0a0d         </style>..</
   1b848:	64616568 0d0a0d3e 6f623c0a 0d3e7964     head>....<body>.
   1b858:	2020200a 69643c20 64692076 616d223d     .    <div id="ma
   1b868:	3e226e69 20200a0d 20202020 643c2020     in">..        <d
   1b878:	69207669 68223d64 65646165 0d3e2272     iv id="header">.
   1b888:	2020200a 20202020 20202020 20613c20     .            <a 
   1b898:	66657268 6e69223d 2e786564 6c6d7468     href="index.html
   1b8a8:	6c632022 3d737361 676f6c22 3c3e226f     " class="logo"><
   1b8b8:	20676d69 3d637273 676d6922 6f6c632f     img src="img/clo
   1b8c8:	6f4c6475 702e6f67 2022676e 74646977     udLogo.png" widt
   1b8d8:	31223d68 20223030 67696568 223d7468     h="100" height="
   1b8e8:	20223038 3d746c61 2f202222 612f3c3e     80" alt="" /></a
   1b8f8:	0d0a0d3e 2020200a 20202020 20202020     >....           
   1b908:	6c753c20 3d646920 706f7422 76616e2d      <ul id="top-nav
   1b918:	74616769 226e6f69 200a0d3e 20202020     igation">..     
   1b928:	20202020 20202020 3c202020 3c3e696c                <li><
   1b938:	6e617073 70733c3e 3c3e6e61 72682061     span><span><a hr
   1b948:	223d6665 65646e69 74682e78 3e226c6d     ef="index.html">
   1b958:	656d6f48 3e612f3c 70732f3c 3c3e6e61     Home</a></span><
   1b968:	6170732f 0a0d3e6e 20202020 20202020     /span>..        
   1b978:	20202020 20202020 696c2f3c 200a0d3e             </li>.. 
   1b988:	20202020 20202020 20202020 3c202020                    <
   1b998:	3c3e696c 6e617073 70733c3e 3c3e6e61     li><span><span><
   1b9a8:	72682061 223d6665 68736164 72616f62     a href="dashboar
   1b9b8:	68732e64 226c6d74 7361443e 616f6268     d.shtml">Dashboa
   1b9c8:	2f3c6472 2f3c3e61 6e617073 732f3c3e     rd</a></span></s
   1b9d8:	3e6e6170 20200a0d 20202020 20202020     pan>..          
   1b9e8:	20202020 2f3c2020 0d3e696c 2020200a           </li>..   
   1b9f8:	20202020 20202020 20202020 696c3c20                  <li
   1ba08:	616c6320 223d7373 69746361 3e226576      class="active">
   1ba18:	6170733c 733c3e6e 3e6e6170 6820613c     <span><span><a h
   1ba28:	3d666572 6e6f6322 6c6f7274 7468732e     ref="control.sht
   1ba38:	3e226c6d 746e6f43 3c6c6f72 3c3e612f     ml">Control</a><
   1ba48:	6170732f 2f3c3e6e 6e617073 200a0d3e     /span></span>.. 
   1ba58:	20202020 20202020 20202020 3c202020                    <
   1ba68:	3e696c2f 20200a0d 20202020 20202020     /li>..          
   1ba78:	20202020 6c3c2020 733c3e69 3e6e6170           <li><span>
   1ba88:	6170733c 613c3e6e 65726820 73223d66     <span><a href="s
   1ba98:	73746174 7468732e 3e226c6d 20504354     tats.shtml">TCP 
   1baa8:	74617453 612f3c73 732f3c3e 3e6e6170     Stats</a></span>
   1bab8:	70732f3c 0d3e6e61 2020200a 20202020     </span>..       
   1bac8:	20202020 20202020 6c2f3c20 0a0d3e69              </li>..
   1bad8:	20202020 20202020 20202020 20202020                     
   1bae8:	3e696c3c 6170733c 733c3e6e 3e6e6170     <li><span><span>
   1baf8:	6820613c 3d666572 70637422 7468732e     <a href="tcp.sht
   1bb08:	3e226c6d 6e6e6f43 69746365 3c736e6f     ml">Connections<
   1bb18:	3c3e612f 6170732f 2f3c3e6e 6e617073     /a></span></span
   1bb28:	200a0d3e 20202020 20202020 20202020     >..             
   1bb38:	3c202020 3e696c2f 20200a0d 20202020        </li>..      
   1bb48:	20202020 2f3c2020 0d3e6c75 2020200a           </ul>..   
   1bb58:	20202020 642f3c20 0d3e7669 200a0d0a          </div>.... 
   1bb68:	20202020 3c202020 20766964 223d6469            <div id="
   1bb78:	6464696d 3e22656c 20200a0d 20202020     middle">..      
   1bb88:	20202020 683c2020 65573e32 6d6f636c           <h2>Welcom
   1bb98:	6f742065 65687420 204f4920 746e6f63     e to the IO cont
   1bba8:	206c6f72 656e6170 3c20216c 3e32682f     rol panel! </h2>
   1bbb8:	0a0d0a0d 20202020 20202020 20202020     ....            
   1bbc8:	3e72683c 20200a0d 20202020 20202020     <hr>..          
   1bbd8:	623c2020 6e6f433e 6c6f7274 65687420       <b>Control the
   1bbe8:	44454c20 622f3c73 72623c3e 200a0d3e      LEDs</b><br>.. 
   1bbf8:	20202020 20202020 3c202020 0a0d3e70                <p>..
   1bc08:	20200a0d 20202020 20202020 20202020     ..              
   1bc18:	703c2020 6573553e 65687420 65686320       <p>Use the che
   1bc28:	62206b63 7420786f 7574206f 6f206e72     ck box to turn o
   1bc38:	726f206e 66666f20 44454c20 202c3420     n or off LED 4, 
   1bc48:	6e656874 696c6320 22206b63 61647055     then click "Upda
   1bc58:	49206574 3c2e224f 0d3e702f 2020200a     te IO".</p>..   
   1bc68:	20202020 20202020 20202020 3e703c20                  <p>
   1bc78:	20200a0d 20202020 20202020 20202020     ..              
   1bc88:	20202020 663c2020 206d726f 656d616e           <form name
   1bc98:	4661223d 226d726f 74636120 3d6e6f69     ="aForm" action=
   1bca8:	6f632f22 6f72746e 68732e6c 226c6d74     "/control.shtml"
   1bcb8:	74656d20 3d646f68 74656722 0a0d3e22      method="get">..
   1bcc8:	20202020 20202020 20202020 20202020                     
   1bcd8:	20202020 20202020 6c202125 692d6465             %! led-i
   1bce8:	200a0d6f 20202020 20202020 20202020     o..             
   1bcf8:	20202020 20202020 3c202020 0a0d3e70                <p>..
   1bd08:	20202020 20202020 20202020 20202020                     
   1bd18:	20202020 20202020 20202020 706e693c                 <inp
   1bd28:	74207475 3d657079 62757322 2274696d     ut type="submit"
   1bd38:	6c617620 223d6575 61647055 49206574      value="Update I
   1bd48:	0d3e224f 2020200a 20202020 20202020     O">..           
   1bd58:	20202020 20202020 662f3c20 3e6d726f              </form>
   1bd68:	20200a0d 20202020 2f3c2020 3e766964     ..        </div>
   1bd78:	0a0d0a0d 20200a0d 20202020 643c2020     ......        <d
   1bd88:	69207669 66223d64 65746f6f 3c3e2272     iv id="footer"><
   1bd98:	7669642f 200a0d3e 3c202020 7669642f     /div>..    </div
   1bda8:	0d0a0d3e 622f3c0a 3e79646f 0a0d0a0d     >....</body>....
   1bdb8:	74682f3c 003e6c6d                       </html>.

0001bdc0 <data_dashboard_shtml>:
   1bdc0:	7361642f 616f6268 732e6472 6c6d7468     /dashboard.shtml
   1bdd0:	44213c00 5954434f 48204550 3e4c4d54     .<!DOCTYPE HTML>
   1bde0:	683c0a0d 3e6c6d74 0a0d0a0d 6165683c     ..<html>....<hea
   1bdf0:	0a0d3e64 20202020 7469743c 4a3e656c     d>..    <title>J
   1be00:	27656b61 65772073 65687461 74732072     ake's weather st
   1be10:	6f697461 6874206e 79676e69 69742f3c     ation thingy</ti
   1be20:	3e656c74 20200a0d 6d3c2020 20617465     tle>..    <meta 
   1be30:	70747468 7571652d 223d7669 746e6f63     http-equiv="cont
   1be40:	2d746e65 65707974 6f632022 6e65746e     ent-type" conten
   1be50:	74223d74 2f747865 6c6d7468 6863203b     t="text/html; ch
   1be60:	65737261 73693d74 38382d6f 312d3935     arset=iso-8859-1
   1be70:	3e2f2022 20200a0d 733c2020 656c7974     " />..    <style
   1be80:	64656d20 223d6169 226c6c61 70797420      media="all" typ
   1be90:	74223d65 2f747865 22737363 200a0d3e     e="text/css">.. 
   1bea0:	20202020 40202020 6f706d69 22207472            @import "
   1beb0:	2f737363 6c797473 632e7365 3b227373     css/styles.css";
   1bec0:	20200a0d 2f3c2020 6c797473 0a0d3e65     ..    </style>..
   1bed0:	65682f3c 0d3e6461 0d0a0d0a 6f623c0a     </head>......<bo
   1bee0:	0d3e7964 2020200a 69643c20 64692076     dy>..    <div id
   1bef0:	616d223d 3e226e69 20200a0d 20202020     ="main">..      
   1bf00:	643c2020 69207669 68223d64 65646165       <div id="heade
   1bf10:	0d3e2272 2020200a 20202020 20202020     r">..           
   1bf20:	20613c20 66657268 6e69223d 2e786564      <a href="index.
   1bf30:	6c6d7468 6c632022 3d737361 676f6c22     html" class="log
   1bf40:	3c3e226f 20676d69 3d637273 676d6922     o"><img src="img
   1bf50:	6f6c632f 6f4c6475 702e6f67 2022676e     /cloudLogo.png" 
   1bf60:	74646977 31223d68 20223030 67696568     width="100" heig
   1bf70:	223d7468 20223038 3d746c61 2f202222     ht="80" alt="" /
   1bf80:	612f3c3e 0d0a0d3e 2020200a 20202020     ></a>....       
   1bf90:	20202020 6c753c20 3d646920 706f7422          <ul id="top
   1bfa0:	76616e2d 74616769 226e6f69 200a0d3e     -navigation">.. 
   1bfb0:	20202020 20202020 20202020 3c202020                    <
   1bfc0:	3c3e696c 6e617073 70733c3e 3c3e6e61     li><span><span><
   1bfd0:	72682061 223d6665 65646e69 74682e78     a href="index.ht
   1bfe0:	3e226c6d 656d6f48 3e612f3c 70732f3c     ml">Home</a></sp
   1bff0:	3c3e6e61 6170732f 0a0d3e6e 20202020     an></span>..    
   1c000:	20202020 20202020 20202020 696c2f3c                 </li
   1c010:	200a0d3e 20202020 20202020 20202020     >..             
   1c020:	3c202020 6320696c 7373616c 6361223d        <li class="ac
   1c030:	65766974 733c3e22 3e6e6170 6170733c     tive"><span><spa
   1c040:	613c3e6e 65726820 64223d66 62687361     n><a href="dashb
   1c050:	6472616f 7468732e 3e226c6d 68736144     oard.shtml">Dash
   1c060:	72616f62 612f3c64 732f3c3e 3e6e6170     board</a></span>
   1c070:	70732f3c 0d3e6e61 2020200a 20202020     </span>..       
   1c080:	20202020 20202020 6c2f3c20 0a0d3e69              </li>..
   1c090:	20202020 20202020 20202020 20202020                     
   1c0a0:	3e696c3c 6170733c 733c3e6e 3e6e6170     <li><span><span>
   1c0b0:	6820613c 3d666572 6e6f6322 6c6f7274     <a href="control
   1c0c0:	7468732e 3e226c6d 746e6f43 3c6c6f72     .shtml">Control<
   1c0d0:	3c3e612f 6170732f 2f3c3e6e 6e617073     /a></span></span
   1c0e0:	200a0d3e 20202020 20202020 20202020     >..             
   1c0f0:	3c202020 3e696c2f 20200a0d 20202020        </li>..      
   1c100:	20202020 20202020 6c3c2020 733c3e69               <li><s
   1c110:	3e6e6170 6170733c 613c3e6e 65726820     pan><span><a hre
   1c120:	73223d66 73746174 7468732e 3e226c6d     f="stats.shtml">
   1c130:	20504354 74617453 612f3c73 732f3c3e     TCP Stats</a></s
   1c140:	3e6e6170 70732f3c 0d3e6e61 2020200a     pan></span>..   
   1c150:	20202020 20202020 20202020 6c2f3c20                  </l
   1c160:	0a0d3e69 20202020 20202020 20202020     i>..            
   1c170:	20202020 3e696c3c 6170733c 733c3e6e         <li><span><s
   1c180:	3e6e6170 6820613c 3d666572 70637422     pan><a href="tcp
   1c190:	7468732e 3e226c6d 6e6e6f43 69746365     .shtml">Connecti
   1c1a0:	3c736e6f 3c3e612f 6170732f 2f3c3e6e     ons</a></span></
   1c1b0:	6e617073 200a0d3e 20202020 20202020     span>..         
   1c1c0:	20202020 3c202020 3e696c2f 20200a0d            </li>..  
   1c1d0:	20202020 20202020 2f3c2020 0d3e6c75               </ul>.
   1c1e0:	2020200a 20202020 642f3c20 0d3e7669     .        </div>.
   1c1f0:	200a0d0a 20202020 3c202020 20766964     ...        <div 
   1c200:	223d6469 6464696d 3e22656c 20200a0d     id="middle">..  
   1c210:	20202020 20202020 683c2020 65573e32               <h2>We
   1c220:	6d6f636c 6f742065 65687420 61655720     lcome to the Wea
   1c230:	72656874 73614420 616f6268 20216472     ther Dashboard! 
   1c240:	32682f3c 0d0a0d3e 2020200a 20202020     </h2>....       
   1c250:	20202020 69643c20 64692076 6863223d          <div id="ch
   1c260:	22747261 200a0d3e 20202020 20202020     art">..         
   1c270:	20202020 3c202020 766e6163 69207361            <canvas i
   1c280:	63223d64 74726168 766e6143 20227361     d="chartCanvas" 
   1c290:	74646977 35223d68 20223231 67696568     width="512" heig
   1c2a0:	223d7468 22303031 632f3c3e 61766e61     ht="100"></canva
   1c2b0:	0a0d3e73 20202020 20202020 20202020     s>..            
   1c2c0:	69642f3c 0a0d3e76 20202020 20202020     </div>..        
   1c2d0:	69642f3c 0a0d3e76 0a0d0a0d 20202020     </div>......    
   1c2e0:	20202020 7669643c 3d646920 6f6f6622         <div id="foo
   1c2f0:	22726574 642f3c3e 0d3e7669 2020200a     ter"></div>..   
   1c300:	642f3c20 0d3e7669 200a0d0a 3c202020      </div>....    <
   1c310:	69726373 0d3e7470 2020200a 20202020     script>..       
   1c320:	66202120 74636e75 286e6f69 7b202965      ! function(e) {
   1c330:	20200a0d 20202020 20202020 61762020     ..            va
   1c340:	20742072 0d7b203d 2020200a 20202020     r t = {..       
   1c350:	20202020 20202020 74786520 3a646e65              extend:
   1c360:	6e756620 6f697463 2029286e 200a0d7b      function() {.. 
   1c370:	20202020 20202020 20202020 20202020                     
   1c380:	61202020 6d756772 73746e65 205d305b        arguments[0] 
   1c390:	7261203d 656d7567 5b73746e 7c205d30     = arguments[0] |
   1c3a0:	7d7b207c 200a0d3b 20202020 20202020     | {};..         
   1c3b0:	20202020 20202020 66202020 2820726f                for (
   1c3c0:	20726176 203d2065 65203b31 61203c20     var e = 1; e < a
   1c3d0:	6d756772 73746e65 6e656c2e 3b687467     rguments.length;
   1c3e0:	2b206520 2931203d 20200a0d 20202020      e += 1)..      
   1c3f0:	20202020 20202020 20202020 20202020                     
   1c400:	6f662020 76282072 69207261 206e6920       for (var i in 
   1c410:	75677261 746e656d 5d655b73 72612029     arguments[e]) ar
   1c420:	656d7567 5b73746e 682e5d65 774f7361     guments[e].hasOw
   1c430:	6f72506e 74726570 29692879 20262620     nProperty(i) && 
   1c440:	626f2228 7463656a 3d3d2022 70797420     ("object" == typ
   1c450:	20666f65 75677261 746e656d 5d655b73     eof arguments[e]
   1c460:	205d695b 7261203f 656d7567 5b73746e     [i] ? arguments[
   1c470:	695b5d65 6e69205d 6e617473 666f6563     e][i] instanceof
   1c480:	72724120 3f207961 67726120 6e656d75      Array ? argumen
   1c490:	305b7374 5d695b5d 61203d20 6d756772     ts[0][i] = argum
   1c4a0:	73746e65 5b5d655b 3a205d69 67726120     ents[e][i] : arg
   1c4b0:	6e656d75 305b7374 5d695b5d 74203d20     uments[0][i] = t
   1c4c0:	7478652e 28646e65 75677261 746e656d     .extend(argument
   1c4d0:	5d305b73 2c5d695b 67726120 6e656d75     s[0][i], argumen
   1c4e0:	655b7374 5d695b5d 203a2029 75677261     ts[e][i]) : argu
   1c4f0:	746e656d 5d305b73 205d695b 7261203d     ments[0][i] = ar
   1c500:	656d7567 5b73746e 695b5d65 0d3b295d     guments[e][i]);.
   1c510:	2020200a 20202020 20202020 20202020     .               
   1c520:	20202020 74657220 206e7275 75677261          return argu
   1c530:	746e656d 5d305b73 20200a0d 20202020     ments[0]..      
   1c540:	20202020 20202020 0d7d2020 2020200a               }..   
   1c550:	20202020 20202020 0d3b7d20 200a0d0a              };.... 
   1c560:	20202020 20202020 66202020 74636e75                funct
   1c570:	206e6f69 29652869 0a0d7b20 20202020     ion i(e) {..    
   1c580:	20202020 20202020 20202020 73696874                 this
   1c590:	74706f2e 736e6f69 74203d20 7478652e     .options = t.ext
   1c5a0:	28646e65 202c7d7b 65642e69 6c756166     end({}, i.defaul
   1c5b0:	74704f74 736e6f69 2965202c 6874202c     tOptions, e), th
   1c5c0:	632e7369 7261656c 0a0d2928 20202020     is.clear()..    
   1c5d0:	20202020 20202020 0d0a0d7d 2020200a             }....   
   1c5e0:	20202020 20202020 6e756620 6f697463              functio
   1c5f0:	2861206e 7b202965 20200a0d 20202020     n a(e) {..      
   1c600:	20202020 20202020 68742020 6f2e7369               this.o
   1c610:	6f697470 3d20736e 652e7420 6e657478     ptions = t.exten
   1c620:	7d7b2864 2e61202c 61666564 43746c75     d({}, a.defaultC
   1c630:	74726168 6974704f 2c736e6f 2c296520     hartOptions, e),
   1c640:	69687420 65732e73 73656972 20746553      this.seriesSet 
   1c650:	5d5b203d 6874202c 632e7369 65727275     = [], this.curre
   1c660:	6156746e 5265756c 65676e61 31203d20     ntValueRange = 1
   1c670:	6874202c 632e7369 65727275 6956746e     , this.currentVi
   1c680:	6e694d73 756c6156 203d2065 74202c30     sMinValue = 0, t
   1c690:	2e736968 7473616c 646e6552 69547265     his.lastRenderTi
   1c6a0:	694d656d 73696c6c 30203d20 20200a0d     meMillis = 0..  
   1c6b0:	20202020 20202020 0d7d2020 2020200a               }..   
   1c6c0:	20202020 20202020 642e6920 75616665              i.defau
   1c6d0:	704f746c 6e6f6974 203d2073 200a0d7b     ltOptions = {.. 
   1c6e0:	20202020 20202020 20202020 72202020                    r
   1c6f0:	74657365 6e756f42 6e497364 76726574     esetBoundsInterv
   1c700:	203a6c61 2c336533 20200a0d 20202020     al: 3e3,..      
   1c710:	20202020 20202020 65722020 42746573               resetB
   1c720:	646e756f 21203a73 200a0d30 20202020     ounds: !0..     
   1c730:	20202020 7d202020 2e69202c 746f7270            }, i.prot
   1c740:	7079746f 6c632e65 20726165 7566203d     otype.clear = fu
   1c750:	6974636e 29286e6f 0a0d7b20 20202020     nction() {..    
   1c760:	20202020 20202020 20202020 73696874                 this
   1c770:	7461642e 203d2061 202c5d5b 73696874     .data = [], this
   1c780:	78616d2e 756c6156 203d2065 626d754e     .maxValue = Numb
   1c790:	4e2e7265 202c4e61 73696874 6e696d2e     er.NaN, this.min
   1c7a0:	756c6156 203d2065 626d754e 4e2e7265     Value = Number.N
   1c7b0:	0a0d4e61 20202020 20202020 20202020     aN..            
   1c7c0:	69202c7d 6f72702e 79746f74 722e6570     }, i.prototype.r
   1c7d0:	74657365 6e756f42 3d207364 6e756620     esetBounds = fun
   1c7e0:	6f697463 2029286e 200a0d7b 20202020     ction() {..     
   1c7f0:	20202020 20202020 69202020 74282066                if (t
   1c800:	2e736968 61746164 6e656c2e 29687467     his.data.length)
   1c810:	0a0d7b20 20202020 20202020 20202020      {..            
   1c820:	20202020 20202020 73696874 78616d2e             this.max
   1c830:	756c6156 203d2065 73696874 7461642e     Value = this.dat
   1c840:	5d305b61 2c5d315b 69687420 696d2e73     a[0][1], this.mi
   1c850:	6c61566e 3d206575 69687420 61642e73     nValue = this.da
   1c860:	305b6174 5d315b5d 200a0d3b 20202020     ta[0][1];..     
   1c870:	20202020 20202020 20202020 66202020                    f
   1c880:	2820726f 20726176 203d2065 65203b31     or (var e = 1; e
   1c890:	74203c20 2e736968 61746164 6e656c2e      < this.data.len
   1c8a0:	3b687467 2b206520 2931203d 0a0d7b20     gth; e += 1) {..
   1c8b0:	20202020 20202020 20202020 20202020                     
   1c8c0:	20202020 20202020 20726176 203d2074             var t = 
   1c8d0:	73696874 7461642e 5d655b61 3b5d315b     this.data[e][1];
   1c8e0:	20200a0d 20202020 20202020 20202020     ..              
   1c8f0:	20202020 20202020 20742020 6874203e               t > th
   1c900:	6d2e7369 61567861 2065756c 28202626     is.maxValue && (
   1c910:	73696874 78616d2e 756c6156 203d2065     this.maxValue = 
   1c920:	202c2974 203c2074 73696874 6e696d2e     t), t < this.min
   1c930:	756c6156 26262065 68742820 6d2e7369     Value && (this.m
   1c940:	61566e69 2065756c 2974203d 20200a0d     inValue = t)..  
   1c950:	20202020 20202020 20202020 20202020                     
   1c960:	0d7d2020 2020200a 20202020 20202020       }..           
   1c970:	20202020 65207d20 2065736c 73696874          } else this
   1c980:	78616d2e 756c6156 203d2065 626d754e     .maxValue = Numb
   1c990:	4e2e7265 202c4e61 73696874 6e696d2e     er.NaN, this.min
   1c9a0:	756c6156 203d2065 626d754e 4e2e7265     Value = Number.N
   1c9b0:	0a0d4e61 20202020 20202020 20202020     aN..            
   1c9c0:	69202c7d 6f72702e 79746f74 612e6570     }, i.prototype.a
   1c9d0:	6e657070 203d2064 636e7566 6e6f6974     ppend = function
   1c9e0:	202c6528 69202c74 0d7b2029 2020200a     (e, t, i) {..   
   1c9f0:	20202020 20202020 20202020 726f6620                  for
   1ca00:	61762820 20612072 6874203d 642e7369      (var a = this.d
   1ca10:	2e617461 676e656c 2d206874 203b3120     ata.length - 1; 
   1ca20:	3d3e2061 26203020 68742026 642e7369     a >= 0 && this.d
   1ca30:	5b617461 305b5d61 203e205d 20293b65     ata[a][0] > e;) 
   1ca40:	3d2d2061 203b3120 2031202d 203d3d3d     a -= 1; - 1 === 
   1ca50:	203f2061 73696874 7461642e 70732e61     a ? this.data.sp
   1ca60:	6563696c 202c3028 5b202c30 74202c65     lice(0, 0, [e, t
   1ca70:	3a20295d 69687420 61642e73 6c2e6174     ]) : this.data.l
   1ca80:	74676e65 203e2068 26262030 69687420     ength > 0 && thi
   1ca90:	61642e73 615b6174 5d305b5d 3d3d3d20     s.data[a][0] ===
   1caa0:	3f206520 3f206920 68742820 642e7369      e ? i ? (this.d
   1cab0:	5b617461 315b5d61 3d2b205d 202c7420     ata[a][1] += t, 
   1cac0:	203d2074 73696874 7461642e 5d615b61     t = this.data[a]
   1cad0:	295d315b 74203a20 2e736968 61746164     [1]) : this.data
   1cae0:	5b5d615b 3d205d31 3a207420 3c206120     [a][1] = t : a <
   1caf0:	69687420 61642e73 6c2e6174 74676e65      this.data.lengt
   1cb00:	202d2068 203f2031 73696874 7461642e     h - 1 ? this.dat
   1cb10:	70732e61 6563696c 2b206128 202c3120     a.splice(a + 1, 
   1cb20:	5b202c30 74202c65 3a20295d 69687420     0, [e, t]) : thi
   1cb30:	61642e73 702e6174 28687375 202c655b     s.data.push([e, 
   1cb40:	2c295d74 69687420 616d2e73 6c615678     t]), this.maxVal
   1cb50:	3d206575 4e736920 74284e61 2e736968     ue = isNaN(this.
   1cb60:	5678616d 65756c61 203f2029 203a2074     maxValue) ? t : 
   1cb70:	6874614d 78616d2e 69687428 616d2e73     Math.max(this.ma
   1cb80:	6c615678 202c6575 202c2974 73696874     xValue, t), this
   1cb90:	6e696d2e 756c6156 203d2065 614e7369     .minValue = isNa
   1cba0:	6874284e 6d2e7369 61566e69 2965756c     N(this.minValue)
   1cbb0:	74203f20 4d203a20 2e687461 286e696d      ? t : Math.min(
   1cbc0:	73696874 6e696d2e 756c6156 74202c65     this.minValue, t
   1cbd0:	200a0d29 20202020 20202020 7d202020     )..            }
   1cbe0:	2e69202c 746f7270 7079746f 72642e65     , i.prototype.dr
   1cbf0:	6c4f706f 74614464 203d2061 636e7566     opOldData = func
   1cc00:	6e6f6974 202c6528 7b202974 20200a0d     tion(e, t) {..  
   1cc10:	20202020 20202020 20202020 6f662020                   fo
   1cc20:	76282072 69207261 30203d20 6874203b     r (var i = 0; th
   1cc30:	642e7369 2e617461 676e656c 2d206874     is.data.length -
   1cc40:	3e206920 2074203d 74202626 2e736968      i >= t && this.
   1cc50:	61746164 2b20695b 5b5d3120 3c205d30     data[i + 1][0] <
   1cc60:	293b6520 2b206920 3b31203d 20200a0d      e;) i += 1;..  
   1cc70:	20202020 20202020 20202020 20302020                   0 
   1cc80:	203d3d21 26262069 69687420 61642e73     !== i && this.da
   1cc90:	732e6174 63696c70 2c302865 0d296920     ta.splice(0, i).
   1cca0:	2020200a 20202020 20202020 202c7d20     .            }, 
   1ccb0:	65642e61 6c756166 61684374 704f7472     a.defaultChartOp
   1ccc0:	6e6f6974 203d2073 200a0d7b 20202020     tions = {..     
   1ccd0:	20202020 20202020 6d202020 696c6c69                milli
   1cce0:	72655073 65786950 32203a6c 0a0d2c30     sPerPixel: 20,..
   1ccf0:	20202020 20202020 20202020 20202020                     
   1cd00:	62616e65 7044656c 61635369 676e696c     enableDpiScaling
   1cd10:	3021203a 200a0d2c 20202020 20202020     : !0,..         
   1cd20:	20202020 79202020 466e694d 616d726f            yMinForma
   1cd30:	72657474 7566203a 6974636e 65286e6f     tter: function(e
   1cd40:	2974202c 0a0d7b20 20202020 20202020     , t) {..        
   1cd50:	20202020 20202020 20202020 75746572                 retu
   1cd60:	70206e72 65737261 616f6c46 29652874     rn parseFloat(e)
   1cd70:	466f742e 64657869 0d297428 2020200a     .toFixed(t)..   
   1cd80:	20202020 20202020 20202020 0d2c7d20                  },.
   1cd90:	2020200a 20202020 20202020 20202020     .               
   1cda0:	614d7920 726f4678 7474616d 203a7265      yMaxFormatter: 
   1cdb0:	636e7566 6e6f6974 202c6528 7b202974     function(e, t) {
   1cdc0:	20200a0d 20202020 20202020 20202020     ..              
   1cdd0:	20202020 65722020 6e727574 72617020           return par
   1cde0:	6c466573 2874616f 742e2965 7869466f     seFloat(e).toFix
   1cdf0:	74286465 200a0d29 20202020 20202020     ed(t)..         
   1ce00:	20202020 7d202020 200a0d2c 20202020            },..     
   1ce10:	20202020 20202020 6d202020 61567861                maxVa
   1ce20:	5365756c 656c6163 2c31203a 20200a0d     lueScale: 1,..  
   1ce30:	20202020 20202020 20202020 696d2020                   mi
   1ce40:	6c61566e 63536575 3a656c61 0d2c3120     nValueScale: 1,.
   1ce50:	2020200a 20202020 20202020 20202020     .               
   1ce60:	746e6920 6f707265 6974616c 203a6e6f      interpolation: 
   1ce70:	7a656222 22726569 200a0d2c 20202020     "bezier",..     
   1ce80:	20202020 20202020 73202020 656c6163                scale
   1ce90:	6f6f6d53 6e696874 2e203a67 2c353231     Smoothing: .125,
   1cea0:	20200a0d 20202020 20202020 20202020     ..              
   1ceb0:	616d2020 74614478 74655361 676e654c       maxDataSetLeng
   1cec0:	203a6874 0a0d2c32 20202020 20202020     th: 2,..        
   1ced0:	20202020 20202020 6f726373 61426c6c             scrollBa
   1cee0:	61776b63 3a736472 2c312120 20200a0d     ckwards: !1,..  
   1cef0:	20202020 20202020 20202020 72672020                   gr
   1cf00:	203a6469 200a0d7b 20202020 20202020     id: {..         
   1cf10:	20202020 20202020 66202020 536c6c69                fillS
   1cf20:	656c7974 2322203a 30303030 2c223030     tyle: "#000000",
   1cf30:	20200a0d 20202020 20202020 20202020     ..              
   1cf40:	20202020 74732020 656b6f72 6c797453           strokeStyl
   1cf50:	22203a65 37373723 22373737 200a0d2c     e: "#777777",.. 
   1cf60:	20202020 20202020 20202020 20202020                     
   1cf70:	6c202020 57656e69 68746469 2c31203a        lineWidth: 1,
   1cf80:	20200a0d 20202020 20202020 20202020     ..              
   1cf90:	20202020 68732020 4c707261 73656e69           sharpLines
   1cfa0:	3121203a 200a0d2c 20202020 20202020     : !1,..         
   1cfb0:	20202020 20202020 6d202020 696c6c69                milli
   1cfc0:	72655073 656e694c 6531203a 0a0d2c33     sPerLine: 1e3,..
   1cfd0:	20202020 20202020 20202020 20202020                     
   1cfe0:	20202020 74726576 6c616369 74636553         verticalSect
   1cff0:	736e6f69 2c32203a 20200a0d 20202020     ions: 2,..      
   1d000:	20202020 20202020 20202020 6f622020                   bo
   1d010:	72656472 69736956 3a656c62 0d302120     rderVisible: !0.
   1d020:	2020200a 20202020 20202020 20202020     .               
   1d030:	0d2c7d20 2020200a 20202020 20202020      },..           
   1d040:	20202020 62616c20 3a736c65 0a0d7b20          labels: {..
   1d050:	20202020 20202020 20202020 20202020                     
   1d060:	20202020 6c6c6966 6c797453 22203a65         fillStyle: "
   1d070:	66666623 22666666 200a0d2c 20202020     #ffffff",..     
   1d080:	20202020 20202020 20202020 64202020                    d
   1d090:	62617369 3a64656c 2c312120 20200a0d     isabled: !1,..  
   1d0a0:	20202020 20202020 20202020 20202020                     
   1d0b0:	6f662020 6953746e 203a657a 0d2c3031       fontSize: 10,.
   1d0c0:	2020200a 20202020 20202020 20202020     .               
   1d0d0:	20202020 6e6f6620 6d614674 3a796c69          fontFamily:
   1d0e0:	6f6d2220 70736f6e 22656361 200a0d2c      "monospace",.. 
   1d0f0:	20202020 20202020 20202020 20202020                     
   1d100:	70202020 69636572 6e6f6973 0d32203a        precision: 2.
   1d110:	2020200a 20202020 20202020 20202020     .               
   1d120:	0d2c7d20 2020200a 20202020 20202020      },..           
   1d130:	20202020 726f6820 6e6f7a69 4c6c6174          horizontalL
   1d140:	73656e69 5d5b203a 20200a0d 20202020     ines: []..      
   1d150:	20202020 2c7d2020 412e6120 616d696e           }, a.Anima
   1d160:	6f436574 7461706d 6c696269 20797469     teCompatibility 
   1d170:	0d7b203d 2020200a 20202020 20202020     = {..           
   1d180:	20202020 71657220 74736575 6d696e41          requestAnim
   1d190:	6f697461 6172466e 203a656d 636e7566     ationFrame: func
   1d1a0:	6e6f6974 202c6528 7b202974 20200a0d     tion(e, t) {..  
   1d1b0:	20202020 20202020 20202020 20202020                     
   1d1c0:	65722020 6e727574 69772820 776f646e       return (window
   1d1d0:	7165722e 74736575 6d696e41 6f697461     .requestAnimatio
   1d1e0:	6172466e 7c20656d 6977207c 776f646e     nFrame || window
   1d1f0:	6265772e 5274696b 65757165 6e417473     .webkitRequestAn
   1d200:	74616d69 466e6f69 656d6172 207c7c20     imationFrame || 
   1d210:	646e6977 6d2e776f 65527a6f 73657571     window.mozReques
   1d220:	696e4174 6974616d 72466e6f 20656d61     tAnimationFrame 
   1d230:	77207c7c 6f646e69 526f2e77 65757165     || window.oReque
   1d240:	6e417473 74616d69 466e6f69 656d6172     stAnimationFrame
   1d250:	207c7c20 646e6977 6d2e776f 71655273      || window.msReq
   1d260:	74736575 6d696e41 6f697461 6172466e     uestAnimationFra
   1d270:	7c20656d 7566207c 6974636e 65286e6f     me || function(e
   1d280:	0d7b2029 2020200a 20202020 20202020     ) {..           
   1d290:	20202020 20202020 20202020 74657220                  ret
   1d2a0:	206e7275 646e6977 732e776f 69547465     urn window.setTi
   1d2b0:	756f656d 75662874 6974636e 29286e6f     meout(function()
   1d2c0:	0a0d7b20 20202020 20202020 20202020      {..            
   1d2d0:	20202020 20202020 20202020 20202020                     
   1d2e0:	6e282865 44207765 29657461 7465672e     e((new Date).get
   1d2f0:	656d6954 0d292928 2020200a 20202020     Time())..       
   1d300:	20202020 20202020 20202020 20202020                     
   1d310:	202c7d20 0d293631 2020200a 20202020      }, 16)..       
   1d320:	20202020 20202020 20202020 2e297d20                  }).
   1d330:	6c6c6163 6e697728 2c776f64 202c6520     call(window, e, 
   1d340:	0a0d2974 20202020 20202020 20202020     t)..            
   1d350:	20202020 0a0d2c7d 20202020 20202020         },..        
   1d360:	20202020 20202020 636e6163 6e416c65             cancelAn
   1d370:	74616d69 466e6f69 656d6172 7566203a     imationFrame: fu
   1d380:	6974636e 65286e6f 0d7b2029 2020200a     nction(e) {..   
   1d390:	20202020 20202020 20202020 20202020                     
   1d3a0:	74657220 206e7275 6e697728 2e776f64      return (window.
   1d3b0:	636e6163 6e416c65 74616d69 466e6f69     cancelAnimationF
   1d3c0:	656d6172 207c7c20 636e7566 6e6f6974     rame || function
   1d3d0:	20296528 200a0d7b 20202020 20202020     (e) {..         
   1d3e0:	20202020 20202020 20202020 63202020                    c
   1d3f0:	7261656c 656d6954 2874756f 0a0d2965     learTimeout(e)..
   1d400:	20202020 20202020 20202020 20202020                     
   1d410:	20202020 632e297d 286c6c61 646e6977         }).call(wind
   1d420:	202c776f 0a0d2965 20202020 20202020     ow, e)..        
   1d430:	20202020 20202020 200a0d7d 20202020             }..     
   1d440:	20202020 7d202020 2e61202c 61666564            }, a.defa
   1d450:	53746c75 65697265 65725073 746e6573     ultSeriesPresent
   1d460:	6f697461 74704f6e 736e6f69 7b203d20     ationOptions = {
   1d470:	20200a0d 20202020 20202020 20202020     ..              
   1d480:	696c2020 6957656e 3a687464 0d2c3120       lineWidth: 1,.
   1d490:	2020200a 20202020 20202020 20202020     .               
   1d4a0:	72747320 53656b6f 656c7974 2322203a      strokeStyle: "#
   1d4b0:	66666666 0d226666 2020200a 20202020     ffffff"..       
   1d4c0:	20202020 202c7d20 72702e61 746f746f          }, a.protot
   1d4d0:	2e657079 54646461 53656d69 65697265     ype.addTimeSerie
   1d4e0:	203d2073 636e7566 6e6f6974 202c6528     s = function(e, 
   1d4f0:	7b202969 20200a0d 20202020 20202020     i) {..          
   1d500:	20202020 68742020 732e7369 65697265           this.serie
   1d510:	74655373 7375702e 0d7b2868 2020200a     sSet.push({..   
   1d520:	20202020 20202020 20202020 20202020                     
   1d530:	6d697420 72655365 3a736569 0d2c6520      timeSeries: e,.
   1d540:	2020200a 20202020 20202020 20202020     .               
   1d550:	20202020 74706f20 736e6f69 2e74203a          options: t.
   1d560:	65747865 7b28646e 61202c7d 6665642e     extend({}, a.def
   1d570:	746c7561 69726553 72507365 6e657365     aultSeriesPresen
   1d580:	69746174 704f6e6f 6e6f6974 69202c73     tationOptions, i
   1d590:	200a0d29 20202020 20202020 20202020     )..             
   1d5a0:	7d202020 65202c29 74706f2e 736e6f69        }), e.options
   1d5b0:	7365722e 6f427465 73646e75 20262620     .resetBounds && 
   1d5c0:	706f2e65 6e6f6974 65722e73 42746573     e.options.resetB
   1d5d0:	646e756f 746e4973 61767265 203e206c     oundsInterval > 
   1d5e0:	26262030 2e652820 65736572 756f4274     0 && (e.resetBou
   1d5f0:	5473646e 72656d69 3d206449 74657320     ndsTimerId = set
   1d600:	65746e49 6c617672 6e756628 6f697463     Interval(functio
   1d610:	2029286e 200a0d7b 20202020 20202020     n() {..         
   1d620:	20202020 20202020 65202020 7365722e                e.res
   1d630:	6f427465 73646e75 0a0d2928 20202020     etBounds()..    
   1d640:	20202020 20202020 20202020 65202c7d                 }, e
   1d650:	74706f2e 736e6f69 7365722e 6f427465     .options.resetBo
   1d660:	73646e75 65746e49 6c617672 0a0d2929     undsInterval))..
   1d670:	20202020 20202020 20202020 61202c7d                 }, a
   1d680:	6f72702e 79746f74 722e6570 766f6d65     .prototype.remov
   1d690:	6d695465 72655365 20736569 7566203d     eTimeSeries = fu
   1d6a0:	6974636e 65286e6f 0d7b2029 2020200a     nction(e) {..   
   1d6b0:	20202020 20202020 20202020 726f6620                  for
   1d6c0:	61762820 20742072 6874203d 732e7369      (var t = this.s
   1d6d0:	65697265 74655373 6e656c2e 2c687467     eriesSet.length,
   1d6e0:	3d206920 203b3020 203c2069 69203b74      i = 0; i < t; i
   1d6f0:	203d2b20 0a0d2931 20202020 20202020      += 1)..        
   1d700:	20202020 20202020 20202020 28206669                 if (
   1d710:	73696874 7265732e 53736569 695b7465     this.seriesSet[i
   1d720:	69742e5d 6553656d 73656972 3d3d3d20     ].timeSeries ===
   1d730:	20296520 200a0d7b 20202020 20202020      e) {..         
   1d740:	20202020 20202020 20202020 74202020                    t
   1d750:	2e736968 69726573 65537365 70732e74     his.seriesSet.sp
   1d760:	6563696c 202c6928 0d3b2931 2020200a     lice(i, 1);..   
   1d770:	20202020 20202020 20202020 20202020                     
   1d780:	20202020 65726220 0a0d6b61 20202020          break..    
   1d790:	20202020 20202020 20202020 20202020                     
   1d7a0:	200a0d7d 20202020 20202020 20202020     }..             
   1d7b0:	65202020 7365722e 6f427465 73646e75        e.resetBounds
   1d7c0:	656d6954 20644972 63202626 7261656c     TimerId && clear
   1d7d0:	65746e49 6c617672 722e6528 74657365     Interval(e.reset
   1d7e0:	6e756f42 69547364 4972656d 0a0d2964     BoundsTimerId)..
   1d7f0:	20202020 20202020 20202020 61202c7d                 }, a
   1d800:	6f72702e 79746f74 672e6570 69547465     .prototype.getTi
   1d810:	6553656d 73656972 6974704f 20736e6f     meSeriesOptions 
   1d820:	7566203d 6974636e 65286e6f 0d7b2029     = function(e) {.
   1d830:	2020200a 20202020 20202020 20202020     .               
   1d840:	726f6620 61762820 20742072 6874203d      for (var t = th
   1d850:	732e7369 65697265 74655373 6e656c2e     is.seriesSet.len
   1d860:	2c687467 3d206920 203b3020 203c2069     gth, i = 0; i < 
   1d870:	69203b74 203d2b20 0a0d2931 20202020     t; i += 1)..    
   1d880:	20202020 20202020 20202020 20202020                     
   1d890:	28206669 73696874 7265732e 53736569     if (this.seriesS
   1d8a0:	695b7465 69742e5d 6553656d 73656972     et[i].timeSeries
   1d8b0:	3d3d3d20 20296520 75746572 74206e72      === e) return t
   1d8c0:	2e736968 69726573 65537365 5d695b74     his.seriesSet[i]
   1d8d0:	74706f2e 736e6f69 20200a0d 20202020     .options..      
   1d8e0:	20202020 2c7d2020 702e6120 6f746f72           }, a.proto
   1d8f0:	65707974 6972622e 6f54676e 6e6f7246     type.bringToFron
   1d900:	203d2074 636e7566 6e6f6974 20296528     t = function(e) 
   1d910:	200a0d7b 20202020 20202020 20202020     {..             
   1d920:	66202020 2820726f 20726176 203d2074        for (var t = 
   1d930:	73696874 7265732e 53736569 6c2e7465     this.seriesSet.l
   1d940:	74676e65 69202c68 30203d20 2069203b     ength, i = 0; i 
   1d950:	3b74203c 2b206920 2931203d 20200a0d     < t; i += 1)..  
   1d960:	20202020 20202020 20202020 20202020                     
   1d970:	66692020 68742820 732e7369 65697265       if (this.serie
   1d980:	74655373 2e5d695b 656d6974 69726553     sSet[i].timeSeri
   1d990:	3d207365 65203d3d 0d7b2029 2020200a     es === e) {..   
   1d9a0:	20202020 20202020 20202020 20202020                     
   1d9b0:	20202020 72617620 3d206120 69687420          var a = thi
   1d9c0:	65732e73 73656972 2e746553 696c7073     s.seriesSet.spli
   1d9d0:	69286563 2931202c 200a0d3b 20202020     ce(i, 1);..     
   1d9e0:	20202020 20202020 20202020 20202020                     
   1d9f0:	74202020 2e736968 69726573 65537365        this.seriesSe
   1da00:	75702e74 61286873 295d305b 200a0d3b     t.push(a[0]);.. 
   1da10:	20202020 20202020 20202020 20202020                     
   1da20:	20202020 62202020 6b616572 20200a0d            break..  
   1da30:	20202020 20202020 20202020 20202020                     
   1da40:	0d7d2020 2020200a 20202020 20202020       }..           
   1da50:	202c7d20 72702e61 746f746f 2e657079      }, a.prototype.
   1da60:	65727473 6f546d61 66203d20 74636e75     streamTo = funct
   1da70:	286e6f69 74202c65 0d7b2029 2020200a     ion(e, t) {..   
   1da80:	20202020 20202020 20202020 69687420                  thi
   1da90:	61632e73 7361766e 65203d20 6874202c     s.canvas = e, th
   1daa0:	642e7369 79616c65 74203d20 6874202c     is.delay = t, th
   1dab0:	732e7369 74726174 0a0d2928 20202020     is.start()..    
   1dac0:	20202020 20202020 61202c7d 6f72702e             }, a.pro
   1dad0:	79746f74 722e6570 7a697365 203d2065     totype.resize = 
   1dae0:	636e7566 6e6f6974 7b202928 20200a0d     function() {..  
   1daf0:	20202020 20202020 20202020 66692020                   if
   1db00:	68742820 6f2e7369 6f697470 652e736e      (this.options.e
   1db10:	6c62616e 69704465 6c616353 20676e69     nableDpiScaling 
   1db20:	77202626 6f646e69 26262077 21203120     && window && 1 !
   1db30:	77203d3d 6f646e69 65642e77 65636976     == window.device
   1db40:	65786950 7461526c 20296f69 200a0d7b     PixelRatio) {.. 
   1db50:	20202020 20202020 20202020 20202020                     
   1db60:	76202020 65207261 77203d20 6f646e69        var e = windo
   1db70:	65642e77 65636976 65786950 7461526c     w.devicePixelRat
   1db80:	0d2c6f69 2020200a 20202020 20202020     io,..           
   1db90:	20202020 20202020 20202020 3d207420                  t =
   1dba0:	72617020 6e496573 68742874 632e7369      parseInt(this.c
   1dbb0:	61766e61 65672e73 74744174 75626972     anvas.getAttribu
   1dbc0:	22286574 74646977 29292268 200a0d2c     te("width")),.. 
   1dbd0:	20202020 20202020 20202020 20202020                     
   1dbe0:	20202020 69202020 70203d20 65737261            i = parse
   1dbf0:	28746e49 73696874 6e61632e 2e736176     Int(this.canvas.
   1dc00:	41746567 69727474 65747562 65682228     getAttribute("he
   1dc10:	74686769 3b292922 20200a0d 20202020     ight"));..      
   1dc20:	20202020 20202020 20202020 68742020                   th
   1dc30:	6f2e7369 69676972 576c616e 68746469     is.originalWidth
   1dc40:	20262620 6874614d 6f6c662e 7428726f      && Math.floor(t
   1dc50:	2e736968 6769726f 6c616e69 74646957     his.originalWidt
   1dc60:	202a2068 3d202965 74203d3d 207c7c20     h * e) === t || 
   1dc70:	69687428 726f2e73 6e696769 69576c61     (this.originalWi
   1dc80:	20687464 2c74203d 69687420 61632e73     dth = t, this.ca
   1dc90:	7361766e 7465732e 72747441 74756269     nvas.setAttribut
   1dca0:	77222865 68746469 4d202c22 2e687461     e("width", Math.
   1dcb0:	6f6f6c66 20742872 2965202a 536f742e     floor(t * e).toS
   1dcc0:	6e697274 29292867 6874202c 632e7369     tring()), this.c
   1dcd0:	61766e61 74732e73 2e656c79 74646977     anvas.style.widt
   1dce0:	203d2068 202b2074 22787022 6874202c     h = t + "px", th
   1dcf0:	632e7369 61766e61 65672e73 6e6f4374     is.canvas.getCon
   1dd00:	74786574 64322228 732e2922 656c6163     text("2d").scale
   1dd10:	202c6528 2c292965 69687420 726f2e73     (e, e)), this.or
   1dd20:	6e696769 65486c61 74686769 20262620     iginalHeight && 
   1dd30:	6874614d 6f6c662e 7428726f 2e736968     Math.floor(this.
   1dd40:	6769726f 6c616e69 67696548 2a207468     originalHeight *
   1dd50:	20296520 203d3d3d 7c7c2069 68742820      e) === i || (th
   1dd60:	6f2e7369 69676972 486c616e 68676965     is.originalHeigh
   1dd70:	203d2074 74202c69 2e736968 766e6163     t = i, this.canv
   1dd80:	732e7361 74417465 62697274 28657475     as.setAttribute(
   1dd90:	69656822 22746867 614d202c 662e6874     "height", Math.f
   1dda0:	726f6f6c 2a206928 2e296520 74536f74     loor(i * e).toSt
   1ddb0:	676e6972 2c292928 69687420 61632e73     ring()), this.ca
   1ddc0:	7361766e 7974732e 682e656c 68676965     nvas.style.heigh
   1ddd0:	203d2074 202b2069 22787022 6874202c     t = i + "px", th
   1dde0:	632e7369 61766e61 65672e73 6e6f4374     is.canvas.getCon
   1ddf0:	74786574 64322228 732e2922 656c6163     text("2d").scale
   1de00:	202c6528 0d292965 2020200a 20202020     (e, e))..       
   1de10:	20202020 20202020 0a0d7d20 20202020              }..    
   1de20:	20202020 20202020 61202c7d 6f72702e             }, a.pro
   1de30:	79746f74 732e6570 74726174 66203d20     totype.start = f
   1de40:	74636e75 286e6f69 0d7b2029 2020200a     unction() {..   
   1de50:	20202020 20202020 20202020 20666920                  if 
   1de60:	68742128 662e7369 656d6172 0d7b2029     (!this.frame) {.
   1de70:	2020200a 20202020 20202020 20202020     .               
   1de80:	20202020 72617620 3d206520 6e756620          var e = fun
   1de90:	6f697463 2029286e 200a0d7b 20202020     ction() {..     
   1dea0:	20202020 20202020 20202020 20202020                     
   1deb0:	74202020 2e736968 6d617266 203d2065        this.frame = 
   1dec0:	6e412e61 74616d69 6d6f4365 69746170     a.AnimateCompati
   1ded0:	696c6962 722e7974 65757165 6e417473     bility.requestAn
   1dee0:	74616d69 466e6f69 656d6172 6e756628     imationFrame(fun
   1def0:	6f697463 2029286e 200a0d7b 20202020     ction() {..     
   1df00:	20202020 20202020 20202020 20202020                     
   1df10:	20202020 74202020 2e736968 646e6572            this.rend
   1df20:	29287265 2865202c 200a0d29 20202020     er(), e()..     
   1df30:	20202020 20202020 20202020 20202020                     
   1df40:	7d202020 6e69622e 68742864 29297369        }.bind(this))
   1df50:	20200a0d 20202020 20202020 20202020     ..              
   1df60:	20202020 2e7d2020 646e6962 69687428           }.bind(thi
   1df70:	0d3b2973 2020200a 20202020 20202020     s);..           
   1df80:	20202020 20202020 29286520 20200a0d              e()..  
   1df90:	20202020 20202020 20202020 0d7d2020                   }.
   1dfa0:	2020200a 20202020 20202020 202c7d20     .            }, 
   1dfb0:	72702e61 746f746f 2e657079 706f7473     a.prototype.stop
   1dfc0:	66203d20 74636e75 286e6f69 0d7b2029      = function() {.
   1dfd0:	2020200a 20202020 20202020 20202020     .               
   1dfe0:	69687420 72662e73 20656d61 28202626      this.frame && (
   1dff0:	6e412e61 74616d69 6d6f4365 69746170     a.AnimateCompati
   1e000:	696c6962 632e7974 65636e61 696e416c     bility.cancelAni
   1e010:	6974616d 72466e6f 28656d61 73696874     mationFrame(this
   1e020:	6172662e 2c29656d 6c656420 20657465     .frame), delete 
   1e030:	73696874 6172662e 0d29656d 2020200a     this.frame)..   
   1e040:	20202020 20202020 202c7d20 72702e61              }, a.pr
   1e050:	746f746f 2e657079 61647075 61566574     ototype.updateVa
   1e060:	5265756c 65676e61 66203d20 74636e75     lueRange = funct
   1e070:	286e6f69 0d7b2029 2020200a 20202020     ion() {..       
   1e080:	20202020 20202020 726f6620 61762820              for (va
   1e090:	20652072 6874203d 6f2e7369 6f697470     r e = this.optio
   1e0a0:	202c736e 203d2074 626d754e 4e2e7265     ns, t = Number.N
   1e0b0:	202c4e61 203d2069 626d754e 4e2e7265     aN, i = Number.N
   1e0c0:	202c4e61 203d2061 61203b30 74203c20     aN, a = 0; a < t
   1e0d0:	2e736968 69726573 65537365 656c2e74     his.seriesSet.le
   1e0e0:	6874676e 2061203b 31203d2b 0d7b2029     ngth; a += 1) {.
   1e0f0:	2020200a 20202020 20202020 20202020     .               
   1e100:	20202020 72617620 3d207320 69687420          var s = thi
   1e110:	65732e73 73656972 5b746553 742e5d61     s.seriesSet[a].t
   1e120:	53656d69 65697265 0a0d3b73 20202020     imeSeries;..    
   1e130:	20202020 20202020 20202020 20202020                     
   1e140:	614e7369 2e73284e 5678616d 65756c61     isNaN(s.maxValue
   1e150:	7c7c2029 20742820 7369203d 284e614e     ) || (t = isNaN(
   1e160:	3f202974 6d2e7320 61567861 2065756c     t) ? s.maxValue 
   1e170:	614d203a 6d2e6874 74287861 2e73202c     : Math.max(t, s.
   1e180:	5678616d 65756c61 202c2929 614e7369     maxValue)), isNa
   1e190:	2e73284e 566e696d 65756c61 7c7c2029     N(s.minValue) ||
   1e1a0:	20692820 7369203d 284e614e 3f202969      (i = isNaN(i) ?
   1e1b0:	6d2e7320 61566e69 2065756c 614d203a      s.minValue : Ma
   1e1c0:	6d2e6874 69286e69 2e73202c 566e696d     th.min(i, s.minV
   1e1d0:	65756c61 0a0d2929 20202020 20202020     alue))..        
   1e1e0:	20202020 20202020 200a0d7d 20202020             }..     
   1e1f0:	20202020 20202020 69202020 6e282066                if (n
   1e200:	206c6c75 65203d21 78616d2e 756c6156     ull != e.maxValu
   1e210:	203f2065 203d2074 616d2e65 6c615678     e ? t = e.maxVal
   1e220:	3a206575 2a207420 2e65203d 5678616d     ue : t *= e.maxV
   1e230:	65756c61 6c616353 6e202c65 206c6c75     alueScale, null 
   1e240:	65203d21 6e696d2e 756c6156 203f2065     != e.minValue ? 
   1e250:	203d2069 696d2e65 6c61566e 3a206575     i = e.minValue :
   1e260:	2d206920 614d203d 612e6874 69287362      i -= Math.abs(i
   1e270:	65202a20 6e696d2e 756c6156 61635365      * e.minValueSca
   1e280:	2d20656c 2c296920 69687420 706f2e73     le - i), this.op
   1e290:	6e6f6974 52792e73 65676e61 636e7546     tions.yRangeFunc
   1e2a0:	6e6f6974 0d7b2029 2020200a 20202020     tion) {..       
   1e2b0:	20202020 20202020 20202020 72617620                  var
   1e2c0:	3d206e20 69687420 706f2e73 6e6f6974      n = this.option
   1e2d0:	52792e73 65676e61 636e7546 6e6f6974     s.yRangeFunction
   1e2e0:	0a0d7b28 20202020 20202020 20202020     ({..            
   1e2f0:	20202020 20202020 20202020 3a6e696d                 min:
   1e300:	0d2c6920 2020200a 20202020 20202020      i,..           
   1e310:	20202020 20202020 20202020 78616d20                  max
   1e320:	0d74203a 2020200a 20202020 20202020     : t..           
   1e330:	20202020 20202020 3b297d20 20200a0d              });..  
   1e340:	20202020 20202020 20202020 20202020                     
   1e350:	20692020 2e6e203d 2c6e696d 3d207420       i = n.min, t =
   1e360:	6d2e6e20 0a0d7861 20202020 20202020      n.max..        
   1e370:	20202020 20202020 200a0d7d 20202020             }..     
   1e380:	20202020 20202020 69202020 21282066                if (!
   1e390:	614e7369 2974284e 20262620 4e736921     isNaN(t) && !isN
   1e3a0:	69284e61 7b202929 20200a0d 20202020     aN(i)) {..      
   1e3b0:	20202020 20202020 20202020 61762020                   va
   1e3c0:	20722072 2074203d 2069202d 6874202d     r r = t - i - th
   1e3d0:	632e7369 65727275 6156746e 5265756c     is.currentValueR
   1e3e0:	65676e61 200a0d2c 20202020 20202020     ange,..         
   1e3f0:	20202020 20202020 20202020 6c202020                    l
   1e400:	69203d20 74202d20 2e736968 72727563      = i - this.curr
   1e410:	56746e65 694d7369 6c61566e 0d3b6575     entVisMinValue;.
   1e420:	2020200a 20202020 20202020 20202020     .               
   1e430:	20202020 69687420 73692e73 6d696e41          this.isAnim
   1e440:	6e697461 61635367 3d20656c 74614d20     atingScale = Mat
   1e450:	62612e68 29722873 2e203e20 7c7c2031     h.abs(r) > .1 ||
   1e460:	74614d20 62612e68 296c2873 2e203e20      Math.abs(l) > .
   1e470:	74202c31 2e736968 72727563 56746e65     1, this.currentV
   1e480:	65756c61 676e6152 3d2b2065 732e6520     alueRange += e.s
   1e490:	656c6163 6f6f6d53 6e696874 202a2067     caleSmoothing * 
   1e4a0:	74202c72 2e736968 72727563 56746e65     r, this.currentV
   1e4b0:	694d7369 6c61566e 2b206575 2e65203d     isMinValue += e.
   1e4c0:	6c616373 6f6d5365 6968746f 2a20676e     scaleSmoothing *
   1e4d0:	0a0d6c20 20202020 20202020 20202020      l..            
   1e4e0:	20202020 200a0d7d 20202020 20202020         }..         
   1e4f0:	20202020 74202020 2e736968 756c6176            this.valu
   1e500:	6e615265 3d206567 0a0d7b20 20202020     eRange = {..    
   1e510:	20202020 20202020 20202020 20202020                     
   1e520:	3a6e696d 0d2c6920 2020200a 20202020     min: i,..       
   1e530:	20202020 20202020 20202020 78616d20                  max
   1e540:	0d74203a 2020200a 20202020 20202020     : t..           
   1e550:	20202020 0a0d7d20 20202020 20202020          }..        
   1e560:	20202020 61202c7d 6f72702e 79746f74         }, a.prototy
   1e570:	722e6570 65646e65 203d2072 636e7566     pe.render = func
   1e580:	6e6f6974 202c6528 7b202974 20200a0d     tion(e, t) {..  
   1e590:	20202020 20202020 20202020 61762020                   va
   1e5a0:	20692072 6e28203d 44207765 29657461     r i = (new Date)
   1e5b0:	7465672e 656d6954 0d3b2928 2020200a     .getTime();..   
   1e5c0:	20202020 20202020 20202020 20666920                  if 
   1e5d0:	68742128 692e7369 696e4173 6974616d     (!this.isAnimati
   1e5e0:	6353676e 29656c61 0a0d7b20 20202020     ngScale) {..    
   1e5f0:	20202020 20202020 20202020 20202020                     
   1e600:	20726176 203d2061 6874614d 6e696d2e     var a = Math.min
   1e610:	33653128 36202f20 6874202c 6f2e7369     (1e3 / 6, this.o
   1e620:	6f697470 6d2e736e 696c6c69 72655073     ptions.millisPer
   1e630:	65786950 0d3b296c 2020200a 20202020     Pixel);..       
   1e640:	20202020 20202020 20202020 20666920                  if 
   1e650:	2d206928 69687420 616c2e73 65527473     (i - this.lastRe
   1e660:	7265646e 656d6954 6c6c694d 3c207369     nderTimeMillis <
   1e670:	20296120 75746572 0a0d6e72 20202020      a) return..    
   1e680:	20202020 20202020 20202020 200a0d7d                 }.. 
   1e690:	20202020 20202020 20202020 74202020                    t
   1e6a0:	2e736968 69736572 2928657a 6874202c     his.resize(), th
   1e6b0:	6c2e7369 52747361 65646e65 6d695472     is.lastRenderTim
   1e6c0:	6c694d65 2073696c 2c69203d 3d206520     eMillis = i, e =
   1e6d0:	7c206520 6874207c 632e7369 61766e61      e || this.canva
   1e6e0:	74202c73 74203d20 207c7c20 202d2069     s, t = t || i - 
   1e6f0:	69687428 65642e73 2079616c 30207c7c     (this.delay || 0
   1e700:	74202c29 203d2d20 20252074 73696874     ), t -= t % this
   1e710:	74706f2e 736e6f69 6c696d2e 5073696c     .options.millisP
   1e720:	69507265 3b6c6578 20200a0d 20202020     erPixel;..      
   1e730:	20202020 20202020 61762020 20732072               var s 
   1e740:	2e65203d 43746567 65746e6f 22287478     = e.getContext("
   1e750:	29226432 200a0d2c 20202020 20202020     2d"),..         
   1e760:	20202020 20202020 6e202020 74203d20                n = t
   1e770:	2e736968 6974706f 2c736e6f 20200a0d     his.options,..  
   1e780:	20202020 20202020 20202020 20202020                     
   1e790:	20722020 0d7b203d 2020200a 20202020       r = {..       
   1e7a0:	20202020 20202020 20202020 20202020                     
   1e7b0:	706f7420 2c30203a 20200a0d 20202020      top: 0,..      
   1e7c0:	20202020 20202020 20202020 20202020                     
   1e7d0:	656c2020 203a7466 0a0d2c30 20202020       left: 0,..    
   1e7e0:	20202020 20202020 20202020 20202020                     
   1e7f0:	20202020 74646977 65203a68 696c632e         width: e.cli
   1e800:	57746e65 68746469 200a0d2c 20202020     entWidth,..     
   1e810:	20202020 20202020 20202020 20202020                     
   1e820:	68202020 68676965 65203a74 696c632e        height: e.cli
   1e830:	48746e65 68676965 200a0d74 20202020     entHeight..     
   1e840:	20202020 20202020 20202020 7d202020                    }
   1e850:	200a0d2c 20202020 20202020 20202020     ,..             
   1e860:	20202020 6c202020 74203d20 72202d20            l = t - r
   1e870:	6469772e 2a206874 6d2e6e20 696c6c69     .width * n.milli
   1e880:	72655073 65786950 0a0d2c6c 20202020     sPerPixel,..    
   1e890:	20202020 20202020 20202020 20202020                     
   1e8a0:	203d206f 636e7566 6e6f6974 20296528     o = function(e) 
   1e8b0:	200a0d7b 20202020 20202020 20202020     {..             
   1e8c0:	20202020 20202020 76202020 74207261                var t
   1e8d0:	65203d20 74202d20 2e736968 72727563      = e - this.curr
   1e8e0:	56746e65 694d7369 6c61566e 0d3b6575     entVisMinValue;.
   1e8f0:	2020200a 20202020 20202020 20202020     .               
   1e900:	20202020 20202020 74657220 206e7275              return 
   1e910:	3d3d2030 6874203d 632e7369 65727275     0 === this.curre
   1e920:	6156746e 5265756c 65676e61 72203f20     ntValueRange ? r
   1e930:	6965682e 20746867 2e72203a 67696568     .height : r.heig
   1e940:	2d207468 74614d20 6f722e68 28646e75     ht - Math.round(
   1e950:	202f2074 73696874 7275632e 746e6572     t / this.current
   1e960:	756c6156 6e615265 2a206567 682e7220     ValueRange * r.h
   1e970:	68676965 0a0d2974 20202020 20202020     eight)..        
   1e980:	20202020 20202020 20202020 69622e7d                 }.bi
   1e990:	7428646e 29736968 200a0d2c 20202020     nd(this),..     
   1e9a0:	20202020 20202020 20202020 68202020                    h
   1e9b0:	66203d20 74636e75 286e6f69 7b202965      = function(e) {
   1e9c0:	20200a0d 20202020 20202020 20202020     ..              
   1e9d0:	20202020 20202020 65722020 6e727574               return
   1e9e0:	732e6e20 6c6f7263 6361426c 7261776b      n.scrollBackwar
   1e9f0:	3f207364 74614d20 6f722e68 28646e75     ds ? Math.round(
   1ea00:	2d207428 20296520 2e6e202f 6c6c696d     (t - e) / n.mill
   1ea10:	65507369 78695072 20296c65 614d203a     isPerPixel) : Ma
   1ea20:	722e6874 646e756f 772e7228 68746469     th.round(r.width
   1ea30:	28202d20 202d2074 2f202965 6d2e6e20      - (t - e) / n.m
   1ea40:	696c6c69 72655073 65786950 0a0d296c     illisPerPixel)..
   1ea50:	20202020 20202020 20202020 20202020                     
   1ea60:	20202020 0a0d3b7d 20202020 20202020         };..        
   1ea70:	20202020 20202020 28206669 73696874             if (this
   1ea80:	6470752e 56657461 65756c61 676e6152     .updateValueRang
   1ea90:	2c292865 662e7320 20746e6f 2e6e203d     e(), s.font = n.
   1eaa0:	6562616c 662e736c 53746e6f 20657a69     labels.fontSize 
   1eab0:	7022202b 20222078 2e6e202b 6562616c     + "px " + n.labe
   1eac0:	662e736c 46746e6f 6c696d61 73202c79     ls.fontFamily, s
   1ead0:	7661732e 2c292865 742e7320 736e6172     .save(), s.trans
   1eae0:	6574616c 6c2e7228 2c746665 742e7220     late(r.left, r.t
   1eaf0:	2c29706f 622e7320 6e696765 68746150     op), s.beginPath
   1eb00:	202c2928 65722e73 30287463 2c30202c     (), s.rect(0, 0,
   1eb10:	772e7220 68746469 2e72202c 67696568      r.width, r.heig
   1eb20:	2c297468 632e7320 2870696c 73202c29     ht), s.clip(), s
   1eb30:	7661732e 2c292865 662e7320 536c6c69     .save(), s.fillS
   1eb40:	656c7974 6e203d20 6972672e 69662e64     tyle = n.grid.fi
   1eb50:	74536c6c 2c656c79 632e7320 7261656c     llStyle, s.clear
   1eb60:	74636552 202c3028 72202c30 6469772e     Rect(0, 0, r.wid
   1eb70:	202c6874 65682e72 74686769 73202c29     th, r.height), s
   1eb80:	6c69662e 6365526c 2c302874 202c3020     .fillRect(0, 0, 
   1eb90:	69772e72 2c687464 682e7220 68676965     r.width, r.heigh
   1eba0:	202c2974 65722e73 726f7473 2c292865     t), s.restore(),
   1ebb0:	732e7320 28657661 73202c29 6e696c2e      s.save(), s.lin
   1ebc0:	64695765 3d206874 672e6e20 2e646972     eWidth = n.grid.
   1ebd0:	656e696c 74646957 73202c68 7274732e     lineWidth, s.str
   1ebe0:	53656b6f 656c7974 6e203d20 6972672e     okeStyle = n.gri
   1ebf0:	74732e64 656b6f72 6c797453 6e202c65     d.strokeStyle, n
   1ec00:	6972672e 696d2e64 73696c6c 4c726550     .grid.millisPerL
   1ec10:	20656e69 2930203e 0a0d7b20 20202020     ine > 0) {..    
   1ec20:	20202020 20202020 20202020 20202020                     
   1ec30:	65622e73 506e6967 28687461 0a0d3b29     s.beginPath();..
   1ec40:	20202020 20202020 20202020 20202020                     
   1ec50:	20202020 20726f66 72617628 3d206420         for (var d =
   1ec60:	2d207420 25207420 672e6e20 2e646972      t - t % n.grid.
   1ec70:	6c6c696d 65507369 6e694c72 64203b65     millisPerLine; d
   1ec80:	203d3e20 64203b6c 203d2d20 72672e6e      >= l; d -= n.gr
   1ec90:	6d2e6469 696c6c69 72655073 656e694c     id.millisPerLine
   1eca0:	0d7b2029 2020200a 20202020 20202020     ) {..           
   1ecb0:	20202020 20202020 20202020 72617620                  var
   1ecc0:	3d207520 64286820 0a0d3b29 20202020      u = h(d);..    
   1ecd0:	20202020 20202020 20202020 20202020                     
   1ece0:	20202020 72672e6e 732e6469 70726168         n.grid.sharp
   1ecf0:	656e694c 26262073 20752820 2e203d2d     Lines && (u -= .
   1ed00:	202c2935 6f6d2e73 6f546576 202c7528     5), s.moveTo(u, 
   1ed10:	202c2930 696c2e73 6f54656e 202c7528     0), s.lineTo(u, 
   1ed20:	65682e72 74686769 200a0d29 20202020     r.height)..     
   1ed30:	20202020 20202020 20202020 7d202020                    }
   1ed40:	20200a0d 20202020 20202020 20202020     ..              
   1ed50:	20202020 2e732020 6f727473 2928656b           s.stroke()
   1ed60:	2e73202c 736f6c63 74615065 0d292868     , s.closePath().
   1ed70:	2020200a 20202020 20202020 20202020     .               
   1ed80:	0a0d7d20 20202020 20202020 20202020      }..            
   1ed90:	20202020 20726f66 72617628 3d206d20         for (var m =
   1eda0:	203b3120 203c206d 72672e6e 762e6469      1; m < n.grid.v
   1edb0:	69747265 536c6163 69746365 3b736e6f     erticalSections;
   1edc0:	2b206d20 2931203d 0a0d7b20 20202020      m += 1) {..    
   1edd0:	20202020 20202020 20202020 20202020                     
   1ede0:	20726176 203d2063 6874614d 756f722e     var c = Math.rou
   1edf0:	6d28646e 72202a20 6965682e 20746867     nd(m * r.height 
   1ee00:	2e6e202f 64697267 7265762e 61636974     / n.grid.vertica
   1ee10:	6365536c 6e6f6974 0d3b2973 2020200a     lSections);..   
   1ee20:	20202020 20202020 20202020 20202020                     
   1ee30:	672e6e20 2e646972 72616873 6e694c70      n.grid.sharpLin
   1ee40:	26207365 63282026 203d2d20 2c29352e     es && (c -= .5),
   1ee50:	622e7320 6e696765 68746150 202c2928      s.beginPath(), 
   1ee60:	6f6d2e73 6f546576 202c3028 202c2963     s.moveTo(0, c), 
   1ee70:	696c2e73 6f54656e 772e7228 68746469     s.lineTo(r.width
   1ee80:	2963202c 2e73202c 6f727473 2928656b     , c), s.stroke()
   1ee90:	2e73202c 736f6c63 74615065 0d292868     , s.closePath().
   1eea0:	2020200a 20202020 20202020 20202020     .               
   1eeb0:	0a0d7d20 20202020 20202020 20202020      }..            
   1eec0:	20202020 28206669 72672e6e 622e6469         if (n.grid.b
   1eed0:	6564726f 73695672 656c6269 20262620     orderVisible && 
   1eee0:	622e7328 6e696765 68746150 202c2928     (s.beginPath(), 
   1eef0:	74732e73 656b6f72 74636552 202c3028     s.strokeRect(0, 
   1ef00:	72202c30 6469772e 202c6874 65682e72     0, r.width, r.he
   1ef10:	74686769 73202c29 6f6c632e 61506573     ight), s.closePa
   1ef20:	29286874 73202c29 7365722e 65726f74     th()), s.restore
   1ef30:	202c2928 6f682e6e 6f7a6972 6c61746e     (), n.horizontal
   1ef40:	656e694c 26262073 682e6e20 7a69726f     Lines && n.horiz
   1ef50:	61746e6f 6e694c6c 6c2e7365 74676e65     ontalLines.lengt
   1ef60:	0a0d2968 20202020 20202020 20202020     h)..            
   1ef70:	20202020 20202020 20726f66 72617628             for (var
   1ef80:	3d206620 203b3020 203c2066 6f682e6e      f = 0; f < n.ho
   1ef90:	6f7a6972 6c61746e 656e694c 656c2e73     rizontalLines.le
   1efa0:	6874676e 2066203b 31203d2b 0d7b2029     ngth; f += 1) {.
   1efb0:	2020200a 20202020 20202020 20202020     .               
   1efc0:	20202020 20202020 72617620 3d206720              var g =
   1efd0:	682e6e20 7a69726f 61746e6f 6e694c6c      n.horizontalLin
   1efe0:	665b7365 0a0d2c5d 20202020 20202020     es[f],..        
   1eff0:	20202020 20202020 20202020 20202020                     
   1f000:	20202020 203d2070 6874614d 756f722e         p = Math.rou
   1f010:	6f28646e 762e6728 65756c61 2d202929     nd(o(g.value)) -
   1f020:	3b352e20 20200a0d 20202020 20202020      .5;..          
   1f030:	20202020 20202020 20202020 2e732020                   s.
   1f040:	6f727473 7453656b 20656c79 2e67203d     strokeStyle = g.
   1f050:	6f6c6f63 7c7c2072 66232220 66666666     color || "#fffff
   1f060:	202c2266 696c2e73 6957656e 20687464     f", s.lineWidth 
   1f070:	2e67203d 656e696c 74646957 7c7c2068     = g.lineWidth ||
   1f080:	202c3120 65622e73 506e6967 28687461      1, s.beginPath(
   1f090:	73202c29 766f6d2e 286f5465 70202c30     ), s.moveTo(0, p
   1f0a0:	73202c29 6e696c2e 286f5465 69772e72     ), s.lineTo(r.wi
   1f0b0:	2c687464 2c297020 732e7320 6b6f7274     dth, p), s.strok
   1f0c0:	2c292865 632e7320 65736f6c 68746150     e(), s.closePath
   1f0d0:	0a0d2928 20202020 20202020 20202020     ()..            
   1f0e0:	20202020 20202020 200a0d7d 20202020             }..     
   1f0f0:	20202020 20202020 66202020 2820726f                for (
   1f100:	20726176 203d2053 53203b30 74203c20     var S = 0; S < t
   1f110:	2e736968 69726573 65537365 656c2e74     his.seriesSet.le
   1f120:	6874676e 2053203b 31203d2b 0d7b2029     ngth; S += 1) {.
   1f130:	2020200a 20202020 20202020 20202020     .               
   1f140:	20202020 732e7320 28657661 0a0d3b29          s.save();..
   1f150:	20202020 20202020 20202020 20202020                     
   1f160:	20202020 20726176 203d2076 73696874         var v = this
   1f170:	7265732e 53736569 535b7465 69742e5d     .seriesSet[S].ti
   1f180:	6553656d 73656972 200a0d2c 20202020     meSeries,..     
   1f190:	20202020 20202020 20202020 20202020                     
   1f1a0:	77202020 76203d20 7461642e 0a0d2c61        w = v.data,..
   1f1b0:	20202020 20202020 20202020 20202020                     
   1f1c0:	20202020 20202020 203d2078 73696874             x = this
   1f1d0:	7265732e 53736569 535b7465 706f2e5d     .seriesSet[S].op
   1f1e0:	6e6f6974 0a0d3b73 20202020 20202020     tions;..        
   1f1f0:	20202020 20202020 20202020 72642e76                 v.dr
   1f200:	6c4f706f 74614464 2c6c2861 6d2e6e20     opOldData(l, n.m
   1f210:	61447861 65536174 6e654c74 29687467     axDataSetLength)
   1f220:	2e73202c 656e696c 74646957 203d2068     , s.lineWidth = 
   1f230:	696c2e78 6957656e 2c687464 732e7320     x.lineWidth, s.s
   1f240:	6b6f7274 79745365 3d20656c 732e7820     trokeStyle = x.s
   1f250:	6b6f7274 79745365 202c656c 65622e73     trokeStyle, s.be
   1f260:	506e6967 28687461 0a0d3b29 20202020     ginPath();..    
   1f270:	20202020 20202020 20202020 20202020                     
   1f280:	20726f66 72617628 3d207920 202c3020     for (var y = 0, 
   1f290:	203d2062 56202c30 30203d20 2054202c     b = 0, V = 0, T 
   1f2a0:	3b30203d 3c205420 6c2e7720 74676e65     = 0; T < w.lengt
   1f2b0:	26262068 21203120 77203d3d 6e656c2e     h && 1 !== w.len
   1f2c0:	3b687467 2b205420 2931203d 0a0d7b20     gth; T += 1) {..
   1f2d0:	20202020 20202020 20202020 20202020                     
   1f2e0:	20202020 20202020 20726176 203d204e             var N = 
   1f2f0:	5b772868 305b5d54 0d2c295d 2020200a     h(w[T][0]),..   
   1f300:	20202020 20202020 20202020 20202020                     
   1f310:	20202020 20202020 3d205020 77286f20              P = o(w
   1f320:	5b5d545b 3b295d31 20200a0d 20202020     [T][1]);..      
   1f330:	20202020 20202020 20202020 20202020                     
   1f340:	66692020 20302820 203d3d3d 79202954       if (0 === T) y
   1f350:	4e203d20 2e73202c 65766f6d 4e286f54      = N, s.moveTo(N
   1f360:	2950202c 200a0d3b 20202020 20202020     , P);..         
   1f370:	20202020 20202020 20202020 65202020                    e
   1f380:	2065736c 74697773 28206863 6e692e6e     lse switch (n.in
   1f390:	70726574 74616c6f 296e6f69 0a0d7b20     terpolation) {..
   1f3a0:	20202020 20202020 20202020 20202020                     
   1f3b0:	20202020 20202020 20202020 65736163                 case
   1f3c0:	696c2220 7261656e 0a0d3a22 20202020      "linear":..    
   1f3d0:	20202020 20202020 20202020 20202020                     
   1f3e0:	20202020 20202020 65736163 696c2220             case "li
   1f3f0:	3a22656e 20200a0d 20202020 20202020     ne":..          
   1f400:	20202020 20202020 20202020 20202020                     
   1f410:	20202020 2e732020 656e696c 4e286f54           s.lineTo(N
   1f420:	2950202c 200a0d3b 20202020 20202020     , P);..         
   1f430:	20202020 20202020 20202020 20202020                     
   1f440:	20202020 62202020 6b616572 200a0d3b            break;.. 
   1f450:	20202020 20202020 20202020 20202020                     
   1f460:	20202020 20202020 63202020 20657361                case 
   1f470:	7a656222 22726569 200a0d3a 20202020     "bezier":..     
   1f480:	20202020 20202020 20202020 20202020                     
   1f490:	20202020 64202020 75616665 0d3a746c            default:.
   1f4a0:	2020200a 20202020 20202020 20202020     .               
   1f4b0:	20202020 20202020 20202020 20202020                     
   1f4c0:	622e7320 65697a65 72754372 6f546576      s.bezierCurveTo
   1f4d0:	74614d28 6f722e68 28646e75 2b206228     (Math.round((b +
   1f4e0:	20294e20 2932202f 2c56202c 74614d20      N) / 2), V, Mat
   1f4f0:	6f722e68 28646e75 202b2062 2f20294e     h.round(b + N) /
   1f500:	202c3220 4e202c50 2950202c 200a0d3b      2, P, N, P);.. 
   1f510:	20202020 20202020 20202020 20202020                     
   1f520:	20202020 20202020 20202020 62202020                    b
   1f530:	6b616572 200a0d3b 20202020 20202020     reak;..         
   1f540:	20202020 20202020 20202020 20202020                     
   1f550:	63202020 20657361 65747322 0d3a2270        case "step":.
   1f560:	2020200a 20202020 20202020 20202020     .               
   1f570:	20202020 20202020 20202020 20202020                     
   1f580:	6c2e7320 54656e69 2c4e286f 2c295620      s.lineTo(N, V),
   1f590:	6c2e7320 54656e69 2c4e286f 0d295020      s.lineTo(N, P).
   1f5a0:	2020200a 20202020 20202020 20202020     .               
   1f5b0:	20202020 20202020 0a0d7d20 20202020              }..    
   1f5c0:	20202020 20202020 20202020 20202020                     
   1f5d0:	20202020 203d2062 56202c4e 50203d20         b = N, V = P
   1f5e0:	20200a0d 20202020 20202020 20202020     ..              
   1f5f0:	20202020 0d7d2020 2020200a 20202020           }..       
   1f600:	20202020 20202020 20202020 6c2e7720                  w.l
   1f610:	74676e65 203e2068 26262031 2e782820     ength > 1 && (x.
   1f620:	6c6c6966 6c797453 26262065 2e732820     fillStyle && (s.
   1f630:	656e696c 72286f54 6469772e 2b206874     lineTo(r.width +
   1f640:	6c2e7820 57656e69 68746469 31202b20      x.lineWidth + 1
   1f650:	2956202c 2e73202c 656e696c 72286f54     , V), s.lineTo(r
   1f660:	6469772e 2b206874 6c2e7820 57656e69     .width + x.lineW
   1f670:	68746469 31202b20 2e72202c 67696568     idth + 1, r.heig
   1f680:	2b207468 6c2e7820 57656e69 68746469     ht + x.lineWidth
   1f690:	31202b20 73202c29 6e696c2e 286f5465      + 1), s.lineTo(
   1f6a0:	72202c79 6965682e 20746867 2e78202b     y, r.height + x.
   1f6b0:	656e696c 74646957 202c2968 69662e73     lineWidth), s.fi
   1f6c0:	74536c6c 20656c79 2e78203d 6c6c6966     llStyle = x.fill
   1f6d0:	6c797453 73202c65 6c69662e 2929286c     Style, s.fill())
   1f6e0:	2e78202c 6f727473 7453656b 20656c79     , x.strokeStyle 
   1f6f0:	22202626 656e6f6e 3d212022 2e78203d     && "none" !== x.
   1f700:	6f727473 7453656b 20656c79 73202626     strokeStyle && s
   1f710:	7274732e 28656b6f 73202c29 6f6c632e     .stroke(), s.clo
   1f720:	61506573 29286874 73202c29 7365722e     sePath()), s.res
   1f730:	65726f74 0a0d2928 20202020 20202020     tore()..        
   1f740:	20202020 20202020 200a0d7d 20202020             }..     
   1f750:	20202020 20202020 69202020 21282066                if (!
   1f760:	616c2e6e 736c6562 7369642e 656c6261     n.labels.disable
   1f770:	26262064 73692120 284e614e 73696874     d && !isNaN(this
   1f780:	6c61762e 61526575 2e65676e 296e696d     .valueRange.min)
   1f790:	20262620 4e736921 74284e61 2e736968      && !isNaN(this.
   1f7a0:	756c6176 6e615265 6d2e6567 29297861     valueRange.max))
   1f7b0:	0a0d7b20 20202020 20202020 20202020      {..            
   1f7c0:	20202020 20202020 20726176 203d204d             var M = 
   1f7d0:	4d792e6e 6f467861 74616d72 28726574     n.yMaxFormatter(
   1f7e0:	73696874 6c61762e 61526575 2e65676e     this.valueRange.
   1f7f0:	2c78616d 6c2e6e20 6c656261 72702e73     max, n.labels.pr
   1f800:	73696365 296e6f69 200a0d2c 20202020     ecision),..     
   1f810:	20202020 20202020 20202020 20202020                     
   1f820:	6b202020 6e203d20 694d792e 726f466e        k = n.yMinFor
   1f830:	7474616d 74287265 2e736968 756c6176     matter(this.valu
   1f840:	6e615265 6d2e6567 202c6e69 616c2e6e     eRange.min, n.la
   1f850:	736c6562 6572702e 69736963 2c296e6f     bels.precision),
   1f860:	20200a0d 20202020 20202020 20202020     ..              
   1f870:	20202020 20202020 20462020 2e6e203d               F = n.
   1f880:	6f726373 61426c6c 61776b63 20736472     scrollBackwards 
   1f890:	2030203f 2e72203a 74646977 202d2068     ? 0 : r.width - 
   1f8a0:	656d2e73 72757361 78655465 294d2874     s.measureText(M)
   1f8b0:	6469772e 2d206874 0d2c3220 2020200a     .width - 2,..   
   1f8c0:	20202020 20202020 20202020 20202020                     
   1f8d0:	20202020 3d205220 732e6e20 6c6f7263          R = n.scrol
   1f8e0:	6361426c 7261776b 3f207364 3a203020     lBackwards ? 0 :
   1f8f0:	772e7220 68746469 73202d20 61656d2e      r.width - s.mea
   1f900:	65727573 74786554 2e296b28 74646977     sureText(k).widt
   1f910:	202d2068 0a0d3b32 20202020 20202020     h - 2;..        
   1f920:	20202020 20202020 20202020 69662e73                 s.fi
   1f930:	74536c6c 20656c79 2e6e203d 6562616c     llStyle = n.labe
   1f940:	662e736c 536c6c69 656c7974 2e73202c     ls.fillStyle, s.
   1f950:	6c6c6966 74786554 202c4d28 6e202c46     fillText(M, F, n
   1f960:	62616c2e 2e736c65 746e6f66 657a6953     .labels.fontSize
   1f970:	73202c29 6c69662e 7865546c 2c6b2874     ), s.fillText(k,
   1f980:	202c5220 65682e72 74686769 32202d20      R, r.height - 2
   1f990:	200a0d29 20202020 20202020 20202020     )..             
   1f9a0:	7d202020 20200a0d 20202020 20202020        }..          
   1f9b0:	20202020 66692020 2e6e2820 656d6974           if (n.time
   1f9c0:	6d617473 726f4670 7474616d 26207265     stampFormatter &
   1f9d0:	2e6e2026 64697267 6c696d2e 5073696c     & n.grid.millisP
   1f9e0:	694c7265 3e20656e 20293020 200a0d7b     erLine > 0) {.. 
   1f9f0:	20202020 20202020 20202020 20202020                     
   1fa00:	76202020 41207261 6e203d20 7263732e        var A = n.scr
   1fa10:	426c6c6f 776b6361 73647261 73203f20     ollBackwards ? s
   1fa20:	61656d2e 65727573 74786554 2e296b28     .measureText(k).
   1fa30:	74646977 203a2068 69772e72 20687464     width : r.width 
   1fa40:	2e73202d 7361656d 54657275 28747865     - s.measureText(
   1fa50:	772e296b 68746469 34202b20 200a0d3b     k).width + 4;.. 
   1fa60:	20202020 20202020 20202020 20202020                     
   1fa70:	66202020 2820726f 203d2064 202d2074        for (d = t - 
   1fa80:	20252074 72672e6e 6d2e6469 696c6c69     t % n.grid.milli
   1fa90:	72655073 656e694c 2064203b 6c203d3e     sPerLine; d >= l
   1faa0:	2064203b 6e203d2d 6972672e 696d2e64     ; d -= n.grid.mi
   1fab0:	73696c6c 4c726550 29656e69 0a0d7b20     llisPerLine) {..
   1fac0:	20202020 20202020 20202020 20202020                     
   1fad0:	20202020 20202020 203d2075 29642868             u = h(d)
   1fae0:	200a0d3b 20202020 20202020 20202020     ;..             
   1faf0:	20202020 20202020 69202020 21282066                if (!
   1fb00:	63732e6e 6c6c6f72 6b636142 64726177     n.scrollBackward
   1fb10:	26262073 3c207520 7c204120 2e6e207c     s && u < A || n.
   1fb20:	6f726373 61426c6c 61776b63 20736472     scrollBackwards 
   1fb30:	75202626 41203e20 0d7b2029 2020200a     && u > A) {..   
   1fb40:	20202020 20202020 20202020 20202020                     
   1fb50:	20202020 20202020 72617620 3d204220              var B =
   1fb60:	77656e20 74614420 29642865 200a0d2c      new Date(d),.. 
   1fb70:	20202020 20202020 20202020 20202020                     
   1fb80:	20202020 20202020 20202020 4c202020                    L
   1fb90:	6e203d20 6d69742e 61747365 6f46706d      = n.timestampFo
   1fba0:	74616d72 28726574 0d2c2942 2020200a     rmatter(B),..   
   1fbb0:	20202020 20202020 20202020 20202020                     
   1fbc0:	20202020 20202020 20202020 3d205720                  W =
   1fbd0:	6d2e7320 75736165 65546572 4c287478      s.measureText(L
   1fbe0:	69772e29 3b687464 20200a0d 20202020     ).width;..      
   1fbf0:	20202020 20202020 20202020 20202020                     
   1fc00:	20202020 20412020 2e6e203d 6f726373           A = n.scro
   1fc10:	61426c6c 61776b63 20736472 2075203f     llBackwards ? u 
   1fc20:	2057202b 2032202b 2075203a 2057202d     + W + 2 : u - W 
   1fc30:	2c32202d 662e7320 536c6c69 656c7974     - 2, s.fillStyle
   1fc40:	6e203d20 62616c2e 2e736c65 6c6c6966      = n.labels.fill
   1fc50:	6c797453 6e202c65 7263732e 426c6c6f     Style, n.scrollB
   1fc60:	776b6361 73647261 73203f20 6c69662e     ackwards ? s.fil
   1fc70:	7865546c 2c4c2874 202c7520 65682e72     lText(L, u, r.he
   1fc80:	74686769 32202d20 203a2029 69662e73     ight - 2) : s.fi
   1fc90:	65546c6c 4c287478 2075202c 2c57202d     llText(L, u - W,
   1fca0:	682e7220 68676965 202d2074 0a0d2932      r.height - 2)..
   1fcb0:	20202020 20202020 20202020 20202020                     
   1fcc0:	20202020 20202020 200a0d7d 20202020             }..     
   1fcd0:	20202020 20202020 20202020 7d202020                    }
   1fce0:	20200a0d 20202020 20202020 20202020     ..              
   1fcf0:	0d7d2020 2020200a 20202020 20202020       }..           
   1fd00:	20202020 722e7320 6f747365 29286572          s.restore()
   1fd10:	20200a0d 20202020 20202020 2c7d2020     ..            },
   1fd20:	742e6120 46656d69 616d726f 72657474      a.timeFormatter
   1fd30:	66203d20 74636e75 286e6f69 7b202965      = function(e) {
   1fd40:	20200a0d 20202020 20202020 20202020     ..              
   1fd50:	75662020 6974636e 74206e6f 20296528       function t(e) 
   1fd60:	200a0d7b 20202020 20202020 20202020     {..             
   1fd70:	20202020 72202020 72757465 6528206e            return (e
   1fd80:	31203c20 203f2030 20223022 2222203a      < 10 ? "0" : ""
   1fd90:	202b2029 200a0d65 20202020 20202020     ) + e..         
   1fda0:	20202020 7d202020 20200a0d 20202020            }..      
   1fdb0:	20202020 20202020 65722020 6e727574               return
   1fdc0:	65287420 7465672e 72756f48 29292873      t(e.getHours())
   1fdd0:	22202b20 2b20223a 65287420 7465672e      + ":" + t(e.get
   1fde0:	756e694d 28736574 2b202929 223a2220     Minutes()) + ":"
   1fdf0:	74202b20 672e6528 65537465 646e6f63      + t(e.getSecond
   1fe00:	29292873 20200a0d 20202020 20202020     s())..          
   1fe10:	2c7d2020 542e6520 53656d69 65697265       }, e.TimeSerie
   1fe20:	203d2073 65202c69 6f6d532e 6968746f     s = i, e.Smoothi
   1fe30:	61684365 3d207472 0a0d6120 20202020     eChart = a..    
   1fe40:	20202020 7522287d 6665646e 64656e69         }("undefined
   1fe50:	3d3d2022 70797420 20666f65 6f707865     " == typeof expo
   1fe60:	20737472 6874203f 3a207369 70786520     rts ? this : exp
   1fe70:	7374726f 0a0d3b29 20200a0d 20202020     orts);....      
   1fe80:	75662020 6974636e 6c206e6f 4464616f       function loadD
   1fe90:	28617461 0d7b2029 2020200a 20202020     ata() {..       
   1fea0:	20202020 72617620 0d3b7220 2020200a          var r;..   
   1feb0:	20202020 20202020 79727420 0a0d7b20              try {..
   1fec0:	20202020 20202020 20202020 20202020                     
   1fed0:	203d2072 2077656e 484c4d58 52707474     r = new XMLHttpR
   1fee0:	65757165 29287473 20200a0d 20202020     equest()..      
   1fef0:	20202020 207d2020 63746163 65282068           } catch (e
   1ff00:	0d7b2029 2020200a 20202020 20202020     ) {..           
   1ff10:	20202020 79727420 0a0d7b20 20202020          try {..    
   1ff20:	20202020 20202020 20202020 20202020                     
   1ff30:	203d2072 2077656e 69746341 4f586576     r = new ActiveXO
   1ff40:	63656a62 4d222874 6c6d7873 4d582e32     bject("Msxml2.XM
   1ff50:	5454484c 0d292250 2020200a 20202020     LHTTP")..       
   1ff60:	20202020 20202020 63207d20 68637461              } catch
   1ff70:	29652820 0a0d7b20 20202020 20202020      (e) {..        
   1ff80:	20202020 20202020 20202020 20797274                 try 
   1ff90:	200a0d7b 20202020 20202020 20202020     {..             
   1ffa0:	20202020 20202020 72202020 6e203d20                r = n
   1ffb0:	41207765 76697463 624f5865 7463656a     ew ActiveXObject
   1ffc0:	694d2228 736f7263 2e74666f 484c4d58     ("Microsoft.XMLH
   1ffd0:	22505454 200a0d29 20202020 20202020     TTP")..         
   1ffe0:	20202020 20202020 7d202020 74616320                } cat
   1fff0:	28206863 7b202965 20200a0d 20202020     ch (e) {..      
   20000:	20202020 20202020 20202020 20202020                     
   20010:	6c612020 28747265 756f5922 72622072       alert("Your br
   20020:	6573776f 6f642072 6e207365 7320746f     owser does not s
   20030:	6f707075 41207472 2158414a 0d3b2922     upport AJAX!");.
   20040:	2020200a 20202020 20202020 20202020     .               
   20050:	20202020 20202020 74657220 206e7275              return 
   20060:	736c6166 200a0d65 20202020 20202020     false..         
   20070:	20202020 20202020 7d202020 20200a0d                }..  
   20080:	20202020 20202020 20202020 0d7d2020                   }.
   20090:	2020200a 20202020 20202020 0a0d7d20     .            }..
   200a0:	20202020 20202020 20202020 6e6f2e72                 r.on
   200b0:	64616572 61747379 68636574 65676e61     readystatechange
   200c0:	66203d20 74636e75 286e6f69 0d7b2029      = function() {.
   200d0:	2020200a 20202020 20202020 20202020     .               
   200e0:	20666920 722e7228 79646165 74617453      if (r.readyStat
   200f0:	3d3d2065 20293420 200a0d7b 20202020     e == 4) {..     
   20100:	20202020 20202020 20202020 2f202020                    /
   20110:	6572202f 203d2073 6f6f7427 2027206b     / res = 'took ' 
   20120:	2828202b 2077656e 65746144 2e292928     + ((new Date()).
   20130:	54746567 28656d69 202d2029 72617473     getTime() - star
   20140:	65672e74 6d695474 29292865 31202f20     t.getTime()) / 1
   20150:	20303030 2027202b 6f636573 2773646e     000 + ' seconds'
   20160:	200a0d3b 20202020 20202020 20202020     ;..             
   20170:	20202020 2f202020 6f64202f 656d7563            // docume
   20180:	672e746e 6c457465 6e656d65 49794274     nt.getElementByI
   20190:	64222864 226f6d65 6e692e29 4872656e     d("demo").innerH
   201a0:	204c4d54 6572203d 0a0d3b73 20202020     TML = res;..    
   201b0:	20202020 20202020 20202020 20202020                     
   201c0:	656e696c 70612e31 646e6570 77656e28     line1.append(new
   201d0:	74614420 2e292865 54746567 28656d69      Date().getTime(
   201e0:	72202c29 7365722e 736e6f70 78655465     ), r.responseTex
   201f0:	0d3b2974 2020200a 20202020 20202020     t);..           
   20200:	20202020 0a0d7d20 20202020 20202020          }..        
   20210:	20202020 0a0d3b7d 20202020 20202020         };..        
   20220:	20202020 72617473 203d2074 2077656e         start = new 
   20230:	65746144 0d3b2928 2020200a 20202020     Date();..       
   20240:	20202020 6f2e7220 286e6570 54454722          r.open("GET
   20250:	22202c22 6e65732f 64726f73 2e617461     ", "/sensordata.
   20260:	6d746873 202c226c 65757274 0a0d3b29     shtml", true);..
   20270:	20202020 20202020 20202020 65732e72                 r.se
   20280:	6e28646e 296c6c75 20200a0d 20202020     nd(null)..      
   20290:	0d7d2020 0d0a0d0a 2020200a 20202020       }......       
   202a0:	72617620 6f6d7320 6968746f 203d2065      var smoothie = 
   202b0:	2077656e 6f6f6d53 65696874 72616843     new SmoothieChar
   202c0:	3b292874 20200a0d 20202020 6d732020     t();..        sm
   202d0:	68746f6f 732e6569 61657274 286f546d     oothie.streamTo(
   202e0:	75636f64 746e656d 7465672e 6d656c45     document.getElem
   202f0:	42746e65 28644979 61686322 61437472     entById("chartCa
   20300:	7361766e 3b292922 20200a0d 20202020     nvas"));..      
   20310:	61762020 696c2072 2031656e 656e203d       var line1 = ne
   20320:	69542077 6553656d 73656972 0d3b2928     w TimeSeries();.
   20330:	200a0d0a 20202020 73202020 6e497465     ...        setIn
   20340:	76726574 66286c61 74636e75 286e6f69     terval(function(
   20350:	0d7b2029 2020200a 20202020 20202020     ) {..           
   20360:	616f6c20 74614464 3b292861 20200a0d      loadData();..  
   20370:	20202020 2c7d2020 29303520 0d0a0d3b           }, 50);...
   20380:	2020200a 20202020 6f6d7320 6968746f     .        smoothi
   20390:	64612e65 6d695464 72655365 28736569     e.addTimeSeries(
   203a0:	656e696c 0d3b2931 2020200a 732f3c20     line1);..    </s
   203b0:	70697263 0a0d3e74 0a0d0a0d 2f3c0a0d     cript>........</
   203c0:	79646f62 0d0a0d3e 682f3c0a 3e6c6d74     body>....</html>
   203d0:	00000000                                ....

000203d4 <data_index_html>:
   203d4:	646e692f 682e7865 006c6d74 4f44213c     /index.html.<!DO
   203e4:	50595443 74682045 0d3e6c6d 74683c0a     CTYPE html>..<ht
   203f4:	0d3e6c6d 3c0a0d0a 64616568 200a0d3e     ml>....<head>.. 
   20404:	3c202020 6c746974 614a3e65 7327656b        <title>Jake's
   20414:	61657720 72656874 61747320 6e6f6974      weather station
   20424:	69687420 3c79676e 7469742f 0d3e656c      thingy</title>.
   20434:	2020200a 656d3c20 68206174 2d707474     .    <meta http-
   20444:	69757165 63223d76 65746e6f 742d746e     equiv="content-t
   20454:	22657079 6e6f6320 746e6574 6574223d     ype" content="te
   20464:	682f7478 3b6c6d74 61686320 74657372     xt/html; charset
   20474:	6f73693d 3538382d 22312d39 0d3e2f20     =iso-8859-1" />.
   20484:	2020200a 74733c20 20656c79 6964656d     .    <style medi
   20494:	61223d61 20226c6c 65707974 6574223d     a="all" type="te
   204a4:	632f7478 3e227373 20200a0d 20202020     xt/css">..      
   204b4:	69402020 726f706d 63222074 732f7373       @import "css/s
   204c4:	656c7974 73632e73 0d3b2273 2020200a     tyles.css";..   
   204d4:	732f3c20 656c7974 3c0a0d3e 6165682f      </style>..</hea
   204e4:	0a0d3e64 623c0a0d 3e79646f 20200a0d     d>....<body>..  
   204f4:	643c2020 69207669 6d223d64 226e6961       <div id="main"
   20504:	200a0d3e 20202020 3c202020 20766964     >..        <div 
   20514:	223d6469 64616568 3e227265 20200a0d     id="header">..  
   20524:	20202020 20202020 613c2020 65726820               <a hre
   20534:	69223d66 7865646e 6d74682e 6320226c     f="index.html" c
   20544:	7373616c 6f6c223d 3e226f67 676d693c     lass="logo"><img
   20554:	63727320 6d69223d 6c632f67 4c64756f      src="img/cloudL
   20564:	2e6f676f 22676e70 64697720 223d6874     ogo.png" width="
   20574:	22303031 69656820 3d746867 22303822     100" height="80"
   20584:	746c6120 2022223d 2f3c3e2f 0a0d3e61      alt="" /></a>..
   20594:	20200a0d 20202020 20202020 753c2020     ..            <u
   205a4:	6469206c 6f74223d 616e2d70 61676976     l id="top-naviga
   205b4:	6e6f6974 0a0d3e22 20202020 20202020     tion">..        
   205c4:	20202020 20202020 20696c3c 73616c63             <li clas
   205d4:	61223d73 76697463 3c3e2265 6e617073     s="active"><span
   205e4:	70733c3e 3c3e6e61 72682061 223d6665     ><span><a href="
   205f4:	65646e69 74682e78 3e226c6d 656d6f48     index.html">Home
   20604:	3e612f3c 70732f3c 3c3e6e61 6170732f     </a></span></spa
   20614:	0a0d3e6e 20202020 20202020 20202020     n>..            
   20624:	20202020 696c2f3c 200a0d3e 20202020         </li>..     
   20634:	20202020 20202020 3c202020 3c3e696c                <li><
   20644:	6e617073 70733c3e 3c3e6e61 72682061     span><span><a hr
   20654:	223d6665 68736164 72616f62 68732e64     ef="dashboard.sh
   20664:	226c6d74 7361443e 616f6268 2f3c6472     tml">Dashboard</
   20674:	2f3c3e61 6e617073 732f3c3e 3e6e6170     a></span></span>
   20684:	20200a0d 20202020 20202020 20202020     ..              
   20694:	2f3c2020 0d3e696c 2020200a 20202020       </li>..       
   206a4:	20202020 20202020 696c3c20 70733c3e              <li><sp
   206b4:	3c3e6e61 6e617073 20613c3e 66657268     an><span><a href
   206c4:	6f63223d 6f72746e 68732e6c 226c6d74     ="control.shtml"
   206d4:	6e6f433e 6c6f7274 3e612f3c 70732f3c     >Control</a></sp
   206e4:	3c3e6e61 6170732f 0a0d3e6e 20202020     an></span>..    
   206f4:	20202020 20202020 20202020 696c2f3c                 </li
   20704:	200a0d3e 20202020 20202020 20202020     >..             
   20714:	3c202020 3c3e696c 6e617073 70733c3e        <li><span><sp
   20724:	3c3e6e61 72682061 223d6665 74617473     an><a href="stat
   20734:	68732e73 226c6d74 5043543e 61745320     s.shtml">TCP Sta
   20744:	2f3c7374 2f3c3e61 6e617073 732f3c3e     ts</a></span></s
   20754:	3e6e6170 20200a0d 20202020 20202020     pan>..          
   20764:	20202020 2f3c2020 0d3e696c 2020200a           </li>..   
   20774:	20202020 20202020 20202020 696c3c20                  <li
   20784:	70733c3e 3c3e6e61 6e617073 20613c3e     ><span><span><a 
   20794:	66657268 6374223d 68732e70 226c6d74     href="tcp.shtml"
   207a4:	6e6f433e 7463656e 736e6f69 3e612f3c     >Connections</a>
   207b4:	70732f3c 3c3e6e61 6170732f 0a0d3e6e     </span></span>..
   207c4:	20202020 20202020 20202020 20202020                     
   207d4:	696c2f3c 200a0d3e 20202020 20202020     </li>..         
   207e4:	3c202020 3e6c752f 20200a0d 20202020        </ul>..      
   207f4:	2f3c2020 3e766964 0a0d0a0d 20202020       </div>....    
   20804:	20202020 7669643c 3d646920 64696d22         <div id="mid
   20814:	22656c64 0d0a0d3e 2020200a 20202020     dle">....       
   20824:	642f3c20 0d3e7669 0d0a0d0a 2020200a      </div>......   
   20834:	20202020 69643c20 64692076 6f66223d          <div id="fo
   20844:	7265746f 2f3c3e22 3e766964 20200a0d     oter"></div>..  
   20854:	2f3c2020 3e766964 0a0d0a0d 6f622f3c       </div>....</bo
   20864:	0d3e7964 3c0a0d0a 6d74682f 00003e6c     dy>....</html>..

00020874 <data_sensordata_shtml>:
   20874:	6e65732f 64726f73 2e617461 6d746873     /sensordata.shtm
   20884:	2125006c 746f7020 6c6f762d 65676174     l.%! pot-voltage
   20894:	00000000                                ....

00020898 <data_smoothie_min_js>:
   20898:	6f6d732f 6968746f 696d5f65 736a2e6e     /smoothie_min.js
   208a8:	66202100 74636e75 286e6f69 7b202965     .! function(e) {
   208b8:	72617620 3d207420 65207b20 6e657478      var t = { exten
   208c8:	66203a64 74636e75 286e6f69 207b2029     d: function() { 
   208d8:	75677261 746e656d 5d305b73 61203d20     arguments[0] = a
   208e8:	6d756772 73746e65 205d305b 7b207c7c     rguments[0] || {
   208f8:	66203b7d 2820726f 20726176 203d2065     }; for (var e = 
   20908:	65203b31 61203c20 6d756772 73746e65     1; e < arguments
   20918:	6e656c2e 3b687467 2b206520 2931203d     .length; e += 1)
   20928:	20200a0d 20202020 20202020 20202020     ..              
   20938:	6f662020 76282072 69207261 206e6920       for (var i in 
   20948:	75677261 746e656d 5d655b73 72612029     arguments[e]) ar
   20958:	656d7567 5b73746e 682e5d65 774f7361     guments[e].hasOw
   20968:	6f72506e 74726570 29692879 20262620     nProperty(i) && 
   20978:	626f2228 7463656a 3d3d2022 70797420     ("object" == typ
   20988:	20666f65 75677261 746e656d 5d655b73     eof arguments[e]
   20998:	205d695b 7261203f 656d7567 5b73746e     [i] ? arguments[
   209a8:	695b5d65 6e69205d 6e617473 666f6563     e][i] instanceof
   209b8:	72724120 3f207961 67726120 6e656d75      Array ? argumen
   209c8:	305b7374 5d695b5d 61203d20 6d756772     ts[0][i] = argum
   209d8:	73746e65 5b5d655b 3a205d69 67726120     ents[e][i] : arg
   209e8:	6e656d75 305b7374 5d695b5d 74203d20     uments[0][i] = t
   209f8:	7478652e 28646e65 75677261 746e656d     .extend(argument
   20a08:	5d305b73 2c5d695b 67726120 6e656d75     s[0][i], argumen
   20a18:	655b7374 5d695b5d 203a2029 75677261     ts[e][i]) : argu
   20a28:	746e656d 5d305b73 205d695b 7261203d     ments[0][i] = ar
   20a38:	656d7567 5b73746e 695b5d65 203b295d     guments[e][i]); 
   20a48:	75746572 61206e72 6d756772 73746e65     return arguments
   20a58:	205d305b 3b7d207d 0a0d0a0d 20202020     [0] } };....    
   20a68:	636e7566 6e6f6974 65286920 207b2029     function i(e) { 
   20a78:	73696874 74706f2e 736e6f69 74203d20     this.options = t
   20a88:	7478652e 28646e65 202c7d7b 65642e69     .extend({}, i.de
   20a98:	6c756166 74704f74 736e6f69 2965202c     faultOptions, e)
   20aa8:	6874202c 632e7369 7261656c 7d202928     , this.clear() }
   20ab8:	0a0d0a0d 20202020 636e7566 6e6f6974     ....    function
   20ac8:	65286120 207b2029 73696874 74706f2e      a(e) { this.opt
   20ad8:	736e6f69 74203d20 7478652e 28646e65     ions = t.extend(
   20ae8:	202c7d7b 65642e61 6c756166 61684374     {}, a.defaultCha
   20af8:	704f7472 6e6f6974 65202c73 74202c29     rtOptions, e), t
   20b08:	2e736968 69726573 65537365 203d2074     his.seriesSet = 
   20b18:	202c5d5b 73696874 7275632e 746e6572     [], this.current
   20b28:	756c6156 6e615265 3d206567 202c3120     ValueRange = 1, 
   20b38:	73696874 7275632e 746e6572 4d736956     this.currentVisM
   20b48:	61566e69 2065756c 2c30203d 69687420     inValue = 0, thi
   20b58:	616c2e73 65527473 7265646e 656d6954     s.lastRenderTime
   20b68:	6c6c694d 3d207369 7d203020 20200a0d     Millis = 0 }..  
   20b78:	2e692020 61666564 4f746c75 6f697470       i.defaultOptio
   20b88:	3d20736e 72207b20 74657365 6e756f42     ns = { resetBoun
   20b98:	6e497364 76726574 203a6c61 2c336533     dsInterval: 3e3,
   20ba8:	73657220 6f427465 73646e75 3021203a      resetBounds: !0
   20bb8:	202c7d20 72702e69 746f746f 2e657079      }, i.prototype.
   20bc8:	61656c63 203d2072 636e7566 6e6f6974     clear = function
   20bd8:	7b202928 69687420 61642e73 3d206174     () { this.data =
   20be8:	2c5d5b20 69687420 616d2e73 6c615678      [], this.maxVal
   20bf8:	3d206575 6d754e20 2e726562 2c4e614e     ue = Number.NaN,
   20c08:	69687420 696d2e73 6c61566e 3d206575      this.minValue =
   20c18:	6d754e20 2e726562 204e614e 69202c7d      Number.NaN }, i
   20c28:	6f72702e 79746f74 722e6570 74657365     .prototype.reset
   20c38:	6e756f42 3d207364 6e756620 6f697463     Bounds = functio
   20c48:	2029286e 6669207b 68742820 642e7369     n() { if (this.d
   20c58:	2e617461 676e656c 20296874 6874207b     ata.length) { th
   20c68:	6d2e7369 61567861 2065756c 6874203d     is.maxValue = th
   20c78:	642e7369 5b617461 315b5d30 74202c5d     is.data[0][1], t
   20c88:	2e736968 566e696d 65756c61 74203d20     his.minValue = t
   20c98:	2e736968 61746164 5b5d305b 203b5d31     his.data[0][1]; 
   20ca8:	20726f66 72617628 3d206520 203b3120     for (var e = 1; 
   20cb8:	203c2065 73696874 7461642e 656c2e61     e < this.data.le
   20cc8:	6874676e 2065203b 31203d2b 207b2029     ngth; e += 1) { 
   20cd8:	20726176 203d2074 73696874 7461642e     var t = this.dat
   20ce8:	5d655b61 3b5d315b 20200a0d 20202020     a[e][1];..      
   20cf8:	20202020 20202020 20742020 6874203e               t > th
   20d08:	6d2e7369 61567861 2065756c 28202626     is.maxValue && (
   20d18:	73696874 78616d2e 756c6156 203d2065     this.maxValue = 
   20d28:	202c2974 203c2074 73696874 6e696d2e     t), t < this.min
   20d38:	756c6156 26262065 68742820 6d2e7369     Value && (this.m
   20d48:	61566e69 2065756c 2974203d 7d207d20     inValue = t) } }
   20d58:	736c6520 68742065 6d2e7369 61567861      else this.maxVa
   20d68:	2065756c 754e203d 7265626d 4e614e2e     lue = Number.NaN
   20d78:	6874202c 6d2e7369 61566e69 2065756c     , this.minValue 
   20d88:	754e203d 7265626d 4e614e2e 202c7d20     = Number.NaN }, 
   20d98:	72702e69 746f746f 2e657079 65707061     i.prototype.appe
   20da8:	3d20646e 6e756620 6f697463 2c65286e     nd = function(e,
   20db8:	202c7420 7b202969 726f6620 61762820      t, i) { for (va
   20dc8:	20612072 6874203d 642e7369 2e617461     r a = this.data.
   20dd8:	676e656c 2d206874 203b3120 3d3e2061     length - 1; a >=
   20de8:	26203020 68742026 642e7369 5b617461      0 && this.data[
   20df8:	305b5d61 203e205d 20293b65 3d2d2061     a][0] > e;) a -=
   20e08:	203b3120 2031202d 203d3d3d 203f2061      1; - 1 === a ? 
   20e18:	73696874 7461642e 70732e61 6563696c     this.data.splice
   20e28:	202c3028 5b202c30 74202c65 3a20295d     (0, 0, [e, t]) :
   20e38:	69687420 61642e73 6c2e6174 74676e65      this.data.lengt
   20e48:	203e2068 26262030 69687420 61642e73     h > 0 && this.da
   20e58:	615b6174 5d305b5d 3d3d3d20 3f206520     ta[a][0] === e ?
   20e68:	3f206920 68742820 642e7369 5b617461      i ? (this.data[
   20e78:	315b5d61 3d2b205d 202c7420 203d2074     a][1] += t, t = 
   20e88:	73696874 7461642e 5d615b61 295d315b     this.data[a][1])
   20e98:	74203a20 2e736968 61746164 5b5d615b      : this.data[a][
   20ea8:	3d205d31 3a207420 3c206120 69687420     1] = t : a < thi
   20eb8:	61642e73 6c2e6174 74676e65 202d2068     s.data.length - 
   20ec8:	203f2031 73696874 7461642e 70732e61     1 ? this.data.sp
   20ed8:	6563696c 2b206128 202c3120 5b202c30     lice(a + 1, 0, [
   20ee8:	74202c65 3a20295d 69687420 61642e73     e, t]) : this.da
   20ef8:	702e6174 28687375 202c655b 2c295d74     ta.push([e, t]),
   20f08:	69687420 616d2e73 6c615678 3d206575      this.maxValue =
   20f18:	4e736920 74284e61 2e736968 5678616d      isNaN(this.maxV
   20f28:	65756c61 203f2029 203a2074 6874614d     alue) ? t : Math
   20f38:	78616d2e 69687428 616d2e73 6c615678     .max(this.maxVal
   20f48:	202c6575 202c2974 73696874 6e696d2e     ue, t), this.min
   20f58:	756c6156 203d2065 614e7369 6874284e     Value = isNaN(th
   20f68:	6d2e7369 61566e69 2965756c 74203f20     is.minValue) ? t
   20f78:	4d203a20 2e687461 286e696d 73696874      : Math.min(this
   20f88:	6e696d2e 756c6156 74202c65 2c7d2029     .minValue, t) },
   20f98:	702e6920 6f746f72 65707974 6f72642e      i.prototype.dro
   20fa8:	646c4f70 61746144 66203d20 74636e75     pOldData = funct
   20fb8:	286e6f69 74202c65 207b2029 20726f66     ion(e, t) { for 
   20fc8:	72617628 3d206920 203b3020 73696874     (var i = 0; this
   20fd8:	7461642e 656c2e61 6874676e 69202d20     .data.length - i
   20fe8:	203d3e20 26262074 69687420 61642e73      >= t && this.da
   20ff8:	695b6174 31202b20 5d305b5d 65203c20     ta[i + 1][0] < e
   21008:	6920293b 203d2b20 0a0d3b31 20202020     ;) i += 1;..    
   21018:	20202020 3d212030 2069203d 74202626         0 !== i && t
   21028:	2e736968 61746164 6c70732e 28656369     his.data.splice(
   21038:	69202c30 2c7d2029 642e6120 75616665     0, i) }, a.defau
   21048:	6843746c 4f747261 6f697470 3d20736e     ltChartOptions =
   21058:	6d207b20 696c6c69 72655073 65786950      { millisPerPixe
   21068:	32203a6c 65202c30 6c62616e 69704465     l: 20, enableDpi
   21078:	6c616353 3a676e69 2c302120 694d7920     Scaling: !0, yMi
   21088:	726f466e 7474616d 203a7265 636e7566     nFormatter: func
   21098:	6e6f6974 202c6528 7b202974 74657220     tion(e, t) { ret
   210a8:	206e7275 73726170 6f6c4665 65287461     urn parseFloat(e
   210b8:	6f742e29 65786946 29742864 202c7d20     ).toFixed(t) }, 
   210c8:	78614d79 6d726f46 65747461 66203a72     yMaxFormatter: f
   210d8:	74636e75 286e6f69 74202c65 207b2029     unction(e, t) { 
   210e8:	75746572 70206e72 65737261 616f6c46     return parseFloa
   210f8:	29652874 466f742e 64657869 20297428     t(e).toFixed(t) 
   21108:	6d202c7d 61567861 5365756c 656c6163     }, maxValueScale
   21118:	2c31203a 6e696d20 756c6156 61635365     : 1, minValueSca
   21128:	203a656c 69202c31 7265746e 616c6f70     le: 1, interpola
   21138:	6e6f6974 6222203a 65697a65 202c2272     tion: "bezier", 
   21148:	6c616373 6f6d5365 6968746f 203a676e     scaleSmoothing: 
   21158:	3532312e 616d202c 74614478 74655361     .125, maxDataSet
   21168:	676e654c 203a6874 73202c32 6c6f7263     Length: 2, scrol
   21178:	6361426c 7261776b 203a7364 202c3121     lBackwards: !1, 
   21188:	64697267 207b203a 6c6c6966 6c797453     grid: { fillStyl
   21198:	22203a65 30303023 22303030 7473202c     e: "#000000", st
   211a8:	656b6f72 6c797453 22203a65 37373723     rokeStyle: "#777
   211b8:	22373737 696c202c 6957656e 3a687464     777", lineWidth:
   211c8:	202c3120 72616873 6e694c70 203a7365      1, sharpLines: 
   211d8:	202c3121 6c6c696d 65507369 6e694c72     !1, millisPerLin
   211e8:	31203a65 202c3365 74726576 6c616369     e: 1e3, vertical
   211f8:	74636553 736e6f69 2c32203a 726f6220     Sections: 2, bor
   21208:	56726564 62697369 203a656c 7d203021     derVisible: !0 }
   21218:	616c202c 736c6562 207b203a 6c6c6966     , labels: { fill
   21228:	6c797453 22203a65 66666623 22666666     Style: "#ffffff"
   21238:	6964202c 6c626173 203a6465 202c3121     , disabled: !1, 
   21248:	746e6f66 657a6953 3031203a 6f66202c     fontSize: 10, fo
   21258:	6146746e 796c696d 6d22203a 736f6e6f     ntFamily: "monos
   21268:	65636170 70202c22 69636572 6e6f6973     pace", precision
   21278:	2032203a 68202c7d 7a69726f 61746e6f     : 2 }, horizonta
   21288:	6e694c6c 203a7365 7d205d5b 2e61202c     lLines: [] }, a.
   21298:	6d696e41 43657461 61706d6f 69626974     AnimateCompatibi
   212a8:	7974696c 7b203d20 71657220 74736575     lity = { request
   212b8:	6d696e41 6f697461 6172466e 203a656d     AnimationFrame: 
   212c8:	636e7566 6e6f6974 202c6528 7b202974     function(e, t) {
   212d8:	74657220 206e7275 6e697728 2e776f64      return (window.
   212e8:	75716572 41747365 616d696e 6e6f6974     requestAnimation
   212f8:	6d617246 7c7c2065 6e697720 2e776f64     Frame || window.
   21308:	6b626577 65527469 73657571 696e4174     webkitRequestAni
   21318:	6974616d 72466e6f 20656d61 77207c7c     mationFrame || w
   21328:	6f646e69 6f6d2e77 7165527a 74736575     indow.mozRequest
   21338:	6d696e41 6f697461 6172466e 7c20656d     AnimationFrame |
   21348:	6977207c 776f646e 65526f2e 73657571     | window.oReques
   21358:	696e4174 6974616d 72466e6f 20656d61     tAnimationFrame 
   21368:	77207c7c 6f646e69 736d2e77 75716552     || window.msRequ
   21378:	41747365 616d696e 6e6f6974 6d617246     estAnimationFram
   21388:	7c7c2065 6e756620 6f697463 2965286e     e || function(e)
   21398:	72207b20 72757465 6977206e 776f646e      { return window
   213a8:	7465732e 656d6954 2874756f 636e7566     .setTimeout(func
   213b8:	6e6f6974 7b202928 28286520 2077656e     tion() { e((new 
   213c8:	65746144 65672e29 6d695474 29292865     Date).getTime())
   213d8:	202c7d20 20293631 632e297d 286c6c61      }, 16) }).call(
   213e8:	646e6977 202c776f 74202c65 2c7d2029     window, e, t) },
   213f8:	6e616320 416c6563 616d696e 6e6f6974      cancelAnimation
   21408:	6d617246 66203a65 74636e75 286e6f69     Frame: function(
   21418:	7b202965 74657220 206e7275 6e697728     e) { return (win
   21428:	2e776f64 636e6163 6e416c65 74616d69     dow.cancelAnimat
   21438:	466e6f69 656d6172 207c7c20 636e7566     ionFrame || func
   21448:	6e6f6974 20296528 6c63207b 54726165     tion(e) { clearT
   21458:	6f656d69 65287475 297d2029 6c61632e     imeout(e) }).cal
   21468:	6977286c 776f646e 2965202c 7d207d20     l(window, e) } }
   21478:	2e61202c 61666564 53746c75 65697265     , a.defaultSerie
   21488:	65725073 746e6573 6f697461 74704f6e     sPresentationOpt
   21498:	736e6f69 7b203d20 6e696c20 64695765     ions = { lineWid
   214a8:	203a6874 73202c31 6b6f7274 79745365     th: 1, strokeSty
   214b8:	203a656c 66662322 66666666 2c7d2022     le: "#ffffff" },
   214c8:	702e6120 6f746f72 65707974 6464612e      a.prototype.add
   214d8:	656d6954 69726553 3d207365 6e756620     TimeSeries = fun
   214e8:	6f697463 2c65286e 20296920 6874207b     ction(e, i) { th
   214f8:	732e7369 65697265 74655373 7375702e     is.seriesSet.pus
   21508:	207b2868 656d6974 69726553 203a7365     h({ timeSeries: 
   21518:	6f202c65 6f697470 203a736e 78652e74     e, options: t.ex
   21528:	646e6574 2c7d7b28 642e6120 75616665     tend({}, a.defau
   21538:	6553746c 73656972 73657250 61746e65     ltSeriesPresenta
   21548:	6e6f6974 6974704f 2c736e6f 20296920     tionOptions, i) 
   21558:	202c297d 706f2e65 6e6f6974 65722e73     }), e.options.re
   21568:	42746573 646e756f 26262073 6f2e6520     setBounds && e.o
   21578:	6f697470 722e736e 74657365 6e756f42     ptions.resetBoun
   21588:	6e497364 76726574 3e206c61 26203020     dsInterval > 0 &
   21598:	65282026 7365722e 6f427465 73646e75     & (e.resetBounds
   215a8:	656d6954 20644972 6573203d 746e4974     TimerId = setInt
   215b8:	61767265 7566286c 6974636e 29286e6f     erval(function()
   215c8:	65207b20 7365722e 6f427465 73646e75      { e.resetBounds
   215d8:	7d202928 2e65202c 6974706f 2e736e6f     () }, e.options.
   215e8:	65736572 756f4274 4973646e 7265746e     resetBoundsInter
   215f8:	296c6176 2c7d2029 702e6120 6f746f72     val)) }, a.proto
   21608:	65707974 6d65722e 5465766f 53656d69     type.removeTimeS
   21618:	65697265 203d2073 636e7566 6e6f6974     eries = function
   21628:	20296528 6f66207b 76282072 74207261     (e) { for (var t
   21638:	74203d20 2e736968 69726573 65537365      = this.seriesSe
   21648:	656c2e74 6874676e 2069202c 3b30203d     t.length, i = 0;
   21658:	3c206920 203b7420 3d2b2069 0d293120      i < t; i += 1).
   21668:	2020200a 20202020 20202020 20666920     .            if 
   21678:	69687428 65732e73 73656972 5b746553     (this.seriesSet[
   21688:	742e5d69 53656d69 65697265 3d3d2073     i].timeSeries ==
   21698:	2965203d 74207b20 2e736968 69726573     = e) { this.seri
   216a8:	65537365 70732e74 6563696c 202c6928     esSet.splice(i, 
   216b8:	203b2931 61657262 0d7d206b 2020200a     1); break }..   
   216c8:	20202020 722e6520 74657365 6e756f42          e.resetBoun
   216d8:	69547364 4972656d 26262064 656c6320     dsTimerId && cle
   216e8:	6e497261 76726574 65286c61 7365722e     arInterval(e.res
   216f8:	6f427465 73646e75 656d6954 29644972     etBoundsTimerId)
   21708:	202c7d20 72702e61 746f746f 2e657079      }, a.prototype.
   21718:	54746567 53656d69 65697265 74704f73     getTimeSeriesOpt
   21728:	736e6f69 66203d20 74636e75 286e6f69     ions = function(
   21738:	7b202965 726f6620 61762820 20742072     e) { for (var t 
   21748:	6874203d 732e7369 65697265 74655373     = this.seriesSet
   21758:	6e656c2e 2c687467 3d206920 203b3020     .length, i = 0; 
   21768:	203c2069 69203b74 203d2b20 0a0d2931     i < t; i += 1)..
   21778:	20202020 20202020 20202020 28206669                 if (
   21788:	73696874 7265732e 53736569 695b7465     this.seriesSet[i
   21798:	69742e5d 6553656d 73656972 3d3d3d20     ].timeSeries ===
   217a8:	20296520 75746572 74206e72 2e736968      e) return this.
   217b8:	69726573 65537365 5d695b74 74706f2e     seriesSet[i].opt
   217c8:	736e6f69 202c7d20 72702e61 746f746f     ions }, a.protot
   217d8:	2e657079 6e697262 466f5467 746e6f72     ype.bringToFront
   217e8:	66203d20 74636e75 286e6f69 7b202965      = function(e) {
   217f8:	726f6620 61762820 20742072 6874203d      for (var t = th
   21808:	732e7369 65697265 74655373 6e656c2e     is.seriesSet.len
   21818:	2c687467 3d206920 203b3020 203c2069     gth, i = 0; i < 
   21828:	69203b74 203d2b20 0a0d2931 20202020     t; i += 1)..    
   21838:	20202020 20202020 28206669 73696874             if (this
   21848:	7265732e 53736569 695b7465 69742e5d     .seriesSet[i].ti
   21858:	6553656d 73656972 3d3d3d20 20296520     meSeries === e) 
   21868:	6176207b 20612072 6874203d 732e7369     { var a = this.s
   21878:	65697265 74655373 6c70732e 28656369     eriesSet.splice(
   21888:	31202c69 0a0d3b29 20202020 20202020     i, 1);..        
   21898:	20202020 20202020 73696874 7265732e             this.ser
   218a8:	53736569 702e7465 28687375 5d305b61     iesSet.push(a[0]
   218b8:	62203b29 6b616572 7d207d20 2e61202c     ); break } }, a.
   218c8:	746f7270 7079746f 74732e65 6d616572     prototype.stream
   218d8:	3d206f54 6e756620 6f697463 2c65286e     To = function(e,
   218e8:	20297420 6874207b 632e7369 61766e61      t) { this.canva
   218f8:	203d2073 74202c65 2e736968 616c6564     s = e, this.dela
   21908:	203d2079 74202c74 2e736968 72617473     y = t, this.star
   21918:	20292874 61202c7d 6f72702e 79746f74     t() }, a.prototy
   21928:	722e6570 7a697365 203d2065 636e7566     pe.resize = func
   21938:	6e6f6974 7b202928 20666920 69687428     tion() { if (thi
   21948:	706f2e73 6e6f6974 6e652e73 656c6261     s.options.enable
   21958:	53697044 696c6163 2620676e 69772026     DpiScaling && wi
   21968:	776f646e 20262620 3d212031 6977203d     ndow && 1 !== wi
   21978:	776f646e 7665642e 50656369 6c657869     ndow.devicePixel
   21988:	69746152 7b20296f 72617620 3d206520     Ratio) { var e =
   21998:	6e697720 2e776f64 69766564 69506563      window.devicePi
   219a8:	526c6578 6f697461 200a0d2c 20202020     xelRatio,..     
   219b8:	20202020 20202020 74202020 70203d20                t = p
   219c8:	65737261 28746e49 73696874 6e61632e     arseInt(this.can
   219d8:	2e736176 41746567 69727474 65747562     vas.getAttribute
   219e8:	69772228 22687464 0d2c2929 2020200a     ("width")),..   
   219f8:	20202020 20202020 20202020 3d206920                  i =
   21a08:	72617020 6e496573 68742874 632e7369      parseInt(this.c
   21a18:	61766e61 65672e73 74744174 75626972     anvas.getAttribu
   21a28:	22286574 67696568 29227468 0a0d3b29     te("height"));..
   21a38:	20202020 20202020 20202020 73696874                 this
   21a48:	69726f2e 616e6967 6469576c 26206874     .originalWidth &
   21a58:	614d2026 662e6874 726f6f6c 69687428     & Math.floor(thi
   21a68:	726f2e73 6e696769 69576c61 20687464     s.originalWidth 
   21a78:	2965202a 3d3d3d20 7c207420 7428207c     * e) === t || (t
   21a88:	2e736968 6769726f 6c616e69 74646957     his.originalWidt
   21a98:	203d2068 74202c74 2e736968 766e6163     h = t, this.canv
   21aa8:	732e7361 74417465 62697274 28657475     as.setAttribute(
   21ab8:	64697722 2c226874 74614d20 6c662e68     "width", Math.fl
   21ac8:	28726f6f 202a2074 742e2965 7274536f     oor(t * e).toStr
   21ad8:	28676e69 202c2929 73696874 6e61632e     ing()), this.can
   21ae8:	2e736176 6c797473 69772e65 20687464     vas.style.width 
   21af8:	2074203d 7022202b 202c2278 73696874     = t + "px", this
   21b08:	6e61632e 2e736176 43746567 65746e6f     .canvas.getConte
   21b18:	22287478 29226432 6163732e 6528656c     xt("2d").scale(e
   21b28:	2965202c 74202c29 2e736968 6769726f     , e)), this.orig
   21b38:	6c616e69 67696548 26207468 614d2026     inalHeight && Ma
   21b48:	662e6874 726f6f6c 69687428 726f2e73     th.floor(this.or
   21b58:	6e696769 65486c61 74686769 65202a20     iginalHeight * e
   21b68:	3d3d2029 2069203d 28207c7c 73696874     ) === i || (this
   21b78:	69726f2e 616e6967 6965486c 20746867     .originalHeight 
   21b88:	2c69203d 69687420 61632e73 7361766e     = i, this.canvas
   21b98:	7465732e 72747441 74756269 68222865     .setAttribute("h
   21ba8:	68676965 202c2274 6874614d 6f6c662e     eight", Math.flo
   21bb8:	6928726f 65202a20 6f742e29 69727453     or(i * e).toStri
   21bc8:	2928676e 74202c29 2e736968 766e6163     ng()), this.canv
   21bd8:	732e7361 656c7974 6965682e 20746867     as.style.height 
   21be8:	2069203d 7022202b 202c2278 73696874     = i + "px", this
   21bf8:	6e61632e 2e736176 43746567 65746e6f     .canvas.getConte
   21c08:	22287478 29226432 6163732e 6528656c     xt("2d").scale(e
   21c18:	2965202c 207d2029 61202c7d 6f72702e     , e)) } }, a.pro
   21c28:	79746f74 732e6570 74726174 66203d20     totype.start = f
   21c38:	74636e75 286e6f69 207b2029 28206669     unction() { if (
   21c48:	69687421 72662e73 29656d61 76207b20     !this.frame) { v
   21c58:	65207261 66203d20 74636e75 286e6f69     ar e = function(
   21c68:	207b2029 73696874 6172662e 3d20656d     ) { this.frame =
   21c78:	412e6120 616d696e 6f436574 7461706d      a.AnimateCompat
   21c88:	6c696269 2e797469 75716572 41747365     ibility.requestA
   21c98:	616d696e 6e6f6974 6d617246 75662865     nimationFrame(fu
   21ca8:	6974636e 29286e6f 74207b20 2e736968     nction() { this.
   21cb8:	646e6572 29287265 2865202c 2e7d2029     render(), e() }.
   21cc8:	646e6962 69687428 20292973 69622e7d     bind(this)) }.bi
   21cd8:	7428646e 29736968 200a0d3b 20202020     nd(this);..     
   21ce8:	20202020 65202020 7d202928 202c7d20            e() } }, 
   21cf8:	72702e61 746f746f 2e657079 706f7473     a.prototype.stop
   21d08:	66203d20 74636e75 286e6f69 207b2029      = function() { 
   21d18:	73696874 6172662e 2620656d 61282026     this.frame && (a
   21d28:	696e412e 6574616d 706d6f43 62697461     .AnimateCompatib
   21d38:	74696c69 61632e79 6c65636e 6d696e41     ility.cancelAnim
   21d48:	6f697461 6172466e 7428656d 2e736968     ationFrame(this.
   21d58:	6d617266 202c2965 656c6564 74206574     frame), delete t
   21d68:	2e736968 6d617266 7d202965 2e61202c     his.frame) }, a.
   21d78:	746f7270 7079746f 70752e65 65746164     prototype.update
   21d88:	756c6156 6e615265 3d206567 6e756620     ValueRange = fun
   21d98:	6f697463 2029286e 6f66207b 76282072     ction() { for (v
   21da8:	65207261 74203d20 2e736968 6974706f     ar e = this.opti
   21db8:	2c736e6f 3d207420 6d754e20 2e726562     ons, t = Number.
   21dc8:	2c4e614e 3d206920 6d754e20 2e726562     NaN, i = Number.
   21dd8:	2c4e614e 3d206120 203b3020 203c2061     NaN, a = 0; a < 
   21de8:	73696874 7265732e 53736569 6c2e7465     this.seriesSet.l
   21df8:	74676e65 61203b68 203d2b20 7b202931     ength; a += 1) {
   21e08:	72617620 3d207320 69687420 65732e73      var s = this.se
   21e18:	73656972 5b746553 742e5d61 53656d69     riesSet[a].timeS
   21e28:	65697265 0a0d3b73 20202020 20202020     eries;..        
   21e38:	20202020 614e7369 2e73284e 5678616d         isNaN(s.maxV
   21e48:	65756c61 7c7c2029 20742820 7369203d     alue) || (t = is
   21e58:	284e614e 3f202974 6d2e7320 61567861     NaN(t) ? s.maxVa
   21e68:	2065756c 614d203a 6d2e6874 74287861     lue : Math.max(t
   21e78:	2e73202c 5678616d 65756c61 202c2929     , s.maxValue)), 
   21e88:	614e7369 2e73284e 566e696d 65756c61     isNaN(s.minValue
   21e98:	7c7c2029 20692820 7369203d 284e614e     ) || (i = isNaN(
   21ea8:	3f202969 6d2e7320 61566e69 2065756c     i) ? s.minValue 
   21eb8:	614d203a 6d2e6874 69286e69 2e73202c     : Math.min(i, s.
   21ec8:	566e696d 65756c61 7d202929 20666920     minValue)) } if 
   21ed8:	6c756e28 3d21206c 6d2e6520 61567861     (null != e.maxVa
   21ee8:	2065756c 2074203f 2e65203d 5678616d     lue ? t = e.maxV
   21ef8:	65756c61 74203a20 203d2a20 616d2e65     alue : t *= e.ma
   21f08:	6c615678 63536575 2c656c61 6c756e20     xValueScale, nul
   21f18:	3d21206c 6d2e6520 61566e69 2065756c     l != e.minValue 
   21f28:	2069203f 2e65203d 566e696d 65756c61     ? i = e.minValue
   21f38:	69203a20 203d2d20 6874614d 7362612e      : i -= Math.abs
   21f48:	2a206928 6d2e6520 61566e69 5365756c     (i * e.minValueS
   21f58:	656c6163 69202d20 74202c29 2e736968     cale - i), this.
   21f68:	6974706f 2e736e6f 6e615279 75466567     options.yRangeFu
   21f78:	6974636e 20296e6f 6176207b 206e2072     nction) { var n 
   21f88:	6874203d 6f2e7369 6f697470 792e736e     = this.options.y
   21f98:	676e6152 6e754665 6f697463 207b286e     RangeFunction({ 
   21fa8:	3a6e696d 202c6920 3a78616d 7d207420     min: i, max: t }
   21fb8:	0a0d3b29 20202020 20202020 20202020     );..            
   21fc8:	203d2069 696d2e6e 74202c6e 6e203d20     i = n.min, t = n
   21fd8:	78616d2e 69207d20 21282066 614e7369     .max } if (!isNa
   21fe8:	2974284e 20262620 4e736921 69284e61     N(t) && !isNaN(i
   21ff8:	7b202929 72617620 3d207220 2d207420     )) { var r = t -
   22008:	2d206920 69687420 75632e73 6e657272      i - this.curren
   22018:	6c615674 61526575 2c65676e 20200a0d     tValueRange,..  
   22028:	20202020 20202020 20202020 206c2020                   l 
   22038:	2069203d 6874202d 632e7369 65727275     = i - this.curre
   22048:	6956746e 6e694d73 756c6156 0a0d3b65     ntVisMinValue;..
   22058:	20202020 20202020 20202020 73696874                 this
   22068:	4173692e 616d696e 676e6974 6c616353     .isAnimatingScal
   22078:	203d2065 6874614d 7362612e 20297228     e = Math.abs(r) 
   22088:	312e203e 207c7c20 6874614d 7362612e     > .1 || Math.abs
   22098:	20296c28 312e203e 6874202c 632e7369     (l) > .1, this.c
   220a8:	65727275 6156746e 5265756c 65676e61     urrentValueRange
   220b8:	203d2b20 63732e65 53656c61 746f6f6d      += e.scaleSmoot
   220c8:	676e6968 72202a20 6874202c 632e7369     hing * r, this.c
   220d8:	65727275 6956746e 6e694d73 756c6156     urrentVisMinValu
   220e8:	3d2b2065 732e6520 656c6163 6f6f6d53     e += e.scaleSmoo
   220f8:	6e696874 202a2067 0d7d206c 2020200a     thing * l }..   
   22108:	20202020 69687420 61762e73 5265756c          this.valueR
   22118:	65676e61 7b203d20 6e696d20 2c69203a     ange = { min: i,
   22128:	78616d20 2074203a 2c7d207d 702e6120      max: t } }, a.p
   22138:	6f746f72 65707974 6e65722e 20726564     rototype.render 
   22148:	7566203d 6974636e 65286e6f 2974202c     = function(e, t)
   22158:	76207b20 69207261 28203d20 2077656e      { var i = (new 
   22168:	65746144 65672e29 6d695474 3b292865     Date).getTime();
   22178:	20666920 68742128 692e7369 696e4173      if (!this.isAni
   22188:	6974616d 6353676e 29656c61 76207b20     matingScale) { v
   22198:	61207261 4d203d20 2e687461 286e696d     ar a = Math.min(
   221a8:	20336531 2c36202f 69687420 706f2e73     1e3 / 6, this.op
   221b8:	6e6f6974 696d2e73 73696c6c 50726550     tions.millisPerP
   221c8:	6c657869 69203b29 69282066 74202d20     ixel); if (i - t
   221d8:	2e736968 7473616c 646e6552 69547265     his.lastRenderTi
   221e8:	694d656d 73696c6c 61203c20 65722029     meMillis < a) re
   221f8:	6e727574 0a0d7d20 20202020 20202020     turn }..        
   22208:	73696874 7365722e 28657a69 74202c29     this.resize(), t
   22218:	2e736968 7473616c 646e6552 69547265     his.lastRenderTi
   22228:	694d656d 73696c6c 69203d20 2065202c     meMillis = i, e 
   22238:	2065203d 74207c7c 2e736968 766e6163     = e || this.canv
   22248:	202c7361 203d2074 7c7c2074 2d206920     as, t = t || i -
   22258:	68742820 642e7369 79616c65 207c7c20      (this.delay || 
   22268:	202c2930 3d2d2074 25207420 69687420     0), t -= t % thi
   22278:	706f2e73 6e6f6974 696d2e73 73696c6c     s.options.millis
   22288:	50726550 6c657869 6176203b 20732072     PerPixel; var s 
   22298:	2e65203d 43746567 65746e6f 22287478     = e.getContext("
   222a8:	29226432 200a0d2c 20202020 20202020     2d"),..         
   222b8:	6e202020 74203d20 2e736968 6974706f        n = this.opti
   222c8:	2c736e6f 20200a0d 20202020 20202020     ons,..          
   222d8:	20722020 207b203d 3a706f74 202c3020       r = { top: 0, 
   222e8:	7466656c 2c30203a 64697720 203a6874     left: 0, width: 
   222f8:	6c632e65 746e6569 74646957 68202c68     e.clientWidth, h
   22308:	68676965 65203a74 696c632e 48746e65     eight: e.clientH
   22318:	68676965 2c7d2074 20200a0d 20202020     eight },..      
   22328:	20202020 206c2020 2074203d 2e72202d           l = t - r.
   22338:	74646977 202a2068 696d2e6e 73696c6c     width * n.millis
   22348:	50726550 6c657869 200a0d2c 20202020     PerPixel,..     
   22358:	20202020 6f202020 66203d20 74636e75            o = funct
   22368:	286e6f69 7b202965 72617620 3d207420     ion(e) { var t =
   22378:	2d206520 69687420 75632e73 6e657272      e - this.curren
   22388:	73695674 566e694d 65756c61 6572203b     tVisMinValue; re
   22398:	6e727574 3d203020 74203d3d 2e736968     turn 0 === this.
   223a8:	72727563 56746e65 65756c61 676e6152     currentValueRang
   223b8:	203f2065 65682e72 74686769 72203a20     e ? r.height : r
   223c8:	6965682e 20746867 614d202d 722e6874     .height - Math.r
   223d8:	646e756f 2f207428 69687420 75632e73     ound(t / this.cu
   223e8:	6e657272 6c615674 61526575 2065676e     rrentValueRange 
   223f8:	2e72202a 67696568 20297468 69622e7d     * r.height) }.bi
   22408:	7428646e 29736968 200a0d2c 20202020     nd(this),..     
   22418:	20202020 68202020 66203d20 74636e75            h = funct
   22428:	286e6f69 7b202965 74657220 206e7275     ion(e) { return 
   22438:	63732e6e 6c6c6f72 6b636142 64726177     n.scrollBackward
   22448:	203f2073 6874614d 756f722e 2828646e     s ? Math.round((
   22458:	202d2074 2f202965 6d2e6e20 696c6c69     t - e) / n.milli
   22468:	72655073 65786950 3a20296c 74614d20     sPerPixel) : Mat
   22478:	6f722e68 28646e75 69772e72 20687464     h.round(r.width 
   22488:	7428202d 65202d20 202f2029 696d2e6e     - (t - e) / n.mi
   22498:	73696c6c 50726550 6c657869 3b7d2029     llisPerPixel) };
   224a8:	20666920 69687428 70752e73 65746164      if (this.update
   224b8:	756c6156 6e615265 29286567 2e73202c     ValueRange(), s.
   224c8:	746e6f66 6e203d20 62616c2e 2e736c65     font = n.labels.
   224d8:	746e6f66 657a6953 22202b20 22207870     fontSize + "px "
   224e8:	6e202b20 62616c2e 2e736c65 746e6f66      + n.labels.font
   224f8:	696d6146 202c796c 61732e73 29286576     Family, s.save()
   22508:	2e73202c 6e617274 74616c73 2e722865     , s.translate(r.
   22518:	7466656c 2e72202c 29706f74 2e73202c     left, r.top), s.
   22528:	69676562 7461506e 2c292868 722e7320     beginPath(), s.r
   22538:	28746365 30202c30 2e72202c 74646977     ect(0, 0, r.widt
   22548:	72202c68 6965682e 29746867 2e73202c     h, r.height), s.
   22558:	70696c63 202c2928 61732e73 29286576     clip(), s.save()
   22568:	2e73202c 6c6c6966 6c797453 203d2065     , s.fillStyle = 
   22578:	72672e6e 662e6469 536c6c69 656c7974     n.grid.fillStyle
   22588:	2e73202c 61656c63 63655272 2c302874     , s.clearRect(0,
   22598:	202c3020 69772e72 2c687464 682e7220      0, r.width, r.h
   225a8:	68676965 202c2974 69662e73 65526c6c     eight), s.fillRe
   225b8:	30287463 2c30202c 772e7220 68746469     ct(0, 0, r.width
   225c8:	2e72202c 67696568 2c297468 722e7320     , r.height), s.r
   225d8:	6f747365 29286572 2e73202c 65766173     estore(), s.save
   225e8:	202c2928 696c2e73 6957656e 20687464     (), s.lineWidth 
   225f8:	2e6e203d 64697267 6e696c2e 64695765     = n.grid.lineWid
   22608:	202c6874 74732e73 656b6f72 6c797453     th, s.strokeStyl
   22618:	203d2065 72672e6e 732e6469 6b6f7274     e = n.grid.strok
   22628:	79745365 202c656c 72672e6e 6d2e6469     eStyle, n.grid.m
   22638:	696c6c69 72655073 656e694c 30203e20     illisPerLine > 0
   22648:	207b2029 65622e73 506e6967 28687461     ) { s.beginPath(
   22658:	66203b29 2820726f 20726176 203d2064     ); for (var d = 
   22668:	202d2074 20252074 72672e6e 6d2e6469     t - t % n.grid.m
   22678:	696c6c69 72655073 656e694c 2064203b     illisPerLine; d 
   22688:	6c203d3e 2064203b 6e203d2d 6972672e     >= l; d -= n.gri
   22698:	696d2e64 73696c6c 4c726550 29656e69     d.millisPerLine)
   226a8:	76207b20 75207261 68203d20 3b296428      { var u = h(d);
   226b8:	20200a0d 20202020 20202020 20202020     ..              
   226c8:	2e6e2020 64697267 6168732e 694c7072       n.grid.sharpLi
   226d8:	2073656e 28202626 3d2d2075 29352e20     nes && (u -= .5)
   226e8:	2e73202c 65766f6d 75286f54 2930202c     , s.moveTo(u, 0)
   226f8:	2e73202c 656e696c 75286f54 2e72202c     , s.lineTo(u, r.
   22708:	67696568 20297468 200a0d7d 20202020     height) }..     
   22718:	20202020 73202020 7274732e 28656b6f            s.stroke(
   22728:	73202c29 6f6c632e 61506573 29286874     ), s.closePath()
   22738:	66207d20 2820726f 20726176 203d206d      } for (var m = 
   22748:	6d203b31 6e203c20 6972672e 65762e64     1; m < n.grid.ve
   22758:	63697472 65536c61 6f697463 203b736e     rticalSections; 
   22768:	3d2b206d 20293120 6176207b 20632072     m += 1) { var c 
   22778:	614d203d 722e6874 646e756f 2a206d28     = Math.round(m *
   22788:	682e7220 68676965 202f2074 72672e6e      r.height / n.gr
   22798:	762e6469 69747265 536c6163 69746365     id.verticalSecti
   227a8:	29736e6f 200a0d3b 20202020 20202020     ons);..         
   227b8:	6e202020 6972672e 68732e64 4c707261        n.grid.sharpL
   227c8:	73656e69 20262620 2d206328 352e203d     ines && (c -= .5
   227d8:	73202c29 6765622e 61506e69 29286874     ), s.beginPath()
   227e8:	2e73202c 65766f6d 30286f54 2963202c     , s.moveTo(0, c)
   227f8:	2e73202c 656e696c 72286f54 6469772e     , s.lineTo(r.wid
   22808:	202c6874 202c2963 74732e73 656b6f72     th, c), s.stroke
   22818:	202c2928 6c632e73 5065736f 28687461     (), s.closePath(
   22828:	207d2029 28206669 72672e6e 622e6469     ) } if (n.grid.b
   22838:	6564726f 73695672 656c6269 20262620     orderVisible && 
   22848:	622e7328 6e696765 68746150 202c2928     (s.beginPath(), 
   22858:	74732e73 656b6f72 74636552 202c3028     s.strokeRect(0, 
   22868:	72202c30 6469772e 202c6874 65682e72     0, r.width, r.he
   22878:	74686769 73202c29 6f6c632e 61506573     ight), s.closePa
   22888:	29286874 73202c29 7365722e 65726f74     th()), s.restore
   22898:	202c2928 6f682e6e 6f7a6972 6c61746e     (), n.horizontal
   228a8:	656e694c 26262073 682e6e20 7a69726f     Lines && n.horiz
   228b8:	61746e6f 6e694c6c 6c2e7365 74676e65     ontalLines.lengt
   228c8:	0a0d2968 20202020 20202020 20202020     h)..            
   228d8:	20726f66 72617628 3d206620 203b3020     for (var f = 0; 
   228e8:	203c2066 6f682e6e 6f7a6972 6c61746e     f < n.horizontal
   228f8:	656e694c 656c2e73 6874676e 2066203b     Lines.length; f 
   22908:	31203d2b 207b2029 20726176 203d2067     += 1) { var g = 
   22918:	6f682e6e 6f7a6972 6c61746e 656e694c     n.horizontalLine
   22928:	5d665b73 200a0d2c 20202020 20202020     s[f],..         
   22938:	20202020 20202020 70202020 4d203d20                p = M
   22948:	2e687461 6e756f72 286f2864 61762e67     ath.round(o(g.va
   22958:	2965756c 202d2029 0d3b352e 2020200a     lue)) - .5;..   
   22968:	20202020 20202020 20202020 732e7320                  s.s
   22978:	6b6f7274 79745365 3d20656c 632e6720     trokeStyle = g.c
   22988:	726f6c6f 207c7c20 66662322 66666666     olor || "#ffffff
   22998:	73202c22 6e696c2e 64695765 3d206874     ", s.lineWidth =
   229a8:	6c2e6720 57656e69 68746469 207c7c20      g.lineWidth || 
   229b8:	73202c31 6765622e 61506e69 29286874     1, s.beginPath()
   229c8:	2e73202c 65766f6d 30286f54 2970202c     , s.moveTo(0, p)
   229d8:	2e73202c 656e696c 72286f54 6469772e     , s.lineTo(r.wid
   229e8:	202c6874 202c2970 74732e73 656b6f72     th, p), s.stroke
   229f8:	202c2928 6c632e73 5065736f 28687461     (), s.closePath(
   22a08:	0d7d2029 2020200a 20202020 726f6620     ) }..        for
   22a18:	61762820 20532072 3b30203d 3c205320      (var S = 0; S <
   22a28:	69687420 65732e73 73656972 2e746553      this.seriesSet.
   22a38:	676e656c 203b6874 3d2b2053 20293120     length; S += 1) 
   22a48:	2e73207b 65766173 203b2928 20726176     { s.save(); var 
   22a58:	203d2076 73696874 7265732e 53736569     v = this.seriesS
   22a68:	535b7465 69742e5d 6553656d 73656972     et[S].timeSeries
   22a78:	200a0d2c 20202020 20202020 20202020     ,..             
   22a88:	77202020 76203d20 7461642e 0a0d2c61        w = v.data,..
   22a98:	20202020 20202020 20202020 20202020                     
   22aa8:	203d2078 73696874 7265732e 53736569     x = this.seriesS
   22ab8:	535b7465 706f2e5d 6e6f6974 0a0d3b73     et[S].options;..
   22ac8:	20202020 20202020 20202020 72642e76                 v.dr
   22ad8:	6c4f706f 74614464 2c6c2861 6d2e6e20     opOldData(l, n.m
   22ae8:	61447861 65536174 6e654c74 29687467     axDataSetLength)
   22af8:	2e73202c 656e696c 74646957 203d2068     , s.lineWidth = 
   22b08:	696c2e78 6957656e 2c687464 732e7320     x.lineWidth, s.s
   22b18:	6b6f7274 79745365 3d20656c 732e7820     trokeStyle = x.s
   22b28:	6b6f7274 79745365 202c656c 65622e73     trokeStyle, s.be
   22b38:	506e6967 28687461 66203b29 2820726f     ginPath(); for (
   22b48:	20726176 203d2079 62202c30 30203d20     var y = 0, b = 0
   22b58:	2056202c 2c30203d 3d205420 203b3020     , V = 0, T = 0; 
   22b68:	203c2054 656c2e77 6874676e 20262620     T < w.length && 
   22b78:	3d212031 2e77203d 676e656c 203b6874     1 !== w.length; 
   22b88:	3d2b2054 20293120 6176207b 204e2072     T += 1) { var N 
   22b98:	2868203d 5d545b77 295d305b 200a0d2c     = h(w[T][0]),.. 
   22ba8:	20202020 20202020 20202020 20202020                     
   22bb8:	50202020 6f203d20 545b7728 5d315b5d        P = o(w[T][1]
   22bc8:	69203b29 30282066 3d3d3d20 20295420     ); if (0 === T) 
   22bd8:	203d2079 73202c4e 766f6d2e 286f5465     y = N, s.moveTo(
   22be8:	50202c4e 0a0d3b29 20202020 20202020     N, P);..        
   22bf8:	20202020 20202020 65736c65 69777320             else swi
   22c08:	20686374 692e6e28 7265746e 616c6f70     tch (n.interpola
   22c18:	6e6f6974 0d7b2029 2020200a 20202020     tion) {..       
   22c28:	20202020 20202020 20202020 73616320                  cas
   22c38:	6c222065 61656e69 0d3a2272 2020200a     e "linear":..   
   22c48:	20202020 20202020 20202020 20202020                     
   22c58:	73616320 6c222065 22656e69 200a0d3a      case "line":.. 
   22c68:	20202020 20202020 20202020 20202020                     
   22c78:	20202020 73202020 6e696c2e 286f5465            s.lineTo(
   22c88:	50202c4e 62203b29 6b616572 200a0d3b     N, P); break;.. 
   22c98:	20202020 20202020 20202020 20202020                     
   22ca8:	63202020 20657361 7a656222 22726569        case "bezier"
   22cb8:	200a0d3a 20202020 20202020 20202020     :..             
   22cc8:	20202020 64202020 75616665 0d3a746c            default:.
   22cd8:	2020200a 20202020 20202020 20202020     .               
   22ce8:	20202020 20202020 622e7320 65697a65              s.bezie
   22cf8:	72754372 6f546576 74614d28 6f722e68     rCurveTo(Math.ro
   22d08:	28646e75 2b206228 20294e20 2932202f     und((b + N) / 2)
   22d18:	2c56202c 74614d20 6f722e68 28646e75     , V, Math.round(
   22d28:	202b2062 2f20294e 202c3220 4e202c50     b + N) / 2, P, N
   22d38:	2950202c 7262203b 3b6b6165 20200a0d     , P); break;..  
   22d48:	20202020 20202020 20202020 20202020                     
   22d58:	61632020 22206573 70657473 0a0d3a22       case "step":..
   22d68:	20202020 20202020 20202020 20202020                     
   22d78:	20202020 20202020 696c2e73 6f54656e             s.lineTo
   22d88:	202c4e28 202c2956 696c2e73 6f54656e     (N, V), s.lineTo
   22d98:	202c4e28 7d202950 20200a0d 20202020     (N, P) }..      
   22da8:	20202020 20202020 20622020 2c4e203d               b = N,
   22db8:	3d205620 7d205020 20200a0d 20202020      V = P }..      
   22dc8:	20202020 2e772020 676e656c 3e206874           w.length >
   22dd8:	26203120 78282026 6c69662e 7974536c      1 && (x.fillSty
   22de8:	2620656c 73282026 6e696c2e 286f5465     le && (s.lineTo(
   22df8:	69772e72 20687464 2e78202b 656e696c     r.width + x.line
   22e08:	74646957 202b2068 56202c31 73202c29     Width + 1, V), s
   22e18:	6e696c2e 286f5465 69772e72 20687464     .lineTo(r.width 
   22e28:	2e78202b 656e696c 74646957 202b2068     + x.lineWidth + 
   22e38:	72202c31 6965682e 20746867 2e78202b     1, r.height + x.
   22e48:	656e696c 74646957 202b2068 202c2931     lineWidth + 1), 
   22e58:	696c2e73 6f54656e 202c7928 65682e72     s.lineTo(y, r.he
   22e68:	74686769 78202b20 6e696c2e 64695765     ight + x.lineWid
   22e78:	2c296874 662e7320 536c6c69 656c7974     th), s.fillStyle
   22e88:	78203d20 6c69662e 7974536c 202c656c      = x.fillStyle, 
   22e98:	69662e73 29286c6c 78202c29 7274732e     s.fill()), x.str
   22ea8:	53656b6f 656c7974 20262620 6e6f6e22     okeStyle && "non
   22eb8:	21202265 78203d3d 7274732e 53656b6f     e" !== x.strokeS
   22ec8:	656c7974 20262620 74732e73 656b6f72     tyle && s.stroke
   22ed8:	202c2928 6c632e73 5065736f 28687461     (), s.closePath(
   22ee8:	202c2929 65722e73 726f7473 20292865     )), s.restore() 
   22ef8:	6669207d 6e212820 62616c2e 2e736c65     } if (!n.labels.
   22f08:	61736964 64656c62 20262620 4e736921     disabled && !isN
   22f18:	74284e61 2e736968 756c6176 6e615265     aN(this.valueRan
   22f28:	6d2e6567 20296e69 21202626 614e7369     ge.min) && !isNa
   22f38:	6874284e 762e7369 65756c61 676e6152     N(this.valueRang
   22f48:	616d2e65 20292978 6176207b 204d2072     e.max)) { var M 
   22f58:	2e6e203d 78614d79 6d726f46 65747461     = n.yMaxFormatte
   22f68:	68742872 762e7369 65756c61 676e6152     r(this.valueRang
   22f78:	616d2e65 6e202c78 62616c2e 2e736c65     e.max, n.labels.
   22f88:	63657270 6f697369 0d2c296e 2020200a     precision),..   
   22f98:	20202020 20202020 20202020 3d206b20                  k =
   22fa8:	792e6e20 466e694d 616d726f 72657474      n.yMinFormatter
   22fb8:	69687428 61762e73 5265756c 65676e61     (this.valueRange
   22fc8:	6e696d2e 2e6e202c 6562616c 702e736c     .min, n.labels.p
   22fd8:	69636572 6e6f6973 0a0d2c29 20202020     recision),..    
   22fe8:	20202020 20202020 20202020 203d2046                 F = 
   22ff8:	63732e6e 6c6c6f72 6b636142 64726177     n.scrollBackward
   23008:	203f2073 203a2030 69772e72 20687464     s ? 0 : r.width 
   23018:	2e73202d 7361656d 54657275 28747865     - s.measureText(
   23028:	772e294d 68746469 32202d20 200a0d2c     M).width - 2,.. 
   23038:	20202020 20202020 20202020 52202020                    R
   23048:	6e203d20 7263732e 426c6c6f 776b6361      = n.scrollBackw
   23058:	73647261 30203f20 72203a20 6469772e     ards ? 0 : r.wid
   23068:	2d206874 6d2e7320 75736165 65546572     th - s.measureTe
   23078:	6b287478 69772e29 20687464 3b32202d     xt(k).width - 2;
   23088:	20200a0d 20202020 20202020 2e732020     ..            s.
   23098:	6c6c6966 6c797453 203d2065 616c2e6e     fillStyle = n.la
   230a8:	736c6562 6c69662e 7974536c 202c656c     bels.fillStyle, 
   230b8:	69662e73 65546c6c 4d287478 2c46202c     s.fillText(M, F,
   230c8:	6c2e6e20 6c656261 6f662e73 6953746e      n.labels.fontSi
   230d8:	2c29657a 662e7320 546c6c69 28747865     ze), s.fillText(
   230e8:	52202c6b 2e72202c 67696568 2d207468     k, R, r.height -
   230f8:	20293220 6669207d 2e6e2820 656d6974      2) } if (n.time
   23108:	6d617473 726f4670 7474616d 26207265     stampFormatter &
   23118:	2e6e2026 64697267 6c696d2e 5073696c     & n.grid.millisP
   23128:	694c7265 3e20656e 20293020 6176207b     erLine > 0) { va
   23138:	20412072 2e6e203d 6f726373 61426c6c     r A = n.scrollBa
   23148:	61776b63 20736472 2e73203f 7361656d     ckwards ? s.meas
   23158:	54657275 28747865 772e296b 68746469     ureText(k).width
   23168:	72203a20 6469772e 2d206874 6d2e7320      : r.width - s.m
   23178:	75736165 65546572 6b287478 69772e29     easureText(k).wi
   23188:	20687464 3b34202b 726f6620 20642820     dth + 4; for (d 
   23198:	2074203d 2074202d 2e6e2025 64697267     = t - t % n.grid
   231a8:	6c696d2e 5073696c 694c7265 203b656e     .millisPerLine; 
   231b8:	3d3e2064 203b6c20 3d2d2064 672e6e20     d >= l; d -= n.g
   231c8:	2e646972 6c6c696d 65507369 6e694c72     rid.millisPerLin
   231d8:	7b202965 3d207520 64286820 69203b29     e) { u = h(d); i
   231e8:	21282066 63732e6e 6c6c6f72 6b636142     f (!n.scrollBack
   231f8:	64726177 26262073 3c207520 7c204120     wards && u < A |
   23208:	2e6e207c 6f726373 61426c6c 61776b63     | n.scrollBackwa
   23218:	20736472 75202626 41203e20 207b2029     rds && u > A) { 
   23228:	20726176 203d2042 2077656e 65746144     var B = new Date
   23238:	2c296428 20200a0d 20202020 20202020     (d),..          
   23248:	20202020 20202020 20202020 204c2020                   L 
   23258:	2e6e203d 656d6974 6d617473 726f4670     = n.timestampFor
   23268:	7474616d 42287265 0a0d2c29 20202020     matter(B),..    
   23278:	20202020 20202020 20202020 20202020                     
   23288:	20202020 203d2057 656d2e73 72757361         W = s.measur
   23298:	78655465 294c2874 6469772e 0d3b6874     eText(L).width;.
   232a8:	2020200a 20202020 20202020 20202020     .               
   232b8:	20202020 3d204120 732e6e20 6c6f7263          A = n.scrol
   232c8:	6361426c 7261776b 3f207364 2b207520     lBackwards ? u +
   232d8:	2b205720 3a203220 2d207520 2d205720      W + 2 : u - W -
   232e8:	202c3220 69662e73 74536c6c 20656c79      2, s.fillStyle 
   232f8:	2e6e203d 6562616c 662e736c 536c6c69     = n.labels.fillS
   23308:	656c7974 2e6e202c 6f726373 61426c6c     tyle, n.scrollBa
   23318:	61776b63 20736472 2e73203f 6c6c6966     ckwards ? s.fill
   23328:	74786554 202c4c28 72202c75 6965682e     Text(L, u, r.hei
   23338:	20746867 2932202d 73203a20 6c69662e     ght - 2) : s.fil
   23348:	7865546c 2c4c2874 2d207520 202c5720     lText(L, u - W, 
   23358:	65682e72 74686769 32202d20 207d2029     r.height - 2) } 
   23368:	0d7d207d 2020200a 20202020 722e7320     } }..        s.r
   23378:	6f747365 29286572 202c7d20 69742e61     estore() }, a.ti
   23388:	6f46656d 74616d72 20726574 7566203d     meFormatter = fu
   23398:	6974636e 65286e6f 0d7b2029 2020200a     nction(e) {..   
   233a8:	20202020 6e756620 6f697463 2874206e          function t(
   233b8:	7b202965 74657220 206e7275 3c206528     e) { return (e <
   233c8:	20303120 3022203f 203a2022 20292222      10 ? "0" : "") 
   233d8:	2065202b 6572207d 6e727574 65287420     + e } return t(e
   233e8:	7465672e 72756f48 29292873 22202b20     .getHours()) + "
   233f8:	2b20223a 65287420 7465672e 756e694d     :" + t(e.getMinu
   23408:	28736574 2b202929 223a2220 74202b20     tes()) + ":" + t
   23418:	672e6528 65537465 646e6f63 29292873     (e.getSeconds())
   23428:	202c7d20 69542e65 6553656d 73656972      }, e.TimeSeries
   23438:	69203d20 2e65202c 6f6f6d53 65696874      = i, e.Smoothie
   23448:	72616843 203d2074 287d2061 646e7522     Chart = a }("und
   23458:	6e696665 20226465 74203d3d 6f657079     efined" == typeo
   23468:	78652066 74726f70 203f2073 73696874     f exports ? this
   23478:	65203a20 726f7078 3b297374 00000000      : exports);....

00023488 <data_stats_shtml>:
   23488:	6174732f 732e7374 6c6d7468 44213c00     /stats.shtml.<!D
   23498:	5954434f 48204550 3e4c4d54 683c0a0d     OCTYPE HTML>..<h
   234a8:	3e6c6d74 0a0d0a0d 6165683c 0a0d3e64     tml>....<head>..
   234b8:	20202020 7469743c 4a3e656c 27656b61         <title>Jake'
   234c8:	65772073 65687461 74732072 6f697461     s weather statio
   234d8:	6874206e 79676e69 69742f3c 3e656c74     n thingy</title>
   234e8:	20200a0d 6d3c2020 20617465 70747468     ..    <meta http
   234f8:	7571652d 223d7669 746e6f63 2d746e65     -equiv="content-
   23508:	65707974 6f632022 6e65746e 74223d74     type" content="t
   23518:	2f747865 6c6d7468 6863203b 65737261     ext/html; charse
   23528:	73693d74 38382d6f 312d3935 3e2f2022     t=iso-8859-1" />
   23538:	20200a0d 733c2020 656c7974 64656d20     ..    <style med
   23548:	223d6169 226c6c61 70797420 74223d65     ia="all" type="t
   23558:	2f747865 22737363 200a0d3e 20202020     ext/css">..     
   23568:	40202020 6f706d69 22207472 2f737363        @import "css/
   23578:	6c797473 632e7365 3b227373 20200a0d     styles.css";..  
   23588:	2f3c2020 6c797473 0a0d3e65 65682f3c       </style>..</he
   23598:	0d3e6461 3c0a0d0a 79646f62 200a0d3e     ad>....<body>.. 
   235a8:	3c202020 20766964 223d6469 6e69616d        <div id="main
   235b8:	0a0d3e22 20202020 20202020 7669643c     ">..        <div
   235c8:	3d646920 61656822 22726564 200a0d3e      id="header">.. 
   235d8:	20202020 20202020 3c202020 72682061                <a hr
   235e8:	223d6665 65646e69 74682e78 20226c6d     ef="index.html" 
   235f8:	73616c63 6c223d73 226f676f 6d693c3e     class="logo"><im
   23608:	72732067 69223d63 632f676d 64756f6c     g src="img/cloud
   23618:	6f676f4c 676e702e 69772022 3d687464     Logo.png" width=
   23628:	30303122 65682022 74686769 3038223d     "100" height="80
   23638:	6c612022 22223d74 3c3e2f20 0d3e612f     " alt="" /></a>.
   23648:	200a0d0a 20202020 20202020 3c202020     ...            <
   23658:	69206c75 74223d64 6e2d706f 67697661     ul id="top-navig
   23668:	6f697461 0d3e226e 2020200a 20202020     ation">..       
   23678:	20202020 20202020 696c3c20 70733c3e              <li><sp
   23688:	3c3e6e61 6e617073 20613c3e 66657268     an><span><a href
   23698:	6e69223d 2e786564 6c6d7468 6f483e22     ="index.html">Ho
   236a8:	2f3c656d 2f3c3e61 6e617073 732f3c3e     me</a></span></s
   236b8:	3e6e6170 20200a0d 20202020 20202020     pan>..          
   236c8:	20202020 2f3c2020 0d3e696c 2020200a           </li>..   
   236d8:	20202020 20202020 20202020 696c3c20                  <li
   236e8:	70733c3e 3c3e6e61 6e617073 20613c3e     ><span><span><a 
   236f8:	66657268 6164223d 6f626873 2e647261     href="dashboard.
   23708:	6d746873 443e226c 62687361 6472616f     shtml">Dashboard
   23718:	3e612f3c 70732f3c 3c3e6e61 6170732f     </a></span></spa
   23728:	0a0d3e6e 20202020 20202020 20202020     n>..            
   23738:	20202020 696c2f3c 200a0d3e 20202020         </li>..     
   23748:	20202020 20202020 3c202020 3c3e696c                <li><
   23758:	6e617073 70733c3e 3c3e6e61 72682061     span><span><a hr
   23768:	223d6665 746e6f63 2e6c6f72 6d746873     ef="control.shtm
   23778:	433e226c 72746e6f 2f3c6c6f 2f3c3e61     l">Control</a></
   23788:	6e617073 732f3c3e 3e6e6170 20200a0d     span></span>..  
   23798:	20202020 20202020 20202020 2f3c2020                   </
   237a8:	0d3e696c 2020200a 20202020 20202020     li>..           
   237b8:	20202020 696c3c20 616c6320 223d7373          <li class="
   237c8:	69746361 3e226576 6170733c 733c3e6e     active"><span><s
   237d8:	3e6e6170 6820613c 3d666572 61747322     pan><a href="sta
   237e8:	732e7374 6c6d7468 43543e22 74532050     ts.shtml">TCP St
   237f8:	3c737461 3c3e612f 6170732f 2f3c3e6e     ats</a></span></
   23808:	6e617073 200a0d3e 20202020 20202020     span>..         
   23818:	20202020 3c202020 3e696c2f 20200a0d            </li>..  
   23828:	20202020 20202020 20202020 6c3c2020                   <l
   23838:	733c3e69 3e6e6170 6170733c 613c3e6e     i><span><span><a
   23848:	65726820 74223d66 732e7063 6c6d7468      href="tcp.shtml
   23858:	6f433e22 63656e6e 6e6f6974 612f3c73     ">Connections</a
   23868:	732f3c3e 3e6e6170 70732f3c 0d3e6e61     ></span></span>.
   23878:	2020200a 20202020 20202020 20202020     .               
   23888:	6c2f3c20 0a0d3e69 20202020 20202020      </li>..        
   23898:	20202020 6c752f3c 200a0d3e 20202020         </ul>..     
   238a8:	3c202020 7669642f 0d0a0d3e 2020200a        </div>....   
   238b8:	20202020 69643c20 64692076 696d223d          <div id="mi
   238c8:	656c6464 0a0d3e22 20202020 20202020     ddle">..        
   238d8:	20202020 3e32683c 7774654e 206b726f         <h2>Network 
   238e8:	74617473 69747369 2f3c7363 0d3e3268     statistics</h2>.
   238f8:	2020200a 20202020 20202020 61743c20     .            <ta
   23908:	20656c62 74646977 33223d68 20223030     ble width="300" 
   23918:	64726f62 223d7265 0d3e2230 2020200a     border="0">..   
   23928:	20202020 20202020 20202020 72743c20                  <tr
   23938:	200a0d3e 20202020 20202020 20202020     >..             
   23948:	20202020 3c202020 61206474 6e67696c            <td align
   23958:	656c223d 3e227466 20200a0d 20202020     ="left">..      
   23968:	20202020 20202020 20202020 20202020                     
   23978:	663c2020 20746e6f 65636166 6f63223d       <font face="co
   23988:	65697275 3c3e2272 3e657270 50490a0d     urier"><pre>..IP
   23998:	20202020 20202020 50202020 656b6361                Packe
   239a8:	72207374 69656365 0d646576 2020200a     ts received..   
   239b8:	20202020 20202020 61502020 74656b63               Packet
   239c8:	65732073 0a0d746e 20202020 20202020     s sent..        
   239d8:	20202020 726f4620 65646177 200a0d64          Forwaded.. 
   239e8:	20202020 20202020 20202020 706f7244                 Drop
   239f8:	0d646570 2050490a 6f727265 20207372     ped..IP errors  
   23a08:	50492020 72657620 6e6f6973 6165682f       IP version/hea
   23a18:	20726564 676e656c 0a0d6874 20202020     der length..    
   23a28:	20202020 20202020 20504920 676e656c              IP leng
   23a38:	202c6874 68676968 74796220 200a0d65     th, high byte.. 
   23a48:	20202020 20202020 20202020 6c205049                 IP l
   23a58:	74676e65 6c202c68 6220776f 0d657479     ength, low byte.
   23a68:	2020200a 20202020 20202020 50492020     .             IP
   23a78:	61726620 6e656d67 0a0d7374 20202020      fragments..    
   23a88:	20202020 20202020 61654820 20726564              Header 
   23a98:	63656863 6d75736b 20200a0d 20202020     checksum..      
   23aa8:	20202020 57202020 676e6f72 6f727020            Wrong pro
   23ab8:	6f636f74 490a0d6c 09504d43 20202020     tocol..ICMP.    
   23ac8:	63615020 7374656b 63657220 65766965      Packets receive
   23ad8:	200a0d64 20202020 20202020 20202020     d..             
   23ae8:	6b636150 20737465 746e6573 20200a0d     Packets sent..  
   23af8:	20202020 20202020 50202020 656b6361                Packe
   23b08:	64207374 70706f72 0a0d6465 20202020     ts dropped..    
   23b18:	20202020 20202020 70795420 72652065              Type er
   23b28:	73726f72 20200a0d 20202020 20202020     rors..          
   23b38:	43202020 6b636568 206d7573 6f727265        Checksum erro
   23b48:	0a0d7372 20504354 20202020 20202020     rs..TCP         
   23b58:	63615020 7374656b 63657220 65766965      Packets receive
   23b68:	200a0d64 20202020 20202020 20202020     d..             
   23b78:	6b636150 20737465 746e6573 20200a0d     Packets sent..  
   23b88:	20202020 20202020 50202020 656b6361                Packe
   23b98:	64207374 70706f72 0a0d6465 20202020     ts dropped..    
   23ba8:	20202020 20202020 65684320 75736b63              Checksu
   23bb8:	7265206d 73726f72 20200a0d 20202020     m errors..      
   23bc8:	20202020 44202020 20617461 6b636170            Data pack
   23bd8:	20737465 68746977 2074756f 734b4341     ets without ACKs
   23be8:	20200a0d 20202020 20202020 52202020     ..             R
   23bf8:	74657365 200a0d73 20202020 20202020     esets..         
   23c08:	20202020 72746552 6d736e61 69737369         Retransmissi
   23c18:	61736e6f 20200a0d 20202020 20202020     onsa..          
   23c28:	53202020 74206e79 6c63206f 6465736f        Syn to closed
   23c38:	726f7020 550a0d74 20205044 20202020      port..UDP      
   23c48:	20202020 6b636150 20737465 706f7264         Packets drop
   23c58:	0d646570 2020200a 20202020 20202020     ped..           
   23c68:	61502020 74656b63 65722073 76696563       Packets receiv
   23c78:	0a0d6465 20202020 20202020 20202020     ed..            
   23c88:	63615020 7374656b 6e657320 200a0d74      Packets sent.. 
   23c98:	20202020 20202020 20202020 6b636150                 Pack
   23ca8:	20737465 656b6863 0a0d7272 20202009     ets chkerr...   
   23cb8:	6f4e2020 6e6f6320 7463656e 206e6f69       No connection 
   23cc8:	6c617661 6c626169 3c0a0d65 6572702f     avaliable..</pre
   23cd8:	662f3c3e 3e746e6f 20200a0d 20202020     ></font>..      
   23ce8:	20202020 20202020 20202020 2f3c2020                   </
   23cf8:	0d3e6474 2020200a 20202020 20202020     td>..           
   23d08:	20202020 20202020 64743c20 200a0d3e              <td>.. 
   23d18:	20202020 20202020 20202020 20202020                     
   23d28:	20202020 3c202020 746e6f66 63616620            <font fac
   23d38:	63223d65 6972756f 3e227265 6572703c     e="courier"><pre
   23d48:	2021253e 2d74656e 74617473 3c0a0d73     >%! net-stats..<
   23d58:	6572702f 662f3c3e 3e746e6f 20200a0d     /pre></font>..  
   23d68:	20202020 20202020 20202020 20202020                     
   23d78:	2f3c2020 0d3e6474 2020200a 20202020       </td>..       
   23d88:	20202020 742f3c20 656c6261 200a0d3e          </table>.. 
   23d98:	20202020 3c202020 7669642f 0d0a0d3e            </div>...
   23da8:	200a0d0a 20202020 3c202020 20766964     ...        <div 
   23db8:	223d6469 746f6f66 3e227265 69642f3c     id="footer"></di
   23dc8:	0a0d3e76 20202020 69642f3c 0a0d3e76     v>..    </div>..
   23dd8:	2f3c0a0d 79646f62 0d0a0d3e 682f3c0a     ..</body>....</h
   23de8:	3e6c6d74 00000000                       tml>....

00023df0 <data_tcp_shtml>:
   23df0:	7063742f 7468732e 3c006c6d 434f4421     /tcp.shtml.<!DOC
   23e00:	45505954 4d544820 0a0d3e4c 6d74683c     TYPE HTML>..<htm
   23e10:	0a0d3e6c 683c0a0d 3e646165 20200a0d     l>....<head>..  
   23e20:	743c2020 656c7469 6b614a3e 20732765       <title>Jake's 
   23e30:	74616577 20726568 74617473 206e6f69     weather station 
   23e40:	6e696874 2f3c7967 6c746974 0a0d3e65     thingy</title>..
   23e50:	20202020 74656d3c 74682061 652d7074         <meta http-e
   23e60:	76697571 6f63223d 6e65746e 79742d74     quiv="content-ty
   23e70:	20226570 746e6f63 3d746e65 78657422     pe" content="tex
   23e80:	74682f74 203b6c6d 72616863 3d746573     t/html; charset=
   23e90:	2d6f7369 39353838 2022312d 0a0d3e2f     iso-8859-1" />..
   23ea0:	20202020 7974733c 6d20656c 61696465         <style media
   23eb0:	6c61223d 7420226c 3d657079 78657422     ="all" type="tex
   23ec0:	73632f74 0d3e2273 2020200a 20202020     t/css">..       
   23ed0:	6d694020 74726f70 73632220 74732f73      @import "css/st
   23ee0:	73656c79 7373632e 0a0d3b22 20202020     yles.css";..    
   23ef0:	74732f3c 3e656c79 2f3c0a0d 64616568     </style>..</head
   23f00:	0d0a0d3e 6f623c0a 0d3e7964 2020200a     >....<body>..   
   23f10:	69643c20 64692076 616d223d 3e226e69      <div id="main">
   23f20:	20200a0d 20202020 643c2020 69207669     ..        <div i
   23f30:	68223d64 65646165 0d3e2272 2020200a     d="header">..   
   23f40:	20202020 20202020 20613c20 66657268              <a href
   23f50:	6e69223d 2e786564 6c6d7468 6c632022     ="index.html" cl
   23f60:	3d737361 676f6c22 3c3e226f 20676d69     ass="logo"><img 
   23f70:	3d637273 676d6922 6f6c632f 6f4c6475     src="img/cloudLo
   23f80:	702e6f67 2022676e 74646977 31223d68     go.png" width="1
   23f90:	20223030 67696568 223d7468 20223038     00" height="80" 
   23fa0:	3d746c61 2f202222 612f3c3e 0d0a0d3e     alt="" /></a>...
   23fb0:	2020200a 20202020 20202020 6c753c20     .            <ul
   23fc0:	3d646920 706f7422 76616e2d 74616769      id="top-navigat
   23fd0:	226e6f69 200a0d3e 20202020 20202020     ion">..         
   23fe0:	20202020 3c202020 3c3e696c 6e617073            <li><span
   23ff0:	70733c3e 3c3e6e61 72682061 223d6665     ><span><a href="
   24000:	65646e69 74682e78 3e226c6d 656d6f48     index.html">Home
   24010:	3e612f3c 70732f3c 3c3e6e61 6170732f     </a></span></spa
   24020:	0a0d3e6e 20202020 20202020 20202020     n>..            
   24030:	20202020 696c2f3c 200a0d3e 20202020         </li>..     
   24040:	20202020 20202020 3c202020 3c3e696c                <li><
   24050:	6e617073 70733c3e 3c3e6e61 72682061     span><span><a hr
   24060:	223d6665 68736164 72616f62 68732e64     ef="dashboard.sh
   24070:	226c6d74 7361443e 616f6268 2f3c6472     tml">Dashboard</
   24080:	2f3c3e61 6e617073 732f3c3e 3e6e6170     a></span></span>
   24090:	20200a0d 20202020 20202020 20202020     ..              
   240a0:	2f3c2020 0d3e696c 2020200a 20202020       </li>..       
   240b0:	20202020 20202020 696c3c20 70733c3e              <li><sp
   240c0:	3c3e6e61 6e617073 20613c3e 66657268     an><span><a href
   240d0:	6f63223d 6f72746e 68732e6c 226c6d74     ="control.shtml"
   240e0:	6e6f433e 6c6f7274 3e612f3c 70732f3c     >Control</a></sp
   240f0:	3c3e6e61 6170732f 0a0d3e6e 20202020     an></span>..    
   24100:	20202020 20202020 20202020 696c2f3c                 </li
   24110:	200a0d3e 20202020 20202020 20202020     >..             
   24120:	3c202020 3c3e696c 6e617073 70733c3e        <li><span><sp
   24130:	3c3e6e61 72682061 223d6665 74617473     an><a href="stat
   24140:	68732e73 226c6d74 5043543e 61745320     s.shtml">TCP Sta
   24150:	2f3c7374 2f3c3e61 6e617073 732f3c3e     ts</a></span></s
   24160:	3e6e6170 20200a0d 20202020 20202020     pan>..          
   24170:	20202020 2f3c2020 0d3e696c 2020200a           </li>..   
   24180:	20202020 20202020 20202020 696c3c20                  <li
   24190:	616c6320 223d7373 69746361 3e226576      class="active">
   241a0:	6170733c 733c3e6e 3e6e6170 6820613c     <span><span><a h
   241b0:	3d666572 70637422 7468732e 3e226c6d     ref="tcp.shtml">
   241c0:	6e6e6f43 69746365 3c736e6f 3c3e612f     Connections</a><
   241d0:	6170732f 2f3c3e6e 6e617073 200a0d3e     /span></span>.. 
   241e0:	20202020 20202020 20202020 3c202020                    <
   241f0:	3e696c2f 20200a0d 20202020 20202020     /li>..          
   24200:	2f3c2020 0d3e6c75 2020200a 20202020       </ul>..       
   24210:	642f3c20 0d3e7669 200a0d0a 20202020      </div>....     
   24220:	3c202020 20766964 223d6469 6464696d        <div id="midd
   24230:	3e22656c 20200a0d 20202020 20202020     le">..          
   24240:	683c2020 654e3e32 726f7774 6f63206b       <h2>Network co
   24250:	63656e6e 6e6f6974 682f3c73 0a0d3e32     nnections</h2>..
   24260:	20202020 20202020 20202020 0d3e703c                 <p>.
   24270:	2020200a 20202020 20202020 20202020     .               
   24280:	61743c20 3e656c62 20200a0d 20202020      <table>..      
   24290:	20202020 20202020 20202020 743c2020                   <t
   242a0:	0a0d3e72 20202020 20202020 20202020     r>..            
   242b0:	20202020 20202020 20202020 3e68743c                 <th>
   242c0:	61636f4c 742f3c6c 0a0d3e68 20202020     Local</th>..    
   242d0:	20202020 20202020 20202020 20202020                     
   242e0:	20202020 3e68743c 6f6d6552 2f3c6574         <th>Remote</
   242f0:	0d3e6874 2020200a 20202020 20202020     th>..           
   24300:	20202020 20202020 20202020 68743c20                  <th
   24310:	6174533e 2f3c6574 0d3e6874 2020200a     >State</th>..   
   24320:	20202020 20202020 20202020 20202020                     
   24330:	20202020 68743c20 7465523e 736e6172          <th>Retrans
   24340:	7373696d 736e6f69 68742f3c 200a0d3e     missions</th>.. 
   24350:	20202020 20202020 20202020 20202020                     
   24360:	20202020 3c202020 543e6874 72656d69            <th>Timer
   24370:	68742f3c 200a0d3e 20202020 20202020     </th>..         
   24380:	20202020 20202020 20202020 3c202020                    <
   24390:	463e6874 7367616c 68742f3c 200a0d3e     th>Flags</th>.. 
   243a0:	20202020 20202020 20202020 20202020                     
   243b0:	3c202020 3e72742f 20200a0d 20202020        </tr>..      
   243c0:	20202020 20202020 20202020 21252020                   %!
   243d0:	70637420 6e6f632d 7463656e 736e6f69      tcp-connections
   243e0:	20200a0d 20202020 20202020 20202020     ..              
   243f0:	2f3c2020 6c626174 0a0d3e65 20202020       </table>..    
   24400:	20202020 69642f3c 0a0d3e76 0a0d0a0d         </div>......
   24410:	20202020 20202020 7669643c 3d646920             <div id=
   24420:	6f6f6622 22726574 642f3c3e 0d3e7669     "footer"></div>.
   24430:	2020200a 642f3c20 0d3e7669 3c0a0d0a     .    </div>....<
   24440:	646f622f 0a0d3e79 2f3c0a0d 6c6d7468     /body>....</html
   24450:	0000003e                                >...

00024454 <data_css_styles_css>:
   24454:	7373632f 7974732f 2e73656c 00737363     /css/styles.css.
   24464:	6d202a2f 206e6961 6c797473 2a207365     /* main styles *
   24474:	0d0a0d2f 646f620a 0d7b2079 2020200a     /....body {..   
   24484:	72616d20 3a6e6967 0d3b3020 2020200a      margin: 0;..   
   24494:	64617020 676e6964 3b30203a 20200a0d      padding: 0;..  
   244a4:	61622020 72676b63 646e756f 4223203a       background: #B
   244b4:	45394442 0a0d3b45 20202020 6f6c6f63     BD9EE;..    colo
   244c4:	23203a72 3b303030 20200a0d 6f662020     r: #000;..    fo
   244d4:	662d746e 6c696d61 74203a79 6d6f6861     nt-family: tahom
   244e4:	61202c61 6c616972 6173202c 732d736e     a, arial, sans-s
   244f4:	66697265 200a0d3b 66202020 2d746e6f     erif;..    font-
   24504:	657a6973 3131203a 0d3b7870 0a0d7d0a     size: 11px;..}..
   24514:	6f660a0d 7b206d72 20200a0d 616d2020     ..form {..    ma
   24524:	6e696772 3b30203a 20200a0d 61702020     rgin: 0;..    pa
   24534:	6e696464 30203a67 0d7d0a0d 690a0d0a     dding: 0..}....i
   24544:	7b20676d 20200a0d 6f622020 72656472     mg {..    border
   24554:	6f6e203a 0d3b656e 0a0d7d0a 20610a0d     : none;..}....a 
   24564:	200a0d7b 63202020 726f6c6f 3023203a     {..    color: #0
   24574:	30363036 0a0d3b36 20202020 74786574     60606;..    text
   24584:	6365642d 7461726f 3a6e6f69 6e6f6e20     -decoration: non
   24594:	7d0a0d65 0a0d0a0d 6f683a61 20726576     e..}....a:hover 
   245a4:	200a0d7b 74202020 2d747865 6f636564     {..    text-deco
   245b4:	69746172 203a6e6f 65646e75 6e696c72     ration: underlin
   245c4:	7d0a0d65 0a0d0a0d 75706e69 0d7b2074     e..}....input {.
   245d4:	2020200a 72657620 61636974 6c612d6c     .    vertical-al
   245e4:	3a6e6769 64696d20 0d656c64 0a0d7d0a     ign: middle..}..
   245f4:	662e0a0d 74616f6c 7466656c 0a0d7b20     ...floatleft {..
   24604:	20202020 616f6c66 6c203a74 20746665         float: left 
   24614:	706d6921 6174726f 0a0d746e 0d0a0d7d     !important..}...
   24624:	6c662e0a 7274616f 74686769 0a0d7b20     ..floatright {..
   24634:	20202020 616f6c66 72203a74 74686769         float: right
   24644:	6d692120 74726f70 0d746e61 0a0d7d0a      !important..}..
   24654:	632e0a0d 7261656c 0a0d7b20 20202020     ...clear {..    
   24664:	61656c63 62203a72 2068746f 706d6921     clear: both !imp
   24674:	6174726f 0a0d746e 0d0a0d7d 6f622e0a     ortant..}.....bo
   24684:	7b20646c 20200a0d 6f662020 772d746e     ld {..    font-w
   24694:	68676965 62203a74 20646c6f 706d6921     eight: bold !imp
   246a4:	6174726f 0a0d746e 0d0a0d7d 6f6e2e0a     ortant..}.....no
   246b4:	6c616d72 0a0d7b20 20202020 746e6f66     rmal {..    font
   246c4:	6965772d 3a746867 726f6e20 206c616d     -weight: normal 
   246d4:	706d6921 6174726f 0a0d746e 0d0a0d7d     !important..}...
   246e4:	6c622e0a 206b636f 200a0d7b 64202020     ..block {..    d
   246f4:	6c707369 203a7961 636f6c62 6921206b     isplay: block !i
   24704:	726f706d 746e6174 0d7d0a0d 690a0d0a     mportant..}....i
   24714:	7475706e 7865742e 0a0d2c74 656c6573     nput.text,..sele
   24724:	0d2c7463 7865740a 65726174 0d7b2061     ct,..textarea {.
   24734:	2020200a 6e6f6620 61662d74 796c696d     .    font-family
   24744:	7261203a 2c6c6169 6e617320 65732d73     : arial, sans-se
   24754:	3b666972 20200a0d 6f632020 3a726f6c     rif;..    color:
   24764:	33332320 0a0d3b33 20202020 746e6f66      #333;..    font
   24774:	7a69732d 31203a65 3b787032 20200a0d     -size: 12px;..  
   24784:	65762020 63697472 612d6c61 6e67696c       vertical-align
   24794:	696d203a 656c6464 7d0a0d3b 0a0d0a0d     : middle;..}....
   247a4:	75706e69 65742e74 7b207478 20200a0d     input.text {..  
   247b4:	61702020 6e696464 31203a67 30207870       padding: 1px 0
   247c4:	34203020 0d3b7870 2020200a 69656820      0 4px;..    hei
   247d4:	3a746867 70343120 0a0d3b78 20202020     ght: 14px;..    
   247e4:	746e6f66 6965772d 3a746867 726f6e20     font-weight: nor
   247f4:	3b6c616d 0d7d0a0d 0d0a0d0a 202a2f0a     mal;..}....../* 
   24804:	6e69616d 6e6f6320 6e696174 2a207265     main container *
   24814:	0d0a0d2f 616d230a 7b206e69 20200a0d     /....#main {..  
   24824:	69772020 3a687464 32393920 0d3b7870       width: 992px;.
   24834:	2020200a 72616d20 3a6e6967 61203020     .    margin: 0 a
   24844:	3b6f7475 0d7d0a0d 0d0a0d0a 202a2f0a     uto;..}....../* 
   24854:	64616568 2a207265 0d0a0d2f 6568230a     header */....#he
   24864:	72656461 0a0d7b20 20202020 69736f70     ader {..    posi
   24874:	6e6f6974 6572203a 6974616c 0d3b6576     tion: relative;.
   24884:	2020200a 64697720 203a6874 70323939     .    width: 992p
   24894:	0a0d3b78 20202020 67696568 203a7468     x;..    height: 
   248a4:	70363031 0a0d3b78 20202020 6b636162     106px;..    back
   248b4:	756f7267 203a646e 286c7275 692f2e2e     ground: url(../i
   248c4:	622f676d 61654867 2e726564 29666967     mg/bgHeader.gif)
   248d4:	2d6f6e20 65706572 6c207461 20746665      no-repeat left 
   248e4:	74746f62 0d3b6d6f 0a0d7d0a 0a0d0a0d     bottom;..}......
   248f4:	73202a2f 20657469 6f676f6c 0d2f2a20     /* site logo */.
   24904:	610a0d0a 676f6c2e 0d7b206f 2020200a     ...a.logo {..   
   24914:	736f7020 6f697469 61203a6e 6c6f7362      position: absol
   24924:	3b657475 20200a0d 6f742020 30203a70     ute;..    top: 0
   24934:	0d3b7870 2020200a 66656c20 30203a74     px;..    left: 0
   24944:	0d3b7870 0a0d7d0a 0a0d0a0d 68202a2f     px;..}....../* h
   24954:	65646165 61742072 2a207362 0d0a0d2f     eader tabs */...
   24964:	6f74230a 616e2d70 61676976 6e6f6974     .#top-navigation
   24974:	0a0d7b20 20202020 69736f70 6e6f6974      {..    position
   24984:	6261203a 756c6f73 0d3b6574 2020200a     : absolute;..   
   24994:	706f7420 3036203a 0d3b7870 2020200a      top: 60px;..   
   249a4:	66656c20 32203a74 3b787030 20200a0d      left: 20px;..  
   249b4:	616d2020 6e696772 3b30203a 20200a0d       margin: 0;..  
   249c4:	61702020 6e696464 30203a67 200a0d3b       padding: 0;.. 
   249d4:	6c202020 2d747369 6c797473 6e203a65        list-style: n
   249e4:	3b656e6f 0d7d0a0d 230a0d0a 2d706f74     one;..}....#top-
   249f4:	6976616e 69746167 6c206e6f 0d7b2069     navigation li {.
   24a04:	2020200a 6f6c6620 203a7461 7466656c     .    float: left
   24a14:	200a0d3b 6d202020 69677261 30203a6e     ;..    margin: 0
   24a24:	78703320 30203020 200a0d3b 68202020      3px 0 0;..    h
   24a34:	68676965 33203a74 3b787034 20200a0d     eight: 34px;..  
   24a44:	61622020 72676b63 646e756f 7275203a       background: ur
   24a54:	2e2e286c 676d692f 6261742f 6669672e     l(../img/tab.gif
   24a64:	65722029 74616570 7420782d 0d3b706f     ) repeat-x top;.
   24a74:	0a0d7d0a 74230a0d 6e2d706f 67697661     .}....#top-navig
   24a84:	6f697461 696c206e 7b206120 20200a0d     ation li a {..  
   24a94:	6c662020 3a74616f 66656c20 0a0d3b74       float: left;..
   24aa4:	20202020 70736964 3a79616c 6f6c6220         display: blo
   24ab4:	0d3b6b63 2020200a 69656820 3a746867     ck;..    height:
   24ac4:	70303220 0a0d3b78 20202020 656e696c      20px;..    line
   24ad4:	6965682d 3a746867 70393120 0a0d3b78     -height: 19px;..
   24ae4:	20202020 6f6c6f63 23203a72 30363036         color: #6060
   24af4:	0d3b3036 2020200a 64617020 676e6964     60;..    padding
   24b04:	7034203a 20302078 3b302030 0d7d0a0d     : 4px 0 0 0;..}.
   24b14:	230a0d0a 2d706f74 6976616e 69746167     ...#top-navigati
   24b24:	6c206e6f 70732069 7b206e61 20200a0d     on li span {..  
   24b34:	6c662020 3a74616f 66656c20 0a0d3b74       float: left;..
   24b44:	20202020 6b636162 756f7267 203a646e         background: 
   24b54:	286c7275 692f2e2e 742f676d 654c6261     url(../img/tabLe
   24b64:	672e7466 20296669 722d6f6e 61657065     ft.gif) no-repea
   24b74:	656c2074 74207466 0d3b706f 0a0d7d0a     t left top;..}..
   24b84:	74230a0d 6e2d706f 67697661 6f697461     ..#top-navigatio
   24b94:	696c206e 61707320 7073206e 7b206e61     n li span span {
   24ba4:	20200a0d 61622020 72676b63 646e756f     ..    background
   24bb4:	7275203a 2e2e286c 676d692f 6261742f     : url(../img/tab
   24bc4:	68676952 69672e74 6e202966 65722d6f     Right.gif) no-re
   24bd4:	74616570 67697220 74207468 0d3b706f     peat right top;.
   24be4:	2020200a 64617020 676e6964 7037203a     .    padding: 7p
   24bf4:	30312078 30207870 70303120 0a0d3b78     x 10px 0 10px;..
   24c04:	0d0a0d7d 6f74230a 616e2d70 61676976     }....#top-naviga
   24c14:	6e6f6974 2e696c20 69746361 7b206576     tion li.active {
   24c24:	20200a0d 61702020 6e696464 30203a67     ..    padding: 0
   24c34:	200a0d3b 68202020 68676965 33203a74     ;..    height: 3
   24c44:	3b787034 20200a0d 61622020 72676b63     4px;..    backgr
   24c54:	646e756f 7275203a 2e2e286c 676d692f     ound: url(../img
   24c64:	6261742f 69746341 672e6576 20296669     /tabActive.gif) 
   24c74:	65706572 782d7461 706f7420 200a0d3b     repeat-x top;.. 
   24c84:	6d202020 69677261 69722d6e 3a746867        margin-right:
   24c94:	78703220 7d0a0d3b 0a0d0a0d 706f7423      2px;..}....#top
   24ca4:	76616e2d 74616769 206e6f69 612e696c     -navigation li.a
   24cb4:	76697463 70732065 7b206e61 20200a0d     ctive span {..  
   24cc4:	61622020 72676b63 646e756f 7275203a       background: ur
   24cd4:	2e2e286c 676d692f 6261742f 4c746341     l(../img/tabActL
   24ce4:	2e746665 29666967 2d6f6e20 65706572     eft.gif) no-repe
   24cf4:	6c207461 20746665 3b706f74 20200a0d     at left top;..  
   24d04:	65682020 74686769 3433203a 0d3b7870       height: 34px;.
   24d14:	0a0d7d0a 74230a0d 6e2d706f 67697661     .}....#top-navig
   24d24:	6f697461 696c206e 7463612e 20657669     ation li.active 
   24d34:	6e617073 61707320 0d7b206e 2020200a     span span {..   
   24d44:	63616220 6f72676b 3a646e75 6c727520      background: url
   24d54:	2f2e2e28 2f676d69 41626174 69527463     (../img/tabActRi
   24d64:	2e746867 29666967 2d6f6e20 65706572     ght.gif) no-repe
   24d74:	72207461 74686769 706f7420 200a0d3b     at right top;.. 
   24d84:	68202020 68676965 33203a74 3b787034        height: 34px;
   24d94:	20200a0d 61702020 6e696464 37203a67     ..    padding: 7
   24da4:	31207870 20787030 30312030 0d3b7870     px 10px 0 10px;.
   24db4:	2020200a 6e696c20 65682d65 74686769     .    line-height
   24dc4:	3931203a 0d3b7870 2020200a 6c6f6320     : 19px;..    col
   24dd4:	203a726f 36303623 3b303630 0d7d0a0d     or: #606060;..}.
   24de4:	0d0a0d0a 202a2f0a 6464696d 2a20656c     ...../* middle *
   24df4:	0d0a0d2f 696d230a 656c6464 0a0d7b20     /....#middle {..
   24e04:	20202020 616f6c66 6c203a74 3b746665         float: left;
   24e14:	20200a0d 69772020 3a687464 37363920     ..    width: 967
   24e24:	0d3b7870 2020200a 63616220 6f72676b     px;..    backgro
   24e34:	3a646e75 6c727520 2f2e2e28 2f676d69     und: url(../img/
   24e44:	694d6762 656c6464 6669672e 65722029     bgMiddle.gif) re
   24e54:	74616570 6c20792d 3b746665 20200a0d     peat-y left;..  
   24e64:	61702020 6e696464 30203a67 70333120       padding: 0 13p
   24e74:	20302078 78703231 7d0a0d3b 0a0d0a0d     x 0 12px;..}....
   24e84:	2a2f0a0d 6f6f6620 20726574 0a0d2f2a     ../* footer */..
   24e94:	66230a0d 65746f6f 0d7b2072 2020200a     ..#footer {..   
   24ea4:	6f6c6620 203a7461 7466656c 200a0d3b      float: left;.. 
   24eb4:	77202020 68746469 3031203a 0d3b2530        width: 100%;.
   24ec4:	2020200a 63616220 6f72676b 3a646e75     .    background:
   24ed4:	6c727520 2f2e2e28 2f676d69 6f466762      url(../img/bgFo
   24ee4:	7265746f 6669672e 6f6e2029 7065722d     oter.gif) no-rep
   24ef4:	3b746165 20200a0d 65682020 74686769     eat;..    height
   24f04:	3531203a 0d3b7870 0a0d7d0a 63230a0d     : 15px;..}....#c
   24f14:	74726168 0a0d7b20 20202020 74646977     hart {..    widt
   24f24:	36203a68 78703030 200a0d3b 68202020     h: 600px;..    h
   24f34:	68676965 31203a74 78703032 7d0a0d3b     eight: 120px;..}
   24f44:	00000000                                ....

00024f48 <data_img_bgFooter_gif>:
   24f48:	676d692f 4667622f 65746f6f 69672e72     /img/bgFooter.gi
   24f58:	49470066 61393846 000f03e0 ba0000c4     f.GIF89a........
   24f68:	d4b7ecd7 e6d1b4e8 a9e9d5b7 ccb0d8c5     ................
   24f78:	d9c6abe0 aee5d0b4 d6b8ddca e1cdb1ea     ................
   24f88:	af69aaff c3a8dfcb dbc8acd6 add9c5aa     ..i.............
   24f98:	c1a6dcc9 e3cfb2d4 afd7c4a9 c2a7decb     ................
   24fa8:	dac7acd5 b3e7d3b6 6fffe4d0 ebd6b900     ...........o....
   24fb8:	ffedd8ba d9bbffff 000000ee 21000000     ...............!
   24fc8:	000004f9 2c000000 00000000 000f03e0     .......,........
   24fd8:	60ff0500 96e48e27 aeaa5c2d 70beeb6c     ...`'...-\..l..p
   24fe8:	6d74cf2c efae78df c0ffef7c 2c4870a0     ,.tm.x..|....pH,
   24ff8:	a4c88f1a 3a6cc972 54a8d09f 2c4cc8b7     ....r.l:...T..L,
   25008:	b345cc14 1bbf7921 2e4a664d b4e8cf9b     ..E.!y..MfJ.....
   25018:	bb6ecd7a 7cb8f0df 2a65df4e fb96ac04     z.n....|N.e*....
   25028:	19c28bed 84837527 88878685 8c8b8a89     ....'u..........
   25038:	298f8e8d 0c797755 7e7c0118 07011a60     ...)Uwy...|~`...
   25048:	a09f9e81 a4a3a2a1 a8a7a6a5 acabaaa9     ................
   25058:	b0afaead b4b3b2b1 b8b7b6b5 bcbbbab9     ................
   25068:	c0bfbebd c4c3c2c1 11adc6c5 0e0f0d11     ................
   25078:	5d970705 001b5e99 080a0203 150d0406     ...].^..........
   25088:	e0dfdedd e4e3e2e1 e8e7e6e5 ecebeae9     ................
   25098:	f0efeeed f4f3f2f1 f8f7f6f5 fcfbfaf9     ................
   250a8:	00fffefd 481c0a03 7441a0b0 4018080d     .......H..At...@
   250b8:	00c040a0 91a4d100 02e09000 0c100286     .@..............
   250c8:	6040203c 208fc782 491c8a43 93c9a4b2     < @`... C..I....
   250d8:	aaff5328 a5b2c95c 633097cb b3499cca     (S..\.....0c..I.
   250e8:	389bcda6 c9dcea73 9fcfa7b3 1d0a8340     ...8s.......@...
   250f8:	d1a8b44a 3e3925a3 80a10030 24000496     J....%9>0......$
   25108:	a126b26a 16070200 cadd6ab2 afd7abb5     j.&......j......
   25118:	1d8ac360 d9acb64b aad368b3 adb6cb5d     `...K....h..]...
   25128:	e370b7db b74b9dca 78bbddae cbddeaf3     ..p...K....x....
   25138:	bfdfafb7 260b0380 014100eb 49310e09     .......&..A...1I
   25148:	936d411d 0a0a0c00 b940a030 98cbe5b2     .Am.....0.@.....
   25158:	ccde6b33 cfe7b3b9 1e8b43a0 e9b4ba4d     3k.......C..M...
   25168:	ab53a8d3 b5bacd5e 63b0d7eb bb4d9ecb     ..S.^......c..M.
   25178:	b8dbedb6 cddeeb73 066777bb 10601405     ....s....wg...`.
   25188:	e2e20970 0c340069 00e020b8 a3d0e786     p...i.4.. ......
   25198:	bd4e9f4b d8ebf5ba cedf6bb3 eff7bbbd     K.N......k......
   251a8:	1f8bc3e0 f9bcbe4f abd3e8f3 bdbecf5f     ....O......._...
   251b8:	e3f0f7fb bf4f9fcb f8fbfdbe 70101fb5     ......O........p
   251c8:	e3068061 41a721c7 10040302 260805c0     a....!.A.......&
   251d8:	82ffe0a8 e0e8360c 28461083 561484e1     .....6....F(...V
   251e8:	1885e168 86e1a866 e1e8761c 28862087     h...f....v... .(
   251f8:	962488e2 2889e268 8ae2a8a6 e2e8b62c     ..$.h..(....,...
   25208:	18c6308b 240381a1 01445ff0 724d4096     .0.....$._D..@Mr
   25218:	e3e8f41a 2906408f 164490e4 4891e469     .....@.)..D.i..H
   25228:	92e4a926 e4e9364c 29465093 565494e5     &...L6...PF)..TV
   25238:	5895e569 96e5a966 e5e9765c 29866097     i..Xf...\v...`.)
   25248:	966498e6 00926669 8e638440 e6e06c60     ..d.if..@.c.`l..
   25258:	29c6709b d6749ce7 789de769 9ee7a9e6     .p.)..t.i..x....
   25268:	e7e9f67c 2a06809f 1684a0e8 88a1e86a     |......*....j...
   25278:	a2e8aa26 e8ea368c 2a4690a3 5694a4e9     &....6....F*...V
   25288:	7ca5e96a a6e9a9b2 e9ea769c 2a86a0a7     j..|.....v.....*
   25298:	96a4a8ea a8a9ea6a aaeaaaa6 eaeab6ac     ....j...........
   252a8:	2ac6b0ab d6b4aceb b8adeb6a aeebaae6     ...*....j.......
   252b8:	ebeaf6bc 2b06c0af 16c4b0ec c8b1ec6b     .......+....k...
   252c8:	b2ecab26 eceb36cc 2b46d0b3 56d4b4ed     &....6....F+...V
   252d8:	ac03ed6b 3b000021 00000000              k...!..;....

000252e4 <data_img_bgHeader_gif>:
   252e4:	676d692f 4867622f 65646165 69672e72     /img/bgHeader.gi
   252f4:	49470066 61393846 006a03e0 ff0000c4     f.GIF89a..j.....
   25304:	d8ba006f ebd6b9ed b3ecd7ba d3b6e4d0     o...............
   25314:	e9d5b7e7 ffdac7ac d4b769aa e0ccb0e8     .........i......
   25324:	b4decbaf d6b8e6d1 d8c5a9ea afd7c4a9     ................
   25334:	cfb2dfcb e5d0b4e3 aee1cdb1 c6abddca     ................
   25344:	d9c5aad9 addbc8ac ffffdcc9 eed9bbff     ................
	...
   25360:	21000000 000004f9 2c000000 00000000     ...!.......,....
   25370:	006a03e0 a0ff0500 69648e26 aeaa689e     ..j.....&.di.h..
   25380:	70beeb6c 6d74cf2c efae78df c0ffef7c     l..p,.tm.x..|...
   25390:	2c4870a0 a4c88f1a 3a6cc972 74a8d09f     .pH,....r.l:...t
   253a0:	af5aad4a cb76acd8 e0bf7aed 2e4c78b0     J.Z...v..z...xL.
   253b0:	b4e8cf9b bb6ecd7a 7cb8f0df efdbaf4e     ....z.n....|N...
   253c0:	cf7ebcf8 80fffbef 84838281 88878685     ..~.............
   253d0:	8c8b8a89 908f8e8d 94939291 98979695     ................
   253e0:	9c9b9a99 a09f9e9d a4a3a2a1 a8a7a6a5     ................
   253f0:	acabaaa9 b0afaead b4b3b2b1 b8b7b6b5     ................
   25400:	bcbbbab9 c0bfbebd c4c3c2c1 c8c7c6c5     ................
   25410:	cccbcac9 d0cfcecd d4d3d2d1 d8d7d6d5     ................
   25420:	dcdbdad9 e0dfdedd e4e3e2e1 e8e7e6e5     ................
   25430:	ecebeae9 f0efeeed f4f3f2f1 f8f7f6f5     ................
   25440:	fcfbfaf9 00fffefd 481c0a03 83c1a0b0     ...........H....
   25450:	5c2a1308 c3a1b0c8 4a231087 a2b1489c     ..*\......#J.H..
   25460:	33188bc5 b1c8dc6a 208fc7a3 491c8a43     ...3j...... C..I
   25470:	93c9a4b2 aaff5328 a5b2c95c 633097cb     ....(S..\.....0c
   25480:	b3499cca 389bcda6 c9dcea73 9fcfa7b3     ..I....8s.......
   25490:	1d0a8340 d1a8b44a 2a9348a3 a9b4ca5d     @...J....H.*]...
   254a0:	a350a7d3 b54a9d4a 58abd5aa cadd6ab3     ..P.J.J....X.j..
   254b0:	afd7abb5 1d8ac360 d9acb64b aad368b3     ....`...K....h..
   254c0:	adb6cb5d e370b7db b74b9dca 78bbddae     ].....p...K....x
   254d0:	cbddeaf3 bfdfafb7 1e0b0380 e1b0b84c     ............L...
   254e0:	2b1388c3 b1b8cc5e 2390c7e3 b94c9e4b     ...+^......#K.L.
   254f0:	98cbe5b2 ccde6b33 cfe7b3b9 1e8b43a0     ....3k.......C..
   25500:	e9b4ba4d ab53a8d3 b5bacd5e 63b0d7eb     M.....S.^......c
   25510:	bb4d9ecb b8dbedb6 cddeeb73 dfefb7bb     ..M.....s.......
   25520:	1f0b83c0 f1b8bc4e 2b93c8e3 f9bcce5f     ....N......+_...
   25530:	a3d00010 bd4e9f4b d8ebf5ba cedf6bb3     ....K.N......k..
   25540:	eff7bbbd 1f8bc3e0 f9bcbe4f abd3e8f3     ........O.......
   25550:	bdbecf5f e3f0f7fb bf4f9fcb f8fbfdbe     _.........O.....
   25560:	c00f7ff3 0474071f e0280419 68160480     ......t...(....h
   25570:	260881e0 82ffe0a8 e0e8360c 28461083     ...&.....6....F(
   25580:	561484e1 1885e168 86e1a866 e1e8761c     ...Vh...f....v..
   25590:	28862087 962488e2 2889e268 83a2a8a6     . .(..$.h..(....
   255a0:	c0374008 00d1fd00 d6348ac0 388de368     .@7.......4.h..8
   255b0:	8ee3a8e6 e3e8f63c 2906408f 4e4490e4     ....<....@.)..DN
   255c0:	0d018008 0ce30008 e4580000 29465093     ..........X..PF)
   255d0:	565494e5 5895e569 96e5a966 8058b604     ..TVi..Xf.....X.
   255e0:	20064a01 965c8cc3 6899e669 9ae6a9a6     .J. ..\.i..h....
   255f0:	e6e9b66c c0100096 c6610240 789be640     l.......@.a.@..x
   25600:	9ee7a9e6 e7e9f67c 08e6809f 30110280     ....|..........0
   25610:	3098a600 a2e819dc e8ea368c 2a4690a3     ...0.....6....F*
   25620:	60008fa9 050100a0 0c003034 e93a2801     ...`....40...(:.
   25630:	2a86a0a7 96a4a8ea 150026fa a1813050     ...*.....&..P0..
   25640:	a9d0ba4b 2ac6b0a9 d6b4aceb 0086ab6a     K......*....j...
   25650:	02817058 6889d012 2adeaf0b 16c4b0ec     Xp.....h...*....
   25660:	7bb1ec6b 01c0e002 ebe01010 2b22c10b     k..{.........."+
   25670:	56d4b4ed b52eed6b c07b2a28 f00a9802     ...Vk...(*{.....
   25680:	62d10b2b e4b8ee2b b56e6b96 6db03c00     +..b+....kn..<.m
   25690:	10aedfb7 c6f0b9ee f4bcef2b baee9a02     ........+.......
   256a0:	425b7805 003b0008                       .x[B..;.

000256a8 <data_img_bgMiddle_gif>:
   256a8:	676d692f 4d67622f 6c646469 69672e65     /img/bgMiddle.gi
   256b8:	49470066 61393846 000103e0 bb0000e6     f.GIF89a........
   256c8:	f9f9eed9 006ffff9 e5edd8ba c4a9e5e5     ......o.........
   256d8:	dac7acd7 b6e4d0b3 d6b9e7d3 decbafeb     ................
   256e8:	fbfafafa fcfcfbfb fdfdfdfc fffefefe     ................
   256f8:	0000ffff 00000000 00000000 00000000     ................
	...
   25844:	21000000 000004f9 2c000000 00000000     ...!.......,....
   25854:	000103e0 803e0700 84838200 88100203     ......>.........
   25864:	8c8b8a89 908f8e8d 94939291 98979695     ................
   25874:	9c9b9a99 a09f9e9d a4a3a2a1 a8a7a6a5     ................
   25884:	acabaaa9 b0afaead 05029bb1 08070a06     ................
   25894:	00840309 003b0081                       ......;.

0002589c <data_img_cloudLogo_png>:
   2589c:	676d692f 6f6c632f 6f4c6475 702e6f67     /img/cloudLogo.p
   258ac:	8900676e 0d474e50 000a1a0a 490d0000     ng..PNG........I
   258bc:	00524448 00800000 08800000 00000006     HDR.............
   258cc:	cb613ec3 06000000 44474b62 ff00ff00     .>a.....bKGD....
   258dc:	bda0ff00 000093a7 4449270b da785441     .........'IDATx.
   258ec:	6c7f9ded c715575b 96b6576f 6c295d76     ...l[W..oW..v])l
   258fc:	87ec06dd a31f8c06 31b07594 60306c7e     .........u.1~l0`
   2590c:	b6843608 1543ad31 6a8240ea a0636d08     .6..1.C..@.j.mc.
   2591c:	651b426d 6915b18c 61428bfd 26849b2b     mB.e...i..Ba+..&
   2592c:	e38ad816 6aac2824 8cd35d60 7bf6c486     ....$(.j`].....{
   2593c:	24e271cf 49c76276 ddb1389c cb8ff7e6     .q.$vb.I.8......
   2594c:	ae024e39 73f3ef73 9efcf7ed 91d23e7d     9N..s..s....}>..
   2595c:	cfcfc3fb eef3df7e bdce738f 2082318f     ....~....s...1. 
   2596c:	08208208 82082082 20820820 08208208     .. .. .. .. .. .
   2597c:	82082082 20820820 b5e1cb08 89ac0b8c     . .. .. ........
   2598c:	00390cae 38400e41 db174847 39677604     ..9.A.@8GH...vg9
   2599c:	d9bb801c dbee7085 08728548 06dec4df     .....p..H.r.....
   259ac:	1001ff17 c8b6012d b06ec6ff d96a01dc     ....-.....n...j.
   259bc:	dce399f3 46ec05ac bbbac552 f0b836fe     .......FR....6..
   259cc:	4ef11c81 58d6ce70 f82000e5 85fef0f5     ...Np..X.. .....
   259dc:	e11763ac 2ec06adf 14cc8527 005d81bf     .c...j..'.....].
   259ec:	285c7b17 b4ed8ba0 d96a01cc f19f253f     .{\(......j.?%..
   259fc:	fcc9523b 250fdc01 1d107f17 80076cc4     ;R.....%.....l..
   25a0c:	c25bfcbb c92cdde3 495b635f 7ffa2b21     ..[...,._c[I!+..
   25a1c:	4449f337 0e99a5fc f9d86bc0 e4a8bef0     7.ID.....k......
   25a2c:	3a931ff8 9b813956 c222517d 07dffc0c     ...:V9..}Q".....
   25a3c:	5a80734c d8e494f6 79c73800 5db58ca4     Ls.Z.....8.y...]
   25a4c:	8c448341 b63de73f ebc55d8e baf025d9     A.D.?.=..]...%..
   25a5c:	8b8dba05 a357cfe0 cbba71e5 2427b3e1     ......W..q....'$
   25a6c:	a41dffcd 700ed588 2e0fbd98 9044b4fe     .......p......D.
   25a7c:	7d984d5b b87126bc 7ca35206 817ec0ad     [M.}.&q..R.|..~.
   25a8c:	d620f520 0f3d25b5 a9c1314c 1d9f047e      . ..%=.L1..~...
   25a9c:	1cd739cf 91b620c4 056be512 ca2591de     .9... ....k...%.
   25aac:	afd26809 387cf533 bdb17408 d2c6b199     .h..3.|8.t......
   25abc:	2a437f39 78407f94 41c08e1f 9d96b59c     9.C*..@x...A....
   25acc:	147d8eb3 d308d9ce 029177be 7763eba5     ..}......w....cw
   25adc:	94fd45c2 3ac7d3a9 987039f6 7dae703d     .E.....:.9p.=p.}
   25aec:	9943ae70 bd8b9de8 07f7fcb4 8de66ec1     p.C..........n..
   25afc:	bf55a36c f3b4d359 ad769a3d 92ffe7cf     l.U.Y...=.v.....
   25b0c:	f1ee5147 a1efb4f9 ffd9fd2d f7cf9f35     GQ......-...5...
   25b1c:	b83060a1 bfc41aae 2a7e2e18 b1755213     .`0.......~*.Ru.
   25b2c:	fcc8c13f bd1325bd 338edd96 e7cfe583     ?....%.....3....
   25b3c:	ec1e6c06 df3e99df ca5ddec5 7af5e9df     .l....>...]....z
   25b4c:	f5557a37 1da2af5e 07aa28f0 8abde75e     7zU.^....(..^...
   25b5c:	22d8f3ca a7c7bb58 710e0b3e 9cfce733     ..."X...>..q3...
   25b6c:	fdcc1c4a 9c044721 22013d6e cfab386c     J...!G..n=."l8..
   25b7c:	81cecbdb 058377e3 772e8a0d 7ac87406     .....w.....w.t.z
   25b8c:	bf314576 9be6ee0f 043eaee0 080da642     vE1.......>.B...
   25b9c:	753e6fae 7b7f6c00 9595c77b c8ef87d2     .o>u.l.{{.......
   25bac:	5b64ac49 05bdd83f 3e967a25 c29164ef     I.d[?...%z.>.d..
   25bbc:	2674dae7 4a2d0408 5dadbf21 53ee3ed3     ..t&..-J!..].>.S
   25bcc:	45a2a6d4 382cdb17 8f1e8bc2 15ce3de7     ...E..,8.....=..
   25bdc:	2e57a71f 015e46f6 bc38ecdc 67c0d27e     ..W..F^...8.~..g
   25bec:	42359c3d 34dec337 df413dd2 e7104efe     =.5B7..4.=A..N..
   25bfc:	f89b06f7 2c1c0ca2 fdcadd05 71ac35d0     .......,.....5.q
   25c0c:	c8c0039e 261a233d c7348c52 3f1d6892     ....=#.&R.4..h.?
   25c1c:	0ccdcec8 3e13cce6 aec086db 6826fd91     .......>......&h
   25c2c:	61056fea 7e16cd86 602729b5 3395708c     .o.a...~.)'`.p.3
   25c3c:	c70c025b cb83b2d6 2b593003 d03a4070     [........0Y+p@:.
   25c4c:	cee94793 0a60a3b4 14582f58 08360e2c     .G....`.X/X.,.6.
   25c5c:	00160fd6 306b016b 387104e4 0d56c7e7     ....k.k0..q8..V.
   25c6c:	27e514f2 a19cc620 78d5573b 8f0f7757     ...' ...;W.xWw..
   25c7c:	7c780744 278f8464 4c993c93 13475e65     D.x|d..'.<.Le^G.
   25c8c:	34383e09 fbfafbc4 59d03fb9 71681380     .>84.....?.Y..hq
   25c9c:	ed3e5145 76c0f1e4 2e08ca4c ea965478     EQ>....vL...xT..
   25cac:	73200c15 93f3871d 6960c360 eb049603     .. s....`.`i....
   25cbc:	d7923b04 67b30609 7ff17009 eea4446d     .;.....g.p..mD..
   25ccc:	3e3e5e9e 0b0be49e 3328dc0b 387c3333     .^>>......(333|8
   25cdc:	9d1de71e 611c465d 5f92a602 e0acfa75     ....]F.a..._u...
   25cec:	2c9eb02e a648f711 4574bb8f f080563a     ...,..H...tE:V..
   25cfc:	530296b9 9d74eac1 80b319a0 f953fe20     ...S..t..... .S.
   25d0c:	8509e984 a7d3a9f8 2e2c3179 f1b1f22e     ........y1,.....
   25d1c:	308e2371 5bb4d5ed 4d04ed9c ff083d6c     q#.0...[...Ml=..
   25d2c:	45645c28 bbc56a94 d0ec774f ba622cb6     (\dE.j..Ow...,b.
   25d3c:	35818b48 d2209dca 3d11e4fc 077f3431     H..5.. ....=14..
   25d4c:	bc52a64f 6023a094 88dd808b 8310e0de     O.R...#`........
   25d5c:	269fce4c e0bc424a 8a917f00 f84094af     L..&JB........@.
   25d6c:	c2b1c36c e79f563f 7075e374 1152bda1     l...?V..t.up..R.
   25d7c:	3e3ee142 cdc73737 12727262 319d035a     B.>>77..brr.Z..1
   25d8c:	6086aa82 12a5b860 323bffe3 f8914351     ...``.....;2QC..
   25d9c:	fc58956f b3381b15 dbab983b a39efdc2     o.X...8.;.......
   25dac:	1fdf8bd2 54ee6689 eb0741b3 bf4b760a     .....f.T.A...vK.
   25dbc:	0e4acc07 f0e46257 aff8a115 d2e20f2f     ..J.Wb....../...
   25dcc:	ffc75926 d96e15cf 1a3f172f 3f3256e5     &Y....n./.?..V2?
   25ddc:	bb3bcf3f 704e7a82 fddd2567 0acd8217     ?.;..zNpg%......
   25dec:	44d7a01d 860657f1 689c9530 d8bd2edc     ...D.W..0..h....
   25dfc:	2f30e1bd b3b3b307 c808eb5c b9b857be     ..0/....\....W..
   25e0c:	95edf9b9 2d5dfe94 e2c9937e e30f58af     ......]-~....X..
   25e1c:	092faddd 041fb42f cfcfb330 4a7d3a47     .././...0...G:}J
   25e2c:	a9f4283e f34a550f 01d0b2ff 7b17a502     >(...UJ........{
   25e3c:	4f2b6c76 13c4df0f 78f26fb1 a87cbbe4     vl+O.....o.x..|.
   25e4c:	f48f0f7f 917a5cfe c53a9d4f 96060dcb     .....\z.O.:.....
   25e5c:	50a44964 12beb428 7424201c 88d29180     dI.P(.... $t....
   25e6c:	9db2313e e31f840f 058d1d1d c4716285     >1...........bq.
   25e7c:	3c70076f 53d4c2a0 55d81632 22b1017e     o.p<...S2..U~.."
   25e8c:	933d96b7 ebecdcd7 837fe682 b4787330     ..=.........0sx.
   25e9c:	5317d138 e06278eb f9d9de6e e2c759ea     8..S.xb.n....Y..
   25eac:	b8a6a727 8118c05d c4785a64 e7f87d0e     '...]...dZx..}..
   25ebc:	ddedc50d f38169ec def8587c f1dc45e3     .....i..|X...E..
   25ecc:	2078dba3 112a2ee0 730a1bd3 80ad813b     ..x ..*....s;...
   25edc:	cda44838 5db5b5b7 a8070ce4 8e088f65     8H.....]....e...
   25eec:	def85ebd 5f85c2d6 91e7ad48 8b30cff0     .^....._H.....0.
   25efc:	0e267456 a376fb63 6b223faf c53a7605     Vt&.c.v..?"k.v:.
   25f0c:	44141e01 7c233eff e2a17b6f c13de46f     ...D.>#|o{..o.=.
   25f1c:	c54b2543 2fe47396 92529d03 33adfc31     C%K..s./..R.1..3
   25f2c:	1ec5c01c d42c755f 7bdf0be0 f3f8b8d2     ...._u,....{....
   25f3c:	d83ccdc9 6121b2f9 94b75a71 5ffd1dae     ..<...!aqZ....._
   25f4c:	319316ba 81f7f023 42778c58 29082e04     ...1#...X.wB...)
   25f5c:	71823b5d 34038901 f601c53b 32e01c09     ];.q...4;......2
   25f6c:	34df7be1 e06fe77a cd7f9d5d d147a79b     .{.4z.o.].....G.
   25f7c:	6ece2027 57633134 84a18124 44c84bb3     ' .n41cW$....K.D
   25f8c:	c60dbdd5 67afa01c 0e60fe9f d35378a2     .......g..`..xS.
   25f9c:	e852bcd3 fe15edee f06096ce 013ae702     ..R.......`...:.
   25fac:	6a22c96e e2fa6205 75bba3c7 6244faef     n."j.b.....u..Db
   25fbc:	b21a578c 0d542081 0764e65d 81d0b678     .W... T.].d.x...
   25fcc:	25d8ece0 c47ff220 f3f34317 78220db4     ...% ....C...."x
   25fdc:	db054656 4e23ed34 851b8076 c0dd800e     VF..4.#Nv.......
   25fec:	2201d898 9a8ebda1 4c0a95c2 82230b49     ...".......LI.#.
   25ffc:	d6d1ed3e 9d73d6d6 8b4b00e9 4e857a3e     >.....s...K.>z.N
   2600c:	fe2d5be0 7015d8f4 368b8bf7 bc438362     .[-....p...6b.C.
   2601c:	f5f50992 ba798de9 05faaa3d 1e03e6a7     ......y.=.......
   2602c:	0e801692 d100e99c 0bc213f0 76757580     .............uuv
   2603c:	0297c11e 5be6a29c d553e676 b96e395f     .......[v.S._9n.
   2604c:	6d899419 5fd5ac16 4de6ac32 92fb4f2c     ...m..._2..M,O..
   2605c:	b5aab8eb bfd35d54 8c6f8e02 6ab03bc4     ....T]....o..;.j
   2606c:	425d96c8 6488e166 7d883fcd fffd6ebf     ..]Bf..d.?.}.n..
   2607c:	f8e9e328 383f8567 9533d500 3003e60e     (...g.?8..3....0
   2608c:	2453a943 ae221b92 904b55b1 62edaa59     C.S$.."..UK.Y..b
   2609c:	c69af0ed 73a1202a 892d52e0 7d1d4c13     ....* .s.R-..L.}
   260ac:	bc0eef3f 83b1fc28 9abcc343 e8d1e2c0     ?...(...C.......
   260bc:	8b6f2c40 cb902b80 7661fc2f f7e2a0a5     @,o..+../.av....
   260cc:	737be919 ad9c8e36 f5ea18bf 0802839e     ..{s6...........
   260dc:	6b753c9f 6957ca30 66cccccc 637a9732     .<uk0.Wi...f2.zc
   260ec:	6e0ee802 b0f08f2f ff080331 4a71100b     ...n/...1.....qJ
   260fc:	c24f4770 d2507dff b2b2dc52 74d13420     pGO..}P.R... 4.t
   2610c:	6fbc5707 16397ae9 383b544b 4f59d1fb     .W.o.z9.KT;8..YO
   2611c:	c0f18310 5f84eb06 4bbbd55a ecc60367     ......._Z..Kg...
   2612c:	256b3855 867b81b1 c160fd8e d7675f48     U8k%..{...`.H_g.
   2613c:	60d58de4 d0b3a837 c46b01f4 f9d85a5f     ...`7.....k._Z..
   2614c:	9102c186 7655fce3 e073e8a9 70d4ff0b     ......Uv..s....p
   2615c:	4c3846f1 09c4afea 8138b2c2 6b6cb516     .F8L......8...lk
   2616c:	79fde59a 16ef84f4 00ad8795 01bf210b     ...y.........!..
   2617c:	eef75a5f 5c799ac7 dca98b6d 6e951b29     _Z....y\m...)..n
   2618c:	20a661d9 59841fab 72adb7c1 70204d80     .a. ...Y...r.M p
   2619c:	2a7e204c 58004cf3 163b2ffb 7acdaafa     L ~*.L.X./;....z
   261ac:	f851f16b 97f38d4a 5961a18a 5bd4a057     k.Q.J.....aYW..[
   261bc:	9ddbe539 41d349b3 0d9f7359 d39e5b4c     9....I.AYs..L[..
   261cc:	642dd2ab 32b57609 541fad27 0e0b2c27     ..-d.v.2'..T',..
   261dc:	4ff9e72d ba331d80 1b6663d9 949b4516     -..O..3..cf..E..
   261ec:	7a566915 ba8ad798 bfd7af01 0056bac3     .iVz..........V.
   261fc:	44866f37 7bf7d18f 5961ed14 6df61719     7o.D...{..aY...m
   2620c:	00ddf144 db6857ee 51f4007c e97d12ff     D....Wh.|..Q..}.
   2621c:	ec2c0ad1 d8c49b30 9396b398 9e7ff341     ..,.0.......A...
   2622c:	50c7f9a8 85fbf527 65a74a93 6dc7e1a1     ...P'....J.e...m
   2623c:	e9b000e9 2f3b36c1 581a72cf 01692cf1     .....6;/.r.X.,i.
   2624c:	f367b11e 54dffb0f 59878163 a4bbd960     ..g....Tc..Y`...
   2625c:	f6fbe872 bd550074 7185f44b 70a235bb     r...t.U.K..q.5.p
   2626c:	490b4370 6d97e8f1 b19800e9 e96f34a2     pC.I...m.....4o.
   2627c:	b40cd590 da97fdfa 41b80bb5 22fb85f4     ...........A..."
   2628c:	40b35211 493aeb70 db60203e 0872e029     .R.@p.:I> `.).r.
   2629c:	96d57178 14c9e06c 10512a00 b4be3608     xq..l....*Q..6..
   262ac:	7c205d75 8be89f41 308694e3 285fee06     u] |A......0.._(
   262bc:	b4d10c2d 00ee6c6b 04c2d3ca a4d82c10     -...kl.......,..
   262cc:	d33f2056 954e04b0 d4f98895 32bedbbf     V ?...N........2
   262dc:	b8e9e3d8 3b1db65a c1f5074d b67587bd     ....Z..;M.....u.
   262ec:	31c05d9b c3ca2396 82f68a7d 8f181b2c     .].1.#..}...,...
   262fc:	c45094d3 7e84c4c4 e73c30a5 03eb31c0     ..P....~.0<..1..
   2630c:	981969f0 98fd94b6 8eb76c30 d809e4eb     .i......0l......
   2631c:	b136002f 7a82b5c0 7c430bfb 081033a5     /.6....z..C|.3..
   2632c:	22d4726c 96ca7c11 e610355e 81d03007     lr.".|..^5...0..
   2633c:	dc762185 302cc3c9 dd4b8a23 430a0ab1     .!v...,0#.K....C
   2634c:	2fc2bae4 07ed98d9 82333a7e a13fd603     .../....~:3...?.
   2635c:	770c72a3 83f47716 c572b026 90af28a7     .r.w.w..&.r..(..
   2636c:	7e256798 04ffc40c ead03a73 8e8581ad     .g%~....s:......
   2637c:	44028a4f 85ab5264 656e1967 792c0495     O..DdR..g.ne..,y
   2638c:	08c40afe d7571214 74ec60ba 6a54ab37     ......W..`.t7.Tj
   2639c:	42d66a6a f03be8c2 f9e3ce74 c8abc64a     jj.B..;.t...J...
   263ac:	e78a6066 f1e3adc2 016ab0fa 6bc8389b     f`........j..8.k
   263bc:	450387df a11aefe8 3abd7875 6b43754c     ...E....ux.:LuCk
   263cc:	ddf847f8 8873e18f 8cb5b1f1 20820820     .G....s..... .. 
   263dc:	08208208 82082082 20820820 08208208     .. .. .. .. .. .
   263ec:	82082082 20820820 08208208 82082082     . .. .. .. .. ..
   263fc:	20820820 08208208 82082082 e62a8820      .. .. .. .. .*.
   2640c:	895abebf 41b31893 000000f5 4e454900     ..Z....A.....IEN
   2641c:	6042ae44 00000082                       D.B`....

00026424 <data_img_tab_gif>:
   26424:	676d692f 6261742f 6669672e 46494700     /img/tab.gif.GIF
   26434:	01613938 91002200 6fff0000 eed9bb00     89a..".....o....
   26444:	00f8f1e7 f9210000 00000004 002c0000     ......!.......,.
   26454:	01000000 00002200 1f8c0802 6bedcba2     .....".........k
   26464:	3b000140 00000000                       @..;....

0002646c <data_img_tabActive_gif>:
   2646c:	676d692f 6261742f 69746341 672e6576     /img/tabActive.g
   2647c:	47006669 39384649 22000161 00008000     if.GIF89a.."....
   2648c:	ff006fff f921ffff 00000004 002c0000     .o....!.......,.
   2649c:	01000000 00002200 8e440502 005acba9     ....."....D...Z.
   264ac:	0000003b                                ;...

000264b0 <data_img_tabActLeft_gif>:
   264b0:	676d692f 6261742f 4c746341 2e746665     /img/tabActLeft.
   264c0:	00666967 38464947 00046139 00910022     gif.GIF89a.."...
   264d0:	629be300 ffeed9bb ffff006f 04f921ff     ...b....o....!..
   264e0:	00000000 00002c00 00040000 02000022     .....,......"...
   264f0:	20118c1a 9ea33212 5b4c6f93 7a9cceaf     ... .2...oL[...z
   26500:	07616dfc 9e49a296 0000556a 0000003b     .ma...I.jU..;...

00026510 <data_img_tabActRight_gif>:
   26510:	676d692f 6261742f 52746341 74686769     /img/tabActRight
   26520:	6669672e 46494700 04613938 91002200     .gif.GIF89a.."..
   26530:	9be30000 eed9bb62 ff006fff f921ffff     ....b....o....!.
   26540:	00000004 002c0000 04000000 00002200     ......,......"..
   26550:	2e441802 ac123362 5a829358 bade2778     ..D.b3..X..Zx'..
   26560:	5979fe57 78268e48 3b00057a 00000000     W.yYH.&xz..;....

00026570 <data_img_tabLeft_gif>:
   26570:	676d692f 6261742f 7466654c 6669672e     /img/tabLeft.gif
   26580:	46494700 03613938 91002200 6fff0000     .GIF89a..".....o
   26590:	eed9bb00 00f8f1e7 f9210000 00000004     ..........!.....
   265a0:	002c0000 03000000 00002200 8f8c0e02     ..,......"......
   265b0:	0d1228a9 dab49ca3 05d8158b 00003b00     .(...........;..

000265c0 <data_img_tabRight_gif>:
   265c0:	676d692f 6261742f 68676952 69672e74     /img/tabRight.gi
   265d0:	49470066 61393846 00220003 ff000091     f.GIF89a..".....
   265e0:	d9bb006f f8f1e7ee 21000000 000004f9     o..........!....
   265f0:	2c000000 00000000 00220003 8c0f0200     ...,......".....
   26600:	1227a98f b49c9afd 55f38bda 3b0017a0     ..'........U...;
   26610:	00000000                                ....

00026614 <file_404_html>:
   26614:	00000000 0001b680 0001b68a 000000ac     ................
   26624:	00000000                                ....

00026628 <file_control_shtml>:
   26628:	00026614 0001b738 0001b747 00000679     .f..8...G...y...
   26638:	00000000                                ....

0002663c <file_dashboard_shtml>:
   2663c:	00026628 0001bdc0 0001bdd1 00004600     (f...........F..
   2664c:	00000000                                ....

00026650 <file_index_html>:
   26650:	0002663c 000203d4 000203e0 00000493     <f..............
   26660:	00000000                                ....

00026664 <file_sensordata_shtml>:
   26664:	00026650 00020874 00020886 0000000f     Pf..t...........
   26674:	00000000                                ....

00026678 <file_smoothie_min_js>:
   26678:	00026664 00020898 000208a9 00002bdc     df...........+..
   26688:	00000000                                ....

0002668c <file_stats_shtml>:
   2668c:	00026678 00023488 00023495 00000958     xf...4...4..X...
   2669c:	00000000                                ....

000266a0 <file_tcp_shtml>:
   266a0:	0002668c 00023df0 00023dfb 00000657     .f...=...=..W...
   266b0:	00000000                                ....

000266b4 <file_css_styles_css>:
   266b4:	000266a0 00024454 00024464 00000ae1     .f..TD..dD......
   266c4:	00000000                                ....

000266c8 <file_img_bgFooter_gif>:
   266c8:	000266b4 00024f48 00024f5a 00000387     .f..HO..ZO......
   266d8:	00000000                                ....

000266dc <file_img_bgHeader_gif>:
   266dc:	000266c8 000252e4 000252f6 000003b2     .f...R...R......
   266ec:	00000000                                ....

000266f0 <file_img_bgMiddle_gif>:
   266f0:	000266dc 000256a8 000256ba 000001e2     .f...V...V......
   26700:	00000000                                ....

00026704 <file_img_cloudLogo_png>:
   26704:	000266f0 0002589c 000258af 00000b73     .f...X...X..s...
   26714:	00000000                                ....

00026718 <file_img_tab_gif>:
   26718:	00026704 00026424 00026431 00000038     .g..$d..1d..8...
   26728:	00000000                                ....

0002672c <file_img_tabActive_gif>:
   2672c:	00026718 0002646c 0002647f 0000002f     .g..ld...d../...
   2673c:	00000000                                ....

00026740 <file_img_tabActLeft_gif>:
   26740:	0002672c 000264b0 000264c4 0000004a     ,g...d...d..J...
   26750:	00000000                                ....

00026754 <file_img_tabActRight_gif>:
   26754:	00026740 00026510 00026525 00000048     @g...e..%e..H...
   26764:	00000000                                ....

00026768 <file_img_tabLeft_gif>:
   26768:	00026754 00026570 00026581 0000003e     Tg..pe...e..>...
   26778:	00000000                                ....

0002677c <file_img_tabRight_gif>:
   2677c:	00026768 000265c0 000265d2 0000003f     hg...e...e..?...
   2678c:	00000000 454c4449 00000000 09632509     ....IDLE.....%c.
   2679c:	25097525 75250975 00000a0d 09752509     %u.%u.%u.....%u.
   267ac:	25752509 000a0d25 09752509 25313c09     .%u%%....%u..<1%
   267bc:	000a0d25 20726d54 00637653              %...Tmr Svc.

000267c8 <heapSTRUCT_SIZE>:
   267c8:	00000008                                ....

000267cc <pcInterruptPriorityRegisters>:
   267cc:	e000e3f0                                ....

000267d0 <_global_impure_ptr>:
   267d0:	200000d0 00000043                       ... C...

000267d8 <blanks.3595>:
   267d8:	20202020 20202020 20202020 20202020                     

000267e8 <zeroes.3596>:
   267e8:	30303030 30303030 30303030 30303030     0000000000000000
   267f8:	33323130 37363534 42413938 46454443     0123456789ABCDEF
   26808:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
   26818:	006e616e 33323130 37363534 62613938     nan.0123456789ab
   26828:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
   26838:	00000030 69666e49 7974696e 00000000     0...Infinity....
   26848:	004e614e                                NaN.

0002684c <charset>:
   2684c:	00026884                                .h..

00026850 <lconv>:
   26850:	00026880 00026808 00026808 00026808     .h...h...h...h..
   26860:	00026808 00026808 00026808 00026808     .h...h...h...h..
   26870:	00026808 00026808 ffffffff ffffffff     .h...h..........
   26880:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..

00026890 <__mprec_tens>:
   26890:	00000000 3ff00000 00000000 40240000     .......?......$@
   268a0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
   268b0:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
   268c0:	00000000 412e8480 00000000 416312d0     .......A......cA
   268d0:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
   268e0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
   268f0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
   26900:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
   26910:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
   26920:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
   26930:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
   26940:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
   26950:	79d99db4 44ea7843                       ...yCx.D

00026958 <p05.2463>:
   26958:	00000005 00000019 0000007d 00000000     ........}.......

00026968 <__mprec_bigtens>:
   26968:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
   26978:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
   26988:	7f73bf3c 75154fdd                       <.s..O.u

00026990 <__mprec_tinytens>:
   26990:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
   269a0:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
   269b0:	64ac6f43 0ac80628                       Co.d(...

000269b8 <_init>:
   269b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   269ba:	bf00      	nop
   269bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
   269be:	bc08      	pop	{r3}
   269c0:	469e      	mov	lr, r3
   269c2:	4770      	bx	lr

000269c4 <_fini>:
   269c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   269c6:	bf00      	nop
   269c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
   269ca:	bc08      	pop	{r3}
   269cc:	469e      	mov	lr, r3
   269ce:	4770      	bx	lr

000269d0 <__frame_dummy_init_array_entry>:
   269d0:	0485 0000                                   ....

000269d4 <__do_global_dtors_aux_fini_array_entry>:
   269d4:	0471 0000                                   q...
