<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: include/llvm/CodeGen/VirtRegMap.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_dcde91663b8816e1e2311938ccd8f690.html">llvm</a></li><li class="navelem"><a class="el" href="dir_19e251b771363806b5435ead42278477.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">VirtRegMap.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="VirtRegMap_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- llvm/CodeGen/VirtRegMap.h - Virtual Register Map ---------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file implements a virtual register map. This maps virtual registers to</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// physical registers and virtual registers to stack slots. It is created and</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// updated by a register allocator and then used by a machine code rewriter that</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">// adds spill code and rewrites virtual into physical register references.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#ifndef LLVM_CODEGEN_VIRTREGMAP_H</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#define LLVM_CODEGEN_VIRTREGMAP_H</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="IndexedMap_8h.html">llvm/ADT/IndexedMap.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunctionPass_8h.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Pass_8h.html">llvm/Pass.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">class </span>MachineFunction;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">class </span>MachineRegisterInfo;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword">class </span>raw_ostream;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">class </span>TargetInstrInfo;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html">   33</a></span>&#160;  <span class="keyword">class </span><a class="code" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a> {</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    <span class="keyword">enum</span> {</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#a829c2aeae9f51105f4750e76876ed42faab877a74a89011039705db71e457e4dc">   36</a></span>&#160;      <a class="code" href="classllvm_1_1VirtRegMap.html#a829c2aeae9f51105f4750e76876ed42faab877a74a89011039705db71e457e4dc">NO_PHYS_REG</a> = 0,</div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#a829c2aeae9f51105f4750e76876ed42fa120c86e3ef630a99345f58523740bfd3">   37</a></span>&#160;      <a class="code" href="classllvm_1_1VirtRegMap.html#a829c2aeae9f51105f4750e76876ed42fa120c86e3ef630a99345f58523740bfd3">NO_STACK_SLOT</a> = (1L &lt;&lt; 30)-1,</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#a829c2aeae9f51105f4750e76876ed42fa5186ebd0053c16934515310b2c8c654c">   38</a></span>&#160;      <a class="code" href="classllvm_1_1VirtRegMap.html#a829c2aeae9f51105f4750e76876ed42fa5186ebd0053c16934515310b2c8c654c">MAX_STACK_SLOT</a> = (1L &lt;&lt; 18)-1</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    };</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *TII;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">    /// Virt2PhysMap - This is a virtual to physical register</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">    /// mapping. Each virtual register is required to have an entry in</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">    /// it; even spilled virtual registers (the register mapped to a</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">    /// spilled register is the temporary used to load it from the</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">    /// stack).</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1IndexedMap.html">IndexedMap&lt;Register, VirtReg2IndexFunctor&gt;</a> Virt2PhysMap;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">    /// Virt2StackSlotMap - This is virtual register to stack slot</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">    /// mapping. Each spilled virtual register has an entry in it</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">    /// which corresponds to the stack slot this register is spilled</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">    /// at.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1IndexedMap.html">IndexedMap&lt;int, VirtReg2IndexFunctor&gt;</a> Virt2StackSlotMap;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">    /// Virt2SplitMap - This is virtual register to splitted virtual register</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">    /// mapping.</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1IndexedMap.html">IndexedMap&lt;unsigned, VirtReg2IndexFunctor&gt;</a> Virt2SplitMap;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">    /// createSpillSlot - Allocate a spill slot for RC from MFI.</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span> createSpillSlot(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC);</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#a6f347eb523b0631728677e931fe11b11">   68</a></span>&#160;    <span class="keyword">static</span> <span class="keywordtype">char</span> <a class="code" href="classllvm_1_1VirtRegMap.html#a6f347eb523b0631728677e931fe11b11">ID</a>;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#a69fa879a33a59f14ca440c7ec9669a38">   70</a></span>&#160;    <a class="code" href="classllvm_1_1VirtRegMap.html#a69fa879a33a59f14ca440c7ec9669a38">VirtRegMap</a>()</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        : <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a>(ID), MRI(nullptr), TII(nullptr), TRI(nullptr),</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;          MF(nullptr), Virt2PhysMap(<a class="code" href="classllvm_1_1VirtRegMap.html#a829c2aeae9f51105f4750e76876ed42faab877a74a89011039705db71e457e4dc">NO_PHYS_REG</a>),</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;          Virt2StackSlotMap(<a class="code" href="classllvm_1_1VirtRegMap.html#a829c2aeae9f51105f4750e76876ed42fa120c86e3ef630a99345f58523740bfd3">NO_STACK_SLOT</a>), Virt2SplitMap(0) {}</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <a class="code" href="classllvm_1_1VirtRegMap.html#a69fa879a33a59f14ca440c7ec9669a38">VirtRegMap</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> &amp;) = <span class="keyword">delete</span>;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <a class="code" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> &amp;<a class="code" href="classllvm_1_1VirtRegMap.html#a4d339b785d8b803e54fad2ea741757d0">operator=</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> &amp;) = <span class="keyword">delete</span>;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1VirtRegMap.html#aea9beb7d49ab200181a2f25eb08e785c">runOnMachineFunction</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">override</span>;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#aaa3dff9e6d15b3a88134482c5cdecaec">   79</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1VirtRegMap.html#aaa3dff9e6d15b3a88134482c5cdecaec">getAnalysisUsage</a>(<a class="code" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;AU)<span class="keyword"> const override </span>{</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;      AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#af22b06a6a4f9df80454071685a0d6a02">setPreservesAll</a>();</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;      <a class="code" href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">MachineFunctionPass::getAnalysisUsage</a>(AU);</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    }</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#af2dbdd40f8a5b94098f14d9087527b79">   84</a></span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;<a class="code" href="classllvm_1_1VirtRegMap.html#af2dbdd40f8a5b94098f14d9087527b79">getMachineFunction</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MF &amp;&amp; <span class="stringliteral">&quot;getMachineFunction called before runOnMachineFunction&quot;</span>);</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;      <span class="keywordflow">return</span> *MF;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    }</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#a622fb9ef10b8b7a4975c855114b99630">   89</a></span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="classllvm_1_1VirtRegMap.html#a622fb9ef10b8b7a4975c855114b99630">getRegInfo</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> *MRI; }</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#a6e84bef02c041c01d19a73e736bcfac3">   90</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="classllvm_1_1VirtRegMap.html#a6e84bef02c041c01d19a73e736bcfac3">getTargetRegInfo</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> *TRI; }</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1VirtRegMap.html#a8d5afab2fece1568139a0c2784f0e481">grow</a>();</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">    /// returns true if the specified virtual register is</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">    /// mapped to a physical register</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#ab28bf4ffd3e2223dab0527c9d7e18288">   96</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1VirtRegMap.html#ab28bf4ffd3e2223dab0527c9d7e18288">hasPhys</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> virtReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1VirtRegMap.html#a99b72068d51bf50508eaa8ca8695bda5">getPhys</a>(virtReg) != <a class="code" href="classllvm_1_1VirtRegMap.html#a829c2aeae9f51105f4750e76876ed42faab877a74a89011039705db71e457e4dc">NO_PHYS_REG</a>;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    }</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">    /// returns the physical register mapped to the specified</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">    /// virtual register</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#a99b72068d51bf50508eaa8ca8695bda5">  102</a></span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1VirtRegMap.html#a99b72068d51bf50508eaa8ca8695bda5">getPhys</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> virtReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(virtReg.<a class="code" href="classllvm_1_1Register.html#aebafd86dde59b5a05b22e8720e808a9d">isVirtual</a>());</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;      <span class="keywordflow">return</span> Virt2PhysMap[virtReg.<a class="code" href="classllvm_1_1Register.html#a488b598369bef536fa5ee42d3527ec45">id</a>()];</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    }</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">    /// creates a mapping for the specified virtual register to</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">    /// the specified physical register</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1VirtRegMap.html#ae6a89fa352cff20c046e1148738cd87f">assignVirt2Phys</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> virtReg, <a class="code" href="classuint16__t.html">MCPhysReg</a> physReg);</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">    /// clears the specified virtual register&#39;s, physical</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">    /// register mapping</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#a2d25688d9c61100ba6a5dea48771ecde">  113</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1VirtRegMap.html#a2d25688d9c61100ba6a5dea48771ecde">clearVirt</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> virtReg) {</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(virtReg.<a class="code" href="classllvm_1_1Register.html#aebafd86dde59b5a05b22e8720e808a9d">isVirtual</a>());</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Virt2PhysMap[virtReg.<a class="code" href="classllvm_1_1Register.html#a488b598369bef536fa5ee42d3527ec45">id</a>()] != <a class="code" href="classllvm_1_1VirtRegMap.html#a829c2aeae9f51105f4750e76876ed42faab877a74a89011039705db71e457e4dc">NO_PHYS_REG</a> &amp;&amp;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;             <span class="stringliteral">&quot;attempt to clear a not assigned virtual register&quot;</span>);</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;      Virt2PhysMap[virtReg.<a class="code" href="classllvm_1_1Register.html#a488b598369bef536fa5ee42d3527ec45">id</a>()] = <a class="code" href="classllvm_1_1VirtRegMap.html#a829c2aeae9f51105f4750e76876ed42faab877a74a89011039705db71e457e4dc">NO_PHYS_REG</a>;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    }</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">    /// clears all virtual to physical register mappings</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#a35ab2e8cafc507db705e2eeae719ae5c">  121</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1VirtRegMap.html#a35ab2e8cafc507db705e2eeae719ae5c">clearAllVirt</a>() {</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;      Virt2PhysMap.<a class="code" href="classllvm_1_1IndexedMap.html#ac835fc191baf29fc0fd54d1c41146868">clear</a>();</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;      <a class="code" href="classllvm_1_1VirtRegMap.html#a8d5afab2fece1568139a0c2784f0e481">grow</a>();</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    }</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">    /// returns true if VirtReg is assigned to its preferred physreg.</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1VirtRegMap.html#af70399d8ae682f401292310c7a7082e0">hasPreferredPhys</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> VirtReg);</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">    /// returns true if VirtReg has a known preferred register.</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">    /// This returns false if VirtReg has a preference that is a virtual</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">    /// register that hasn&#39;t been assigned yet.</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1VirtRegMap.html#a55b348354f5e581388cbf3460b00f46b">hasKnownPreference</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> VirtReg);</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">    /// records virtReg is a split live interval from SReg.</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#a65627fd5f16ed618019252b7fa31828d">  135</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1VirtRegMap.html#a65627fd5f16ed618019252b7fa31828d">setIsSplitFromReg</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> virtReg, <span class="keywordtype">unsigned</span> SReg) {</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;      Virt2SplitMap[virtReg.<a class="code" href="classllvm_1_1Register.html#a488b598369bef536fa5ee42d3527ec45">id</a>()] = SReg;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    }</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">    /// returns the live interval virtReg is split from.</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#a66651d8359970d46929c82dc8d861f2c">  140</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1VirtRegMap.html#a66651d8359970d46929c82dc8d861f2c">getPreSplitReg</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> virtReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;      <span class="keywordflow">return</span> Virt2SplitMap[virtReg.<a class="code" href="classllvm_1_1Register.html#a488b598369bef536fa5ee42d3527ec45">id</a>()];</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    }</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">    /// getOriginal - Return the original virtual register that VirtReg descends</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">    /// from through splitting.</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">    /// A register that was not created by splitting is its own original.</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">    /// This operation is idempotent.</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#ad297e65aa0d38e818dc8f74bf1bbc931">  148</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1VirtRegMap.html#ad297e65aa0d38e818dc8f74bf1bbc931">getOriginal</a>(<span class="keywordtype">unsigned</span> VirtReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;      <span class="keywordtype">unsigned</span> Orig = <a class="code" href="classllvm_1_1VirtRegMap.html#a66651d8359970d46929c82dc8d861f2c">getPreSplitReg</a>(VirtReg);</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;      <span class="keywordflow">return</span> Orig ? Orig : VirtReg;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    }</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">    /// returns true if the specified virtual register is not</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">    /// mapped to a stack slot or rematerialized.</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#ad0df6033e4012261f7531e62274cf99c">  155</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1VirtRegMap.html#ad0df6033e4012261f7531e62274cf99c">isAssignedReg</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> virtReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1VirtRegMap.html#a32846fd2d98022e7b336962f85411a42">getStackSlot</a>(virtReg) == <a class="code" href="classllvm_1_1VirtRegMap.html#a829c2aeae9f51105f4750e76876ed42fa120c86e3ef630a99345f58523740bfd3">NO_STACK_SLOT</a>)</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;      <span class="comment">// Split register can be assigned a physical register as well as a</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;      <span class="comment">// stack slot or remat id.</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;      <span class="keywordflow">return</span> (Virt2SplitMap[virtReg.<a class="code" href="classllvm_1_1Register.html#a488b598369bef536fa5ee42d3527ec45">id</a>()] &amp;&amp;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;              Virt2PhysMap[virtReg.<a class="code" href="classllvm_1_1Register.html#a488b598369bef536fa5ee42d3527ec45">id</a>()] != <a class="code" href="classllvm_1_1VirtRegMap.html#a829c2aeae9f51105f4750e76876ed42faab877a74a89011039705db71e457e4dc">NO_PHYS_REG</a>);</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    }</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">    /// returns the stack slot mapped to the specified virtual</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">    /// register</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#a32846fd2d98022e7b336962f85411a42">  166</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1VirtRegMap.html#a32846fd2d98022e7b336962f85411a42">getStackSlot</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> virtReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(virtReg.<a class="code" href="classllvm_1_1Register.html#aebafd86dde59b5a05b22e8720e808a9d">isVirtual</a>());</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;      <span class="keywordflow">return</span> Virt2StackSlotMap[virtReg.<a class="code" href="classllvm_1_1Register.html#a488b598369bef536fa5ee42d3527ec45">id</a>()];</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    }</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">    /// create a mapping for the specifed virtual register to</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">    /// the next available stack slot</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"></span>    <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1VirtRegMap.html#a1ae60b2416ed4d106a241c6874c1992d">assignVirt2StackSlot</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> virtReg);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">    /// create a mapping for the specified virtual register to</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">    /// the specified stack slot</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1VirtRegMap.html#a1ae60b2416ed4d106a241c6874c1992d">assignVirt2StackSlot</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> virtReg, <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a1337cc82304bed6c1a811f1a7f308aca">SS</a>);</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1VirtRegMap.html#a4c4c41104a5fbab1a8eba9c2b9101bf7">print</a>(<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Module.html">Module</a>* M = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1VirtRegMap.html#a570cc2ad4630f9e1adf4576e36507449">dump</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  };</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="namespacellvm.html#a91d377441fb35d5391360588a637aaa5">  183</a></span>&#160;  <span class="keyword">inline</span> <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="namespacellvm.html#a6a02d446812b76c3b271d9e3e3c77b49">operator&lt;&lt;</a>(<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS, <span class="keyword">const</span> <a class="code" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> &amp;VRM) {</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    VRM.<a class="code" href="classllvm_1_1VirtRegMap.html#a4c4c41104a5fbab1a8eba9c2b9101bf7">print</a>(OS);</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="keywordflow">return</span> OS;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  }</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;} <span class="comment">// end llvm namespace</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#endif // LLVM_CODEGEN_VIRTREGMAP_H</span></div><div class="ttc" id="classllvm_1_1VirtRegMap_html_a32846fd2d98022e7b336962f85411a42"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a32846fd2d98022e7b336962f85411a42">llvm::VirtRegMap::getStackSlot</a></div><div class="ttdeci">int getStackSlot(Register virtReg) const</div><div class="ttdoc">returns the stack slot mapped to the specified virtual register </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00166">VirtRegMap.h:166</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1Module_html"><div class="ttname"><a href="classllvm_1_1Module.html">llvm::Module</a></div><div class="ttdoc">A Module instance is used to store all the information related to an LLVM module. ...</div><div class="ttdef"><b>Definition:</b> <a href="Module_8h_source.html#l00066">Module.h:66</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a829c2aeae9f51105f4750e76876ed42fa5186ebd0053c16934515310b2c8c654c"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a829c2aeae9f51105f4750e76876ed42fa5186ebd0053c16934515310b2c8c654c">llvm::VirtRegMap::MAX_STACK_SLOT</a></div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00038">VirtRegMap.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_a488b598369bef536fa5ee42d3527ec45"><div class="ttname"><a href="classllvm_1_1Register.html#a488b598369bef536fa5ee42d3527ec45">llvm::Register::id</a></div><div class="ttdeci">unsigned id() const</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00109">Register.h:109</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a4c4c41104a5fbab1a8eba9c2b9101bf7"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a4c4c41104a5fbab1a8eba9c2b9101bf7">llvm::VirtRegMap::print</a></div><div class="ttdeci">void print(raw_ostream &amp;OS, const Module *M=nullptr) const override</div><div class="ttdoc">print - Print out the internal state of the pass. </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8cpp_source.html#l00137">VirtRegMap.cpp:137</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_ab28bf4ffd3e2223dab0527c9d7e18288"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#ab28bf4ffd3e2223dab0527c9d7e18288">llvm::VirtRegMap::hasPhys</a></div><div class="ttdeci">bool hasPhys(Register virtReg) const</div><div class="ttdoc">returns true if the specified virtual register is mapped to a physical register </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00096">VirtRegMap.h:96</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a6e84bef02c041c01d19a73e736bcfac3"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a6e84bef02c041c01d19a73e736bcfac3">llvm::VirtRegMap::getTargetRegInfo</a></div><div class="ttdeci">const TargetRegisterInfo &amp; getTargetRegInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00090">VirtRegMap.h:90</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a570cc2ad4630f9e1adf4576e36507449"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a570cc2ad4630f9e1adf4576e36507449">llvm::VirtRegMap::dump</a></div><div class="ttdeci">void dump() const</div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8cpp_source.html#l00159">VirtRegMap.cpp:159</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a1ae60b2416ed4d106a241c6874c1992d"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a1ae60b2416ed4d106a241c6874c1992d">llvm::VirtRegMap::assignVirt2StackSlot</a></div><div class="ttdeci">int assignVirt2StackSlot(Register virtReg)</div><div class="ttdoc">create a mapping for the specifed virtual register to the next available stack slot ...</div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8cpp_source.html#l00119">VirtRegMap.cpp:119</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a66651d8359970d46929c82dc8d861f2c"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a66651d8359970d46929c82dc8d861f2c">llvm::VirtRegMap::getPreSplitReg</a></div><div class="ttdeci">unsigned getPreSplitReg(Register virtReg) const</div><div class="ttdoc">returns the live interval virtReg is split from. </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00140">VirtRegMap.h:140</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_af2dbdd40f8a5b94098f14d9087527b79"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#af2dbdd40f8a5b94098f14d9087527b79">llvm::VirtRegMap::getMachineFunction</a></div><div class="ttdeci">MachineFunction &amp; getMachineFunction() const</div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00084">VirtRegMap.h:84</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a69fa879a33a59f14ca440c7ec9669a38"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a69fa879a33a59f14ca440c7ec9669a38">llvm::VirtRegMap::VirtRegMap</a></div><div class="ttdeci">VirtRegMap()</div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00070">VirtRegMap.h:70</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionPass_html"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html">llvm::MachineFunctionPass</a></div><div class="ttdoc">MachineFunctionPass - This class adapts the FunctionPass interface to allow convenient creation of pa...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8h_source.html#l00030">MachineFunctionPass.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1IndexedMap_html"><div class="ttname"><a href="classllvm_1_1IndexedMap.html">llvm::IndexedMap</a></div><div class="ttdef"><b>Definition:</b> <a href="IndexedMap_8h_source.html#l00029">IndexedMap.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_aebafd86dde59b5a05b22e8720e808a9d"><div class="ttname"><a href="classllvm_1_1Register.html#aebafd86dde59b5a05b22e8720e808a9d">llvm::Register::isVirtual</a></div><div class="ttdeci">bool isVirtual() const</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00089">Register.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html">llvm::VirtRegMap</a></div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00033">VirtRegMap.h:33</a></div></div>
<div class="ttc" id="IndexedMap_8h_html"><div class="ttname"><a href="IndexedMap_8h.html">IndexedMap.h</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_af70399d8ae682f401292310c7a7082e0"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#af70399d8ae682f401292310c7a7082e0">llvm::VirtRegMap::hasPreferredPhys</a></div><div class="ttdeci">bool hasPreferredPhys(Register VirtReg)</div><div class="ttdoc">returns true if VirtReg is assigned to its preferred physreg. </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8cpp_source.html#l00101">VirtRegMap.cpp:101</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_ad0df6033e4012261f7531e62274cf99c"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#ad0df6033e4012261f7531e62274cf99c">llvm::VirtRegMap::isAssignedReg</a></div><div class="ttdeci">bool isAssignedReg(Register virtReg) const</div><div class="ttdoc">returns true if the specified virtual register is not mapped to a stack slot or rematerialized. </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00155">VirtRegMap.h:155</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdoc">TargetInstrInfo - Interface to description of machine instruction set. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00089">TargetInstrInfo.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionPass_html_a864fd57b4304ef933b3281d0ef85a88e"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">llvm::MachineFunctionPass::getAnalysisUsage</a></div><div class="ttdeci">void getAnalysisUsage(AnalysisUsage &amp;AU) const override</div><div class="ttdoc">getAnalysisUsage - Subclasses that override getAnalysisUsage must call this. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8cpp_source.html#l00103">MachineFunctionPass.cpp:103</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a622fb9ef10b8b7a4975c855114b99630"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a622fb9ef10b8b7a4975c855114b99630">llvm::VirtRegMap::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00089">VirtRegMap.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a829c2aeae9f51105f4750e76876ed42fa120c86e3ef630a99345f58523740bfd3"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a829c2aeae9f51105f4750e76876ed42fa120c86e3ef630a99345f58523740bfd3">llvm::VirtRegMap::NO_STACK_SLOT</a></div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00037">VirtRegMap.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_aea9beb7d49ab200181a2f25eb08e785c"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#aea9beb7d49ab200181a2f25eb08e785c">llvm::VirtRegMap::runOnMachineFunction</a></div><div class="ttdeci">bool runOnMachineFunction(MachineFunction &amp;MF) override</div><div class="ttdoc">runOnMachineFunction - This method must be overloaded to perform the desired machine code transformat...</div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8cpp_source.html#l00062">VirtRegMap.cpp:62</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html">llvm::AnalysisUsage</a></div><div class="ttdoc">Represent the analysis usage information of a pass. </div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00042">PassAnalysisSupport.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_ae6a89fa352cff20c046e1148738cd87f"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#ae6a89fa352cff20c046e1148738cd87f">llvm::VirtRegMap::assignVirt2Phys</a></div><div class="ttdeci">void assignVirt2Phys(Register virtReg, MCPhysReg physReg)</div><div class="ttdoc">creates a mapping for the specified virtual register to the specified physical register ...</div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8cpp_source.html#l00083">VirtRegMap.cpp:83</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_aaa3dff9e6d15b3a88134482c5cdecaec"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#aaa3dff9e6d15b3a88134482c5cdecaec">llvm::VirtRegMap::getAnalysisUsage</a></div><div class="ttdeci">void getAnalysisUsage(AnalysisUsage &amp;AU) const override</div><div class="ttdoc">getAnalysisUsage - Subclasses that override getAnalysisUsage must call this. </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00079">VirtRegMap.h:79</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a4d339b785d8b803e54fad2ea741757d0"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a4d339b785d8b803e54fad2ea741757d0">llvm::VirtRegMap::operator=</a></div><div class="ttdeci">VirtRegMap &amp; operator=(const VirtRegMap &amp;)=delete</div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a2d25688d9c61100ba6a5dea48771ecde"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a2d25688d9c61100ba6a5dea48771ecde">llvm::VirtRegMap::clearVirt</a></div><div class="ttdeci">void clearVirt(Register virtReg)</div><div class="ttdoc">clears the specified virtual register&amp;#39;s, physical register mapping </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00113">VirtRegMap.h:113</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a65627fd5f16ed618019252b7fa31828d"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a65627fd5f16ed618019252b7fa31828d">llvm::VirtRegMap::setIsSplitFromReg</a></div><div class="ttdeci">void setIsSplitFromReg(Register virtReg, unsigned SReg)</div><div class="ttdoc">records virtReg is a split live interval from SReg. </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00135">VirtRegMap.h:135</a></div></div>
<div class="ttc" id="MCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html_af22b06a6a4f9df80454071685a0d6a02"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html#af22b06a6a4f9df80454071685a0d6a02">llvm::AnalysisUsage::setPreservesAll</a></div><div class="ttdeci">void setPreservesAll()</div><div class="ttdoc">Set by analyses that do not transform their input at all. </div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00120">PassAnalysisSupport.h:120</a></div></div>
<div class="ttc" id="Pass_8h_html"><div class="ttname"><a href="Pass_8h.html">Pass.h</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a8d5afab2fece1568139a0c2784f0e481"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a8d5afab2fece1568139a0c2784f0e481">llvm::VirtRegMap::grow</a></div><div class="ttdeci">void grow()</div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8cpp_source.html#l00076">VirtRegMap.cpp:76</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a6f347eb523b0631728677e931fe11b11"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a6f347eb523b0631728677e931fe11b11">llvm::VirtRegMap::ID</a></div><div class="ttdeci">static char ID</div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00068">VirtRegMap.h:68</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a99b72068d51bf50508eaa8ca8695bda5"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a99b72068d51bf50508eaa8ca8695bda5">llvm::VirtRegMap::getPhys</a></div><div class="ttdeci">Register getPhys(Register virtReg) const</div><div class="ttdoc">returns the physical register mapped to the specified virtual register </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00102">VirtRegMap.h:102</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a6a02d446812b76c3b271d9e3e3c77b49"><div class="ttname"><a href="namespacellvm.html#a6a02d446812b76c3b271d9e3e3c77b49">llvm::operator&lt;&lt;</a></div><div class="ttdeci">raw_ostream &amp; operator&lt;&lt;(raw_ostream &amp;OS, const APInt &amp;I)</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l02096">APInt.h:2096</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a829c2aeae9f51105f4750e76876ed42faab877a74a89011039705db71e457e4dc"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a829c2aeae9f51105f4750e76876ed42faab877a74a89011039705db71e457e4dc">llvm::VirtRegMap::NO_PHYS_REG</a></div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00036">VirtRegMap.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a35ab2e8cafc507db705e2eeae719ae5c"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a35ab2e8cafc507db705e2eeae719ae5c">llvm::VirtRegMap::clearAllVirt</a></div><div class="ttdeci">void clearAllVirt()</div><div class="ttdoc">clears all virtual to physical register mappings </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00121">VirtRegMap.h:121</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86AS_html_aa4727976bc33fbcad455ad7c5b6b22e2a1337cc82304bed6c1a811f1a7f308aca"><div class="ttname"><a href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a1337cc82304bed6c1a811f1a7f308aca">llvm::X86AS::SS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86_8h_source.html#l00158">X86.h:158</a></div></div>
<div class="ttc" id="MachineFunctionPass_8h_html"><div class="ttname"><a href="MachineFunctionPass_8h.html">MachineFunctionPass.h</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="classllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdoc">This class implements an extremely fast bulk output stream that can only output to a stream...</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00046">raw_ostream.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1IndexedMap_html_ac835fc191baf29fc0fd54d1c41146868"><div class="ttname"><a href="classllvm_1_1IndexedMap.html#ac835fc191baf29fc0fd54d1c41146868">llvm::IndexedMap::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="IndexedMap_8h_source.html#l00063">IndexedMap.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a55b348354f5e581388cbf3460b00f46b"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a55b348354f5e581388cbf3460b00f46b">llvm::VirtRegMap::hasKnownPreference</a></div><div class="ttdeci">bool hasKnownPreference(Register VirtReg)</div><div class="ttdoc">returns true if VirtReg has a known preferred register. </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8cpp_source.html#l00110">VirtRegMap.cpp:110</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_ad297e65aa0d38e818dc8f74bf1bbc931"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#ad297e65aa0d38e818dc8f74bf1bbc931">llvm::VirtRegMap::getOriginal</a></div><div class="ttdeci">unsigned getOriginal(unsigned VirtReg) const</div><div class="ttdoc">getOriginal - Return the original virtual register that VirtReg descends from through splitting...</div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00148">VirtRegMap.h:148</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:08:00 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
