

================================================================
== Vitis HLS Report for 'Block_entry2_proc1'
================================================================
* Date:           Sun May 19 16:11:29 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                      |                                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                       Instance                       |                   Module                  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_op_data_exe_wb_fu_120                             |op_data_exe_wb                             |      399|      399|  3.990 us|  3.990 us|  399|  399|       no|
        |grp_data_exe_wb_fu_150                                |data_exe_wb                                |      280|      280|  2.800 us|  2.800 us|  280|  280|       no|
        |grp_operation_fu_174                                  |operation                                  |      118|      118|  1.180 us|  1.180 us|  118|  118|       no|
        |grp_Block_entry2_proc1_Pipeline_clear_FIFO_a_fu_186   |Block_entry2_proc1_Pipeline_clear_FIFO_a   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_Block_entry2_proc1_Pipeline_clear_FIFO_b_fu_192   |Block_entry2_proc1_Pipeline_clear_FIFO_b   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_Block_entry2_proc1_Pipeline_clear_FIFO_op_fu_198  |Block_entry2_proc1_Pipeline_clear_FIFO_op  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_Block_entry2_proc1_Pipeline_clear_RAM_op_fu_204   |Block_entry2_proc1_Pipeline_clear_RAM_op   |       52|       52|  0.520 us|  0.520 us|   52|   52|       no|
        +------------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 9 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.23>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @ALU_operation_str, i32 1, void @p_str, void @p_str, i32 50, i32 50, i32 %ALU_operation, i32 %ALU_operation"   --->   Operation 10 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_60 = specchannel i32 @_ssdm_op_SpecChannel, void @data_a_str, i32 1, void @p_str, void @p_str, i32 50, i32 50, i32 %data_a, i32 %data_a"   --->   Operation 11 'specchannel' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_61 = specchannel i32 @_ssdm_op_SpecChannel, void @data_b_str, i32 1, void @p_str, void @p_str, i32 50, i32 50, i32 %data_b, i32 %data_b"   --->   Operation 12 'specchannel' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_result, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_b, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_a, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ALU_operation, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_19, i32 0, i32 0, void @empty_20, i32 0, i32 50, void @empty_25, void @empty_22, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_19, i32 0, i32 0, void @empty_20, i32 0, i32 50, void @empty_24, void @empty_22, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_19, i32 0, i32 0, void @empty_20, i32 0, i32 50, void @empty_23, void @empty_22, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_19, i32 0, i32 0, void @empty_20, i32 0, i32 50, void @empty_21, void @empty_22, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_62 = specchannel i32 @_ssdm_op_SpecChannel, void @data_result_str, i32 1, void @p_str, void @p_str, i32 50, i32 50, i32 %data_result, i32 %data_result"   --->   Operation 21 'specchannel' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%c_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %c" [HLS/core.cpp:302]   --->   Operation 22 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%b_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %b" [HLS/core.cpp:302]   --->   Operation 23 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%a_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %a" [HLS/core.cpp:302]   --->   Operation 24 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%op_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %op" [HLS/core.cpp:302]   --->   Operation 25 'read' 'op_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%selec_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %selec" [HLS/core.cpp:302]   --->   Operation 26 'read' 'selec_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.23ns)   --->   "%switch_ln302 = switch i32 %selec_read, void %while.cond.i.preheader, i32 0, void %sw.bb, i32 1, void %sw.bb10, i32 2, void %sw.bb12" [HLS/core.cpp:302]   --->   Operation 27 'switch' 'switch_ln302' <Predicate = true> <Delay = 2.23>
ST_1 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln319 = call void @op_data_exe_wb, i32 %gmem0, i64 %a_read, i32 %gmem1, i64 %b_read, i32 %gmem3, i64 %op_read, i32 %gmem2, i64 %c_read, i32 %ALU_operation_MEM, i32 %ALU_operation, i32 %data_a, i32 %data_b, i32 %data_result" [HLS/core.cpp:319]   --->   Operation 28 'call' 'call_ln319' <Predicate = (selec_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln313 = call void @data_exe_wb, i32 %gmem0, i64 %a_read, i32 %gmem1, i64 %b_read, i32 %gmem2, i64 %c_read, i32 %ALU_operation_MEM, i32 %data_a, i32 %data_b, i32 %data_result" [HLS/core.cpp:313]   --->   Operation 29 'call' 'call_ln313' <Predicate = (selec_read == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln307 = call void @operation, i32 %gmem3, i64 %op_read, i32 %ALU_operation_MEM, i32 %ALU_operation" [HLS/core.cpp:307]   --->   Operation 30 'call' 'call_ln307' <Predicate = (selec_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_63 = wait i32 @_ssdm_op_Wait"   --->   Operation 31 'wait' 'empty_63' <Predicate = (selec_read != 0 & selec_read != 1 & selec_read != 2)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Block_entry2_proc1_Pipeline_clear_FIFO_a, i32 %data_a"   --->   Operation 32 'call' 'call_ln0' <Predicate = (selec_read != 0 & selec_read != 1 & selec_read != 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln319 = call void @op_data_exe_wb, i32 %gmem0, i64 %a_read, i32 %gmem1, i64 %b_read, i32 %gmem3, i64 %op_read, i32 %gmem2, i64 %c_read, i32 %ALU_operation_MEM, i32 %ALU_operation, i32 %data_a, i32 %data_b, i32 %data_result" [HLS/core.cpp:319]   --->   Operation 33 'call' 'call_ln319' <Predicate = (selec_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln321 = br void %sw.epilog" [HLS/core.cpp:321]   --->   Operation 34 'br' 'br_ln321' <Predicate = (selec_read == 2)> <Delay = 0.00>
ST_2 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln313 = call void @data_exe_wb, i32 %gmem0, i64 %a_read, i32 %gmem1, i64 %b_read, i32 %gmem2, i64 %c_read, i32 %ALU_operation_MEM, i32 %data_a, i32 %data_b, i32 %data_result" [HLS/core.cpp:313]   --->   Operation 35 'call' 'call_ln313' <Predicate = (selec_read == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln315 = br void %sw.epilog" [HLS/core.cpp:315]   --->   Operation 36 'br' 'br_ln315' <Predicate = (selec_read == 1)> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln307 = call void @operation, i32 %gmem3, i64 %op_read, i32 %ALU_operation_MEM, i32 %ALU_operation" [HLS/core.cpp:307]   --->   Operation 37 'call' 'call_ln307' <Predicate = (selec_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln309 = br void %sw.epilog" [HLS/core.cpp:309]   --->   Operation 38 'br' 'br_ln309' <Predicate = (selec_read == 0)> <Delay = 0.00>

State 3 <SV = 1> <Delay = 0.00>
ST_3 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Block_entry2_proc1_Pipeline_clear_FIFO_a, i32 %data_a"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%empty_64 = wait i32 @_ssdm_op_Wait"   --->   Operation 40 'wait' 'empty_64' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%empty_65 = wait i32 @_ssdm_op_Wait"   --->   Operation 41 'wait' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Block_entry2_proc1_Pipeline_clear_FIFO_b, i32 %data_b"   --->   Operation 42 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Block_entry2_proc1_Pipeline_clear_FIFO_b, i32 %data_b"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%empty_66 = wait i32 @_ssdm_op_Wait"   --->   Operation 44 'wait' 'empty_66' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%empty_67 = wait i32 @_ssdm_op_Wait"   --->   Operation 45 'wait' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Block_entry2_proc1_Pipeline_clear_FIFO_op, i32 %ALU_operation"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Block_entry2_proc1_Pipeline_clear_RAM_op, i32 %ALU_operation_MEM"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 7> <Delay = 0.00>
ST_9 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Block_entry2_proc1_Pipeline_clear_FIFO_op, i32 %ALU_operation"   --->   Operation 48 'call' 'call_ln0' <Predicate = (selec_read != 0 & selec_read != 1 & selec_read != 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Block_entry2_proc1_Pipeline_clear_RAM_op, i32 %ALU_operation_MEM"   --->   Operation 49 'call' 'call_ln0' <Predicate = (selec_read != 0 & selec_read != 1 & selec_read != 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 50 'br' 'br_ln0' <Predicate = (selec_read != 0 & selec_read != 1 & selec_read != 2)> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ selec]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ op]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_a]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_b]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ALU_operation]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ALU_operation_MEM]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_result]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (specchannel  ) [ 0000000000]
empty_60          (specchannel  ) [ 0000000000]
empty_61          (specchannel  ) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
empty_62          (specchannel  ) [ 0000000000]
c_read            (read         ) [ 0010000000]
b_read            (read         ) [ 0010000000]
a_read            (read         ) [ 0010000000]
op_read           (read         ) [ 0010000000]
selec_read        (read         ) [ 0111111111]
switch_ln302      (switch       ) [ 0000000000]
empty_63          (wait         ) [ 0000000000]
call_ln319        (call         ) [ 0000000000]
br_ln321          (br           ) [ 0000000000]
call_ln313        (call         ) [ 0000000000]
br_ln315          (br           ) [ 0000000000]
call_ln307        (call         ) [ 0000000000]
br_ln309          (br           ) [ 0000000000]
call_ln0          (call         ) [ 0000000000]
empty_64          (wait         ) [ 0000000000]
empty_65          (wait         ) [ 0000000000]
call_ln0          (call         ) [ 0000000000]
empty_66          (wait         ) [ 0000000000]
empty_67          (wait         ) [ 0000000000]
call_ln0          (call         ) [ 0000000000]
call_ln0          (call         ) [ 0000000000]
br_ln0            (br           ) [ 0000000000]
ret_ln0           (ret          ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="selec">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="selec"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="op">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="a">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="gmem1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="b">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="gmem2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="c">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_a">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_a"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_b">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_b"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ALU_operation">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ALU_operation"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ALU_operation_MEM">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ALU_operation_MEM"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_result">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_result"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ALU_operation_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_a_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_b_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_result_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op_data_exe_wb"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_exe_wb"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operation"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_entry2_proc1_Pipeline_clear_FIFO_a"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_entry2_proc1_Pipeline_clear_FIFO_b"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_entry2_proc1_Pipeline_clear_FIFO_op"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_entry2_proc1_Pipeline_clear_RAM_op"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="c_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="b_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="a_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="op_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="selec_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="selec_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_op_data_exe_wb_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="64" slack="0"/>
<pin id="124" dir="0" index="3" bw="32" slack="0"/>
<pin id="125" dir="0" index="4" bw="64" slack="0"/>
<pin id="126" dir="0" index="5" bw="32" slack="0"/>
<pin id="127" dir="0" index="6" bw="64" slack="0"/>
<pin id="128" dir="0" index="7" bw="32" slack="0"/>
<pin id="129" dir="0" index="8" bw="64" slack="0"/>
<pin id="130" dir="0" index="9" bw="32" slack="0"/>
<pin id="131" dir="0" index="10" bw="32" slack="0"/>
<pin id="132" dir="0" index="11" bw="32" slack="0"/>
<pin id="133" dir="0" index="12" bw="32" slack="0"/>
<pin id="134" dir="0" index="13" bw="32" slack="0"/>
<pin id="135" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln319/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_data_exe_wb_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="64" slack="0"/>
<pin id="154" dir="0" index="3" bw="32" slack="0"/>
<pin id="155" dir="0" index="4" bw="64" slack="0"/>
<pin id="156" dir="0" index="5" bw="32" slack="0"/>
<pin id="157" dir="0" index="6" bw="64" slack="0"/>
<pin id="158" dir="0" index="7" bw="32" slack="0"/>
<pin id="159" dir="0" index="8" bw="32" slack="0"/>
<pin id="160" dir="0" index="9" bw="32" slack="0"/>
<pin id="161" dir="0" index="10" bw="32" slack="0"/>
<pin id="162" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln313/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_operation_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="64" slack="0"/>
<pin id="178" dir="0" index="3" bw="32" slack="0"/>
<pin id="179" dir="0" index="4" bw="32" slack="0"/>
<pin id="180" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln307/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_Block_entry2_proc1_Pipeline_clear_FIFO_a_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_Block_entry2_proc1_Pipeline_clear_FIFO_b_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_Block_entry2_proc1_Pipeline_clear_FIFO_op_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_Block_entry2_proc1_Pipeline_clear_RAM_op_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="210" class="1005" name="c_read_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="1"/>
<pin id="212" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c_read "/>
</bind>
</comp>

<comp id="216" class="1005" name="b_read_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="1"/>
<pin id="218" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="222" class="1005" name="a_read_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="1"/>
<pin id="224" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

<comp id="228" class="1005" name="op_read_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="1"/>
<pin id="230" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="op_read "/>
</bind>
</comp>

<comp id="234" class="1005" name="selec_read_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="selec_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="68" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="68" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="68" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="68" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="70" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="136"><net_src comp="74" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="138"><net_src comp="102" pin="2"/><net_sink comp="120" pin=2"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="140"><net_src comp="96" pin="2"/><net_sink comp="120" pin=4"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="120" pin=5"/></net>

<net id="142"><net_src comp="108" pin="2"/><net_sink comp="120" pin=6"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="120" pin=7"/></net>

<net id="144"><net_src comp="90" pin="2"/><net_sink comp="120" pin=8"/></net>

<net id="145"><net_src comp="24" pin="0"/><net_sink comp="120" pin=9"/></net>

<net id="146"><net_src comp="22" pin="0"/><net_sink comp="120" pin=10"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="120" pin=11"/></net>

<net id="148"><net_src comp="20" pin="0"/><net_sink comp="120" pin=12"/></net>

<net id="149"><net_src comp="26" pin="0"/><net_sink comp="120" pin=13"/></net>

<net id="163"><net_src comp="76" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="164"><net_src comp="6" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="165"><net_src comp="102" pin="2"/><net_sink comp="150" pin=2"/></net>

<net id="166"><net_src comp="10" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="167"><net_src comp="96" pin="2"/><net_sink comp="150" pin=4"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="150" pin=5"/></net>

<net id="169"><net_src comp="90" pin="2"/><net_sink comp="150" pin=6"/></net>

<net id="170"><net_src comp="24" pin="0"/><net_sink comp="150" pin=7"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="150" pin=8"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="150" pin=9"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="150" pin=10"/></net>

<net id="181"><net_src comp="78" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="2" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="108" pin="2"/><net_sink comp="174" pin=2"/></net>

<net id="184"><net_src comp="24" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="185"><net_src comp="22" pin="0"/><net_sink comp="174" pin=4"/></net>

<net id="190"><net_src comp="82" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="18" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="84" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="20" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="86" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="22" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="88" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="24" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="90" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="120" pin=8"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="150" pin=6"/></net>

<net id="219"><net_src comp="96" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="120" pin=4"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="150" pin=4"/></net>

<net id="225"><net_src comp="102" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="231"><net_src comp="108" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="120" pin=6"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="237"><net_src comp="114" pin="2"/><net_sink comp="234" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {1 2 }
	Port: data_a | {1 2 }
	Port: data_b | {1 2 }
	Port: ALU_operation | {1 2 }
	Port: ALU_operation_MEM | {1 2 8 9 }
	Port: data_result | {1 2 }
 - Input state : 
	Port: Block_entry2_proc1 : selec | {1 }
	Port: Block_entry2_proc1 : gmem3 | {1 2 }
	Port: Block_entry2_proc1 : op | {1 }
	Port: Block_entry2_proc1 : gmem0 | {1 2 }
	Port: Block_entry2_proc1 : a | {1 }
	Port: Block_entry2_proc1 : gmem1 | {1 2 }
	Port: Block_entry2_proc1 : b | {1 }
	Port: Block_entry2_proc1 : c | {1 }
	Port: Block_entry2_proc1 : data_a | {1 2 3 }
	Port: Block_entry2_proc1 : data_b | {1 2 5 6 }
	Port: Block_entry2_proc1 : ALU_operation | {1 2 8 9 }
	Port: Block_entry2_proc1 : ALU_operation_MEM | {1 2 }
	Port: Block_entry2_proc1 : data_result | {1 2 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------|---------|---------|---------|---------|
| Operation|                    Functional Unit                   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |               grp_op_data_exe_wb_fu_120              |    3    |  5.8377 |   3241  |   2682  |
|          |                grp_data_exe_wb_fu_150                |    3    |  5.8377 |   3094  |   2555  |
|          |                 grp_operation_fu_174                 |    0    |    0    |   147   |   127   |
|   call   |  grp_Block_entry2_proc1_Pipeline_clear_FIFO_a_fu_186 |    0    |    0    |    0    |    0    |
|          |  grp_Block_entry2_proc1_Pipeline_clear_FIFO_b_fu_192 |    0    |    0    |    0    |    0    |
|          | grp_Block_entry2_proc1_Pipeline_clear_FIFO_op_fu_198 |    0    |    0    |    0    |    0    |
|          |  grp_Block_entry2_proc1_Pipeline_clear_RAM_op_fu_204 |    0    |    0    |    6    |    28   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |                   c_read_read_fu_90                  |    0    |    0    |    0    |    0    |
|          |                   b_read_read_fu_96                  |    0    |    0    |    0    |    0    |
|   read   |                  a_read_read_fu_102                  |    0    |    0    |    0    |    0    |
|          |                  op_read_read_fu_108                 |    0    |    0    |    0    |    0    |
|          |                selec_read_read_fu_114                |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                      |    6    | 11.6754 |   6488  |   5392  |
|----------|------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  a_read_reg_222  |   64   |
|  b_read_reg_216  |   64   |
|  c_read_reg_210  |   64   |
|  op_read_reg_228 |   64   |
|selec_read_reg_234|   32   |
+------------------+--------+
|       Total      |   288  |
+------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
| grp_op_data_exe_wb_fu_120 |  p2  |   2  |  64  |   128  ||    9    |
| grp_op_data_exe_wb_fu_120 |  p4  |   2  |  64  |   128  ||    9    |
| grp_op_data_exe_wb_fu_120 |  p6  |   2  |  64  |   128  ||    9    |
| grp_op_data_exe_wb_fu_120 |  p8  |   2  |  64  |   128  ||    9    |
|   grp_data_exe_wb_fu_150  |  p2  |   2  |  64  |   128  ||    9    |
|   grp_data_exe_wb_fu_150  |  p4  |   2  |  64  |   128  ||    9    |
|   grp_data_exe_wb_fu_150  |  p6  |   2  |  64  |   128  ||    9    |
|    grp_operation_fu_174   |  p2  |   2  |  64  |   128  ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |  1024  ||  12.704 ||    72   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |   11   |  6488  |  5392  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   72   |
|  Register |    -   |    -   |   288  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   24   |  6776  |  5464  |
+-----------+--------+--------+--------+--------+
