design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/asma/open_eFPGA_dirk/openlane/user_project_wrapper,user_project_wrapper,24_12_23_23_13,flow completed,8h25m57s0ms,0h9m1s0ms,1400.9962640099627,10.2784,700.4981320049814,2.34,-1,2346.67,2427,0,0,0,0,0,0,4958611,90,65,0,-1,-1,1119966,42083,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,1006794701.0,0.0,10.71,15.46,5.89,6.48,-1,4211,39377,4099,39265,0,0,0,960,0,5,5,0,93,0,0,2,620,684,6,70070,13286,889,15160,7200,106605,10173980.1536,-1,-1,-1,0.00109,0.000449,9.99e-08,-1,-1,-1,4.09,40.0,25.0,40,1,50,75,75,0.3,1,10,0.3,0,sky130_fd_sc_hd,AREA 0
