<profile>

<section name = "Vitis HLS Report for 'D_drain_IO_L1_out_wrapper_7_2_x1'" level="0">
<item name = "Date">Sun Sep 18 14:05:15 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">top</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">57, 35889, 0.190 us, 0.120 ms, 57, 35889, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- D_drain_IO_L1_out_wrapper_7_2_x1_loop_1">56, 35888, 14 ~ 8972, -, -, 4, no</column>
<column name=" + D_drain_IO_L1_out_wrapper_7_2_x1_loop_2">12, 8970, 2 ~ 1495, -, -, 6, no</column>
<column name="  ++ D_drain_IO_L1_out_wrapper_7_2_x1_loop_3">1296, 1296, 162, -, -, 8, no</column>
<column name="   +++ D_drain_IO_L1_out_wrapper_7_2_x1_loop_4">160, 160, 10, -, -, 16, no</column>
<column name="    ++++ D_drain_IO_L1_out_wrapper_7_2_x1_loop_5">4, 4, 1, -, -, 4, no</column>
<column name="  ++ D_drain_IO_L1_out_wrapper_7_2_x1_loop_6">196, 196, 98, -, -, 2, no</column>
<column name="   +++ D_drain_IO_L1_out_wrapper_7_2_x1_loop_7">96, 96, 6, -, -, 16, no</column>
<column name="    ++++ D_drain_IO_L1_out_wrapper_7_2_x1_loop_8">4, 4, 2, -, -, 2, no</column>
<column name="   +++ D_drain_IO_L1_out_wrapper_7_2_x1_loop_9">96, 96, 6, -, -, 16, no</column>
<column name="    ++++ D_drain_IO_L1_out_wrapper_7_2_x1_loop_10">4, 4, 2, -, -, 2, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 236, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">0, -, 160, 162, -</column>
<column name="Multiplexer">-, -, -, 304, -</column>
<column name="Register">-, -, 319, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="data_split_V_U">D_drain_IO_L1_out_wrapper_0_2_x1_data_split_V, 0, 32, 33, 0, 4, 32, 1, 128</column>
<column name="local_D_V_U">D_drain_IO_L1_out_wrapper_0_2_x1_local_D_V, 0, 128, 129, 0, 32, 128, 1, 4096</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln24713_fu_552_p2">+, 0, 0, 12, 5, 5</column>
<column name="add_ln691_705_fu_382_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln691_706_fu_350_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln691_707_fu_411_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_708_fu_435_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln691_709_fu_524_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln691_710_fu_506_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_711_fu_542_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln691_712_fu_494_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_713_fu_530_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln691_fu_338_p2">+, 0, 0, 10, 3, 1</column>
<column name="icmp_ln870_fu_488_p2">icmp, 0, 0, 8, 3, 2</column>
<column name="icmp_ln878_fu_446_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="icmp_ln890_593_fu_356_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="icmp_ln890_594_fu_376_p2">icmp, 0, 0, 10, 6, 6</column>
<column name="icmp_ln890_595_fu_388_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln890_596_fu_482_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="icmp_ln890_597_fu_429_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln890_598_fu_518_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln890_599_fu_500_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln890_600_fu_562_p2">icmp, 0, 0, 8, 2, 3</column>
<column name="icmp_ln890_601_fu_536_p2">icmp, 0, 0, 8, 2, 3</column>
<column name="icmp_ln890_fu_344_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state14">or, 0, 0, 2, 1, 1</column>
<column name="ret_fu_370_p2">or, 0, 0, 6, 6, 3</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">81, 17, 1, 17</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="c0_V_reg_218">9, 2, 3, 6</column>
<column name="c1_V_reg_229">9, 2, 3, 6</column>
<column name="c4_V_reg_282">9, 2, 3, 6</column>
<column name="c5_V_1_reg_294">9, 2, 5, 10</column>
<column name="c5_V_reg_305">9, 2, 5, 10</column>
<column name="c6_V_65_reg_316">9, 2, 2, 4</column>
<column name="c6_V_reg_327">9, 2, 2, 4</column>
<column name="c7_V_reg_240">9, 2, 4, 8</column>
<column name="c8_V_reg_251">9, 2, 5, 10</column>
<column name="data_split_V_address0">26, 5, 2, 10</column>
<column name="data_split_V_address1">14, 3, 2, 6</column>
<column name="data_split_V_d0">14, 3, 32, 96</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_blk_n">9, 2, 1, 2</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_din">14, 3, 128, 384</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_blk_n">9, 2, 1, 2</column>
<column name="fifo_D_drain_PE_2_7_x1171_blk_n">9, 2, 1, 2</column>
<column name="local_D_V_address0">20, 4, 5, 20</column>
<column name="n_V_reg_262">9, 2, 3, 6</column>
<column name="p_Val2_s_reg_273">9, 2, 128, 256</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln691_705_reg_608">4, 0, 4, 0</column>
<column name="add_ln691_706_reg_596">3, 0, 3, 0</column>
<column name="add_ln691_707_reg_626">5, 0, 5, 0</column>
<column name="add_ln691_710_reg_687">5, 0, 5, 0</column>
<column name="add_ln691_711_reg_713">2, 0, 2, 0</column>
<column name="add_ln691_712_reg_679">5, 0, 5, 0</column>
<column name="add_ln691_713_reg_705">2, 0, 2, 0</column>
<column name="add_ln691_reg_588">3, 0, 3, 0</column>
<column name="ap_CS_fsm">16, 0, 16, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="c0_V_reg_218">3, 0, 3, 0</column>
<column name="c1_V_reg_229">3, 0, 3, 0</column>
<column name="c4_V_reg_282">3, 0, 3, 0</column>
<column name="c5_V_1_reg_294">5, 0, 5, 0</column>
<column name="c5_V_reg_305">5, 0, 5, 0</column>
<column name="c6_V_65_reg_316">2, 0, 2, 0</column>
<column name="c6_V_reg_327">2, 0, 2, 0</column>
<column name="c7_V_reg_240">4, 0, 4, 0</column>
<column name="c8_V_reg_251">5, 0, 5, 0</column>
<column name="data_split_V_addr_4_reg_621">2, 0, 2, 0</column>
<column name="icmp_ln870_reg_675">1, 0, 1, 0</column>
<column name="icmp_ln890_594_reg_604">1, 0, 1, 0</column>
<column name="local_D_V_addr_reg_631">5, 0, 5, 0</column>
<column name="n_V_reg_262">3, 0, 3, 0</column>
<column name="p_Val2_s_reg_273">128, 0, 128, 0</column>
<column name="shl_ln890_reg_692">4, 0, 5, 1</column>
<column name="tmp_233_reg_639">32, 0, 32, 0</column>
<column name="tmp_reg_616">1, 0, 1, 0</column>
<column name="v2_V_1611_reg_667">32, 0, 32, 0</column>
<column name="v2_V_reg_662">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, D_drain_IO_L1_out_wrapper_7_2_x1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, D_drain_IO_L1_out_wrapper_7_2_x1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, D_drain_IO_L1_out_wrapper_7_2_x1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, D_drain_IO_L1_out_wrapper_7_2_x1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, D_drain_IO_L1_out_wrapper_7_2_x1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, D_drain_IO_L1_out_wrapper_7_2_x1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, D_drain_IO_L1_out_wrapper_7_2_x1, return value</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_dout">in, 128, ap_fifo, fifo_D_drain_D_drain_IO_L1_out_7_3_x1204, pointer</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_empty_n">in, 1, ap_fifo, fifo_D_drain_D_drain_IO_L1_out_7_3_x1204, pointer</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_read">out, 1, ap_fifo, fifo_D_drain_D_drain_IO_L1_out_7_3_x1204, pointer</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_din">out, 128, ap_fifo, fifo_D_drain_D_drain_IO_L1_out_7_2_x1203, pointer</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_full_n">in, 1, ap_fifo, fifo_D_drain_D_drain_IO_L1_out_7_2_x1203, pointer</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_write">out, 1, ap_fifo, fifo_D_drain_D_drain_IO_L1_out_7_2_x1203, pointer</column>
<column name="fifo_D_drain_PE_2_7_x1171_dout">in, 32, ap_fifo, fifo_D_drain_PE_2_7_x1171, pointer</column>
<column name="fifo_D_drain_PE_2_7_x1171_empty_n">in, 1, ap_fifo, fifo_D_drain_PE_2_7_x1171, pointer</column>
<column name="fifo_D_drain_PE_2_7_x1171_read">out, 1, ap_fifo, fifo_D_drain_PE_2_7_x1171, pointer</column>
</table>
</item>
</section>
</profile>
